-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
-- Date        : Thu Sep  8 15:37:57 2022
-- Host        : mp-dev running 64-bit Kylin V10 SP1
-- Command     : write_vhdl -force -mode funcsim
--               /home/mp/wcc_demo/network/n3xx_ethernet/top/n3xx/build-ip/xc7z100ffg900-2/ten_gig_eth_pcs_pma/ten_gig_eth_pcs_pma_sim_netlist.vhdl
-- Design      : ten_gig_eth_pcs_pma
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z100ffg900-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer is
  port (
    cable_pull_coreclk_sync : out STD_LOGIC;
    cable_pull_rising0 : out STD_LOGIC;
    cable_pull_falling0 : out STD_LOGIC;
    coreclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    cable_pull_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer : entity is "ten_gig_eth_pcs_pma_ff_synchronizer";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer is
  signal \^cable_pull_coreclk_sync\ : STD_LOGIC;
  signal sync1_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cable_pull_falling_i_1 : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of cable_pull_rising_i_1 : label is "soft_lutpair300";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[4]\ : label is "no";
begin
  cable_pull_coreclk_sync <= \^cable_pull_coreclk_sync\;
cable_pull_falling_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cable_pull_reg,
      I1 => \^cable_pull_coreclk_sync\,
      O => cable_pull_falling0
    );
cable_pull_rising_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^cable_pull_coreclk_sync\,
      I1 => cable_pull_reg,
      O => cable_pull_rising0
    );
data_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(4),
      Q => \^cable_pull_coreclk_sync\,
      R => '0'
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => D(0),
      Q => sync1_r(0),
      R => '0'
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(0),
      Q => sync1_r(1),
      R => '0'
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(1),
      Q => sync1_r(2),
      R => '0'
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(2),
      Q => sync1_r(3),
      R => '0'
    );
\sync1_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(3),
      Q => sync1_r(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_0 is
  port (
    gt0_rxresetdone_i_reg_rxusrclk2 : out STD_LOGIC;
    CLK : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_0 : entity is "ten_gig_eth_pcs_pma_ff_synchronizer";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_0;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_0 is
  signal sync1_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[4]\ : label is "no";
begin
data_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync1_r(4),
      Q => gt0_rxresetdone_i_reg_rxusrclk2,
      R => '0'
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => sync1_r(0),
      R => '0'
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync1_r(0),
      Q => sync1_r(1),
      R => '0'
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync1_r(1),
      Q => sync1_r(2),
      R => '0'
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync1_r(2),
      Q => sync1_r(3),
      R => '0'
    );
\sync1_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync1_r(3),
      Q => sync1_r(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_1 is
  port (
    data_out_reg_0 : out STD_LOGIC;
    resetdone : out STD_LOGIC;
    coreclk : in STD_LOGIC;
    pma_pmd_reset_clear_core_intr_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_1 : entity is "ten_gig_eth_pcs_pma_ff_synchronizer";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_1;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_1 is
  signal \^data_out_reg_0\ : STD_LOGIC;
  signal sync1_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[4]\ : label is "no";
begin
  data_out_reg_0 <= \^data_out_reg_0\;
data_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(4),
      Q => \^data_out_reg_0\,
      R => '0'
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => D(0),
      Q => sync1_r(0),
      R => '0'
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(0),
      Q => sync1_r(1),
      R => '0'
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(1),
      Q => sync1_r(2),
      R => '0'
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(2),
      Q => sync1_r(3),
      R => '0'
    );
\sync1_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(3),
      Q => sync1_r(4),
      R => '0'
    );
ten_gig_eth_pcs_pma_core_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_reg_0\,
      I1 => pma_pmd_reset_clear_core_intr_reg,
      O => resetdone
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_16 is
  port (
    rx_resetdone_dclk : out STD_LOGIC;
    dclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_16 : entity is "ten_gig_eth_pcs_pma_ff_synchronizer";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_16;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_16 is
  signal sync1_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[4]\ : label is "no";
begin
data_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(4),
      Q => rx_resetdone_dclk,
      R => '0'
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => D(0),
      Q => sync1_r(0),
      R => '0'
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(0),
      Q => sync1_r(1),
      R => '0'
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(1),
      Q => sync1_r(2),
      R => '0'
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(2),
      Q => sync1_r(3),
      R => '0'
    );
\sync1_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(3),
      Q => sync1_r(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_17 is
  port (
    signal_detect_coreclk : out STD_LOGIC;
    coreclk : in STD_LOGIC;
    signal_detect : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_17 : entity is "ten_gig_eth_pcs_pma_ff_synchronizer";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_17;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_17 is
  signal sync1_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[4]\ : label is "no";
begin
data_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(4),
      Q => signal_detect_coreclk,
      R => '0'
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => signal_detect,
      Q => sync1_r(0),
      R => '0'
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(0),
      Q => sync1_r(1),
      R => '0'
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(1),
      Q => sync1_r(2),
      R => '0'
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(2),
      Q => sync1_r(3),
      R => '0'
    );
\sync1_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(3),
      Q => sync1_r(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_18 is
  port (
    signal_detect_dclk : out STD_LOGIC;
    dclk : in STD_LOGIC;
    signal_detect : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_18 : entity is "ten_gig_eth_pcs_pma_ff_synchronizer";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_18;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_18 is
  signal sync1_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[4]\ : label is "no";
begin
data_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(4),
      Q => signal_detect_dclk,
      R => '0'
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => signal_detect,
      Q => sync1_r(0),
      R => '0'
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(0),
      Q => sync1_r(1),
      R => '0'
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(1),
      Q => sync1_r(2),
      R => '0'
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(2),
      Q => sync1_r(3),
      R => '0'
    );
\sync1_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(3),
      Q => sync1_r(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_2 is
  port (
    data_out_reg_0 : out STD_LOGIC;
    core_in_testmode_reg : out STD_LOGIC;
    coreclk : in STD_LOGIC;
    core_in_testmode : in STD_LOGIC;
    core_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sync1_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_2 : entity is "ten_gig_eth_pcs_pma_ff_synchronizer";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_2;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_2 is
  signal \^data_out_reg_0\ : STD_LOGIC;
  signal sync1_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[4]\ : label is "no";
begin
  data_out_reg_0 <= \^data_out_reg_0\;
data_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(4),
      Q => \^data_out_reg_0\,
      R => '0'
    );
\master_watchdog[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => core_in_testmode,
      I1 => core_status(0),
      I2 => \^data_out_reg_0\,
      I3 => D(0),
      O => core_in_testmode_reg
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \sync1_r_reg[0]_0\(0),
      Q => sync1_r(0),
      R => '0'
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(0),
      Q => sync1_r(1),
      R => '0'
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(1),
      Q => sync1_r(2),
      R => '0'
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(2),
      Q => sync1_r(3),
      R => '0'
    );
\sync1_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(3),
      Q => sync1_r(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_20 is
  port (
    \cable_pull_reset_reg__0\ : out STD_LOGIC;
    cable_pull_reset_rising0 : out STD_LOGIC;
    coreclk : in STD_LOGIC;
    cable_pull_reset_reg_reg : in STD_LOGIC;
    cable_pull_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_20 : entity is "ten_gig_eth_pcs_pma_ff_synchronizer";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_20;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_20 is
  signal \^cable_pull_reset_reg__0\ : STD_LOGIC;
  signal sync1_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[4]\ : label is "no";
begin
  \cable_pull_reset_reg__0\ <= \^cable_pull_reset_reg__0\;
cable_pull_reset_rising_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^cable_pull_reset_reg__0\,
      I1 => cable_pull_reset_reg_reg,
      O => cable_pull_reset_rising0
    );
data_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(4),
      Q => \^cable_pull_reset_reg__0\,
      R => '0'
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => cable_pull_reset,
      Q => sync1_r(0),
      R => '0'
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(0),
      Q => sync1_r(1),
      R => '0'
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(1),
      Q => sync1_r(2),
      R => '0'
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(2),
      Q => sync1_r(3),
      R => '0'
    );
\sync1_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(3),
      Q => sync1_r(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_22 is
  port (
    \cable_unpull_reset_reg__0\ : out STD_LOGIC;
    cable_unpull_reset_rising0 : out STD_LOGIC;
    coreclk : in STD_LOGIC;
    cable_unpull_reset_reg_reg : in STD_LOGIC;
    \sync1_r_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_22 : entity is "ten_gig_eth_pcs_pma_ff_synchronizer";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_22;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_22 is
  signal \^cable_unpull_reset_reg__0\ : STD_LOGIC;
  signal sync1_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[4]\ : label is "no";
begin
  \cable_unpull_reset_reg__0\ <= \^cable_unpull_reset_reg__0\;
cable_unpull_reset_rising_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^cable_unpull_reset_reg__0\,
      I1 => cable_unpull_reset_reg_reg,
      O => cable_unpull_reset_rising0
    );
data_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(4),
      Q => \^cable_unpull_reset_reg__0\,
      R => '0'
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \sync1_r_reg[0]_0\,
      Q => sync1_r(0),
      R => '0'
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(0),
      Q => sync1_r(1),
      R => '0'
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(1),
      Q => sync1_r(2),
      R => '0'
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(2),
      Q => sync1_r(3),
      R => '0'
    );
\sync1_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(3),
      Q => sync1_r(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_5 is
  port (
    gt0_gtrxreset_c : out STD_LOGIC;
    coreclk : in STD_LOGIC;
    cable_pull_reset_rising_reg : in STD_LOGIC;
    gtrxreset_coreclk : in STD_LOGIC;
    gt0_gtrxreset_i_reg : in STD_LOGIC;
    gt0_gtrxreset_i_reg_0 : in STD_LOGIC;
    reset_counter_done : in STD_LOGIC;
    signal_detect : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_5 : entity is "ten_gig_eth_pcs_pma_ff_synchronizer";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_5;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_5 is
  signal signal_detect_coreclk : STD_LOGIC;
  signal sync1_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[4]\ : label is "no";
begin
data_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(4),
      Q => signal_detect_coreclk,
      R => '0'
    );
gt0_gtrxreset_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFD00000000"
    )
        port map (
      I0 => signal_detect_coreclk,
      I1 => cable_pull_reset_rising_reg,
      I2 => gtrxreset_coreclk,
      I3 => gt0_gtrxreset_i_reg,
      I4 => gt0_gtrxreset_i_reg_0,
      I5 => reset_counter_done,
      O => gt0_gtrxreset_c
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => signal_detect,
      Q => sync1_r(0),
      R => '0'
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(0),
      Q => sync1_r(1),
      R => '0'
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(1),
      Q => sync1_r(2),
      R => '0'
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(2),
      Q => sync1_r(3),
      R => '0'
    );
\sync1_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(3),
      Q => sync1_r(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_6 is
  port (
    signal_detect_comb0 : out STD_LOGIC;
    CLK : in STD_LOGIC;
    cable_is_pulled : in STD_LOGIC;
    signal_detect : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_6 : entity is "ten_gig_eth_pcs_pma_ff_synchronizer";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_6;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_6 is
  signal signal_detect_rxusrclk2 : STD_LOGIC;
  signal sync1_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[4]\ : label is "no";
begin
data_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync1_r(4),
      Q => signal_detect_rxusrclk2,
      R => '0'
    );
signal_detect_comb_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => signal_detect_rxusrclk2,
      I1 => cable_is_pulled,
      O => signal_detect_comb0
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => signal_detect,
      Q => sync1_r(0),
      R => '0'
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync1_r(0),
      Q => sync1_r(1),
      R => '0'
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync1_r(1),
      Q => sync1_r(2),
      R => '0'
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync1_r(2),
      Q => sync1_r(3),
      R => '0'
    );
\sync1_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync1_r(3),
      Q => sync1_r(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst is
  port (
    gtrxreset_coreclk : out STD_LOGIC;
    coreclk : in STD_LOGIC;
    gtrxreset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst : entity is "ten_gig_eth_pcs_pma_ff_synchronizer_rst";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst is
  signal sync1_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[4]\ : label is "no";
begin
data_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(4),
      Q => gtrxreset_coreclk,
      R => '0'
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => '0',
      PRE => gtrxreset,
      Q => sync1_r(0)
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(0),
      PRE => gtrxreset,
      Q => sync1_r(1)
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(1),
      PRE => gtrxreset,
      Q => sync1_r(2)
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(2),
      PRE => gtrxreset,
      Q => sync1_r(3)
    );
\sync1_r_reg[4]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(3),
      PRE => gtrxreset,
      Q => sync1_r(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst_10 is
  port (
    AS : out STD_LOGIC_VECTOR ( 0 to 0 );
    coreclk : in STD_LOGIC;
    \sync1_r_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst_10 : entity is "ten_gig_eth_pcs_pma_ff_synchronizer_rst";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst_10;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst_10 is
  signal sync1_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[4]\ : label is "no";
begin
data_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(4),
      Q => AS(0),
      R => '0'
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => '0',
      PRE => \sync1_r_reg[4]_0\(0),
      Q => sync1_r(0)
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(0),
      PRE => \sync1_r_reg[4]_0\(0),
      Q => sync1_r(1)
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(1),
      PRE => \sync1_r_reg[4]_0\(0),
      Q => sync1_r(2)
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(2),
      PRE => \sync1_r_reg[4]_0\(0),
      Q => sync1_r(3)
    );
\sync1_r_reg[4]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(3),
      PRE => \sync1_r_reg[4]_0\(0),
      Q => sync1_r(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst_11 is
  port (
    dclk_areset : out STD_LOGIC;
    dclk : in STD_LOGIC;
    areset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst_11 : entity is "ten_gig_eth_pcs_pma_ff_synchronizer_rst";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst_11;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst_11 is
  signal sync1_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[4]\ : label is "no";
begin
data_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(4),
      Q => dclk_areset,
      R => '0'
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => dclk,
      CE => '1',
      D => '0',
      PRE => areset,
      Q => sync1_r(0)
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(0),
      PRE => areset,
      Q => sync1_r(1)
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(1),
      PRE => areset,
      Q => sync1_r(2)
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(2),
      PRE => areset,
      Q => sync1_r(3)
    );
\sync1_r_reg[4]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(3),
      PRE => areset,
      Q => sync1_r(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst_12 is
  port (
    dclk_reset : out STD_LOGIC;
    dclk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst_12 : entity is "ten_gig_eth_pcs_pma_ff_synchronizer_rst";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst_12;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst_12 is
  signal sync1_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[4]\ : label is "no";
begin
data_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(4),
      Q => dclk_reset,
      R => '0'
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => dclk,
      CE => '1',
      D => '0',
      PRE => AS(0),
      Q => sync1_r(0)
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(0),
      PRE => AS(0),
      Q => sync1_r(1)
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(1),
      PRE => AS(0),
      Q => sync1_r(2)
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(2),
      PRE => AS(0),
      Q => sync1_r(3)
    );
\sync1_r_reg[4]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(3),
      PRE => AS(0),
      Q => sync1_r(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst_13 is
  port (
    gtrxreset_rxusrclk2 : out STD_LOGIC;
    rxuserrdy_counter0 : out STD_LOGIC;
    data_out_reg_0 : in STD_LOGIC;
    qplllock_rxusrclk2 : in STD_LOGIC;
    \sync1_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst_13 : entity is "ten_gig_eth_pcs_pma_ff_synchronizer_rst";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst_13;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst_13 is
  signal \^gtrxreset_rxusrclk2\ : STD_LOGIC;
  signal sync1_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[4]\ : label is "no";
begin
  gtrxreset_rxusrclk2 <= \^gtrxreset_rxusrclk2\;
data_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_out_reg_0,
      CE => '1',
      D => sync1_r(4),
      Q => \^gtrxreset_rxusrclk2\,
      R => '0'
    );
\rxuserrdy_counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^gtrxreset_rxusrclk2\,
      I1 => qplllock_rxusrclk2,
      O => rxuserrdy_counter0
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => data_out_reg_0,
      CE => '1',
      D => '0',
      PRE => \sync1_r_reg[0]_0\(0),
      Q => sync1_r(0)
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => data_out_reg_0,
      CE => '1',
      D => sync1_r(0),
      PRE => \sync1_r_reg[0]_0\(0),
      Q => sync1_r(1)
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => data_out_reg_0,
      CE => '1',
      D => sync1_r(1),
      PRE => \sync1_r_reg[0]_0\(0),
      Q => sync1_r(2)
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => data_out_reg_0,
      CE => '1',
      D => sync1_r(2),
      PRE => \sync1_r_reg[0]_0\(0),
      Q => sync1_r(3)
    );
\sync1_r_reg[4]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => data_out_reg_0,
      CE => '1',
      D => sync1_r(3),
      PRE => \sync1_r_reg[0]_0\(0),
      Q => sync1_r(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst_14 is
  port (
    pma_resetout_rising_rxusrclk2 : out STD_LOGIC;
    data_out_reg_0 : in STD_LOGIC;
    \sync1_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst_14 : entity is "ten_gig_eth_pcs_pma_ff_synchronizer_rst";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst_14;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst_14 is
  signal sync1_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[4]\ : label is "no";
begin
data_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_out_reg_0,
      CE => '1',
      D => sync1_r(4),
      Q => pma_resetout_rising_rxusrclk2,
      R => '0'
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => data_out_reg_0,
      CE => '1',
      D => '0',
      PRE => \sync1_r_reg[0]_0\(0),
      Q => sync1_r(0)
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => data_out_reg_0,
      CE => '1',
      D => sync1_r(0),
      PRE => \sync1_r_reg[0]_0\(0),
      Q => sync1_r(1)
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => data_out_reg_0,
      CE => '1',
      D => sync1_r(1),
      PRE => \sync1_r_reg[0]_0\(0),
      Q => sync1_r(2)
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => data_out_reg_0,
      CE => '1',
      D => sync1_r(2),
      PRE => \sync1_r_reg[0]_0\(0),
      Q => sync1_r(3)
    );
\sync1_r_reg[4]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => data_out_reg_0,
      CE => '1',
      D => sync1_r(3),
      PRE => \sync1_r_reg[0]_0\(0),
      Q => sync1_r(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst_15 is
  port (
    rxreset_rxusrclk2 : out STD_LOGIC;
    data_out_reg_0 : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst_15 : entity is "ten_gig_eth_pcs_pma_ff_synchronizer_rst";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst_15;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst_15 is
  signal sync1_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[4]\ : label is "no";
begin
data_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_out_reg_0,
      CE => '1',
      D => sync1_r(4),
      Q => rxreset_rxusrclk2,
      R => '0'
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => data_out_reg_0,
      CE => '1',
      D => '0',
      PRE => AS(0),
      Q => sync1_r(0)
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => data_out_reg_0,
      CE => '1',
      D => sync1_r(0),
      PRE => AS(0),
      Q => sync1_r(1)
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => data_out_reg_0,
      CE => '1',
      D => sync1_r(1),
      PRE => AS(0),
      Q => sync1_r(2)
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => data_out_reg_0,
      CE => '1',
      D => sync1_r(2),
      PRE => AS(0),
      Q => sync1_r(3)
    );
\sync1_r_reg[4]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => data_out_reg_0,
      CE => '1',
      D => sync1_r(3),
      PRE => AS(0),
      Q => sync1_r(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst_19 is
  port (
    cable_pull_reset_rising_rxusrclk2 : out STD_LOGIC;
    data_out_reg_0 : out STD_LOGIC;
    cable_pull_reset_reg : out STD_LOGIC;
    CLK : in STD_LOGIC;
    cable_pull_watchdog_event : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cable_pull_watchdog_reg[0]\ : in STD_LOGIC;
    gt0_rxresetdone_i_reg_rxusrclk2 : in STD_LOGIC;
    cable_pull_reset : in STD_LOGIC;
    cable_pull_watchdog_event0 : in STD_LOGIC;
    cable_pull_reset_reg_0 : in STD_LOGIC;
    cable_pull_reset_reg_1 : in STD_LOGIC;
    cable_pull_reset_reg_2 : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst_19 : entity is "ten_gig_eth_pcs_pma_ff_synchronizer_rst";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst_19;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst_19 is
  signal \^cable_pull_reset_rising_rxusrclk2\ : STD_LOGIC;
  signal sync1_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[4]\ : label is "no";
begin
  cable_pull_reset_rising_rxusrclk2 <= \^cable_pull_reset_rising_rxusrclk2\;
cable_pull_reset_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002222222E"
    )
        port map (
      I0 => cable_pull_reset,
      I1 => cable_pull_watchdog_event0,
      I2 => cable_pull_reset_reg_0,
      I3 => cable_pull_reset_reg_1,
      I4 => cable_pull_reset_reg_2,
      I5 => \^cable_pull_reset_rising_rxusrclk2\,
      O => cable_pull_reset_reg
    );
\cable_pull_watchdog[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAEAAAA"
    )
        port map (
      I0 => \^cable_pull_reset_rising_rxusrclk2\,
      I1 => cable_pull_watchdog_event(1),
      I2 => cable_pull_watchdog_event(0),
      I3 => \cable_pull_watchdog_reg[0]\,
      I4 => gt0_rxresetdone_i_reg_rxusrclk2,
      I5 => cable_pull_reset,
      O => data_out_reg_0
    );
data_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync1_r(4),
      Q => \^cable_pull_reset_rising_rxusrclk2\,
      R => '0'
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => '0',
      PRE => AS(0),
      Q => sync1_r(0)
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync1_r(0),
      PRE => AS(0),
      Q => sync1_r(1)
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync1_r(1),
      PRE => AS(0),
      Q => sync1_r(2)
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync1_r(2),
      PRE => AS(0),
      Q => sync1_r(3)
    );
\sync1_r_reg[4]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync1_r(3),
      PRE => AS(0),
      Q => sync1_r(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst_21 is
  port (
    data_out_reg_0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    cable_unpull_reset_reg : out STD_LOGIC;
    CLK : in STD_LOGIC;
    \cable_unpull_watchdog_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    cable_unpull_reset_reg_0 : in STD_LOGIC;
    gt0_rxresetdone_i_reg_rxusrclk2 : in STD_LOGIC;
    \cable_unpull_watchdog_reg[0]_0\ : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst_21 : entity is "ten_gig_eth_pcs_pma_ff_synchronizer_rst";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst_21;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst_21 is
  signal cable_unpull_reset_rising_rxusrclk2 : STD_LOGIC;
  signal sync1_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[4]\ : label is "no";
begin
cable_unpull_reset_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EAAA"
    )
        port map (
      I0 => \cable_unpull_watchdog_reg[0]_0\,
      I1 => gt0_rxresetdone_i_reg_rxusrclk2,
      I2 => cable_unpull_reset_reg_0,
      I3 => Q(0),
      I4 => cable_unpull_reset_rising_rxusrclk2,
      O => cable_unpull_reset_reg
    );
\cable_unpull_watchdog[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFEAAAAAA"
    )
        port map (
      I0 => cable_unpull_reset_rising_rxusrclk2,
      I1 => \cable_unpull_watchdog_reg[0]\,
      I2 => Q(0),
      I3 => cable_unpull_reset_reg_0,
      I4 => gt0_rxresetdone_i_reg_rxusrclk2,
      I5 => \cable_unpull_watchdog_reg[0]_0\,
      O => data_out_reg_0
    );
\cable_unpull_watchdog_event[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEAAA"
    )
        port map (
      I0 => cable_unpull_reset_rising_rxusrclk2,
      I1 => \cable_unpull_watchdog_reg[0]\,
      I2 => cable_unpull_reset_reg_0,
      I3 => gt0_rxresetdone_i_reg_rxusrclk2,
      I4 => \cable_unpull_watchdog_reg[0]_0\,
      O => SR(0)
    );
data_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync1_r(4),
      Q => cable_unpull_reset_rising_rxusrclk2,
      R => '0'
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => '0',
      PRE => AS(0),
      Q => sync1_r(0)
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync1_r(0),
      PRE => AS(0),
      Q => sync1_r(1)
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync1_r(1),
      PRE => AS(0),
      Q => sync1_r(2)
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync1_r(2),
      PRE => AS(0),
      Q => sync1_r(3)
    );
\sync1_r_reg[4]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync1_r(3),
      PRE => AS(0),
      Q => sync1_r(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst_7 is
  port (
    areset_rxusrclk2 : out STD_LOGIC;
    data_out_reg_0 : in STD_LOGIC;
    areset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst_7 : entity is "ten_gig_eth_pcs_pma_ff_synchronizer_rst";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst_7;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst_7 is
  signal sync1_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[4]\ : label is "no";
begin
data_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_out_reg_0,
      CE => '1',
      D => sync1_r(4),
      Q => areset_rxusrclk2,
      R => '0'
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => data_out_reg_0,
      CE => '1',
      D => '0',
      PRE => areset,
      Q => sync1_r(0)
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => data_out_reg_0,
      CE => '1',
      D => sync1_r(0),
      PRE => areset,
      Q => sync1_r(1)
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => data_out_reg_0,
      CE => '1',
      D => sync1_r(1),
      PRE => areset,
      Q => sync1_r(2)
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => data_out_reg_0,
      CE => '1',
      D => sync1_r(2),
      PRE => areset,
      Q => sync1_r(3)
    );
\sync1_r_reg[4]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => data_out_reg_0,
      CE => '1',
      D => sync1_r(3),
      PRE => areset,
      Q => sync1_r(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst_8 is
  port (
    AS : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    coreclk : in STD_LOGIC;
    tx_resetdone : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    signal_detect_coreclk : in STD_LOGIC;
    areset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst_8 : entity is "ten_gig_eth_pcs_pma_ff_synchronizer_rst";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst_8;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst_8 is
  signal coreclk_areset : STD_LOGIC;
  signal sync1_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sync1_r[4]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \sync1_r[4]_i_1__0\ : label is "soft_lutpair305";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[4]\ : label is "no";
begin
data_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(4),
      Q => coreclk_areset,
      R => '0'
    );
\sync1_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => coreclk_areset,
      I1 => tx_resetdone,
      O => AS(0)
    );
\sync1_r[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => D(0),
      I1 => coreclk_areset,
      I2 => signal_detect_coreclk,
      O => data_out_reg_0(0)
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => '0',
      PRE => areset,
      Q => sync1_r(0)
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(0),
      PRE => areset,
      Q => sync1_r(1)
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(1),
      PRE => areset,
      Q => sync1_r(2)
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(2),
      PRE => areset,
      Q => sync1_r(3)
    );
\sync1_r_reg[4]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(3),
      PRE => areset,
      Q => sync1_r(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst_9 is
  port (
    AS : out STD_LOGIC_VECTOR ( 0 to 0 );
    coreclk : in STD_LOGIC;
    \sync1_r_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst_9 : entity is "ten_gig_eth_pcs_pma_ff_synchronizer_rst";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst_9;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst_9 is
  signal sync1_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[4]\ : label is "no";
begin
data_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(4),
      Q => AS(0),
      R => '0'
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => '0',
      PRE => \sync1_r_reg[4]_0\(0),
      Q => sync1_r(0)
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(0),
      PRE => \sync1_r_reg[4]_0\(0),
      Q => sync1_r(1)
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(1),
      PRE => \sync1_r_reg[4]_0\(0),
      Q => sync1_r(2)
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(2),
      PRE => \sync1_r_reg[4]_0\(0),
      Q => sync1_r(3)
    );
\sync1_r_reg[4]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(3),
      PRE => \sync1_r_reg[4]_0\(0),
      Q => sync1_r(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst__parameterized0\ is
  port (
    txreset_txusrclk2 : out STD_LOGIC;
    txusrclk2 : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst__parameterized0\ : entity is "ten_gig_eth_pcs_pma_ff_synchronizer_rst";
end \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst__parameterized0\;

architecture STRUCTURE of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst__parameterized0\ is
  signal sync1_r : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[5]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[5]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[5]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[6]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[6]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[6]\ : label is "no";
begin
data_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => sync1_r(6),
      Q => txreset_txusrclk2,
      R => '0'
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => '0',
      PRE => AS(0),
      Q => sync1_r(0)
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => sync1_r(0),
      PRE => AS(0),
      Q => sync1_r(1)
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => sync1_r(1),
      PRE => AS(0),
      Q => sync1_r(2)
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => sync1_r(2),
      PRE => AS(0),
      Q => sync1_r(3)
    );
\sync1_r_reg[4]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => sync1_r(3),
      PRE => AS(0),
      Q => sync1_r(4)
    );
\sync1_r_reg[5]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => sync1_r(4),
      PRE => AS(0),
      Q => sync1_r(5)
    );
\sync1_r_reg[6]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => sync1_r(5),
      PRE => AS(0),
      Q => sync1_r(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst__parameterized1\ is
  port (
    cable_pull_falling_reg : out STD_LOGIC;
    gt0_gttxreset_c : out STD_LOGIC;
    coreclk : in STD_LOGIC;
    cable_pull_falling : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    cable_pull_rising : in STD_LOGIC;
    cable_unpull_reset_rising_reg : in STD_LOGIC;
    gttxreset : in STD_LOGIC;
    reset_counter_done : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst__parameterized1\ : entity is "ten_gig_eth_pcs_pma_ff_synchronizer_rst";
end \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst__parameterized1\;

architecture STRUCTURE of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst__parameterized1\ is
  signal qplllock_coreclk : STD_LOGIC;
  signal sync1_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[4]\ : label is "no";
begin
data_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(4),
      Q => qplllock_coreclk,
      R => '0'
    );
gt0_gtrxreset_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => cable_pull_falling,
      I1 => AS(0),
      I2 => qplllock_coreclk,
      I3 => cable_pull_rising,
      I4 => cable_unpull_reset_rising_reg,
      O => cable_pull_falling_reg
    );
gt0_gttxreset_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => gttxreset,
      I1 => AS(0),
      I2 => qplllock_coreclk,
      I3 => reset_counter_done,
      O => gt0_gttxreset_c
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      CLR => AR(0),
      D => '1',
      Q => sync1_r(0)
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      CLR => AR(0),
      D => sync1_r(0),
      Q => sync1_r(1)
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      CLR => AR(0),
      D => sync1_r(1),
      Q => sync1_r(2)
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      CLR => AR(0),
      D => sync1_r(2),
      Q => sync1_r(3)
    );
\sync1_r_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      CLR => AR(0),
      D => sync1_r(3),
      Q => sync1_r(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst__parameterized1_3\ is
  port (
    qplllock_rxusrclk2 : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    qplllock : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst__parameterized1_3\ : entity is "ten_gig_eth_pcs_pma_ff_synchronizer_rst";
end \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst__parameterized1_3\;

architecture STRUCTURE of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst__parameterized1_3\ is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sync1_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[4]\ : label is "no";
begin
  AR(0) <= \^ar\(0);
data_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync1_r(4),
      Q => qplllock_rxusrclk2,
      R => '0'
    );
\sync1_r[4]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => qplllock,
      O => \^ar\(0)
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => \^ar\(0),
      D => '1',
      Q => sync1_r(0)
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => \^ar\(0),
      D => sync1_r(0),
      Q => sync1_r(1)
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => \^ar\(0),
      D => sync1_r(1),
      Q => sync1_r(2)
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => \^ar\(0),
      D => sync1_r(2),
      Q => sync1_r(3)
    );
\sync1_r_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => \^ar\(0),
      D => sync1_r(3),
      Q => sync1_r(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst__parameterized1_4\ is
  port (
    qplllock_txusrclk2 : out STD_LOGIC;
    txusrclk2 : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst__parameterized1_4\ : entity is "ten_gig_eth_pcs_pma_ff_synchronizer_rst";
end \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst__parameterized1_4\;

architecture STRUCTURE of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst__parameterized1_4\ is
  signal sync1_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[4]\ : label is "no";
begin
data_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => sync1_r(4),
      Q => qplllock_txusrclk2,
      R => '0'
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      CLR => AR(0),
      D => '1',
      Q => sync1_r(0)
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      CLR => AR(0),
      D => sync1_r(0),
      Q => sync1_r(1)
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      CLR => AR(0),
      D => sync1_r(1),
      Q => sync1_r(2)
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      CLR => AR(0),
      D => sync1_r(2),
      Q => sync1_r(3)
    );
\sync1_r_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      CLR => AR(0),
      D => sync1_r(3),
      Q => sync1_r(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_gtwizard_10gbaser_GT is
  port (
    drp_drdy_o : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxrecclk_out : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    drp_drpdo_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dclk_0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt0_rxbufreset_i0 : out STD_LOGIC;
    gt0_rxresetdone_reg_reg0 : out STD_LOGIC;
    gt0_txresetdone_reg0 : out STD_LOGIC;
    dclk : in STD_LOGIC;
    drp_den_i : in STD_LOGIC;
    drp_dwe_i : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_gttxreset_i : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    qplloutclk : in STD_LOGIC;
    qplloutrefclk : in STD_LOGIC;
    gt0_rxbufreset_i : in STD_LOGIC;
    gt_slip : in STD_LOGIC;
    pcs_resetout_rising : in STD_LOGIC;
    clear_rx_prbs_err_count : in STD_LOGIC;
    gt0_rxuserrdy_i : in STD_LOGIC;
    CLK : in STD_LOGIC;
    tx_disable : in STD_LOGIC;
    txuserrdy : in STD_LOGIC;
    txusrclk : in STD_LOGIC;
    txusrclk2 : in STD_LOGIC;
    drp_di_i : in STD_LOGIC_VECTOR ( 15 downto 0 );
    loopback_ctrl : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_prbs31_en : in STD_LOGIC;
    gt_txc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_prbs31_en : in STD_LOGIC;
    gt_txd : in STD_LOGIC_VECTOR ( 31 downto 0 );
    drp_daddr_i : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt0_rxresetdone_i_reg_rxusrclk2 : in STD_LOGIC;
    qplllock_rxusrclk2 : in STD_LOGIC;
    qplllock_txusrclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_gtwizard_10gbaser_GT : entity is "ten_gig_eth_pcs_pma_gtwizard_10gbaser_GT";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_gtwizard_10gbaser_GT;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_gtwizard_10gbaser_GT is
  signal gt0_rxbufstatus_i : STD_LOGIC_VECTOR ( 2 to 2 );
  signal gt0_rxresetdone_i : STD_LOGIC;
  signal gt0_txresetdone_i : STD_LOGIC;
  signal gtxe2_i_n_177 : STD_LOGIC;
  signal gtxe2_i_n_178 : STD_LOGIC;
  signal gtxe2_i_n_179 : STD_LOGIC;
  signal gtxe2_i_n_180 : STD_LOGIC;
  signal gtxe2_i_n_181 : STD_LOGIC;
  signal gtxe2_i_n_182 : STD_LOGIC;
  signal gtxe2_i_n_183 : STD_LOGIC;
  signal gtxe2_i_n_184 : STD_LOGIC;
  signal gtxe2_i_n_27 : STD_LOGIC;
  signal gtxe2_i_n_38 : STD_LOGIC;
  signal gtxe2_i_n_39 : STD_LOGIC;
  signal gtxe2_i_n_4 : STD_LOGIC;
  signal gtxe2_i_n_80 : STD_LOGIC;
  signal gtxe2_i_n_81 : STD_LOGIC;
  signal gtxe2_i_n_83 : STD_LOGIC;
  signal gtxe2_i_n_84 : STD_LOGIC;
  signal NLW_gtxe2_i_CPLLFBCLKLOST_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_CPLLLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_CPLLREFCLKLOST_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PHYSTATUS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXBYTEISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXBYTEREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMMADET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXELECIDLE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXOUTCLKFABRIC_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gtxe2_i_RXCHARISK_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gtxe2_i_RXCHBONDO_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gtxe2_i_RXDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal NLW_gtxe2_i_RXDISPERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gtxe2_i_RXHEADER_UNCONNECTED : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_gtxe2_i_RXMONITOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_TSTOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gtxe2_i : label is "PRIMITIVE";
begin
gt0_rxbufreset_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gt0_rxbufstatus_i(2),
      I1 => gt0_rxresetdone_i_reg_rxusrclk2,
      O => gt0_rxbufreset_i0
    );
gt0_rxresetdone_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gt0_rxresetdone_i,
      I1 => qplllock_rxusrclk2,
      O => gt0_rxresetdone_reg_reg0
    );
gt0_txresetdone_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gt0_txresetdone_i,
      I1 => qplllock_txusrclk2,
      O => gt0_txresetdone_reg0
    );
gtxe2_i: unisim.vcomponents.GTXE2_CHANNEL
    generic map(
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"0001111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "FALSE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "FALSE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "FALSE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 19,
      CLK_COR_MIN_LAT => 15,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0000000000",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0000000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG => X"BC07DC",
      CPLL_FBDIV => 4,
      CPLL_FBDIV_45 => 5,
      CPLL_INIT_CFG => X"00001E",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DEC_MCOMMA_DETECT => "FALSE",
      DEC_PCOMMA_DETECT => "FALSE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DMONITOR_CFG => X"000A00",
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "TRUE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"001",
      IS_CPLLLOCKDETCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD_ATTR => X"000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_RSV => X"001E7080",
      PMA_RSV2 => X"2050",
      PMA_RSV3 => B"00",
      PMA_RSV4 => X"00000000",
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FAST",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 61,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"0B000023FF10400020",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG => B"010101",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDFELPMRESET_TIME => B"0001111",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "TRUE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_HF_CFG => B"00000011110000",
      RXLPM_LF_CFG => B"00000011110000",
      RXOOB_CFG => B"0000110",
      RXOUT_DIV => 1,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"084020",
      RXPH_CFG => X"000000",
      RXPH_MONITOR_SEL => B"00000",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RX_BIAS_CFG => B"000000000100",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 7,
      RX_CLKMUX_PD => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"010",
      RX_DATA_WIDTH => 32,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFE_GAIN_CFG => X"020FEA",
      RX_DFE_H2_CFG => B"000000000000",
      RX_DFE_H3_CFG => B"000001000000",
      RX_DFE_H4_CFG => B"00011110000",
      RX_DFE_H5_CFG => B"00011100000",
      RX_DFE_KL_CFG => B"0000011111110",
      RX_DFE_KL_CFG2 => X"301148AC",
      RX_DFE_LPM_CFG => X"0954",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DFE_UT_CFG => B"10001111000000000",
      RX_DFE_VP_CFG => B"00011111100000011",
      RX_DFE_XYD_CFG => B"0000000000000",
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_INT_DATAWIDTH => 1,
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"1111",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_CPLLREFCLK_SEL => B"001",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "X",
      SIM_VERSION => "4.0",
      TERM_RCAL_CFG => B"10000",
      TERM_RCAL_OVRD => '0',
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "TRUE",
      TXOUT_DIV => 1,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPMARESET_TIME => B"00001",
      TX_CLK25_DIV => 7,
      TX_CLKMUX_PD => '1',
      TX_DATA_WIDTH => 32,
      TX_DEEMPH0 => B"00000",
      TX_DEEMPH1 => B"00000",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"110",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_INT_DATAWIDTH => 1,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001110",
      TX_MARGIN_FULL_1 => B"1001001",
      TX_MARGIN_FULL_2 => B"1000101",
      TX_MARGIN_FULL_3 => B"1000010",
      TX_MARGIN_FULL_4 => B"1000000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000100",
      TX_MARGIN_LOW_2 => B"1000010",
      TX_MARGIN_LOW_3 => B"1000000",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PREDRIVER_MODE => '0',
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => X"1832",
      TX_RXDETECT_REF => B"100",
      TX_XCLK_SEL => "TXOUT",
      UCODEER_CLR => '0'
    )
        port map (
      CFGRESET => '0',
      CLKRSVD(3 downto 0) => B"0000",
      CPLLFBCLKLOST => NLW_gtxe2_i_CPLLFBCLKLOST_UNCONNECTED,
      CPLLLOCK => NLW_gtxe2_i_CPLLLOCK_UNCONNECTED,
      CPLLLOCKDETCLK => '0',
      CPLLLOCKEN => '1',
      CPLLPD => '1',
      CPLLREFCLKLOST => NLW_gtxe2_i_CPLLREFCLKLOST_UNCONNECTED,
      CPLLREFCLKSEL(2 downto 0) => B"001",
      CPLLRESET => '0',
      DMONITOROUT(7) => gtxe2_i_n_177,
      DMONITOROUT(6) => gtxe2_i_n_178,
      DMONITOROUT(5) => gtxe2_i_n_179,
      DMONITOROUT(4) => gtxe2_i_n_180,
      DMONITOROUT(3) => gtxe2_i_n_181,
      DMONITOROUT(2) => gtxe2_i_n_182,
      DMONITOROUT(1) => gtxe2_i_n_183,
      DMONITOROUT(0) => gtxe2_i_n_184,
      DRPADDR(8 downto 0) => drp_daddr_i(8 downto 0),
      DRPCLK => dclk,
      DRPDI(15 downto 0) => drp_di_i(15 downto 0),
      DRPDO(15 downto 0) => drp_drpdo_o(15 downto 0),
      DRPEN => drp_den_i,
      DRPRDY => drp_drdy_o,
      DRPWE => drp_dwe_i,
      EYESCANDATAERROR => gtxe2_i_n_4,
      EYESCANMODE => '0',
      EYESCANRESET => '0',
      EYESCANTRIGGER => '0',
      GTGREFCLK => '0',
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTREFCLK0 => '0',
      GTREFCLK1 => '0',
      GTREFCLKMONITOR => NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED,
      GTRESETSEL => '0',
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => AS(0),
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => gt0_gttxreset_i,
      GTXRXN => rxn,
      GTXRXP => rxp,
      GTXTXN => txn,
      GTXTXP => txp,
      LOOPBACK(2) => '0',
      LOOPBACK(1) => loopback_ctrl(0),
      LOOPBACK(0) => '0',
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDIN2(4 downto 0) => B"00000",
      PCSRSVDOUT(15 downto 0) => NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED(15 downto 0),
      PHYSTATUS => NLW_gtxe2_i_PHYSTATUS_UNCONNECTED,
      PMARSVDIN(4 downto 0) => B"00000",
      PMARSVDIN2(4 downto 0) => B"00000",
      QPLLCLK => qplloutclk,
      QPLLREFCLK => qplloutrefclk,
      RESETOVRD => '0',
      RX8B10BEN => '0',
      RXBUFRESET => gt0_rxbufreset_i,
      RXBUFSTATUS(2) => gt0_rxbufstatus_i(2),
      RXBUFSTATUS(1) => gtxe2_i_n_83,
      RXBUFSTATUS(0) => gtxe2_i_n_84,
      RXBYTEISALIGNED => NLW_gtxe2_i_RXBYTEISALIGNED_UNCONNECTED,
      RXBYTEREALIGN => NLW_gtxe2_i_RXBYTEREALIGN_UNCONNECTED,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED,
      RXCDROVRDEN => '0',
      RXCDRRESET => '0',
      RXCDRRESETRSV => '0',
      RXCHANBONDSEQ => NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED,
      RXCHANISALIGNED => NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED,
      RXCHANREALIGN => NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED,
      RXCHARISCOMMA(7 downto 0) => NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED(7 downto 0),
      RXCHARISK(7 downto 0) => NLW_gtxe2_i_RXCHARISK_UNCONNECTED(7 downto 0),
      RXCHBONDEN => '0',
      RXCHBONDI(4 downto 0) => B"00000",
      RXCHBONDLEVEL(2 downto 0) => B"000",
      RXCHBONDMASTER => '0',
      RXCHBONDO(4 downto 0) => NLW_gtxe2_i_RXCHBONDO_UNCONNECTED(4 downto 0),
      RXCHBONDSLAVE => '0',
      RXCLKCORCNT(1 downto 0) => NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED(1 downto 0),
      RXCOMINITDET => NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED,
      RXCOMMADET => NLW_gtxe2_i_RXCOMMADET_UNCONNECTED,
      RXCOMMADETEN => '0',
      RXCOMSASDET => NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED,
      RXCOMWAKEDET => NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED,
      RXDATA(63 downto 32) => NLW_gtxe2_i_RXDATA_UNCONNECTED(63 downto 32),
      RXDATA(31) => dclk_0(0),
      RXDATA(30) => dclk_0(1),
      RXDATA(29) => dclk_0(2),
      RXDATA(28) => dclk_0(3),
      RXDATA(27) => dclk_0(4),
      RXDATA(26) => dclk_0(5),
      RXDATA(25) => dclk_0(6),
      RXDATA(24) => dclk_0(7),
      RXDATA(23) => dclk_0(8),
      RXDATA(22) => dclk_0(9),
      RXDATA(21) => dclk_0(10),
      RXDATA(20) => dclk_0(11),
      RXDATA(19) => dclk_0(12),
      RXDATA(18) => dclk_0(13),
      RXDATA(17) => dclk_0(14),
      RXDATA(16) => dclk_0(15),
      RXDATA(15) => dclk_0(16),
      RXDATA(14) => dclk_0(17),
      RXDATA(13) => dclk_0(18),
      RXDATA(12) => dclk_0(19),
      RXDATA(11) => dclk_0(20),
      RXDATA(10) => dclk_0(21),
      RXDATA(9) => dclk_0(22),
      RXDATA(8) => dclk_0(23),
      RXDATA(7) => dclk_0(24),
      RXDATA(6) => dclk_0(25),
      RXDATA(5) => dclk_0(26),
      RXDATA(4) => dclk_0(27),
      RXDATA(3) => dclk_0(28),
      RXDATA(2) => dclk_0(29),
      RXDATA(1) => dclk_0(30),
      RXDATA(0) => dclk_0(31),
      RXDATAVALID => D(2),
      RXDDIEN => '0',
      RXDFEAGCHOLD => '0',
      RXDFEAGCOVRDEN => '0',
      RXDFECM1EN => '0',
      RXDFELFHOLD => '0',
      RXDFELFOVRDEN => '1',
      RXDFELPMRESET => '0',
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEVSEN => '0',
      RXDFEXYDEN => '1',
      RXDFEXYDHOLD => '0',
      RXDFEXYDOVRDEN => '0',
      RXDISPERR(7 downto 0) => NLW_gtxe2_i_RXDISPERR_UNCONNECTED(7 downto 0),
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED,
      RXELECIDLE => NLW_gtxe2_i_RXELECIDLE_UNCONNECTED,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXGEARBOXSLIP => gt_slip,
      RXHEADER(2) => NLW_gtxe2_i_RXHEADER_UNCONNECTED(2),
      RXHEADER(1) => D(0),
      RXHEADER(0) => D(1),
      RXHEADERVALID => D(3),
      RXLPMEN => '0',
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => '0',
      RXMCOMMAALIGNEN => '0',
      RXMONITOROUT(6 downto 0) => NLW_gtxe2_i_RXMONITOROUT_UNCONNECTED(6 downto 0),
      RXMONITORSEL(1 downto 0) => B"00",
      RXNOTINTABLE(7 downto 0) => NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED(7 downto 0),
      RXOOBRESET => '0',
      RXOSHOLD => '0',
      RXOSOVRDEN => '0',
      RXOUTCLK => rxrecclk_out,
      RXOUTCLKFABRIC => NLW_gtxe2_i_RXOUTCLKFABRIC_UNCONNECTED,
      RXOUTCLKPCS => NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED,
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => '0',
      RXPCSRESET => pcs_resetout_rising,
      RXPD(1 downto 0) => B"00",
      RXPHALIGN => '0',
      RXPHALIGNDONE => NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED,
      RXPHALIGNEN => '0',
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED(4 downto 0),
      RXPHOVRDEN => '0',
      RXPHSLIPMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED(4 downto 0),
      RXPMARESET => '0',
      RXPOLARITY => '0',
      RXPRBSCNTRESET => clear_rx_prbs_err_count,
      RXPRBSERR => gtxe2_i_n_27,
      RXPRBSSEL(2) => rx_prbs31_en,
      RXPRBSSEL(1 downto 0) => B"00",
      RXQPIEN => '0',
      RXQPISENN => NLW_gtxe2_i_RXQPISENN_UNCONNECTED,
      RXQPISENP => NLW_gtxe2_i_RXQPISENP_UNCONNECTED,
      RXRATE(2 downto 0) => B"000",
      RXRATEDONE => NLW_gtxe2_i_RXRATEDONE_UNCONNECTED,
      RXRESETDONE => gt0_rxresetdone_i,
      RXSLIDE => '0',
      RXSTARTOFSEQ => NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED,
      RXSTATUS(2 downto 0) => NLW_gtxe2_i_RXSTATUS_UNCONNECTED(2 downto 0),
      RXSYSCLKSEL(1 downto 0) => B"11",
      RXUSERRDY => gt0_rxuserrdy_i,
      RXUSRCLK => CLK,
      RXUSRCLK2 => CLK,
      RXVALID => NLW_gtxe2_i_RXVALID_UNCONNECTED,
      SETERRSTATUS => '0',
      TSTIN(19 downto 0) => B"11111111111111111111",
      TSTOUT(9 downto 0) => NLW_gtxe2_i_TSTOUT_UNCONNECTED(9 downto 0),
      TX8B10BBYPASS(7 downto 0) => B"00000000",
      TX8B10BEN => '0',
      TXBUFDIFFCTRL(2 downto 0) => B"100",
      TXBUFSTATUS(1) => gtxe2_i_n_80,
      TXBUFSTATUS(0) => gtxe2_i_n_81,
      TXCHARDISPMODE(7 downto 0) => B"00000000",
      TXCHARDISPVAL(7 downto 0) => B"00000000",
      TXCHARISK(7 downto 0) => B"00000000",
      TXCOMFINISH => NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXDATA(63 downto 32) => B"00000000000000000000000000000000",
      TXDATA(31) => gt_txd(0),
      TXDATA(30) => gt_txd(1),
      TXDATA(29) => gt_txd(2),
      TXDATA(28) => gt_txd(3),
      TXDATA(27) => gt_txd(4),
      TXDATA(26) => gt_txd(5),
      TXDATA(25) => gt_txd(6),
      TXDATA(24) => gt_txd(7),
      TXDATA(23) => gt_txd(8),
      TXDATA(22) => gt_txd(9),
      TXDATA(21) => gt_txd(10),
      TXDATA(20) => gt_txd(11),
      TXDATA(19) => gt_txd(12),
      TXDATA(18) => gt_txd(13),
      TXDATA(17) => gt_txd(14),
      TXDATA(16) => gt_txd(15),
      TXDATA(15) => gt_txd(16),
      TXDATA(14) => gt_txd(17),
      TXDATA(13) => gt_txd(18),
      TXDATA(12) => gt_txd(19),
      TXDATA(11) => gt_txd(20),
      TXDATA(10) => gt_txd(21),
      TXDATA(9) => gt_txd(22),
      TXDATA(8) => gt_txd(23),
      TXDATA(7) => gt_txd(24),
      TXDATA(6) => gt_txd(25),
      TXDATA(5) => gt_txd(26),
      TXDATA(4) => gt_txd(27),
      TXDATA(3) => gt_txd(28),
      TXDATA(2) => gt_txd(29),
      TXDATA(1) => gt_txd(30),
      TXDATA(0) => gt_txd(31),
      TXDEEMPH => '0',
      TXDETECTRX => '0',
      TXDIFFCTRL(3 downto 0) => B"1110",
      TXDIFFPD => '0',
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED,
      TXDLYUPDOWN => '0',
      TXELECIDLE => '0',
      TXGEARBOXREADY => NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED,
      TXHEADER(2) => '0',
      TXHEADER(1) => gt_txc(0),
      TXHEADER(0) => gt_txc(1),
      TXINHIBIT => tx_disable,
      TXMAINCURSOR(6 downto 0) => B"0000000",
      TXMARGIN(2 downto 0) => B"000",
      TXOUTCLK => txoutclk,
      TXOUTCLKFABRIC => gtxe2_i_n_38,
      TXOUTCLKPCS => gtxe2_i_n_39,
      TXOUTCLKSEL(2 downto 0) => B"010",
      TXPCSRESET => pcs_resetout_rising,
      TXPD(1 downto 0) => B"00",
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED,
      TXPHOVRDEN => '0',
      TXPISOPD => '0',
      TXPMARESET => '0',
      TXPOLARITY => '0',
      TXPOSTCURSOR(4 downto 0) => B"00000",
      TXPOSTCURSORINV => '0',
      TXPRBSFORCEERR => '0',
      TXPRBSSEL(2) => tx_prbs31_en,
      TXPRBSSEL(1 downto 0) => B"00",
      TXPRECURSOR(4 downto 0) => B"00000",
      TXPRECURSORINV => '0',
      TXQPIBIASEN => '0',
      TXQPISENN => NLW_gtxe2_i_TXQPISENN_UNCONNECTED,
      TXQPISENP => NLW_gtxe2_i_TXQPISENP_UNCONNECTED,
      TXQPISTRONGPDOWN => '0',
      TXQPIWEAKPUP => '0',
      TXRATE(2 downto 0) => B"000",
      TXRATEDONE => NLW_gtxe2_i_TXRATEDONE_UNCONNECTED,
      TXRESETDONE => gt0_txresetdone_i,
      TXSEQUENCE(6) => '0',
      TXSEQUENCE(5 downto 0) => gt_txc(7 downto 2),
      TXSTARTSEQ => '0',
      TXSWING => '0',
      TXSYSCLKSEL(1 downto 0) => B"11",
      TXUSERRDY => txuserrdy,
      TXUSRCLK => txusrclk,
      TXUSRCLK2 => txusrclk2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_sim_speedup_controller is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rxuserrdy_counter_reg[19]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxuserrdy_reg : out STD_LOGIC;
    sim_speedup_control : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    rxuserrdy_counter_reg : in STD_LOGIC_VECTOR ( 20 downto 0 );
    gt0_rxuserrdy_i : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrxreset_rxusrclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_sim_speedup_controller : entity is "ten_gig_eth_pcs_pma_sim_speedup_controller";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_sim_speedup_controller;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_sim_speedup_controller is
  signal control_reg : STD_LOGIC;
  signal control_reg1 : STD_LOGIC;
  signal control_rising : STD_LOGIC;
  signal control_rising0 : STD_LOGIC;
  signal load_sim_speedup_value : STD_LOGIC;
  signal load_sim_value_control : STD_LOGIC;
  signal load_sim_value_control_del : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of load_sim_speedup_value_reg : label is "PRIMITIVE";
  attribute BOX_TYPE of simple_delay_inst : label is "PRIMITIVE";
begin
control_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => control_reg,
      Q => control_reg1,
      R => '0'
    );
control_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sim_speedup_control,
      Q => control_reg,
      R => '0'
    );
control_rising_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => control_reg,
      I1 => control_reg1,
      O => control_rising0
    );
control_rising_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => control_rising0,
      Q => control_rising,
      R => '0'
    );
load_sim_speedup_value_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => load_sim_value_control_del,
      G => load_sim_value_control,
      GE => '1',
      Q => load_sim_speedup_value
    );
\rxuserrdy_counter1_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => rxuserrdy_counter_reg(19),
      I1 => load_sim_speedup_value,
      I2 => rxuserrdy_counter_reg(20),
      I3 => rxuserrdy_counter_reg(18),
      O => \rxuserrdy_counter_reg[19]\(2)
    );
\rxuserrdy_counter1_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0210"
    )
        port map (
      I0 => rxuserrdy_counter_reg(15),
      I1 => rxuserrdy_counter_reg(17),
      I2 => load_sim_speedup_value,
      I3 => rxuserrdy_counter_reg(16),
      O => \rxuserrdy_counter_reg[19]\(1)
    );
\rxuserrdy_counter1_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => rxuserrdy_counter_reg(14),
      I1 => load_sim_speedup_value,
      I2 => rxuserrdy_counter_reg(13),
      I3 => rxuserrdy_counter_reg(12),
      O => \rxuserrdy_counter_reg[19]\(0)
    );
rxuserrdy_counter1_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0900"
    )
        port map (
      I0 => rxuserrdy_counter_reg(9),
      I1 => load_sim_speedup_value,
      I2 => rxuserrdy_counter_reg(11),
      I3 => rxuserrdy_counter_reg(10),
      O => S(3)
    );
rxuserrdy_counter1_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => rxuserrdy_counter_reg(8),
      I1 => load_sim_speedup_value,
      I2 => rxuserrdy_counter_reg(7),
      I3 => rxuserrdy_counter_reg(6),
      O => S(2)
    );
rxuserrdy_counter1_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0810"
    )
        port map (
      I0 => rxuserrdy_counter_reg(3),
      I1 => load_sim_speedup_value,
      I2 => rxuserrdy_counter_reg(5),
      I3 => rxuserrdy_counter_reg(4),
      O => S(1)
    );
rxuserrdy_counter1_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1800"
    )
        port map (
      I0 => rxuserrdy_counter_reg(0),
      I1 => load_sim_speedup_value,
      I2 => rxuserrdy_counter_reg(2),
      I3 => rxuserrdy_counter_reg(1),
      O => S(0)
    );
rxuserrdy_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => gt0_rxuserrdy_i,
      I1 => CO(0),
      I2 => gtrxreset_rxusrclk2,
      O => rxuserrdy_reg
    );
simple_delay_inst: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => load_sim_value_control,
      O => load_sim_value_control_del
    );
simple_delay_inst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => control_rising,
      I1 => sim_speedup_control,
      O => load_sim_value_control
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_dp_ram is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_data : out STD_LOGIC_VECTOR ( 65 downto 0 );
    wr_en : in STD_LOGIC;
    \wr_addr_reg[4]\ : in STD_LOGIC;
    wr_clk_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \rd_data_reg[0]_0\ : in STD_LOGIC;
    rd_clk_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_data : in STD_LOGIC_VECTOR ( 65 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_dp_ram : entity is "ten_gig_eth_pcs_pma_v6_0_15_dp_ram";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_dp_ram;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_dp_ram is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ram_rd_en : STD_LOGIC;
  signal rd_data_unreg : STD_LOGIC_VECTOR ( 65 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_30_35_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_36_41_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_42_47_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_48_53_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_54_59_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_60_65_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ten_gig_disti_ram_reg_0_31_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ten_gig_disti_ram_reg_0_31_0_5 : label is 2112;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ten_gig_disti_ram_reg_0_31_0_5 : label is "dp_ram_i/ten_gig_disti_ram";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ten_gig_disti_ram_reg_0_31_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ten_gig_disti_ram_reg_0_31_0_5 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of ten_gig_disti_ram_reg_0_31_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ten_gig_disti_ram_reg_0_31_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ten_gig_disti_ram_reg_0_31_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of ten_gig_disti_ram_reg_0_31_12_17 : label is "";
  attribute RTL_RAM_BITS of ten_gig_disti_ram_reg_0_31_12_17 : label is 2112;
  attribute RTL_RAM_NAME of ten_gig_disti_ram_reg_0_31_12_17 : label is "dp_ram_i/ten_gig_disti_ram";
  attribute ram_addr_begin of ten_gig_disti_ram_reg_0_31_12_17 : label is 0;
  attribute ram_addr_end of ten_gig_disti_ram_reg_0_31_12_17 : label is 31;
  attribute ram_offset of ten_gig_disti_ram_reg_0_31_12_17 : label is 0;
  attribute ram_slice_begin of ten_gig_disti_ram_reg_0_31_12_17 : label is 12;
  attribute ram_slice_end of ten_gig_disti_ram_reg_0_31_12_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of ten_gig_disti_ram_reg_0_31_18_23 : label is "";
  attribute RTL_RAM_BITS of ten_gig_disti_ram_reg_0_31_18_23 : label is 2112;
  attribute RTL_RAM_NAME of ten_gig_disti_ram_reg_0_31_18_23 : label is "dp_ram_i/ten_gig_disti_ram";
  attribute ram_addr_begin of ten_gig_disti_ram_reg_0_31_18_23 : label is 0;
  attribute ram_addr_end of ten_gig_disti_ram_reg_0_31_18_23 : label is 31;
  attribute ram_offset of ten_gig_disti_ram_reg_0_31_18_23 : label is 0;
  attribute ram_slice_begin of ten_gig_disti_ram_reg_0_31_18_23 : label is 18;
  attribute ram_slice_end of ten_gig_disti_ram_reg_0_31_18_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of ten_gig_disti_ram_reg_0_31_24_29 : label is "";
  attribute RTL_RAM_BITS of ten_gig_disti_ram_reg_0_31_24_29 : label is 2112;
  attribute RTL_RAM_NAME of ten_gig_disti_ram_reg_0_31_24_29 : label is "dp_ram_i/ten_gig_disti_ram";
  attribute ram_addr_begin of ten_gig_disti_ram_reg_0_31_24_29 : label is 0;
  attribute ram_addr_end of ten_gig_disti_ram_reg_0_31_24_29 : label is 31;
  attribute ram_offset of ten_gig_disti_ram_reg_0_31_24_29 : label is 0;
  attribute ram_slice_begin of ten_gig_disti_ram_reg_0_31_24_29 : label is 24;
  attribute ram_slice_end of ten_gig_disti_ram_reg_0_31_24_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of ten_gig_disti_ram_reg_0_31_30_35 : label is "";
  attribute RTL_RAM_BITS of ten_gig_disti_ram_reg_0_31_30_35 : label is 2112;
  attribute RTL_RAM_NAME of ten_gig_disti_ram_reg_0_31_30_35 : label is "dp_ram_i/ten_gig_disti_ram";
  attribute ram_addr_begin of ten_gig_disti_ram_reg_0_31_30_35 : label is 0;
  attribute ram_addr_end of ten_gig_disti_ram_reg_0_31_30_35 : label is 31;
  attribute ram_offset of ten_gig_disti_ram_reg_0_31_30_35 : label is 0;
  attribute ram_slice_begin of ten_gig_disti_ram_reg_0_31_30_35 : label is 30;
  attribute ram_slice_end of ten_gig_disti_ram_reg_0_31_30_35 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of ten_gig_disti_ram_reg_0_31_36_41 : label is "";
  attribute RTL_RAM_BITS of ten_gig_disti_ram_reg_0_31_36_41 : label is 2112;
  attribute RTL_RAM_NAME of ten_gig_disti_ram_reg_0_31_36_41 : label is "dp_ram_i/ten_gig_disti_ram";
  attribute ram_addr_begin of ten_gig_disti_ram_reg_0_31_36_41 : label is 0;
  attribute ram_addr_end of ten_gig_disti_ram_reg_0_31_36_41 : label is 31;
  attribute ram_offset of ten_gig_disti_ram_reg_0_31_36_41 : label is 0;
  attribute ram_slice_begin of ten_gig_disti_ram_reg_0_31_36_41 : label is 36;
  attribute ram_slice_end of ten_gig_disti_ram_reg_0_31_36_41 : label is 41;
  attribute METHODOLOGY_DRC_VIOS of ten_gig_disti_ram_reg_0_31_42_47 : label is "";
  attribute RTL_RAM_BITS of ten_gig_disti_ram_reg_0_31_42_47 : label is 2112;
  attribute RTL_RAM_NAME of ten_gig_disti_ram_reg_0_31_42_47 : label is "dp_ram_i/ten_gig_disti_ram";
  attribute ram_addr_begin of ten_gig_disti_ram_reg_0_31_42_47 : label is 0;
  attribute ram_addr_end of ten_gig_disti_ram_reg_0_31_42_47 : label is 31;
  attribute ram_offset of ten_gig_disti_ram_reg_0_31_42_47 : label is 0;
  attribute ram_slice_begin of ten_gig_disti_ram_reg_0_31_42_47 : label is 42;
  attribute ram_slice_end of ten_gig_disti_ram_reg_0_31_42_47 : label is 47;
  attribute METHODOLOGY_DRC_VIOS of ten_gig_disti_ram_reg_0_31_48_53 : label is "";
  attribute RTL_RAM_BITS of ten_gig_disti_ram_reg_0_31_48_53 : label is 2112;
  attribute RTL_RAM_NAME of ten_gig_disti_ram_reg_0_31_48_53 : label is "dp_ram_i/ten_gig_disti_ram";
  attribute ram_addr_begin of ten_gig_disti_ram_reg_0_31_48_53 : label is 0;
  attribute ram_addr_end of ten_gig_disti_ram_reg_0_31_48_53 : label is 31;
  attribute ram_offset of ten_gig_disti_ram_reg_0_31_48_53 : label is 0;
  attribute ram_slice_begin of ten_gig_disti_ram_reg_0_31_48_53 : label is 48;
  attribute ram_slice_end of ten_gig_disti_ram_reg_0_31_48_53 : label is 53;
  attribute METHODOLOGY_DRC_VIOS of ten_gig_disti_ram_reg_0_31_54_59 : label is "";
  attribute RTL_RAM_BITS of ten_gig_disti_ram_reg_0_31_54_59 : label is 2112;
  attribute RTL_RAM_NAME of ten_gig_disti_ram_reg_0_31_54_59 : label is "dp_ram_i/ten_gig_disti_ram";
  attribute ram_addr_begin of ten_gig_disti_ram_reg_0_31_54_59 : label is 0;
  attribute ram_addr_end of ten_gig_disti_ram_reg_0_31_54_59 : label is 31;
  attribute ram_offset of ten_gig_disti_ram_reg_0_31_54_59 : label is 0;
  attribute ram_slice_begin of ten_gig_disti_ram_reg_0_31_54_59 : label is 54;
  attribute ram_slice_end of ten_gig_disti_ram_reg_0_31_54_59 : label is 59;
  attribute METHODOLOGY_DRC_VIOS of ten_gig_disti_ram_reg_0_31_60_65 : label is "";
  attribute RTL_RAM_BITS of ten_gig_disti_ram_reg_0_31_60_65 : label is 2112;
  attribute RTL_RAM_NAME of ten_gig_disti_ram_reg_0_31_60_65 : label is "dp_ram_i/ten_gig_disti_ram";
  attribute ram_addr_begin of ten_gig_disti_ram_reg_0_31_60_65 : label is 0;
  attribute ram_addr_end of ten_gig_disti_ram_reg_0_31_60_65 : label is 31;
  attribute ram_offset of ten_gig_disti_ram_reg_0_31_60_65 : label is 0;
  attribute ram_slice_begin of ten_gig_disti_ram_reg_0_31_60_65 : label is 60;
  attribute ram_slice_end of ten_gig_disti_ram_reg_0_31_60_65 : label is 65;
  attribute METHODOLOGY_DRC_VIOS of ten_gig_disti_ram_reg_0_31_6_11 : label is "";
  attribute RTL_RAM_BITS of ten_gig_disti_ram_reg_0_31_6_11 : label is 2112;
  attribute RTL_RAM_NAME of ten_gig_disti_ram_reg_0_31_6_11 : label is "dp_ram_i/ten_gig_disti_ram";
  attribute ram_addr_begin of ten_gig_disti_ram_reg_0_31_6_11 : label is 0;
  attribute ram_addr_end of ten_gig_disti_ram_reg_0_31_6_11 : label is 31;
  attribute ram_offset of ten_gig_disti_ram_reg_0_31_6_11 : label is 0;
  attribute ram_slice_begin of ten_gig_disti_ram_reg_0_31_6_11 : label is 6;
  attribute ram_slice_end of ten_gig_disti_ram_reg_0_31_6_11 : label is 11;
begin
  E(0) <= \^e\(0);
\rd_data[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => rd_en,
      I1 => \rd_data_reg[0]_0\,
      I2 => rd_clk_en,
      O => ram_rd_en
    );
\rd_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(0),
      Q => rd_data(0),
      R => '0'
    );
\rd_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(10),
      Q => rd_data(10),
      R => '0'
    );
\rd_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(11),
      Q => rd_data(11),
      R => '0'
    );
\rd_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(12),
      Q => rd_data(12),
      R => '0'
    );
\rd_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(13),
      Q => rd_data(13),
      R => '0'
    );
\rd_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(14),
      Q => rd_data(14),
      R => '0'
    );
\rd_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(15),
      Q => rd_data(15),
      R => '0'
    );
\rd_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(16),
      Q => rd_data(16),
      R => '0'
    );
\rd_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(17),
      Q => rd_data(17),
      R => '0'
    );
\rd_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(18),
      Q => rd_data(18),
      R => '0'
    );
\rd_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(19),
      Q => rd_data(19),
      R => '0'
    );
\rd_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(1),
      Q => rd_data(1),
      R => '0'
    );
\rd_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(20),
      Q => rd_data(20),
      R => '0'
    );
\rd_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(21),
      Q => rd_data(21),
      R => '0'
    );
\rd_data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(22),
      Q => rd_data(22),
      R => '0'
    );
\rd_data_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(23),
      Q => rd_data(23),
      R => '0'
    );
\rd_data_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(24),
      Q => rd_data(24),
      R => '0'
    );
\rd_data_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(25),
      Q => rd_data(25),
      R => '0'
    );
\rd_data_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(26),
      Q => rd_data(26),
      R => '0'
    );
\rd_data_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(27),
      Q => rd_data(27),
      R => '0'
    );
\rd_data_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(28),
      Q => rd_data(28),
      R => '0'
    );
\rd_data_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(29),
      Q => rd_data(29),
      R => '0'
    );
\rd_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(2),
      Q => rd_data(2),
      R => '0'
    );
\rd_data_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(30),
      Q => rd_data(30),
      R => '0'
    );
\rd_data_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(31),
      Q => rd_data(31),
      R => '0'
    );
\rd_data_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(32),
      Q => rd_data(32),
      R => '0'
    );
\rd_data_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(33),
      Q => rd_data(33),
      R => '0'
    );
\rd_data_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(34),
      Q => rd_data(34),
      R => '0'
    );
\rd_data_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(35),
      Q => rd_data(35),
      R => '0'
    );
\rd_data_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(36),
      Q => rd_data(36),
      R => '0'
    );
\rd_data_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(37),
      Q => rd_data(37),
      R => '0'
    );
\rd_data_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(38),
      Q => rd_data(38),
      R => '0'
    );
\rd_data_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(39),
      Q => rd_data(39),
      R => '0'
    );
\rd_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(3),
      Q => rd_data(3),
      R => '0'
    );
\rd_data_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(40),
      Q => rd_data(40),
      R => '0'
    );
\rd_data_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(41),
      Q => rd_data(41),
      R => '0'
    );
\rd_data_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(42),
      Q => rd_data(42),
      R => '0'
    );
\rd_data_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(43),
      Q => rd_data(43),
      R => '0'
    );
\rd_data_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(44),
      Q => rd_data(44),
      R => '0'
    );
\rd_data_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(45),
      Q => rd_data(45),
      R => '0'
    );
\rd_data_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(46),
      Q => rd_data(46),
      R => '0'
    );
\rd_data_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(47),
      Q => rd_data(47),
      R => '0'
    );
\rd_data_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(48),
      Q => rd_data(48),
      R => '0'
    );
\rd_data_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(49),
      Q => rd_data(49),
      R => '0'
    );
\rd_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(4),
      Q => rd_data(4),
      R => '0'
    );
\rd_data_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(50),
      Q => rd_data(50),
      R => '0'
    );
\rd_data_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(51),
      Q => rd_data(51),
      R => '0'
    );
\rd_data_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(52),
      Q => rd_data(52),
      R => '0'
    );
\rd_data_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(53),
      Q => rd_data(53),
      R => '0'
    );
\rd_data_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(54),
      Q => rd_data(54),
      R => '0'
    );
\rd_data_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(55),
      Q => rd_data(55),
      R => '0'
    );
\rd_data_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(56),
      Q => rd_data(56),
      R => '0'
    );
\rd_data_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(57),
      Q => rd_data(57),
      R => '0'
    );
\rd_data_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(58),
      Q => rd_data(58),
      R => '0'
    );
\rd_data_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(59),
      Q => rd_data(59),
      R => '0'
    );
\rd_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(5),
      Q => rd_data(5),
      R => '0'
    );
\rd_data_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(60),
      Q => rd_data(60),
      R => '0'
    );
\rd_data_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(61),
      Q => rd_data(61),
      R => '0'
    );
\rd_data_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(62),
      Q => rd_data(62),
      R => '0'
    );
\rd_data_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(63),
      Q => rd_data(63),
      R => '0'
    );
\rd_data_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(64),
      Q => rd_data(64),
      R => '0'
    );
\rd_data_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(65),
      Q => rd_data(65),
      R => '0'
    );
\rd_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(6),
      Q => rd_data(6),
      R => '0'
    );
\rd_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(7),
      Q => rd_data(7),
      R => '0'
    );
\rd_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(8),
      Q => rd_data(8),
      R => '0'
    );
\rd_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(9),
      Q => rd_data(9),
      R => '0'
    );
ten_gig_disti_ram_reg_0_31_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      DIA(1 downto 0) => wr_data(1 downto 0),
      DIB(1 downto 0) => wr_data(3 downto 2),
      DIC(1 downto 0) => wr_data(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_data_unreg(1 downto 0),
      DOB(1 downto 0) => rd_data_unreg(3 downto 2),
      DOC(1 downto 0) => rd_data_unreg(5 downto 4),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => \^e\(0)
    );
ten_gig_disti_ram_reg_0_31_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      DIA(1 downto 0) => wr_data(13 downto 12),
      DIB(1 downto 0) => wr_data(15 downto 14),
      DIC(1 downto 0) => wr_data(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_data_unreg(13 downto 12),
      DOB(1 downto 0) => rd_data_unreg(15 downto 14),
      DOC(1 downto 0) => rd_data_unreg(17 downto 16),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => \^e\(0)
    );
ten_gig_disti_ram_reg_0_31_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      DIA(1 downto 0) => wr_data(19 downto 18),
      DIB(1 downto 0) => wr_data(21 downto 20),
      DIC(1 downto 0) => wr_data(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_data_unreg(19 downto 18),
      DOB(1 downto 0) => rd_data_unreg(21 downto 20),
      DOC(1 downto 0) => rd_data_unreg(23 downto 22),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => \^e\(0)
    );
ten_gig_disti_ram_reg_0_31_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      DIA(1 downto 0) => wr_data(25 downto 24),
      DIB(1 downto 0) => wr_data(27 downto 26),
      DIC(1 downto 0) => wr_data(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_data_unreg(25 downto 24),
      DOB(1 downto 0) => rd_data_unreg(27 downto 26),
      DOC(1 downto 0) => rd_data_unreg(29 downto 28),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => \^e\(0)
    );
ten_gig_disti_ram_reg_0_31_30_35: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      DIA(1 downto 0) => wr_data(31 downto 30),
      DIB(1 downto 0) => wr_data(33 downto 32),
      DIC(1 downto 0) => wr_data(35 downto 34),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_data_unreg(31 downto 30),
      DOB(1 downto 0) => rd_data_unreg(33 downto 32),
      DOC(1 downto 0) => rd_data_unreg(35 downto 34),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_30_35_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => \^e\(0)
    );
ten_gig_disti_ram_reg_0_31_36_41: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      DIA(1 downto 0) => wr_data(37 downto 36),
      DIB(1 downto 0) => wr_data(39 downto 38),
      DIC(1 downto 0) => wr_data(41 downto 40),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_data_unreg(37 downto 36),
      DOB(1 downto 0) => rd_data_unreg(39 downto 38),
      DOC(1 downto 0) => rd_data_unreg(41 downto 40),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_36_41_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => \^e\(0)
    );
ten_gig_disti_ram_reg_0_31_42_47: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      DIA(1 downto 0) => wr_data(43 downto 42),
      DIB(1 downto 0) => wr_data(45 downto 44),
      DIC(1 downto 0) => wr_data(47 downto 46),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_data_unreg(43 downto 42),
      DOB(1 downto 0) => rd_data_unreg(45 downto 44),
      DOC(1 downto 0) => rd_data_unreg(47 downto 46),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_42_47_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => \^e\(0)
    );
ten_gig_disti_ram_reg_0_31_48_53: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      DIA(1 downto 0) => wr_data(49 downto 48),
      DIB(1 downto 0) => wr_data(51 downto 50),
      DIC(1 downto 0) => wr_data(53 downto 52),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_data_unreg(49 downto 48),
      DOB(1 downto 0) => rd_data_unreg(51 downto 50),
      DOC(1 downto 0) => rd_data_unreg(53 downto 52),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_48_53_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => \^e\(0)
    );
ten_gig_disti_ram_reg_0_31_54_59: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      DIA(1 downto 0) => wr_data(55 downto 54),
      DIB(1 downto 0) => wr_data(57 downto 56),
      DIC(1 downto 0) => wr_data(59 downto 58),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_data_unreg(55 downto 54),
      DOB(1 downto 0) => rd_data_unreg(57 downto 56),
      DOC(1 downto 0) => rd_data_unreg(59 downto 58),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_54_59_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => \^e\(0)
    );
ten_gig_disti_ram_reg_0_31_60_65: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      DIA(1 downto 0) => wr_data(61 downto 60),
      DIB(1 downto 0) => wr_data(63 downto 62),
      DIC(1 downto 0) => wr_data(65 downto 64),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_data_unreg(61 downto 60),
      DOB(1 downto 0) => rd_data_unreg(63 downto 62),
      DOC(1 downto 0) => rd_data_unreg(65 downto 64),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_60_65_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => \^e\(0)
    );
ten_gig_disti_ram_reg_0_31_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      DIA(1 downto 0) => wr_data(7 downto 6),
      DIB(1 downto 0) => wr_data(9 downto 8),
      DIC(1 downto 0) => wr_data(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_data_unreg(7 downto 6),
      DOB(1 downto 0) => rd_data_unreg(9 downto 8),
      DOC(1 downto 0) => rd_data_unreg(11 downto 10),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => \^e\(0)
    );
\wr_addr[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => wr_en,
      I1 => \wr_addr_reg[4]\,
      I2 => wr_clk_en,
      O => \^e\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_dp_ram__parameterized0\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_data : out STD_LOGIC_VECTOR ( 73 downto 0 );
    wr_en : in STD_LOGIC;
    \wr_addr_reg[4]\ : in STD_LOGIC;
    wr_clk_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \rd_data_reg[0]_0\ : in STD_LOGIC;
    rd_clk_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_data : in STD_LOGIC_VECTOR ( 73 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_dp_ram__parameterized0\ : entity is "ten_gig_eth_pcs_pma_v6_0_15_dp_ram";
end \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_dp_ram__parameterized0\;

architecture STRUCTURE of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_dp_ram__parameterized0\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ram_rd_en : STD_LOGIC;
  signal rd_data_unreg : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_30_35_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_36_41_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_42_47_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_48_53_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_54_59_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_60_65_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_66_71_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_72_73_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_72_73_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_72_73_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ten_gig_disti_ram_reg_0_31_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ten_gig_disti_ram_reg_0_31_0_5 : label is 2368;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ten_gig_disti_ram_reg_0_31_0_5 : label is "dp_ram_i/ten_gig_disti_ram";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ten_gig_disti_ram_reg_0_31_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ten_gig_disti_ram_reg_0_31_0_5 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of ten_gig_disti_ram_reg_0_31_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ten_gig_disti_ram_reg_0_31_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ten_gig_disti_ram_reg_0_31_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of ten_gig_disti_ram_reg_0_31_12_17 : label is "";
  attribute RTL_RAM_BITS of ten_gig_disti_ram_reg_0_31_12_17 : label is 2368;
  attribute RTL_RAM_NAME of ten_gig_disti_ram_reg_0_31_12_17 : label is "dp_ram_i/ten_gig_disti_ram";
  attribute ram_addr_begin of ten_gig_disti_ram_reg_0_31_12_17 : label is 0;
  attribute ram_addr_end of ten_gig_disti_ram_reg_0_31_12_17 : label is 31;
  attribute ram_offset of ten_gig_disti_ram_reg_0_31_12_17 : label is 0;
  attribute ram_slice_begin of ten_gig_disti_ram_reg_0_31_12_17 : label is 12;
  attribute ram_slice_end of ten_gig_disti_ram_reg_0_31_12_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of ten_gig_disti_ram_reg_0_31_18_23 : label is "";
  attribute RTL_RAM_BITS of ten_gig_disti_ram_reg_0_31_18_23 : label is 2368;
  attribute RTL_RAM_NAME of ten_gig_disti_ram_reg_0_31_18_23 : label is "dp_ram_i/ten_gig_disti_ram";
  attribute ram_addr_begin of ten_gig_disti_ram_reg_0_31_18_23 : label is 0;
  attribute ram_addr_end of ten_gig_disti_ram_reg_0_31_18_23 : label is 31;
  attribute ram_offset of ten_gig_disti_ram_reg_0_31_18_23 : label is 0;
  attribute ram_slice_begin of ten_gig_disti_ram_reg_0_31_18_23 : label is 18;
  attribute ram_slice_end of ten_gig_disti_ram_reg_0_31_18_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of ten_gig_disti_ram_reg_0_31_24_29 : label is "";
  attribute RTL_RAM_BITS of ten_gig_disti_ram_reg_0_31_24_29 : label is 2368;
  attribute RTL_RAM_NAME of ten_gig_disti_ram_reg_0_31_24_29 : label is "dp_ram_i/ten_gig_disti_ram";
  attribute ram_addr_begin of ten_gig_disti_ram_reg_0_31_24_29 : label is 0;
  attribute ram_addr_end of ten_gig_disti_ram_reg_0_31_24_29 : label is 31;
  attribute ram_offset of ten_gig_disti_ram_reg_0_31_24_29 : label is 0;
  attribute ram_slice_begin of ten_gig_disti_ram_reg_0_31_24_29 : label is 24;
  attribute ram_slice_end of ten_gig_disti_ram_reg_0_31_24_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of ten_gig_disti_ram_reg_0_31_30_35 : label is "";
  attribute RTL_RAM_BITS of ten_gig_disti_ram_reg_0_31_30_35 : label is 2368;
  attribute RTL_RAM_NAME of ten_gig_disti_ram_reg_0_31_30_35 : label is "dp_ram_i/ten_gig_disti_ram";
  attribute ram_addr_begin of ten_gig_disti_ram_reg_0_31_30_35 : label is 0;
  attribute ram_addr_end of ten_gig_disti_ram_reg_0_31_30_35 : label is 31;
  attribute ram_offset of ten_gig_disti_ram_reg_0_31_30_35 : label is 0;
  attribute ram_slice_begin of ten_gig_disti_ram_reg_0_31_30_35 : label is 30;
  attribute ram_slice_end of ten_gig_disti_ram_reg_0_31_30_35 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of ten_gig_disti_ram_reg_0_31_36_41 : label is "";
  attribute RTL_RAM_BITS of ten_gig_disti_ram_reg_0_31_36_41 : label is 2368;
  attribute RTL_RAM_NAME of ten_gig_disti_ram_reg_0_31_36_41 : label is "dp_ram_i/ten_gig_disti_ram";
  attribute ram_addr_begin of ten_gig_disti_ram_reg_0_31_36_41 : label is 0;
  attribute ram_addr_end of ten_gig_disti_ram_reg_0_31_36_41 : label is 31;
  attribute ram_offset of ten_gig_disti_ram_reg_0_31_36_41 : label is 0;
  attribute ram_slice_begin of ten_gig_disti_ram_reg_0_31_36_41 : label is 36;
  attribute ram_slice_end of ten_gig_disti_ram_reg_0_31_36_41 : label is 41;
  attribute METHODOLOGY_DRC_VIOS of ten_gig_disti_ram_reg_0_31_42_47 : label is "";
  attribute RTL_RAM_BITS of ten_gig_disti_ram_reg_0_31_42_47 : label is 2368;
  attribute RTL_RAM_NAME of ten_gig_disti_ram_reg_0_31_42_47 : label is "dp_ram_i/ten_gig_disti_ram";
  attribute ram_addr_begin of ten_gig_disti_ram_reg_0_31_42_47 : label is 0;
  attribute ram_addr_end of ten_gig_disti_ram_reg_0_31_42_47 : label is 31;
  attribute ram_offset of ten_gig_disti_ram_reg_0_31_42_47 : label is 0;
  attribute ram_slice_begin of ten_gig_disti_ram_reg_0_31_42_47 : label is 42;
  attribute ram_slice_end of ten_gig_disti_ram_reg_0_31_42_47 : label is 47;
  attribute METHODOLOGY_DRC_VIOS of ten_gig_disti_ram_reg_0_31_48_53 : label is "";
  attribute RTL_RAM_BITS of ten_gig_disti_ram_reg_0_31_48_53 : label is 2368;
  attribute RTL_RAM_NAME of ten_gig_disti_ram_reg_0_31_48_53 : label is "dp_ram_i/ten_gig_disti_ram";
  attribute ram_addr_begin of ten_gig_disti_ram_reg_0_31_48_53 : label is 0;
  attribute ram_addr_end of ten_gig_disti_ram_reg_0_31_48_53 : label is 31;
  attribute ram_offset of ten_gig_disti_ram_reg_0_31_48_53 : label is 0;
  attribute ram_slice_begin of ten_gig_disti_ram_reg_0_31_48_53 : label is 48;
  attribute ram_slice_end of ten_gig_disti_ram_reg_0_31_48_53 : label is 53;
  attribute METHODOLOGY_DRC_VIOS of ten_gig_disti_ram_reg_0_31_54_59 : label is "";
  attribute RTL_RAM_BITS of ten_gig_disti_ram_reg_0_31_54_59 : label is 2368;
  attribute RTL_RAM_NAME of ten_gig_disti_ram_reg_0_31_54_59 : label is "dp_ram_i/ten_gig_disti_ram";
  attribute ram_addr_begin of ten_gig_disti_ram_reg_0_31_54_59 : label is 0;
  attribute ram_addr_end of ten_gig_disti_ram_reg_0_31_54_59 : label is 31;
  attribute ram_offset of ten_gig_disti_ram_reg_0_31_54_59 : label is 0;
  attribute ram_slice_begin of ten_gig_disti_ram_reg_0_31_54_59 : label is 54;
  attribute ram_slice_end of ten_gig_disti_ram_reg_0_31_54_59 : label is 59;
  attribute METHODOLOGY_DRC_VIOS of ten_gig_disti_ram_reg_0_31_60_65 : label is "";
  attribute RTL_RAM_BITS of ten_gig_disti_ram_reg_0_31_60_65 : label is 2368;
  attribute RTL_RAM_NAME of ten_gig_disti_ram_reg_0_31_60_65 : label is "dp_ram_i/ten_gig_disti_ram";
  attribute ram_addr_begin of ten_gig_disti_ram_reg_0_31_60_65 : label is 0;
  attribute ram_addr_end of ten_gig_disti_ram_reg_0_31_60_65 : label is 31;
  attribute ram_offset of ten_gig_disti_ram_reg_0_31_60_65 : label is 0;
  attribute ram_slice_begin of ten_gig_disti_ram_reg_0_31_60_65 : label is 60;
  attribute ram_slice_end of ten_gig_disti_ram_reg_0_31_60_65 : label is 65;
  attribute METHODOLOGY_DRC_VIOS of ten_gig_disti_ram_reg_0_31_66_71 : label is "";
  attribute RTL_RAM_BITS of ten_gig_disti_ram_reg_0_31_66_71 : label is 2368;
  attribute RTL_RAM_NAME of ten_gig_disti_ram_reg_0_31_66_71 : label is "dp_ram_i/ten_gig_disti_ram";
  attribute ram_addr_begin of ten_gig_disti_ram_reg_0_31_66_71 : label is 0;
  attribute ram_addr_end of ten_gig_disti_ram_reg_0_31_66_71 : label is 31;
  attribute ram_offset of ten_gig_disti_ram_reg_0_31_66_71 : label is 0;
  attribute ram_slice_begin of ten_gig_disti_ram_reg_0_31_66_71 : label is 66;
  attribute ram_slice_end of ten_gig_disti_ram_reg_0_31_66_71 : label is 71;
  attribute METHODOLOGY_DRC_VIOS of ten_gig_disti_ram_reg_0_31_6_11 : label is "";
  attribute RTL_RAM_BITS of ten_gig_disti_ram_reg_0_31_6_11 : label is 2368;
  attribute RTL_RAM_NAME of ten_gig_disti_ram_reg_0_31_6_11 : label is "dp_ram_i/ten_gig_disti_ram";
  attribute ram_addr_begin of ten_gig_disti_ram_reg_0_31_6_11 : label is 0;
  attribute ram_addr_end of ten_gig_disti_ram_reg_0_31_6_11 : label is 31;
  attribute ram_offset of ten_gig_disti_ram_reg_0_31_6_11 : label is 0;
  attribute ram_slice_begin of ten_gig_disti_ram_reg_0_31_6_11 : label is 6;
  attribute ram_slice_end of ten_gig_disti_ram_reg_0_31_6_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of ten_gig_disti_ram_reg_0_31_72_73 : label is "";
  attribute RTL_RAM_BITS of ten_gig_disti_ram_reg_0_31_72_73 : label is 2368;
  attribute RTL_RAM_NAME of ten_gig_disti_ram_reg_0_31_72_73 : label is "dp_ram_i/ten_gig_disti_ram";
  attribute ram_addr_begin of ten_gig_disti_ram_reg_0_31_72_73 : label is 0;
  attribute ram_addr_end of ten_gig_disti_ram_reg_0_31_72_73 : label is 31;
  attribute ram_offset of ten_gig_disti_ram_reg_0_31_72_73 : label is 0;
  attribute ram_slice_begin of ten_gig_disti_ram_reg_0_31_72_73 : label is 72;
  attribute ram_slice_end of ten_gig_disti_ram_reg_0_31_72_73 : label is 73;
begin
  E(0) <= \^e\(0);
\rd_data[73]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => rd_en,
      I1 => \rd_data_reg[0]_0\,
      I2 => rd_clk_en,
      O => ram_rd_en
    );
\rd_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(0),
      Q => rd_data(0),
      R => '0'
    );
\rd_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(10),
      Q => rd_data(10),
      R => '0'
    );
\rd_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(11),
      Q => rd_data(11),
      R => '0'
    );
\rd_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(12),
      Q => rd_data(12),
      R => '0'
    );
\rd_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(13),
      Q => rd_data(13),
      R => '0'
    );
\rd_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(14),
      Q => rd_data(14),
      R => '0'
    );
\rd_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(15),
      Q => rd_data(15),
      R => '0'
    );
\rd_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(16),
      Q => rd_data(16),
      R => '0'
    );
\rd_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(17),
      Q => rd_data(17),
      R => '0'
    );
\rd_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(18),
      Q => rd_data(18),
      R => '0'
    );
\rd_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(19),
      Q => rd_data(19),
      R => '0'
    );
\rd_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(1),
      Q => rd_data(1),
      R => '0'
    );
\rd_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(20),
      Q => rd_data(20),
      R => '0'
    );
\rd_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(21),
      Q => rd_data(21),
      R => '0'
    );
\rd_data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(22),
      Q => rd_data(22),
      R => '0'
    );
\rd_data_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(23),
      Q => rd_data(23),
      R => '0'
    );
\rd_data_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(24),
      Q => rd_data(24),
      R => '0'
    );
\rd_data_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(25),
      Q => rd_data(25),
      R => '0'
    );
\rd_data_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(26),
      Q => rd_data(26),
      R => '0'
    );
\rd_data_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(27),
      Q => rd_data(27),
      R => '0'
    );
\rd_data_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(28),
      Q => rd_data(28),
      R => '0'
    );
\rd_data_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(29),
      Q => rd_data(29),
      R => '0'
    );
\rd_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(2),
      Q => rd_data(2),
      R => '0'
    );
\rd_data_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(30),
      Q => rd_data(30),
      R => '0'
    );
\rd_data_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(31),
      Q => rd_data(31),
      R => '0'
    );
\rd_data_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(32),
      Q => rd_data(32),
      R => '0'
    );
\rd_data_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(33),
      Q => rd_data(33),
      R => '0'
    );
\rd_data_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(34),
      Q => rd_data(34),
      R => '0'
    );
\rd_data_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(35),
      Q => rd_data(35),
      R => '0'
    );
\rd_data_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(36),
      Q => rd_data(36),
      R => '0'
    );
\rd_data_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(37),
      Q => rd_data(37),
      R => '0'
    );
\rd_data_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(38),
      Q => rd_data(38),
      R => '0'
    );
\rd_data_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(39),
      Q => rd_data(39),
      R => '0'
    );
\rd_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(3),
      Q => rd_data(3),
      R => '0'
    );
\rd_data_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(40),
      Q => rd_data(40),
      R => '0'
    );
\rd_data_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(41),
      Q => rd_data(41),
      R => '0'
    );
\rd_data_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(42),
      Q => rd_data(42),
      R => '0'
    );
\rd_data_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(43),
      Q => rd_data(43),
      R => '0'
    );
\rd_data_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(44),
      Q => rd_data(44),
      R => '0'
    );
\rd_data_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(45),
      Q => rd_data(45),
      R => '0'
    );
\rd_data_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(46),
      Q => rd_data(46),
      R => '0'
    );
\rd_data_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(47),
      Q => rd_data(47),
      R => '0'
    );
\rd_data_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(48),
      Q => rd_data(48),
      R => '0'
    );
\rd_data_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(49),
      Q => rd_data(49),
      R => '0'
    );
\rd_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(4),
      Q => rd_data(4),
      R => '0'
    );
\rd_data_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(50),
      Q => rd_data(50),
      R => '0'
    );
\rd_data_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(51),
      Q => rd_data(51),
      R => '0'
    );
\rd_data_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(52),
      Q => rd_data(52),
      R => '0'
    );
\rd_data_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(53),
      Q => rd_data(53),
      R => '0'
    );
\rd_data_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(54),
      Q => rd_data(54),
      R => '0'
    );
\rd_data_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(55),
      Q => rd_data(55),
      R => '0'
    );
\rd_data_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(56),
      Q => rd_data(56),
      R => '0'
    );
\rd_data_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(57),
      Q => rd_data(57),
      R => '0'
    );
\rd_data_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(58),
      Q => rd_data(58),
      R => '0'
    );
\rd_data_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(59),
      Q => rd_data(59),
      R => '0'
    );
\rd_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(5),
      Q => rd_data(5),
      R => '0'
    );
\rd_data_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(60),
      Q => rd_data(60),
      R => '0'
    );
\rd_data_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(61),
      Q => rd_data(61),
      R => '0'
    );
\rd_data_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(62),
      Q => rd_data(62),
      R => '0'
    );
\rd_data_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(63),
      Q => rd_data(63),
      R => '0'
    );
\rd_data_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(64),
      Q => rd_data(64),
      R => '0'
    );
\rd_data_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(65),
      Q => rd_data(65),
      R => '0'
    );
\rd_data_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(66),
      Q => rd_data(66),
      R => '0'
    );
\rd_data_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(67),
      Q => rd_data(67),
      R => '0'
    );
\rd_data_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(68),
      Q => rd_data(68),
      R => '0'
    );
\rd_data_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(69),
      Q => rd_data(69),
      R => '0'
    );
\rd_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(6),
      Q => rd_data(6),
      R => '0'
    );
\rd_data_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(70),
      Q => rd_data(70),
      R => '0'
    );
\rd_data_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(71),
      Q => rd_data(71),
      R => '0'
    );
\rd_data_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(72),
      Q => rd_data(72),
      R => '0'
    );
\rd_data_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(73),
      Q => rd_data(73),
      R => '0'
    );
\rd_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(7),
      Q => rd_data(7),
      R => '0'
    );
\rd_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(8),
      Q => rd_data(8),
      R => '0'
    );
\rd_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => rd_data_unreg(9),
      Q => rd_data(9),
      R => '0'
    );
ten_gig_disti_ram_reg_0_31_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      DIA(1 downto 0) => wr_data(1 downto 0),
      DIB(1 downto 0) => wr_data(3 downto 2),
      DIC(1 downto 0) => wr_data(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_data_unreg(1 downto 0),
      DOB(1 downto 0) => rd_data_unreg(3 downto 2),
      DOC(1 downto 0) => rd_data_unreg(5 downto 4),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => \^e\(0)
    );
ten_gig_disti_ram_reg_0_31_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      DIA(1 downto 0) => wr_data(13 downto 12),
      DIB(1 downto 0) => wr_data(15 downto 14),
      DIC(1 downto 0) => wr_data(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_data_unreg(13 downto 12),
      DOB(1 downto 0) => rd_data_unreg(15 downto 14),
      DOC(1 downto 0) => rd_data_unreg(17 downto 16),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => \^e\(0)
    );
ten_gig_disti_ram_reg_0_31_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      DIA(1 downto 0) => wr_data(19 downto 18),
      DIB(1 downto 0) => wr_data(21 downto 20),
      DIC(1 downto 0) => wr_data(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_data_unreg(19 downto 18),
      DOB(1 downto 0) => rd_data_unreg(21 downto 20),
      DOC(1 downto 0) => rd_data_unreg(23 downto 22),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => \^e\(0)
    );
ten_gig_disti_ram_reg_0_31_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      DIA(1 downto 0) => wr_data(25 downto 24),
      DIB(1 downto 0) => wr_data(27 downto 26),
      DIC(1 downto 0) => wr_data(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_data_unreg(25 downto 24),
      DOB(1 downto 0) => rd_data_unreg(27 downto 26),
      DOC(1 downto 0) => rd_data_unreg(29 downto 28),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => \^e\(0)
    );
ten_gig_disti_ram_reg_0_31_30_35: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      DIA(1 downto 0) => wr_data(31 downto 30),
      DIB(1 downto 0) => wr_data(33 downto 32),
      DIC(1 downto 0) => wr_data(35 downto 34),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_data_unreg(31 downto 30),
      DOB(1 downto 0) => rd_data_unreg(33 downto 32),
      DOC(1 downto 0) => rd_data_unreg(35 downto 34),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_30_35_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => \^e\(0)
    );
ten_gig_disti_ram_reg_0_31_36_41: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      DIA(1 downto 0) => wr_data(37 downto 36),
      DIB(1 downto 0) => wr_data(39 downto 38),
      DIC(1 downto 0) => wr_data(41 downto 40),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_data_unreg(37 downto 36),
      DOB(1 downto 0) => rd_data_unreg(39 downto 38),
      DOC(1 downto 0) => rd_data_unreg(41 downto 40),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_36_41_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => \^e\(0)
    );
ten_gig_disti_ram_reg_0_31_42_47: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      DIA(1 downto 0) => wr_data(43 downto 42),
      DIB(1 downto 0) => wr_data(45 downto 44),
      DIC(1 downto 0) => wr_data(47 downto 46),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_data_unreg(43 downto 42),
      DOB(1 downto 0) => rd_data_unreg(45 downto 44),
      DOC(1 downto 0) => rd_data_unreg(47 downto 46),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_42_47_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => \^e\(0)
    );
ten_gig_disti_ram_reg_0_31_48_53: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      DIA(1 downto 0) => wr_data(49 downto 48),
      DIB(1 downto 0) => wr_data(51 downto 50),
      DIC(1 downto 0) => wr_data(53 downto 52),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_data_unreg(49 downto 48),
      DOB(1 downto 0) => rd_data_unreg(51 downto 50),
      DOC(1 downto 0) => rd_data_unreg(53 downto 52),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_48_53_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => \^e\(0)
    );
ten_gig_disti_ram_reg_0_31_54_59: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      DIA(1 downto 0) => wr_data(55 downto 54),
      DIB(1 downto 0) => wr_data(57 downto 56),
      DIC(1 downto 0) => wr_data(59 downto 58),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_data_unreg(55 downto 54),
      DOB(1 downto 0) => rd_data_unreg(57 downto 56),
      DOC(1 downto 0) => rd_data_unreg(59 downto 58),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_54_59_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => \^e\(0)
    );
ten_gig_disti_ram_reg_0_31_60_65: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      DIA(1 downto 0) => wr_data(61 downto 60),
      DIB(1 downto 0) => wr_data(63 downto 62),
      DIC(1 downto 0) => wr_data(65 downto 64),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_data_unreg(61 downto 60),
      DOB(1 downto 0) => rd_data_unreg(63 downto 62),
      DOC(1 downto 0) => rd_data_unreg(65 downto 64),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_60_65_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => \^e\(0)
    );
ten_gig_disti_ram_reg_0_31_66_71: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      DIA(1 downto 0) => wr_data(67 downto 66),
      DIB(1 downto 0) => wr_data(69 downto 68),
      DIC(1 downto 0) => wr_data(71 downto 70),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_data_unreg(67 downto 66),
      DOB(1 downto 0) => rd_data_unreg(69 downto 68),
      DOC(1 downto 0) => rd_data_unreg(71 downto 70),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_66_71_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => \^e\(0)
    );
ten_gig_disti_ram_reg_0_31_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      DIA(1 downto 0) => wr_data(7 downto 6),
      DIB(1 downto 0) => wr_data(9 downto 8),
      DIC(1 downto 0) => wr_data(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_data_unreg(7 downto 6),
      DOB(1 downto 0) => rd_data_unreg(9 downto 8),
      DOC(1 downto 0) => rd_data_unreg(11 downto 10),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => \^e\(0)
    );
ten_gig_disti_ram_reg_0_31_72_73: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      DIA(1 downto 0) => wr_data(73 downto 72),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_data_unreg(73 downto 72),
      DOB(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_72_73_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_72_73_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_72_73_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => \^e\(0)
    );
\wr_addr[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => wr_en,
      I1 => \wr_addr_reg[4]\,
      I2 => wr_clk_en,
      O => \^e\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register is
  port (
    loopback_ctrl : out STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg_reg[0]\ : out STD_LOGIC;
    reset : in STD_LOGIC;
    \q_reg[0]_0\ : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rddata_out[0]_i_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register : entity is "ten_gig_eth_pcs_pma_v6_0_15_g_register";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register is
  signal \^loopback_ctrl\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  loopback_ctrl(0) <= \^loopback_ctrl\(0);
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \q_reg[0]_0\,
      Q => \^loopback_ctrl\(0),
      R => reset
    );
\rddata_out[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEFAEFFEEEFEEF"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \^loopback_ctrl\(0),
      I5 => \rddata_out[0]_i_2\,
      O => \addr_reg_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register_39 is
  port (
    \q_reg[0]_0\ : out STD_LOGIC;
    reg_1_0_15_we : out STD_LOGIC;
    \addr_reg_reg[3]\ : out STD_LOGIC;
    \q_reg[0]_1\ : out STD_LOGIC;
    \q_reg[0]_2\ : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    \q_reg[0]_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \q[0]_i_2__1_0\ : in STD_LOGIC;
    \rddata_out_reg[11]\ : in STD_LOGIC;
    \rddata_out_reg[11]_0\ : in STD_LOGIC;
    \reg_1_8_11__0\ : in STD_LOGIC;
    \rddata_out_reg[11]_1\ : in STD_LOGIC;
    re_prev_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register_39 : entity is "ten_gig_eth_pcs_pma_v6_0_15_g_register";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register_39;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register_39 is
  signal \^addr_reg_reg[3]\ : STD_LOGIC;
  signal \q[0]_i_3_n_0\ : STD_LOGIC;
  signal \^q_reg[0]_0\ : STD_LOGIC;
begin
  \addr_reg_reg[3]\ <= \^addr_reg_reg[3]\;
  \q_reg[0]_0\ <= \^q_reg[0]_0\;
\q[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \q[0]_i_3_n_0\,
      I1 => \q_reg[0]_3\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \^addr_reg_reg[3]\,
      O => reg_1_0_15_we
    );
\q[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \q[0]_i_2__1_0\,
      I1 => Q(8),
      I2 => Q(5),
      I3 => Q(6),
      O => \q[0]_i_3_n_0\
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \q_reg[0]_2\,
      Q => \^q_reg[0]_0\,
      R => '0'
    );
\rddata_out[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFEFEFFFFFFFFF"
    )
        port map (
      I0 => \rddata_out_reg[11]\,
      I1 => \rddata_out_reg[11]_0\,
      I2 => \^q_reg[0]_0\,
      I3 => \reg_1_8_11__0\,
      I4 => Q(3),
      I5 => \rddata_out_reg[11]_1\,
      O => \q_reg[0]_1\
    );
\re_prev_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      I2 => Q(9),
      I3 => Q(7),
      I4 => re_prev_reg,
      O => \^addr_reg_reg[3]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register_40 is
  port (
    in0 : out STD_LOGIC;
    \addr_reg_reg[19]\ : out STD_LOGIC;
    \addr_reg_reg[4]\ : out STD_LOGIC;
    \addr_reg_reg[8]\ : out STD_LOGIC;
    \addr_reg_reg[17]\ : out STD_LOGIC;
    \q_reg[0]_0\ : out STD_LOGIC;
    \q_reg[0]_1\ : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 );
    pma_pmd_type : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register_40 : entity is "ten_gig_eth_pcs_pma_v6_0_15_g_register";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register_40;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register_40 is
  signal \^addr_reg_reg[8]\ : STD_LOGIC;
  signal \^in0\ : STD_LOGIC;
begin
  \addr_reg_reg[8]\ <= \^addr_reg_reg[8]\;
  in0 <= \^in0\;
\q[0]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => Q(10),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(3),
      O => \addr_reg_reg[17]\
    );
\q[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(12),
      I1 => Q(9),
      O => \addr_reg_reg[19]\
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \q_reg[0]_1\,
      Q => \^in0\,
      R => '0'
    );
\rddata_out[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02020202C0000000"
    )
        port map (
      I0 => \^in0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => pma_pmd_type(0),
      I4 => Q(0),
      I5 => Q(3),
      O => \q_reg[0]_0\
    );
\re_prev_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(8),
      I1 => Q(6),
      I2 => Q(7),
      I3 => Q(5),
      O => \^addr_reg_reg[8]\
    );
\re_prev_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^addr_reg_reg[8]\,
      I1 => Q(4),
      I2 => Q(1),
      I3 => Q(13),
      I4 => Q(11),
      O => \addr_reg_reg[4]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register_41 is
  port (
    \q_reg[0]_0\ : out STD_LOGIC;
    \q_reg[0]_1\ : in STD_LOGIC;
    \q_reg[0]_2\ : in STD_LOGIC;
    coreclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register_41 : entity is "ten_gig_eth_pcs_pma_v6_0_15_g_register";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register_41;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register_41 is
begin
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \q_reg[0]_2\,
      Q => \q_reg[0]_0\,
      R => \q_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register_42 is
  port (
    \q_reg[0]_0\ : out STD_LOGIC;
    \addr_reg_reg[16]\ : out STD_LOGIC;
    \addr_reg_reg[9]\ : out STD_LOGIC;
    reg_3_0_15_we : out STD_LOGIC;
    \addr_reg_reg[0]\ : out STD_LOGIC;
    \addr_reg_reg[20]\ : out STD_LOGIC;
    reset : in STD_LOGIC;
    \q_reg[0]_1\ : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \q_reg[0]_2\ : in STD_LOGIC;
    re_prev_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register_42 : entity is "ten_gig_eth_pcs_pma_v6_0_15_g_register";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register_42;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register_42 is
  signal \^addr_reg_reg[0]\ : STD_LOGIC;
  signal \^addr_reg_reg[16]\ : STD_LOGIC;
  signal \^addr_reg_reg[20]\ : STD_LOGIC;
  signal \^addr_reg_reg[9]\ : STD_LOGIC;
  signal re_prev_i_5_n_0 : STD_LOGIC;
begin
  \addr_reg_reg[0]\ <= \^addr_reg_reg[0]\;
  \addr_reg_reg[16]\ <= \^addr_reg_reg[16]\;
  \addr_reg_reg[20]\ <= \^addr_reg_reg[20]\;
  \addr_reg_reg[9]\ <= \^addr_reg_reg[9]\;
\q[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^addr_reg_reg[0]\,
      I1 => \^addr_reg_reg[16]\,
      I2 => \q_reg[0]_2\,
      I3 => Q(1),
      I4 => Q(14),
      I5 => \^addr_reg_reg[20]\,
      O => reg_3_0_15_we
    );
\q[15]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => Q(12),
      I1 => Q(15),
      I2 => Q(13),
      O => \^addr_reg_reg[16]\
    );
\q[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(0),
      I1 => \^addr_reg_reg[9]\,
      O => \^addr_reg_reg[0]\
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \q_reg[0]_1\,
      Q => \q_reg[0]_0\,
      R => reset
    );
\re_prev_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(5),
      I1 => Q(8),
      I2 => re_prev_i_5_n_0,
      I3 => Q(9),
      I4 => Q(11),
      I5 => Q(10),
      O => \^addr_reg_reg[9]\
    );
\re_prev_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => re_prev_reg,
      I1 => Q(16),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(4),
      O => \^addr_reg_reg[20]\
    );
re_prev_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      O => re_prev_i_5_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized0\ is
  port (
    \q_reg[0]_0\ : out STD_LOGIC;
    \addr_reg_reg[17]\ : out STD_LOGIC;
    \q_reg[0]_1\ : out STD_LOGIC;
    \q_reg[0]_2\ : out STD_LOGIC;
    \q_reg[0]_3\ : out STD_LOGIC;
    \addr_reg_reg[18]\ : out STD_LOGIC;
    \addr_reg_reg[18]_0\ : out STD_LOGIC;
    \addr_reg_reg[3]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \addr_reg_reg[0]\ : out STD_LOGIC;
    \q_reg[0]_4\ : out STD_LOGIC;
    pma_resetout : out STD_LOGIC;
    \q_reg[0]_5\ : out STD_LOGIC;
    \q_reg[0]_6\ : out STD_LOGIC;
    coreclk : in STD_LOGIC;
    \rddata_out_reg[7]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    reg_1_0_15_we : in STD_LOGIC;
    reset : in STD_LOGIC;
    \q_reg[0]_7\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    loopback_ctrl : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[0]_8\ : in STD_LOGIC;
    \q_reg[0]_9\ : in STD_LOGIC;
    pcs_reset_clear_core_intr : in STD_LOGIC;
    resetdone : in STD_LOGIC;
    in0 : in STD_LOGIC;
    \rddata_out_reg[14]\ : in STD_LOGIC;
    \rddata_out_reg[1]\ : in STD_LOGIC;
    \rddata_out_reg[1]_0\ : in STD_LOGIC;
    \rddata_out_reg[5]\ : in STD_LOGIC;
    \rddata_out_reg[5]_0\ : in STD_LOGIC;
    \rddata_out_reg[5]_1\ : in STD_LOGIC;
    \rddata_out_reg[5]_2\ : in STD_LOGIC;
    \rddata_out_reg[6]\ : in STD_LOGIC;
    pma_pmd_type : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rddata_out_reg[2]\ : in STD_LOGIC;
    \rddata_out_reg[2]_0\ : in STD_LOGIC;
    \rddata_out_reg[2]_1\ : in STD_LOGIC;
    \rddata_out_reg[2]_2\ : in STD_LOGIC;
    \rddata_out_reg[2]_3\ : in STD_LOGIC;
    \rddata_out_reg[2]_4\ : in STD_LOGIC;
    \rddata_out_reg[2]_5\ : in STD_LOGIC;
    \rddata_out_reg[0]\ : in STD_LOGIC;
    \rddata_out_reg[0]_0\ : in STD_LOGIC;
    \rddata_out_reg[0]_1\ : in STD_LOGIC;
    \rddata_out_reg[0]_2\ : in STD_LOGIC;
    \rddata_out_reg[0]_3\ : in STD_LOGIC;
    \rddata_out_reg[0]_4\ : in STD_LOGIC;
    \rddata_out_reg[0]_5\ : in STD_LOGIC;
    \rddata_out_reg[8]\ : in STD_LOGIC;
    \rddata_out_reg[8]_0\ : in STD_LOGIC;
    \rddata_out_reg[8]_1\ : in STD_LOGIC;
    \rddata_out_reg[9]\ : in STD_LOGIC;
    \rddata_out_reg[9]_0\ : in STD_LOGIC;
    \rddata_out_reg[9]_1\ : in STD_LOGIC;
    \rddata_out_reg[12]\ : in STD_LOGIC;
    \rddata_out_reg[12]_0\ : in STD_LOGIC;
    \rddata_out_reg[12]_1\ : in STD_LOGIC;
    \rddata_out_reg[12]_2\ : in STD_LOGIC;
    \rddata_out_reg[12]_3\ : in STD_LOGIC;
    \reg_3_0_15__0\ : in STD_LOGIC;
    \rddata_out_reg[14]_0\ : in STD_LOGIC;
    \rddata_out_reg[14]_1\ : in STD_LOGIC;
    \q_reg[0]_10\ : in STD_LOGIC;
    \q_reg[0]_11\ : in STD_LOGIC;
    \q_reg[0]_12\ : in STD_LOGIC;
    \q_reg[0]_13\ : in STD_LOGIC;
    \rddata_out_reg[15]\ : in STD_LOGIC;
    \rddata_out_reg[13]\ : in STD_LOGIC;
    \rddata_out_reg[14]_2\ : in STD_LOGIC;
    \rddata_out_reg[14]_3\ : in STD_LOGIC;
    \rddata_out_reg[14]_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized0\ : entity is "ten_gig_eth_pcs_pma_v6_0_15_g_register";
end \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized0\;

architecture STRUCTURE of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized0\ is
  signal \^addr_reg_reg[17]\ : STD_LOGIC;
  signal \^pma_resetout\ : STD_LOGIC;
  signal \q[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \^q_reg[0]_0\ : STD_LOGIC;
  signal \^q_reg[0]_4\ : STD_LOGIC;
  signal \rddata_out[0]_i_2_n_0\ : STD_LOGIC;
  signal \rddata_out[12]_i_2_n_0\ : STD_LOGIC;
  signal \rddata_out[14]_i_2_n_0\ : STD_LOGIC;
  signal \rddata_out[1]_i_10_n_0\ : STD_LOGIC;
  signal \rddata_out[1]_i_12_n_0\ : STD_LOGIC;
  signal \rddata_out[2]_i_2_n_0\ : STD_LOGIC;
  signal \rddata_out[5]_i_10_n_0\ : STD_LOGIC;
  signal reg_1_9_we : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of pma_resetout_INST_0 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \q[0]_i_1__13\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \rddata_out[15]_i_2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \rddata_out[1]_i_12\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \rddata_out[5]_i_10\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \rddata_out[7]_i_3\ : label is "soft_lutpair75";
begin
  \addr_reg_reg[17]\ <= \^addr_reg_reg[17]\;
  pma_resetout <= \^pma_resetout\;
  \q_reg[0]_0\ <= \^q_reg[0]_0\;
  \q_reg[0]_4\ <= \^q_reg[0]_4\;
pma_resetout_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => reset,
      I1 => \^q_reg[0]_0\,
      O => \^pma_resetout\
    );
\q[0]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => reg_1_0_15_we,
      I1 => \^q_reg[0]_0\,
      I2 => reset,
      I3 => \q_reg[0]_7\(0),
      I4 => loopback_ctrl(0),
      O => \q_reg[0]_1\
    );
\q[0]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03020100"
    )
        port map (
      I0 => reg_1_0_15_we,
      I1 => \^q_reg[0]_0\,
      I2 => reset,
      I3 => \q_reg[0]_8\,
      I4 => \q_reg[0]_7\(1),
      O => \q_reg[0]_2\
    );
\q[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2220000E222E222"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => reg_1_0_15_we,
      I2 => \q_reg[0]_9\,
      I3 => \q_reg[0]_7\(2),
      I4 => pcs_reset_clear_core_intr,
      I5 => resetdone,
      O => \q[0]_i_1__3_n_0\
    );
\q[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E222"
    )
        port map (
      I0 => in0,
      I1 => reg_1_9_we,
      I2 => \q_reg[0]_7\(0),
      I3 => \q_reg[0]_9\,
      I4 => \^q_reg[0]_0\,
      I5 => reset,
      O => \q_reg[0]_3\
    );
\q[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \q_reg[0]_10\,
      I1 => \q_reg[0]_11\,
      I2 => \q_reg[0]_9\,
      I3 => \q_reg[0]_12\,
      I4 => \^pma_resetout\,
      I5 => \q_reg[0]_13\,
      O => reg_1_9_we
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \q[0]_i_1__3_n_0\,
      Q => \^q_reg[0]_0\,
      R => '0'
    );
\rddata_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBABBBABBBABA"
    )
        port map (
      I0 => \rddata_out[0]_i_2_n_0\,
      I1 => \rddata_out_reg[0]\,
      I2 => \rddata_out_reg[0]_0\,
      I3 => \rddata_out_reg[0]_1\,
      I4 => \rddata_out_reg[0]_2\,
      I5 => \rddata_out_reg[0]_3\,
      O => D(0)
    );
\rddata_out[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^addr_reg_reg[17]\,
      I1 => \rddata_out_reg[0]_4\,
      I2 => \rddata_out_reg[0]_5\,
      O => \rddata_out[0]_i_2_n_0\
    );
\rddata_out[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABABABAA"
    )
        port map (
      I0 => \rddata_out[12]_i_2_n_0\,
      I1 => \rddata_out_reg[12]\,
      I2 => \rddata_out_reg[12]_0\,
      I3 => \rddata_out_reg[12]_1\,
      I4 => \rddata_out_reg[12]_2\,
      I5 => \rddata_out_reg[12]_3\,
      O => D(4)
    );
\rddata_out[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \rddata_out_reg[7]\,
      I1 => Q(3),
      I2 => Q(2),
      I3 => \^q_reg[0]_4\,
      I4 => Q(0),
      I5 => Q(1),
      O => \rddata_out[12]_i_2_n_0\
    );
\rddata_out[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \rddata_out_reg[13]\,
      I1 => \^q_reg[0]_0\,
      I2 => Q(10),
      I3 => Q(5),
      I4 => Q(6),
      I5 => Q(7),
      O => \q_reg[0]_6\
    );
\rddata_out[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A8888888A888A8"
    )
        port map (
      I0 => \rddata_out_reg[14]\,
      I1 => \rddata_out[14]_i_2_n_0\,
      I2 => Q(10),
      I3 => \reg_3_0_15__0\,
      I4 => \rddata_out_reg[14]_0\,
      I5 => \rddata_out_reg[14]_1\,
      O => D(5)
    );
\rddata_out[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \rddata_out_reg[14]_2\,
      I1 => Q(3),
      I2 => \rddata_out_reg[14]_3\,
      I3 => \^q_reg[0]_4\,
      I4 => Q(0),
      I5 => \rddata_out_reg[14]_4\,
      O => \rddata_out[14]_i_2_n_0\
    );
\rddata_out[14]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => Q(10),
      O => \^q_reg[0]_4\
    );
\rddata_out[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => \rddata_out_reg[15]\,
      I1 => \^q_reg[0]_0\,
      I2 => Q(3),
      I3 => Q(10),
      O => \q_reg[0]_5\
    );
\rddata_out[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7EFFFF7E"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(6),
      I3 => Q(8),
      I4 => Q(9),
      I5 => \rddata_out[1]_i_12_n_0\,
      O => \rddata_out[1]_i_10_n_0\
    );
\rddata_out[1]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => Q(0),
      I1 => Q(10),
      I2 => \^q_reg[0]_0\,
      O => \rddata_out[1]_i_12_n_0\
    );
\rddata_out[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \rddata_out_reg[14]\,
      I1 => \rddata_out_reg[1]\,
      I2 => \rddata_out[1]_i_10_n_0\,
      I3 => \rddata_out_reg[1]_0\,
      O => \addr_reg_reg[18]\
    );
\rddata_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFFAAAAAEAAAAAA"
    )
        port map (
      I0 => \rddata_out[2]_i_2_n_0\,
      I1 => \rddata_out_reg[2]\,
      I2 => \rddata_out_reg[2]_0\,
      I3 => \rddata_out_reg[2]_1\,
      I4 => \rddata_out_reg[2]_2\,
      I5 => \rddata_out_reg[2]_3\,
      O => D(1)
    );
\rddata_out[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0080008"
    )
        port map (
      I0 => \^addr_reg_reg[17]\,
      I1 => \rddata_out_reg[2]_4\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => pma_pmd_type(2),
      I5 => \rddata_out_reg[2]_5\,
      O => \rddata_out[2]_i_2_n_0\
    );
\rddata_out[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \rddata_out_reg[7]\,
      I1 => \^q_reg[0]_4\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(3),
      O => \addr_reg_reg[0]\
    );
\rddata_out[5]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(10),
      I3 => \^q_reg[0]_0\,
      O => \rddata_out[5]_i_10_n_0\
    );
\rddata_out[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \rddata_out_reg[14]\,
      I1 => \rddata_out_reg[5]\,
      I2 => \rddata_out_reg[5]_0\,
      I3 => \rddata_out_reg[5]_1\,
      I4 => \rddata_out[5]_i_10_n_0\,
      I5 => \rddata_out_reg[5]_2\,
      O => \addr_reg_reg[18]_0\
    );
\rddata_out[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888080808080808"
    )
        port map (
      I0 => \^addr_reg_reg[17]\,
      I1 => \rddata_out_reg[6]\,
      I2 => Q(3),
      I3 => pma_pmd_type(0),
      I4 => pma_pmd_type(2),
      I5 => pma_pmd_type(1),
      O => \addr_reg_reg[3]\
    );
\rddata_out[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \rddata_out_reg[7]\,
      I1 => Q(10),
      I2 => \^q_reg[0]_0\,
      O => \^addr_reg_reg[17]\
    );
\rddata_out[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFFAEAEAAAAAAAA"
    )
        port map (
      I0 => \rddata_out[12]_i_2_n_0\,
      I1 => \rddata_out_reg[0]_0\,
      I2 => \rddata_out_reg[8]\,
      I3 => \rddata_out_reg[8]_0\,
      I4 => \rddata_out_reg[8]_1\,
      I5 => \rddata_out_reg[2]_2\,
      O => D(2)
    );
\rddata_out[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFFAEAEAAAAAAAA"
    )
        port map (
      I0 => \rddata_out[12]_i_2_n_0\,
      I1 => \rddata_out_reg[0]_0\,
      I2 => \rddata_out_reg[9]\,
      I3 => \rddata_out_reg[9]_0\,
      I4 => \rddata_out_reg[9]_1\,
      I5 => \rddata_out_reg[2]_2\,
      O => D(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized0_43\ is
  port (
    \reg_3_0_15__0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \addr_reg_reg[17]\ : out STD_LOGIC;
    \state_reg[2]\ : out STD_LOGIC;
    data_out_reg : out STD_LOGIC;
    \state_reg[2]_0\ : out STD_LOGIC;
    data_out_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    clear_test_pattern_err_count : out STD_LOGIC;
    re_prev_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    coreclk : in STD_LOGIC;
    \rddata_out_reg[4]\ : in STD_LOGIC;
    \rddata_out_reg[4]_0\ : in STD_LOGIC;
    \rddata_out_reg[4]_1\ : in STD_LOGIC;
    \rddata_out_reg[4]_2\ : in STD_LOGIC;
    \rddata_out_reg[4]_3\ : in STD_LOGIC;
    \rddata_out_reg[15]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    reg_3_0_15_we : in STD_LOGIC;
    \q_reg[0]_0\ : in STD_LOGIC;
    \q_reg[0]_1\ : in STD_LOGIC;
    \q_reg[0]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q_reg[0]_3\ : in STD_LOGIC;
    \q_reg[0]_4\ : in STD_LOGIC;
    \q_reg[0]_5\ : in STD_LOGIC;
    pcs_reset_clear_core_intr : in STD_LOGIC;
    resetdone : in STD_LOGIC;
    reg_3_33_re : in STD_LOGIC;
    re_prev : in STD_LOGIC;
    \pcs_test_pattern_error_count_reg[0]\ : in STD_LOGIC;
    re_prev_0 : in STD_LOGIC;
    \q_reg[15]\ : in STD_LOGIC;
    \q_reg[15]_0\ : in STD_LOGIC;
    \q_reg[15]_1\ : in STD_LOGIC;
    \q_reg[5]\ : in STD_LOGIC;
    \q_reg[5]_0\ : in STD_LOGIC;
    \q_reg[15]_2\ : in STD_LOGIC;
    \rddata_out_reg[10]\ : in STD_LOGIC;
    \rddata_out_reg[10]_0\ : in STD_LOGIC;
    \rddata_out_reg[10]_1\ : in STD_LOGIC;
    \rddata_out_reg[10]_2\ : in STD_LOGIC;
    \rddata_out_reg[10]_3\ : in STD_LOGIC;
    \rddata_out_reg[15]_0\ : in STD_LOGIC;
    \rddata_out_reg[15]_1\ : in STD_LOGIC;
    \rddata_out_reg[15]_2\ : in STD_LOGIC;
    \rddata_out_reg[15]_3\ : in STD_LOGIC;
    \rddata_out_reg[15]_4\ : in STD_LOGIC;
    \rddata_out_reg[15]_5\ : in STD_LOGIC;
    \rddata_out_reg[15]_6\ : in STD_LOGIC;
    \rddata_out_reg[15]_7\ : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized0_43\ : entity is "ten_gig_eth_pcs_pma_v6_0_15_g_register";
end \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized0_43\;

architecture STRUCTURE of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized0_43\ is
  signal \^addr_reg_reg[17]\ : STD_LOGIC;
  signal \^data_out_reg\ : STD_LOGIC;
  signal \q[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \q[15]_i_2__2_n_0\ : STD_LOGIC;
  signal \q[15]_i_2__3_n_0\ : STD_LOGIC;
  signal \rddata_out[15]_i_3_n_0\ : STD_LOGIC;
  signal \rddata_out[15]_i_6_n_0\ : STD_LOGIC;
  signal \^reg_3_0_15__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pcs_error_block_count[7]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of pcs_resetout_INST_0 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \pcs_test_pattern_error_count[0]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \q[15]_i_1__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \q[7]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \rddata_out[10]_i_2\ : label is "soft_lutpair76";
begin
  \addr_reg_reg[17]\ <= \^addr_reg_reg[17]\;
  data_out_reg <= \^data_out_reg\;
  \reg_3_0_15__0\ <= \^reg_3_0_15__0\;
\pcs_error_block_count[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^data_out_reg\,
      I1 => reg_3_33_re,
      O => data_out_reg_0(0)
    );
pcs_resetout_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => reset,
      I1 => \^reg_3_0_15__0\,
      O => \^data_out_reg\
    );
\pcs_test_pattern_error_count[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^data_out_reg\,
      I1 => \pcs_test_pattern_error_count_reg[0]\,
      O => clear_test_pattern_err_count
    );
\q[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2220000E222E222"
    )
        port map (
      I0 => \^reg_3_0_15__0\,
      I1 => reg_3_0_15_we,
      I2 => \q_reg[0]_5\,
      I3 => \q_reg[0]_2\(2),
      I4 => pcs_reset_clear_core_intr,
      I5 => resetdone,
      O => \q[0]_i_1__0_n_0\
    );
\q[0]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFDDDDD00200000"
    )
        port map (
      I0 => reg_3_0_15_we,
      I1 => \^data_out_reg\,
      I2 => \q_reg[0]_0\,
      I3 => \q_reg[0]_1\,
      I4 => \q_reg[0]_2\(0),
      I5 => \q_reg[0]_3\,
      O => \state_reg[2]\
    );
\q[0]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFDDDDD00200000"
    )
        port map (
      I0 => reg_3_0_15_we,
      I1 => \^data_out_reg\,
      I2 => \q_reg[0]_0\,
      I3 => \q_reg[0]_1\,
      I4 => \q_reg[0]_2\(1),
      I5 => \q_reg[0]_4\,
      O => \state_reg[2]_0\
    );
\q[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^data_out_reg\,
      I1 => \pcs_test_pattern_error_count_reg[0]\,
      I2 => re_prev_0,
      O => re_prev_reg(0)
    );
\q[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \q_reg[15]\,
      I1 => \q_reg[15]_0\,
      I2 => Q(1),
      I3 => Q(3),
      I4 => \q_reg[15]_1\,
      I5 => \q[15]_i_2__3_n_0\,
      O => E(0)
    );
\q[15]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \q_reg[5]\,
      I1 => Q(2),
      I2 => \q_reg[15]_2\,
      I3 => \q[15]_i_2__2_n_0\,
      I4 => Q(3),
      I5 => \q_reg[15]_0\,
      O => \addr_reg_reg[2]\(0)
    );
\q[15]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \q_reg[0]_5\,
      I1 => \^data_out_reg\,
      I2 => Q(4),
      I3 => Q(0),
      I4 => Q(10),
      I5 => Q(8),
      O => \q[15]_i_2__2_n_0\
    );
\q[15]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF7FFFFFF"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      I2 => Q(9),
      I3 => Q(7),
      I4 => \q_reg[0]_5\,
      I5 => \^data_out_reg\,
      O => \q[15]_i_2__3_n_0\
    );
\q[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => Q(5),
      I1 => \q_reg[5]\,
      I2 => \q_reg[5]_0\,
      I3 => \q[15]_i_2__2_n_0\,
      I4 => Q(2),
      I5 => \q_reg[15]_0\,
      O => \addr_reg_reg[5]\(0)
    );
\q[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^data_out_reg\,
      I1 => re_prev,
      I2 => reg_3_33_re,
      O => SR(0)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \q[0]_i_1__0_n_0\,
      Q => \^reg_3_0_15__0\,
      R => '0'
    );
\rddata_out[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2AAAA02A2"
    )
        port map (
      I0 => \^addr_reg_reg[17]\,
      I1 => \rddata_out_reg[10]\,
      I2 => \rddata_out_reg[10]_0\,
      I3 => \rddata_out_reg[10]_1\,
      I4 => \rddata_out_reg[10]_2\,
      I5 => \rddata_out_reg[10]_3\,
      O => D(1)
    );
\rddata_out[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \rddata_out_reg[15]_0\,
      I1 => Q(7),
      I2 => \^reg_3_0_15__0\,
      O => \^addr_reg_reg[17]\
    );
\rddata_out[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEEFE00000000"
    )
        port map (
      I0 => \rddata_out_reg[15]_1\,
      I1 => \rddata_out[15]_i_3_n_0\,
      I2 => \rddata_out_reg[15]_2\,
      I3 => \rddata_out_reg[15]_3\,
      I4 => \rddata_out[15]_i_6_n_0\,
      I5 => \rddata_out_reg[15]_0\,
      O => D(2)
    );
\rddata_out[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEAAAAABAAAAAA"
    )
        port map (
      I0 => \^reg_3_0_15__0\,
      I1 => \rddata_out_reg[15]_4\,
      I2 => \rddata_out_reg[15]_5\,
      I3 => \rddata_out_reg[15]_6\,
      I4 => \rddata_out_reg[4]_1\,
      I5 => \rddata_out_reg[15]_7\,
      O => \rddata_out[15]_i_3_n_0\
    );
\rddata_out[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFD0000FFFFFFFF"
    )
        port map (
      I0 => \rddata_out_reg[15]\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => \^reg_3_0_15__0\,
      I5 => Q(7),
      O => \rddata_out[15]_i_6_n_0\
    );
\rddata_out[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008AAAA00080008"
    )
        port map (
      I0 => \^addr_reg_reg[17]\,
      I1 => \rddata_out_reg[4]\,
      I2 => \rddata_out_reg[4]_0\,
      I3 => \rddata_out_reg[4]_1\,
      I4 => \rddata_out_reg[4]_2\,
      I5 => \rddata_out_reg[4]_3\,
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized1\ is
  port (
    \q_reg[0]_0\ : out STD_LOGIC;
    \addr_reg_reg[17]\ : out STD_LOGIC;
    coreclk : in STD_LOGIC;
    signal_detect_sync : in STD_LOGIC;
    reset : in STD_LOGIC;
    \q_reg[0]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    re_prev_reg_0 : in STD_LOGIC;
    re_prev_reg_1 : in STD_LOGIC;
    re_prev_reg_2 : in STD_LOGIC;
    re_prev_reg_3 : in STD_LOGIC;
    re_prev_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized1\ : entity is "ten_gig_eth_pcs_pma_v6_0_15_g_register";
end \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized1\;

architecture STRUCTURE of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized1\ is
  signal \^addr_reg_reg[17]\ : STD_LOGIC;
  signal \q[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \^q_reg[0]_0\ : STD_LOGIC;
  signal re_prev : STD_LOGIC;
  signal reg_1_1_re : STD_LOGIC;
begin
  \addr_reg_reg[17]\ <= \^addr_reg_reg[17]\;
  \q_reg[0]_0\ <= \^q_reg[0]_0\;
\q[0]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202020F020202020"
    )
        port map (
      I0 => reg_1_1_re,
      I1 => re_prev,
      I2 => signal_detect_sync,
      I3 => reset,
      I4 => \q_reg[0]_1\,
      I5 => \^q_reg[0]_0\,
      O => \q[0]_i_1__9_n_0\
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \q[0]_i_1__9_n_0\,
      Q => \^q_reg[0]_0\,
      R => '0'
    );
\re_prev_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088080000"
    )
        port map (
      I0 => \^addr_reg_reg[17]\,
      I1 => Q(0),
      I2 => re_prev_reg_0,
      I3 => re_prev_reg_1,
      I4 => re_prev_reg_2,
      I5 => re_prev_reg_3,
      O => reg_1_1_re
    );
\re_prev_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(5),
      I3 => re_prev_reg_4,
      I4 => Q(4),
      I5 => Q(1),
      O => \^addr_reg_reg[17]\
    );
re_prev_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => reg_1_1_re,
      Q => re_prev,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized10\ is
  port (
    \q_reg[0]_0\ : out STD_LOGIC;
    \q_reg[0]_1\ : in STD_LOGIC;
    coreclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized10\ : entity is "ten_gig_eth_pcs_pma_v6_0_15_g_register";
end \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized10\;

architecture STRUCTURE of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized10\ is
begin
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \q_reg[0]_1\,
      Q => \q_reg[0]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized10_45\ is
  port (
    \reg_3_32_0__0\ : out STD_LOGIC;
    \q_reg[0]_0\ : out STD_LOGIC;
    \q_reg[0]_1\ : in STD_LOGIC;
    core_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    coreclk : in STD_LOGIC;
    \rddata_out[0]_i_4\ : in STD_LOGIC;
    \rddata_out[0]_i_4_0\ : in STD_LOGIC;
    \rddata_out[0]_i_4_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized10_45\ : entity is "ten_gig_eth_pcs_pma_v6_0_15_g_register";
end \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized10_45\;

architecture STRUCTURE of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized10_45\ is
  signal \^reg_3_32_0__0\ : STD_LOGIC;
begin
  \reg_3_32_0__0\ <= \^reg_3_32_0__0\;
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => core_status(0),
      Q => \^reg_3_32_0__0\,
      R => \q_reg[0]_1\
    );
\rddata_out[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \rddata_out[0]_i_4\,
      I1 => \^reg_3_32_0__0\,
      I2 => \rddata_out[0]_i_4_0\,
      I3 => \rddata_out[0]_i_4_1\,
      O => \q_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized10_46\ is
  port (
    \q_reg[0]_0\ : out STD_LOGIC;
    \q_reg[0]_1\ : out STD_LOGIC;
    \q_reg[0]_2\ : in STD_LOGIC;
    pcs_hi_ber_core_int : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    reg_3_33_re : in STD_LOGIC;
    re_prev : in STD_LOGIC;
    reg_3_33 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rddata_out_reg[1]\ : in STD_LOGIC;
    \rddata_out_reg[1]_0\ : in STD_LOGIC;
    \rddata_out_reg[1]_1\ : in STD_LOGIC;
    \rddata_out_reg[1]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized10_46\ : entity is "ten_gig_eth_pcs_pma_v6_0_15_g_register";
end \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized10_46\;

architecture STRUCTURE of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized10_46\ is
  signal \reg_3_32_1__0\ : STD_LOGIC;
begin
\q[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FB08AA"
    )
        port map (
      I0 => \reg_3_32_1__0\,
      I1 => reg_3_33_re,
      I2 => re_prev,
      I3 => \q_reg[0]_2\,
      I4 => reg_3_33(0),
      O => \q_reg[0]_0\
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => pcs_hi_ber_core_int,
      Q => \reg_3_32_1__0\,
      R => \q_reg[0]_2\
    );
\rddata_out[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD00A"
    )
        port map (
      I0 => \rddata_out_reg[1]\,
      I1 => \reg_3_32_1__0\,
      I2 => \rddata_out_reg[1]_0\,
      I3 => \rddata_out_reg[1]_1\,
      I4 => \rddata_out_reg[1]_2\,
      O => \q_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized10_47\ is
  port (
    \reg_3_32_12__0\ : out STD_LOGIC;
    \q_reg[0]_0\ : out STD_LOGIC;
    \q_reg[0]_1\ : in STD_LOGIC;
    pcs_rx_link_up_core_sync_int : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    \rddata_out_reg[12]\ : in STD_LOGIC;
    \rddata_out_reg[12]_0\ : in STD_LOGIC;
    \rddata_out_reg[12]_1\ : in STD_LOGIC;
    \rddata_out_reg[12]_2\ : in STD_LOGIC;
    \rddata_out_reg[12]_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized10_47\ : entity is "ten_gig_eth_pcs_pma_v6_0_15_g_register";
end \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized10_47\;

architecture STRUCTURE of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized10_47\ is
  signal \^reg_3_32_12__0\ : STD_LOGIC;
begin
  \reg_3_32_12__0\ <= \^reg_3_32_12__0\;
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => pcs_rx_link_up_core_sync_int,
      Q => \^reg_3_32_12__0\,
      R => \q_reg[0]_1\
    );
\rddata_out[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \rddata_out_reg[12]\,
      I1 => \^reg_3_32_12__0\,
      I2 => \rddata_out_reg[12]_0\,
      I3 => \rddata_out_reg[12]_1\,
      I4 => \rddata_out_reg[12]_2\,
      I5 => \rddata_out_reg[12]_3\,
      O => \q_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized1_44\ is
  port (
    \q_reg[0]_0\ : out STD_LOGIC;
    coreclk : in STD_LOGIC;
    \reg_3_32_12__0\ : in STD_LOGIC;
    \q_reg[0]_1\ : in STD_LOGIC;
    re_prev_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    re_prev_reg_1 : in STD_LOGIC;
    re_prev_reg_2 : in STD_LOGIC;
    re_prev_reg_3 : in STD_LOGIC;
    \rddata_out_reg[2]\ : in STD_LOGIC;
    \rddata_out_reg[2]_0\ : in STD_LOGIC;
    \rddata_out_reg[2]_1\ : in STD_LOGIC;
    \rddata_out_reg[2]_2\ : in STD_LOGIC;
    \rddata_out_reg[2]_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized1_44\ : entity is "ten_gig_eth_pcs_pma_v6_0_15_g_register";
end \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized1_44\;

architecture STRUCTURE of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized1_44\ is
  signal \q[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \q_reg_n_0_[0]\ : STD_LOGIC;
  signal re_prev : STD_LOGIC;
  signal reg_3_1_re : STD_LOGIC;
begin
\q[0]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20F02020"
    )
        port map (
      I0 => reg_3_1_re,
      I1 => re_prev,
      I2 => \reg_3_32_12__0\,
      I3 => \q_reg[0]_1\,
      I4 => \q_reg_n_0_[0]\,
      O => \q[0]_i_1__8_n_0\
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \q[0]_i_1__8_n_0\,
      Q => \q_reg_n_0_[0]\,
      R => '0'
    );
\rddata_out[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0FFBBFF"
    )
        port map (
      I0 => \rddata_out_reg[2]\,
      I1 => \q_reg_n_0_[0]\,
      I2 => \rddata_out_reg[2]_0\,
      I3 => \rddata_out_reg[2]_1\,
      I4 => \rddata_out_reg[2]_2\,
      I5 => \rddata_out_reg[2]_3\,
      O => \q_reg[0]_0\
    );
\re_prev_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => re_prev_reg_0,
      I1 => Q(0),
      I2 => re_prev_reg_1,
      I3 => re_prev_reg_2,
      I4 => Q(1),
      I5 => re_prev_reg_3,
      O => reg_3_1_re
    );
re_prev_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => reg_3_1_re,
      Q => re_prev,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized1_49\ is
  port (
    re_prev : out STD_LOGIC;
    reg_3_33_re : out STD_LOGIC;
    reg_3_33 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg_reg[2]\ : out STD_LOGIC;
    coreclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \reg_3_32_0__0\ : in STD_LOGIC;
    \q_reg[0]_0\ : in STD_LOGIC;
    re_prev_reg_0 : in STD_LOGIC;
    re_prev_reg_1 : in STD_LOGIC;
    re_prev_reg_2 : in STD_LOGIC;
    re_prev_reg_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized1_49\ : entity is "ten_gig_eth_pcs_pma_v6_0_15_g_register";
end \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized1_49\;

architecture STRUCTURE of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized1_49\ is
  signal \^addr_reg_reg[2]\ : STD_LOGIC;
  signal \q[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \^re_prev\ : STD_LOGIC;
  signal \re_prev_i_2__2_n_0\ : STD_LOGIC;
  signal \^reg_3_33\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^reg_3_33_re\ : STD_LOGIC;
begin
  \addr_reg_reg[2]\ <= \^addr_reg_reg[2]\;
  re_prev <= \^re_prev\;
  reg_3_33(0) <= \^reg_3_33\(0);
  reg_3_33_re <= \^reg_3_33_re\;
\q[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A088A8"
    )
        port map (
      I0 => \reg_3_32_0__0\,
      I1 => \^reg_3_33\(0),
      I2 => \^reg_3_33_re\,
      I3 => \^re_prev\,
      I4 => \q_reg[0]_0\,
      O => \q[0]_i_1__2_n_0\
    );
\q[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => re_prev_reg_2,
      I1 => re_prev_reg_3,
      I2 => Q(2),
      I3 => Q(5),
      I4 => Q(6),
      I5 => Q(4),
      O => \^addr_reg_reg[2]\
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \q[0]_i_1__2_n_0\,
      Q => \^reg_3_33\(0),
      R => '0'
    );
re_prev_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \^addr_reg_reg[2]\,
      I1 => \re_prev_i_2__2_n_0\,
      I2 => Q(0),
      I3 => re_prev_reg_0,
      I4 => Q(1),
      I5 => re_prev_reg_1,
      O => \^reg_3_33_re\
    );
\re_prev_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => Q(8),
      I1 => Q(9),
      I2 => Q(7),
      I3 => Q(3),
      O => \re_prev_i_2__2_n_0\
    );
re_prev_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \^reg_3_33_re\,
      Q => \^re_prev\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized2\ is
  port (
    \reg_1_8_11__0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    coreclk : in STD_LOGIC;
    fifo_full : in STD_LOGIC;
    reset : in STD_LOGIC;
    \q_reg[0]_0\ : in STD_LOGIC;
    re_prev_reg_0 : in STD_LOGIC;
    re_prev_reg_1 : in STD_LOGIC;
    re_prev_reg_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \rddata_out_reg[7]\ : in STD_LOGIC;
    \rddata_out_reg[7]_0\ : in STD_LOGIC;
    \rddata_out_reg[7]_1\ : in STD_LOGIC;
    re_prev_reg_3 : in STD_LOGIC;
    pma_pmd_type : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized2\ : entity is "ten_gig_eth_pcs_pma_v6_0_15_g_register";
end \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized2\;

architecture STRUCTURE of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized2\ is
  signal \q[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \rddata_out[7]_i_2_n_0\ : STD_LOGIC;
  signal \re_prev_i_3__0_n_0\ : STD_LOGIC;
  signal \reg_1_8_10/re_prev\ : STD_LOGIC;
  signal \^reg_1_8_11__0\ : STD_LOGIC;
  signal reg_1_8_re : STD_LOGIC;
begin
  \reg_1_8_11__0\ <= \^reg_1_8_11__0\;
\q[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202020202020FDF0"
    )
        port map (
      I0 => reg_1_8_re,
      I1 => \reg_1_8_10/re_prev\,
      I2 => fifo_full,
      I3 => \^reg_1_8_11__0\,
      I4 => reset,
      I5 => \q_reg[0]_0\,
      O => \q[0]_i_1__6_n_0\
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \q[0]_i_1__6_n_0\,
      Q => \^reg_1_8_11__0\,
      R => '0'
    );
\rddata_out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => \rddata_out[7]_i_2_n_0\,
      I3 => \rddata_out_reg[7]\,
      I4 => \rddata_out_reg[7]_0\,
      I5 => \rddata_out_reg[7]_1\,
      O => D(0)
    );
\rddata_out[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF77FF77FF77FF77"
    )
        port map (
      I0 => \^reg_1_8_11__0\,
      I1 => Q(0),
      I2 => pma_pmd_type(0),
      I3 => Q(3),
      I4 => pma_pmd_type(2),
      I5 => pma_pmd_type(1),
      O => \rddata_out[7]_i_2_n_0\
    );
\re_prev_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => re_prev_reg_0,
      I1 => re_prev_reg_1,
      I2 => \re_prev_i_3__0_n_0\,
      I3 => re_prev_reg_2,
      O => reg_1_8_re
    );
\re_prev_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => Q(3),
      I1 => re_prev_reg_3,
      I2 => Q(4),
      I3 => Q(0),
      I4 => Q(5),
      I5 => Q(2),
      O => \re_prev_i_3__0_n_0\
    );
re_prev_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => reg_1_8_re,
      Q => \reg_1_8_10/re_prev\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized2_48\ is
  port (
    reg_3_33 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[0]_0\ : in STD_LOGIC;
    coreclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized2_48\ : entity is "ten_gig_eth_pcs_pma_v6_0_15_g_register";
end \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized2_48\;

architecture STRUCTURE of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized2_48\ is
begin
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \q_reg[0]_0\,
      Q => reg_3_33(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized2_56\ is
  port (
    reg_3_8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[0]_0\ : out STD_LOGIC;
    reg_3_8_re : out STD_LOGIC;
    \q_reg[0]_1\ : out STD_LOGIC;
    \q_reg[0]_2\ : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    \rddata_out_reg[7]\ : in STD_LOGIC;
    \rddata_out_reg[7]_0\ : in STD_LOGIC;
    \rddata_out_reg[7]_1\ : in STD_LOGIC;
    \rddata_out_reg[7]_2\ : in STD_LOGIC;
    \rddata_out_reg[7]_3\ : in STD_LOGIC;
    re_prev_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    re_prev_reg_0 : in STD_LOGIC;
    re_prev_reg_1 : in STD_LOGIC;
    re_prev_reg_2 : in STD_LOGIC;
    \rddata_out_reg[10]\ : in STD_LOGIC;
    \rddata_out_reg[10]_0\ : in STD_LOGIC;
    \rddata_out_reg[10]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized2_56\ : entity is "ten_gig_eth_pcs_pma_v6_0_15_g_register";
end \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized2_56\;

architecture STRUCTURE of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized2_56\ is
  signal \^reg_3_8\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  reg_3_8(0) <= \^reg_3_8\(0);
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \q_reg[0]_2\,
      Q => \^reg_3_8\(0),
      R => '0'
    );
\rddata_out[10]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00DFDF"
    )
        port map (
      I0 => \^reg_3_8\(0),
      I1 => \rddata_out_reg[10]\,
      I2 => \rddata_out_reg[10]_0\,
      I3 => \rddata_out_reg[10]_1\,
      I4 => \rddata_out_reg[7]_0\,
      O => \q_reg[0]_1\
    );
\rddata_out[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7000700FFFFFFFF"
    )
        port map (
      I0 => \rddata_out_reg[7]\,
      I1 => \^reg_3_8\(0),
      I2 => \rddata_out_reg[7]_0\,
      I3 => \rddata_out_reg[7]_1\,
      I4 => \rddata_out_reg[7]_2\,
      I5 => \rddata_out_reg[7]_3\,
      O => \q_reg[0]_0\
    );
\re_prev_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => re_prev_reg,
      I1 => Q(1),
      I2 => re_prev_reg_0,
      I3 => re_prev_reg_1,
      I4 => Q(0),
      I5 => re_prev_reg_2,
      O => reg_3_8_re
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized2_57\ is
  port (
    re_prev_reg_0 : out STD_LOGIC;
    reg_3_8_re : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    pcs_rx_link_up_core_sync_int : in STD_LOGIC;
    reg_3_8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized2_57\ : entity is "ten_gig_eth_pcs_pma_v6_0_15_g_register";
end \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized2_57\;

architecture STRUCTURE of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized2_57\ is
  signal \reg_3_8_10/re_prev\ : STD_LOGIC;
begin
\q[0]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202DF0F"
    )
        port map (
      I0 => reg_3_8_re,
      I1 => \reg_3_8_10/re_prev\,
      I2 => pcs_rx_link_up_core_sync_int,
      I3 => reg_3_8(0),
      I4 => \q_reg[0]\,
      O => re_prev_reg_0
    );
re_prev_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => reg_3_8_re,
      Q => \reg_3_8_10/re_prev\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    coreclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized3\ : entity is "ten_gig_eth_pcs_pma_v6_0_15_g_register";
end \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized3\;

architecture STRUCTURE of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized3\ is
begin
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \q_reg[5]_0\(0),
      Q => Q(0),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \q_reg[5]_0\(1),
      Q => Q(1),
      R => SR(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \q_reg[5]_0\(2),
      Q => Q(2),
      R => SR(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \q_reg[5]_0\(3),
      Q => Q(3),
      R => SR(0)
    );
\q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \q_reg[5]_0\(4),
      Q => Q(4),
      R => SR(0)
    );
\q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \q_reg[5]_0\(5),
      Q => Q(5),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized4\ is
  port (
    \q_reg[2]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    pseudo_rand_seeds_int : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rddata_out_reg[2]\ : in STD_LOGIC;
    \rddata_out_reg[2]_0\ : in STD_LOGIC;
    \rddata_out_reg[2]_1\ : in STD_LOGIC;
    \rddata_out[2]_i_5_0\ : in STD_LOGIC;
    \rddata_out[2]_i_5_1\ : in STD_LOGIC;
    \rddata_out[2]_i_5_2\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    coreclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized4\ : entity is "ten_gig_eth_pcs_pma_v6_0_15_g_register";
end \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized4\;

architecture STRUCTURE of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized4\ is
  signal \q_reg_n_0_[2]\ : STD_LOGIC;
  signal \rddata_out[2]_i_8_n_0\ : STD_LOGIC;
begin
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \q_reg[7]_0\(0),
      Q => Q(0),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \q_reg[7]_0\(1),
      Q => Q(1),
      R => SR(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \q_reg[7]_0\(2),
      Q => \q_reg_n_0_[2]\,
      R => SR(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \q_reg[7]_0\(3),
      Q => Q(2),
      R => SR(0)
    );
\q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \q_reg[7]_0\(4),
      Q => Q(3),
      R => SR(0)
    );
\q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \q_reg[7]_0\(5),
      Q => Q(4),
      R => SR(0)
    );
\q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \q_reg[7]_0\(6),
      Q => Q(5),
      R => SR(0)
    );
\q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \q_reg[7]_0\(7),
      Q => Q(6),
      R => SR(0)
    );
\rddata_out[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFEEF0AAF0EE"
    )
        port map (
      I0 => \rddata_out[2]_i_8_n_0\,
      I1 => pseudo_rand_seeds_int(2),
      I2 => \rddata_out_reg[2]\,
      I3 => \rddata_out_reg[2]_0\,
      I4 => \rddata_out_reg[2]_1\,
      I5 => pseudo_rand_seeds_int(3),
      O => \q_reg[2]_0\
    );
\rddata_out[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0A0C0A0CFF0C0A"
    )
        port map (
      I0 => \q_reg_n_0_[2]\,
      I1 => pseudo_rand_seeds_int(1),
      I2 => \rddata_out[2]_i_5_0\,
      I3 => \rddata_out[2]_i_5_1\,
      I4 => pseudo_rand_seeds_int(0),
      I5 => \rddata_out[2]_i_5_2\,
      O => \rddata_out[2]_i_8_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized5\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[5]_0\ : out STD_LOGIC;
    \q_reg[8]_0\ : out STD_LOGIC;
    \q_reg[1]_0\ : out STD_LOGIC;
    \q_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \q_reg[13]_0\ : out STD_LOGIC;
    \q_reg[12]_0\ : out STD_LOGIC;
    \q_reg[0]_0\ : in STD_LOGIC;
    \q_reg[0]_1\ : in STD_LOGIC;
    \q_reg[0]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q_reg[0]_3\ : in STD_LOGIC;
    \rddata_out_reg[1]\ : in STD_LOGIC;
    \rddata_out_reg[1]_0\ : in STD_LOGIC;
    \rddata_out_reg[1]_1\ : in STD_LOGIC;
    \rddata_out_reg[1]_2\ : in STD_LOGIC;
    \rddata_out_reg[1]_3\ : in STD_LOGIC;
    \rddata_out_reg[5]\ : in STD_LOGIC;
    \rddata_out_reg[5]_0\ : in STD_LOGIC;
    \rddata_out_reg[5]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rddata_out_reg[8]\ : in STD_LOGIC;
    pseudo_rand_seeds_int : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \rddata_out_reg[12]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rddata_out_reg[1]_4\ : in STD_LOGIC;
    \rddata_out_reg[1]_5\ : in STD_LOGIC;
    \rddata_out[1]_i_2_0\ : in STD_LOGIC;
    \rddata_out[1]_i_2_1\ : in STD_LOGIC;
    \rddata_out[1]_i_2_2\ : in STD_LOGIC;
    \rddata_out_reg[12]_0\ : in STD_LOGIC;
    \q_reg[15]_1\ : in STD_LOGIC;
    \q_reg[15]_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    coreclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized5\ : entity is "ten_gig_eth_pcs_pma_v6_0_15_g_register";
end \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized5\;

architecture STRUCTURE of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized5\ is
  signal \^q_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \rddata_out[1]_i_2_n_0\ : STD_LOGIC;
  signal \rddata_out[1]_i_6_n_0\ : STD_LOGIC;
  signal \rddata_out[5]_i_6_n_0\ : STD_LOGIC;
  signal \rddata_out[8]_i_5_n_0\ : STD_LOGIC;
  signal \rddata_out[9]_i_7_n_0\ : STD_LOGIC;
  signal reg_3_34_we : STD_LOGIC;
begin
  \q_reg[15]_0\(15 downto 0) <= \^q_reg[15]_0\(15 downto 0);
\q[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \q_reg[0]_0\,
      I1 => \q_reg[0]_1\,
      I2 => \q_reg[0]_2\,
      I3 => Q(1),
      I4 => Q(0),
      I5 => \q_reg[0]_3\,
      O => reg_3_34_we
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_34_we,
      D => \q_reg[15]_2\(0),
      Q => \^q_reg[15]_0\(0),
      R => \q_reg[15]_1\
    );
\q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_34_we,
      D => \q_reg[15]_2\(10),
      Q => \^q_reg[15]_0\(10),
      R => \q_reg[15]_1\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_34_we,
      D => \q_reg[15]_2\(11),
      Q => \^q_reg[15]_0\(11),
      R => \q_reg[15]_1\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_34_we,
      D => \q_reg[15]_2\(12),
      Q => \^q_reg[15]_0\(12),
      R => \q_reg[15]_1\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_34_we,
      D => \q_reg[15]_2\(13),
      Q => \^q_reg[15]_0\(13),
      R => \q_reg[15]_1\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_34_we,
      D => \q_reg[15]_2\(14),
      Q => \^q_reg[15]_0\(14),
      R => \q_reg[15]_1\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_34_we,
      D => \q_reg[15]_2\(15),
      Q => \^q_reg[15]_0\(15),
      R => \q_reg[15]_1\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_34_we,
      D => \q_reg[15]_2\(1),
      Q => \^q_reg[15]_0\(1),
      R => \q_reg[15]_1\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_34_we,
      D => \q_reg[15]_2\(2),
      Q => \^q_reg[15]_0\(2),
      R => \q_reg[15]_1\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_34_we,
      D => \q_reg[15]_2\(3),
      Q => \^q_reg[15]_0\(3),
      R => \q_reg[15]_1\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_34_we,
      D => \q_reg[15]_2\(4),
      Q => \^q_reg[15]_0\(4),
      R => \q_reg[15]_1\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_34_we,
      D => \q_reg[15]_2\(5),
      Q => \^q_reg[15]_0\(5),
      R => \q_reg[15]_1\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_34_we,
      D => \q_reg[15]_2\(6),
      Q => \^q_reg[15]_0\(6),
      R => \q_reg[15]_1\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_34_we,
      D => \q_reg[15]_2\(7),
      Q => \^q_reg[15]_0\(7),
      R => \q_reg[15]_1\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_34_we,
      D => \q_reg[15]_2\(8),
      Q => \^q_reg[15]_0\(8),
      R => \q_reg[15]_1\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_34_we,
      D => \q_reg[15]_2\(9),
      Q => \^q_reg[15]_0\(9),
      R => \q_reg[15]_1\
    );
\rddata_out[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \rddata_out_reg[12]_0\,
      I1 => \^q_reg[15]_0\(12),
      I2 => pseudo_rand_seeds_int(4),
      I3 => \rddata_out_reg[8]\,
      I4 => \rddata_out_reg[12]\(2),
      I5 => \rddata_out_reg[5]_0\,
      O => \q_reg[12]_0\
    );
\rddata_out[13]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0EEC022"
    )
        port map (
      I0 => \^q_reg[15]_0\(13),
      I1 => \rddata_out[1]_i_2_0\,
      I2 => pseudo_rand_seeds_int(5),
      I3 => \rddata_out[1]_i_2_1\,
      I4 => pseudo_rand_seeds_int(10),
      O => \q_reg[13]_0\
    );
\rddata_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20E02020"
    )
        port map (
      I0 => \rddata_out[1]_i_2_n_0\,
      I1 => \rddata_out_reg[1]\,
      I2 => \rddata_out_reg[1]_0\,
      I3 => \rddata_out_reg[1]_1\,
      I4 => \rddata_out_reg[1]_2\,
      I5 => \rddata_out_reg[1]_3\,
      O => D(0)
    );
\rddata_out[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFEEF0AAF0EE"
    )
        port map (
      I0 => \rddata_out[1]_i_6_n_0\,
      I1 => pseudo_rand_seeds_int(6),
      I2 => \rddata_out_reg[1]_4\,
      I3 => \rddata_out_reg[5]\,
      I4 => \rddata_out_reg[1]_5\,
      I5 => pseudo_rand_seeds_int(11),
      O => \rddata_out[1]_i_2_n_0\
    );
\rddata_out[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF44F4000044F4"
    )
        port map (
      I0 => \rddata_out[1]_i_2_1\,
      I1 => \^q_reg[15]_0\(1),
      I2 => \rddata_out_reg[5]_1\(0),
      I3 => \rddata_out[1]_i_2_2\,
      I4 => \rddata_out[1]_i_2_0\,
      I5 => pseudo_rand_seeds_int(0),
      O => \rddata_out[1]_i_6_n_0\
    );
\rddata_out[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAABAB"
    )
        port map (
      I0 => \rddata_out_reg[1]\,
      I1 => \rddata_out[5]_i_6_n_0\,
      I2 => \rddata_out_reg[5]\,
      I3 => \rddata_out_reg[5]_0\,
      I4 => \rddata_out_reg[5]_1\(1),
      O => \q_reg[5]_0\
    );
\rddata_out[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0EEC022"
    )
        port map (
      I0 => \^q_reg[15]_0\(5),
      I1 => \rddata_out[1]_i_2_0\,
      I2 => pseudo_rand_seeds_int(1),
      I3 => \rddata_out[1]_i_2_1\,
      I4 => pseudo_rand_seeds_int(7),
      O => \rddata_out[5]_i_6_n_0\
    );
\rddata_out[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAABAB"
    )
        port map (
      I0 => \rddata_out_reg[1]\,
      I1 => \rddata_out[8]_i_5_n_0\,
      I2 => \rddata_out_reg[5]\,
      I3 => \rddata_out_reg[8]\,
      I4 => pseudo_rand_seeds_int(2),
      O => \q_reg[8]_0\
    );
\rddata_out[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000CFFAE00AE"
    )
        port map (
      I0 => \^q_reg[15]_0\(8),
      I1 => \rddata_out_reg[12]\(0),
      I2 => \rddata_out[1]_i_2_2\,
      I3 => \rddata_out[1]_i_2_0\,
      I4 => pseudo_rand_seeds_int(8),
      I5 => \rddata_out[1]_i_2_1\,
      O => \rddata_out[8]_i_5_n_0\
    );
\rddata_out[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAABAB"
    )
        port map (
      I0 => \rddata_out_reg[1]\,
      I1 => \rddata_out[9]_i_7_n_0\,
      I2 => \rddata_out_reg[5]\,
      I3 => \rddata_out_reg[5]_0\,
      I4 => \rddata_out_reg[12]\(1),
      O => \q_reg[1]_0\
    );
\rddata_out[9]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0EEC022"
    )
        port map (
      I0 => \^q_reg[15]_0\(9),
      I1 => \rddata_out[1]_i_2_0\,
      I2 => pseudo_rand_seeds_int(3),
      I3 => \rddata_out[1]_i_2_1\,
      I4 => pseudo_rand_seeds_int(9),
      O => \rddata_out[9]_i_7_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized5_50\ is
  port (
    \addr_reg_reg[3]\ : out STD_LOGIC;
    \addr_reg_reg[18]\ : out STD_LOGIC;
    \addr_reg_reg[17]\ : out STD_LOGIC;
    \q_reg[6]_0\ : out STD_LOGIC;
    \q_reg[14]_0\ : out STD_LOGIC;
    \q_reg[15]_0\ : out STD_LOGIC;
    \q_reg[3]_0\ : out STD_LOGIC;
    \q_reg[15]_1\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \q_reg[7]_0\ : out STD_LOGIC;
    \q_reg[10]_0\ : out STD_LOGIC;
    \q_reg[11]_0\ : out STD_LOGIC;
    \q_reg[4]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \q_reg[0]_0\ : in STD_LOGIC;
    \q_reg[0]_1\ : in STD_LOGIC;
    \rddata_out_reg[6]\ : in STD_LOGIC;
    \rddata_out_reg[6]_0\ : in STD_LOGIC;
    \rddata_out_reg[14]\ : in STD_LOGIC;
    \rddata_out_reg[14]_0\ : in STD_LOGIC;
    \rddata_out_reg[14]_1\ : in STD_LOGIC;
    \rddata_out_reg[14]_2\ : in STD_LOGIC;
    \rddata_out_reg[14]_3\ : in STD_LOGIC;
    \rddata_out_reg[3]\ : in STD_LOGIC;
    pseudo_rand_seeds_int : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \rddata_out_reg[3]_0\ : in STD_LOGIC;
    \rddata_out[7]_i_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rddata_out_reg[10]\ : in STD_LOGIC;
    \rddata_out_reg[10]_0\ : in STD_LOGIC;
    \rddata_out[11]_i_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    reg_3_33 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rddata_out[4]_i_3\ : in STD_LOGIC;
    \q_reg[0]_2\ : in STD_LOGIC;
    \q_reg[15]_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    coreclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized5_50\ : entity is "ten_gig_eth_pcs_pma_v6_0_15_g_register";
end \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized5_50\;

architecture STRUCTURE of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized5_50\ is
  signal \^addr_reg_reg[17]\ : STD_LOGIC;
  signal \^addr_reg_reg[18]\ : STD_LOGIC;
  signal \^addr_reg_reg[3]\ : STD_LOGIC;
  signal \^q_reg[15]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \rddata_out[14]_i_10_n_0\ : STD_LOGIC;
  signal \rddata_out[15]_i_12_n_0\ : STD_LOGIC;
  signal \rddata_out[3]_i_11_n_0\ : STD_LOGIC;
  signal \rddata_out[6]_i_7_n_0\ : STD_LOGIC;
  signal reg_3_35_we : STD_LOGIC;
begin
  \addr_reg_reg[17]\ <= \^addr_reg_reg[17]\;
  \addr_reg_reg[18]\ <= \^addr_reg_reg[18]\;
  \addr_reg_reg[3]\ <= \^addr_reg_reg[3]\;
  \q_reg[15]_1\(15 downto 0) <= \^q_reg[15]_1\(15 downto 0);
\q[15]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \q_reg[0]_0\,
      I1 => Q(0),
      I2 => \^addr_reg_reg[18]\,
      I3 => \^addr_reg_reg[17]\,
      I4 => \q_reg[0]_1\,
      I5 => \^addr_reg_reg[3]\,
      O => reg_3_35_we
    );
\q[15]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(11),
      I1 => Q(12),
      I2 => Q(4),
      I3 => Q(2),
      O => \^addr_reg_reg[18]\
    );
\q[15]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => Q(10),
      I1 => Q(1),
      I2 => Q(9),
      I3 => Q(5),
      O => \^addr_reg_reg[17]\
    );
\q[15]_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(7),
      I2 => Q(8),
      I3 => Q(6),
      O => \^addr_reg_reg[3]\
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_35_we,
      D => \q_reg[15]_2\(0),
      Q => \^q_reg[15]_1\(0),
      R => \q_reg[0]_2\
    );
\q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_35_we,
      D => \q_reg[15]_2\(10),
      Q => \^q_reg[15]_1\(10),
      R => \q_reg[0]_2\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_35_we,
      D => \q_reg[15]_2\(11),
      Q => \^q_reg[15]_1\(11),
      R => \q_reg[0]_2\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_35_we,
      D => \q_reg[15]_2\(12),
      Q => \^q_reg[15]_1\(12),
      R => \q_reg[0]_2\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_35_we,
      D => \q_reg[15]_2\(13),
      Q => \^q_reg[15]_1\(13),
      R => \q_reg[0]_2\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_35_we,
      D => \q_reg[15]_2\(14),
      Q => \^q_reg[15]_1\(14),
      R => \q_reg[0]_2\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_35_we,
      D => \q_reg[15]_2\(15),
      Q => \^q_reg[15]_1\(15),
      R => \q_reg[0]_2\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_35_we,
      D => \q_reg[15]_2\(1),
      Q => \^q_reg[15]_1\(1),
      R => \q_reg[0]_2\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_35_we,
      D => \q_reg[15]_2\(2),
      Q => \^q_reg[15]_1\(2),
      R => \q_reg[0]_2\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_35_we,
      D => \q_reg[15]_2\(3),
      Q => \^q_reg[15]_1\(3),
      R => \q_reg[0]_2\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_35_we,
      D => \q_reg[15]_2\(4),
      Q => \^q_reg[15]_1\(4),
      R => \q_reg[0]_2\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_35_we,
      D => \q_reg[15]_2\(5),
      Q => \^q_reg[15]_1\(5),
      R => \q_reg[0]_2\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_35_we,
      D => \q_reg[15]_2\(6),
      Q => \^q_reg[15]_1\(6),
      R => \q_reg[0]_2\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_35_we,
      D => \q_reg[15]_2\(7),
      Q => \^q_reg[15]_1\(7),
      R => \q_reg[0]_2\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_35_we,
      D => \q_reg[15]_2\(8),
      Q => \^q_reg[15]_1\(8),
      R => \q_reg[0]_2\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_35_we,
      D => \q_reg[15]_2\(9),
      Q => \^q_reg[15]_1\(9),
      R => \q_reg[0]_2\
    );
\rddata_out[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^q_reg[15]_1\(10),
      I1 => pseudo_rand_seeds_int(10),
      I2 => \rddata_out_reg[10]\,
      I3 => \rddata_out[11]_i_2\(0),
      I4 => \rddata_out_reg[10]_0\,
      I5 => pseudo_rand_seeds_int(3),
      O => \q_reg[10]_0\
    );
\rddata_out[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg[15]_1\(11),
      I1 => pseudo_rand_seeds_int(11),
      I2 => \rddata_out_reg[10]\,
      I3 => \rddata_out[11]_i_2\(1),
      I4 => \rddata_out_reg[10]_0\,
      I5 => pseudo_rand_seeds_int(4),
      O => \q_reg[11]_0\
    );
\rddata_out[14]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg[15]_1\(14),
      I1 => pseudo_rand_seeds_int(12),
      I2 => \rddata_out_reg[10]\,
      I3 => reg_3_33(0),
      I4 => \rddata_out_reg[10]_0\,
      I5 => pseudo_rand_seeds_int(5),
      O => \rddata_out[14]_i_10_n_0\
    );
\rddata_out[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4444F444"
    )
        port map (
      I0 => \rddata_out[14]_i_10_n_0\,
      I1 => \rddata_out_reg[14]\,
      I2 => \rddata_out_reg[14]_0\,
      I3 => \rddata_out_reg[14]_1\,
      I4 => \rddata_out_reg[14]_2\,
      I5 => \rddata_out_reg[14]_3\,
      O => \q_reg[14]_0\
    );
\rddata_out[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg[15]_1\(15),
      I1 => pseudo_rand_seeds_int(13),
      I2 => \rddata_out_reg[10]\,
      I3 => reg_3_33(1),
      I4 => \rddata_out_reg[10]_0\,
      I5 => pseudo_rand_seeds_int(6),
      O => \rddata_out[15]_i_12_n_0\
    );
\rddata_out[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \rddata_out[15]_i_12_n_0\,
      I1 => \rddata_out_reg[14]\,
      O => \q_reg[15]_0\
    );
\rddata_out[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"404F4040"
    )
        port map (
      I0 => \rddata_out[4]_i_3\,
      I1 => \^q_reg[15]_1\(3),
      I2 => \rddata_out_reg[10]\,
      I3 => \rddata_out_reg[10]_0\,
      I4 => pseudo_rand_seeds_int(0),
      O => \rddata_out[3]_i_11_n_0\
    );
\rddata_out[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4544555545444544"
    )
        port map (
      I0 => \rddata_out_reg[14]_3\,
      I1 => \rddata_out[3]_i_11_n_0\,
      I2 => \rddata_out_reg[3]\,
      I3 => pseudo_rand_seeds_int(7),
      I4 => \rddata_out_reg[3]_0\,
      I5 => \rddata_out[7]_i_5\(0),
      O => \q_reg[3]_0\
    );
\rddata_out[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \^q_reg[15]_1\(4),
      I1 => \rddata_out_reg[10]\,
      I2 => \rddata_out[4]_i_3\,
      I3 => \rddata_out[7]_i_5\(1),
      O => \q_reg[4]_0\
    );
\rddata_out[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rddata_out[6]_i_7_n_0\,
      I1 => \rddata_out_reg[6]\,
      I2 => \rddata_out_reg[6]_0\,
      O => \q_reg[6]_0\
    );
\rddata_out[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^q_reg[15]_1\(6),
      I1 => pseudo_rand_seeds_int(8),
      I2 => \rddata_out_reg[10]\,
      I3 => \rddata_out[7]_i_5\(2),
      I4 => \rddata_out_reg[10]_0\,
      I5 => pseudo_rand_seeds_int(1),
      O => \rddata_out[6]_i_7_n_0\
    );
\rddata_out[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg[15]_1\(7),
      I1 => pseudo_rand_seeds_int(9),
      I2 => \rddata_out_reg[10]\,
      I3 => \rddata_out[7]_i_5\(3),
      I4 => \rddata_out_reg[10]_0\,
      I5 => pseudo_rand_seeds_int(2),
      O => \q_reg[7]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized5_51\ is
  port (
    \q_reg[4]_0\ : out STD_LOGIC;
    pseudo_rand_seeds_int : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \q_reg[12]_0\ : out STD_LOGIC;
    \q_reg[0]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q_reg[0]_1\ : in STD_LOGIC;
    \q_reg[0]_2\ : in STD_LOGIC;
    \q_reg[0]_3\ : in STD_LOGIC;
    \q_reg[0]_4\ : in STD_LOGIC;
    \rddata_out_reg[4]\ : in STD_LOGIC;
    \rddata_out_reg[4]_0\ : in STD_LOGIC;
    \rddata_out_reg[4]_1\ : in STD_LOGIC;
    \rddata_out_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rddata_out_reg[4]_2\ : in STD_LOGIC;
    \rddata_out_reg[0]_0\ : in STD_LOGIC;
    \rddata_out_reg[0]_1\ : in STD_LOGIC;
    \rddata_out_reg[0]_2\ : in STD_LOGIC;
    \rddata_out_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rddata_out[0]_i_5_0\ : in STD_LOGIC;
    \rddata_out[0]_i_5_1\ : in STD_LOGIC;
    \q_reg[15]_0\ : in STD_LOGIC;
    \q_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    coreclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized5_51\ : entity is "ten_gig_eth_pcs_pma_v6_0_15_g_register";
end \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized5_51\;

architecture STRUCTURE of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized5_51\ is
  signal \^pseudo_rand_seeds_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \q[15]_i_3__4_n_0\ : STD_LOGIC;
  signal \q[15]_i_5__2_n_0\ : STD_LOGIC;
  signal \rddata_out[0]_i_11_n_0\ : STD_LOGIC;
  signal reg_3_36_we : STD_LOGIC;
begin
  pseudo_rand_seeds_int(15 downto 0) <= \^pseudo_rand_seeds_int\(15 downto 0);
\q[15]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \q_reg[0]_1\,
      I1 => \q[15]_i_3__4_n_0\,
      I2 => \q_reg[0]_2\,
      I3 => \q_reg[0]_3\,
      I4 => \q_reg[0]_4\,
      I5 => \q[15]_i_5__2_n_0\,
      O => reg_3_36_we
    );
\q[15]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => \q[15]_i_3__4_n_0\
    );
\q[15]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(3),
      O => \q[15]_i_5__2_n_0\
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_36_we,
      D => \q_reg[15]_1\(0),
      Q => \^pseudo_rand_seeds_int\(0),
      R => \q_reg[15]_0\
    );
\q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_36_we,
      D => \q_reg[15]_1\(10),
      Q => \^pseudo_rand_seeds_int\(10),
      R => \q_reg[15]_0\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_36_we,
      D => \q_reg[15]_1\(11),
      Q => \^pseudo_rand_seeds_int\(11),
      R => \q_reg[15]_0\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_36_we,
      D => \q_reg[15]_1\(12),
      Q => \^pseudo_rand_seeds_int\(12),
      R => \q_reg[15]_0\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_36_we,
      D => \q_reg[15]_1\(13),
      Q => \^pseudo_rand_seeds_int\(13),
      R => \q_reg[15]_0\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_36_we,
      D => \q_reg[15]_1\(14),
      Q => \^pseudo_rand_seeds_int\(14),
      R => \q_reg[15]_0\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_36_we,
      D => \q_reg[15]_1\(15),
      Q => \^pseudo_rand_seeds_int\(15),
      R => \q_reg[15]_0\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_36_we,
      D => \q_reg[15]_1\(1),
      Q => \^pseudo_rand_seeds_int\(1),
      R => \q_reg[15]_0\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_36_we,
      D => \q_reg[15]_1\(2),
      Q => \^pseudo_rand_seeds_int\(2),
      R => \q_reg[15]_0\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_36_we,
      D => \q_reg[15]_1\(3),
      Q => \^pseudo_rand_seeds_int\(3),
      R => \q_reg[15]_0\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_36_we,
      D => \q_reg[15]_1\(4),
      Q => \^pseudo_rand_seeds_int\(4),
      R => \q_reg[15]_0\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_36_we,
      D => \q_reg[15]_1\(5),
      Q => \^pseudo_rand_seeds_int\(5),
      R => \q_reg[15]_0\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_36_we,
      D => \q_reg[15]_1\(6),
      Q => \^pseudo_rand_seeds_int\(6),
      R => \q_reg[15]_0\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_36_we,
      D => \q_reg[15]_1\(7),
      Q => \^pseudo_rand_seeds_int\(7),
      R => \q_reg[15]_0\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_36_we,
      D => \q_reg[15]_1\(8),
      Q => \^pseudo_rand_seeds_int\(8),
      R => \q_reg[15]_0\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_36_we,
      D => \q_reg[15]_1\(9),
      Q => \^pseudo_rand_seeds_int\(9),
      R => \q_reg[15]_0\
    );
\rddata_out[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \^pseudo_rand_seeds_int\(0),
      I1 => \rddata_out[0]_i_5_0\,
      I2 => \rddata_out[0]_i_5_1\,
      I3 => \rddata_out_reg[0]\(0),
      O => \rddata_out[0]_i_11_n_0\
    );
\rddata_out[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4544555545444544"
    )
        port map (
      I0 => \rddata_out_reg[0]_0\,
      I1 => \rddata_out[0]_i_11_n_0\,
      I2 => \rddata_out_reg[0]_1\,
      I3 => \rddata_out_reg[0]\(2),
      I4 => \rddata_out_reg[0]_2\,
      I5 => \rddata_out_reg[0]_3\(0),
      O => \q_reg[0]_0\
    );
\rddata_out[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \rddata_out_reg[4]_0\,
      I1 => \rddata_out_reg[4]\,
      I2 => \^pseudo_rand_seeds_int\(12),
      O => \q_reg[12]_0\
    );
\rddata_out[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D000D0000000D"
    )
        port map (
      I0 => \^pseudo_rand_seeds_int\(4),
      I1 => \rddata_out_reg[4]\,
      I2 => \rddata_out_reg[4]_0\,
      I3 => \rddata_out_reg[4]_1\,
      I4 => \rddata_out_reg[0]\(1),
      I5 => \rddata_out_reg[4]_2\,
      O => \q_reg[4]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized5_52\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[3]_0\ : out STD_LOGIC;
    \q_reg[5]_0\ : out STD_LOGIC;
    \q_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \q_reg[4]_0\ : out STD_LOGIC;
    \q_reg[5]_1\ : out STD_LOGIC;
    \q_reg[2]_0\ : out STD_LOGIC;
    \q_reg[14]_0\ : out STD_LOGIC;
    \rddata_out_reg[11]\ : in STD_LOGIC;
    \rddata_out_reg[11]_0\ : in STD_LOGIC;
    \reg_3_0_15__0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rddata_out_reg[11]_1\ : in STD_LOGIC;
    \rddata_out_reg[11]_2\ : in STD_LOGIC;
    \rddata_out_reg[11]_3\ : in STD_LOGIC;
    \rddata_out_reg[11]_4\ : in STD_LOGIC;
    pseudo_rand_seeds_int : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \rddata_out_reg[3]\ : in STD_LOGIC;
    \rddata_out_reg[3]_0\ : in STD_LOGIC;
    \rddata_out_reg[3]_1\ : in STD_LOGIC;
    \rddata_out_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rddata_out_reg[13]_0\ : in STD_LOGIC;
    \rddata_out_reg[13]_1\ : in STD_LOGIC;
    \rddata_out[14]_i_4\ : in STD_LOGIC;
    \rddata_out[14]_i_4_0\ : in STD_LOGIC;
    \rddata_out[2]_i_5\ : in STD_LOGIC;
    \q_reg[15]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[15]_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    coreclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized5_52\ : entity is "ten_gig_eth_pcs_pma_v6_0_15_g_register";
end \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized5_52\;

architecture STRUCTURE of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized5_52\ is
  signal \^q_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \rddata_out[11]_i_2_n_0\ : STD_LOGIC;
  signal \rddata_out[11]_i_5_n_0\ : STD_LOGIC;
  signal \rddata_out[13]_i_7_n_0\ : STD_LOGIC;
  signal \rddata_out[3]_i_8_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rddata_out[14]_i_12\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \rddata_out[3]_i_8\ : label is "soft_lutpair79";
begin
  \q_reg[15]_0\(15 downto 0) <= \^q_reg[15]_0\(15 downto 0);
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \q_reg[15]_2\(0),
      Q => \^q_reg[15]_0\(0),
      R => \q_reg[15]_1\
    );
\q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \q_reg[15]_2\(10),
      Q => \^q_reg[15]_0\(10),
      R => \q_reg[15]_1\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \q_reg[15]_2\(11),
      Q => \^q_reg[15]_0\(11),
      R => \q_reg[15]_1\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \q_reg[15]_2\(12),
      Q => \^q_reg[15]_0\(12),
      R => \q_reg[15]_1\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \q_reg[15]_2\(13),
      Q => \^q_reg[15]_0\(13),
      R => \q_reg[15]_1\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \q_reg[15]_2\(14),
      Q => \^q_reg[15]_0\(14),
      R => \q_reg[15]_1\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \q_reg[15]_2\(15),
      Q => \^q_reg[15]_0\(15),
      R => \q_reg[15]_1\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \q_reg[15]_2\(1),
      Q => \^q_reg[15]_0\(1),
      R => \q_reg[15]_1\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \q_reg[15]_2\(2),
      Q => \^q_reg[15]_0\(2),
      R => \q_reg[15]_1\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \q_reg[15]_2\(3),
      Q => \^q_reg[15]_0\(3),
      R => \q_reg[15]_1\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \q_reg[15]_2\(4),
      Q => \^q_reg[15]_0\(4),
      R => \q_reg[15]_1\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \q_reg[15]_2\(5),
      Q => \^q_reg[15]_0\(5),
      R => \q_reg[15]_1\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \q_reg[15]_2\(6),
      Q => \^q_reg[15]_0\(6),
      R => \q_reg[15]_1\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \q_reg[15]_2\(7),
      Q => \^q_reg[15]_0\(7),
      R => \q_reg[15]_1\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \q_reg[15]_2\(8),
      Q => \^q_reg[15]_0\(8),
      R => \q_reg[15]_1\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \q_reg[15]_2\(9),
      Q => \^q_reg[15]_0\(9),
      R => \q_reg[15]_1\
    );
\rddata_out[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080000AAAAAAAA"
    )
        port map (
      I0 => \rddata_out_reg[11]\,
      I1 => \rddata_out[11]_i_2_n_0\,
      I2 => \rddata_out_reg[11]_0\,
      I3 => \reg_3_0_15__0\,
      I4 => Q(0),
      I5 => \rddata_out_reg[11]_1\,
      O => D(0)
    );
\rddata_out[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \rddata_out_reg[11]_2\,
      I1 => \rddata_out[11]_i_5_n_0\,
      I2 => \rddata_out_reg[11]_3\,
      I3 => \rddata_out_reg[11]_4\,
      O => \rddata_out[11]_i_2_n_0\
    );
\rddata_out[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0EEC022"
    )
        port map (
      I0 => \^q_reg[15]_0\(11),
      I1 => \rddata_out[14]_i_4\,
      I2 => pseudo_rand_seeds_int(5),
      I3 => \rddata_out[14]_i_4_0\,
      I4 => pseudo_rand_seeds_int(9),
      O => \rddata_out[11]_i_5_n_0\
    );
\rddata_out[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBAABA"
    )
        port map (
      I0 => \rddata_out_reg[11]_2\,
      I1 => \rddata_out[13]_i_7_n_0\,
      I2 => \rddata_out_reg[13]\(0),
      I3 => \rddata_out_reg[13]_0\,
      I4 => \rddata_out_reg[3]_0\,
      I5 => \rddata_out_reg[13]_1\,
      O => \q_reg[5]_0\
    );
\rddata_out[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CCC04040CCCC4C4"
    )
        port map (
      I0 => \^q_reg[15]_0\(13),
      I1 => \rddata_out_reg[3]_0\,
      I2 => \rddata_out[14]_i_4\,
      I3 => pseudo_rand_seeds_int(6),
      I4 => \rddata_out[14]_i_4_0\,
      I5 => pseudo_rand_seeds_int(10),
      O => \rddata_out[13]_i_7_n_0\
    );
\rddata_out[14]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q_reg[15]_0\(14),
      I1 => \rddata_out[14]_i_4_0\,
      I2 => \rddata_out[14]_i_4\,
      O => \q_reg[14]_0\
    );
\rddata_out[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F044FF00F04444"
    )
        port map (
      I0 => \rddata_out[14]_i_4_0\,
      I1 => \^q_reg[15]_0\(2),
      I2 => pseudo_rand_seeds_int(3),
      I3 => \rddata_out[2]_i_5\,
      I4 => \rddata_out[14]_i_4\,
      I5 => pseudo_rand_seeds_int(0),
      O => \q_reg[2]_0\
    );
\rddata_out[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0000A200"
    )
        port map (
      I0 => \rddata_out[3]_i_8_n_0\,
      I1 => pseudo_rand_seeds_int(4),
      I2 => \rddata_out_reg[3]\,
      I3 => \rddata_out_reg[3]_0\,
      I4 => \rddata_out_reg[3]_1\,
      I5 => \rddata_out_reg[11]_2\,
      O => \q_reg[3]_0\
    );
\rddata_out[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEF"
    )
        port map (
      I0 => \rddata_out[14]_i_4_0\,
      I1 => \rddata_out[14]_i_4\,
      I2 => \rddata_out_reg[11]_2\,
      I3 => \^q_reg[15]_0\(3),
      O => \rddata_out[3]_i_8_n_0\
    );
\rddata_out[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000CFFAE00AE"
    )
        port map (
      I0 => \^q_reg[15]_0\(4),
      I1 => pseudo_rand_seeds_int(1),
      I2 => \rddata_out[2]_i_5\,
      I3 => \rddata_out[14]_i_4\,
      I4 => pseudo_rand_seeds_int(7),
      I5 => \rddata_out[14]_i_4_0\,
      O => \q_reg[4]_0\
    );
\rddata_out[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000CFFAE00AE"
    )
        port map (
      I0 => \^q_reg[15]_0\(5),
      I1 => pseudo_rand_seeds_int(2),
      I2 => \rddata_out[2]_i_5\,
      I3 => \rddata_out[14]_i_4\,
      I4 => pseudo_rand_seeds_int(8),
      I5 => \rddata_out[14]_i_4_0\,
      O => \q_reg[5]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized5_53\ is
  port (
    \addr_reg_reg[18]\ : out STD_LOGIC;
    \addr_reg_reg[2]\ : out STD_LOGIC;
    \q_reg[15]_0\ : out STD_LOGIC;
    pseudo_rand_seeds_int : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \q_reg[4]_0\ : out STD_LOGIC;
    \q_reg[5]_0\ : out STD_LOGIC;
    \q_reg[8]_0\ : out STD_LOGIC;
    \q_reg[9]_0\ : out STD_LOGIC;
    \q_reg[12]_0\ : out STD_LOGIC;
    \q_reg[6]_0\ : out STD_LOGIC;
    \q_reg[10]_0\ : out STD_LOGIC;
    \q_reg[1]_0\ : out STD_LOGIC;
    \q_reg[0]_0\ : in STD_LOGIC;
    \q_reg[0]_1\ : in STD_LOGIC;
    \q_reg[0]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \rddata_out_reg[7]\ : in STD_LOGIC;
    \rddata_out_reg[7]_0\ : in STD_LOGIC;
    \rddata_out_reg[7]_1\ : in STD_LOGIC;
    \rddata_out_reg[15]\ : in STD_LOGIC;
    \rddata_out_reg[15]_0\ : in STD_LOGIC;
    \rddata_out_reg[15]_1\ : in STD_LOGIC;
    \rddata_out_reg[4]\ : in STD_LOGIC;
    \rddata_out_reg[4]_0\ : in STD_LOGIC;
    \rddata_out_reg[5]\ : in STD_LOGIC;
    \rddata_out_reg[8]\ : in STD_LOGIC;
    \rddata_out_reg[9]\ : in STD_LOGIC;
    \rddata_out_reg[12]\ : in STD_LOGIC;
    \rddata_out_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \rddata_out_reg[12]_0\ : in STD_LOGIC;
    \rddata_out_reg[10]_0\ : in STD_LOGIC;
    \rddata_out_reg[10]_1\ : in STD_LOGIC;
    \rddata_out_reg[10]_2\ : in STD_LOGIC;
    \q_reg[0]_3\ : in STD_LOGIC;
    \q_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    coreclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized5_53\ : entity is "ten_gig_eth_pcs_pma_v6_0_15_g_register";
end \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized5_53\;

architecture STRUCTURE of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized5_53\ is
  signal \^addr_reg_reg[18]\ : STD_LOGIC;
  signal \^pseudo_rand_seeds_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \rddata_out[7]_i_8_n_0\ : STD_LOGIC;
  signal reg_3_39_we : STD_LOGIC;
begin
  \addr_reg_reg[18]\ <= \^addr_reg_reg[18]\;
  pseudo_rand_seeds_int(15 downto 0) <= \^pseudo_rand_seeds_int\(15 downto 0);
\q[15]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \q_reg[0]_0\,
      I1 => \q_reg[0]_1\,
      I2 => \q_reg[0]_2\,
      I3 => \^addr_reg_reg[18]\,
      I4 => Q(0),
      I5 => Q(1),
      O => reg_3_39_we
    );
\q[15]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => Q(3),
      I3 => Q(2),
      O => \^addr_reg_reg[18]\
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_39_we,
      D => \q_reg[15]_1\(0),
      Q => \^pseudo_rand_seeds_int\(0),
      R => \q_reg[0]_3\
    );
\q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_39_we,
      D => \q_reg[15]_1\(10),
      Q => \^pseudo_rand_seeds_int\(10),
      R => \q_reg[0]_3\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_39_we,
      D => \q_reg[15]_1\(11),
      Q => \^pseudo_rand_seeds_int\(11),
      R => \q_reg[0]_3\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_39_we,
      D => \q_reg[15]_1\(12),
      Q => \^pseudo_rand_seeds_int\(12),
      R => \q_reg[0]_3\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_39_we,
      D => \q_reg[15]_1\(13),
      Q => \^pseudo_rand_seeds_int\(13),
      R => \q_reg[0]_3\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_39_we,
      D => \q_reg[15]_1\(14),
      Q => \^pseudo_rand_seeds_int\(14),
      R => \q_reg[0]_3\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_39_we,
      D => \q_reg[15]_1\(15),
      Q => \^pseudo_rand_seeds_int\(15),
      R => \q_reg[0]_3\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_39_we,
      D => \q_reg[15]_1\(1),
      Q => \^pseudo_rand_seeds_int\(1),
      R => \q_reg[0]_3\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_39_we,
      D => \q_reg[15]_1\(2),
      Q => \^pseudo_rand_seeds_int\(2),
      R => \q_reg[0]_3\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_39_we,
      D => \q_reg[15]_1\(3),
      Q => \^pseudo_rand_seeds_int\(3),
      R => \q_reg[0]_3\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_39_we,
      D => \q_reg[15]_1\(4),
      Q => \^pseudo_rand_seeds_int\(4),
      R => \q_reg[0]_3\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_39_we,
      D => \q_reg[15]_1\(5),
      Q => \^pseudo_rand_seeds_int\(5),
      R => \q_reg[0]_3\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_39_we,
      D => \q_reg[15]_1\(6),
      Q => \^pseudo_rand_seeds_int\(6),
      R => \q_reg[0]_3\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_39_we,
      D => \q_reg[15]_1\(7),
      Q => \^pseudo_rand_seeds_int\(7),
      R => \q_reg[0]_3\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_39_we,
      D => \q_reg[15]_1\(8),
      Q => \^pseudo_rand_seeds_int\(8),
      R => \q_reg[0]_3\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_39_we,
      D => \q_reg[15]_1\(9),
      Q => \^pseudo_rand_seeds_int\(9),
      R => \q_reg[0]_3\
    );
\rddata_out[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB00FF0FBBBBFF0F"
    )
        port map (
      I0 => \rddata_out_reg[10]_2\,
      I1 => \^pseudo_rand_seeds_int\(10),
      I2 => \rddata_out_reg[10]\(6),
      I3 => \rddata_out_reg[10]_1\,
      I4 => \rddata_out_reg[10]_0\,
      I5 => \rddata_out_reg[10]\(10),
      O => \q_reg[10]_0\
    );
\rddata_out[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEFAAAAAAAA"
    )
        port map (
      I0 => \rddata_out_reg[7]\,
      I1 => \rddata_out_reg[15]\,
      I2 => \^pseudo_rand_seeds_int\(12),
      I3 => \rddata_out_reg[12]\,
      I4 => \rddata_out_reg[10]\(7),
      I5 => \rddata_out_reg[12]_0\,
      O => \q_reg[12]_0\
    );
\rddata_out[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAAAAAA"
    )
        port map (
      I0 => \rddata_out_reg[7]\,
      I1 => \rddata_out_reg[15]\,
      I2 => \^pseudo_rand_seeds_int\(15),
      I3 => \rddata_out_reg[15]_0\,
      I4 => \rddata_out_reg[15]_1\,
      O => \q_reg[15]_0\
    );
\rddata_out[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000CAAFFAA0C"
    )
        port map (
      I0 => \^pseudo_rand_seeds_int\(1),
      I1 => \rddata_out_reg[10]\(3),
      I2 => \rddata_out_reg[10]_1\,
      I3 => \rddata_out_reg[10]_0\,
      I4 => \rddata_out_reg[10]\(0),
      I5 => \rddata_out_reg[10]_2\,
      O => \q_reg[1]_0\
    );
\rddata_out[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF5D"
    )
        port map (
      I0 => \rddata_out_reg[4]\,
      I1 => \^pseudo_rand_seeds_int\(4),
      I2 => \rddata_out_reg[15]\,
      I3 => \rddata_out_reg[4]_0\,
      O => \q_reg[4]_0\
    );
\rddata_out[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF5D"
    )
        port map (
      I0 => \rddata_out_reg[4]\,
      I1 => \^pseudo_rand_seeds_int\(5),
      I2 => \rddata_out_reg[15]\,
      I3 => \rddata_out_reg[5]\,
      O => \q_reg[5]_0\
    );
\rddata_out[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^pseudo_rand_seeds_int\(6),
      I1 => \rddata_out_reg[10]\(8),
      I2 => \rddata_out_reg[10]_0\,
      I3 => \rddata_out_reg[10]\(1),
      I4 => \rddata_out_reg[10]_1\,
      I5 => \rddata_out_reg[10]\(4),
      O => \q_reg[6]_0\
    );
\rddata_out[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \rddata_out_reg[7]\,
      I1 => \rddata_out[7]_i_8_n_0\,
      I2 => \rddata_out_reg[7]_0\,
      I3 => \rddata_out_reg[7]_1\,
      O => \addr_reg_reg[2]\
    );
\rddata_out[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^pseudo_rand_seeds_int\(7),
      I1 => \rddata_out_reg[10]\(9),
      I2 => \rddata_out_reg[10]_0\,
      I3 => \rddata_out_reg[10]\(2),
      I4 => \rddata_out_reg[10]_1\,
      I5 => \rddata_out_reg[10]\(5),
      O => \rddata_out[7]_i_8_n_0\
    );
\rddata_out[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF5D"
    )
        port map (
      I0 => \rddata_out_reg[4]\,
      I1 => \^pseudo_rand_seeds_int\(8),
      I2 => \rddata_out_reg[15]\,
      I3 => \rddata_out_reg[8]\,
      O => \q_reg[8]_0\
    );
\rddata_out[9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF5D"
    )
        port map (
      I0 => \rddata_out_reg[4]\,
      I1 => \^pseudo_rand_seeds_int\(9),
      I2 => \rddata_out_reg[15]\,
      I3 => \rddata_out_reg[9]\,
      O => \q_reg[9]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized5_54\ is
  port (
    \q_reg[12]_0\ : out STD_LOGIC;
    pseudo_rand_seeds_int : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \q_reg[8]_0\ : out STD_LOGIC;
    \q_reg[9]_0\ : out STD_LOGIC;
    \q_reg[14]_0\ : out STD_LOGIC;
    \q_reg[15]_0\ : out STD_LOGIC;
    \rddata_out[12]_i_4\ : in STD_LOGIC;
    \rddata_out[15]_i_5\ : in STD_LOGIC;
    \rddata_out[15]_i_5_0\ : in STD_LOGIC;
    \rddata_out[14]_i_4\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \rddata_out[9]_i_5\ : in STD_LOGIC;
    \q_reg[15]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[15]_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    coreclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized5_54\ : entity is "ten_gig_eth_pcs_pma_v6_0_15_g_register";
end \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized5_54\;

architecture STRUCTURE of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized5_54\ is
  signal \^pseudo_rand_seeds_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
  pseudo_rand_seeds_int(15 downto 0) <= \^pseudo_rand_seeds_int\(15 downto 0);
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \q_reg[15]_2\(0),
      Q => \^pseudo_rand_seeds_int\(0),
      R => \q_reg[15]_1\
    );
\q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \q_reg[15]_2\(10),
      Q => \^pseudo_rand_seeds_int\(10),
      R => \q_reg[15]_1\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \q_reg[15]_2\(11),
      Q => \^pseudo_rand_seeds_int\(11),
      R => \q_reg[15]_1\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \q_reg[15]_2\(12),
      Q => \^pseudo_rand_seeds_int\(12),
      R => \q_reg[15]_1\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \q_reg[15]_2\(13),
      Q => \^pseudo_rand_seeds_int\(13),
      R => \q_reg[15]_1\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \q_reg[15]_2\(14),
      Q => \^pseudo_rand_seeds_int\(14),
      R => \q_reg[15]_1\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \q_reg[15]_2\(15),
      Q => \^pseudo_rand_seeds_int\(15),
      R => \q_reg[15]_1\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \q_reg[15]_2\(1),
      Q => \^pseudo_rand_seeds_int\(1),
      R => \q_reg[15]_1\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \q_reg[15]_2\(2),
      Q => \^pseudo_rand_seeds_int\(2),
      R => \q_reg[15]_1\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \q_reg[15]_2\(3),
      Q => \^pseudo_rand_seeds_int\(3),
      R => \q_reg[15]_1\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \q_reg[15]_2\(4),
      Q => \^pseudo_rand_seeds_int\(4),
      R => \q_reg[15]_1\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \q_reg[15]_2\(5),
      Q => \^pseudo_rand_seeds_int\(5),
      R => \q_reg[15]_1\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \q_reg[15]_2\(6),
      Q => \^pseudo_rand_seeds_int\(6),
      R => \q_reg[15]_1\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \q_reg[15]_2\(7),
      Q => \^pseudo_rand_seeds_int\(7),
      R => \q_reg[15]_1\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \q_reg[15]_2\(8),
      Q => \^pseudo_rand_seeds_int\(8),
      R => \q_reg[15]_1\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \q_reg[15]_2\(9),
      Q => \^pseudo_rand_seeds_int\(9),
      R => \q_reg[15]_1\
    );
\rddata_out[12]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \rddata_out[12]_i_4\,
      I1 => \rddata_out[15]_i_5\,
      I2 => \rddata_out[15]_i_5_0\,
      I3 => \^pseudo_rand_seeds_int\(12),
      O => \q_reg[12]_0\
    );
\rddata_out[14]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
        port map (
      I0 => \rddata_out[15]_i_5\,
      I1 => \^pseudo_rand_seeds_int\(14),
      I2 => \rddata_out[15]_i_5_0\,
      I3 => \rddata_out[14]_i_4\(5),
      O => \q_reg[14]_0\
    );
\rddata_out[15]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => \^pseudo_rand_seeds_int\(15),
      I1 => \rddata_out[15]_i_5\,
      I2 => \rddata_out[15]_i_5_0\,
      I3 => \rddata_out[14]_i_4\(4),
      O => \q_reg[15]_0\
    );
\rddata_out[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000CAAFFAA0C"
    )
        port map (
      I0 => \^pseudo_rand_seeds_int\(8),
      I1 => \rddata_out[14]_i_4\(0),
      I2 => \rddata_out[9]_i_5\,
      I3 => \rddata_out[15]_i_5\,
      I4 => \rddata_out[14]_i_4\(2),
      I5 => \rddata_out[15]_i_5_0\,
      O => \q_reg[8]_0\
    );
\rddata_out[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0C0A0C0AFF0A0C"
    )
        port map (
      I0 => \^pseudo_rand_seeds_int\(9),
      I1 => \rddata_out[14]_i_4\(3),
      I2 => \rddata_out[15]_i_5_0\,
      I3 => \rddata_out[15]_i_5\,
      I4 => \rddata_out[14]_i_4\(1),
      I5 => \rddata_out[9]_i_5\,
      O => \q_reg[9]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized6\ is
  port (
    \addr_reg_reg[16]\ : out STD_LOGIC;
    \addr_reg_reg[4]\ : out STD_LOGIC;
    \q_reg[0]_0\ : out STD_LOGIC;
    \q_reg[3]_0\ : out STD_LOGIC;
    \q_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \q_reg[0]_1\ : in STD_LOGIC;
    \q_reg[0]_2\ : in STD_LOGIC;
    \q_reg[0]_3\ : in STD_LOGIC;
    \rddata_out_reg[0]\ : in STD_LOGIC;
    \rddata_out_reg[0]_0\ : in STD_LOGIC;
    \rddata_out_reg[0]_1\ : in STD_LOGIC;
    pseudo_rand_seeds_int : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rddata_out_reg[0]_2\ : in STD_LOGIC;
    \rddata_out[0]_i_4_0\ : in STD_LOGIC;
    \rddata_out[0]_i_4_1\ : in STD_LOGIC;
    \rddata_out[0]_i_4_2\ : in STD_LOGIC;
    \q_reg[0]_4\ : in STD_LOGIC;
    \q_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    coreclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized6\ : entity is "ten_gig_eth_pcs_pma_v6_0_15_g_register";
end \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized6\;

architecture STRUCTURE of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized6\ is
  signal \^addr_reg_reg[16]\ : STD_LOGIC;
  signal \^addr_reg_reg[4]\ : STD_LOGIC;
  signal \^q_reg[9]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \rddata_out[0]_i_9_n_0\ : STD_LOGIC;
  signal reg_3_37_we : STD_LOGIC;
begin
  \addr_reg_reg[16]\ <= \^addr_reg_reg[16]\;
  \addr_reg_reg[4]\ <= \^addr_reg_reg[4]\;
  \q_reg[9]_0\(9 downto 0) <= \^q_reg[9]_0\(9 downto 0);
\q[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \^addr_reg_reg[4]\,
      I1 => \^addr_reg_reg[16]\,
      I2 => Q(2),
      I3 => Q(4),
      I4 => \q_reg[0]_1\,
      I5 => \q_reg[0]_2\,
      O => reg_3_37_we
    );
\q[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \q_reg[0]_3\,
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(8),
      I4 => Q(7),
      O => \^addr_reg_reg[4]\
    );
\q[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(5),
      I1 => Q(0),
      I2 => Q(6),
      O => \^addr_reg_reg[16]\
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_37_we,
      D => \q_reg[9]_1\(0),
      Q => \^q_reg[9]_0\(0),
      R => \q_reg[0]_4\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_37_we,
      D => \q_reg[9]_1\(1),
      Q => \^q_reg[9]_0\(1),
      R => \q_reg[0]_4\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_37_we,
      D => \q_reg[9]_1\(2),
      Q => \^q_reg[9]_0\(2),
      R => \q_reg[0]_4\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_37_we,
      D => \q_reg[9]_1\(3),
      Q => \^q_reg[9]_0\(3),
      R => \q_reg[0]_4\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_37_we,
      D => \q_reg[9]_1\(4),
      Q => \^q_reg[9]_0\(4),
      R => \q_reg[0]_4\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_37_we,
      D => \q_reg[9]_1\(5),
      Q => \^q_reg[9]_0\(5),
      R => \q_reg[0]_4\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_37_we,
      D => \q_reg[9]_1\(6),
      Q => \^q_reg[9]_0\(6),
      R => \q_reg[0]_4\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_37_we,
      D => \q_reg[9]_1\(7),
      Q => \^q_reg[9]_0\(7),
      R => \q_reg[0]_4\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_37_we,
      D => \q_reg[9]_1\(8),
      Q => \^q_reg[9]_0\(8),
      R => \q_reg[0]_4\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_37_we,
      D => \q_reg[9]_1\(9),
      Q => \^q_reg[9]_0\(9),
      R => \q_reg[0]_4\
    );
\rddata_out[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10001010"
    )
        port map (
      I0 => \rddata_out[0]_i_9_n_0\,
      I1 => \rddata_out_reg[0]\,
      I2 => \rddata_out_reg[0]_0\,
      I3 => \rddata_out_reg[0]_1\,
      I4 => pseudo_rand_seeds_int(2),
      I5 => \rddata_out_reg[0]_2\,
      O => \q_reg[0]_0\
    );
\rddata_out[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0A0C0A0CFF0C0A"
    )
        port map (
      I0 => \^q_reg[9]_0\(0),
      I1 => pseudo_rand_seeds_int(1),
      I2 => \rddata_out[0]_i_4_0\,
      I3 => \rddata_out[0]_i_4_1\,
      I4 => pseudo_rand_seeds_int(0),
      I5 => \rddata_out[0]_i_4_2\,
      O => \rddata_out[0]_i_9_n_0\
    );
\rddata_out[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04F40404"
    )
        port map (
      I0 => \rddata_out[0]_i_4_0\,
      I1 => \^q_reg[9]_0\(3),
      I2 => \rddata_out[0]_i_4_1\,
      I3 => \rddata_out[0]_i_4_2\,
      I4 => pseudo_rand_seeds_int(3),
      O => \q_reg[3]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized6_55\ is
  port (
    \q_reg[0]_0\ : out STD_LOGIC;
    \q_reg[9]_0\ : out STD_LOGIC;
    pseudo_rand_seeds_int : out STD_LOGIC_VECTOR ( 9 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[7]_0\ : out STD_LOGIC;
    \rddata_out_reg[0]\ : in STD_LOGIC;
    \rddata_out_reg[0]_0\ : in STD_LOGIC;
    \rddata_out_reg[9]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rddata_out_reg[6]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \rddata_out_reg[9]_0\ : in STD_LOGIC;
    \rddata_out_reg[9]_1\ : in STD_LOGIC;
    \rddata_out_reg[9]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rddata_out_reg[9]_3\ : in STD_LOGIC;
    \rddata_out_reg[6]_0\ : in STD_LOGIC;
    \rddata_out_reg[6]_1\ : in STD_LOGIC;
    \rddata_out_reg[6]_2\ : in STD_LOGIC;
    \q_reg[0]_1\ : in STD_LOGIC;
    \q_reg[0]_2\ : in STD_LOGIC;
    \q_reg[0]_3\ : in STD_LOGIC;
    \rddata_out_reg[6]_3\ : in STD_LOGIC;
    \rddata_out_reg[6]_4\ : in STD_LOGIC;
    \rddata_out_reg[6]_5\ : in STD_LOGIC;
    \rddata_out[0]_i_3_0\ : in STD_LOGIC;
    \rddata_out[0]_i_3_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[0]_4\ : in STD_LOGIC;
    \q_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    coreclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized6_55\ : entity is "ten_gig_eth_pcs_pma_v6_0_15_g_register";
end \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized6_55\;

architecture STRUCTURE of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized6_55\ is
  signal \^pseudo_rand_seeds_int\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \q[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \rddata_out[0]_i_8_n_0\ : STD_LOGIC;
  signal \rddata_out[6]_i_2_n_0\ : STD_LOGIC;
  signal reg_3_41_we : STD_LOGIC;
begin
  pseudo_rand_seeds_int(9 downto 0) <= \^pseudo_rand_seeds_int\(9 downto 0);
\q[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \q_reg[0]_1\,
      I1 => \q[9]_i_2__0_n_0\,
      I2 => Q(1),
      I3 => Q(2),
      I4 => \q_reg[0]_2\,
      I5 => \q_reg[0]_3\,
      O => reg_3_41_we
    );
\q[9]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(3),
      O => \q[9]_i_2__0_n_0\
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_41_we,
      D => \q_reg[9]_1\(0),
      Q => \^pseudo_rand_seeds_int\(0),
      R => \q_reg[0]_4\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_41_we,
      D => \q_reg[9]_1\(1),
      Q => \^pseudo_rand_seeds_int\(1),
      R => \q_reg[0]_4\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_41_we,
      D => \q_reg[9]_1\(2),
      Q => \^pseudo_rand_seeds_int\(2),
      R => \q_reg[0]_4\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_41_we,
      D => \q_reg[9]_1\(3),
      Q => \^pseudo_rand_seeds_int\(3),
      R => \q_reg[0]_4\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_41_we,
      D => \q_reg[9]_1\(4),
      Q => \^pseudo_rand_seeds_int\(4),
      R => \q_reg[0]_4\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_41_we,
      D => \q_reg[9]_1\(5),
      Q => \^pseudo_rand_seeds_int\(5),
      R => \q_reg[0]_4\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_41_we,
      D => \q_reg[9]_1\(6),
      Q => \^pseudo_rand_seeds_int\(6),
      R => \q_reg[0]_4\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_41_we,
      D => \q_reg[9]_1\(7),
      Q => \^pseudo_rand_seeds_int\(7),
      R => \q_reg[0]_4\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_41_we,
      D => \q_reg[9]_1\(8),
      Q => \^pseudo_rand_seeds_int\(8),
      R => \q_reg[0]_4\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_41_we,
      D => \q_reg[9]_1\(9),
      Q => \^pseudo_rand_seeds_int\(9),
      R => \q_reg[0]_4\
    );
\rddata_out[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4044FFFF"
    )
        port map (
      I0 => \rddata_out[0]_i_8_n_0\,
      I1 => \rddata_out_reg[0]\,
      I2 => \rddata_out_reg[0]_0\,
      I3 => \rddata_out_reg[9]\(0),
      I4 => \rddata_out_reg[6]\,
      O => \q_reg[0]_0\
    );
\rddata_out[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000CFFAE00AE"
    )
        port map (
      I0 => \^pseudo_rand_seeds_int\(0),
      I1 => \rddata_out[0]_i_3_1\(0),
      I2 => \rddata_out_reg[9]_3\,
      I3 => \rddata_out_reg[9]_0\,
      I4 => \rddata_out_reg[9]_2\(0),
      I5 => \rddata_out[0]_i_3_0\,
      O => \rddata_out[0]_i_8_n_0\
    );
\rddata_out[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4700"
    )
        port map (
      I0 => \rddata_out[6]_i_2_n_0\,
      I1 => \rddata_out_reg[6]_3\,
      I2 => \rddata_out_reg[6]_4\,
      I3 => \rddata_out_reg[6]\,
      I4 => \rddata_out_reg[6]_5\,
      O => D(0)
    );
\rddata_out[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1101330333333333"
    )
        port map (
      I0 => \rddata_out_reg[9]_0\,
      I1 => \rddata_out_reg[6]_0\,
      I2 => \^pseudo_rand_seeds_int\(6),
      I3 => \rddata_out_reg[9]_1\,
      I4 => \rddata_out_reg[6]_1\,
      I5 => \rddata_out_reg[6]_2\,
      O => \rddata_out[6]_i_2_n_0\
    );
\rddata_out[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DFD0D0D0DFDFDFD"
    )
        port map (
      I0 => \^pseudo_rand_seeds_int\(7),
      I1 => \rddata_out[0]_i_3_0\,
      I2 => \rddata_out_reg[9]_0\,
      I3 => \rddata_out_reg[9]_2\(1),
      I4 => \rddata_out_reg[9]_3\,
      I5 => \rddata_out_reg[9]\(1),
      O => \q_reg[7]_0\
    );
\rddata_out[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"51F3515151F3F3F3"
    )
        port map (
      I0 => \rddata_out_reg[9]_0\,
      I1 => \^pseudo_rand_seeds_int\(9),
      I2 => \rddata_out_reg[9]_1\,
      I3 => \rddata_out_reg[9]_2\(2),
      I4 => \rddata_out_reg[9]_3\,
      I5 => \rddata_out_reg[9]\(2),
      O => \q_reg[9]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized7\ is
  port (
    core_in_testmode_wire : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \q_reg[3]_0\ : out STD_LOGIC;
    \q_reg[1]_0\ : out STD_LOGIC;
    tx_66_fifo : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[2]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    prbs31_rx_enable_core_int : out STD_LOGIC;
    prbs31_tx_enable_core_int : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    core_in_testmode_reg : in STD_LOGIC;
    new_tx_test_seed : in STD_LOGIC;
    asynch_fifo_i_i_68 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_data_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rddata_out_reg[2]\ : in STD_LOGIC;
    \rddata_out_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rddata_out_reg[2]_1\ : in STD_LOGIC;
    pseudo_rand_seeds_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rddata_out_reg[2]_2\ : in STD_LOGIC;
    \rddata_out[2]_i_3_0\ : in STD_LOGIC;
    \rddata_out[2]_i_3_1\ : in STD_LOGIC;
    \rddata_out[2]_i_3_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \prbs_err_count_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pcs_test_pattern_error_count : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \q_reg[5]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[5]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    coreclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized7\ : entity is "ten_gig_eth_pcs_pma_v6_0_15_g_register";
end \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized7\;

architecture STRUCTURE of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized7\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rddata_out[2]_i_7_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of asynch_fifo_i_i_80 : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of prbs31_rx_enable_core_regb_i_1 : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \rddata_out[2]_i_7\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \scr_reg[57]_i_2\ : label is "soft_lutpair80";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
asynch_fifo_i_i_66: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \rd_data_reg[1]\(0),
      O => tx_66_fifo(0)
    );
asynch_fifo_i_i_80: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => asynch_fifo_i_i_68(0),
      O => \q_reg[1]_0\
    );
core_in_testmode_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \out\,
      I1 => \^q\(2),
      I2 => core_in_testmode_reg,
      O => core_in_testmode_wire
    );
prbs31_rx_enable_core_regb_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(2),
      O => prbs31_rx_enable_core_int
    );
prbs31_tx_enable_core_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      O => prbs31_tx_enable_core_int
    );
\prbs_err_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \prbs_err_count_reg[15]\(0),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => pcs_test_pattern_error_count(0),
      O => D(0)
    );
\prbs_err_count[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \prbs_err_count_reg[15]\(10),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => pcs_test_pattern_error_count(10),
      O => D(10)
    );
\prbs_err_count[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \prbs_err_count_reg[15]\(11),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => pcs_test_pattern_error_count(11),
      O => D(11)
    );
\prbs_err_count[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \prbs_err_count_reg[15]\(12),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => pcs_test_pattern_error_count(12),
      O => D(12)
    );
\prbs_err_count[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \prbs_err_count_reg[15]\(13),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => pcs_test_pattern_error_count(13),
      O => D(13)
    );
\prbs_err_count[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \prbs_err_count_reg[15]\(14),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => pcs_test_pattern_error_count(14),
      O => D(14)
    );
\prbs_err_count[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \prbs_err_count_reg[15]\(15),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => pcs_test_pattern_error_count(15),
      O => D(15)
    );
\prbs_err_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \prbs_err_count_reg[15]\(1),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => pcs_test_pattern_error_count(1),
      O => D(1)
    );
\prbs_err_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \prbs_err_count_reg[15]\(2),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => pcs_test_pattern_error_count(2),
      O => D(2)
    );
\prbs_err_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \prbs_err_count_reg[15]\(3),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => pcs_test_pattern_error_count(3),
      O => D(3)
    );
\prbs_err_count[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \prbs_err_count_reg[15]\(4),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => pcs_test_pattern_error_count(4),
      O => D(4)
    );
\prbs_err_count[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \prbs_err_count_reg[15]\(5),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => pcs_test_pattern_error_count(5),
      O => D(5)
    );
\prbs_err_count[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \prbs_err_count_reg[15]\(6),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => pcs_test_pattern_error_count(6),
      O => D(6)
    );
\prbs_err_count[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \prbs_err_count_reg[15]\(7),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => pcs_test_pattern_error_count(7),
      O => D(7)
    );
\prbs_err_count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \prbs_err_count_reg[15]\(8),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => pcs_test_pattern_error_count(8),
      O => D(8)
    );
\prbs_err_count[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \prbs_err_count_reg[15]\(9),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => pcs_test_pattern_error_count(9),
      O => D(9)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \q_reg[5]_1\(0),
      Q => \^q\(0),
      R => \q_reg[5]_0\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \q_reg[5]_1\(1),
      Q => \^q\(1),
      R => \q_reg[5]_0\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \q_reg[5]_1\(2),
      Q => \^q\(2),
      R => \q_reg[5]_0\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \q_reg[5]_1\(3),
      Q => \^q\(3),
      R => \q_reg[5]_0\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \q_reg[5]_1\(4),
      Q => \^q\(4),
      R => \q_reg[5]_0\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \q_reg[5]_1\(5),
      Q => \^q\(5),
      R => \q_reg[5]_0\
    );
\rddata_out[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFFBAFFFFFFBAFF"
    )
        port map (
      I0 => \rddata_out[2]_i_7_n_0\,
      I1 => \rddata_out_reg[2]\,
      I2 => \rddata_out_reg[2]_0\(0),
      I3 => \rddata_out_reg[2]_1\,
      I4 => pseudo_rand_seeds_int(0),
      I5 => \rddata_out_reg[2]_2\,
      O => \q_reg[2]_0\
    );
\rddata_out[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \^q\(2),
      I1 => \rddata_out[2]_i_3_0\,
      I2 => \rddata_out[2]_i_3_1\,
      I3 => \rddata_out[2]_i_3_2\(0),
      O => \rddata_out[2]_i_7_n_0\
    );
\scr_reg[57]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(3),
      I1 => new_tx_test_seed,
      O => \q_reg[3]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized8\ is
  port (
    re_prev : out STD_LOGIC;
    \addr_reg_reg[0]\ : out STD_LOGIC;
    \addr_reg_reg[17]\ : out STD_LOGIC;
    \addr_reg_reg[7]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q_reg[0]_0\ : out STD_LOGIC;
    \q_reg[0]_1\ : out STD_LOGIC;
    \q_reg[4]_0\ : out STD_LOGIC;
    \q_reg[6]_0\ : out STD_LOGIC;
    \addr_reg_reg[6]\ : out STD_LOGIC;
    \q_reg[15]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    coreclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \pcs_test_pattern_error_count_reg[0]\ : in STD_LOGIC;
    \pcs_test_pattern_error_count_reg[0]_0\ : in STD_LOGIC;
    \rddata_out_reg[13]\ : in STD_LOGIC;
    \rddata_out_reg[5]\ : in STD_LOGIC;
    \rddata_out_reg[3]\ : in STD_LOGIC;
    \rddata_out_reg[13]_0\ : in STD_LOGIC;
    \rddata_out_reg[5]_0\ : in STD_LOGIC;
    \rddata_out_reg[3]_0\ : in STD_LOGIC;
    \rddata_out[14]_i_3_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    re_prev_reg_0 : in STD_LOGIC;
    re_prev_reg_1 : in STD_LOGIC;
    re_prev_reg_2 : in STD_LOGIC;
    re_prev_reg_3 : in STD_LOGIC;
    \rddata_out_reg[5]_1\ : in STD_LOGIC;
    \rddata_out_reg[5]_2\ : in STD_LOGIC;
    \rddata_out_reg[5]_3\ : in STD_LOGIC;
    \rddata_out_reg[3]_1\ : in STD_LOGIC;
    \rddata_out_reg[3]_2\ : in STD_LOGIC;
    \rddata_out_reg[3]_3\ : in STD_LOGIC;
    \rddata_out_reg[13]_1\ : in STD_LOGIC;
    \rddata_out_reg[13]_2\ : in STD_LOGIC;
    \rddata_out_reg[13]_3\ : in STD_LOGIC;
    \rddata_out_reg[13]_4\ : in STD_LOGIC;
    \rddata_out_reg[11]\ : in STD_LOGIC;
    \rddata_out_reg[14]\ : in STD_LOGIC;
    pseudo_rand_seeds_int : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rddata_out_reg[4]\ : in STD_LOGIC;
    \rddata_out_reg[5]_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rddata_out[3]_i_2_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized8\ : entity is "ten_gig_eth_pcs_pma_v6_0_15_g_register";
end \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized8\;

architecture STRUCTURE of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized8\ is
  signal \^addr_reg_reg[17]\ : STD_LOGIC;
  signal \^addr_reg_reg[6]\ : STD_LOGIC;
  signal \^addr_reg_reg[7]\ : STD_LOGIC;
  signal \q[15]_i_3__1_n_0\ : STD_LOGIC;
  signal \q[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \q[15]_i_5_n_0\ : STD_LOGIC;
  signal \q_reg_n_0_[11]\ : STD_LOGIC;
  signal \q_reg_n_0_[13]\ : STD_LOGIC;
  signal \q_reg_n_0_[14]\ : STD_LOGIC;
  signal \q_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_reg_n_0_[5]\ : STD_LOGIC;
  signal \q_reg_n_0_[6]\ : STD_LOGIC;
  signal \rddata_out[11]_i_7_n_0\ : STD_LOGIC;
  signal \rddata_out[13]_i_2_n_0\ : STD_LOGIC;
  signal \rddata_out[13]_i_6_n_0\ : STD_LOGIC;
  signal \rddata_out[14]_i_8_n_0\ : STD_LOGIC;
  signal \rddata_out[3]_i_2_n_0\ : STD_LOGIC;
  signal \rddata_out[3]_i_7_n_0\ : STD_LOGIC;
  signal \rddata_out[5]_i_2_n_0\ : STD_LOGIC;
  signal reg_3_43_re : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q[15]_i_2__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \q[15]_i_3__3\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \rddata_out[11]_i_7\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \rddata_out[13]_i_6\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \rddata_out[14]_i_8\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \rddata_out[6]_i_6\ : label is "soft_lutpair83";
begin
  \addr_reg_reg[17]\ <= \^addr_reg_reg[17]\;
  \addr_reg_reg[6]\ <= \^addr_reg_reg[6]\;
  \addr_reg_reg[7]\ <= \^addr_reg_reg[7]\;
\q[15]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => Q(7),
      I1 => Q(8),
      I2 => Q(6),
      I3 => Q(5),
      I4 => re_prev_reg_3,
      O => \^addr_reg_reg[7]\
    );
\q[15]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \q[15]_i_3__1_n_0\,
      I1 => \q[15]_i_4__0_n_0\,
      I2 => Q(0),
      I3 => \^addr_reg_reg[17]\,
      I4 => \pcs_test_pattern_error_count_reg[0]\,
      I5 => \pcs_test_pattern_error_count_reg[0]_0\,
      O => \addr_reg_reg[0]\
    );
\q[15]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      I2 => Q(20),
      I3 => Q(18),
      I4 => \^addr_reg_reg[6]\,
      I5 => Q(15),
      O => \q[15]_i_3__1_n_0\
    );
\q[15]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(6),
      I1 => Q(8),
      I2 => Q(7),
      O => \^addr_reg_reg[6]\
    );
\q[15]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \q[15]_i_5_n_0\,
      I1 => Q(9),
      I2 => Q(19),
      I3 => Q(5),
      I4 => Q(13),
      I5 => Q(14),
      O => \q[15]_i_4__0_n_0\
    );
\q[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(12),
      I1 => Q(11),
      I2 => Q(10),
      O => \q[15]_i_5_n_0\
    );
\q[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => Q(17),
      I1 => Q(1),
      I2 => Q(16),
      I3 => Q(3),
      O => \^addr_reg_reg[17]\
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \q_reg[15]_1\(0),
      Q => \q_reg[15]_0\(0),
      R => SR(0)
    );
\q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \q_reg[15]_1\(10),
      Q => \q_reg[15]_0\(6),
      R => SR(0)
    );
\q_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \q_reg[15]_1\(11),
      Q => \q_reg_n_0_[11]\,
      R => SR(0)
    );
\q_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \q_reg[15]_1\(12),
      Q => \q_reg[15]_0\(7),
      R => SR(0)
    );
\q_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \q_reg[15]_1\(13),
      Q => \q_reg_n_0_[13]\,
      R => SR(0)
    );
\q_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \q_reg[15]_1\(14),
      Q => \q_reg_n_0_[14]\,
      R => SR(0)
    );
\q_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \q_reg[15]_1\(15),
      Q => \q_reg[15]_0\(8),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \q_reg[15]_1\(1),
      Q => \q_reg[15]_0\(1),
      R => SR(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \q_reg[15]_1\(2),
      Q => \q_reg[15]_0\(2),
      R => SR(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \q_reg[15]_1\(3),
      Q => \q_reg_n_0_[3]\,
      R => SR(0)
    );
\q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \q_reg[15]_1\(4),
      Q => \q_reg_n_0_[4]\,
      R => SR(0)
    );
\q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \q_reg[15]_1\(5),
      Q => \q_reg_n_0_[5]\,
      R => SR(0)
    );
\q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \q_reg[15]_1\(6),
      Q => \q_reg_n_0_[6]\,
      R => SR(0)
    );
\q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \q_reg[15]_1\(7),
      Q => \q_reg[15]_0\(3),
      R => SR(0)
    );
\q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \q_reg[15]_1\(8),
      Q => \q_reg[15]_0\(4),
      R => SR(0)
    );
\q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \q_reg[15]_1\(9),
      Q => \q_reg[15]_0\(5),
      R => SR(0)
    );
\rddata_out[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44CCCCCC44CCCC0C"
    )
        port map (
      I0 => \rddata_out[11]_i_7_n_0\,
      I1 => \rddata_out_reg[13]_0\,
      I2 => \rddata_out_reg[11]\,
      I3 => \rddata_out_reg[13]\,
      I4 => \rddata_out_reg[5]\,
      I5 => \rddata_out_reg[3]\,
      O => \q_reg[0]_0\
    );
\rddata_out[11]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[11]\,
      I1 => \rddata_out_reg[4]\,
      I2 => \rddata_out[14]_i_3_0\(4),
      O => \rddata_out[11]_i_7_n_0\
    );
\rddata_out[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"444F4444"
    )
        port map (
      I0 => \rddata_out[13]_i_2_n_0\,
      I1 => \rddata_out_reg[13]_1\,
      I2 => \rddata_out_reg[13]_2\,
      I3 => \rddata_out_reg[13]_3\,
      I4 => \rddata_out_reg[13]_4\,
      O => D(2)
    );
\rddata_out[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7600FE00FFFFFFFF"
    )
        port map (
      I0 => \rddata_out_reg[13]\,
      I1 => \rddata_out_reg[5]\,
      I2 => \rddata_out_reg[3]\,
      I3 => \rddata_out_reg[13]_0\,
      I4 => \rddata_out[13]_i_6_n_0\,
      I5 => \rddata_out_reg[5]_0\,
      O => \rddata_out[13]_i_2_n_0\
    );
\rddata_out[13]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[13]\,
      I1 => \rddata_out_reg[4]\,
      I2 => \rddata_out[14]_i_3_0\(5),
      O => \rddata_out[13]_i_6_n_0\
    );
\rddata_out[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0000404C0000000"
    )
        port map (
      I0 => \rddata_out_reg[3]\,
      I1 => \rddata_out_reg[13]_0\,
      I2 => \rddata_out_reg[5]\,
      I3 => \rddata_out[14]_i_8_n_0\,
      I4 => \rddata_out_reg[13]\,
      I5 => \rddata_out_reg[14]\,
      O => \q_reg[0]_1\
    );
\rddata_out[14]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[14]\,
      I1 => \rddata_out_reg[4]\,
      I2 => \rddata_out[14]_i_3_0\(6),
      O => \rddata_out[14]_i_8_n_0\
    );
\rddata_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF45454544"
    )
        port map (
      I0 => \rddata_out[3]_i_2_n_0\,
      I1 => \rddata_out_reg[5]\,
      I2 => \rddata_out_reg[3]_1\,
      I3 => \rddata_out_reg[3]\,
      I4 => \rddata_out_reg[3]_2\,
      I5 => \rddata_out_reg[3]_3\,
      O => D(0)
    );
\rddata_out[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4044FFFF"
    )
        port map (
      I0 => \rddata_out[3]_i_7_n_0\,
      I1 => \rddata_out_reg[5]\,
      I2 => \rddata_out_reg[3]_0\,
      I3 => \rddata_out[14]_i_3_0\(0),
      I4 => \rddata_out_reg[5]_0\,
      O => \rddata_out[3]_i_2_n_0\
    );
\rddata_out[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000CAAFFAA0C"
    )
        port map (
      I0 => \q_reg_n_0_[3]\,
      I1 => \rddata_out_reg[5]_4\(0),
      I2 => \rddata_out_reg[4]\,
      I3 => \rddata_out_reg[13]\,
      I4 => pseudo_rand_seeds_int(0),
      I5 => \rddata_out[3]_i_2_0\,
      O => \rddata_out[3]_i_7_n_0\
    );
\rddata_out[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \q_reg_n_0_[4]\,
      I1 => \rddata_out[14]_i_3_0\(1),
      I2 => \rddata_out_reg[13]\,
      I3 => pseudo_rand_seeds_int(1),
      I4 => \rddata_out_reg[4]\,
      I5 => \rddata_out_reg[5]_4\(1),
      O => \q_reg[4]_0\
    );
\rddata_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2F220000"
    )
        port map (
      I0 => \rddata_out_reg[5]\,
      I1 => \rddata_out[5]_i_2_n_0\,
      I2 => \rddata_out_reg[5]_1\,
      I3 => \rddata_out_reg[5]_2\,
      I4 => \rddata_out_reg[5]_0\,
      I5 => \rddata_out_reg[5]_3\,
      O => D(1)
    );
\rddata_out[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \q_reg_n_0_[5]\,
      I1 => \rddata_out[14]_i_3_0\(2),
      I2 => \rddata_out_reg[13]\,
      I3 => pseudo_rand_seeds_int(2),
      I4 => \rddata_out_reg[4]\,
      I5 => \rddata_out_reg[5]_4\(2),
      O => \rddata_out[5]_i_2_n_0\
    );
\rddata_out[6]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[6]\,
      I1 => \rddata_out_reg[4]\,
      I2 => \rddata_out[14]_i_3_0\(3),
      O => \q_reg[6]_0\
    );
\re_prev_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200020200000000"
    )
        port map (
      I0 => \^addr_reg_reg[7]\,
      I1 => re_prev_reg_0,
      I2 => \^addr_reg_reg[17]\,
      I3 => re_prev_reg_1,
      I4 => re_prev_reg_2,
      I5 => Q(0),
      O => reg_3_43_re
    );
re_prev_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => reg_3_43_re,
      Q => re_prev,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized9\ is
  port (
    \q_reg[12]_0\ : out STD_LOGIC;
    \q_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \addr_reg_reg[14]\ : out STD_LOGIC;
    \q_reg[1]_0\ : out STD_LOGIC;
    \q_reg[10]_0\ : out STD_LOGIC;
    \q_reg[8]_0\ : out STD_LOGIC;
    \q_reg[15]_1\ : out STD_LOGIC;
    \rddata_out_reg[12]\ : in STD_LOGIC;
    \rddata_out_reg[12]_0\ : in STD_LOGIC;
    \rddata_out[15]_i_3\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \rddata_out_reg[12]_1\ : in STD_LOGIC;
    \rddata_out_reg[12]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \q_reg[0]_0\ : in STD_LOGIC;
    \q_reg[0]_1\ : in STD_LOGIC;
    \rddata_out_reg[1]\ : in STD_LOGIC;
    \rddata_out_reg[1]_0\ : in STD_LOGIC;
    \rddata_out_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rddata_out_reg[1]_2\ : in STD_LOGIC;
    pseudo_rand_seeds_int : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rddata_out[15]_i_3_0\ : in STD_LOGIC;
    \rddata_out[15]_i_3_1\ : in STD_LOGIC;
    \rddata_out_reg[8]\ : in STD_LOGIC;
    \q_reg[2]_0\ : in STD_LOGIC;
    \q_reg[15]_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    coreclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized9\ : entity is "ten_gig_eth_pcs_pma_v6_0_15_g_register";
end \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized9\;

architecture STRUCTURE of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized9\ is
  signal \^addr_reg_reg[14]\ : STD_LOGIC;
  signal \q[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \q[15]_i_4__3_n_0\ : STD_LOGIC;
  signal \q[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \q[15]_i_6__0_n_0\ : STD_LOGIC;
  signal \^q_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \rddata_out[1]_i_8_n_0\ : STD_LOGIC;
  signal reg_3_65535_we : STD_LOGIC;
begin
  \addr_reg_reg[14]\ <= \^addr_reg_reg[14]\;
  \q_reg[15]_0\(15 downto 0) <= \^q_reg[15]_0\(15 downto 0);
\q[15]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \^addr_reg_reg[14]\,
      I1 => \q[15]_i_3__0_n_0\,
      I2 => Q(7),
      I3 => Q(6),
      I4 => Q(5),
      I5 => Q(4),
      O => reg_3_65535_we
    );
\q[15]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => Q(14),
      I1 => Q(15),
      I2 => Q(12),
      I3 => Q(13),
      I4 => \q[15]_i_4__3_n_0\,
      I5 => \q[15]_i_5__0_n_0\,
      O => \^addr_reg_reg[14]\
    );
\q[15]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => Q(16),
      I1 => Q(17),
      I2 => Q(3),
      I3 => \q_reg[0]_0\,
      I4 => \q[15]_i_6__0_n_0\,
      I5 => \q_reg[0]_1\,
      O => \q[15]_i_3__0_n_0\
    );
\q[15]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(8),
      I1 => Q(9),
      O => \q[15]_i_4__3_n_0\
    );
\q[15]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      O => \q[15]_i_5__0_n_0\
    );
\q[15]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      O => \q[15]_i_6__0_n_0\
    );
\q_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => reg_3_65535_we,
      D => \q_reg[15]_2\(0),
      Q => \^q_reg[15]_0\(0),
      S => \q_reg[2]_0\
    );
\q_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => reg_3_65535_we,
      D => \q_reg[15]_2\(10),
      Q => \^q_reg[15]_0\(10),
      S => \q_reg[2]_0\
    );
\q_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => reg_3_65535_we,
      D => \q_reg[15]_2\(11),
      Q => \^q_reg[15]_0\(11),
      S => \q_reg[2]_0\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_65535_we,
      D => \q_reg[15]_2\(12),
      Q => \^q_reg[15]_0\(12),
      R => \q_reg[2]_0\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_65535_we,
      D => \q_reg[15]_2\(13),
      Q => \^q_reg[15]_0\(13),
      R => \q_reg[2]_0\
    );
\q_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => reg_3_65535_we,
      D => \q_reg[15]_2\(14),
      Q => \^q_reg[15]_0\(14),
      S => \q_reg[2]_0\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_65535_we,
      D => \q_reg[15]_2\(15),
      Q => \^q_reg[15]_0\(15),
      R => \q_reg[2]_0\
    );
\q_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => reg_3_65535_we,
      D => \q_reg[15]_2\(1),
      Q => \^q_reg[15]_0\(1),
      S => \q_reg[2]_0\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_65535_we,
      D => \q_reg[15]_2\(2),
      Q => \^q_reg[15]_0\(2),
      R => \q_reg[2]_0\
    );
\q_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => reg_3_65535_we,
      D => \q_reg[15]_2\(3),
      Q => \^q_reg[15]_0\(3),
      S => \q_reg[2]_0\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_65535_we,
      D => \q_reg[15]_2\(4),
      Q => \^q_reg[15]_0\(4),
      R => \q_reg[2]_0\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_65535_we,
      D => \q_reg[15]_2\(5),
      Q => \^q_reg[15]_0\(5),
      R => \q_reg[2]_0\
    );
\q_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => reg_3_65535_we,
      D => \q_reg[15]_2\(6),
      Q => \^q_reg[15]_0\(6),
      S => \q_reg[2]_0\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_65535_we,
      D => \q_reg[15]_2\(7),
      Q => \^q_reg[15]_0\(7),
      R => \q_reg[2]_0\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_65535_we,
      D => \q_reg[15]_2\(8),
      Q => \^q_reg[15]_0\(8),
      R => \q_reg[2]_0\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => reg_3_65535_we,
      D => \q_reg[15]_2\(9),
      Q => \^q_reg[15]_0\(9),
      R => \q_reg[2]_0\
    );
\rddata_out[10]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
        port map (
      I0 => \rddata_out[15]_i_3_0\,
      I1 => \^q_reg[15]_0\(10),
      I2 => \rddata_out[15]_i_3_1\,
      I3 => \rddata_out[15]_i_3\(2),
      O => \q_reg[10]_0\
    );
\rddata_out[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B0B0B0FFFFFFFF"
    )
        port map (
      I0 => \rddata_out_reg[12]\,
      I1 => \^q_reg[15]_0\(12),
      I2 => \rddata_out_reg[12]_0\,
      I3 => \rddata_out[15]_i_3\(3),
      I4 => \rddata_out_reg[12]_1\,
      I5 => \rddata_out_reg[12]_2\,
      O => \q_reg[12]_0\
    );
\rddata_out[15]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \^q_reg[15]_0\(15),
      I1 => \rddata_out[15]_i_3_1\,
      I2 => \rddata_out[15]_i_3\(4),
      I3 => \rddata_out[15]_i_3_0\,
      O => \q_reg[15]_1\
    );
\rddata_out[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088000080888088"
    )
        port map (
      I0 => \rddata_out[1]_i_8_n_0\,
      I1 => \rddata_out_reg[1]\,
      I2 => \rddata_out_reg[1]_0\,
      I3 => \rddata_out_reg[1]_1\(0),
      I4 => \rddata_out_reg[1]_2\,
      I5 => pseudo_rand_seeds_int(0),
      O => \q_reg[1]_0\
    );
\rddata_out[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
        port map (
      I0 => \rddata_out[15]_i_3_0\,
      I1 => \^q_reg[15]_0\(1),
      I2 => \rddata_out[15]_i_3_1\,
      I3 => \rddata_out[15]_i_3\(0),
      O => \rddata_out[1]_i_8_n_0\
    );
\rddata_out[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB0BBB0B0000BB0B"
    )
        port map (
      I0 => \rddata_out_reg[12]\,
      I1 => \^q_reg[15]_0\(8),
      I2 => pseudo_rand_seeds_int(1),
      I3 => \rddata_out_reg[1]_2\,
      I4 => \rddata_out[15]_i_3\(1),
      I5 => \rddata_out_reg[8]\,
      O => \q_reg[8]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_idle_detect is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    comp_0 : in STD_LOGIC;
    comp_1 : in STD_LOGIC;
    comp_8 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_idle_detect : entity is "ten_gig_eth_pcs_pma_v6_0_15_idle_detect";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_idle_detect;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_idle_detect is
  signal \comp_2__0\ : STD_LOGIC;
  signal \comp_3__0\ : STD_LOGIC;
  signal \comp_4__0\ : STD_LOGIC;
  signal \comp_5__0\ : STD_LOGIC;
  signal \comp_6__0\ : STD_LOGIC;
  signal \comp_7__0\ : STD_LOGIC;
  signal muxcyo_0 : STD_LOGIC;
  signal muxcyo_1 : STD_LOGIC;
  signal muxcyo_2 : STD_LOGIC;
  signal muxcyo_3 : STD_LOGIC;
  signal muxcyo_4 : STD_LOGIC;
  signal muxcyo_5 : STD_LOGIC;
  signal muxcyo_6 : STD_LOGIC;
  signal muxcyo_7 : STD_LOGIC;
  signal NLW_muxcy_i0_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_muxcy_i4_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_muxcy_i8_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_muxcy_i8_CARRY4_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_muxcy_i8_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_muxcy_i8_CARRY4_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of muxcy_i0_CARRY4 : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of muxcy_i0_CARRY4 : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of muxcy_i0_CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of muxcy_i0_CARRY4 : label is "LO:O";
  attribute BOX_TYPE of muxcy_i4_CARRY4 : label is "PRIMITIVE";
  attribute OPT_MODIFIED of muxcy_i4_CARRY4 : label is "MLO";
  attribute XILINX_LEGACY_PRIM of muxcy_i4_CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of muxcy_i4_CARRY4 : label is "LO:O";
  attribute BOX_TYPE of muxcy_i8_CARRY4 : label is "PRIMITIVE";
  attribute OPT_MODIFIED of muxcy_i8_CARRY4 : label is "MLO";
  attribute XILINX_LEGACY_PRIM of muxcy_i8_CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of muxcy_i8_CARRY4 : label is "LO:O";
begin
comp_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      O => \comp_2__0\
    );
comp_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => Q(4),
      I3 => Q(5),
      O => \comp_3__0\
    );
comp_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      I2 => Q(8),
      I3 => Q(9),
      O => \comp_4__0\
    );
comp_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => Q(12),
      I3 => Q(13),
      O => \comp_5__0\
    );
comp_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(18),
      I1 => Q(19),
      I2 => Q(16),
      I3 => Q(17),
      O => \comp_6__0\
    );
comp_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => Q(20),
      I3 => Q(21),
      O => \comp_7__0\
    );
muxcy_i0_CARRY4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => muxcyo_3,
      CO(2) => muxcyo_2,
      CO(1) => muxcyo_1,
      CO(0) => muxcyo_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_muxcy_i0_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3) => \comp_3__0\,
      S(2) => \comp_2__0\,
      S(1) => comp_1,
      S(0) => comp_0
    );
muxcy_i4_CARRY4: unisim.vcomponents.CARRY4
     port map (
      CI => muxcyo_3,
      CO(3) => muxcyo_7,
      CO(2) => muxcyo_6,
      CO(1) => muxcyo_5,
      CO(0) => muxcyo_4,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_muxcy_i4_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3) => \comp_7__0\,
      S(2) => \comp_6__0\,
      S(1) => \comp_5__0\,
      S(0) => \comp_4__0\
    );
muxcy_i8_CARRY4: unisim.vcomponents.CARRY4
     port map (
      CI => muxcyo_7,
      CO(3 downto 1) => NLW_muxcy_i8_CARRY4_CO_UNCONNECTED(3 downto 1),
      CO(0) => D(0),
      CYINIT => '0',
      DI(3 downto 1) => NLW_muxcy_i8_CARRY4_DI_UNCONNECTED(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => NLW_muxcy_i8_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => NLW_muxcy_i8_CARRY4_S_UNCONNECTED(3 downto 1),
      S(0) => comp_8
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_idle_detect_61 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    comp_0_0 : in STD_LOGIC;
    comp_1_1 : in STD_LOGIC;
    comp_8_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_idle_detect_61 : entity is "ten_gig_eth_pcs_pma_v6_0_15_idle_detect";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_idle_detect_61;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_idle_detect_61 is
  signal \comp_2__0\ : STD_LOGIC;
  signal \comp_3__0\ : STD_LOGIC;
  signal \comp_4__0\ : STD_LOGIC;
  signal \comp_5__0\ : STD_LOGIC;
  signal \comp_6__0\ : STD_LOGIC;
  signal \comp_7__0\ : STD_LOGIC;
  signal muxcyo_0 : STD_LOGIC;
  signal muxcyo_1 : STD_LOGIC;
  signal muxcyo_2 : STD_LOGIC;
  signal muxcyo_3 : STD_LOGIC;
  signal muxcyo_4 : STD_LOGIC;
  signal muxcyo_5 : STD_LOGIC;
  signal muxcyo_6 : STD_LOGIC;
  signal muxcyo_7 : STD_LOGIC;
  signal NLW_muxcy_i0_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_muxcy_i4_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_muxcy_i8_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_muxcy_i8_CARRY4_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_muxcy_i8_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_muxcy_i8_CARRY4_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of muxcy_i0_CARRY4 : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of muxcy_i0_CARRY4 : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of muxcy_i0_CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of muxcy_i0_CARRY4 : label is "LO:O";
  attribute BOX_TYPE of muxcy_i4_CARRY4 : label is "PRIMITIVE";
  attribute OPT_MODIFIED of muxcy_i4_CARRY4 : label is "MLO";
  attribute XILINX_LEGACY_PRIM of muxcy_i4_CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of muxcy_i4_CARRY4 : label is "LO:O";
  attribute BOX_TYPE of muxcy_i8_CARRY4 : label is "PRIMITIVE";
  attribute OPT_MODIFIED of muxcy_i8_CARRY4 : label is "MLO";
  attribute XILINX_LEGACY_PRIM of muxcy_i8_CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of muxcy_i8_CARRY4 : label is "LO:O";
begin
comp_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      O => \comp_2__0\
    );
comp_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => Q(4),
      I3 => Q(5),
      O => \comp_3__0\
    );
comp_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      I2 => Q(8),
      I3 => Q(9),
      O => \comp_4__0\
    );
comp_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => Q(12),
      I3 => Q(13),
      O => \comp_5__0\
    );
comp_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(18),
      I1 => Q(19),
      I2 => Q(16),
      I3 => Q(17),
      O => \comp_6__0\
    );
comp_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => Q(20),
      I3 => Q(21),
      O => \comp_7__0\
    );
muxcy_i0_CARRY4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => muxcyo_3,
      CO(2) => muxcyo_2,
      CO(1) => muxcyo_1,
      CO(0) => muxcyo_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_muxcy_i0_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3) => \comp_3__0\,
      S(2) => \comp_2__0\,
      S(1) => comp_1_1,
      S(0) => comp_0_0
    );
muxcy_i4_CARRY4: unisim.vcomponents.CARRY4
     port map (
      CI => muxcyo_3,
      CO(3) => muxcyo_7,
      CO(2) => muxcyo_6,
      CO(1) => muxcyo_5,
      CO(0) => muxcyo_4,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_muxcy_i4_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3) => \comp_7__0\,
      S(2) => \comp_6__0\,
      S(1) => \comp_5__0\,
      S(0) => \comp_4__0\
    );
muxcy_i8_CARRY4: unisim.vcomponents.CARRY4
     port map (
      CI => muxcyo_7,
      CO(3 downto 1) => NLW_muxcy_i8_CARRY4_CO_UNCONNECTED(3 downto 1),
      CO(0) => D(0),
      CYINIT => '0',
      DI(3 downto 1) => NLW_muxcy_i8_CARRY4_DI_UNCONNECTED(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => NLW_muxcy_i8_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => NLW_muxcy_i8_CARRY4_S_UNCONNECTED(3 downto 1),
      S(0) => comp_8_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_idle_insert is
  port (
    rd_en : out STD_LOGIC;
    xgmii_rxd : out STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_rxc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    coreclk : in STD_LOGIC;
    rd_data : in STD_LOGIC_VECTOR ( 73 downto 0 );
    empty : in STD_LOGIC;
    can_insert_rd : in STD_LOGIC;
    reset : in STD_LOGIC;
    \rd_data_reg[0]\ : in STD_LOGIC;
    \xgmii_rxd[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    pcs_loopback_core_int : in STD_LOGIC;
    \xgmii_rxc[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_idle_insert : entity is "ten_gig_eth_pcs_pma_v6_0_15_idle_insert";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_idle_insert;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_idle_insert is
  signal \ctrl_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_out[2]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_out[3]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_out[4]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_out[5]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_out[6]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_out[7]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[11]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[12]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[13]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[14]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[15]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[16]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[16]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[17]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[18]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[19]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[20]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[21]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[22]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[23]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[24]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[25]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[26]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[26]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[26]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[28]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[29]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[30]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[30]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[32]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[33]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[34]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[34]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[35]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[36]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[37]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[38]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[39]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[39]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[40]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[41]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[42]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[43]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[44]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[45]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[46]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[47]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[48]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[49]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[50]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[51]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[52]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[53]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[54]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[55]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[56]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[57]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[58]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[58]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[59]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[60]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[61]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[62]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[62]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[62]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[63]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[63]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[8]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[9]_i_1_n_0\ : STD_LOGIC;
  signal fifo_ctrl_delay : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal fifo_data_delay : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal local_fault : STD_LOGIC;
  signal local_fault_i_1_n_0 : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state[2]_i_1_n_0\ : STD_LOGIC;
  signal xgmii_rxc_ebuff : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xgmii_rxd_ebuff : STD_LOGIC_VECTOR ( 63 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_out[16]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \data_out[26]_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \data_out[31]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \data_out[39]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \data_out[62]_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of local_fault_i_1 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \xgmii_rxc[0]_INST_0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \xgmii_rxc[1]_INST_0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \xgmii_rxc[2]_INST_0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \xgmii_rxc[3]_INST_0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \xgmii_rxc[4]_INST_0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \xgmii_rxc[5]_INST_0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \xgmii_rxc[6]_INST_0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \xgmii_rxc[7]_INST_0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \xgmii_rxd[0]_INST_0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \xgmii_rxd[10]_INST_0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \xgmii_rxd[11]_INST_0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \xgmii_rxd[12]_INST_0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \xgmii_rxd[13]_INST_0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \xgmii_rxd[14]_INST_0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \xgmii_rxd[15]_INST_0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \xgmii_rxd[16]_INST_0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \xgmii_rxd[17]_INST_0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \xgmii_rxd[18]_INST_0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \xgmii_rxd[19]_INST_0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \xgmii_rxd[1]_INST_0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \xgmii_rxd[20]_INST_0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \xgmii_rxd[21]_INST_0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \xgmii_rxd[22]_INST_0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \xgmii_rxd[23]_INST_0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \xgmii_rxd[24]_INST_0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \xgmii_rxd[25]_INST_0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \xgmii_rxd[26]_INST_0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \xgmii_rxd[27]_INST_0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \xgmii_rxd[28]_INST_0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \xgmii_rxd[29]_INST_0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \xgmii_rxd[2]_INST_0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \xgmii_rxd[30]_INST_0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \xgmii_rxd[31]_INST_0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \xgmii_rxd[32]_INST_0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \xgmii_rxd[33]_INST_0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \xgmii_rxd[34]_INST_0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \xgmii_rxd[35]_INST_0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \xgmii_rxd[36]_INST_0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \xgmii_rxd[37]_INST_0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \xgmii_rxd[38]_INST_0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \xgmii_rxd[39]_INST_0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \xgmii_rxd[3]_INST_0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \xgmii_rxd[40]_INST_0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \xgmii_rxd[41]_INST_0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \xgmii_rxd[42]_INST_0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \xgmii_rxd[43]_INST_0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \xgmii_rxd[44]_INST_0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \xgmii_rxd[45]_INST_0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \xgmii_rxd[46]_INST_0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \xgmii_rxd[47]_INST_0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \xgmii_rxd[48]_INST_0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \xgmii_rxd[49]_INST_0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \xgmii_rxd[4]_INST_0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \xgmii_rxd[50]_INST_0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \xgmii_rxd[51]_INST_0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \xgmii_rxd[52]_INST_0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \xgmii_rxd[53]_INST_0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \xgmii_rxd[54]_INST_0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \xgmii_rxd[55]_INST_0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \xgmii_rxd[56]_INST_0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \xgmii_rxd[57]_INST_0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \xgmii_rxd[58]_INST_0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \xgmii_rxd[59]_INST_0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \xgmii_rxd[5]_INST_0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \xgmii_rxd[60]_INST_0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \xgmii_rxd[61]_INST_0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \xgmii_rxd[62]_INST_0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \xgmii_rxd[63]_INST_0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \xgmii_rxd[6]_INST_0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \xgmii_rxd[7]_INST_0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \xgmii_rxd[8]_INST_0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \xgmii_rxd[9]_INST_0\ : label is "soft_lutpair17";
begin
asynch_fifo_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEFFFF0F"
    )
        port map (
      I0 => \state[0]_i_1_n_0\,
      I1 => \rd_data_reg[0]\,
      I2 => state(1),
      I3 => state(0),
      I4 => state(2),
      I5 => local_fault,
      O => rd_en
    );
\ctrl_out[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCAFFFF"
    )
        port map (
      I0 => rd_data(64),
      I1 => fifo_ctrl_delay(4),
      I2 => \data_out[63]_i_2_n_0\,
      I3 => \data_out[31]_i_2_n_0\,
      I4 => \data_out[39]_i_2_n_0\,
      O => \ctrl_out[0]_i_1_n_0\
    );
\ctrl_out[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFC"
    )
        port map (
      I0 => fifo_ctrl_delay(5),
      I1 => \data_out[26]_i_3_n_0\,
      I2 => rd_data(65),
      I3 => \data_out[63]_i_2_n_0\,
      O => \ctrl_out[1]_i_1_n_0\
    );
\ctrl_out[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFC"
    )
        port map (
      I0 => fifo_ctrl_delay(6),
      I1 => \data_out[26]_i_3_n_0\,
      I2 => rd_data(66),
      I3 => \data_out[63]_i_2_n_0\,
      O => \ctrl_out[2]_i_1_n_0\
    );
\ctrl_out[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFC"
    )
        port map (
      I0 => fifo_ctrl_delay(7),
      I1 => \data_out[26]_i_3_n_0\,
      I2 => rd_data(67),
      I3 => \data_out[63]_i_2_n_0\,
      O => \ctrl_out[3]_i_1_n_0\
    );
\ctrl_out[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDDDFD"
    )
        port map (
      I0 => \data_out[39]_i_2_n_0\,
      I1 => \data_out[34]_i_2_n_0\,
      I2 => rd_data(68),
      I3 => \data_out[63]_i_2_n_0\,
      I4 => rd_data(64),
      O => \ctrl_out[4]_i_1_n_0\
    );
\ctrl_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111110111000"
    )
        port map (
      I0 => local_fault,
      I1 => reset,
      I2 => rd_data(65),
      I3 => \data_out[63]_i_2_n_0\,
      I4 => rd_data(69),
      I5 => empty,
      O => \ctrl_out[5]_i_1_n_0\
    );
\ctrl_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111110111000"
    )
        port map (
      I0 => local_fault,
      I1 => reset,
      I2 => rd_data(66),
      I3 => \data_out[63]_i_2_n_0\,
      I4 => rd_data(70),
      I5 => empty,
      O => \ctrl_out[6]_i_1_n_0\
    );
\ctrl_out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111110111000"
    )
        port map (
      I0 => local_fault,
      I1 => reset,
      I2 => rd_data(67),
      I3 => \data_out[63]_i_2_n_0\,
      I4 => rd_data(71),
      I5 => empty,
      O => \ctrl_out[7]_i_1_n_0\
    );
\ctrl_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \ctrl_out[0]_i_1_n_0\,
      Q => xgmii_rxc_ebuff(0),
      R => '0'
    );
\ctrl_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \ctrl_out[1]_i_1_n_0\,
      Q => xgmii_rxc_ebuff(1),
      R => \data_out[26]_i_1_n_0\
    );
\ctrl_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \ctrl_out[2]_i_1_n_0\,
      Q => xgmii_rxc_ebuff(2),
      R => \data_out[26]_i_1_n_0\
    );
\ctrl_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \ctrl_out[3]_i_1_n_0\,
      Q => xgmii_rxc_ebuff(3),
      R => \data_out[26]_i_1_n_0\
    );
\ctrl_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \ctrl_out[4]_i_1_n_0\,
      Q => xgmii_rxc_ebuff(4),
      R => '0'
    );
\ctrl_out_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \ctrl_out[5]_i_1_n_0\,
      Q => xgmii_rxc_ebuff(5),
      S => \data_out[58]_i_1_n_0\
    );
\ctrl_out_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \ctrl_out[6]_i_1_n_0\,
      Q => xgmii_rxc_ebuff(6),
      S => \data_out[58]_i_1_n_0\
    );
\ctrl_out_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \ctrl_out[7]_i_1_n_0\,
      Q => xgmii_rxc_ebuff(7),
      S => \data_out[58]_i_1_n_0\
    );
\data_out[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAEAAAA"
    )
        port map (
      I0 => \data_out[16]_i_2_n_0\,
      I1 => rd_data(0),
      I2 => \data_out[63]_i_2_n_0\,
      I3 => fifo_data_delay(32),
      I4 => \data_out[39]_i_2_n_0\,
      O => \data_out[0]_i_1_n_0\
    );
\data_out[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFC"
    )
        port map (
      I0 => fifo_data_delay(42),
      I1 => \data_out[26]_i_3_n_0\,
      I2 => rd_data(10),
      I3 => \data_out[63]_i_2_n_0\,
      O => \data_out[10]_i_1_n_0\
    );
\data_out[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(11),
      I2 => \data_out[63]_i_2_n_0\,
      I3 => fifo_data_delay(43),
      O => \data_out[11]_i_1_n_0\
    );
\data_out[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(12),
      I2 => \data_out[63]_i_2_n_0\,
      I3 => fifo_data_delay(44),
      O => \data_out[12]_i_1_n_0\
    );
\data_out[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(13),
      I2 => \data_out[63]_i_2_n_0\,
      I3 => fifo_data_delay(45),
      O => \data_out[13]_i_1_n_0\
    );
\data_out[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(14),
      I2 => \data_out[63]_i_2_n_0\,
      I3 => fifo_data_delay(46),
      O => \data_out[14]_i_1_n_0\
    );
\data_out[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(15),
      I2 => \data_out[63]_i_2_n_0\,
      I3 => fifo_data_delay(47),
      O => \data_out[15]_i_1_n_0\
    );
\data_out[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAEAAAA"
    )
        port map (
      I0 => \data_out[16]_i_2_n_0\,
      I1 => rd_data(16),
      I2 => \data_out[63]_i_2_n_0\,
      I3 => fifo_data_delay(48),
      I4 => \data_out[39]_i_2_n_0\,
      O => \data_out[16]_i_1_n_0\
    );
\data_out[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000006"
    )
        port map (
      I0 => state(0),
      I1 => state(2),
      I2 => state(1),
      I3 => local_fault,
      I4 => reset,
      O => \data_out[16]_i_2_n_0\
    );
\data_out[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFC"
    )
        port map (
      I0 => fifo_data_delay(49),
      I1 => \data_out[26]_i_3_n_0\,
      I2 => rd_data(17),
      I3 => \data_out[63]_i_2_n_0\,
      O => \data_out[17]_i_1_n_0\
    );
\data_out[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFC"
    )
        port map (
      I0 => fifo_data_delay(50),
      I1 => \data_out[26]_i_3_n_0\,
      I2 => rd_data(18),
      I3 => \data_out[63]_i_2_n_0\,
      O => \data_out[18]_i_1_n_0\
    );
\data_out[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(19),
      I2 => \data_out[63]_i_2_n_0\,
      I3 => fifo_data_delay(51),
      O => \data_out[19]_i_1_n_0\
    );
\data_out[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFC"
    )
        port map (
      I0 => fifo_data_delay(33),
      I1 => \data_out[26]_i_3_n_0\,
      I2 => rd_data(1),
      I3 => \data_out[63]_i_2_n_0\,
      O => \data_out[1]_i_1_n_0\
    );
\data_out[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(20),
      I2 => \data_out[63]_i_2_n_0\,
      I3 => fifo_data_delay(52),
      O => \data_out[20]_i_1_n_0\
    );
\data_out[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(21),
      I2 => \data_out[63]_i_2_n_0\,
      I3 => fifo_data_delay(53),
      O => \data_out[21]_i_1_n_0\
    );
\data_out[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(22),
      I2 => \data_out[63]_i_2_n_0\,
      I3 => fifo_data_delay(54),
      O => \data_out[22]_i_1_n_0\
    );
\data_out[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(23),
      I2 => \data_out[63]_i_2_n_0\,
      I3 => fifo_data_delay(55),
      O => \data_out[23]_i_1_n_0\
    );
\data_out[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00E2FFFFFFFF"
    )
        port map (
      I0 => rd_data(24),
      I1 => \data_out[63]_i_2_n_0\,
      I2 => fifo_data_delay(56),
      I3 => empty,
      I4 => \data_out[31]_i_2_n_0\,
      I5 => \data_out[31]_i_3_n_0\,
      O => \data_out[24]_i_1_n_0\
    );
\data_out[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFC"
    )
        port map (
      I0 => fifo_data_delay(57),
      I1 => \data_out[26]_i_3_n_0\,
      I2 => rd_data(25),
      I3 => \data_out[63]_i_2_n_0\,
      O => \data_out[25]_i_1_n_0\
    );
\data_out[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => local_fault,
      I1 => reset,
      O => \data_out[26]_i_1_n_0\
    );
\data_out[26]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FECE"
    )
        port map (
      I0 => rd_data(26),
      I1 => \data_out[26]_i_3_n_0\,
      I2 => \data_out[63]_i_2_n_0\,
      I3 => fifo_data_delay(58),
      O => \data_out[26]_i_2_n_0\
    );
\data_out[26]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAABE"
    )
        port map (
      I0 => empty,
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => local_fault,
      O => \data_out[26]_i_3_n_0\
    );
\data_out[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(27),
      I2 => \data_out[63]_i_2_n_0\,
      I3 => fifo_data_delay(59),
      O => \data_out[27]_i_1_n_0\
    );
\data_out[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(28),
      I2 => \data_out[63]_i_2_n_0\,
      I3 => fifo_data_delay(60),
      O => \data_out[28]_i_1_n_0\
    );
\data_out[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(29),
      I2 => \data_out[63]_i_2_n_0\,
      I3 => fifo_data_delay(61),
      O => \data_out[29]_i_1_n_0\
    );
\data_out[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCAFFFF"
    )
        port map (
      I0 => rd_data(2),
      I1 => fifo_data_delay(34),
      I2 => \data_out[63]_i_2_n_0\,
      I3 => \data_out[31]_i_2_n_0\,
      I4 => \data_out[39]_i_2_n_0\,
      O => \data_out[2]_i_1_n_0\
    );
\data_out[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFABBA"
    )
        port map (
      I0 => local_fault,
      I1 => state(1),
      I2 => state(2),
      I3 => state(0),
      I4 => reset,
      O => \data_out[30]_i_1_n_0\
    );
\data_out[30]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(30),
      I2 => \data_out[63]_i_2_n_0\,
      I3 => fifo_data_delay(62),
      O => \data_out[30]_i_2_n_0\
    );
\data_out[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFB800000000"
    )
        port map (
      I0 => fifo_data_delay(63),
      I1 => \data_out[63]_i_2_n_0\,
      I2 => rd_data(31),
      I3 => empty,
      I4 => \data_out[31]_i_2_n_0\,
      I5 => \data_out[31]_i_3_n_0\,
      O => \data_out[31]_i_1_n_0\
    );
\data_out[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0110"
    )
        port map (
      I0 => local_fault,
      I1 => state(1),
      I2 => state(2),
      I3 => state(0),
      O => \data_out[31]_i_2_n_0\
    );
\data_out[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      I1 => local_fault,
      O => \data_out[31]_i_3_n_0\
    );
\data_out[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010000000100"
    )
        port map (
      I0 => empty,
      I1 => reset,
      I2 => local_fault,
      I3 => rd_data(32),
      I4 => \data_out[63]_i_2_n_0\,
      I5 => rd_data(0),
      O => \data_out[32]_i_1_n_0\
    );
\data_out[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111110111000"
    )
        port map (
      I0 => local_fault,
      I1 => reset,
      I2 => rd_data(1),
      I3 => \data_out[63]_i_2_n_0\,
      I4 => rd_data(33),
      I5 => empty,
      O => \data_out[33]_i_1_n_0\
    );
\data_out[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE2FF"
    )
        port map (
      I0 => rd_data(34),
      I1 => \data_out[63]_i_2_n_0\,
      I2 => rd_data(2),
      I3 => \data_out[39]_i_2_n_0\,
      I4 => \data_out[34]_i_2_n_0\,
      O => \data_out[34]_i_1_n_0\
    );
\data_out[34]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000EA"
    )
        port map (
      I0 => state(1),
      I1 => rd_data(72),
      I2 => can_insert_rd,
      I3 => state(2),
      I4 => state(0),
      I5 => local_fault,
      O => \data_out[34]_i_2_n_0\
    );
\data_out[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45405555"
    )
        port map (
      I0 => \data_out[58]_i_1_n_0\,
      I1 => rd_data(3),
      I2 => \data_out[63]_i_2_n_0\,
      I3 => rd_data(35),
      I4 => \data_out[39]_i_2_n_0\,
      O => \data_out[35]_i_1_n_0\
    );
\data_out[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45405555"
    )
        port map (
      I0 => \data_out[58]_i_1_n_0\,
      I1 => rd_data(4),
      I2 => \data_out[63]_i_2_n_0\,
      I3 => rd_data(36),
      I4 => \data_out[39]_i_2_n_0\,
      O => \data_out[36]_i_1_n_0\
    );
\data_out[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(37),
      I2 => \data_out[63]_i_2_n_0\,
      I3 => rd_data(5),
      O => \data_out[37]_i_1_n_0\
    );
\data_out[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(38),
      I2 => \data_out[63]_i_2_n_0\,
      I3 => rd_data(6),
      O => \data_out[38]_i_1_n_0\
    );
\data_out[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45405555"
    )
        port map (
      I0 => \data_out[58]_i_1_n_0\,
      I1 => rd_data(7),
      I2 => \data_out[63]_i_2_n_0\,
      I3 => rd_data(39),
      I4 => \data_out[39]_i_2_n_0\,
      O => \data_out[39]_i_1_n_0\
    );
\data_out[39]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => local_fault,
      I1 => reset,
      I2 => empty,
      O => \data_out[39]_i_2_n_0\
    );
\data_out[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45405555"
    )
        port map (
      I0 => \data_out[16]_i_2_n_0\,
      I1 => fifo_data_delay(35),
      I2 => \data_out[63]_i_2_n_0\,
      I3 => rd_data(3),
      I4 => \data_out[39]_i_2_n_0\,
      O => \data_out[3]_i_1_n_0\
    );
\data_out[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010000000100"
    )
        port map (
      I0 => empty,
      I1 => reset,
      I2 => local_fault,
      I3 => rd_data(40),
      I4 => \data_out[63]_i_2_n_0\,
      I5 => rd_data(8),
      O => \data_out[40]_i_1_n_0\
    );
\data_out[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111110111000"
    )
        port map (
      I0 => local_fault,
      I1 => reset,
      I2 => rd_data(9),
      I3 => \data_out[63]_i_2_n_0\,
      I4 => rd_data(41),
      I5 => empty,
      O => \data_out[41]_i_1_n_0\
    );
\data_out[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111110111000"
    )
        port map (
      I0 => local_fault,
      I1 => reset,
      I2 => rd_data(10),
      I3 => \data_out[63]_i_2_n_0\,
      I4 => rd_data(42),
      I5 => empty,
      O => \data_out[42]_i_1_n_0\
    );
\data_out[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(43),
      I2 => \data_out[63]_i_2_n_0\,
      I3 => rd_data(11),
      O => \data_out[43]_i_1_n_0\
    );
\data_out[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(44),
      I2 => \data_out[63]_i_2_n_0\,
      I3 => rd_data(12),
      O => \data_out[44]_i_1_n_0\
    );
\data_out[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(45),
      I2 => \data_out[63]_i_2_n_0\,
      I3 => rd_data(13),
      O => \data_out[45]_i_1_n_0\
    );
\data_out[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(46),
      I2 => \data_out[63]_i_2_n_0\,
      I3 => rd_data(14),
      O => \data_out[46]_i_1_n_0\
    );
\data_out[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(47),
      I2 => \data_out[63]_i_2_n_0\,
      I3 => rd_data(15),
      O => \data_out[47]_i_1_n_0\
    );
\data_out[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010000000100"
    )
        port map (
      I0 => empty,
      I1 => reset,
      I2 => local_fault,
      I3 => rd_data(48),
      I4 => \data_out[63]_i_2_n_0\,
      I5 => rd_data(16),
      O => \data_out[48]_i_1_n_0\
    );
\data_out[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111110111000"
    )
        port map (
      I0 => local_fault,
      I1 => reset,
      I2 => rd_data(17),
      I3 => \data_out[63]_i_2_n_0\,
      I4 => rd_data(49),
      I5 => empty,
      O => \data_out[49]_i_1_n_0\
    );
\data_out[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45405555"
    )
        port map (
      I0 => \data_out[16]_i_2_n_0\,
      I1 => fifo_data_delay(36),
      I2 => \data_out[63]_i_2_n_0\,
      I3 => rd_data(4),
      I4 => \data_out[39]_i_2_n_0\,
      O => \data_out[4]_i_1_n_0\
    );
\data_out[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111110111000"
    )
        port map (
      I0 => local_fault,
      I1 => reset,
      I2 => rd_data(18),
      I3 => \data_out[63]_i_2_n_0\,
      I4 => rd_data(50),
      I5 => empty,
      O => \data_out[50]_i_1_n_0\
    );
\data_out[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(51),
      I2 => \data_out[63]_i_2_n_0\,
      I3 => rd_data(19),
      O => \data_out[51]_i_1_n_0\
    );
\data_out[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(52),
      I2 => \data_out[63]_i_2_n_0\,
      I3 => rd_data(20),
      O => \data_out[52]_i_1_n_0\
    );
\data_out[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(53),
      I2 => \data_out[63]_i_2_n_0\,
      I3 => rd_data(21),
      O => \data_out[53]_i_1_n_0\
    );
\data_out[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(54),
      I2 => \data_out[63]_i_2_n_0\,
      I3 => rd_data(22),
      O => \data_out[54]_i_1_n_0\
    );
\data_out[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(55),
      I2 => \data_out[63]_i_2_n_0\,
      I3 => rd_data(23),
      O => \data_out[55]_i_1_n_0\
    );
\data_out[56]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEFEA"
    )
        port map (
      I0 => \data_out[62]_i_1_n_0\,
      I1 => rd_data(24),
      I2 => \data_out[63]_i_2_n_0\,
      I3 => rd_data(56),
      I4 => empty,
      O => \data_out[56]_i_1_n_0\
    );
\data_out[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111110111000"
    )
        port map (
      I0 => local_fault,
      I1 => reset,
      I2 => rd_data(25),
      I3 => \data_out[63]_i_2_n_0\,
      I4 => rd_data(57),
      I5 => empty,
      O => \data_out[57]_i_1_n_0\
    );
\data_out[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011111000"
    )
        port map (
      I0 => local_fault,
      I1 => \data_out[62]_i_3_n_0\,
      I2 => can_insert_rd,
      I3 => rd_data(72),
      I4 => state(1),
      I5 => reset,
      O => \data_out[58]_i_1_n_0\
    );
\data_out[58]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111110111000"
    )
        port map (
      I0 => local_fault,
      I1 => reset,
      I2 => rd_data(26),
      I3 => \data_out[63]_i_2_n_0\,
      I4 => rd_data(58),
      I5 => empty,
      O => \data_out[58]_i_2_n_0\
    );
\data_out[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(59),
      I2 => \data_out[63]_i_2_n_0\,
      I3 => rd_data(27),
      O => \data_out[59]_i_1_n_0\
    );
\data_out[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(5),
      I2 => \data_out[63]_i_2_n_0\,
      I3 => fifo_data_delay(37),
      O => \data_out[5]_i_1_n_0\
    );
\data_out[60]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(60),
      I2 => \data_out[63]_i_2_n_0\,
      I3 => rd_data(28),
      O => \data_out[60]_i_1_n_0\
    );
\data_out[61]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(61),
      I2 => \data_out[63]_i_2_n_0\,
      I3 => rd_data(29),
      O => \data_out[61]_i_1_n_0\
    );
\data_out[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF5540"
    )
        port map (
      I0 => \data_out[62]_i_3_n_0\,
      I1 => can_insert_rd,
      I2 => rd_data(72),
      I3 => state(1),
      I4 => local_fault,
      I5 => reset,
      O => \data_out[62]_i_1_n_0\
    );
\data_out[62]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(62),
      I2 => \data_out[63]_i_2_n_0\,
      I3 => rd_data(30),
      O => \data_out[62]_i_2_n_0\
    );
\data_out[62]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => state(2),
      I1 => state(0),
      O => \data_out[62]_i_3_n_0\
    );
\data_out[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFB8"
    )
        port map (
      I0 => rd_data(31),
      I1 => \data_out[63]_i_2_n_0\,
      I2 => rd_data(63),
      I3 => empty,
      I4 => \data_out[62]_i_1_n_0\,
      O => \data_out[63]_i_1_n_0\
    );
\data_out[63]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0074"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => state(0),
      I3 => local_fault,
      O => \data_out[63]_i_2_n_0\
    );
\data_out[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(6),
      I2 => \data_out[63]_i_2_n_0\,
      I3 => fifo_data_delay(38),
      O => \data_out[6]_i_1_n_0\
    );
\data_out[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45405555"
    )
        port map (
      I0 => \data_out[16]_i_2_n_0\,
      I1 => fifo_data_delay(39),
      I2 => \data_out[63]_i_2_n_0\,
      I3 => rd_data(7),
      I4 => \data_out[39]_i_2_n_0\,
      O => \data_out[7]_i_1_n_0\
    );
\data_out[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAEAAAA"
    )
        port map (
      I0 => \data_out[16]_i_2_n_0\,
      I1 => rd_data(8),
      I2 => \data_out[63]_i_2_n_0\,
      I3 => fifo_data_delay(40),
      I4 => \data_out[39]_i_2_n_0\,
      O => \data_out[8]_i_1_n_0\
    );
\data_out[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFC"
    )
        port map (
      I0 => fifo_data_delay(41),
      I1 => \data_out[26]_i_3_n_0\,
      I2 => rd_data(9),
      I3 => \data_out[63]_i_2_n_0\,
      O => \data_out[9]_i_1_n_0\
    );
\data_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[0]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(0),
      R => '0'
    );
\data_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[10]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(10),
      R => \data_out[26]_i_1_n_0\
    );
\data_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[11]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(11),
      R => \data_out[30]_i_1_n_0\
    );
\data_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[12]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(12),
      R => \data_out[30]_i_1_n_0\
    );
\data_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[13]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(13),
      R => \data_out[30]_i_1_n_0\
    );
\data_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[14]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(14),
      R => \data_out[30]_i_1_n_0\
    );
\data_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[15]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(15),
      R => \data_out[30]_i_1_n_0\
    );
\data_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[16]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(16),
      R => '0'
    );
\data_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[17]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(17),
      R => \data_out[26]_i_1_n_0\
    );
\data_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[18]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(18),
      R => \data_out[26]_i_1_n_0\
    );
\data_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[19]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(19),
      R => \data_out[30]_i_1_n_0\
    );
\data_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[1]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(1),
      R => \data_out[26]_i_1_n_0\
    );
\data_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[20]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(20),
      R => \data_out[30]_i_1_n_0\
    );
\data_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[21]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(21),
      R => \data_out[30]_i_1_n_0\
    );
\data_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[22]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(22),
      R => \data_out[30]_i_1_n_0\
    );
\data_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[23]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(23),
      R => \data_out[30]_i_1_n_0\
    );
\data_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[24]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(24),
      R => '0'
    );
\data_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[25]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(25),
      R => \data_out[26]_i_1_n_0\
    );
\data_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[26]_i_2_n_0\,
      Q => xgmii_rxd_ebuff(26),
      R => \data_out[26]_i_1_n_0\
    );
\data_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[27]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(27),
      R => \data_out[30]_i_1_n_0\
    );
\data_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[28]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(28),
      R => \data_out[30]_i_1_n_0\
    );
\data_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[29]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(29),
      R => \data_out[30]_i_1_n_0\
    );
\data_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[2]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(2),
      R => '0'
    );
\data_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[30]_i_2_n_0\,
      Q => xgmii_rxd_ebuff(30),
      R => \data_out[30]_i_1_n_0\
    );
\data_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[31]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(31),
      R => '0'
    );
\data_out_reg[32]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[32]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(32),
      S => \data_out[58]_i_1_n_0\
    );
\data_out_reg[33]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[33]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(33),
      S => \data_out[58]_i_1_n_0\
    );
\data_out_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[34]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(34),
      R => '0'
    );
\data_out_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[35]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(35),
      R => '0'
    );
\data_out_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[36]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(36),
      R => '0'
    );
\data_out_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[37]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(37),
      R => \data_out[62]_i_1_n_0\
    );
\data_out_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[38]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(38),
      R => \data_out[62]_i_1_n_0\
    );
\data_out_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[39]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(39),
      R => '0'
    );
\data_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[3]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(3),
      R => '0'
    );
\data_out_reg[40]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[40]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(40),
      S => \data_out[58]_i_1_n_0\
    );
\data_out_reg[41]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[41]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(41),
      S => \data_out[58]_i_1_n_0\
    );
\data_out_reg[42]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[42]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(42),
      S => \data_out[58]_i_1_n_0\
    );
\data_out_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[43]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(43),
      R => \data_out[62]_i_1_n_0\
    );
\data_out_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[44]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(44),
      R => \data_out[62]_i_1_n_0\
    );
\data_out_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[45]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(45),
      R => \data_out[62]_i_1_n_0\
    );
\data_out_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[46]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(46),
      R => \data_out[62]_i_1_n_0\
    );
\data_out_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[47]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(47),
      R => \data_out[62]_i_1_n_0\
    );
\data_out_reg[48]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[48]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(48),
      S => \data_out[58]_i_1_n_0\
    );
\data_out_reg[49]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[49]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(49),
      S => \data_out[58]_i_1_n_0\
    );
\data_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[4]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(4),
      R => '0'
    );
\data_out_reg[50]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[50]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(50),
      S => \data_out[58]_i_1_n_0\
    );
\data_out_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[51]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(51),
      R => \data_out[62]_i_1_n_0\
    );
\data_out_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[52]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(52),
      R => \data_out[62]_i_1_n_0\
    );
\data_out_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[53]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(53),
      R => \data_out[62]_i_1_n_0\
    );
\data_out_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[54]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(54),
      R => \data_out[62]_i_1_n_0\
    );
\data_out_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[55]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(55),
      R => \data_out[62]_i_1_n_0\
    );
\data_out_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[56]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(56),
      R => '0'
    );
\data_out_reg[57]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[57]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(57),
      S => \data_out[58]_i_1_n_0\
    );
\data_out_reg[58]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[58]_i_2_n_0\,
      Q => xgmii_rxd_ebuff(58),
      S => \data_out[58]_i_1_n_0\
    );
\data_out_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[59]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(59),
      R => \data_out[62]_i_1_n_0\
    );
\data_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[5]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(5),
      R => \data_out[30]_i_1_n_0\
    );
\data_out_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[60]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(60),
      R => \data_out[62]_i_1_n_0\
    );
\data_out_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[61]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(61),
      R => \data_out[62]_i_1_n_0\
    );
\data_out_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[62]_i_2_n_0\,
      Q => xgmii_rxd_ebuff(62),
      R => \data_out[62]_i_1_n_0\
    );
\data_out_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[63]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(63),
      R => '0'
    );
\data_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[6]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(6),
      R => \data_out[30]_i_1_n_0\
    );
\data_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[7]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(7),
      R => '0'
    );
\data_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[8]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(8),
      R => '0'
    );
\data_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[9]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(9),
      R => \data_out[26]_i_1_n_0\
    );
\fifo_ctrl_delay_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(68),
      Q => fifo_ctrl_delay(4),
      S => reset
    );
\fifo_ctrl_delay_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(69),
      Q => fifo_ctrl_delay(5),
      R => reset
    );
\fifo_ctrl_delay_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(70),
      Q => fifo_ctrl_delay(6),
      R => reset
    );
\fifo_ctrl_delay_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(71),
      Q => fifo_ctrl_delay(7),
      R => reset
    );
\fifo_data_delay_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(32),
      Q => fifo_data_delay(32),
      R => reset
    );
\fifo_data_delay_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(33),
      Q => fifo_data_delay(33),
      R => reset
    );
\fifo_data_delay_reg[34]\: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(34),
      Q => fifo_data_delay(34),
      S => reset
    );
\fifo_data_delay_reg[35]\: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(35),
      Q => fifo_data_delay(35),
      S => reset
    );
\fifo_data_delay_reg[36]\: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(36),
      Q => fifo_data_delay(36),
      S => reset
    );
\fifo_data_delay_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(37),
      Q => fifo_data_delay(37),
      R => reset
    );
\fifo_data_delay_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(38),
      Q => fifo_data_delay(38),
      R => reset
    );
\fifo_data_delay_reg[39]\: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(39),
      Q => fifo_data_delay(39),
      S => reset
    );
\fifo_data_delay_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(40),
      Q => fifo_data_delay(40),
      R => reset
    );
\fifo_data_delay_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(41),
      Q => fifo_data_delay(41),
      R => reset
    );
\fifo_data_delay_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(42),
      Q => fifo_data_delay(42),
      R => reset
    );
\fifo_data_delay_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(43),
      Q => fifo_data_delay(43),
      R => reset
    );
\fifo_data_delay_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(44),
      Q => fifo_data_delay(44),
      R => reset
    );
\fifo_data_delay_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(45),
      Q => fifo_data_delay(45),
      R => reset
    );
\fifo_data_delay_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(46),
      Q => fifo_data_delay(46),
      R => reset
    );
\fifo_data_delay_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(47),
      Q => fifo_data_delay(47),
      R => reset
    );
\fifo_data_delay_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(48),
      Q => fifo_data_delay(48),
      R => reset
    );
\fifo_data_delay_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(49),
      Q => fifo_data_delay(49),
      R => reset
    );
\fifo_data_delay_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(50),
      Q => fifo_data_delay(50),
      R => reset
    );
\fifo_data_delay_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(51),
      Q => fifo_data_delay(51),
      R => reset
    );
\fifo_data_delay_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(52),
      Q => fifo_data_delay(52),
      R => reset
    );
\fifo_data_delay_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(53),
      Q => fifo_data_delay(53),
      R => reset
    );
\fifo_data_delay_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(54),
      Q => fifo_data_delay(54),
      R => reset
    );
\fifo_data_delay_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(55),
      Q => fifo_data_delay(55),
      R => reset
    );
\fifo_data_delay_reg[56]\: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(56),
      Q => fifo_data_delay(56),
      S => reset
    );
\fifo_data_delay_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(57),
      Q => fifo_data_delay(57),
      R => reset
    );
\fifo_data_delay_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(58),
      Q => fifo_data_delay(58),
      R => reset
    );
\fifo_data_delay_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(59),
      Q => fifo_data_delay(59),
      R => reset
    );
\fifo_data_delay_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(60),
      Q => fifo_data_delay(60),
      R => reset
    );
\fifo_data_delay_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(61),
      Q => fifo_data_delay(61),
      R => reset
    );
\fifo_data_delay_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(62),
      Q => fifo_data_delay(62),
      R => reset
    );
\fifo_data_delay_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(63),
      Q => fifo_data_delay(63),
      R => reset
    );
local_fault_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => local_fault,
      I1 => can_insert_rd,
      I2 => reset,
      I3 => empty,
      O => local_fault_i_1_n_0
    );
local_fault_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => local_fault_i_1_n_0,
      Q => local_fault,
      R => '0'
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5F7F00005040"
    )
        port map (
      I0 => state(2),
      I1 => rd_data(73),
      I2 => can_insert_rd,
      I3 => rd_data(72),
      I4 => state(1),
      I5 => state(0),
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000080000C0"
    )
        port map (
      I0 => rd_data(73),
      I1 => can_insert_rd,
      I2 => rd_data(72),
      I3 => state(0),
      I4 => state(2),
      I5 => state(1),
      O => \state[1]_i_1_n_0\
    );
\state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF88888888"
    )
        port map (
      I0 => state(1),
      I1 => state(2),
      I2 => rd_data(73),
      I3 => can_insert_rd,
      I4 => rd_data(72),
      I5 => state(0),
      O => \state[2]_i_1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => state(0),
      R => reset
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \state[1]_i_1_n_0\,
      Q => state(1),
      R => reset
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \state[2]_i_1_n_0\,
      Q => state(2),
      R => reset
    );
\xgmii_rxc[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxc[7]\(0),
      I1 => xgmii_rxc_ebuff(0),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxc(0)
    );
\xgmii_rxc[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxc[7]\(1),
      I1 => xgmii_rxc_ebuff(1),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxc(1)
    );
\xgmii_rxc[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxc[7]\(2),
      I1 => xgmii_rxc_ebuff(2),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxc(2)
    );
\xgmii_rxc[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxc[7]\(3),
      I1 => xgmii_rxc_ebuff(3),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxc(3)
    );
\xgmii_rxc[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxc[7]\(4),
      I1 => xgmii_rxc_ebuff(4),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxc(4)
    );
\xgmii_rxc[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxc[7]\(5),
      I1 => xgmii_rxc_ebuff(5),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxc(5)
    );
\xgmii_rxc[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxc[7]\(6),
      I1 => xgmii_rxc_ebuff(6),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxc(6)
    );
\xgmii_rxc[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxc[7]\(7),
      I1 => xgmii_rxc_ebuff(7),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxc(7)
    );
\xgmii_rxd[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(0),
      I1 => xgmii_rxd_ebuff(0),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(0)
    );
\xgmii_rxd[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(10),
      I1 => xgmii_rxd_ebuff(10),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(10)
    );
\xgmii_rxd[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(11),
      I1 => xgmii_rxd_ebuff(11),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(11)
    );
\xgmii_rxd[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(12),
      I1 => xgmii_rxd_ebuff(12),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(12)
    );
\xgmii_rxd[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(13),
      I1 => xgmii_rxd_ebuff(13),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(13)
    );
\xgmii_rxd[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(14),
      I1 => xgmii_rxd_ebuff(14),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(14)
    );
\xgmii_rxd[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(15),
      I1 => xgmii_rxd_ebuff(15),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(15)
    );
\xgmii_rxd[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(16),
      I1 => xgmii_rxd_ebuff(16),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(16)
    );
\xgmii_rxd[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(17),
      I1 => xgmii_rxd_ebuff(17),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(17)
    );
\xgmii_rxd[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(18),
      I1 => xgmii_rxd_ebuff(18),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(18)
    );
\xgmii_rxd[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(19),
      I1 => xgmii_rxd_ebuff(19),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(19)
    );
\xgmii_rxd[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(1),
      I1 => xgmii_rxd_ebuff(1),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(1)
    );
\xgmii_rxd[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(20),
      I1 => xgmii_rxd_ebuff(20),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(20)
    );
\xgmii_rxd[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(21),
      I1 => xgmii_rxd_ebuff(21),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(21)
    );
\xgmii_rxd[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(22),
      I1 => xgmii_rxd_ebuff(22),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(22)
    );
\xgmii_rxd[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(23),
      I1 => xgmii_rxd_ebuff(23),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(23)
    );
\xgmii_rxd[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(24),
      I1 => xgmii_rxd_ebuff(24),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(24)
    );
\xgmii_rxd[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(25),
      I1 => xgmii_rxd_ebuff(25),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(25)
    );
\xgmii_rxd[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(26),
      I1 => xgmii_rxd_ebuff(26),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(26)
    );
\xgmii_rxd[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(27),
      I1 => xgmii_rxd_ebuff(27),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(27)
    );
\xgmii_rxd[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(28),
      I1 => xgmii_rxd_ebuff(28),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(28)
    );
\xgmii_rxd[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(29),
      I1 => xgmii_rxd_ebuff(29),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(29)
    );
\xgmii_rxd[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(2),
      I1 => xgmii_rxd_ebuff(2),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(2)
    );
\xgmii_rxd[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(30),
      I1 => xgmii_rxd_ebuff(30),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(30)
    );
\xgmii_rxd[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(31),
      I1 => xgmii_rxd_ebuff(31),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(31)
    );
\xgmii_rxd[32]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(32),
      I1 => xgmii_rxd_ebuff(32),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(32)
    );
\xgmii_rxd[33]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(33),
      I1 => xgmii_rxd_ebuff(33),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(33)
    );
\xgmii_rxd[34]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(34),
      I1 => xgmii_rxd_ebuff(34),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(34)
    );
\xgmii_rxd[35]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(35),
      I1 => xgmii_rxd_ebuff(35),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(35)
    );
\xgmii_rxd[36]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(36),
      I1 => xgmii_rxd_ebuff(36),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(36)
    );
\xgmii_rxd[37]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(37),
      I1 => xgmii_rxd_ebuff(37),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(37)
    );
\xgmii_rxd[38]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(38),
      I1 => xgmii_rxd_ebuff(38),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(38)
    );
\xgmii_rxd[39]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(39),
      I1 => xgmii_rxd_ebuff(39),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(39)
    );
\xgmii_rxd[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(3),
      I1 => xgmii_rxd_ebuff(3),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(3)
    );
\xgmii_rxd[40]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(40),
      I1 => xgmii_rxd_ebuff(40),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(40)
    );
\xgmii_rxd[41]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(41),
      I1 => xgmii_rxd_ebuff(41),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(41)
    );
\xgmii_rxd[42]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(42),
      I1 => xgmii_rxd_ebuff(42),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(42)
    );
\xgmii_rxd[43]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(43),
      I1 => xgmii_rxd_ebuff(43),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(43)
    );
\xgmii_rxd[44]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(44),
      I1 => xgmii_rxd_ebuff(44),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(44)
    );
\xgmii_rxd[45]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(45),
      I1 => xgmii_rxd_ebuff(45),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(45)
    );
\xgmii_rxd[46]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(46),
      I1 => xgmii_rxd_ebuff(46),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(46)
    );
\xgmii_rxd[47]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(47),
      I1 => xgmii_rxd_ebuff(47),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(47)
    );
\xgmii_rxd[48]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(48),
      I1 => xgmii_rxd_ebuff(48),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(48)
    );
\xgmii_rxd[49]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(49),
      I1 => xgmii_rxd_ebuff(49),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(49)
    );
\xgmii_rxd[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(4),
      I1 => xgmii_rxd_ebuff(4),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(4)
    );
\xgmii_rxd[50]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(50),
      I1 => xgmii_rxd_ebuff(50),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(50)
    );
\xgmii_rxd[51]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(51),
      I1 => xgmii_rxd_ebuff(51),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(51)
    );
\xgmii_rxd[52]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(52),
      I1 => xgmii_rxd_ebuff(52),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(52)
    );
\xgmii_rxd[53]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(53),
      I1 => xgmii_rxd_ebuff(53),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(53)
    );
\xgmii_rxd[54]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(54),
      I1 => xgmii_rxd_ebuff(54),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(54)
    );
\xgmii_rxd[55]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(55),
      I1 => xgmii_rxd_ebuff(55),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(55)
    );
\xgmii_rxd[56]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(56),
      I1 => xgmii_rxd_ebuff(56),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(56)
    );
\xgmii_rxd[57]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(57),
      I1 => xgmii_rxd_ebuff(57),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(57)
    );
\xgmii_rxd[58]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(58),
      I1 => xgmii_rxd_ebuff(58),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(58)
    );
\xgmii_rxd[59]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(59),
      I1 => xgmii_rxd_ebuff(59),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(59)
    );
\xgmii_rxd[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(5),
      I1 => xgmii_rxd_ebuff(5),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(5)
    );
\xgmii_rxd[60]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(60),
      I1 => xgmii_rxd_ebuff(60),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(60)
    );
\xgmii_rxd[61]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(61),
      I1 => xgmii_rxd_ebuff(61),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(61)
    );
\xgmii_rxd[62]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(62),
      I1 => xgmii_rxd_ebuff(62),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(62)
    );
\xgmii_rxd[63]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(63),
      I1 => xgmii_rxd_ebuff(63),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(63)
    );
\xgmii_rxd[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(6),
      I1 => xgmii_rxd_ebuff(6),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(6)
    );
\xgmii_rxd[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(7),
      I1 => xgmii_rxd_ebuff(7),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(7)
    );
\xgmii_rxd[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(8),
      I1 => xgmii_rxd_ebuff(8),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(8)
    );
\xgmii_rxd[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_rxd[63]\(9),
      I1 => xgmii_rxd_ebuff(9),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_ieee_counters is
  port (
    pcs_test_pattern_error_count : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pcs_ber_count_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \pcs_test_pattern_error_count_reg[0]_0\ : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    counter_out : in STD_LOGIC;
    \pcs_ber_count_reg[0]_0\ : in STD_LOGIC;
    \pcs_test_pattern_error_count_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_ieee_counters : entity is "ten_gig_eth_pcs_pma_v6_0_15_ieee_counters";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_ieee_counters;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_ieee_counters is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pcs_ber_count0 : STD_LOGIC;
  signal \pcs_ber_count[5]_i_3_n_0\ : STD_LOGIC;
  signal \^pcs_ber_count_reg[5]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pcs_error_block_count0 : STD_LOGIC;
  signal \pcs_error_block_count[7]_i_4_n_0\ : STD_LOGIC;
  signal \^pcs_test_pattern_error_count\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pcs_test_pattern_error_count0 : STD_LOGIC;
  signal \pcs_test_pattern_error_count[0]_i_4_n_0\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count[0]_i_5_n_0\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count[0]_i_6_n_0\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count[0]_i_7_n_0\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count[0]_i_8_n_0\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_pcs_test_pattern_error_count_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pcs_ber_count[0]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \pcs_ber_count[1]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \pcs_ber_count[2]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \pcs_ber_count[3]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \pcs_ber_count[4]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \pcs_ber_count[5]_i_3\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \pcs_error_block_count[1]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \pcs_error_block_count[2]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \pcs_error_block_count[3]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \pcs_error_block_count[4]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \pcs_error_block_count[6]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \pcs_error_block_count[7]_i_3\ : label is "soft_lutpair52";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  \pcs_ber_count_reg[5]_0\(5 downto 0) <= \^pcs_ber_count_reg[5]_0\(5 downto 0);
  pcs_test_pattern_error_count(15 downto 0) <= \^pcs_test_pattern_error_count\(15 downto 0);
\pcs_ber_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^pcs_ber_count_reg[5]_0\(0),
      O => \p_0_in__1\(0)
    );
\pcs_ber_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pcs_ber_count_reg[5]_0\(0),
      I1 => \^pcs_ber_count_reg[5]_0\(1),
      O => \p_0_in__1\(1)
    );
\pcs_ber_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^pcs_ber_count_reg[5]_0\(2),
      I1 => \^pcs_ber_count_reg[5]_0\(1),
      I2 => \^pcs_ber_count_reg[5]_0\(0),
      O => \p_0_in__1\(2)
    );
\pcs_ber_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^pcs_ber_count_reg[5]_0\(3),
      I1 => \^pcs_ber_count_reg[5]_0\(0),
      I2 => \^pcs_ber_count_reg[5]_0\(1),
      I3 => \^pcs_ber_count_reg[5]_0\(2),
      O => \p_0_in__1\(3)
    );
\pcs_ber_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^pcs_ber_count_reg[5]_0\(4),
      I1 => \^pcs_ber_count_reg[5]_0\(2),
      I2 => \^pcs_ber_count_reg[5]_0\(1),
      I3 => \^pcs_ber_count_reg[5]_0\(0),
      I4 => \^pcs_ber_count_reg[5]_0\(3),
      O => \p_0_in__1\(4)
    );
\pcs_ber_count[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \pcs_ber_count_reg[0]_0\,
      I1 => \pcs_ber_count[5]_i_3_n_0\,
      I2 => \^pcs_ber_count_reg[5]_0\(5),
      O => pcs_ber_count0
    );
\pcs_ber_count[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^pcs_ber_count_reg[5]_0\(5),
      I1 => \^pcs_ber_count_reg[5]_0\(3),
      I2 => \^pcs_ber_count_reg[5]_0\(0),
      I3 => \^pcs_ber_count_reg[5]_0\(1),
      I4 => \^pcs_ber_count_reg[5]_0\(2),
      I5 => \^pcs_ber_count_reg[5]_0\(4),
      O => \p_0_in__1\(5)
    );
\pcs_ber_count[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^pcs_ber_count_reg[5]_0\(4),
      I1 => \^pcs_ber_count_reg[5]_0\(2),
      I2 => \^pcs_ber_count_reg[5]_0\(1),
      I3 => \^pcs_ber_count_reg[5]_0\(0),
      I4 => \^pcs_ber_count_reg[5]_0\(3),
      O => \pcs_ber_count[5]_i_3_n_0\
    );
\pcs_ber_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_ber_count0,
      D => \p_0_in__1\(0),
      Q => \^pcs_ber_count_reg[5]_0\(0),
      R => SR(0)
    );
\pcs_ber_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_ber_count0,
      D => \p_0_in__1\(1),
      Q => \^pcs_ber_count_reg[5]_0\(1),
      R => SR(0)
    );
\pcs_ber_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_ber_count0,
      D => \p_0_in__1\(2),
      Q => \^pcs_ber_count_reg[5]_0\(2),
      R => SR(0)
    );
\pcs_ber_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_ber_count0,
      D => \p_0_in__1\(3),
      Q => \^pcs_ber_count_reg[5]_0\(3),
      R => SR(0)
    );
\pcs_ber_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_ber_count0,
      D => \p_0_in__1\(4),
      Q => \^pcs_ber_count_reg[5]_0\(4),
      R => SR(0)
    );
\pcs_ber_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_ber_count0,
      D => \p_0_in__1\(5),
      Q => \^pcs_ber_count_reg[5]_0\(5),
      R => SR(0)
    );
\pcs_error_block_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \p_0_in__0\(0)
    );
\pcs_error_block_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \p_0_in__0\(1)
    );
\pcs_error_block_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \p_0_in__0\(2)
    );
\pcs_error_block_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \p_0_in__0\(3)
    );
\pcs_error_block_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => \p_0_in__0\(4)
    );
\pcs_error_block_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \p_0_in__0\(5)
    );
\pcs_error_block_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \pcs_error_block_count[7]_i_4_n_0\,
      O => \p_0_in__0\(6)
    );
\pcs_error_block_count[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => counter_out,
      I1 => \^q\(6),
      I2 => \pcs_error_block_count[7]_i_4_n_0\,
      I3 => \^q\(7),
      O => pcs_error_block_count0
    );
\pcs_error_block_count[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(7),
      I1 => \pcs_error_block_count[7]_i_4_n_0\,
      I2 => \^q\(6),
      O => \p_0_in__0\(7)
    );
\pcs_error_block_count[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \pcs_error_block_count[7]_i_4_n_0\
    );
\pcs_error_block_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_error_block_count0,
      D => \p_0_in__0\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\pcs_error_block_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_error_block_count0,
      D => \p_0_in__0\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\pcs_error_block_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_error_block_count0,
      D => \p_0_in__0\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\pcs_error_block_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_error_block_count0,
      D => \p_0_in__0\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\pcs_error_block_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_error_block_count0,
      D => \p_0_in__0\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\pcs_error_block_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_error_block_count0,
      D => \p_0_in__0\(5),
      Q => \^q\(5),
      R => SR(0)
    );
\pcs_error_block_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_error_block_count0,
      D => \p_0_in__0\(6),
      Q => \^q\(6),
      R => SR(0)
    );
\pcs_error_block_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_error_block_count0,
      D => \p_0_in__0\(7),
      Q => \^q\(7),
      R => SR(0)
    );
\pcs_test_pattern_error_count[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => \pcs_test_pattern_error_count_reg[0]_1\,
      I1 => \pcs_test_pattern_error_count[0]_i_4_n_0\,
      I2 => \pcs_test_pattern_error_count[0]_i_5_n_0\,
      I3 => \pcs_test_pattern_error_count[0]_i_6_n_0\,
      I4 => \pcs_test_pattern_error_count[0]_i_7_n_0\,
      O => pcs_test_pattern_error_count0
    );
\pcs_test_pattern_error_count[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^pcs_test_pattern_error_count\(4),
      I1 => \^pcs_test_pattern_error_count\(3),
      I2 => \^pcs_test_pattern_error_count\(8),
      I3 => \^pcs_test_pattern_error_count\(2),
      O => \pcs_test_pattern_error_count[0]_i_4_n_0\
    );
\pcs_test_pattern_error_count[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^pcs_test_pattern_error_count\(10),
      I1 => \^pcs_test_pattern_error_count\(0),
      I2 => \^pcs_test_pattern_error_count\(9),
      I3 => \^pcs_test_pattern_error_count\(6),
      O => \pcs_test_pattern_error_count[0]_i_5_n_0\
    );
\pcs_test_pattern_error_count[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^pcs_test_pattern_error_count\(13),
      I1 => \^pcs_test_pattern_error_count\(5),
      I2 => \^pcs_test_pattern_error_count\(11),
      I3 => \^pcs_test_pattern_error_count\(7),
      O => \pcs_test_pattern_error_count[0]_i_6_n_0\
    );
\pcs_test_pattern_error_count[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^pcs_test_pattern_error_count\(14),
      I1 => \^pcs_test_pattern_error_count\(1),
      I2 => \^pcs_test_pattern_error_count\(15),
      I3 => \^pcs_test_pattern_error_count\(12),
      O => \pcs_test_pattern_error_count[0]_i_7_n_0\
    );
\pcs_test_pattern_error_count[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^pcs_test_pattern_error_count\(0),
      O => \pcs_test_pattern_error_count[0]_i_8_n_0\
    );
\pcs_test_pattern_error_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_test_pattern_error_count0,
      D => \pcs_test_pattern_error_count_reg[0]_i_3_n_7\,
      Q => \^pcs_test_pattern_error_count\(0),
      R => \pcs_test_pattern_error_count_reg[0]_0\
    );
\pcs_test_pattern_error_count_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pcs_test_pattern_error_count_reg[0]_i_3_n_0\,
      CO(2) => \pcs_test_pattern_error_count_reg[0]_i_3_n_1\,
      CO(1) => \pcs_test_pattern_error_count_reg[0]_i_3_n_2\,
      CO(0) => \pcs_test_pattern_error_count_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \pcs_test_pattern_error_count_reg[0]_i_3_n_4\,
      O(2) => \pcs_test_pattern_error_count_reg[0]_i_3_n_5\,
      O(1) => \pcs_test_pattern_error_count_reg[0]_i_3_n_6\,
      O(0) => \pcs_test_pattern_error_count_reg[0]_i_3_n_7\,
      S(3 downto 1) => \^pcs_test_pattern_error_count\(3 downto 1),
      S(0) => \pcs_test_pattern_error_count[0]_i_8_n_0\
    );
\pcs_test_pattern_error_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_test_pattern_error_count0,
      D => \pcs_test_pattern_error_count_reg[8]_i_1_n_5\,
      Q => \^pcs_test_pattern_error_count\(10),
      R => \pcs_test_pattern_error_count_reg[0]_0\
    );
\pcs_test_pattern_error_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_test_pattern_error_count0,
      D => \pcs_test_pattern_error_count_reg[8]_i_1_n_4\,
      Q => \^pcs_test_pattern_error_count\(11),
      R => \pcs_test_pattern_error_count_reg[0]_0\
    );
\pcs_test_pattern_error_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_test_pattern_error_count0,
      D => \pcs_test_pattern_error_count_reg[12]_i_1_n_7\,
      Q => \^pcs_test_pattern_error_count\(12),
      R => \pcs_test_pattern_error_count_reg[0]_0\
    );
\pcs_test_pattern_error_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pcs_test_pattern_error_count_reg[8]_i_1_n_0\,
      CO(3) => \NLW_pcs_test_pattern_error_count_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \pcs_test_pattern_error_count_reg[12]_i_1_n_1\,
      CO(1) => \pcs_test_pattern_error_count_reg[12]_i_1_n_2\,
      CO(0) => \pcs_test_pattern_error_count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pcs_test_pattern_error_count_reg[12]_i_1_n_4\,
      O(2) => \pcs_test_pattern_error_count_reg[12]_i_1_n_5\,
      O(1) => \pcs_test_pattern_error_count_reg[12]_i_1_n_6\,
      O(0) => \pcs_test_pattern_error_count_reg[12]_i_1_n_7\,
      S(3 downto 0) => \^pcs_test_pattern_error_count\(15 downto 12)
    );
\pcs_test_pattern_error_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_test_pattern_error_count0,
      D => \pcs_test_pattern_error_count_reg[12]_i_1_n_6\,
      Q => \^pcs_test_pattern_error_count\(13),
      R => \pcs_test_pattern_error_count_reg[0]_0\
    );
\pcs_test_pattern_error_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_test_pattern_error_count0,
      D => \pcs_test_pattern_error_count_reg[12]_i_1_n_5\,
      Q => \^pcs_test_pattern_error_count\(14),
      R => \pcs_test_pattern_error_count_reg[0]_0\
    );
\pcs_test_pattern_error_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_test_pattern_error_count0,
      D => \pcs_test_pattern_error_count_reg[12]_i_1_n_4\,
      Q => \^pcs_test_pattern_error_count\(15),
      R => \pcs_test_pattern_error_count_reg[0]_0\
    );
\pcs_test_pattern_error_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_test_pattern_error_count0,
      D => \pcs_test_pattern_error_count_reg[0]_i_3_n_6\,
      Q => \^pcs_test_pattern_error_count\(1),
      R => \pcs_test_pattern_error_count_reg[0]_0\
    );
\pcs_test_pattern_error_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_test_pattern_error_count0,
      D => \pcs_test_pattern_error_count_reg[0]_i_3_n_5\,
      Q => \^pcs_test_pattern_error_count\(2),
      R => \pcs_test_pattern_error_count_reg[0]_0\
    );
\pcs_test_pattern_error_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_test_pattern_error_count0,
      D => \pcs_test_pattern_error_count_reg[0]_i_3_n_4\,
      Q => \^pcs_test_pattern_error_count\(3),
      R => \pcs_test_pattern_error_count_reg[0]_0\
    );
\pcs_test_pattern_error_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_test_pattern_error_count0,
      D => \pcs_test_pattern_error_count_reg[4]_i_1_n_7\,
      Q => \^pcs_test_pattern_error_count\(4),
      R => \pcs_test_pattern_error_count_reg[0]_0\
    );
\pcs_test_pattern_error_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pcs_test_pattern_error_count_reg[0]_i_3_n_0\,
      CO(3) => \pcs_test_pattern_error_count_reg[4]_i_1_n_0\,
      CO(2) => \pcs_test_pattern_error_count_reg[4]_i_1_n_1\,
      CO(1) => \pcs_test_pattern_error_count_reg[4]_i_1_n_2\,
      CO(0) => \pcs_test_pattern_error_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pcs_test_pattern_error_count_reg[4]_i_1_n_4\,
      O(2) => \pcs_test_pattern_error_count_reg[4]_i_1_n_5\,
      O(1) => \pcs_test_pattern_error_count_reg[4]_i_1_n_6\,
      O(0) => \pcs_test_pattern_error_count_reg[4]_i_1_n_7\,
      S(3 downto 0) => \^pcs_test_pattern_error_count\(7 downto 4)
    );
\pcs_test_pattern_error_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_test_pattern_error_count0,
      D => \pcs_test_pattern_error_count_reg[4]_i_1_n_6\,
      Q => \^pcs_test_pattern_error_count\(5),
      R => \pcs_test_pattern_error_count_reg[0]_0\
    );
\pcs_test_pattern_error_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_test_pattern_error_count0,
      D => \pcs_test_pattern_error_count_reg[4]_i_1_n_5\,
      Q => \^pcs_test_pattern_error_count\(6),
      R => \pcs_test_pattern_error_count_reg[0]_0\
    );
\pcs_test_pattern_error_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_test_pattern_error_count0,
      D => \pcs_test_pattern_error_count_reg[4]_i_1_n_4\,
      Q => \^pcs_test_pattern_error_count\(7),
      R => \pcs_test_pattern_error_count_reg[0]_0\
    );
\pcs_test_pattern_error_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_test_pattern_error_count0,
      D => \pcs_test_pattern_error_count_reg[8]_i_1_n_7\,
      Q => \^pcs_test_pattern_error_count\(8),
      R => \pcs_test_pattern_error_count_reg[0]_0\
    );
\pcs_test_pattern_error_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pcs_test_pattern_error_count_reg[4]_i_1_n_0\,
      CO(3) => \pcs_test_pattern_error_count_reg[8]_i_1_n_0\,
      CO(2) => \pcs_test_pattern_error_count_reg[8]_i_1_n_1\,
      CO(1) => \pcs_test_pattern_error_count_reg[8]_i_1_n_2\,
      CO(0) => \pcs_test_pattern_error_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pcs_test_pattern_error_count_reg[8]_i_1_n_4\,
      O(2) => \pcs_test_pattern_error_count_reg[8]_i_1_n_5\,
      O(1) => \pcs_test_pattern_error_count_reg[8]_i_1_n_6\,
      O(0) => \pcs_test_pattern_error_count_reg[8]_i_1_n_7\,
      S(3 downto 0) => \^pcs_test_pattern_error_count\(11 downto 8)
    );
\pcs_test_pattern_error_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_test_pattern_error_count0,
      D => \pcs_test_pattern_error_count_reg[8]_i_1_n_6\,
      Q => \^pcs_test_pattern_error_count\(9),
      R => \pcs_test_pattern_error_count_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_ipif_access is
  port (
    read_reg : out STD_LOGIC;
    \state_reg[2]_0\ : out STD_LOGIC;
    \state_reg[2]_1\ : out STD_LOGIC;
    \state_reg[1]_0\ : out STD_LOGIC;
    read_reg_reg_0 : out STD_LOGIC;
    control_reg_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    read_reg_reg_1 : out STD_LOGIC;
    read_reg_reg_2 : out STD_LOGIC;
    rdack0 : out STD_LOGIC;
    \addr_reg_reg[0]\ : out STD_LOGIC;
    read_reg_reg_3 : out STD_LOGIC;
    wrack0 : out STD_LOGIC;
    \state_reg[1]_1\ : out STD_LOGIC;
    \state_reg[1]_2\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \state_reg[2]_2\ : out STD_LOGIC;
    \state_reg[2]_3\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \prbs31_err_count_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    areset_coreclk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    regs_wrack : in STD_LOGIC;
    mdio_rd : in STD_LOGIC;
    drp_ack : in STD_LOGIC;
    regs_rdack : in STD_LOGIC;
    control_reg : in STD_LOGIC;
    in0 : in STD_LOGIC;
    mdio_we_rising : in STD_LOGIC;
    \prbs31_err_count_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \prbs31_err_count_reg[15]_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \q_reg[0]\ : in STD_LOGIC;
    \q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_ipif_access : entity is "ten_gig_eth_pcs_pma_v6_0_15_ipif_access";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_ipif_access;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_ipif_access is
  signal \^d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal indirect_read : STD_LOGIC;
  signal prbs31_err_count0 : STD_LOGIC;
  signal \^read_reg\ : STD_LOGIC;
  signal read_reg_i_1_n_0 : STD_LOGIC;
  signal \^read_reg_reg_0\ : STD_LOGIC;
  signal \state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \state[0]_i_2_n_0\ : STD_LOGIC;
  signal \state[0]_i_3_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state[2]_i_1_n_0\ : STD_LOGIC;
  signal \^state_reg[1]_0\ : STD_LOGIC;
  signal \^state_reg[2]_1\ : STD_LOGIC;
  signal \state_reg_n_0_[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of control_reg_i_1 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \d_reg[0]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \d_reg[10]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \d_reg[11]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \d_reg[12]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \d_reg[13]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \d_reg[14]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \d_reg[15]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \d_reg[1]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \d_reg[2]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \d_reg[3]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \d_reg[4]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \d_reg[5]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \d_reg[6]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \d_reg[7]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \d_reg[8]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \d_reg[9]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \q[0]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \q[10]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \q[11]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \q[12]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \q[13]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \q[14]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \q[15]_i_2__5\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \q[15]_i_4\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \q[1]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \q[2]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \q[3]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \q[4]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \q[5]_i_1__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \q[6]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \q[7]_i_1__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \q[8]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \q[9]_i_1__1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of rdack_i_1 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of re_prev_i_2 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of re_prev_i_3 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of re_prev_i_4 : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \re_prev_i_4__1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of wrack_i_1 : label is "soft_lutpair101";
begin
  D(15 downto 0) <= \^d\(15 downto 0);
  read_reg <= \^read_reg\;
  read_reg_reg_0 <= \^read_reg_reg_0\;
  \state_reg[1]_0\ <= \^state_reg[1]_0\;
  \state_reg[2]_1\ <= \^state_reg[2]_1\;
control_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => \^read_reg\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \^state_reg[1]_0\,
      I3 => \^state_reg[2]_1\,
      O => \^read_reg_reg_0\
    );
\d_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(0),
      I1 => \^state_reg[1]_0\,
      I2 => \^state_reg[2]_1\,
      O => \state_reg[1]_2\(0)
    );
\d_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(10),
      I1 => \^state_reg[1]_0\,
      I2 => \^state_reg[2]_1\,
      O => \state_reg[1]_2\(10)
    );
\d_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(11),
      I1 => \^state_reg[1]_0\,
      I2 => \^state_reg[2]_1\,
      O => \state_reg[1]_2\(11)
    );
\d_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(12),
      I1 => \^state_reg[1]_0\,
      I2 => \^state_reg[2]_1\,
      O => \state_reg[1]_2\(12)
    );
\d_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(13),
      I1 => \^state_reg[1]_0\,
      I2 => \^state_reg[2]_1\,
      O => \state_reg[1]_2\(13)
    );
\d_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(14),
      I1 => \^state_reg[1]_0\,
      I2 => \^state_reg[2]_1\,
      O => \state_reg[1]_2\(14)
    );
\d_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(15),
      I1 => \^state_reg[1]_0\,
      I2 => \^state_reg[2]_1\,
      O => \state_reg[1]_2\(15)
    );
\d_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(1),
      I1 => \^state_reg[1]_0\,
      I2 => \^state_reg[2]_1\,
      O => \state_reg[1]_2\(1)
    );
\d_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(2),
      I1 => \^state_reg[1]_0\,
      I2 => \^state_reg[2]_1\,
      O => \state_reg[1]_2\(2)
    );
\d_reg[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^state_reg[1]_0\,
      I1 => \^state_reg[2]_1\,
      O => \state_reg[1]_2\(16)
    );
\d_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(3),
      I1 => \^state_reg[1]_0\,
      I2 => \^state_reg[2]_1\,
      O => \state_reg[1]_2\(3)
    );
\d_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(4),
      I1 => \^state_reg[1]_0\,
      I2 => \^state_reg[2]_1\,
      O => \state_reg[1]_2\(4)
    );
\d_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(5),
      I1 => \^state_reg[1]_0\,
      I2 => \^state_reg[2]_1\,
      O => \state_reg[1]_2\(5)
    );
\d_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(6),
      I1 => \^state_reg[1]_0\,
      I2 => \^state_reg[2]_1\,
      O => \state_reg[1]_2\(6)
    );
\d_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(7),
      I1 => \^state_reg[1]_0\,
      I2 => \^state_reg[2]_1\,
      O => \state_reg[1]_2\(7)
    );
\d_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(8),
      I1 => \^state_reg[1]_0\,
      I2 => \^state_reg[2]_1\,
      O => \state_reg[1]_2\(8)
    );
\d_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(9),
      I1 => \^state_reg[1]_0\,
      I2 => \^state_reg[2]_1\,
      O => \state_reg[1]_2\(9)
    );
indirect_read_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => p_0_in,
      Q => indirect_read,
      R => areset_coreclk
    );
\prbs31_err_count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEF00000220"
    )
        port map (
      I0 => \prbs31_err_count_reg[15]_1\(0),
      I1 => \^read_reg\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \^state_reg[1]_0\,
      I4 => \^state_reg[2]_1\,
      I5 => \prbs31_err_count_reg[15]_2\(0),
      O => \^d\(0)
    );
\prbs31_err_count[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEF00000220"
    )
        port map (
      I0 => \prbs31_err_count_reg[15]_1\(10),
      I1 => \^read_reg\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \^state_reg[1]_0\,
      I4 => \^state_reg[2]_1\,
      I5 => \prbs31_err_count_reg[15]_2\(10),
      O => \^d\(10)
    );
\prbs31_err_count[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEF00000220"
    )
        port map (
      I0 => \prbs31_err_count_reg[15]_1\(11),
      I1 => \^read_reg\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \^state_reg[1]_0\,
      I4 => \^state_reg[2]_1\,
      I5 => \prbs31_err_count_reg[15]_2\(11),
      O => \^d\(11)
    );
\prbs31_err_count[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEF00000220"
    )
        port map (
      I0 => \prbs31_err_count_reg[15]_1\(12),
      I1 => \^read_reg\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \^state_reg[1]_0\,
      I4 => \^state_reg[2]_1\,
      I5 => \prbs31_err_count_reg[15]_2\(12),
      O => \^d\(12)
    );
\prbs31_err_count[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEF00000220"
    )
        port map (
      I0 => \prbs31_err_count_reg[15]_1\(13),
      I1 => \^read_reg\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \^state_reg[1]_0\,
      I4 => \^state_reg[2]_1\,
      I5 => \prbs31_err_count_reg[15]_2\(13),
      O => \^d\(13)
    );
\prbs31_err_count[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEF00000220"
    )
        port map (
      I0 => \prbs31_err_count_reg[15]_1\(14),
      I1 => \^read_reg\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \^state_reg[1]_0\,
      I4 => \^state_reg[2]_1\,
      I5 => \prbs31_err_count_reg[15]_2\(14),
      O => \^d\(14)
    );
\prbs31_err_count[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0014000000000000"
    )
        port map (
      I0 => \^read_reg\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \^state_reg[1]_0\,
      I3 => \^state_reg[2]_1\,
      I4 => drp_ack,
      I5 => p_0_in,
      O => prbs31_err_count0
    );
\prbs31_err_count[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEF00000220"
    )
        port map (
      I0 => \prbs31_err_count_reg[15]_1\(15),
      I1 => \^read_reg\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \^state_reg[1]_0\,
      I4 => \^state_reg[2]_1\,
      I5 => \prbs31_err_count_reg[15]_2\(15),
      O => \^d\(15)
    );
\prbs31_err_count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEF00000220"
    )
        port map (
      I0 => \prbs31_err_count_reg[15]_1\(1),
      I1 => \^read_reg\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \^state_reg[1]_0\,
      I4 => \^state_reg[2]_1\,
      I5 => \prbs31_err_count_reg[15]_2\(1),
      O => \^d\(1)
    );
\prbs31_err_count[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEF00000220"
    )
        port map (
      I0 => \prbs31_err_count_reg[15]_1\(2),
      I1 => \^read_reg\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \^state_reg[1]_0\,
      I4 => \^state_reg[2]_1\,
      I5 => \prbs31_err_count_reg[15]_2\(2),
      O => \^d\(2)
    );
\prbs31_err_count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEF00000220"
    )
        port map (
      I0 => \prbs31_err_count_reg[15]_1\(3),
      I1 => \^read_reg\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \^state_reg[1]_0\,
      I4 => \^state_reg[2]_1\,
      I5 => \prbs31_err_count_reg[15]_2\(3),
      O => \^d\(3)
    );
\prbs31_err_count[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEF00000220"
    )
        port map (
      I0 => \prbs31_err_count_reg[15]_1\(4),
      I1 => \^read_reg\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \^state_reg[1]_0\,
      I4 => \^state_reg[2]_1\,
      I5 => \prbs31_err_count_reg[15]_2\(4),
      O => \^d\(4)
    );
\prbs31_err_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEF00000220"
    )
        port map (
      I0 => \prbs31_err_count_reg[15]_1\(5),
      I1 => \^read_reg\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \^state_reg[1]_0\,
      I4 => \^state_reg[2]_1\,
      I5 => \prbs31_err_count_reg[15]_2\(5),
      O => \^d\(5)
    );
\prbs31_err_count[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEF00000220"
    )
        port map (
      I0 => \prbs31_err_count_reg[15]_1\(6),
      I1 => \^read_reg\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \^state_reg[1]_0\,
      I4 => \^state_reg[2]_1\,
      I5 => \prbs31_err_count_reg[15]_2\(6),
      O => \^d\(6)
    );
\prbs31_err_count[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEF00000220"
    )
        port map (
      I0 => \prbs31_err_count_reg[15]_1\(7),
      I1 => \^read_reg\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \^state_reg[1]_0\,
      I4 => \^state_reg[2]_1\,
      I5 => \prbs31_err_count_reg[15]_2\(7),
      O => \^d\(7)
    );
\prbs31_err_count[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEF00000220"
    )
        port map (
      I0 => \prbs31_err_count_reg[15]_1\(8),
      I1 => \^read_reg\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \^state_reg[1]_0\,
      I4 => \^state_reg[2]_1\,
      I5 => \prbs31_err_count_reg[15]_2\(8),
      O => \^d\(8)
    );
\prbs31_err_count[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEF00000220"
    )
        port map (
      I0 => \prbs31_err_count_reg[15]_1\(9),
      I1 => \^read_reg\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \^state_reg[1]_0\,
      I4 => \^state_reg[2]_1\,
      I5 => \prbs31_err_count_reg[15]_2\(9),
      O => \^d\(9)
    );
\prbs31_err_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => prbs31_err_count0,
      D => \^d\(0),
      Q => \prbs31_err_count_reg[15]_0\(0),
      R => areset_coreclk
    );
\prbs31_err_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => prbs31_err_count0,
      D => \^d\(10),
      Q => \prbs31_err_count_reg[15]_0\(10),
      R => areset_coreclk
    );
\prbs31_err_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => prbs31_err_count0,
      D => \^d\(11),
      Q => \prbs31_err_count_reg[15]_0\(11),
      R => areset_coreclk
    );
\prbs31_err_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => prbs31_err_count0,
      D => \^d\(12),
      Q => \prbs31_err_count_reg[15]_0\(12),
      R => areset_coreclk
    );
\prbs31_err_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => prbs31_err_count0,
      D => \^d\(13),
      Q => \prbs31_err_count_reg[15]_0\(13),
      R => areset_coreclk
    );
\prbs31_err_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => prbs31_err_count0,
      D => \^d\(14),
      Q => \prbs31_err_count_reg[15]_0\(14),
      R => areset_coreclk
    );
\prbs31_err_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => prbs31_err_count0,
      D => \^d\(15),
      Q => \prbs31_err_count_reg[15]_0\(15),
      R => areset_coreclk
    );
\prbs31_err_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => prbs31_err_count0,
      D => \^d\(1),
      Q => \prbs31_err_count_reg[15]_0\(1),
      R => areset_coreclk
    );
\prbs31_err_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => prbs31_err_count0,
      D => \^d\(2),
      Q => \prbs31_err_count_reg[15]_0\(2),
      R => areset_coreclk
    );
\prbs31_err_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => prbs31_err_count0,
      D => \^d\(3),
      Q => \prbs31_err_count_reg[15]_0\(3),
      R => areset_coreclk
    );
\prbs31_err_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => prbs31_err_count0,
      D => \^d\(4),
      Q => \prbs31_err_count_reg[15]_0\(4),
      R => areset_coreclk
    );
\prbs31_err_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => prbs31_err_count0,
      D => \^d\(5),
      Q => \prbs31_err_count_reg[15]_0\(5),
      R => areset_coreclk
    );
\prbs31_err_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => prbs31_err_count0,
      D => \^d\(6),
      Q => \prbs31_err_count_reg[15]_0\(6),
      R => areset_coreclk
    );
\prbs31_err_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => prbs31_err_count0,
      D => \^d\(7),
      Q => \prbs31_err_count_reg[15]_0\(7),
      R => areset_coreclk
    );
\prbs31_err_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => prbs31_err_count0,
      D => \^d\(8),
      Q => \prbs31_err_count_reg[15]_0\(8),
      R => areset_coreclk
    );
\prbs31_err_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => prbs31_err_count0,
      D => \^d\(9),
      Q => \prbs31_err_count_reg[15]_0\(9),
      R => areset_coreclk
    );
\q[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^state_reg[2]_1\,
      I1 => \^state_reg[1]_0\,
      I2 => Q(0),
      O => \state_reg[2]_3\(0)
    );
\q[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^state_reg[2]_1\,
      I1 => \^state_reg[1]_0\,
      I2 => Q(10),
      O => \state_reg[2]_3\(10)
    );
\q[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^state_reg[2]_1\,
      I1 => \^state_reg[1]_0\,
      I2 => Q(11),
      O => \state_reg[2]_3\(11)
    );
\q[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^state_reg[2]_1\,
      I1 => \^state_reg[1]_0\,
      I2 => Q(12),
      O => \state_reg[2]_3\(12)
    );
\q[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^state_reg[2]_1\,
      I1 => \^state_reg[1]_0\,
      I2 => Q(13),
      O => \state_reg[2]_3\(13)
    );
\q[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^state_reg[2]_1\,
      I1 => \^state_reg[1]_0\,
      I2 => Q(14),
      O => \state_reg[2]_3\(14)
    );
\q[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000F28"
    )
        port map (
      I0 => \^read_reg\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \^state_reg[1]_0\,
      I3 => \^state_reg[2]_1\,
      I4 => \q_reg[0]\,
      I5 => \q_reg[0]_0\(0),
      O => read_reg_reg_1
    );
\q[15]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF0D7"
    )
        port map (
      I0 => \^read_reg\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \^state_reg[1]_0\,
      I3 => \^state_reg[2]_1\,
      I4 => \q_reg[0]\,
      I5 => \q_reg[0]_0\(1),
      O => read_reg_reg_2
    );
\q[15]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^state_reg[2]_1\,
      I1 => \^state_reg[1]_0\,
      I2 => Q(15),
      O => \state_reg[2]_3\(15)
    );
\q[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => SR(0),
      I1 => \^state_reg[1]_0\,
      I2 => \^state_reg[2]_1\,
      O => \state_reg[1]_1\
    );
\q[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^state_reg[2]_1\,
      I1 => \^state_reg[1]_0\,
      I2 => Q(1),
      O => \state_reg[2]_3\(1)
    );
\q[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^state_reg[2]_1\,
      I1 => \^state_reg[1]_0\,
      I2 => Q(2),
      O => \state_reg[2]_3\(2)
    );
\q[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^state_reg[2]_1\,
      I1 => \^state_reg[1]_0\,
      I2 => Q(3),
      O => \state_reg[2]_3\(3)
    );
\q[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^state_reg[2]_1\,
      I1 => \^state_reg[1]_0\,
      I2 => Q(4),
      O => \state_reg[2]_3\(4)
    );
\q[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^state_reg[2]_1\,
      I1 => \^state_reg[1]_0\,
      I2 => Q(5),
      O => \state_reg[2]_3\(5)
    );
\q[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^state_reg[2]_1\,
      I1 => \^state_reg[1]_0\,
      I2 => Q(6),
      O => \state_reg[2]_3\(6)
    );
\q[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^state_reg[2]_1\,
      I1 => \^state_reg[1]_0\,
      I2 => Q(7),
      O => \state_reg[2]_3\(7)
    );
\q[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^state_reg[2]_1\,
      I1 => \^state_reg[1]_0\,
      I2 => Q(8),
      O => \state_reg[2]_3\(8)
    );
\q[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^state_reg[2]_1\,
      I1 => \^state_reg[1]_0\,
      I2 => Q(9),
      O => \state_reg[2]_3\(9)
    );
rdack_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000208"
    )
        port map (
      I0 => \^read_reg\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \^state_reg[2]_1\,
      I3 => \^state_reg[1]_0\,
      I4 => regs_rdack,
      O => rdack0
    );
re_prev_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^state_reg[2]_1\,
      I1 => \^state_reg[1]_0\,
      O => \state_reg[2]_2\
    );
re_prev_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0028"
    )
        port map (
      I0 => \^read_reg\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \^state_reg[1]_0\,
      I3 => \^state_reg[2]_1\,
      O => read_reg_reg_3
    );
re_prev_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDDFFFFF"
    )
        port map (
      I0 => \q_reg[0]_0\(0),
      I1 => \^state_reg[2]_1\,
      I2 => \^state_reg[1]_0\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \^read_reg\,
      O => \addr_reg_reg[0]\
    );
\re_prev_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C9DD"
    )
        port map (
      I0 => \^state_reg[2]_1\,
      I1 => \^state_reg[1]_0\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \^read_reg\,
      O => \state_reg[2]_0\
    );
read_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAAAA"
    )
        port map (
      I0 => mdio_rd,
      I1 => drp_ack,
      I2 => \^read_reg_reg_0\,
      I3 => regs_rdack,
      I4 => \^read_reg\,
      O => read_reg_i_1_n_0
    );
read_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => read_reg_i_1_n_0,
      Q => \^read_reg\,
      R => areset_coreclk
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFFFF10301F3F"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \^state_reg[1]_0\,
      I2 => \^state_reg[2]_1\,
      I3 => regs_wrack,
      I4 => \state[0]_i_2_n_0\,
      I5 => mdio_rd,
      O => \state[0]_i_1__0_n_0\
    );
\state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFCFFFD0F0CFF0D"
    )
        port map (
      I0 => mdio_rd,
      I1 => mdio_we_rising,
      I2 => \^state_reg[1]_0\,
      I3 => \state_reg_n_0_[0]\,
      I4 => indirect_read,
      I5 => \state[0]_i_3_n_0\,
      O => \state[0]_i_2_n_0\
    );
\state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555544555555775"
    )
        port map (
      I0 => regs_rdack,
      I1 => \^read_reg\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \^state_reg[1]_0\,
      I4 => \^state_reg[2]_1\,
      I5 => drp_ack,
      O => \state[0]_i_3_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000032F00"
    )
        port map (
      I0 => regs_wrack,
      I1 => mdio_rd,
      I2 => \^state_reg[2]_1\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \^state_reg[1]_0\,
      I5 => areset_coreclk,
      O => \state[1]_i_1_n_0\
    );
\state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000003032"
    )
        port map (
      I0 => mdio_we_rising,
      I1 => mdio_rd,
      I2 => \^state_reg[2]_1\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \^state_reg[1]_0\,
      I5 => areset_coreclk,
      O => \state[2]_i_1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \state[0]_i_1__0_n_0\,
      Q => \state_reg_n_0_[0]\,
      R => areset_coreclk
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \state[1]_i_1_n_0\,
      Q => \^state_reg[1]_0\,
      R => '0'
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \state[2]_i_1_n_0\,
      Q => \^state_reg[2]_1\,
      R => '0'
    );
toggle_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEF00000110"
    )
        port map (
      I0 => control_reg,
      I1 => \^read_reg\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \^state_reg[1]_0\,
      I4 => \^state_reg[2]_1\,
      I5 => in0,
      O => control_reg_reg
    );
wrack_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^state_reg[1]_0\,
      I1 => \^state_reg[2]_1\,
      I2 => regs_wrack,
      O => wrack0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_mdio_interface is
  port (
    mdio_out : out STD_LOGIC;
    mdio_tri : out STD_LOGIC;
    mdio_we : out STD_LOGIC;
    mdio_rd : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    mdio_we_rising0 : out STD_LOGIC;
    \devad_reg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 20 downto 0 );
    p_0_in : out STD_LOGIC;
    areset_coreclk : in STD_LOGIC;
    mdc_rising : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    drp_ack : in STD_LOGIC;
    mgmt_drp_cs : in STD_LOGIC;
    regs_rdack : in STD_LOGIC;
    mdio_we_reg : in STD_LOGIC;
    prtad : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \addr_reg_reg[8]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    read_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_mdio_interface : entity is "ten_gig_eth_pcs_pma_v6_0_15_mdio_interface";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_mdio_interface;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_mdio_interface is
  signal \FSM_onehot_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[6]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[6]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[8]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[8]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[8]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[9]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[9]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \addr_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \addr_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \addr_reg[17]_i_3_n_0\ : STD_LOGIC;
  signal \addr_reg[17]_i_4_n_0\ : STD_LOGIC;
  signal \addr_reg[17]_i_5_n_0\ : STD_LOGIC;
  signal \addr_reg[17]_i_6_n_0\ : STD_LOGIC;
  signal \addr_reg[17]_i_7_n_0\ : STD_LOGIC;
  signal an_addr_int : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal an_addr_int0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \an_addr_int0_carry__0_n_0\ : STD_LOGIC;
  signal \an_addr_int0_carry__0_n_1\ : STD_LOGIC;
  signal \an_addr_int0_carry__0_n_2\ : STD_LOGIC;
  signal \an_addr_int0_carry__0_n_3\ : STD_LOGIC;
  signal \an_addr_int0_carry__1_n_0\ : STD_LOGIC;
  signal \an_addr_int0_carry__1_n_1\ : STD_LOGIC;
  signal \an_addr_int0_carry__1_n_2\ : STD_LOGIC;
  signal \an_addr_int0_carry__1_n_3\ : STD_LOGIC;
  signal \an_addr_int0_carry__2_n_2\ : STD_LOGIC;
  signal \an_addr_int0_carry__2_n_3\ : STD_LOGIC;
  signal an_addr_int0_carry_n_0 : STD_LOGIC;
  signal an_addr_int0_carry_n_1 : STD_LOGIC;
  signal an_addr_int0_carry_n_2 : STD_LOGIC;
  signal an_addr_int0_carry_n_3 : STD_LOGIC;
  signal \an_addr_int[0]_i_1_n_0\ : STD_LOGIC;
  signal \an_addr_int[10]_i_1_n_0\ : STD_LOGIC;
  signal \an_addr_int[11]_i_1_n_0\ : STD_LOGIC;
  signal \an_addr_int[12]_i_1_n_0\ : STD_LOGIC;
  signal \an_addr_int[13]_i_1_n_0\ : STD_LOGIC;
  signal \an_addr_int[14]_i_1_n_0\ : STD_LOGIC;
  signal \an_addr_int[15]_i_2_n_0\ : STD_LOGIC;
  signal \an_addr_int[15]_i_3_n_0\ : STD_LOGIC;
  signal \an_addr_int[15]_i_4_n_0\ : STD_LOGIC;
  signal \an_addr_int[15]_i_5_n_0\ : STD_LOGIC;
  signal \an_addr_int[15]_i_6_n_0\ : STD_LOGIC;
  signal \an_addr_int[15]_i_7_n_0\ : STD_LOGIC;
  signal \an_addr_int[1]_i_1_n_0\ : STD_LOGIC;
  signal \an_addr_int[2]_i_1_n_0\ : STD_LOGIC;
  signal \an_addr_int[3]_i_1_n_0\ : STD_LOGIC;
  signal \an_addr_int[4]_i_1_n_0\ : STD_LOGIC;
  signal \an_addr_int[5]_i_1_n_0\ : STD_LOGIC;
  signal \an_addr_int[6]_i_1_n_0\ : STD_LOGIC;
  signal \an_addr_int[7]_i_1_n_0\ : STD_LOGIC;
  signal \an_addr_int[8]_i_1_n_0\ : STD_LOGIC;
  signal \an_addr_int[9]_i_1_n_0\ : STD_LOGIC;
  signal an_addr_int_1 : STD_LOGIC;
  signal bit_count : STD_LOGIC;
  signal \bit_count[3]_i_2_n_0\ : STD_LOGIC;
  signal \bit_count[4]_i_3_n_0\ : STD_LOGIC;
  signal \bit_count[4]_i_4_n_0\ : STD_LOGIC;
  signal \bit_count[4]_i_5_n_0\ : STD_LOGIC;
  signal bit_count_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal data_captured : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \data_captured[15]_i_1_n_0\ : STD_LOGIC;
  signal data_captured_0 : STD_LOGIC;
  signal devad_match : STD_LOGIC;
  signal devad_match0 : STD_LOGIC;
  signal devad_match_i_2_n_0 : STD_LOGIC;
  signal devad_match_i_3_n_0 : STD_LOGIC;
  signal devad_match_i_4_n_0 : STD_LOGIC;
  signal devad_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal devad_reg0 : STD_LOGIC;
  signal \^devad_reg_reg[4]_0\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal indirect_read_i_2_n_0 : STD_LOGIC;
  signal indirect_read_i_3_n_0 : STD_LOGIC;
  signal indirect_read_i_4_n_0 : STD_LOGIC;
  signal mdc_just_rose : STD_LOGIC;
  signal \mdc_rising_reg__0\ : STD_LOGIC;
  signal mdio_in_reg : STD_LOGIC;
  signal mdio_out_i_2_n_0 : STD_LOGIC;
  signal mdio_out_int : STD_LOGIC;
  signal \^mdio_rd\ : STD_LOGIC;
  signal mdio_tri_int : STD_LOGIC;
  signal \^mdio_we\ : STD_LOGIC;
  signal opcode : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal opcode0 : STD_LOGIC;
  signal \opcode[0]_i_1_n_0\ : STD_LOGIC;
  signal \opcode[1]_i_1_n_0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal pcs_addr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pcs_addr_int : STD_LOGIC;
  signal pcs_addr_int0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \pcs_addr_int0_carry__0_n_0\ : STD_LOGIC;
  signal \pcs_addr_int0_carry__0_n_1\ : STD_LOGIC;
  signal \pcs_addr_int0_carry__0_n_2\ : STD_LOGIC;
  signal \pcs_addr_int0_carry__0_n_3\ : STD_LOGIC;
  signal \pcs_addr_int0_carry__1_n_0\ : STD_LOGIC;
  signal \pcs_addr_int0_carry__1_n_1\ : STD_LOGIC;
  signal \pcs_addr_int0_carry__1_n_2\ : STD_LOGIC;
  signal \pcs_addr_int0_carry__1_n_3\ : STD_LOGIC;
  signal \pcs_addr_int0_carry__2_n_2\ : STD_LOGIC;
  signal \pcs_addr_int0_carry__2_n_3\ : STD_LOGIC;
  signal pcs_addr_int0_carry_n_0 : STD_LOGIC;
  signal pcs_addr_int0_carry_n_1 : STD_LOGIC;
  signal pcs_addr_int0_carry_n_2 : STD_LOGIC;
  signal pcs_addr_int0_carry_n_3 : STD_LOGIC;
  signal \pcs_addr_int[0]_i_1_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[10]_i_1_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[11]_i_1_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[12]_i_1_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[13]_i_1_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[14]_i_1_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[15]_i_2_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[15]_i_3_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[15]_i_4_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[15]_i_5_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[15]_i_6_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[15]_i_7_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[15]_i_8_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[1]_i_1_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[2]_i_1_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[3]_i_1_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[4]_i_1_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[5]_i_1_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[6]_i_1_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[7]_i_1_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[8]_i_1_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[9]_i_1_n_0\ : STD_LOGIC;
  signal pma_addr_int : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pma_addr_int0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \pma_addr_int0_carry__0_n_0\ : STD_LOGIC;
  signal \pma_addr_int0_carry__0_n_1\ : STD_LOGIC;
  signal \pma_addr_int0_carry__0_n_2\ : STD_LOGIC;
  signal \pma_addr_int0_carry__0_n_3\ : STD_LOGIC;
  signal \pma_addr_int0_carry__1_n_0\ : STD_LOGIC;
  signal \pma_addr_int0_carry__1_n_1\ : STD_LOGIC;
  signal \pma_addr_int0_carry__1_n_2\ : STD_LOGIC;
  signal \pma_addr_int0_carry__1_n_3\ : STD_LOGIC;
  signal \pma_addr_int0_carry__2_n_2\ : STD_LOGIC;
  signal \pma_addr_int0_carry__2_n_3\ : STD_LOGIC;
  signal pma_addr_int0_carry_n_0 : STD_LOGIC;
  signal pma_addr_int0_carry_n_1 : STD_LOGIC;
  signal pma_addr_int0_carry_n_2 : STD_LOGIC;
  signal pma_addr_int0_carry_n_3 : STD_LOGIC;
  signal \pma_addr_int[0]_i_1_n_0\ : STD_LOGIC;
  signal \pma_addr_int[10]_i_1_n_0\ : STD_LOGIC;
  signal \pma_addr_int[11]_i_1_n_0\ : STD_LOGIC;
  signal \pma_addr_int[12]_i_1_n_0\ : STD_LOGIC;
  signal \pma_addr_int[13]_i_1_n_0\ : STD_LOGIC;
  signal \pma_addr_int[14]_i_1_n_0\ : STD_LOGIC;
  signal \pma_addr_int[15]_i_2_n_0\ : STD_LOGIC;
  signal \pma_addr_int[15]_i_3_n_0\ : STD_LOGIC;
  signal \pma_addr_int[15]_i_4_n_0\ : STD_LOGIC;
  signal \pma_addr_int[15]_i_5_n_0\ : STD_LOGIC;
  signal \pma_addr_int[15]_i_6_n_0\ : STD_LOGIC;
  signal \pma_addr_int[1]_i_1_n_0\ : STD_LOGIC;
  signal \pma_addr_int[2]_i_1_n_0\ : STD_LOGIC;
  signal \pma_addr_int[3]_i_1_n_0\ : STD_LOGIC;
  signal \pma_addr_int[4]_i_1_n_0\ : STD_LOGIC;
  signal \pma_addr_int[5]_i_1_n_0\ : STD_LOGIC;
  signal \pma_addr_int[6]_i_1_n_0\ : STD_LOGIC;
  signal \pma_addr_int[7]_i_1_n_0\ : STD_LOGIC;
  signal \pma_addr_int[8]_i_1_n_0\ : STD_LOGIC;
  signal \pma_addr_int[9]_i_1_n_0\ : STD_LOGIC;
  signal pma_addr_int_2 : STD_LOGIC;
  signal rd0 : STD_LOGIC;
  signal \shift_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal we0_out : STD_LOGIC;
  signal \NLW_an_addr_int0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_an_addr_int0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pcs_addr_int0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_pcs_addr_int0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pma_addr_int0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_pma_addr_int0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \FSM_onehot_state[5]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \FSM_onehot_state[6]_i_1\ : label is "soft_lutpair121";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "OPCODE_1:0000000001,OPCODE_2:0000000010,START:0000001000,PREAMBLE:0000100000,IDLE:0000010000,ADDR_DATA:0100000000,TA_1:0001000000,TA_2:0010000000,LD_DEVAD:1000000000,LD_PRTAD:0000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "OPCODE_1:0000000001,OPCODE_2:0000000010,START:0000001000,PREAMBLE:0000100000,IDLE:0000010000,ADDR_DATA:0100000000,TA_1:0001000000,TA_2:0010000000,LD_DEVAD:1000000000,LD_PRTAD:0000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "OPCODE_1:0000000001,OPCODE_2:0000000010,START:0000001000,PREAMBLE:0000100000,IDLE:0000010000,ADDR_DATA:0100000000,TA_1:0001000000,TA_2:0010000000,LD_DEVAD:1000000000,LD_PRTAD:0000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "OPCODE_1:0000000001,OPCODE_2:0000000010,START:0000001000,PREAMBLE:0000100000,IDLE:0000010000,ADDR_DATA:0100000000,TA_1:0001000000,TA_2:0010000000,LD_DEVAD:1000000000,LD_PRTAD:0000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]\ : label is "OPCODE_1:0000000001,OPCODE_2:0000000010,START:0000001000,PREAMBLE:0000100000,IDLE:0000010000,ADDR_DATA:0100000000,TA_1:0001000000,TA_2:0010000000,LD_DEVAD:1000000000,LD_PRTAD:0000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[5]\ : label is "OPCODE_1:0000000001,OPCODE_2:0000000010,START:0000001000,PREAMBLE:0000100000,IDLE:0000010000,ADDR_DATA:0100000000,TA_1:0001000000,TA_2:0010000000,LD_DEVAD:1000000000,LD_PRTAD:0000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[6]\ : label is "OPCODE_1:0000000001,OPCODE_2:0000000010,START:0000001000,PREAMBLE:0000100000,IDLE:0000010000,ADDR_DATA:0100000000,TA_1:0001000000,TA_2:0010000000,LD_DEVAD:1000000000,LD_PRTAD:0000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[7]\ : label is "OPCODE_1:0000000001,OPCODE_2:0000000010,START:0000001000,PREAMBLE:0000100000,IDLE:0000010000,ADDR_DATA:0100000000,TA_1:0001000000,TA_2:0010000000,LD_DEVAD:1000000000,LD_PRTAD:0000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[8]\ : label is "OPCODE_1:0000000001,OPCODE_2:0000000010,START:0000001000,PREAMBLE:0000100000,IDLE:0000010000,ADDR_DATA:0100000000,TA_1:0001000000,TA_2:0010000000,LD_DEVAD:1000000000,LD_PRTAD:0000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[9]\ : label is "OPCODE_1:0000000001,OPCODE_2:0000000010,START:0000001000,PREAMBLE:0000100000,IDLE:0000010000,ADDR_DATA:0100000000,TA_1:0001000000,TA_2:0010000000,LD_DEVAD:1000000000,LD_PRTAD:0000000100";
  attribute SOFT_HLUTNM of \addr_reg[18]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \addr_reg[19]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \addr_reg[20]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \an_addr_int[0]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \an_addr_int[10]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \an_addr_int[11]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \an_addr_int[12]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \an_addr_int[13]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \an_addr_int[14]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \an_addr_int[15]_i_2\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \an_addr_int[1]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \an_addr_int[2]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \an_addr_int[3]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \an_addr_int[4]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \an_addr_int[5]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \an_addr_int[6]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \an_addr_int[7]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \an_addr_int[8]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \an_addr_int[9]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \bit_count[0]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \bit_count[3]_i_2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \bit_count[4]_i_3\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \bit_count[4]_i_4\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \bit_count[4]_i_5\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of devad_match_i_2 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of devad_match_i_3 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of devad_match_i_4 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of mdio_out_i_2 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \opcode[0]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \opcode[1]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \pcs_addr_int[0]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \pcs_addr_int[10]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \pcs_addr_int[11]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \pcs_addr_int[12]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \pcs_addr_int[13]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \pcs_addr_int[14]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \pcs_addr_int[15]_i_2\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \pcs_addr_int[1]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \pcs_addr_int[2]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \pcs_addr_int[3]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \pcs_addr_int[4]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \pcs_addr_int[5]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \pcs_addr_int[6]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \pcs_addr_int[7]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \pcs_addr_int[8]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \pcs_addr_int[9]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \pma_addr_int[0]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \pma_addr_int[10]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \pma_addr_int[11]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \pma_addr_int[12]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \pma_addr_int[13]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \pma_addr_int[14]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \pma_addr_int[15]_i_2\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \pma_addr_int[1]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \pma_addr_int[2]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \pma_addr_int[3]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \pma_addr_int[4]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \pma_addr_int[5]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \pma_addr_int[6]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \pma_addr_int[7]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \pma_addr_int[8]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \pma_addr_int[9]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \shift_reg[0]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \shift_reg[1]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \shift_reg[2]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \shift_reg[3]_i_1\ : label is "soft_lutpair122";
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  \devad_reg_reg[4]_0\(20 downto 0) <= \^devad_reg_reg[4]_0\(20 downto 0);
  mdio_rd <= \^mdio_rd\;
  mdio_we <= \^mdio_we\;
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => mdio_in_reg,
      O => \FSM_onehot_state[0]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => mdio_out_i_2_n_0,
      I2 => \FSM_onehot_state_reg_n_0_[2]\,
      O => \FSM_onehot_state[2]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => mdio_in_reg,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => mdio_out_i_2_n_0,
      O => \FSM_onehot_state[3]_i_1_n_0\
    );
\FSM_onehot_state[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \FSM_onehot_state[6]_i_2_n_0\,
      I1 => \FSM_onehot_state[8]_i_2_n_0\,
      I2 => \FSM_onehot_state[4]_i_2_n_0\,
      O => \FSM_onehot_state[4]_i_1_n_0\
    );
\FSM_onehot_state[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0EFE0EFFFFFC0C"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[5]\,
      I1 => \FSM_onehot_state_reg_n_0_[4]\,
      I2 => mdio_in_reg,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => p_1_in,
      I5 => mdio_out_i_2_n_0,
      O => \FSM_onehot_state[4]_i_2_n_0\
    );
\FSM_onehot_state[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => mdio_in_reg,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => \FSM_onehot_state_reg_n_0_[4]\,
      O => \FSM_onehot_state[5]_i_1_n_0\
    );
\FSM_onehot_state[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \FSM_onehot_state[8]_i_2_n_0\,
      I1 => \FSM_onehot_state[6]_i_2_n_0\,
      I2 => opcode(1),
      O => \FSM_onehot_state[6]_i_1_n_0\
    );
\FSM_onehot_state[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => bit_count_reg(3),
      I1 => bit_count_reg(0),
      I2 => bit_count_reg(1),
      I3 => bit_count_reg(2),
      I4 => bit_count_reg(4),
      I5 => \FSM_onehot_state_reg_n_0_[9]\,
      O => \FSM_onehot_state[6]_i_2_n_0\
    );
\FSM_onehot_state[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF80FF00FF80"
    )
        port map (
      I0 => \FSM_onehot_state[8]_i_2_n_0\,
      I1 => opcode(1),
      I2 => \FSM_onehot_state_reg_n_0_[9]\,
      I3 => \FSM_onehot_state_reg_n_0_[7]\,
      I4 => mdio_out_i_2_n_0,
      I5 => p_1_in,
      O => \FSM_onehot_state[8]_i_1_n_0\
    );
\FSM_onehot_state[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0082000000000082"
    )
        port map (
      I0 => devad_match,
      I1 => prtad(4),
      I2 => \^q\(8),
      I3 => \FSM_onehot_state[8]_i_3_n_0\,
      I4 => \^q\(7),
      I5 => prtad(3),
      O => \FSM_onehot_state[8]_i_2_n_0\
    );
\FSM_onehot_state[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => prtad(0),
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => prtad(1),
      I4 => \^q\(6),
      I5 => prtad(2),
      O => \FSM_onehot_state[8]_i_3_n_0\
    );
\FSM_onehot_state[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[2]\,
      I1 => mdio_out_i_2_n_0,
      I2 => \FSM_onehot_state_reg_n_0_[9]\,
      O => \FSM_onehot_state[9]_i_1_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => mdc_rising,
      D => \FSM_onehot_state[0]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      R => areset_coreclk
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => mdc_rising,
      D => \FSM_onehot_state_reg_n_0_[0]\,
      Q => \FSM_onehot_state_reg_n_0_[1]\,
      R => areset_coreclk
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => mdc_rising,
      D => \FSM_onehot_state[2]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[2]\,
      R => areset_coreclk
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => mdc_rising,
      D => \FSM_onehot_state[3]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[3]\,
      R => areset_coreclk
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => mdc_rising,
      D => \FSM_onehot_state[4]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[4]\,
      S => areset_coreclk
    );
\FSM_onehot_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => mdc_rising,
      D => \FSM_onehot_state[5]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[5]\,
      R => areset_coreclk
    );
\FSM_onehot_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => mdc_rising,
      D => \FSM_onehot_state[6]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[6]\,
      R => areset_coreclk
    );
\FSM_onehot_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => mdc_rising,
      D => \FSM_onehot_state_reg_n_0_[6]\,
      Q => \FSM_onehot_state_reg_n_0_[7]\,
      R => areset_coreclk
    );
\FSM_onehot_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => mdc_rising,
      D => \FSM_onehot_state[8]_i_1_n_0\,
      Q => p_1_in,
      R => areset_coreclk
    );
\FSM_onehot_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => mdc_rising,
      D => \FSM_onehot_state[9]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[9]\,
      R => areset_coreclk
    );
\addr_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => pcs_addr(0),
      I1 => \addr_reg[17]_i_2_n_0\,
      I2 => devad_match_i_2_n_0,
      I3 => pma_addr_int(0),
      I4 => \addr_reg[17]_i_3_n_0\,
      I5 => an_addr_int(0),
      O => \^devad_reg_reg[4]_0\(0)
    );
\addr_reg[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => pcs_addr(10),
      I1 => devad_match_i_2_n_0,
      I2 => pma_addr_int(10),
      I3 => \addr_reg[17]_i_3_n_0\,
      I4 => an_addr_int(10),
      O => \^devad_reg_reg[4]_0\(10)
    );
\addr_reg[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => pcs_addr(11),
      I1 => devad_match_i_2_n_0,
      I2 => pma_addr_int(11),
      I3 => \addr_reg[17]_i_3_n_0\,
      I4 => an_addr_int(11),
      O => \^devad_reg_reg[4]_0\(11)
    );
\addr_reg[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => pcs_addr(12),
      I1 => devad_match_i_2_n_0,
      I2 => pma_addr_int(12),
      I3 => \addr_reg[17]_i_3_n_0\,
      I4 => an_addr_int(12),
      O => \^devad_reg_reg[4]_0\(12)
    );
\addr_reg[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => pcs_addr(13),
      I1 => devad_match_i_2_n_0,
      I2 => pma_addr_int(13),
      I3 => \addr_reg[17]_i_3_n_0\,
      I4 => an_addr_int(13),
      O => \^devad_reg_reg[4]_0\(13)
    );
\addr_reg[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => pcs_addr(14),
      I1 => devad_match_i_2_n_0,
      I2 => pma_addr_int(14),
      I3 => \addr_reg[17]_i_3_n_0\,
      I4 => an_addr_int(14),
      O => \^devad_reg_reg[4]_0\(14)
    );
\addr_reg[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => pcs_addr(15),
      I1 => devad_match_i_2_n_0,
      I2 => pma_addr_int(15),
      I3 => \addr_reg[17]_i_3_n_0\,
      I4 => an_addr_int(15),
      O => \^devad_reg_reg[4]_0\(15)
    );
\addr_reg[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F007F7F7F000000"
    )
        port map (
      I0 => \addr_reg[17]_i_2_n_0\,
      I1 => devad_match_i_2_n_0,
      I2 => \addr_reg[16]_i_2_n_0\,
      I3 => devad_reg(0),
      I4 => \FSM_onehot_state[6]_i_2_n_0\,
      I5 => mdio_in_reg,
      O => \^devad_reg_reg[4]_0\(16)
    );
\addr_reg[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000101000051015"
    )
        port map (
      I0 => \^devad_reg_reg[4]_0\(18),
      I1 => devad_reg(3),
      I2 => \FSM_onehot_state[6]_i_2_n_0\,
      I3 => \^q\(2),
      I4 => devad_reg(4),
      I5 => \^q\(3),
      O => \addr_reg[16]_i_2_n_0\
    );
\addr_reg[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \addr_reg[17]_i_2_n_0\,
      I1 => \addr_reg[17]_i_3_n_0\,
      I2 => devad_match_i_2_n_0,
      O => \^devad_reg_reg[4]_0\(17)
    );
\addr_reg[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => read_reg,
      I1 => \^mdio_rd\,
      I2 => \addr_reg[17]_i_4_n_0\,
      I3 => \addr_reg[17]_i_5_n_0\,
      I4 => \addr_reg_reg[8]\(1),
      I5 => \addr_reg_reg[8]\(0),
      O => \addr_reg[17]_i_2_n_0\
    );
\addr_reg[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111050000000500"
    )
        port map (
      I0 => devad_match_i_4_n_0,
      I1 => devad_reg(2),
      I2 => \^q\(1),
      I3 => mdio_in_reg,
      I4 => \FSM_onehot_state[6]_i_2_n_0\,
      I5 => devad_reg(0),
      O => \addr_reg[17]_i_3_n_0\
    );
\addr_reg[17]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \addr_reg[17]_i_6_n_0\,
      I1 => pcs_addr(6),
      I2 => pcs_addr(7),
      I3 => pcs_addr(4),
      I4 => pcs_addr(2),
      O => \addr_reg[17]_i_4_n_0\
    );
\addr_reg[17]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => pcs_addr(10),
      I1 => pcs_addr(11),
      I2 => pcs_addr(8),
      I3 => pcs_addr(9),
      I4 => \addr_reg[17]_i_7_n_0\,
      O => \addr_reg[17]_i_5_n_0\
    );
\addr_reg[17]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => pcs_addr(5),
      I1 => pcs_addr(3),
      I2 => pcs_addr(1),
      I3 => pcs_addr(0),
      O => \addr_reg[17]_i_6_n_0\
    );
\addr_reg[17]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => pcs_addr(13),
      I1 => pcs_addr(12),
      I2 => pcs_addr(14),
      I3 => pcs_addr(15),
      O => \addr_reg[17]_i_7_n_0\
    );
\addr_reg[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => devad_reg(2),
      I1 => \FSM_onehot_state[6]_i_2_n_0\,
      I2 => \^q\(1),
      O => \^devad_reg_reg[4]_0\(18)
    );
\addr_reg[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => devad_reg(3),
      I1 => \FSM_onehot_state[6]_i_2_n_0\,
      I2 => \^q\(2),
      O => \^devad_reg_reg[4]_0\(19)
    );
\addr_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => pcs_addr(1),
      I1 => \addr_reg[17]_i_2_n_0\,
      I2 => devad_match_i_2_n_0,
      I3 => pma_addr_int(1),
      I4 => \addr_reg[17]_i_3_n_0\,
      I5 => an_addr_int(1),
      O => \^devad_reg_reg[4]_0\(1)
    );
\addr_reg[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => devad_reg(4),
      I1 => \FSM_onehot_state[6]_i_2_n_0\,
      I2 => \^q\(3),
      O => \^devad_reg_reg[4]_0\(20)
    );
\addr_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => pcs_addr(2),
      I1 => \addr_reg[17]_i_2_n_0\,
      I2 => devad_match_i_2_n_0,
      I3 => pma_addr_int(2),
      I4 => \addr_reg[17]_i_3_n_0\,
      I5 => an_addr_int(2),
      O => \^devad_reg_reg[4]_0\(2)
    );
\addr_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => pcs_addr(3),
      I1 => devad_match_i_2_n_0,
      I2 => pma_addr_int(3),
      I3 => \addr_reg[17]_i_3_n_0\,
      I4 => an_addr_int(3),
      O => \^devad_reg_reg[4]_0\(3)
    );
\addr_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => pcs_addr(4),
      I1 => \addr_reg[17]_i_2_n_0\,
      I2 => devad_match_i_2_n_0,
      I3 => pma_addr_int(4),
      I4 => \addr_reg[17]_i_3_n_0\,
      I5 => an_addr_int(4),
      O => \^devad_reg_reg[4]_0\(4)
    );
\addr_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => pcs_addr(5),
      I1 => \addr_reg[17]_i_2_n_0\,
      I2 => devad_match_i_2_n_0,
      I3 => pma_addr_int(5),
      I4 => \addr_reg[17]_i_3_n_0\,
      I5 => an_addr_int(5),
      O => \^devad_reg_reg[4]_0\(5)
    );
\addr_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => pcs_addr(6),
      I1 => \addr_reg[17]_i_2_n_0\,
      I2 => devad_match_i_2_n_0,
      I3 => pma_addr_int(6),
      I4 => \addr_reg[17]_i_3_n_0\,
      I5 => an_addr_int(6),
      O => \^devad_reg_reg[4]_0\(6)
    );
\addr_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => pcs_addr(7),
      I1 => devad_match_i_2_n_0,
      I2 => pma_addr_int(7),
      I3 => \addr_reg[17]_i_3_n_0\,
      I4 => an_addr_int(7),
      O => \^devad_reg_reg[4]_0\(7)
    );
\addr_reg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => pcs_addr(8),
      I1 => \addr_reg[17]_i_2_n_0\,
      I2 => devad_match_i_2_n_0,
      I3 => pma_addr_int(8),
      I4 => \addr_reg[17]_i_3_n_0\,
      I5 => an_addr_int(8),
      O => \^devad_reg_reg[4]_0\(8)
    );
\addr_reg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => pcs_addr(9),
      I1 => devad_match_i_2_n_0,
      I2 => pma_addr_int(9),
      I3 => \addr_reg[17]_i_3_n_0\,
      I4 => an_addr_int(9),
      O => \^devad_reg_reg[4]_0\(9)
    );
an_addr_int0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => an_addr_int0_carry_n_0,
      CO(2) => an_addr_int0_carry_n_1,
      CO(1) => an_addr_int0_carry_n_2,
      CO(0) => an_addr_int0_carry_n_3,
      CYINIT => an_addr_int(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => an_addr_int0(4 downto 1),
      S(3 downto 0) => an_addr_int(4 downto 1)
    );
\an_addr_int0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => an_addr_int0_carry_n_0,
      CO(3) => \an_addr_int0_carry__0_n_0\,
      CO(2) => \an_addr_int0_carry__0_n_1\,
      CO(1) => \an_addr_int0_carry__0_n_2\,
      CO(0) => \an_addr_int0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => an_addr_int0(8 downto 5),
      S(3 downto 0) => an_addr_int(8 downto 5)
    );
\an_addr_int0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \an_addr_int0_carry__0_n_0\,
      CO(3) => \an_addr_int0_carry__1_n_0\,
      CO(2) => \an_addr_int0_carry__1_n_1\,
      CO(1) => \an_addr_int0_carry__1_n_2\,
      CO(0) => \an_addr_int0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => an_addr_int0(12 downto 9),
      S(3 downto 0) => an_addr_int(12 downto 9)
    );
\an_addr_int0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \an_addr_int0_carry__1_n_0\,
      CO(3 downto 2) => \NLW_an_addr_int0_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \an_addr_int0_carry__2_n_2\,
      CO(0) => \an_addr_int0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_an_addr_int0_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => an_addr_int0(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => an_addr_int(15 downto 13)
    );
\an_addr_int[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => an_addr_int(0),
      I1 => opcode(1),
      I2 => mdio_in_reg,
      O => \an_addr_int[0]_i_1_n_0\
    );
\an_addr_int[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => an_addr_int0(10),
      I1 => opcode(1),
      I2 => \^q\(9),
      O => \an_addr_int[10]_i_1_n_0\
    );
\an_addr_int[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => an_addr_int0(11),
      I1 => opcode(1),
      I2 => \^q\(10),
      O => \an_addr_int[11]_i_1_n_0\
    );
\an_addr_int[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => an_addr_int0(12),
      I1 => opcode(1),
      I2 => \^q\(11),
      O => \an_addr_int[12]_i_1_n_0\
    );
\an_addr_int[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => an_addr_int0(13),
      I1 => opcode(1),
      I2 => \^q\(12),
      O => \an_addr_int[13]_i_1_n_0\
    );
\an_addr_int[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => an_addr_int0(14),
      I1 => opcode(1),
      I2 => \^q\(13),
      O => \an_addr_int[14]_i_1_n_0\
    );
\an_addr_int[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => p_1_in,
      I1 => mdio_out_i_2_n_0,
      I2 => mdc_rising,
      I3 => \an_addr_int[15]_i_3_n_0\,
      I4 => \an_addr_int[15]_i_4_n_0\,
      O => an_addr_int_1
    );
\an_addr_int[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => an_addr_int0(15),
      I1 => opcode(1),
      I2 => \^q\(14),
      O => \an_addr_int[15]_i_2_n_0\
    );
\an_addr_int[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
        port map (
      I0 => devad_reg(4),
      I1 => devad_reg(3),
      I2 => opcode(0),
      I3 => devad_reg(2),
      I4 => devad_reg(0),
      I5 => devad_reg(1),
      O => \an_addr_int[15]_i_3_n_0\
    );
\an_addr_int[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => \an_addr_int[15]_i_5_n_0\,
      I1 => \an_addr_int[15]_i_6_n_0\,
      I2 => \an_addr_int[15]_i_7_n_0\,
      I3 => an_addr_int(6),
      I4 => an_addr_int(12),
      I5 => opcode(1),
      O => \an_addr_int[15]_i_4_n_0\
    );
\an_addr_int[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => an_addr_int(15),
      I1 => an_addr_int(11),
      I2 => an_addr_int(8),
      I3 => an_addr_int(10),
      I4 => an_addr_int(7),
      I5 => an_addr_int(14),
      O => \an_addr_int[15]_i_5_n_0\
    );
\an_addr_int[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => an_addr_int(5),
      I1 => an_addr_int(1),
      I2 => an_addr_int(13),
      I3 => an_addr_int(3),
      O => \an_addr_int[15]_i_6_n_0\
    );
\an_addr_int[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => an_addr_int(9),
      I1 => an_addr_int(0),
      I2 => an_addr_int(4),
      I3 => an_addr_int(2),
      O => \an_addr_int[15]_i_7_n_0\
    );
\an_addr_int[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => an_addr_int0(1),
      I1 => opcode(1),
      I2 => \^q\(0),
      O => \an_addr_int[1]_i_1_n_0\
    );
\an_addr_int[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => an_addr_int0(2),
      I1 => opcode(1),
      I2 => \^q\(1),
      O => \an_addr_int[2]_i_1_n_0\
    );
\an_addr_int[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => an_addr_int0(3),
      I1 => opcode(1),
      I2 => \^q\(2),
      O => \an_addr_int[3]_i_1_n_0\
    );
\an_addr_int[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => an_addr_int0(4),
      I1 => opcode(1),
      I2 => \^q\(3),
      O => \an_addr_int[4]_i_1_n_0\
    );
\an_addr_int[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => an_addr_int0(5),
      I1 => opcode(1),
      I2 => \^q\(4),
      O => \an_addr_int[5]_i_1_n_0\
    );
\an_addr_int[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => an_addr_int0(6),
      I1 => opcode(1),
      I2 => \^q\(5),
      O => \an_addr_int[6]_i_1_n_0\
    );
\an_addr_int[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => an_addr_int0(7),
      I1 => opcode(1),
      I2 => \^q\(6),
      O => \an_addr_int[7]_i_1_n_0\
    );
\an_addr_int[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => an_addr_int0(8),
      I1 => opcode(1),
      I2 => \^q\(7),
      O => \an_addr_int[8]_i_1_n_0\
    );
\an_addr_int[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => an_addr_int0(9),
      I1 => opcode(1),
      I2 => \^q\(8),
      O => \an_addr_int[9]_i_1_n_0\
    );
\an_addr_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => an_addr_int_1,
      D => \an_addr_int[0]_i_1_n_0\,
      Q => an_addr_int(0),
      R => areset_coreclk
    );
\an_addr_int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => an_addr_int_1,
      D => \an_addr_int[10]_i_1_n_0\,
      Q => an_addr_int(10),
      R => areset_coreclk
    );
\an_addr_int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => an_addr_int_1,
      D => \an_addr_int[11]_i_1_n_0\,
      Q => an_addr_int(11),
      R => areset_coreclk
    );
\an_addr_int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => an_addr_int_1,
      D => \an_addr_int[12]_i_1_n_0\,
      Q => an_addr_int(12),
      R => areset_coreclk
    );
\an_addr_int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => an_addr_int_1,
      D => \an_addr_int[13]_i_1_n_0\,
      Q => an_addr_int(13),
      R => areset_coreclk
    );
\an_addr_int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => an_addr_int_1,
      D => \an_addr_int[14]_i_1_n_0\,
      Q => an_addr_int(14),
      R => areset_coreclk
    );
\an_addr_int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => an_addr_int_1,
      D => \an_addr_int[15]_i_2_n_0\,
      Q => an_addr_int(15),
      R => areset_coreclk
    );
\an_addr_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => an_addr_int_1,
      D => \an_addr_int[1]_i_1_n_0\,
      Q => an_addr_int(1),
      R => areset_coreclk
    );
\an_addr_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => an_addr_int_1,
      D => \an_addr_int[2]_i_1_n_0\,
      Q => an_addr_int(2),
      R => areset_coreclk
    );
\an_addr_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => an_addr_int_1,
      D => \an_addr_int[3]_i_1_n_0\,
      Q => an_addr_int(3),
      R => areset_coreclk
    );
\an_addr_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => an_addr_int_1,
      D => \an_addr_int[4]_i_1_n_0\,
      Q => an_addr_int(4),
      R => areset_coreclk
    );
\an_addr_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => an_addr_int_1,
      D => \an_addr_int[5]_i_1_n_0\,
      Q => an_addr_int(5),
      R => areset_coreclk
    );
\an_addr_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => an_addr_int_1,
      D => \an_addr_int[6]_i_1_n_0\,
      Q => an_addr_int(6),
      R => areset_coreclk
    );
\an_addr_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => an_addr_int_1,
      D => \an_addr_int[7]_i_1_n_0\,
      Q => an_addr_int(7),
      R => areset_coreclk
    );
\an_addr_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => an_addr_int_1,
      D => \an_addr_int[8]_i_1_n_0\,
      Q => an_addr_int(8),
      R => areset_coreclk
    );
\an_addr_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => an_addr_int_1,
      D => \an_addr_int[9]_i_1_n_0\,
      Q => an_addr_int(9),
      R => areset_coreclk
    );
\bit_count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAABAB"
    )
        port map (
      I0 => \bit_count[4]_i_3_n_0\,
      I1 => bit_count_reg(0),
      I2 => \FSM_onehot_state_reg_n_0_[1]\,
      I3 => mdio_out_i_2_n_0,
      I4 => \FSM_onehot_state_reg_n_0_[2]\,
      O => \p_0_in__0\(0)
    );
\bit_count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEBAAAAAAEBAAEB"
    )
        port map (
      I0 => \bit_count[4]_i_3_n_0\,
      I1 => bit_count_reg(0),
      I2 => bit_count_reg(1),
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => mdio_out_i_2_n_0,
      I5 => \FSM_onehot_state_reg_n_0_[2]\,
      O => \p_0_in__0\(1)
    );
\bit_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAB"
    )
        port map (
      I0 => \bit_count[4]_i_5_n_0\,
      I1 => bit_count_reg(0),
      I2 => bit_count_reg(1),
      I3 => bit_count_reg(2),
      O => \p_0_in__0\(2)
    );
\bit_count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEBAAAAAAAA"
    )
        port map (
      I0 => \bit_count[4]_i_3_n_0\,
      I1 => bit_count_reg(3),
      I2 => bit_count_reg(0),
      I3 => bit_count_reg(1),
      I4 => bit_count_reg(2),
      I5 => \bit_count[3]_i_2_n_0\,
      O => \p_0_in__0\(3)
    );
\bit_count[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => mdio_out_i_2_n_0,
      I2 => \FSM_onehot_state_reg_n_0_[2]\,
      O => \bit_count[3]_i_2_n_0\
    );
\bit_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => mdc_rising,
      I1 => \bit_count[4]_i_3_n_0\,
      I2 => \FSM_onehot_state_reg_n_0_[2]\,
      I3 => mdio_out_i_2_n_0,
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      O => bit_count
    );
\bit_count[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEEEEEEEB"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => bit_count_reg(4),
      I2 => bit_count_reg(2),
      I3 => \bit_count[4]_i_4_n_0\,
      I4 => bit_count_reg(3),
      I5 => \bit_count[4]_i_5_n_0\,
      O => \p_0_in__0\(4)
    );
\bit_count[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF4F0"
    )
        port map (
      I0 => \FSM_onehot_state[6]_i_2_n_0\,
      I1 => opcode(1),
      I2 => \FSM_onehot_state_reg_n_0_[4]\,
      I3 => \FSM_onehot_state[8]_i_2_n_0\,
      I4 => \FSM_onehot_state_reg_n_0_[7]\,
      O => \bit_count[4]_i_3_n_0\
    );
\bit_count[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => bit_count_reg(0),
      I1 => bit_count_reg(1),
      O => \bit_count[4]_i_4_n_0\
    );
\bit_count[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => \bit_count[4]_i_3_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => mdio_out_i_2_n_0,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \bit_count[4]_i_5_n_0\
    );
\bit_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => bit_count,
      D => \p_0_in__0\(0),
      Q => bit_count_reg(0),
      R => '0'
    );
\bit_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => bit_count,
      D => \p_0_in__0\(1),
      Q => bit_count_reg(1),
      R => '0'
    );
\bit_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => bit_count,
      D => \p_0_in__0\(2),
      Q => bit_count_reg(2),
      R => '0'
    );
\bit_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => bit_count,
      D => \p_0_in__0\(3),
      Q => bit_count_reg(3),
      R => '0'
    );
\bit_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => bit_count,
      D => \p_0_in__0\(4),
      Q => bit_count_reg(4),
      R => '0'
    );
\data_captured[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040444000"
    )
        port map (
      I0 => \FSM_onehot_state[6]_i_2_n_0\,
      I1 => opcode(1),
      I2 => drp_ack,
      I3 => mgmt_drp_cs,
      I4 => regs_rdack,
      I5 => devad_match,
      O => \data_captured[15]_i_1_n_0\
    );
\data_captured[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40444000"
    )
        port map (
      I0 => \FSM_onehot_state[6]_i_2_n_0\,
      I1 => opcode(1),
      I2 => drp_ack,
      I3 => mgmt_drp_cs,
      I4 => regs_rdack,
      O => data_captured_0
    );
\data_captured_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => data_captured_0,
      D => D(0),
      Q => data_captured(0),
      R => \data_captured[15]_i_1_n_0\
    );
\data_captured_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => data_captured_0,
      D => D(10),
      Q => data_captured(10),
      R => \data_captured[15]_i_1_n_0\
    );
\data_captured_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => data_captured_0,
      D => D(11),
      Q => data_captured(11),
      R => \data_captured[15]_i_1_n_0\
    );
\data_captured_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => data_captured_0,
      D => D(12),
      Q => data_captured(12),
      R => \data_captured[15]_i_1_n_0\
    );
\data_captured_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => data_captured_0,
      D => D(13),
      Q => data_captured(13),
      R => \data_captured[15]_i_1_n_0\
    );
\data_captured_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => data_captured_0,
      D => D(14),
      Q => data_captured(14),
      R => \data_captured[15]_i_1_n_0\
    );
\data_captured_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => data_captured_0,
      D => D(15),
      Q => data_captured(15),
      R => \data_captured[15]_i_1_n_0\
    );
\data_captured_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => data_captured_0,
      D => D(1),
      Q => data_captured(1),
      R => \data_captured[15]_i_1_n_0\
    );
\data_captured_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => data_captured_0,
      D => D(2),
      Q => data_captured(2),
      R => \data_captured[15]_i_1_n_0\
    );
\data_captured_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => data_captured_0,
      D => D(3),
      Q => data_captured(3),
      R => \data_captured[15]_i_1_n_0\
    );
\data_captured_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => data_captured_0,
      D => D(4),
      Q => data_captured(4),
      R => \data_captured[15]_i_1_n_0\
    );
\data_captured_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => data_captured_0,
      D => D(5),
      Q => data_captured(5),
      R => \data_captured[15]_i_1_n_0\
    );
\data_captured_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => data_captured_0,
      D => D(6),
      Q => data_captured(6),
      R => \data_captured[15]_i_1_n_0\
    );
\data_captured_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => data_captured_0,
      D => D(7),
      Q => data_captured(7),
      R => \data_captured[15]_i_1_n_0\
    );
\data_captured_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => data_captured_0,
      D => D(8),
      Q => data_captured(8),
      R => \data_captured[15]_i_1_n_0\
    );
\data_captured_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => data_captured_0,
      D => D(9),
      Q => data_captured(9),
      R => \data_captured[15]_i_1_n_0\
    );
devad_match_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF470000"
    )
        port map (
      I0 => devad_reg(2),
      I1 => \FSM_onehot_state[6]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => devad_match_i_2_n_0,
      I4 => devad_match_i_3_n_0,
      I5 => devad_match_i_4_n_0,
      O => devad_match0
    );
devad_match_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => devad_reg(1),
      I1 => \FSM_onehot_state[6]_i_2_n_0\,
      I2 => \^q\(0),
      O => devad_match_i_2_n_0
    );
devad_match_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => devad_reg(0),
      I1 => \FSM_onehot_state[6]_i_2_n_0\,
      I2 => mdio_in_reg,
      O => devad_match_i_3_n_0
    );
devad_match_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \^q\(3),
      I1 => devad_reg(4),
      I2 => \^q\(2),
      I3 => \FSM_onehot_state[6]_i_2_n_0\,
      I4 => devad_reg(3),
      O => devad_match_i_4_n_0
    );
devad_match_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => devad_match0,
      Q => devad_match,
      R => areset_coreclk
    );
\devad_reg[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mdc_rising,
      I1 => \FSM_onehot_state[6]_i_2_n_0\,
      O => devad_reg0
    );
\devad_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => devad_reg0,
      D => mdio_in_reg,
      Q => devad_reg(0),
      R => areset_coreclk
    );
\devad_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => devad_reg0,
      D => \^q\(0),
      Q => devad_reg(1),
      R => areset_coreclk
    );
\devad_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => devad_reg0,
      D => \^q\(1),
      Q => devad_reg(2),
      R => areset_coreclk
    );
\devad_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => devad_reg0,
      D => \^q\(2),
      Q => devad_reg(3),
      R => areset_coreclk
    );
\devad_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => devad_reg0,
      D => \^q\(3),
      Q => devad_reg(4),
      R => areset_coreclk
    );
indirect_read_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => indirect_read_i_2_n_0,
      I1 => indirect_read_i_3_n_0,
      I2 => pcs_addr(10),
      I3 => pcs_addr(6),
      I4 => pcs_addr(8),
      I5 => pcs_addr(4),
      O => p_0_in
    );
indirect_read_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \addr_reg_reg[8]\(0),
      I1 => \addr_reg_reg[8]\(1),
      I2 => pcs_addr(0),
      I3 => pcs_addr(1),
      I4 => pcs_addr(3),
      I5 => pcs_addr(5),
      O => indirect_read_i_2_n_0
    );
indirect_read_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => pcs_addr(2),
      I1 => pcs_addr(12),
      I2 => pcs_addr(11),
      I3 => pcs_addr(14),
      I4 => indirect_read_i_4_n_0,
      O => indirect_read_i_3_n_0
    );
indirect_read_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => pcs_addr(13),
      I1 => pcs_addr(7),
      I2 => pcs_addr(15),
      I3 => pcs_addr(9),
      O => indirect_read_i_4_n_0
    );
mdc_just_rose_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \mdc_rising_reg__0\,
      Q => mdc_just_rose,
      R => areset_coreclk
    );
mdc_rising_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => mdc_rising,
      Q => \mdc_rising_reg__0\,
      R => '0'
    );
mdio_in_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => mdc_rising,
      D => \out\,
      Q => mdio_in_reg,
      R => areset_coreclk
    );
mdio_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB3F7F7"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[9]\,
      I1 => opcode(1),
      I2 => mdio_out_i_2_n_0,
      I3 => \^q\(15),
      I4 => p_1_in,
      O => mdio_out_int
    );
mdio_out_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => bit_count_reg(4),
      I1 => bit_count_reg(2),
      I2 => bit_count_reg(1),
      I3 => bit_count_reg(0),
      I4 => bit_count_reg(3),
      O => mdio_out_i_2_n_0
    );
mdio_out_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => mdc_rising,
      D => mdio_out_int,
      Q => mdio_out,
      R => areset_coreclk
    );
mdio_tri_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B3BF"
    )
        port map (
      I0 => mdio_out_i_2_n_0,
      I1 => opcode(1),
      I2 => \FSM_onehot_state_reg_n_0_[9]\,
      I3 => p_1_in,
      O => mdio_tri_int
    );
mdio_tri_reg: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => mdc_rising,
      D => mdio_tri_int,
      Q => mdio_tri,
      S => areset_coreclk
    );
mdio_we_rising_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^mdio_we\,
      I1 => mdio_we_reg,
      O => mdio_we_rising0
    );
\opcode[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(0),
      I1 => opcode0,
      I2 => opcode(0),
      O => \opcode[0]_i_1_n_0\
    );
\opcode[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(1),
      I1 => opcode0,
      I2 => opcode(1),
      O => \opcode[1]_i_1_n_0\
    );
\opcode[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => bit_count_reg(3),
      I1 => mdc_rising,
      I2 => bit_count_reg(2),
      I3 => bit_count_reg(4),
      I4 => \FSM_onehot_state_reg_n_0_[2]\,
      I5 => \bit_count[4]_i_4_n_0\,
      O => opcode0
    );
\opcode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \opcode[0]_i_1_n_0\,
      Q => opcode(0),
      R => areset_coreclk
    );
\opcode_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \opcode[1]_i_1_n_0\,
      Q => opcode(1),
      R => areset_coreclk
    );
pcs_addr_int0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pcs_addr_int0_carry_n_0,
      CO(2) => pcs_addr_int0_carry_n_1,
      CO(1) => pcs_addr_int0_carry_n_2,
      CO(0) => pcs_addr_int0_carry_n_3,
      CYINIT => pcs_addr(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => pcs_addr_int0(4 downto 1),
      S(3 downto 0) => pcs_addr(4 downto 1)
    );
\pcs_addr_int0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => pcs_addr_int0_carry_n_0,
      CO(3) => \pcs_addr_int0_carry__0_n_0\,
      CO(2) => \pcs_addr_int0_carry__0_n_1\,
      CO(1) => \pcs_addr_int0_carry__0_n_2\,
      CO(0) => \pcs_addr_int0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => pcs_addr_int0(8 downto 5),
      S(3 downto 0) => pcs_addr(8 downto 5)
    );
\pcs_addr_int0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pcs_addr_int0_carry__0_n_0\,
      CO(3) => \pcs_addr_int0_carry__1_n_0\,
      CO(2) => \pcs_addr_int0_carry__1_n_1\,
      CO(1) => \pcs_addr_int0_carry__1_n_2\,
      CO(0) => \pcs_addr_int0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => pcs_addr_int0(12 downto 9),
      S(3 downto 0) => pcs_addr(12 downto 9)
    );
\pcs_addr_int0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pcs_addr_int0_carry__1_n_0\,
      CO(3 downto 2) => \NLW_pcs_addr_int0_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \pcs_addr_int0_carry__2_n_2\,
      CO(0) => \pcs_addr_int0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_pcs_addr_int0_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => pcs_addr_int0(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => pcs_addr(15 downto 13)
    );
\pcs_addr_int[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => pcs_addr(0),
      I1 => opcode(1),
      I2 => mdio_in_reg,
      O => \pcs_addr_int[0]_i_1_n_0\
    );
\pcs_addr_int[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pcs_addr_int0(10),
      I1 => opcode(1),
      I2 => \^q\(9),
      O => \pcs_addr_int[10]_i_1_n_0\
    );
\pcs_addr_int[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pcs_addr_int0(11),
      I1 => opcode(1),
      I2 => \^q\(10),
      O => \pcs_addr_int[11]_i_1_n_0\
    );
\pcs_addr_int[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pcs_addr_int0(12),
      I1 => opcode(1),
      I2 => \^q\(11),
      O => \pcs_addr_int[12]_i_1_n_0\
    );
\pcs_addr_int[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pcs_addr_int0(13),
      I1 => opcode(1),
      I2 => \^q\(12),
      O => \pcs_addr_int[13]_i_1_n_0\
    );
\pcs_addr_int[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pcs_addr_int0(14),
      I1 => opcode(1),
      I2 => \^q\(13),
      O => \pcs_addr_int[14]_i_1_n_0\
    );
\pcs_addr_int[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \pcs_addr_int[15]_i_3_n_0\,
      I1 => mdc_rising,
      I2 => \pcs_addr_int[15]_i_4_n_0\,
      I3 => devad_reg(1),
      I4 => devad_reg(0),
      I5 => \pcs_addr_int[15]_i_5_n_0\,
      O => pcs_addr_int
    );
\pcs_addr_int[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pcs_addr_int0(15),
      I1 => opcode(1),
      I2 => \^q\(14),
      O => \pcs_addr_int[15]_i_2_n_0\
    );
\pcs_addr_int[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => p_1_in,
      I1 => bit_count_reg(3),
      I2 => bit_count_reg(0),
      I3 => bit_count_reg(1),
      I4 => bit_count_reg(2),
      I5 => bit_count_reg(4),
      O => \pcs_addr_int[15]_i_3_n_0\
    );
\pcs_addr_int[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => devad_reg(4),
      I1 => devad_reg(3),
      I2 => devad_reg(2),
      I3 => opcode(0),
      O => \pcs_addr_int[15]_i_4_n_0\
    );
\pcs_addr_int[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => \pcs_addr_int[15]_i_6_n_0\,
      I1 => \pcs_addr_int[15]_i_7_n_0\,
      I2 => \pcs_addr_int[15]_i_8_n_0\,
      I3 => pcs_addr(7),
      I4 => pcs_addr(6),
      I5 => pcs_addr(4),
      O => \pcs_addr_int[15]_i_5_n_0\
    );
\pcs_addr_int[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => pcs_addr(1),
      I1 => pcs_addr(0),
      I2 => pcs_addr(2),
      I3 => pcs_addr(8),
      I4 => pcs_addr(3),
      I5 => pcs_addr(5),
      O => \pcs_addr_int[15]_i_6_n_0\
    );
\pcs_addr_int[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => pcs_addr(12),
      I1 => pcs_addr(9),
      I2 => pcs_addr(15),
      I3 => opcode(1),
      O => \pcs_addr_int[15]_i_7_n_0\
    );
\pcs_addr_int[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => pcs_addr(14),
      I1 => pcs_addr(11),
      I2 => pcs_addr(13),
      I3 => pcs_addr(10),
      O => \pcs_addr_int[15]_i_8_n_0\
    );
\pcs_addr_int[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pcs_addr_int0(1),
      I1 => opcode(1),
      I2 => \^q\(0),
      O => \pcs_addr_int[1]_i_1_n_0\
    );
\pcs_addr_int[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pcs_addr_int0(2),
      I1 => opcode(1),
      I2 => \^q\(1),
      O => \pcs_addr_int[2]_i_1_n_0\
    );
\pcs_addr_int[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pcs_addr_int0(3),
      I1 => opcode(1),
      I2 => \^q\(2),
      O => \pcs_addr_int[3]_i_1_n_0\
    );
\pcs_addr_int[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pcs_addr_int0(4),
      I1 => opcode(1),
      I2 => \^q\(3),
      O => \pcs_addr_int[4]_i_1_n_0\
    );
\pcs_addr_int[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pcs_addr_int0(5),
      I1 => opcode(1),
      I2 => \^q\(4),
      O => \pcs_addr_int[5]_i_1_n_0\
    );
\pcs_addr_int[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pcs_addr_int0(6),
      I1 => opcode(1),
      I2 => \^q\(5),
      O => \pcs_addr_int[6]_i_1_n_0\
    );
\pcs_addr_int[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pcs_addr_int0(7),
      I1 => opcode(1),
      I2 => \^q\(6),
      O => \pcs_addr_int[7]_i_1_n_0\
    );
\pcs_addr_int[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pcs_addr_int0(8),
      I1 => opcode(1),
      I2 => \^q\(7),
      O => \pcs_addr_int[8]_i_1_n_0\
    );
\pcs_addr_int[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pcs_addr_int0(9),
      I1 => opcode(1),
      I2 => \^q\(8),
      O => \pcs_addr_int[9]_i_1_n_0\
    );
\pcs_addr_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_addr_int,
      D => \pcs_addr_int[0]_i_1_n_0\,
      Q => pcs_addr(0),
      R => areset_coreclk
    );
\pcs_addr_int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_addr_int,
      D => \pcs_addr_int[10]_i_1_n_0\,
      Q => pcs_addr(10),
      R => areset_coreclk
    );
\pcs_addr_int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_addr_int,
      D => \pcs_addr_int[11]_i_1_n_0\,
      Q => pcs_addr(11),
      R => areset_coreclk
    );
\pcs_addr_int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_addr_int,
      D => \pcs_addr_int[12]_i_1_n_0\,
      Q => pcs_addr(12),
      R => areset_coreclk
    );
\pcs_addr_int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_addr_int,
      D => \pcs_addr_int[13]_i_1_n_0\,
      Q => pcs_addr(13),
      R => areset_coreclk
    );
\pcs_addr_int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_addr_int,
      D => \pcs_addr_int[14]_i_1_n_0\,
      Q => pcs_addr(14),
      R => areset_coreclk
    );
\pcs_addr_int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_addr_int,
      D => \pcs_addr_int[15]_i_2_n_0\,
      Q => pcs_addr(15),
      R => areset_coreclk
    );
\pcs_addr_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_addr_int,
      D => \pcs_addr_int[1]_i_1_n_0\,
      Q => pcs_addr(1),
      R => areset_coreclk
    );
\pcs_addr_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_addr_int,
      D => \pcs_addr_int[2]_i_1_n_0\,
      Q => pcs_addr(2),
      R => areset_coreclk
    );
\pcs_addr_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_addr_int,
      D => \pcs_addr_int[3]_i_1_n_0\,
      Q => pcs_addr(3),
      R => areset_coreclk
    );
\pcs_addr_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_addr_int,
      D => \pcs_addr_int[4]_i_1_n_0\,
      Q => pcs_addr(4),
      R => areset_coreclk
    );
\pcs_addr_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_addr_int,
      D => \pcs_addr_int[5]_i_1_n_0\,
      Q => pcs_addr(5),
      R => areset_coreclk
    );
\pcs_addr_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_addr_int,
      D => \pcs_addr_int[6]_i_1_n_0\,
      Q => pcs_addr(6),
      R => areset_coreclk
    );
\pcs_addr_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_addr_int,
      D => \pcs_addr_int[7]_i_1_n_0\,
      Q => pcs_addr(7),
      R => areset_coreclk
    );
\pcs_addr_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_addr_int,
      D => \pcs_addr_int[8]_i_1_n_0\,
      Q => pcs_addr(8),
      R => areset_coreclk
    );
\pcs_addr_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_addr_int,
      D => \pcs_addr_int[9]_i_1_n_0\,
      Q => pcs_addr(9),
      R => areset_coreclk
    );
pma_addr_int0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pma_addr_int0_carry_n_0,
      CO(2) => pma_addr_int0_carry_n_1,
      CO(1) => pma_addr_int0_carry_n_2,
      CO(0) => pma_addr_int0_carry_n_3,
      CYINIT => pma_addr_int(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => pma_addr_int0(4 downto 1),
      S(3 downto 0) => pma_addr_int(4 downto 1)
    );
\pma_addr_int0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => pma_addr_int0_carry_n_0,
      CO(3) => \pma_addr_int0_carry__0_n_0\,
      CO(2) => \pma_addr_int0_carry__0_n_1\,
      CO(1) => \pma_addr_int0_carry__0_n_2\,
      CO(0) => \pma_addr_int0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => pma_addr_int0(8 downto 5),
      S(3 downto 0) => pma_addr_int(8 downto 5)
    );
\pma_addr_int0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pma_addr_int0_carry__0_n_0\,
      CO(3) => \pma_addr_int0_carry__1_n_0\,
      CO(2) => \pma_addr_int0_carry__1_n_1\,
      CO(1) => \pma_addr_int0_carry__1_n_2\,
      CO(0) => \pma_addr_int0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => pma_addr_int0(12 downto 9),
      S(3 downto 0) => pma_addr_int(12 downto 9)
    );
\pma_addr_int0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pma_addr_int0_carry__1_n_0\,
      CO(3 downto 2) => \NLW_pma_addr_int0_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \pma_addr_int0_carry__2_n_2\,
      CO(0) => \pma_addr_int0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_pma_addr_int0_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => pma_addr_int0(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => pma_addr_int(15 downto 13)
    );
\pma_addr_int[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => pma_addr_int(0),
      I1 => opcode(1),
      I2 => mdio_in_reg,
      O => \pma_addr_int[0]_i_1_n_0\
    );
\pma_addr_int[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pma_addr_int0(10),
      I1 => opcode(1),
      I2 => \^q\(9),
      O => \pma_addr_int[10]_i_1_n_0\
    );
\pma_addr_int[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pma_addr_int0(11),
      I1 => opcode(1),
      I2 => \^q\(10),
      O => \pma_addr_int[11]_i_1_n_0\
    );
\pma_addr_int[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pma_addr_int0(12),
      I1 => opcode(1),
      I2 => \^q\(11),
      O => \pma_addr_int[12]_i_1_n_0\
    );
\pma_addr_int[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pma_addr_int0(13),
      I1 => opcode(1),
      I2 => \^q\(12),
      O => \pma_addr_int[13]_i_1_n_0\
    );
\pma_addr_int[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pma_addr_int0(14),
      I1 => opcode(1),
      I2 => \^q\(13),
      O => \pma_addr_int[14]_i_1_n_0\
    );
\pma_addr_int[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \pcs_addr_int[15]_i_3_n_0\,
      I1 => mdc_rising,
      I2 => \pcs_addr_int[15]_i_4_n_0\,
      I3 => devad_reg(0),
      I4 => devad_reg(1),
      I5 => \pma_addr_int[15]_i_3_n_0\,
      O => pma_addr_int_2
    );
\pma_addr_int[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pma_addr_int0(15),
      I1 => opcode(1),
      I2 => \^q\(14),
      O => \pma_addr_int[15]_i_2_n_0\
    );
\pma_addr_int[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => \pma_addr_int[15]_i_4_n_0\,
      I1 => \pma_addr_int[15]_i_5_n_0\,
      I2 => \pma_addr_int[15]_i_6_n_0\,
      I3 => pma_addr_int(4),
      I4 => pma_addr_int(9),
      I5 => pma_addr_int(0),
      O => \pma_addr_int[15]_i_3_n_0\
    );
\pma_addr_int[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => pma_addr_int(15),
      I1 => pma_addr_int(11),
      I2 => opcode(1),
      I3 => pma_addr_int(12),
      I4 => pma_addr_int(2),
      I5 => pma_addr_int(5),
      O => \pma_addr_int[15]_i_4_n_0\
    );
\pma_addr_int[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => pma_addr_int(14),
      I1 => pma_addr_int(7),
      I2 => pma_addr_int(10),
      I3 => pma_addr_int(8),
      O => \pma_addr_int[15]_i_5_n_0\
    );
\pma_addr_int[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => pma_addr_int(13),
      I1 => pma_addr_int(6),
      I2 => pma_addr_int(3),
      I3 => pma_addr_int(1),
      O => \pma_addr_int[15]_i_6_n_0\
    );
\pma_addr_int[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pma_addr_int0(1),
      I1 => opcode(1),
      I2 => \^q\(0),
      O => \pma_addr_int[1]_i_1_n_0\
    );
\pma_addr_int[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pma_addr_int0(2),
      I1 => opcode(1),
      I2 => \^q\(1),
      O => \pma_addr_int[2]_i_1_n_0\
    );
\pma_addr_int[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pma_addr_int0(3),
      I1 => opcode(1),
      I2 => \^q\(2),
      O => \pma_addr_int[3]_i_1_n_0\
    );
\pma_addr_int[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pma_addr_int0(4),
      I1 => opcode(1),
      I2 => \^q\(3),
      O => \pma_addr_int[4]_i_1_n_0\
    );
\pma_addr_int[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pma_addr_int0(5),
      I1 => opcode(1),
      I2 => \^q\(4),
      O => \pma_addr_int[5]_i_1_n_0\
    );
\pma_addr_int[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pma_addr_int0(6),
      I1 => opcode(1),
      I2 => \^q\(5),
      O => \pma_addr_int[6]_i_1_n_0\
    );
\pma_addr_int[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pma_addr_int0(7),
      I1 => opcode(1),
      I2 => \^q\(6),
      O => \pma_addr_int[7]_i_1_n_0\
    );
\pma_addr_int[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pma_addr_int0(8),
      I1 => opcode(1),
      I2 => \^q\(7),
      O => \pma_addr_int[8]_i_1_n_0\
    );
\pma_addr_int[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pma_addr_int0(9),
      I1 => opcode(1),
      I2 => \^q\(8),
      O => \pma_addr_int[9]_i_1_n_0\
    );
\pma_addr_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pma_addr_int_2,
      D => \pma_addr_int[0]_i_1_n_0\,
      Q => pma_addr_int(0),
      R => areset_coreclk
    );
\pma_addr_int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pma_addr_int_2,
      D => \pma_addr_int[10]_i_1_n_0\,
      Q => pma_addr_int(10),
      R => areset_coreclk
    );
\pma_addr_int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pma_addr_int_2,
      D => \pma_addr_int[11]_i_1_n_0\,
      Q => pma_addr_int(11),
      R => areset_coreclk
    );
\pma_addr_int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pma_addr_int_2,
      D => \pma_addr_int[12]_i_1_n_0\,
      Q => pma_addr_int(12),
      R => areset_coreclk
    );
\pma_addr_int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pma_addr_int_2,
      D => \pma_addr_int[13]_i_1_n_0\,
      Q => pma_addr_int(13),
      R => areset_coreclk
    );
\pma_addr_int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pma_addr_int_2,
      D => \pma_addr_int[14]_i_1_n_0\,
      Q => pma_addr_int(14),
      R => areset_coreclk
    );
\pma_addr_int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pma_addr_int_2,
      D => \pma_addr_int[15]_i_2_n_0\,
      Q => pma_addr_int(15),
      R => areset_coreclk
    );
\pma_addr_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pma_addr_int_2,
      D => \pma_addr_int[1]_i_1_n_0\,
      Q => pma_addr_int(1),
      R => areset_coreclk
    );
\pma_addr_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pma_addr_int_2,
      D => \pma_addr_int[2]_i_1_n_0\,
      Q => pma_addr_int(2),
      R => areset_coreclk
    );
\pma_addr_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pma_addr_int_2,
      D => \pma_addr_int[3]_i_1_n_0\,
      Q => pma_addr_int(3),
      R => areset_coreclk
    );
\pma_addr_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pma_addr_int_2,
      D => \pma_addr_int[4]_i_1_n_0\,
      Q => pma_addr_int(4),
      R => areset_coreclk
    );
\pma_addr_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pma_addr_int_2,
      D => \pma_addr_int[5]_i_1_n_0\,
      Q => pma_addr_int(5),
      R => areset_coreclk
    );
\pma_addr_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pma_addr_int_2,
      D => \pma_addr_int[6]_i_1_n_0\,
      Q => pma_addr_int(6),
      R => areset_coreclk
    );
\pma_addr_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pma_addr_int_2,
      D => \pma_addr_int[7]_i_1_n_0\,
      Q => pma_addr_int(7),
      R => areset_coreclk
    );
\pma_addr_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pma_addr_int_2,
      D => \pma_addr_int[8]_i_1_n_0\,
      Q => pma_addr_int(8),
      R => areset_coreclk
    );
\pma_addr_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pma_addr_int_2,
      D => \pma_addr_int[9]_i_1_n_0\,
      Q => pma_addr_int(9),
      R => areset_coreclk
    );
rd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \FSM_onehot_state[6]_i_2_n_0\,
      I1 => opcode(1),
      I2 => mdc_just_rose,
      I3 => \FSM_onehot_state[8]_i_2_n_0\,
      O => rd0
    );
rd_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd0,
      Q => \^mdio_rd\,
      R => areset_coreclk
    );
\shift_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \FSM_onehot_state[6]_i_2_n_0\,
      I1 => opcode(1),
      I2 => mdio_in_reg,
      I3 => data_captured(0),
      O => \shift_reg[0]_i_1_n_0\
    );
\shift_reg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \FSM_onehot_state[6]_i_2_n_0\,
      I1 => opcode(1),
      I2 => \^q\(9),
      I3 => data_captured(10),
      O => \shift_reg[10]_i_1_n_0\
    );
\shift_reg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \FSM_onehot_state[6]_i_2_n_0\,
      I1 => opcode(1),
      I2 => \^q\(10),
      I3 => data_captured(11),
      O => \shift_reg[11]_i_1_n_0\
    );
\shift_reg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \FSM_onehot_state[6]_i_2_n_0\,
      I1 => opcode(1),
      I2 => \^q\(11),
      I3 => data_captured(12),
      O => \shift_reg[12]_i_1_n_0\
    );
\shift_reg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \FSM_onehot_state[6]_i_2_n_0\,
      I1 => opcode(1),
      I2 => \^q\(12),
      I3 => data_captured(13),
      O => \shift_reg[13]_i_1_n_0\
    );
\shift_reg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \FSM_onehot_state[6]_i_2_n_0\,
      I1 => opcode(1),
      I2 => \^q\(13),
      I3 => data_captured(14),
      O => \shift_reg[14]_i_1_n_0\
    );
\shift_reg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \FSM_onehot_state[6]_i_2_n_0\,
      I1 => opcode(1),
      I2 => \^q\(14),
      I3 => data_captured(15),
      O => \shift_reg[15]_i_1_n_0\
    );
\shift_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \FSM_onehot_state[6]_i_2_n_0\,
      I1 => opcode(1),
      I2 => \^q\(0),
      I3 => data_captured(1),
      O => \shift_reg[1]_i_1_n_0\
    );
\shift_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \FSM_onehot_state[6]_i_2_n_0\,
      I1 => opcode(1),
      I2 => \^q\(1),
      I3 => data_captured(2),
      O => \shift_reg[2]_i_1_n_0\
    );
\shift_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \FSM_onehot_state[6]_i_2_n_0\,
      I1 => opcode(1),
      I2 => \^q\(2),
      I3 => data_captured(3),
      O => \shift_reg[3]_i_1_n_0\
    );
\shift_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \FSM_onehot_state[6]_i_2_n_0\,
      I1 => opcode(1),
      I2 => \^q\(3),
      I3 => data_captured(4),
      O => \shift_reg[4]_i_1_n_0\
    );
\shift_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \FSM_onehot_state[6]_i_2_n_0\,
      I1 => opcode(1),
      I2 => \^q\(4),
      I3 => data_captured(5),
      O => \shift_reg[5]_i_1_n_0\
    );
\shift_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \FSM_onehot_state[6]_i_2_n_0\,
      I1 => opcode(1),
      I2 => \^q\(5),
      I3 => data_captured(6),
      O => \shift_reg[6]_i_1_n_0\
    );
\shift_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \FSM_onehot_state[6]_i_2_n_0\,
      I1 => opcode(1),
      I2 => \^q\(6),
      I3 => data_captured(7),
      O => \shift_reg[7]_i_1_n_0\
    );
\shift_reg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \FSM_onehot_state[6]_i_2_n_0\,
      I1 => opcode(1),
      I2 => \^q\(7),
      I3 => data_captured(8),
      O => \shift_reg[8]_i_1_n_0\
    );
\shift_reg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \FSM_onehot_state[6]_i_2_n_0\,
      I1 => opcode(1),
      I2 => \^q\(8),
      I3 => data_captured(9),
      O => \shift_reg[9]_i_1_n_0\
    );
\shift_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => mdc_rising,
      D => \shift_reg[0]_i_1_n_0\,
      Q => \^q\(0),
      R => '0'
    );
\shift_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => mdc_rising,
      D => \shift_reg[10]_i_1_n_0\,
      Q => \^q\(10),
      R => '0'
    );
\shift_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => mdc_rising,
      D => \shift_reg[11]_i_1_n_0\,
      Q => \^q\(11),
      R => '0'
    );
\shift_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => mdc_rising,
      D => \shift_reg[12]_i_1_n_0\,
      Q => \^q\(12),
      R => '0'
    );
\shift_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => mdc_rising,
      D => \shift_reg[13]_i_1_n_0\,
      Q => \^q\(13),
      R => '0'
    );
\shift_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => mdc_rising,
      D => \shift_reg[14]_i_1_n_0\,
      Q => \^q\(14),
      R => '0'
    );
\shift_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => mdc_rising,
      D => \shift_reg[15]_i_1_n_0\,
      Q => \^q\(15),
      R => '0'
    );
\shift_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => mdc_rising,
      D => \shift_reg[1]_i_1_n_0\,
      Q => \^q\(1),
      R => '0'
    );
\shift_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => mdc_rising,
      D => \shift_reg[2]_i_1_n_0\,
      Q => \^q\(2),
      R => '0'
    );
\shift_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => mdc_rising,
      D => \shift_reg[3]_i_1_n_0\,
      Q => \^q\(3),
      R => '0'
    );
\shift_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => mdc_rising,
      D => \shift_reg[4]_i_1_n_0\,
      Q => \^q\(4),
      R => '0'
    );
\shift_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => mdc_rising,
      D => \shift_reg[5]_i_1_n_0\,
      Q => \^q\(5),
      R => '0'
    );
\shift_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => mdc_rising,
      D => \shift_reg[6]_i_1_n_0\,
      Q => \^q\(6),
      R => '0'
    );
\shift_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => mdc_rising,
      D => \shift_reg[7]_i_1_n_0\,
      Q => \^q\(7),
      R => '0'
    );
\shift_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => mdc_rising,
      D => \shift_reg[8]_i_1_n_0\,
      Q => \^q\(8),
      R => '0'
    );
\shift_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => mdc_rising,
      D => \shift_reg[9]_i_1_n_0\,
      Q => \^q\(9),
      R => '0'
    );
we_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => mdio_out_i_2_n_0,
      I1 => p_1_in,
      I2 => opcode(0),
      I3 => opcode(1),
      O => we0_out
    );
we_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => mdc_rising,
      D => we0_out,
      Q => \^mdio_we\,
      R => areset_coreclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pcs_descramble is
  port (
    rx_66_enc : out STD_LOGIC_VECTOR ( 57 downto 0 );
    \mcp1_descr_reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_descr_reg_reg[31]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxusrclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pcs_descramble : entity is "ten_gig_eth_pcs_pma_v6_0_15_pcs_descramble";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pcs_descramble;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pcs_descramble is
  signal \mcp1_descr_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in102_in : STD_LOGIC;
  signal p_0_in105_in : STD_LOGIC;
  signal p_0_in108_in : STD_LOGIC;
  signal p_0_in111_in : STD_LOGIC;
  signal p_0_in114_in : STD_LOGIC;
  signal p_0_in117_in : STD_LOGIC;
  signal p_0_in120_in : STD_LOGIC;
  signal p_0_in123_in : STD_LOGIC;
  signal p_0_in126_in : STD_LOGIC;
  signal p_0_in12_in : STD_LOGIC;
  signal p_0_in16_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in20_in : STD_LOGIC;
  signal p_0_in24_in : STD_LOGIC;
  signal p_0_in28_in : STD_LOGIC;
  signal p_0_in32_in : STD_LOGIC;
  signal p_0_in36_in : STD_LOGIC;
  signal p_0_in40_in : STD_LOGIC;
  signal p_0_in44_in : STD_LOGIC;
  signal p_0_in48_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal p_0_in52_in : STD_LOGIC;
  signal p_0_in56_in : STD_LOGIC;
  signal p_0_in60_in : STD_LOGIC;
  signal p_0_in64_in : STD_LOGIC;
  signal p_0_in68_in : STD_LOGIC;
  signal p_0_in72_in : STD_LOGIC;
  signal p_0_in75_in : STD_LOGIC;
  signal p_0_in78_in : STD_LOGIC;
  signal p_0_in81_in : STD_LOGIC;
  signal p_0_in84_in : STD_LOGIC;
  signal p_0_in87_in : STD_LOGIC;
  signal p_0_in8_in : STD_LOGIC;
  signal p_0_in90_in : STD_LOGIC;
  signal p_0_in93_in : STD_LOGIC;
  signal p_0_in96_in : STD_LOGIC;
  signal p_0_in99_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_2_in13_in : STD_LOGIC;
  signal p_2_in17_in : STD_LOGIC;
  signal p_2_in21_in : STD_LOGIC;
  signal p_2_in25_in : STD_LOGIC;
  signal p_2_in29_in : STD_LOGIC;
  signal p_2_in2_in : STD_LOGIC;
  signal p_2_in33_in : STD_LOGIC;
  signal p_2_in37_in : STD_LOGIC;
  signal p_2_in41_in : STD_LOGIC;
  signal p_2_in45_in : STD_LOGIC;
  signal p_2_in49_in : STD_LOGIC;
  signal p_2_in53_in : STD_LOGIC;
  signal p_2_in57_in : STD_LOGIC;
  signal p_2_in5_in : STD_LOGIC;
  signal p_2_in61_in : STD_LOGIC;
  signal p_2_in65_in : STD_LOGIC;
  signal p_2_in69_in : STD_LOGIC;
  signal p_2_in9_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rx_66_enc_reg[10]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \rx_66_enc_reg[11]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \rx_66_enc_reg[12]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \rx_66_enc_reg[13]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \rx_66_enc_reg[14]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \rx_66_enc_reg[15]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \rx_66_enc_reg[16]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \rx_66_enc_reg[17]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \rx_66_enc_reg[18]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \rx_66_enc_reg[19]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \rx_66_enc_reg[20]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \rx_66_enc_reg[21]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \rx_66_enc_reg[22]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \rx_66_enc_reg[23]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \rx_66_enc_reg[24]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \rx_66_enc_reg[25]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \rx_66_enc_reg[26]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \rx_66_enc_reg[27]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \rx_66_enc_reg[28]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \rx_66_enc_reg[29]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \rx_66_enc_reg[2]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \rx_66_enc_reg[30]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \rx_66_enc_reg[31]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \rx_66_enc_reg[32]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \rx_66_enc_reg[33]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \rx_66_enc_reg[34]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \rx_66_enc_reg[35]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \rx_66_enc_reg[36]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \rx_66_enc_reg[37]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \rx_66_enc_reg[38]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \rx_66_enc_reg[39]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \rx_66_enc_reg[3]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \rx_66_enc_reg[40]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \rx_66_enc_reg[4]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \rx_66_enc_reg[59]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \rx_66_enc_reg[5]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \rx_66_enc_reg[6]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \rx_66_enc_reg[7]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \rx_66_enc_reg[8]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \rx_66_enc_reg[9]_i_1\ : label is "soft_lutpair162";
begin
\mcp1_descr_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(0),
      D => \mcp1_descr_reg_reg[0]_0\(63),
      Q => \mcp1_descr_reg_reg_n_0_[0]\,
      R => SR(0)
    );
\mcp1_descr_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(1),
      D => \mcp1_descr_reg_reg[0]_0\(53),
      Q => p_0_in99_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(1),
      D => \mcp1_descr_reg_reg[0]_0\(52),
      Q => p_0_in96_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(1),
      D => \mcp1_descr_reg_reg[0]_0\(51),
      Q => p_0_in93_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(1),
      D => \mcp1_descr_reg_reg[0]_0\(50),
      Q => p_0_in90_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(1),
      D => \mcp1_descr_reg_reg[0]_0\(49),
      Q => p_0_in87_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(1),
      D => \mcp1_descr_reg_reg[0]_0\(48),
      Q => p_0_in84_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(1),
      D => \mcp1_descr_reg_reg[0]_0\(47),
      Q => p_0_in81_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(1),
      D => \mcp1_descr_reg_reg[0]_0\(46),
      Q => p_0_in78_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(1),
      D => \mcp1_descr_reg_reg[0]_0\(45),
      Q => p_0_in75_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(1),
      D => \mcp1_descr_reg_reg[0]_0\(44),
      Q => p_0_in72_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(1),
      D => \mcp1_descr_reg_reg[0]_0\(62),
      Q => p_0_in126_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(1),
      D => \mcp1_descr_reg_reg[0]_0\(43),
      Q => p_0_in68_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(1),
      D => \mcp1_descr_reg_reg[0]_0\(42),
      Q => p_0_in64_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(1),
      D => \mcp1_descr_reg_reg[0]_0\(41),
      Q => p_0_in60_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(1),
      D => \mcp1_descr_reg_reg[0]_0\(40),
      Q => p_0_in56_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(1),
      D => \mcp1_descr_reg_reg[0]_0\(39),
      Q => p_0_in52_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(1),
      D => \mcp1_descr_reg_reg[0]_0\(38),
      Q => p_0_in48_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(1),
      D => \mcp1_descr_reg_reg[0]_0\(37),
      Q => p_0_in44_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(1),
      D => \mcp1_descr_reg_reg[0]_0\(36),
      Q => p_0_in40_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(1),
      D => \mcp1_descr_reg_reg[0]_0\(35),
      Q => p_0_in36_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(1),
      D => \mcp1_descr_reg_reg[0]_0\(34),
      Q => p_0_in32_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(1),
      D => \mcp1_descr_reg_reg[0]_0\(61),
      Q => p_0_in123_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(1),
      D => \mcp1_descr_reg_reg[0]_0\(33),
      Q => p_0_in28_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(2),
      D => \mcp1_descr_reg_reg[0]_0\(32),
      Q => p_0_in24_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(2),
      D => \mcp1_descr_reg_reg[0]_0\(31),
      Q => p_0_in20_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(2),
      D => \mcp1_descr_reg_reg[0]_0\(30),
      Q => p_0_in16_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(2),
      D => \mcp1_descr_reg_reg[0]_0\(29),
      Q => p_0_in12_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(2),
      D => \mcp1_descr_reg_reg[0]_0\(28),
      Q => p_0_in8_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(2),
      D => \mcp1_descr_reg_reg[0]_0\(27),
      Q => p_0_in4_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(2),
      D => \mcp1_descr_reg_reg[0]_0\(26),
      Q => p_0_in1_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(2),
      D => \mcp1_descr_reg_reg[0]_0\(25),
      Q => p_0_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(2),
      D => \mcp1_descr_reg_reg[0]_0\(24),
      Q => p_2_in69_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(1),
      D => \mcp1_descr_reg_reg[0]_0\(60),
      Q => p_0_in120_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(2),
      D => \mcp1_descr_reg_reg[0]_0\(23),
      Q => p_2_in65_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(2),
      D => \mcp1_descr_reg_reg[0]_0\(22),
      Q => p_2_in61_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(2),
      D => \mcp1_descr_reg_reg[0]_0\(21),
      Q => p_2_in57_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(2),
      D => \mcp1_descr_reg_reg[0]_0\(20),
      Q => p_2_in53_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(2),
      D => \mcp1_descr_reg_reg[0]_0\(19),
      Q => p_2_in49_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(2),
      D => \mcp1_descr_reg_reg[0]_0\(18),
      Q => p_2_in45_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(2),
      D => \mcp1_descr_reg_reg[0]_0\(17),
      Q => p_2_in41_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(2),
      D => \mcp1_descr_reg_reg[0]_0\(16),
      Q => p_2_in37_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(2),
      D => \mcp1_descr_reg_reg[0]_0\(15),
      Q => p_2_in33_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(2),
      D => \mcp1_descr_reg_reg[0]_0\(14),
      Q => p_2_in29_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(1),
      D => \mcp1_descr_reg_reg[0]_0\(59),
      Q => p_0_in117_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(2),
      D => \mcp1_descr_reg_reg[0]_0\(13),
      Q => p_2_in25_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(2),
      D => \mcp1_descr_reg_reg[0]_0\(12),
      Q => p_2_in21_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(2),
      D => \mcp1_descr_reg_reg[0]_0\(11),
      Q => p_2_in17_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(2),
      D => \mcp1_descr_reg_reg[0]_0\(10),
      Q => p_2_in13_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(2),
      D => \mcp1_descr_reg_reg[0]_0\(9),
      Q => p_2_in9_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(2),
      D => \mcp1_descr_reg_reg[0]_0\(8),
      Q => p_2_in5_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(2),
      D => \mcp1_descr_reg_reg[0]_0\(7),
      Q => p_2_in2_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(2),
      D => \mcp1_descr_reg_reg[0]_0\(6),
      Q => p_2_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(1),
      D => \mcp1_descr_reg_reg[0]_0\(58),
      Q => p_0_in114_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(1),
      D => \mcp1_descr_reg_reg[0]_0\(57),
      Q => p_0_in111_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(1),
      D => \mcp1_descr_reg_reg[0]_0\(56),
      Q => p_0_in108_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(1),
      D => \mcp1_descr_reg_reg[0]_0\(55),
      Q => p_0_in105_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_descr_reg_reg[31]_0\(1),
      D => \mcp1_descr_reg_reg[0]_0\(54),
      Q => p_0_in102_in,
      R => SR(0)
    );
\rx_66_enc_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in28_in,
      I1 => \mcp1_descr_reg_reg[0]_0\(8),
      I2 => p_2_in29_in,
      O => rx_66_enc(8)
    );
\rx_66_enc_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in32_in,
      I1 => \mcp1_descr_reg_reg[0]_0\(9),
      I2 => p_2_in33_in,
      O => rx_66_enc(9)
    );
\rx_66_enc_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in36_in,
      I1 => \mcp1_descr_reg_reg[0]_0\(10),
      I2 => p_2_in37_in,
      O => rx_66_enc(10)
    );
\rx_66_enc_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in40_in,
      I1 => \mcp1_descr_reg_reg[0]_0\(11),
      I2 => p_2_in41_in,
      O => rx_66_enc(11)
    );
\rx_66_enc_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in44_in,
      I1 => \mcp1_descr_reg_reg[0]_0\(12),
      I2 => p_2_in45_in,
      O => rx_66_enc(12)
    );
\rx_66_enc_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in48_in,
      I1 => \mcp1_descr_reg_reg[0]_0\(13),
      I2 => p_2_in49_in,
      O => rx_66_enc(13)
    );
\rx_66_enc_reg[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in52_in,
      I1 => \mcp1_descr_reg_reg[0]_0\(14),
      I2 => p_2_in53_in,
      O => rx_66_enc(14)
    );
\rx_66_enc_reg[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in56_in,
      I1 => \mcp1_descr_reg_reg[0]_0\(15),
      I2 => p_2_in57_in,
      O => rx_66_enc(15)
    );
\rx_66_enc_reg[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in60_in,
      I1 => \mcp1_descr_reg_reg[0]_0\(16),
      I2 => p_2_in61_in,
      O => rx_66_enc(16)
    );
\rx_66_enc_reg[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in64_in,
      I1 => \mcp1_descr_reg_reg[0]_0\(17),
      I2 => p_2_in65_in,
      O => rx_66_enc(17)
    );
\rx_66_enc_reg[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in68_in,
      I1 => \mcp1_descr_reg_reg[0]_0\(18),
      I2 => p_2_in69_in,
      O => rx_66_enc(18)
    );
\rx_66_enc_reg[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in72_in,
      I1 => \mcp1_descr_reg_reg[0]_0\(19),
      I2 => p_0_in,
      O => rx_66_enc(19)
    );
\rx_66_enc_reg[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in75_in,
      I1 => \mcp1_descr_reg_reg[0]_0\(20),
      I2 => p_0_in1_in,
      O => rx_66_enc(20)
    );
\rx_66_enc_reg[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in78_in,
      I1 => \mcp1_descr_reg_reg[0]_0\(21),
      I2 => p_0_in4_in,
      O => rx_66_enc(21)
    );
\rx_66_enc_reg[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in81_in,
      I1 => \mcp1_descr_reg_reg[0]_0\(22),
      I2 => p_0_in8_in,
      O => rx_66_enc(22)
    );
\rx_66_enc_reg[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in84_in,
      I1 => \mcp1_descr_reg_reg[0]_0\(23),
      I2 => p_0_in12_in,
      O => rx_66_enc(23)
    );
\rx_66_enc_reg[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in87_in,
      I1 => \mcp1_descr_reg_reg[0]_0\(24),
      I2 => p_0_in16_in,
      O => rx_66_enc(24)
    );
\rx_66_enc_reg[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in90_in,
      I1 => \mcp1_descr_reg_reg[0]_0\(25),
      I2 => p_0_in20_in,
      O => rx_66_enc(25)
    );
\rx_66_enc_reg[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in93_in,
      I1 => \mcp1_descr_reg_reg[0]_0\(26),
      I2 => p_0_in24_in,
      O => rx_66_enc(26)
    );
\rx_66_enc_reg[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in96_in,
      I1 => \mcp1_descr_reg_reg[0]_0\(27),
      I2 => p_0_in28_in,
      O => rx_66_enc(27)
    );
\rx_66_enc_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in,
      I1 => \mcp1_descr_reg_reg[0]_0\(0),
      I2 => p_2_in,
      O => rx_66_enc(0)
    );
\rx_66_enc_reg[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in99_in,
      I1 => \mcp1_descr_reg_reg[0]_0\(28),
      I2 => p_0_in32_in,
      O => rx_66_enc(28)
    );
\rx_66_enc_reg[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in102_in,
      I1 => \mcp1_descr_reg_reg[0]_0\(29),
      I2 => p_0_in36_in,
      O => rx_66_enc(29)
    );
\rx_66_enc_reg[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in105_in,
      I1 => \mcp1_descr_reg_reg[0]_0\(30),
      I2 => p_0_in40_in,
      O => rx_66_enc(30)
    );
\rx_66_enc_reg[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in108_in,
      I1 => \mcp1_descr_reg_reg[0]_0\(31),
      I2 => p_0_in44_in,
      O => rx_66_enc(31)
    );
\rx_66_enc_reg[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in111_in,
      I1 => \mcp1_descr_reg_reg[0]_0\(32),
      I2 => p_0_in48_in,
      O => rx_66_enc(32)
    );
\rx_66_enc_reg[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in114_in,
      I1 => \mcp1_descr_reg_reg[0]_0\(33),
      I2 => p_0_in52_in,
      O => rx_66_enc(33)
    );
\rx_66_enc_reg[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in117_in,
      I1 => \mcp1_descr_reg_reg[0]_0\(34),
      I2 => p_0_in56_in,
      O => rx_66_enc(34)
    );
\rx_66_enc_reg[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in120_in,
      I1 => \mcp1_descr_reg_reg[0]_0\(35),
      I2 => p_0_in60_in,
      O => rx_66_enc(35)
    );
\rx_66_enc_reg[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in123_in,
      I1 => \mcp1_descr_reg_reg[0]_0\(36),
      I2 => p_0_in64_in,
      O => rx_66_enc(36)
    );
\rx_66_enc_reg[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in126_in,
      I1 => \mcp1_descr_reg_reg[0]_0\(37),
      I2 => p_0_in68_in,
      O => rx_66_enc(37)
    );
\rx_66_enc_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \mcp1_descr_reg_reg[0]_0\(1),
      I2 => p_2_in2_in,
      O => rx_66_enc(1)
    );
\rx_66_enc_reg[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_descr_reg_reg_n_0_[0]\,
      I1 => \mcp1_descr_reg_reg[0]_0\(38),
      I2 => p_0_in72_in,
      O => rx_66_enc(38)
    );
\rx_66_enc_reg[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_descr_reg_reg[0]_0\(0),
      I1 => \mcp1_descr_reg_reg[0]_0\(39),
      I2 => p_0_in75_in,
      O => rx_66_enc(39)
    );
\rx_66_enc_reg[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_descr_reg_reg[0]_0\(1),
      I1 => \mcp1_descr_reg_reg[0]_0\(40),
      I2 => p_0_in78_in,
      O => rx_66_enc(40)
    );
\rx_66_enc_reg[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_descr_reg_reg[0]_0\(2),
      I1 => \mcp1_descr_reg_reg[0]_0\(41),
      I2 => p_0_in81_in,
      O => rx_66_enc(41)
    );
\rx_66_enc_reg[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_descr_reg_reg[0]_0\(3),
      I1 => \mcp1_descr_reg_reg[0]_0\(42),
      I2 => p_0_in84_in,
      O => rx_66_enc(42)
    );
\rx_66_enc_reg[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_descr_reg_reg[0]_0\(4),
      I1 => \mcp1_descr_reg_reg[0]_0\(43),
      I2 => p_0_in87_in,
      O => rx_66_enc(43)
    );
\rx_66_enc_reg[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_descr_reg_reg[0]_0\(5),
      I1 => \mcp1_descr_reg_reg[0]_0\(44),
      I2 => p_0_in90_in,
      O => rx_66_enc(44)
    );
\rx_66_enc_reg[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_descr_reg_reg[0]_0\(6),
      I1 => \mcp1_descr_reg_reg[0]_0\(45),
      I2 => p_0_in93_in,
      O => rx_66_enc(45)
    );
\rx_66_enc_reg[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_descr_reg_reg[0]_0\(7),
      I1 => \mcp1_descr_reg_reg[0]_0\(46),
      I2 => p_0_in96_in,
      O => rx_66_enc(46)
    );
\rx_66_enc_reg[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_descr_reg_reg[0]_0\(8),
      I1 => \mcp1_descr_reg_reg[0]_0\(47),
      I2 => p_0_in99_in,
      O => rx_66_enc(47)
    );
\rx_66_enc_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => \mcp1_descr_reg_reg[0]_0\(2),
      I2 => p_2_in5_in,
      O => rx_66_enc(2)
    );
\rx_66_enc_reg[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_descr_reg_reg[0]_0\(9),
      I1 => \mcp1_descr_reg_reg[0]_0\(48),
      I2 => p_0_in102_in,
      O => rx_66_enc(48)
    );
\rx_66_enc_reg[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_descr_reg_reg[0]_0\(10),
      I1 => \mcp1_descr_reg_reg[0]_0\(49),
      I2 => p_0_in105_in,
      O => rx_66_enc(49)
    );
\rx_66_enc_reg[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_descr_reg_reg[0]_0\(11),
      I1 => \mcp1_descr_reg_reg[0]_0\(50),
      I2 => p_0_in108_in,
      O => rx_66_enc(50)
    );
\rx_66_enc_reg[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_descr_reg_reg[0]_0\(12),
      I1 => \mcp1_descr_reg_reg[0]_0\(51),
      I2 => p_0_in111_in,
      O => rx_66_enc(51)
    );
\rx_66_enc_reg[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_descr_reg_reg[0]_0\(13),
      I1 => \mcp1_descr_reg_reg[0]_0\(52),
      I2 => p_0_in114_in,
      O => rx_66_enc(52)
    );
\rx_66_enc_reg[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_descr_reg_reg[0]_0\(14),
      I1 => \mcp1_descr_reg_reg[0]_0\(53),
      I2 => p_0_in117_in,
      O => rx_66_enc(53)
    );
\rx_66_enc_reg[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_descr_reg_reg[0]_0\(15),
      I1 => \mcp1_descr_reg_reg[0]_0\(54),
      I2 => p_0_in120_in,
      O => rx_66_enc(54)
    );
\rx_66_enc_reg[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_descr_reg_reg[0]_0\(16),
      I1 => \mcp1_descr_reg_reg[0]_0\(55),
      I2 => p_0_in123_in,
      O => rx_66_enc(55)
    );
\rx_66_enc_reg[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_descr_reg_reg[0]_0\(17),
      I1 => \mcp1_descr_reg_reg[0]_0\(56),
      I2 => p_0_in126_in,
      O => rx_66_enc(56)
    );
\rx_66_enc_reg[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_descr_reg_reg[0]_0\(18),
      I1 => \mcp1_descr_reg_reg[0]_0\(57),
      I2 => \mcp1_descr_reg_reg_n_0_[0]\,
      O => rx_66_enc(57)
    );
\rx_66_enc_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in8_in,
      I1 => \mcp1_descr_reg_reg[0]_0\(3),
      I2 => p_2_in9_in,
      O => rx_66_enc(3)
    );
\rx_66_enc_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in12_in,
      I1 => \mcp1_descr_reg_reg[0]_0\(4),
      I2 => p_2_in13_in,
      O => rx_66_enc(4)
    );
\rx_66_enc_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in16_in,
      I1 => \mcp1_descr_reg_reg[0]_0\(5),
      I2 => p_2_in17_in,
      O => rx_66_enc(5)
    );
\rx_66_enc_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in20_in,
      I1 => \mcp1_descr_reg_reg[0]_0\(6),
      I2 => p_2_in21_in,
      O => rx_66_enc(6)
    );
\rx_66_enc_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in24_in,
      I1 => \mcp1_descr_reg_reg[0]_0\(7),
      I2 => p_2_in25_in,
      O => rx_66_enc(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pcs_scramble is
  port (
    new_tx_test_seed : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_66_fifo : out STD_LOGIC_VECTOR ( 63 downto 0 );
    coreclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    new_tx_test_seed_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pseudo_rand_seeds_int : in STD_LOGIC_VECTOR ( 115 downto 0 );
    \scr_reg_reg[56]_0\ : in STD_LOGIC;
    \rd_data_reg[7]\ : in STD_LOGIC;
    \rd_data_reg[61]\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pcs_scramble : entity is "ten_gig_eth_pcs_pma_v6_0_15_pcs_scramble";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pcs_scramble;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pcs_scramble is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal asynch_fifo_i_i_67_n_0 : STD_LOGIC;
  signal asynch_fifo_i_i_68_n_0 : STD_LOGIC;
  signal asynch_fifo_i_i_69_n_0 : STD_LOGIC;
  signal asynch_fifo_i_i_70_n_0 : STD_LOGIC;
  signal asynch_fifo_i_i_71_n_0 : STD_LOGIC;
  signal asynch_fifo_i_i_72_n_0 : STD_LOGIC;
  signal asynch_fifo_i_i_73_n_0 : STD_LOGIC;
  signal asynch_fifo_i_i_74_n_0 : STD_LOGIC;
  signal asynch_fifo_i_i_75_n_0 : STD_LOGIC;
  signal asynch_fifo_i_i_76_n_0 : STD_LOGIC;
  signal asynch_fifo_i_i_77_n_0 : STD_LOGIC;
  signal asynch_fifo_i_i_78_n_0 : STD_LOGIC;
  signal asynch_fifo_i_i_79_n_0 : STD_LOGIC;
  signal asynch_fifo_i_i_81_n_0 : STD_LOGIC;
  signal asynch_fifo_i_i_82_n_0 : STD_LOGIC;
  signal asynch_fifo_i_i_83_n_0 : STD_LOGIC;
  signal asynch_fifo_i_i_84_n_0 : STD_LOGIC;
  signal asynch_fifo_i_i_85_n_0 : STD_LOGIC;
  signal asynch_fifo_i_i_86_n_0 : STD_LOGIC;
  signal asynch_fifo_i_i_87_n_0 : STD_LOGIC;
  signal asynch_fifo_i_i_88_n_0 : STD_LOGIC;
  signal asynch_fifo_i_i_89_n_0 : STD_LOGIC;
  signal asynch_fifo_i_i_90_n_0 : STD_LOGIC;
  signal asynch_fifo_i_i_91_n_0 : STD_LOGIC;
  signal asynch_fifo_i_i_92_n_0 : STD_LOGIC;
  signal block_count_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal new_tx_test_seed_i_1_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in12_in : STD_LOGIC;
  signal p_0_in151_in : STD_LOGIC;
  signal p_0_in160_in : STD_LOGIC;
  signal p_0_in16_in : STD_LOGIC;
  signal p_0_in170_in : STD_LOGIC;
  signal p_0_in180_in : STD_LOGIC;
  signal p_0_in190_in : STD_LOGIC;
  signal p_0_in200_in : STD_LOGIC;
  signal p_0_in20_in : STD_LOGIC;
  signal p_0_in24_in : STD_LOGIC;
  signal p_0_in28_in : STD_LOGIC;
  signal p_0_in32_in : STD_LOGIC;
  signal p_0_in36_in : STD_LOGIC;
  signal p_0_in40_in : STD_LOGIC;
  signal p_0_in44_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal p_0_in8_in : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_2_in : STD_LOGIC;
  signal p_2_in103_in : STD_LOGIC;
  signal p_2_in109_in : STD_LOGIC;
  signal p_2_in115_in : STD_LOGIC;
  signal p_2_in121_in : STD_LOGIC;
  signal p_2_in127_in : STD_LOGIC;
  signal p_2_in133_in : STD_LOGIC;
  signal p_2_in139_in : STD_LOGIC;
  signal p_2_in13_in : STD_LOGIC;
  signal p_2_in145_in : STD_LOGIC;
  signal p_2_in152_in : STD_LOGIC;
  signal p_2_in161_in : STD_LOGIC;
  signal p_2_in171_in : STD_LOGIC;
  signal p_2_in17_in : STD_LOGIC;
  signal p_2_in181_in : STD_LOGIC;
  signal p_2_in191_in : STD_LOGIC;
  signal p_2_in1_in : STD_LOGIC;
  signal p_2_in201_in : STD_LOGIC;
  signal p_2_in21_in : STD_LOGIC;
  signal p_2_in25_in : STD_LOGIC;
  signal p_2_in29_in : STD_LOGIC;
  signal p_2_in33_in : STD_LOGIC;
  signal p_2_in37_in : STD_LOGIC;
  signal p_2_in41_in : STD_LOGIC;
  signal p_2_in45_in : STD_LOGIC;
  signal p_2_in48_in : STD_LOGIC;
  signal p_2_in52_in : STD_LOGIC;
  signal p_2_in56_in : STD_LOGIC;
  signal p_2_in5_in : STD_LOGIC;
  signal p_2_in60_in : STD_LOGIC;
  signal p_2_in64_in : STD_LOGIC;
  signal p_2_in68_in : STD_LOGIC;
  signal p_2_in74_in : STD_LOGIC;
  signal p_2_in79_in : STD_LOGIC;
  signal p_2_in85_in : STD_LOGIC;
  signal p_2_in91_in : STD_LOGIC;
  signal p_2_in97_in : STD_LOGIC;
  signal p_2_in9_in : STD_LOGIC;
  signal \scr_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[29]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[31]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[32]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[33]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[33]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[34]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[34]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[35]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[35]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[36]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[36]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[37]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[37]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[38]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[38]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[39]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[41]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[42]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[43]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[44]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[45]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[46]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[47]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[48]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[49]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[50]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[51]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[52]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[53]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[54]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[55]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[56]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[57]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal tx_test_patt_seed_sel : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \tx_test_patt_seed_sel[1]_i_1_n_0\ : STD_LOGIC;
  signal \tx_test_patt_seed_sel[1]_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \block_count[1]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \block_count[2]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \block_count[3]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \block_count[4]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \block_count[6]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of new_tx_test_seed_i_1 : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \tx_test_patt_seed_sel[0]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \tx_test_patt_seed_sel[1]_i_2\ : label is "soft_lutpair227";
begin
  Q(0) <= \^q\(0);
asynch_fifo_i_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9966A55A9966"
    )
        port map (
      I0 => p_0_in36_in,
      I1 => \rd_data_reg[61]\(54),
      I2 => \^q\(0),
      I3 => asynch_fifo_i_i_83_n_0,
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(54)
    );
asynch_fifo_i_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9966A55A9966"
    )
        port map (
      I0 => p_0_in32_in,
      I1 => \rd_data_reg[61]\(53),
      I2 => \^q\(0),
      I3 => asynch_fifo_i_i_84_n_0,
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(53)
    );
asynch_fifo_i_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00009966A55A9966"
    )
        port map (
      I0 => p_0_in28_in,
      I1 => \rd_data_reg[61]\(52),
      I2 => \^q\(0),
      I3 => asynch_fifo_i_i_85_n_0,
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(52)
    );
asynch_fifo_i_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00009966A55A9966"
    )
        port map (
      I0 => p_0_in24_in,
      I1 => \rd_data_reg[61]\(51),
      I2 => \^q\(0),
      I3 => asynch_fifo_i_i_86_n_0,
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(51)
    );
asynch_fifo_i_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00009966A55A9966"
    )
        port map (
      I0 => p_0_in20_in,
      I1 => \rd_data_reg[61]\(50),
      I2 => \^q\(0),
      I3 => asynch_fifo_i_i_87_n_0,
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(50)
    );
asynch_fifo_i_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00009966A55A9966"
    )
        port map (
      I0 => p_0_in16_in,
      I1 => \rd_data_reg[61]\(49),
      I2 => \^q\(0),
      I3 => asynch_fifo_i_i_88_n_0,
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(49)
    );
asynch_fifo_i_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00009966A55A9966"
    )
        port map (
      I0 => p_0_in12_in,
      I1 => \rd_data_reg[61]\(48),
      I2 => \^q\(0),
      I3 => asynch_fifo_i_i_89_n_0,
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(48)
    );
asynch_fifo_i_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00009966A55A9966"
    )
        port map (
      I0 => p_0_in8_in,
      I1 => \rd_data_reg[61]\(47),
      I2 => \^q\(0),
      I3 => asynch_fifo_i_i_90_n_0,
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(47)
    );
asynch_fifo_i_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00009966A55A9966"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => \rd_data_reg[61]\(46),
      I2 => \^q\(0),
      I3 => asynch_fifo_i_i_91_n_0,
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(46)
    );
asynch_fifo_i_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00009966A55A9966"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \rd_data_reg[61]\(45),
      I2 => \^q\(0),
      I3 => asynch_fifo_i_i_92_n_0,
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(45)
    );
\asynch_fifo_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF66995AA56699"
    )
        port map (
      I0 => asynch_fifo_i_i_67_n_0,
      I1 => \rd_data_reg[61]\(63),
      I2 => \^q\(0),
      I3 => asynch_fifo_i_i_68_n_0,
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(63)
    );
asynch_fifo_i_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000066995AA56699"
    )
        port map (
      I0 => p_0_in_0,
      I1 => \rd_data_reg[61]\(44),
      I2 => \^q\(0),
      I3 => asynch_fifo_i_i_67_n_0,
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(44)
    );
asynch_fifo_i_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00009966A55A9966"
    )
        port map (
      I0 => p_2_in68_in,
      I1 => \rd_data_reg[61]\(43),
      I2 => \^q\(0),
      I3 => asynch_fifo_i_i_70_n_0,
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(43)
    );
asynch_fifo_i_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000969699669696"
    )
        port map (
      I0 => asynch_fifo_i_i_71_n_0,
      I1 => p_2_in64_in,
      I2 => \rd_data_reg[61]\(42),
      I3 => \^q\(0),
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(42)
    );
asynch_fifo_i_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9966A55A9966"
    )
        port map (
      I0 => p_2_in60_in,
      I1 => \rd_data_reg[61]\(41),
      I2 => \^q\(0),
      I3 => asynch_fifo_i_i_74_n_0,
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(41)
    );
asynch_fifo_i_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF969699669696"
    )
        port map (
      I0 => asynch_fifo_i_i_75_n_0,
      I1 => p_2_in56_in,
      I2 => \rd_data_reg[61]\(40),
      I3 => \^q\(0),
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(40)
    );
asynch_fifo_i_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9966A55A9966"
    )
        port map (
      I0 => p_2_in52_in,
      I1 => \rd_data_reg[61]\(39),
      I2 => \^q\(0),
      I3 => asynch_fifo_i_i_78_n_0,
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(39)
    );
asynch_fifo_i_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF996696969966"
    )
        port map (
      I0 => p_2_in48_in,
      I1 => \scr_reg_reg_n_0_[0]\,
      I2 => \^q\(0),
      I3 => \rd_data_reg[61]\(38),
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(38)
    );
asynch_fifo_i_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF996696969966"
    )
        port map (
      I0 => p_2_in45_in,
      I1 => p_0_in44_in,
      I2 => \^q\(0),
      I3 => \rd_data_reg[61]\(37),
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(37)
    );
asynch_fifo_i_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF996696969966"
    )
        port map (
      I0 => p_2_in41_in,
      I1 => p_0_in40_in,
      I2 => \^q\(0),
      I3 => \rd_data_reg[61]\(36),
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(36)
    );
asynch_fifo_i_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF996696969966"
    )
        port map (
      I0 => p_2_in37_in,
      I1 => p_0_in36_in,
      I2 => \^q\(0),
      I3 => \rd_data_reg[61]\(35),
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(35)
    );
\asynch_fifo_i_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9966A55A9966"
    )
        port map (
      I0 => asynch_fifo_i_i_69_n_0,
      I1 => \rd_data_reg[61]\(62),
      I2 => \^q\(0),
      I3 => asynch_fifo_i_i_70_n_0,
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(62)
    );
asynch_fifo_i_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF996696969966"
    )
        port map (
      I0 => p_2_in33_in,
      I1 => p_0_in32_in,
      I2 => \^q\(0),
      I3 => \rd_data_reg[61]\(34),
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(34)
    );
asynch_fifo_i_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF996696969966"
    )
        port map (
      I0 => p_2_in29_in,
      I1 => p_0_in28_in,
      I2 => \^q\(0),
      I3 => \rd_data_reg[61]\(33),
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(33)
    );
asynch_fifo_i_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF996696969966"
    )
        port map (
      I0 => p_2_in25_in,
      I1 => p_0_in24_in,
      I2 => \^q\(0),
      I3 => \rd_data_reg[61]\(32),
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(32)
    );
asynch_fifo_i_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF996696969966"
    )
        port map (
      I0 => p_2_in21_in,
      I1 => p_0_in20_in,
      I2 => \^q\(0),
      I3 => \rd_data_reg[61]\(31),
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(31)
    );
asynch_fifo_i_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000996696969966"
    )
        port map (
      I0 => p_2_in17_in,
      I1 => p_0_in16_in,
      I2 => \^q\(0),
      I3 => \rd_data_reg[61]\(30),
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(30)
    );
asynch_fifo_i_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000996696969966"
    )
        port map (
      I0 => p_2_in13_in,
      I1 => p_0_in12_in,
      I2 => \^q\(0),
      I3 => \rd_data_reg[61]\(29),
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(29)
    );
asynch_fifo_i_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000996696969966"
    )
        port map (
      I0 => p_2_in9_in,
      I1 => p_0_in8_in,
      I2 => \^q\(0),
      I3 => \rd_data_reg[61]\(28),
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(28)
    );
asynch_fifo_i_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000996696969966"
    )
        port map (
      I0 => p_2_in5_in,
      I1 => p_0_in4_in,
      I2 => \^q\(0),
      I3 => \rd_data_reg[61]\(27),
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(27)
    );
asynch_fifo_i_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000996696969966"
    )
        port map (
      I0 => p_2_in1_in,
      I1 => p_0_in0_in,
      I2 => \^q\(0),
      I3 => \rd_data_reg[61]\(26),
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(26)
    );
asynch_fifo_i_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000996696969966"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in_0,
      I2 => \^q\(0),
      I3 => \rd_data_reg[61]\(25),
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(25)
    );
\asynch_fifo_i_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF66995AA56699"
    )
        port map (
      I0 => asynch_fifo_i_i_71_n_0,
      I1 => \rd_data_reg[61]\(61),
      I2 => \^q\(0),
      I3 => asynch_fifo_i_i_72_n_0,
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(61)
    );
asynch_fifo_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9966A55A9966"
    )
        port map (
      I0 => asynch_fifo_i_i_73_n_0,
      I1 => \rd_data_reg[61]\(60),
      I2 => \^q\(0),
      I3 => asynch_fifo_i_i_74_n_0,
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(60)
    );
asynch_fifo_i_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000999696969996"
    )
        port map (
      I0 => p_0_in200_in,
      I1 => p_2_in68_in,
      I2 => \rd_data_reg[7]\,
      I3 => \rd_data_reg[61]\(24),
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(24)
    );
asynch_fifo_i_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000996696969966"
    )
        port map (
      I0 => p_0_in190_in,
      I1 => p_2_in64_in,
      I2 => \^q\(0),
      I3 => \rd_data_reg[61]\(23),
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(23)
    );
asynch_fifo_i_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00009966A55A9966"
    )
        port map (
      I0 => p_0_in180_in,
      I1 => \rd_data_reg[61]\(22),
      I2 => \^q\(0),
      I3 => p_2_in60_in,
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(22)
    );
asynch_fifo_i_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000996696969966"
    )
        port map (
      I0 => p_0_in170_in,
      I1 => p_2_in56_in,
      I2 => \^q\(0),
      I3 => \rd_data_reg[61]\(21),
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(21)
    );
asynch_fifo_i_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000996696969966"
    )
        port map (
      I0 => p_0_in160_in,
      I1 => p_2_in52_in,
      I2 => \^q\(0),
      I3 => \rd_data_reg[61]\(20),
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(20)
    );
asynch_fifo_i_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF996696969966"
    )
        port map (
      I0 => p_0_in151_in,
      I1 => p_2_in48_in,
      I2 => \^q\(0),
      I3 => \rd_data_reg[61]\(19),
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(19)
    );
asynch_fifo_i_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF996696969966"
    )
        port map (
      I0 => p_2_in145_in,
      I1 => p_2_in45_in,
      I2 => \^q\(0),
      I3 => \rd_data_reg[61]\(18),
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(18)
    );
asynch_fifo_i_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF996696969966"
    )
        port map (
      I0 => p_2_in139_in,
      I1 => p_2_in41_in,
      I2 => \^q\(0),
      I3 => \rd_data_reg[61]\(17),
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(17)
    );
asynch_fifo_i_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF996696969966"
    )
        port map (
      I0 => p_2_in133_in,
      I1 => p_2_in37_in,
      I2 => \^q\(0),
      I3 => \rd_data_reg[61]\(16),
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(16)
    );
asynch_fifo_i_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF996696969966"
    )
        port map (
      I0 => p_2_in127_in,
      I1 => p_2_in33_in,
      I2 => \^q\(0),
      I3 => \rd_data_reg[61]\(15),
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(15)
    );
asynch_fifo_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9966A55A9966"
    )
        port map (
      I0 => asynch_fifo_i_i_75_n_0,
      I1 => \rd_data_reg[61]\(59),
      I2 => \^q\(0),
      I3 => asynch_fifo_i_i_76_n_0,
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(59)
    );
asynch_fifo_i_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF996696969966"
    )
        port map (
      I0 => p_2_in121_in,
      I1 => p_2_in29_in,
      I2 => \^q\(0),
      I3 => \rd_data_reg[61]\(14),
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(14)
    );
asynch_fifo_i_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF996696969966"
    )
        port map (
      I0 => p_2_in115_in,
      I1 => p_2_in25_in,
      I2 => \^q\(0),
      I3 => \rd_data_reg[61]\(13),
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(13)
    );
asynch_fifo_i_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF996696969966"
    )
        port map (
      I0 => p_2_in109_in,
      I1 => p_2_in21_in,
      I2 => \^q\(0),
      I3 => \rd_data_reg[61]\(12),
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(12)
    );
asynch_fifo_i_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF996696969966"
    )
        port map (
      I0 => p_2_in103_in,
      I1 => p_2_in17_in,
      I2 => \^q\(0),
      I3 => \rd_data_reg[61]\(11),
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(11)
    );
asynch_fifo_i_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF996696969966"
    )
        port map (
      I0 => p_2_in97_in,
      I1 => p_2_in13_in,
      I2 => \^q\(0),
      I3 => \rd_data_reg[61]\(10),
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(10)
    );
asynch_fifo_i_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF996696969966"
    )
        port map (
      I0 => p_2_in91_in,
      I1 => p_2_in9_in,
      I2 => \^q\(0),
      I3 => \rd_data_reg[61]\(9),
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(9)
    );
asynch_fifo_i_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000996696969966"
    )
        port map (
      I0 => p_2_in85_in,
      I1 => p_2_in5_in,
      I2 => \^q\(0),
      I3 => \rd_data_reg[61]\(8),
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(8)
    );
asynch_fifo_i_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000996696969966"
    )
        port map (
      I0 => p_2_in79_in,
      I1 => p_2_in1_in,
      I2 => \^q\(0),
      I3 => \rd_data_reg[61]\(7),
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(7)
    );
asynch_fifo_i_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000999696969996"
    )
        port map (
      I0 => p_2_in74_in,
      I1 => p_2_in,
      I2 => \rd_data_reg[7]\,
      I3 => \rd_data_reg[61]\(6),
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(6)
    );
asynch_fifo_i_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000996696969966"
    )
        port map (
      I0 => p_2_in201_in,
      I1 => p_0_in200_in,
      I2 => \^q\(0),
      I3 => \rd_data_reg[61]\(5),
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(5)
    );
asynch_fifo_i_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9966A55A9966"
    )
        port map (
      I0 => asynch_fifo_i_i_77_n_0,
      I1 => \rd_data_reg[61]\(58),
      I2 => \^q\(0),
      I3 => asynch_fifo_i_i_78_n_0,
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(58)
    );
asynch_fifo_i_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000999696969996"
    )
        port map (
      I0 => p_2_in191_in,
      I1 => p_0_in190_in,
      I2 => \rd_data_reg[7]\,
      I3 => \rd_data_reg[61]\(4),
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(4)
    );
asynch_fifo_i_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000996696969966"
    )
        port map (
      I0 => p_2_in181_in,
      I1 => p_0_in180_in,
      I2 => \^q\(0),
      I3 => \rd_data_reg[61]\(3),
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(3)
    );
asynch_fifo_i_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A956A55AA956"
    )
        port map (
      I0 => p_2_in171_in,
      I1 => \rd_data_reg[61]\(2),
      I2 => \rd_data_reg[7]\,
      I3 => p_0_in170_in,
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(2)
    );
asynch_fifo_i_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000996696969966"
    )
        port map (
      I0 => p_2_in161_in,
      I1 => p_0_in160_in,
      I2 => \^q\(0),
      I3 => \rd_data_reg[61]\(1),
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(1)
    );
asynch_fifo_i_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000999696969996"
    )
        port map (
      I0 => p_0_in151_in,
      I1 => p_2_in152_in,
      I2 => \rd_data_reg[7]\,
      I3 => \rd_data_reg[61]\(0),
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(0)
    );
asynch_fifo_i_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D1DD2E222E22D1DD"
    )
        port map (
      I0 => \rd_data_reg[61]\(5),
      I1 => new_tx_test_seed_reg_0(1),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => \^q\(0),
      I4 => p_0_in200_in,
      I5 => p_2_in201_in,
      O => asynch_fifo_i_i_67_n_0
    );
asynch_fifo_i_i_68: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F20D0DF2"
    )
        port map (
      I0 => \rd_data_reg[61]\(24),
      I1 => new_tx_test_seed_reg_0(1),
      I2 => \rd_data_reg[7]\,
      I3 => p_2_in68_in,
      I4 => p_0_in200_in,
      O => asynch_fifo_i_i_68_n_0
    );
asynch_fifo_i_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \rd_data_reg[61]\(23),
      I1 => new_tx_test_seed_reg_0(1),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => \^q\(0),
      I4 => p_2_in64_in,
      I5 => p_0_in190_in,
      O => asynch_fifo_i_i_69_n_0
    );
asynch_fifo_i_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9966A55A9966"
    )
        port map (
      I0 => \scr_reg_reg_n_0_[0]\,
      I1 => \rd_data_reg[61]\(57),
      I2 => \^q\(0),
      I3 => asynch_fifo_i_i_79_n_0,
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(57)
    );
asynch_fifo_i_i_70: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F20D0DF2"
    )
        port map (
      I0 => \rd_data_reg[61]\(4),
      I1 => new_tx_test_seed_reg_0(1),
      I2 => \rd_data_reg[7]\,
      I3 => p_0_in190_in,
      I4 => p_2_in191_in,
      O => asynch_fifo_i_i_70_n_0
    );
asynch_fifo_i_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \rd_data_reg[61]\(3),
      I1 => new_tx_test_seed_reg_0(1),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => \^q\(0),
      I4 => p_0_in180_in,
      I5 => p_2_in181_in,
      O => asynch_fifo_i_i_71_n_0
    );
asynch_fifo_i_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A655A6AA59AA5955"
    )
        port map (
      I0 => p_2_in60_in,
      I1 => \^q\(0),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => new_tx_test_seed_reg_0(1),
      I4 => \rd_data_reg[61]\(22),
      I5 => p_0_in180_in,
      O => asynch_fifo_i_i_72_n_0
    );
asynch_fifo_i_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \rd_data_reg[61]\(21),
      I1 => new_tx_test_seed_reg_0(1),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => \^q\(0),
      I4 => p_2_in56_in,
      I5 => p_0_in170_in,
      O => asynch_fifo_i_i_73_n_0
    );
asynch_fifo_i_i_74: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A996566"
    )
        port map (
      I0 => p_0_in170_in,
      I1 => \rd_data_reg[7]\,
      I2 => new_tx_test_seed_reg_0(1),
      I3 => \rd_data_reg[61]\(2),
      I4 => p_2_in171_in,
      O => asynch_fifo_i_i_74_n_0
    );
asynch_fifo_i_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \rd_data_reg[61]\(1),
      I1 => new_tx_test_seed_reg_0(1),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => \^q\(0),
      I4 => p_0_in160_in,
      I5 => p_2_in161_in,
      O => asynch_fifo_i_i_75_n_0
    );
asynch_fifo_i_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \rd_data_reg[61]\(20),
      I1 => new_tx_test_seed_reg_0(1),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => \^q\(0),
      I4 => p_2_in52_in,
      I5 => p_0_in160_in,
      O => asynch_fifo_i_i_76_n_0
    );
asynch_fifo_i_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \rd_data_reg[61]\(19),
      I1 => new_tx_test_seed_reg_0(1),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => \^q\(0),
      I4 => p_2_in48_in,
      I5 => p_0_in151_in,
      O => asynch_fifo_i_i_77_n_0
    );
asynch_fifo_i_i_78: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F20D0DF2"
    )
        port map (
      I0 => \rd_data_reg[61]\(0),
      I1 => new_tx_test_seed_reg_0(1),
      I2 => \rd_data_reg[7]\,
      I3 => p_2_in152_in,
      I4 => p_0_in151_in,
      O => asynch_fifo_i_i_78_n_0
    );
asynch_fifo_i_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \rd_data_reg[61]\(18),
      I1 => new_tx_test_seed_reg_0(1),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => \^q\(0),
      I4 => p_2_in45_in,
      I5 => p_2_in145_in,
      O => asynch_fifo_i_i_79_n_0
    );
asynch_fifo_i_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA956A55AA956"
    )
        port map (
      I0 => p_0_in44_in,
      I1 => \rd_data_reg[61]\(56),
      I2 => \rd_data_reg[7]\,
      I3 => asynch_fifo_i_i_81_n_0,
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(56)
    );
asynch_fifo_i_i_81: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \rd_data_reg[61]\(17),
      I1 => new_tx_test_seed_reg_0(1),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => \^q\(0),
      I4 => p_2_in41_in,
      I5 => p_2_in139_in,
      O => asynch_fifo_i_i_81_n_0
    );
asynch_fifo_i_i_82: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \rd_data_reg[61]\(16),
      I1 => new_tx_test_seed_reg_0(1),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => \^q\(0),
      I4 => p_2_in37_in,
      I5 => p_2_in133_in,
      O => asynch_fifo_i_i_82_n_0
    );
asynch_fifo_i_i_83: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \rd_data_reg[61]\(15),
      I1 => new_tx_test_seed_reg_0(1),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => \^q\(0),
      I4 => p_2_in33_in,
      I5 => p_2_in127_in,
      O => asynch_fifo_i_i_83_n_0
    );
asynch_fifo_i_i_84: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \rd_data_reg[61]\(14),
      I1 => new_tx_test_seed_reg_0(1),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => \^q\(0),
      I4 => p_2_in29_in,
      I5 => p_2_in121_in,
      O => asynch_fifo_i_i_84_n_0
    );
asynch_fifo_i_i_85: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \rd_data_reg[61]\(13),
      I1 => new_tx_test_seed_reg_0(1),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => \^q\(0),
      I4 => p_2_in25_in,
      I5 => p_2_in115_in,
      O => asynch_fifo_i_i_85_n_0
    );
asynch_fifo_i_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \rd_data_reg[61]\(12),
      I1 => new_tx_test_seed_reg_0(1),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => \^q\(0),
      I4 => p_2_in21_in,
      I5 => p_2_in109_in,
      O => asynch_fifo_i_i_86_n_0
    );
asynch_fifo_i_i_87: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \rd_data_reg[61]\(11),
      I1 => new_tx_test_seed_reg_0(1),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => \^q\(0),
      I4 => p_2_in17_in,
      I5 => p_2_in103_in,
      O => asynch_fifo_i_i_87_n_0
    );
asynch_fifo_i_i_88: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \rd_data_reg[61]\(10),
      I1 => new_tx_test_seed_reg_0(1),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => \^q\(0),
      I4 => p_2_in13_in,
      I5 => p_2_in97_in,
      O => asynch_fifo_i_i_88_n_0
    );
asynch_fifo_i_i_89: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \rd_data_reg[61]\(9),
      I1 => new_tx_test_seed_reg_0(1),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => \^q\(0),
      I4 => p_2_in9_in,
      I5 => p_2_in91_in,
      O => asynch_fifo_i_i_89_n_0
    );
asynch_fifo_i_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9966A55A9966"
    )
        port map (
      I0 => p_0_in40_in,
      I1 => \rd_data_reg[61]\(55),
      I2 => \^q\(0),
      I3 => asynch_fifo_i_i_82_n_0,
      I4 => new_tx_test_seed_reg_0(1),
      I5 => new_tx_test_seed_reg_0(0),
      O => tx_66_fifo(55)
    );
asynch_fifo_i_i_90: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \rd_data_reg[61]\(8),
      I1 => new_tx_test_seed_reg_0(1),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => \^q\(0),
      I4 => p_2_in5_in,
      I5 => p_2_in85_in,
      O => asynch_fifo_i_i_90_n_0
    );
asynch_fifo_i_i_91: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \rd_data_reg[61]\(7),
      I1 => new_tx_test_seed_reg_0(1),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => \^q\(0),
      I4 => p_2_in1_in,
      I5 => p_2_in79_in,
      O => asynch_fifo_i_i_91_n_0
    );
asynch_fifo_i_i_92: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F40B0BF4"
    )
        port map (
      I0 => new_tx_test_seed_reg_0(1),
      I1 => \rd_data_reg[61]\(6),
      I2 => \rd_data_reg[7]\,
      I3 => p_2_in,
      I4 => p_2_in74_in,
      O => asynch_fifo_i_i_92_n_0
    );
\block_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => block_count_reg(0),
      O => p_0_in(0)
    );
\block_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => block_count_reg(0),
      I1 => block_count_reg(1),
      O => p_0_in(1)
    );
\block_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => block_count_reg(2),
      I1 => block_count_reg(1),
      I2 => block_count_reg(0),
      O => p_0_in(2)
    );
\block_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => block_count_reg(3),
      I1 => block_count_reg(0),
      I2 => block_count_reg(1),
      I3 => block_count_reg(2),
      O => p_0_in(3)
    );
\block_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => block_count_reg(4),
      I1 => block_count_reg(2),
      I2 => block_count_reg(1),
      I3 => block_count_reg(0),
      I4 => block_count_reg(3),
      O => p_0_in(4)
    );
\block_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => block_count_reg(5),
      I1 => block_count_reg(3),
      I2 => block_count_reg(0),
      I3 => block_count_reg(1),
      I4 => block_count_reg(2),
      I5 => block_count_reg(4),
      O => p_0_in(5)
    );
\block_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => block_count_reg(6),
      I1 => \tx_test_patt_seed_sel[1]_i_3_n_0\,
      O => p_0_in(6)
    );
\block_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => p_0_in(0),
      Q => block_count_reg(0),
      R => \tx_test_patt_seed_sel[1]_i_1_n_0\
    );
\block_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => p_0_in(1),
      Q => block_count_reg(1),
      R => \tx_test_patt_seed_sel[1]_i_1_n_0\
    );
\block_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => p_0_in(2),
      Q => block_count_reg(2),
      R => \tx_test_patt_seed_sel[1]_i_1_n_0\
    );
\block_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => p_0_in(3),
      Q => block_count_reg(3),
      R => \tx_test_patt_seed_sel[1]_i_1_n_0\
    );
\block_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => p_0_in(4),
      Q => block_count_reg(4),
      R => \tx_test_patt_seed_sel[1]_i_1_n_0\
    );
\block_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => p_0_in(5),
      Q => block_count_reg(5),
      R => \tx_test_patt_seed_sel[1]_i_1_n_0\
    );
\block_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => p_0_in(6),
      Q => block_count_reg(6),
      R => \tx_test_patt_seed_sel[1]_i_1_n_0\
    );
new_tx_test_seed_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => block_count_reg(6),
      I1 => \tx_test_patt_seed_sel[1]_i_3_n_0\,
      O => new_tx_test_seed_i_1_n_0
    );
new_tx_test_seed_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => new_tx_test_seed_i_1_n_0,
      Q => new_tx_test_seed,
      R => \tx_test_patt_seed_sel[1]_i_1_n_0\
    );
\scr_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(0),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(58),
      I4 => \scr_reg_reg[56]_0\,
      I5 => \scr_reg[0]_i_2_n_0\,
      O => \scr_reg[0]_i_1_n_0\
    );
\scr_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A655A6AA59AA5955"
    )
        port map (
      I0 => asynch_fifo_i_i_68_n_0,
      I1 => \^q\(0),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => new_tx_test_seed_reg_0(1),
      I4 => \rd_data_reg[61]\(63),
      I5 => asynch_fifo_i_i_67_n_0,
      O => \scr_reg[0]_i_2_n_0\
    );
\scr_reg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(10),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(68),
      I4 => \scr_reg_reg[56]_0\,
      I5 => \scr_reg[10]_i_2_n_0\,
      O => \scr_reg[10]_i_1_n_0\
    );
\scr_reg[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59AA5955A655A6AA"
    )
        port map (
      I0 => asynch_fifo_i_i_84_n_0,
      I1 => \^q\(0),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => new_tx_test_seed_reg_0(1),
      I4 => \rd_data_reg[61]\(53),
      I5 => p_0_in32_in,
      O => \scr_reg[10]_i_2_n_0\
    );
\scr_reg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(11),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(69),
      I4 => \scr_reg_reg[56]_0\,
      I5 => \scr_reg[11]_i_2_n_0\,
      O => \scr_reg[11]_i_1_n_0\
    );
\scr_reg[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59AA5955A655A6AA"
    )
        port map (
      I0 => asynch_fifo_i_i_85_n_0,
      I1 => \^q\(0),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => new_tx_test_seed_reg_0(1),
      I4 => \rd_data_reg[61]\(52),
      I5 => p_0_in28_in,
      O => \scr_reg[11]_i_2_n_0\
    );
\scr_reg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(12),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(70),
      I4 => \scr_reg_reg[56]_0\,
      I5 => \scr_reg[12]_i_2_n_0\,
      O => \scr_reg[12]_i_1_n_0\
    );
\scr_reg[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59AA5955A655A6AA"
    )
        port map (
      I0 => asynch_fifo_i_i_86_n_0,
      I1 => \^q\(0),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => new_tx_test_seed_reg_0(1),
      I4 => \rd_data_reg[61]\(51),
      I5 => p_0_in24_in,
      O => \scr_reg[12]_i_2_n_0\
    );
\scr_reg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(13),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(71),
      I4 => \scr_reg_reg[56]_0\,
      I5 => \scr_reg[13]_i_2_n_0\,
      O => \scr_reg[13]_i_1_n_0\
    );
\scr_reg[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59AA5955A655A6AA"
    )
        port map (
      I0 => asynch_fifo_i_i_87_n_0,
      I1 => \^q\(0),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => new_tx_test_seed_reg_0(1),
      I4 => \rd_data_reg[61]\(50),
      I5 => p_0_in20_in,
      O => \scr_reg[13]_i_2_n_0\
    );
\scr_reg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(14),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(72),
      I4 => \scr_reg_reg[56]_0\,
      I5 => \scr_reg[14]_i_2_n_0\,
      O => \scr_reg[14]_i_1_n_0\
    );
\scr_reg[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59AA5955A655A6AA"
    )
        port map (
      I0 => asynch_fifo_i_i_88_n_0,
      I1 => \^q\(0),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => new_tx_test_seed_reg_0(1),
      I4 => \rd_data_reg[61]\(49),
      I5 => p_0_in16_in,
      O => \scr_reg[14]_i_2_n_0\
    );
\scr_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(15),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(73),
      I4 => \scr_reg_reg[56]_0\,
      I5 => \scr_reg[15]_i_2_n_0\,
      O => \scr_reg[15]_i_1_n_0\
    );
\scr_reg[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59AA5955A655A6AA"
    )
        port map (
      I0 => asynch_fifo_i_i_89_n_0,
      I1 => \^q\(0),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => new_tx_test_seed_reg_0(1),
      I4 => \rd_data_reg[61]\(48),
      I5 => p_0_in12_in,
      O => \scr_reg[15]_i_2_n_0\
    );
\scr_reg[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(16),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(74),
      I4 => \scr_reg_reg[56]_0\,
      I5 => \scr_reg[16]_i_2_n_0\,
      O => \scr_reg[16]_i_1_n_0\
    );
\scr_reg[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59AA5955A655A6AA"
    )
        port map (
      I0 => asynch_fifo_i_i_90_n_0,
      I1 => \^q\(0),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => new_tx_test_seed_reg_0(1),
      I4 => \rd_data_reg[61]\(47),
      I5 => p_0_in8_in,
      O => \scr_reg[16]_i_2_n_0\
    );
\scr_reg[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(17),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(75),
      I4 => \scr_reg_reg[56]_0\,
      I5 => \scr_reg[17]_i_2_n_0\,
      O => \scr_reg[17]_i_1_n_0\
    );
\scr_reg[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59AA5955A655A6AA"
    )
        port map (
      I0 => asynch_fifo_i_i_91_n_0,
      I1 => \^q\(0),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => new_tx_test_seed_reg_0(1),
      I4 => \rd_data_reg[61]\(46),
      I5 => p_0_in4_in,
      O => \scr_reg[17]_i_2_n_0\
    );
\scr_reg[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(18),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(76),
      I4 => \scr_reg_reg[56]_0\,
      I5 => \scr_reg[18]_i_2_n_0\,
      O => \scr_reg[18]_i_1_n_0\
    );
\scr_reg[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59AA5955A655A6AA"
    )
        port map (
      I0 => asynch_fifo_i_i_92_n_0,
      I1 => \^q\(0),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => new_tx_test_seed_reg_0(1),
      I4 => \rd_data_reg[61]\(45),
      I5 => p_0_in0_in,
      O => \scr_reg[18]_i_2_n_0\
    );
\scr_reg[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(19),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(77),
      I4 => \scr_reg_reg[56]_0\,
      I5 => \scr_reg[19]_i_2_n_0\,
      O => \scr_reg[19]_i_1_n_0\
    );
\scr_reg[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A655A6AA59AA5955"
    )
        port map (
      I0 => asynch_fifo_i_i_67_n_0,
      I1 => \^q\(0),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => new_tx_test_seed_reg_0(1),
      I4 => \rd_data_reg[61]\(44),
      I5 => p_0_in_0,
      O => \scr_reg[19]_i_2_n_0\
    );
\scr_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(1),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(59),
      I4 => \scr_reg_reg[56]_0\,
      I5 => \scr_reg[1]_i_2_n_0\,
      O => \scr_reg[1]_i_1_n_0\
    );
\scr_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59AA5955A655A6AA"
    )
        port map (
      I0 => asynch_fifo_i_i_70_n_0,
      I1 => \^q\(0),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => new_tx_test_seed_reg_0(1),
      I4 => \rd_data_reg[61]\(62),
      I5 => asynch_fifo_i_i_69_n_0,
      O => \scr_reg[1]_i_2_n_0\
    );
\scr_reg[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(20),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(78),
      I4 => \scr_reg_reg[56]_0\,
      I5 => \scr_reg[20]_i_2_n_0\,
      O => \scr_reg[20]_i_1_n_0\
    );
\scr_reg[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59AA5955A655A6AA"
    )
        port map (
      I0 => asynch_fifo_i_i_70_n_0,
      I1 => \^q\(0),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => new_tx_test_seed_reg_0(1),
      I4 => \rd_data_reg[61]\(43),
      I5 => p_2_in68_in,
      O => \scr_reg[20]_i_2_n_0\
    );
\scr_reg[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(21),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(79),
      I4 => \scr_reg_reg[56]_0\,
      I5 => \scr_reg[21]_i_2_n_0\,
      O => \scr_reg[21]_i_1_n_0\
    );
\scr_reg[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20D0DFD0DF2F20"
    )
        port map (
      I0 => \^q\(0),
      I1 => new_tx_test_seed_reg_0(0),
      I2 => new_tx_test_seed_reg_0(1),
      I3 => \rd_data_reg[61]\(42),
      I4 => p_2_in64_in,
      I5 => asynch_fifo_i_i_71_n_0,
      O => \scr_reg[21]_i_2_n_0\
    );
\scr_reg[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(22),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(80),
      I4 => \scr_reg_reg[56]_0\,
      I5 => \scr_reg[22]_i_2_n_0\,
      O => \scr_reg[22]_i_1_n_0\
    );
\scr_reg[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59AA5955A655A6AA"
    )
        port map (
      I0 => asynch_fifo_i_i_74_n_0,
      I1 => \^q\(0),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => new_tx_test_seed_reg_0(1),
      I4 => \rd_data_reg[61]\(41),
      I5 => p_2_in60_in,
      O => \scr_reg[22]_i_2_n_0\
    );
\scr_reg[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(23),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(81),
      I4 => \scr_reg_reg[56]_0\,
      I5 => \scr_reg[23]_i_2_n_0\,
      O => \scr_reg[23]_i_1_n_0\
    );
\scr_reg[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20D0DFD0DF2F20"
    )
        port map (
      I0 => \^q\(0),
      I1 => new_tx_test_seed_reg_0(0),
      I2 => new_tx_test_seed_reg_0(1),
      I3 => \rd_data_reg[61]\(40),
      I4 => p_2_in56_in,
      I5 => asynch_fifo_i_i_75_n_0,
      O => \scr_reg[23]_i_2_n_0\
    );
\scr_reg[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(24),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(82),
      I4 => \scr_reg_reg[56]_0\,
      I5 => \scr_reg[24]_i_2_n_0\,
      O => \scr_reg[24]_i_1_n_0\
    );
\scr_reg[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59AA5955A655A6AA"
    )
        port map (
      I0 => asynch_fifo_i_i_78_n_0,
      I1 => \^q\(0),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => new_tx_test_seed_reg_0(1),
      I4 => \rd_data_reg[61]\(39),
      I5 => p_2_in52_in,
      O => \scr_reg[24]_i_2_n_0\
    );
\scr_reg[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(25),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(83),
      I4 => \scr_reg_reg[56]_0\,
      I5 => \scr_reg[25]_i_2_n_0\,
      O => \scr_reg[25]_i_1_n_0\
    );
\scr_reg[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \rd_data_reg[61]\(38),
      I1 => new_tx_test_seed_reg_0(1),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => \^q\(0),
      I4 => \scr_reg_reg_n_0_[0]\,
      I5 => p_2_in48_in,
      O => \scr_reg[25]_i_2_n_0\
    );
\scr_reg[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(26),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(84),
      I4 => \scr_reg_reg[56]_0\,
      I5 => \scr_reg[26]_i_2_n_0\,
      O => \scr_reg[26]_i_1_n_0\
    );
\scr_reg[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \rd_data_reg[61]\(37),
      I1 => new_tx_test_seed_reg_0(1),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => \^q\(0),
      I4 => p_0_in44_in,
      I5 => p_2_in45_in,
      O => \scr_reg[26]_i_2_n_0\
    );
\scr_reg[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(27),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(85),
      I4 => \scr_reg_reg[56]_0\,
      I5 => \scr_reg[27]_i_2_n_0\,
      O => \scr_reg[27]_i_1_n_0\
    );
\scr_reg[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \rd_data_reg[61]\(36),
      I1 => new_tx_test_seed_reg_0(1),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => \^q\(0),
      I4 => p_0_in40_in,
      I5 => p_2_in41_in,
      O => \scr_reg[27]_i_2_n_0\
    );
\scr_reg[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(28),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(86),
      I4 => \scr_reg_reg[56]_0\,
      I5 => \scr_reg[28]_i_2_n_0\,
      O => \scr_reg[28]_i_1_n_0\
    );
\scr_reg[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \rd_data_reg[61]\(35),
      I1 => new_tx_test_seed_reg_0(1),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => \^q\(0),
      I4 => p_0_in36_in,
      I5 => p_2_in37_in,
      O => \scr_reg[28]_i_2_n_0\
    );
\scr_reg[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(29),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(87),
      I4 => \scr_reg_reg[56]_0\,
      I5 => \scr_reg[29]_i_2_n_0\,
      O => \scr_reg[29]_i_1_n_0\
    );
\scr_reg[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \rd_data_reg[61]\(34),
      I1 => new_tx_test_seed_reg_0(1),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => \^q\(0),
      I4 => p_0_in32_in,
      I5 => p_2_in33_in,
      O => \scr_reg[29]_i_2_n_0\
    );
\scr_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(2),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(60),
      I4 => \scr_reg_reg[56]_0\,
      I5 => \scr_reg[2]_i_2_n_0\,
      O => \scr_reg[2]_i_1_n_0\
    );
\scr_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A655A6AA59AA5955"
    )
        port map (
      I0 => asynch_fifo_i_i_72_n_0,
      I1 => \^q\(0),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => new_tx_test_seed_reg_0(1),
      I4 => \rd_data_reg[61]\(61),
      I5 => asynch_fifo_i_i_71_n_0,
      O => \scr_reg[2]_i_2_n_0\
    );
\scr_reg[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(30),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(88),
      I4 => \scr_reg_reg[56]_0\,
      I5 => \scr_reg[30]_i_2_n_0\,
      O => \scr_reg[30]_i_1_n_0\
    );
\scr_reg[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \rd_data_reg[61]\(33),
      I1 => new_tx_test_seed_reg_0(1),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => \^q\(0),
      I4 => p_0_in28_in,
      I5 => p_2_in29_in,
      O => \scr_reg[30]_i_2_n_0\
    );
\scr_reg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(31),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(89),
      I4 => \scr_reg_reg[56]_0\,
      I5 => \scr_reg[31]_i_2_n_0\,
      O => \scr_reg[31]_i_1_n_0\
    );
\scr_reg[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \rd_data_reg[61]\(32),
      I1 => new_tx_test_seed_reg_0(1),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => \^q\(0),
      I4 => p_0_in24_in,
      I5 => p_2_in25_in,
      O => \scr_reg[31]_i_2_n_0\
    );
\scr_reg[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(32),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(90),
      I4 => \scr_reg_reg[56]_0\,
      I5 => \scr_reg[32]_i_2_n_0\,
      O => \scr_reg[32]_i_1_n_0\
    );
\scr_reg[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \rd_data_reg[61]\(31),
      I1 => new_tx_test_seed_reg_0(1),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => \^q\(0),
      I4 => p_0_in20_in,
      I5 => p_2_in21_in,
      O => \scr_reg[32]_i_2_n_0\
    );
\scr_reg[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(33),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(91),
      I4 => \scr_reg_reg[56]_0\,
      I5 => \scr_reg[33]_i_2_n_0\,
      O => \scr_reg[33]_i_1_n_0\
    );
\scr_reg[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \rd_data_reg[61]\(30),
      I1 => new_tx_test_seed_reg_0(1),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => \^q\(0),
      I4 => p_0_in16_in,
      I5 => p_2_in17_in,
      O => \scr_reg[33]_i_2_n_0\
    );
\scr_reg[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(34),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(92),
      I4 => \scr_reg_reg[56]_0\,
      I5 => \scr_reg[34]_i_2_n_0\,
      O => \scr_reg[34]_i_1_n_0\
    );
\scr_reg[34]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \rd_data_reg[61]\(29),
      I1 => new_tx_test_seed_reg_0(1),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => \^q\(0),
      I4 => p_0_in12_in,
      I5 => p_2_in13_in,
      O => \scr_reg[34]_i_2_n_0\
    );
\scr_reg[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(35),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(93),
      I4 => \scr_reg_reg[56]_0\,
      I5 => \scr_reg[35]_i_2_n_0\,
      O => \scr_reg[35]_i_1_n_0\
    );
\scr_reg[35]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \rd_data_reg[61]\(28),
      I1 => new_tx_test_seed_reg_0(1),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => \^q\(0),
      I4 => p_0_in8_in,
      I5 => p_2_in9_in,
      O => \scr_reg[35]_i_2_n_0\
    );
\scr_reg[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(36),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(94),
      I4 => \scr_reg_reg[56]_0\,
      I5 => \scr_reg[36]_i_2_n_0\,
      O => \scr_reg[36]_i_1_n_0\
    );
\scr_reg[36]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \rd_data_reg[61]\(27),
      I1 => new_tx_test_seed_reg_0(1),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => \^q\(0),
      I4 => p_0_in4_in,
      I5 => p_2_in5_in,
      O => \scr_reg[36]_i_2_n_0\
    );
\scr_reg[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(37),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(95),
      I4 => \scr_reg_reg[56]_0\,
      I5 => \scr_reg[37]_i_2_n_0\,
      O => \scr_reg[37]_i_1_n_0\
    );
\scr_reg[37]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \rd_data_reg[61]\(26),
      I1 => new_tx_test_seed_reg_0(1),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => \^q\(0),
      I4 => p_0_in0_in,
      I5 => p_2_in1_in,
      O => \scr_reg[37]_i_2_n_0\
    );
\scr_reg[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(38),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(96),
      I4 => \scr_reg_reg[56]_0\,
      I5 => \scr_reg[38]_i_2_n_0\,
      O => \scr_reg[38]_i_1_n_0\
    );
\scr_reg[38]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \rd_data_reg[61]\(25),
      I1 => new_tx_test_seed_reg_0(1),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => \^q\(0),
      I4 => p_0_in_0,
      I5 => p_2_in,
      O => \scr_reg[38]_i_2_n_0\
    );
\scr_reg[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(39),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(97),
      I4 => \scr_reg_reg[56]_0\,
      I5 => asynch_fifo_i_i_68_n_0,
      O => \scr_reg[39]_i_1_n_0\
    );
\scr_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(3),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(61),
      I4 => \scr_reg_reg[56]_0\,
      I5 => \scr_reg[3]_i_2_n_0\,
      O => \scr_reg[3]_i_1_n_0\
    );
\scr_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59AA5955A655A6AA"
    )
        port map (
      I0 => asynch_fifo_i_i_74_n_0,
      I1 => \^q\(0),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => new_tx_test_seed_reg_0(1),
      I4 => \rd_data_reg[61]\(60),
      I5 => asynch_fifo_i_i_73_n_0,
      O => \scr_reg[3]_i_2_n_0\
    );
\scr_reg[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(40),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(98),
      I4 => \scr_reg_reg[56]_0\,
      I5 => asynch_fifo_i_i_69_n_0,
      O => \scr_reg[40]_i_1_n_0\
    );
\scr_reg[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A656A60000FFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(41),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(99),
      I4 => asynch_fifo_i_i_72_n_0,
      I5 => \scr_reg_reg[56]_0\,
      O => \scr_reg[41]_i_1_n_0\
    );
\scr_reg[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(42),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(100),
      I4 => \scr_reg_reg[56]_0\,
      I5 => asynch_fifo_i_i_73_n_0,
      O => \scr_reg[42]_i_1_n_0\
    );
\scr_reg[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(43),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(101),
      I4 => \scr_reg_reg[56]_0\,
      I5 => asynch_fifo_i_i_76_n_0,
      O => \scr_reg[43]_i_1_n_0\
    );
\scr_reg[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(44),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(102),
      I4 => \scr_reg_reg[56]_0\,
      I5 => asynch_fifo_i_i_77_n_0,
      O => \scr_reg[44]_i_1_n_0\
    );
\scr_reg[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(45),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(103),
      I4 => \scr_reg_reg[56]_0\,
      I5 => asynch_fifo_i_i_79_n_0,
      O => \scr_reg[45]_i_1_n_0\
    );
\scr_reg[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(46),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(104),
      I4 => \scr_reg_reg[56]_0\,
      I5 => asynch_fifo_i_i_81_n_0,
      O => \scr_reg[46]_i_1_n_0\
    );
\scr_reg[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(47),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(105),
      I4 => \scr_reg_reg[56]_0\,
      I5 => asynch_fifo_i_i_82_n_0,
      O => \scr_reg[47]_i_1_n_0\
    );
\scr_reg[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(48),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(106),
      I4 => \scr_reg_reg[56]_0\,
      I5 => asynch_fifo_i_i_83_n_0,
      O => \scr_reg[48]_i_1_n_0\
    );
\scr_reg[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(49),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(107),
      I4 => \scr_reg_reg[56]_0\,
      I5 => asynch_fifo_i_i_84_n_0,
      O => \scr_reg[49]_i_1_n_0\
    );
\scr_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(4),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(62),
      I4 => \scr_reg_reg[56]_0\,
      I5 => \scr_reg[4]_i_2_n_0\,
      O => \scr_reg[4]_i_1_n_0\
    );
\scr_reg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59AA5955A655A6AA"
    )
        port map (
      I0 => asynch_fifo_i_i_76_n_0,
      I1 => \^q\(0),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => new_tx_test_seed_reg_0(1),
      I4 => \rd_data_reg[61]\(59),
      I5 => asynch_fifo_i_i_75_n_0,
      O => \scr_reg[4]_i_2_n_0\
    );
\scr_reg[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(50),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(108),
      I4 => \scr_reg_reg[56]_0\,
      I5 => asynch_fifo_i_i_85_n_0,
      O => \scr_reg[50]_i_1_n_0\
    );
\scr_reg[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(51),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(109),
      I4 => \scr_reg_reg[56]_0\,
      I5 => asynch_fifo_i_i_86_n_0,
      O => \scr_reg[51]_i_1_n_0\
    );
\scr_reg[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(52),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(110),
      I4 => \scr_reg_reg[56]_0\,
      I5 => asynch_fifo_i_i_87_n_0,
      O => \scr_reg[52]_i_1_n_0\
    );
\scr_reg[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(53),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(111),
      I4 => \scr_reg_reg[56]_0\,
      I5 => asynch_fifo_i_i_88_n_0,
      O => \scr_reg[53]_i_1_n_0\
    );
\scr_reg[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(54),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(112),
      I4 => \scr_reg_reg[56]_0\,
      I5 => asynch_fifo_i_i_89_n_0,
      O => \scr_reg[54]_i_1_n_0\
    );
\scr_reg[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(55),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(113),
      I4 => \scr_reg_reg[56]_0\,
      I5 => asynch_fifo_i_i_90_n_0,
      O => \scr_reg[55]_i_1_n_0\
    );
\scr_reg[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(56),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(114),
      I4 => \scr_reg_reg[56]_0\,
      I5 => asynch_fifo_i_i_91_n_0,
      O => \scr_reg[56]_i_1_n_0\
    );
\scr_reg[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(57),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(115),
      I4 => \scr_reg_reg[56]_0\,
      I5 => asynch_fifo_i_i_92_n_0,
      O => \scr_reg[57]_i_1_n_0\
    );
\scr_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(5),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(63),
      I4 => \scr_reg_reg[56]_0\,
      I5 => \scr_reg[5]_i_2_n_0\,
      O => \scr_reg[5]_i_1_n_0\
    );
\scr_reg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59AA5955A655A6AA"
    )
        port map (
      I0 => asynch_fifo_i_i_78_n_0,
      I1 => \^q\(0),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => new_tx_test_seed_reg_0(1),
      I4 => \rd_data_reg[61]\(58),
      I5 => asynch_fifo_i_i_77_n_0,
      O => \scr_reg[5]_i_2_n_0\
    );
\scr_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(6),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(64),
      I4 => \scr_reg_reg[56]_0\,
      I5 => \scr_reg[6]_i_2_n_0\,
      O => \scr_reg[6]_i_1_n_0\
    );
\scr_reg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59AA5955A655A6AA"
    )
        port map (
      I0 => asynch_fifo_i_i_79_n_0,
      I1 => \^q\(0),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => new_tx_test_seed_reg_0(1),
      I4 => \rd_data_reg[61]\(57),
      I5 => \scr_reg_reg_n_0_[0]\,
      O => \scr_reg[6]_i_2_n_0\
    );
\scr_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(7),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(65),
      I4 => \scr_reg_reg[56]_0\,
      I5 => \scr_reg[7]_i_2_n_0\,
      O => \scr_reg[7]_i_1_n_0\
    );
\scr_reg[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A996566"
    )
        port map (
      I0 => asynch_fifo_i_i_81_n_0,
      I1 => \rd_data_reg[7]\,
      I2 => new_tx_test_seed_reg_0(1),
      I3 => \rd_data_reg[61]\(56),
      I4 => p_0_in44_in,
      O => \scr_reg[7]_i_2_n_0\
    );
\scr_reg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(8),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(66),
      I4 => \scr_reg_reg[56]_0\,
      I5 => \scr_reg[8]_i_2_n_0\,
      O => \scr_reg[8]_i_1_n_0\
    );
\scr_reg[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59AA5955A655A6AA"
    )
        port map (
      I0 => asynch_fifo_i_i_82_n_0,
      I1 => \^q\(0),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => new_tx_test_seed_reg_0(1),
      I4 => \rd_data_reg[61]\(55),
      I5 => p_0_in40_in,
      O => \scr_reg[8]_i_2_n_0\
    );
\scr_reg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(9),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(67),
      I4 => \scr_reg_reg[56]_0\,
      I5 => \scr_reg[9]_i_2_n_0\,
      O => \scr_reg[9]_i_1_n_0\
    );
\scr_reg[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59AA5955A655A6AA"
    )
        port map (
      I0 => asynch_fifo_i_i_83_n_0,
      I1 => \^q\(0),
      I2 => new_tx_test_seed_reg_0(0),
      I3 => new_tx_test_seed_reg_0(1),
      I4 => \rd_data_reg[61]\(54),
      I5 => p_0_in36_in,
      O => \scr_reg[9]_i_2_n_0\
    );
\scr_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[0]_i_1_n_0\,
      Q => \scr_reg_reg_n_0_[0]\,
      R => \out\
    );
\scr_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[10]_i_1_n_0\,
      Q => p_0_in8_in,
      R => \out\
    );
\scr_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[11]_i_1_n_0\,
      Q => p_0_in4_in,
      R => \out\
    );
\scr_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[12]_i_1_n_0\,
      Q => p_0_in0_in,
      R => \out\
    );
\scr_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[13]_i_1_n_0\,
      Q => p_0_in_0,
      R => \out\
    );
\scr_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[14]_i_1_n_0\,
      Q => p_2_in68_in,
      R => \out\
    );
\scr_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[15]_i_1_n_0\,
      Q => p_2_in64_in,
      R => \out\
    );
\scr_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[16]_i_1_n_0\,
      Q => p_2_in60_in,
      R => \out\
    );
\scr_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[17]_i_1_n_0\,
      Q => p_2_in56_in,
      R => \out\
    );
\scr_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[18]_i_1_n_0\,
      Q => p_2_in52_in,
      R => \out\
    );
\scr_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[19]_i_1_n_0\,
      Q => p_2_in48_in,
      R => \out\
    );
\scr_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[1]_i_1_n_0\,
      Q => p_0_in44_in,
      R => \out\
    );
\scr_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[20]_i_1_n_0\,
      Q => p_2_in45_in,
      R => \out\
    );
\scr_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[21]_i_1_n_0\,
      Q => p_2_in41_in,
      R => \out\
    );
\scr_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[22]_i_1_n_0\,
      Q => p_2_in37_in,
      R => \out\
    );
\scr_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[23]_i_1_n_0\,
      Q => p_2_in33_in,
      R => \out\
    );
\scr_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[24]_i_1_n_0\,
      Q => p_2_in29_in,
      R => \out\
    );
\scr_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[25]_i_1_n_0\,
      Q => p_2_in25_in,
      R => \out\
    );
\scr_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[26]_i_1_n_0\,
      Q => p_2_in21_in,
      R => \out\
    );
\scr_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[27]_i_1_n_0\,
      Q => p_2_in17_in,
      R => \out\
    );
\scr_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[28]_i_1_n_0\,
      Q => p_2_in13_in,
      R => \out\
    );
\scr_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[29]_i_1_n_0\,
      Q => p_2_in9_in,
      R => \out\
    );
\scr_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[2]_i_1_n_0\,
      Q => p_0_in40_in,
      R => \out\
    );
\scr_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[30]_i_1_n_0\,
      Q => p_2_in5_in,
      R => \out\
    );
\scr_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[31]_i_1_n_0\,
      Q => p_2_in1_in,
      R => \out\
    );
\scr_reg_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[32]_i_1_n_0\,
      Q => p_2_in,
      R => \out\
    );
\scr_reg_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[33]_i_1_n_0\,
      Q => p_0_in200_in,
      R => \out\
    );
\scr_reg_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[34]_i_1_n_0\,
      Q => p_0_in190_in,
      R => \out\
    );
\scr_reg_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[35]_i_1_n_0\,
      Q => p_0_in180_in,
      R => \out\
    );
\scr_reg_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[36]_i_1_n_0\,
      Q => p_0_in170_in,
      R => \out\
    );
\scr_reg_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[37]_i_1_n_0\,
      Q => p_0_in160_in,
      R => \out\
    );
\scr_reg_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[38]_i_1_n_0\,
      Q => p_0_in151_in,
      R => \out\
    );
\scr_reg_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[39]_i_1_n_0\,
      Q => p_2_in145_in,
      R => \out\
    );
\scr_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[3]_i_1_n_0\,
      Q => p_0_in36_in,
      R => \out\
    );
\scr_reg_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[40]_i_1_n_0\,
      Q => p_2_in139_in,
      R => \out\
    );
\scr_reg_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[41]_i_1_n_0\,
      Q => p_2_in133_in,
      R => \out\
    );
\scr_reg_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[42]_i_1_n_0\,
      Q => p_2_in127_in,
      R => \out\
    );
\scr_reg_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[43]_i_1_n_0\,
      Q => p_2_in121_in,
      R => \out\
    );
\scr_reg_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[44]_i_1_n_0\,
      Q => p_2_in115_in,
      R => \out\
    );
\scr_reg_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[45]_i_1_n_0\,
      Q => p_2_in109_in,
      R => \out\
    );
\scr_reg_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[46]_i_1_n_0\,
      Q => p_2_in103_in,
      R => \out\
    );
\scr_reg_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[47]_i_1_n_0\,
      Q => p_2_in97_in,
      R => \out\
    );
\scr_reg_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[48]_i_1_n_0\,
      Q => p_2_in91_in,
      R => \out\
    );
\scr_reg_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[49]_i_1_n_0\,
      Q => p_2_in85_in,
      R => \out\
    );
\scr_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[4]_i_1_n_0\,
      Q => p_0_in32_in,
      R => \out\
    );
\scr_reg_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[50]_i_1_n_0\,
      Q => p_2_in79_in,
      R => \out\
    );
\scr_reg_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[51]_i_1_n_0\,
      Q => p_2_in74_in,
      R => \out\
    );
\scr_reg_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[52]_i_1_n_0\,
      Q => p_2_in201_in,
      R => \out\
    );
\scr_reg_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[53]_i_1_n_0\,
      Q => p_2_in191_in,
      R => \out\
    );
\scr_reg_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[54]_i_1_n_0\,
      Q => p_2_in181_in,
      R => \out\
    );
\scr_reg_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[55]_i_1_n_0\,
      Q => p_2_in171_in,
      R => \out\
    );
\scr_reg_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[56]_i_1_n_0\,
      Q => p_2_in161_in,
      R => \out\
    );
\scr_reg_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[57]_i_1_n_0\,
      Q => p_2_in152_in,
      R => \out\
    );
\scr_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[5]_i_1_n_0\,
      Q => p_0_in28_in,
      R => \out\
    );
\scr_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[6]_i_1_n_0\,
      Q => p_0_in24_in,
      R => \out\
    );
\scr_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[7]_i_1_n_0\,
      Q => p_0_in20_in,
      R => \out\
    );
\scr_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[8]_i_1_n_0\,
      Q => p_0_in16_in,
      R => \out\
    );
\scr_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[9]_i_1_n_0\,
      Q => p_0_in12_in,
      R => \out\
    );
\tx_test_patt_seed_sel[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(0),
      I1 => \tx_test_patt_seed_sel[1]_i_3_n_0\,
      I2 => block_count_reg(6),
      O => \p_1_in__0\(0)
    );
\tx_test_patt_seed_sel[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \out\,
      I1 => new_tx_test_seed_reg_0(1),
      O => \tx_test_patt_seed_sel[1]_i_1_n_0\
    );
\tx_test_patt_seed_sel[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tx_test_patt_seed_sel(1),
      I1 => block_count_reg(6),
      I2 => \tx_test_patt_seed_sel[1]_i_3_n_0\,
      I3 => \^q\(0),
      O => \p_1_in__0\(1)
    );
\tx_test_patt_seed_sel[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => block_count_reg(5),
      I1 => block_count_reg(3),
      I2 => block_count_reg(0),
      I3 => block_count_reg(1),
      I4 => block_count_reg(2),
      I5 => block_count_reg(4),
      O => \tx_test_patt_seed_sel[1]_i_3_n_0\
    );
\tx_test_patt_seed_sel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \p_1_in__0\(0),
      Q => \^q\(0),
      R => \tx_test_patt_seed_sel[1]_i_1_n_0\
    );
\tx_test_patt_seed_sel_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \p_1_in__0\(1),
      Q => tx_test_patt_seed_sel(1),
      R => \tx_test_patt_seed_sel[1]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pulse_synchronizer is
  port (
    counter_sync_1 : out STD_LOGIC;
    counter_sync_extra_reg : out STD_LOGIC;
    dcapture_reg_0 : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    counter_sync_extra : in STD_LOGIC;
    counter_sync_3 : in STD_LOGIC;
    counter_sync_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pulse_synchronizer : entity is "ten_gig_eth_pcs_pma_v6_0_15_pulse_synchronizer";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pulse_synchronizer;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pulse_synchronizer is
  signal \^counter_sync_1\ : STD_LOGIC;
  signal dcapture : STD_LOGIC;
  signal newedge : STD_LOGIC;
  signal \newedge_i_1__5_n_0\ : STD_LOGIC;
  signal newedge_reg1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of newedge_reg1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of newedge_reg1 : signal is "no";
  signal newedge_reg2 : STD_LOGIC;
  attribute async_reg of newedge_reg2 : signal is "true";
  attribute shreg_extract of newedge_reg2 : signal is "no";
  signal newedge_reg3 : STD_LOGIC;
  attribute async_reg of newedge_reg3 : signal is "true";
  attribute shreg_extract of newedge_reg3 : signal is "no";
  signal newedge_reg4 : STD_LOGIC;
  attribute async_reg of newedge_reg4 : signal is "true";
  attribute shreg_extract of newedge_reg4 : signal is "no";
  signal \newedge_reg__0\ : STD_LOGIC;
  attribute async_reg of \newedge_reg__0\ : signal is "true";
  attribute shreg_extract of \newedge_reg__0\ : signal is "no";
  signal out_comb : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of newedge_reg1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of newedge_reg1_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg1_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg2_reg : label is std.standard.true;
  attribute KEEP of newedge_reg2_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg2_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg3_reg : label is std.standard.true;
  attribute KEEP of newedge_reg3_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg3_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg4_reg : label is std.standard.true;
  attribute KEEP of newedge_reg4_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg4_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg_reg : label is std.standard.true;
  attribute KEEP of newedge_reg_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg_reg : label is "no";
begin
  counter_sync_1 <= \^counter_sync_1\;
\counter_sync_extra_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE8"
    )
        port map (
      I0 => counter_sync_extra,
      I1 => \^counter_sync_1\,
      I2 => counter_sync_3,
      I3 => counter_sync_2,
      O => counter_sync_extra_reg
    );
dcapture_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => dcapture_reg_0,
      Q => dcapture,
      R => '0'
    );
\newedge_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => newedge,
      I1 => dcapture_reg_0,
      I2 => dcapture,
      I3 => newedge,
      O => \newedge_i_1__5_n_0\
    );
newedge_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => \newedge_i_1__5_n_0\,
      Q => newedge,
      R => '0'
    );
newedge_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \newedge_reg__0\,
      Q => newedge_reg1,
      R => '0'
    );
newedge_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge_reg1,
      Q => newedge_reg2,
      R => '0'
    );
newedge_reg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge_reg2,
      Q => newedge_reg3,
      R => '0'
    );
newedge_reg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge_reg3,
      Q => newedge_reg4,
      R => '0'
    );
newedge_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge,
      Q => \newedge_reg__0\,
      R => '0'
    );
\q_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => newedge_reg3,
      I1 => newedge_reg4,
      O => out_comb
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => out_comb,
      Q => \^counter_sync_1\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pulse_synchronizer_27 is
  port (
    counter_sync_2 : out STD_LOGIC;
    dcapture_reg_0 : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    coreclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pulse_synchronizer_27 : entity is "ten_gig_eth_pcs_pma_v6_0_15_pulse_synchronizer";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pulse_synchronizer_27;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pulse_synchronizer_27 is
  signal dcapture : STD_LOGIC;
  signal newedge : STD_LOGIC;
  signal \newedge_i_1__6_n_0\ : STD_LOGIC;
  signal newedge_reg1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of newedge_reg1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of newedge_reg1 : signal is "no";
  signal newedge_reg2 : STD_LOGIC;
  attribute async_reg of newedge_reg2 : signal is "true";
  attribute shreg_extract of newedge_reg2 : signal is "no";
  signal newedge_reg3 : STD_LOGIC;
  attribute async_reg of newedge_reg3 : signal is "true";
  attribute shreg_extract of newedge_reg3 : signal is "no";
  signal newedge_reg4 : STD_LOGIC;
  attribute async_reg of newedge_reg4 : signal is "true";
  attribute shreg_extract of newedge_reg4 : signal is "no";
  signal \newedge_reg__0\ : STD_LOGIC;
  attribute async_reg of \newedge_reg__0\ : signal is "true";
  attribute shreg_extract of \newedge_reg__0\ : signal is "no";
  signal out_comb : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of newedge_reg1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of newedge_reg1_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg1_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg2_reg : label is std.standard.true;
  attribute KEEP of newedge_reg2_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg2_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg3_reg : label is std.standard.true;
  attribute KEEP of newedge_reg3_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg3_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg4_reg : label is std.standard.true;
  attribute KEEP of newedge_reg4_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg4_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg_reg : label is std.standard.true;
  attribute KEEP of newedge_reg_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg_reg : label is "no";
begin
dcapture_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => dcapture_reg_0,
      Q => dcapture,
      R => '0'
    );
\newedge_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => newedge,
      I1 => dcapture_reg_0,
      I2 => dcapture,
      I3 => newedge,
      O => \newedge_i_1__6_n_0\
    );
newedge_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => \newedge_i_1__6_n_0\,
      Q => newedge,
      R => '0'
    );
newedge_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \newedge_reg__0\,
      Q => newedge_reg1,
      R => '0'
    );
newedge_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge_reg1,
      Q => newedge_reg2,
      R => '0'
    );
newedge_reg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge_reg2,
      Q => newedge_reg3,
      R => '0'
    );
newedge_reg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge_reg3,
      Q => newedge_reg4,
      R => '0'
    );
newedge_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge,
      Q => \newedge_reg__0\,
      R => '0'
    );
\q_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => newedge_reg3,
      I1 => newedge_reg4,
      O => out_comb
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => out_comb,
      Q => counter_sync_2,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pulse_synchronizer_28 is
  port (
    counter_sync_3 : out STD_LOGIC;
    counter_out0 : out STD_LOGIC;
    dcapture_reg_0 : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    counter_sync_2 : in STD_LOGIC;
    counter_sync_1 : in STD_LOGIC;
    counter_sync_extra : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pulse_synchronizer_28 : entity is "ten_gig_eth_pcs_pma_v6_0_15_pulse_synchronizer";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pulse_synchronizer_28;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pulse_synchronizer_28 is
  signal \^counter_sync_3\ : STD_LOGIC;
  signal dcapture : STD_LOGIC;
  signal newedge : STD_LOGIC;
  signal \newedge_i_1__7_n_0\ : STD_LOGIC;
  signal newedge_reg1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of newedge_reg1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of newedge_reg1 : signal is "no";
  signal newedge_reg2 : STD_LOGIC;
  attribute async_reg of newedge_reg2 : signal is "true";
  attribute shreg_extract of newedge_reg2 : signal is "no";
  signal newedge_reg3 : STD_LOGIC;
  attribute async_reg of newedge_reg3 : signal is "true";
  attribute shreg_extract of newedge_reg3 : signal is "no";
  signal newedge_reg4 : STD_LOGIC;
  attribute async_reg of newedge_reg4 : signal is "true";
  attribute shreg_extract of newedge_reg4 : signal is "no";
  signal \newedge_reg__0\ : STD_LOGIC;
  attribute async_reg of \newedge_reg__0\ : signal is "true";
  attribute shreg_extract of \newedge_reg__0\ : signal is "no";
  signal out_comb : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of newedge_reg1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of newedge_reg1_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg1_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg2_reg : label is std.standard.true;
  attribute KEEP of newedge_reg2_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg2_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg3_reg : label is std.standard.true;
  attribute KEEP of newedge_reg3_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg3_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg4_reg : label is std.standard.true;
  attribute KEEP of newedge_reg4_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg4_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg_reg : label is std.standard.true;
  attribute KEEP of newedge_reg_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg_reg : label is "no";
begin
  counter_sync_3 <= \^counter_sync_3\;
\counter_out_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^counter_sync_3\,
      I1 => counter_sync_2,
      I2 => counter_sync_1,
      I3 => counter_sync_extra,
      O => counter_out0
    );
dcapture_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => dcapture_reg_0,
      Q => dcapture,
      R => '0'
    );
\newedge_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => newedge,
      I1 => dcapture_reg_0,
      I2 => dcapture,
      I3 => newedge,
      O => \newedge_i_1__7_n_0\
    );
newedge_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => \newedge_i_1__7_n_0\,
      Q => newedge,
      R => '0'
    );
newedge_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \newedge_reg__0\,
      Q => newedge_reg1,
      R => '0'
    );
newedge_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge_reg1,
      Q => newedge_reg2,
      R => '0'
    );
newedge_reg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge_reg2,
      Q => newedge_reg3,
      R => '0'
    );
newedge_reg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge_reg3,
      Q => newedge_reg4,
      R => '0'
    );
newedge_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge,
      Q => \newedge_reg__0\,
      R => '0'
    );
\q_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => newedge_reg3,
      I1 => newedge_reg4,
      O => out_comb
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => out_comb,
      Q => \^counter_sync_3\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pulse_synchronizer_33 is
  port (
    counter_sync_1 : out STD_LOGIC;
    counter_sync_extra_reg : out STD_LOGIC;
    dcapture_reg_0 : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    counter_sync_extra : in STD_LOGIC;
    counter_sync_3 : in STD_LOGIC;
    counter_sync_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pulse_synchronizer_33 : entity is "ten_gig_eth_pcs_pma_v6_0_15_pulse_synchronizer";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pulse_synchronizer_33;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pulse_synchronizer_33 is
  signal \^counter_sync_1\ : STD_LOGIC;
  signal dcapture : STD_LOGIC;
  signal newedge : STD_LOGIC;
  signal newedge_i_1_n_0 : STD_LOGIC;
  signal newedge_reg1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of newedge_reg1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of newedge_reg1 : signal is "no";
  signal newedge_reg2 : STD_LOGIC;
  attribute async_reg of newedge_reg2 : signal is "true";
  attribute shreg_extract of newedge_reg2 : signal is "no";
  signal newedge_reg3 : STD_LOGIC;
  attribute async_reg of newedge_reg3 : signal is "true";
  attribute shreg_extract of newedge_reg3 : signal is "no";
  signal newedge_reg4 : STD_LOGIC;
  attribute async_reg of newedge_reg4 : signal is "true";
  attribute shreg_extract of newedge_reg4 : signal is "no";
  signal \newedge_reg__0\ : STD_LOGIC;
  attribute async_reg of \newedge_reg__0\ : signal is "true";
  attribute shreg_extract of \newedge_reg__0\ : signal is "no";
  signal out_comb : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of newedge_reg1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of newedge_reg1_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg1_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg2_reg : label is std.standard.true;
  attribute KEEP of newedge_reg2_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg2_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg3_reg : label is std.standard.true;
  attribute KEEP of newedge_reg3_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg3_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg4_reg : label is std.standard.true;
  attribute KEEP of newedge_reg4_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg4_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg_reg : label is std.standard.true;
  attribute KEEP of newedge_reg_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg_reg : label is "no";
begin
  counter_sync_1 <= \^counter_sync_1\;
counter_sync_extra_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE8"
    )
        port map (
      I0 => counter_sync_extra,
      I1 => \^counter_sync_1\,
      I2 => counter_sync_3,
      I3 => counter_sync_2,
      O => counter_sync_extra_reg
    );
dcapture_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => dcapture_reg_0,
      Q => dcapture,
      R => '0'
    );
newedge_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => newedge,
      I1 => dcapture_reg_0,
      I2 => dcapture,
      I3 => newedge,
      O => newedge_i_1_n_0
    );
newedge_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => newedge_i_1_n_0,
      Q => newedge,
      R => '0'
    );
newedge_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \newedge_reg__0\,
      Q => newedge_reg1,
      R => '0'
    );
newedge_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge_reg1,
      Q => newedge_reg2,
      R => '0'
    );
newedge_reg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge_reg2,
      Q => newedge_reg3,
      R => '0'
    );
newedge_reg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge_reg3,
      Q => newedge_reg4,
      R => '0'
    );
newedge_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge,
      Q => \newedge_reg__0\,
      R => '0'
    );
q_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => newedge_reg3,
      I1 => newedge_reg4,
      O => out_comb
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => out_comb,
      Q => \^counter_sync_1\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pulse_synchronizer_34 is
  port (
    counter_sync_2 : out STD_LOGIC;
    dcapture_reg_0 : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    coreclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pulse_synchronizer_34 : entity is "ten_gig_eth_pcs_pma_v6_0_15_pulse_synchronizer";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pulse_synchronizer_34;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pulse_synchronizer_34 is
  signal dcapture : STD_LOGIC;
  signal newedge : STD_LOGIC;
  signal \newedge_i_1__0_n_0\ : STD_LOGIC;
  signal newedge_reg1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of newedge_reg1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of newedge_reg1 : signal is "no";
  signal newedge_reg2 : STD_LOGIC;
  attribute async_reg of newedge_reg2 : signal is "true";
  attribute shreg_extract of newedge_reg2 : signal is "no";
  signal newedge_reg3 : STD_LOGIC;
  attribute async_reg of newedge_reg3 : signal is "true";
  attribute shreg_extract of newedge_reg3 : signal is "no";
  signal newedge_reg4 : STD_LOGIC;
  attribute async_reg of newedge_reg4 : signal is "true";
  attribute shreg_extract of newedge_reg4 : signal is "no";
  signal \newedge_reg__0\ : STD_LOGIC;
  attribute async_reg of \newedge_reg__0\ : signal is "true";
  attribute shreg_extract of \newedge_reg__0\ : signal is "no";
  signal out_comb : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of newedge_reg1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of newedge_reg1_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg1_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg2_reg : label is std.standard.true;
  attribute KEEP of newedge_reg2_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg2_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg3_reg : label is std.standard.true;
  attribute KEEP of newedge_reg3_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg3_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg4_reg : label is std.standard.true;
  attribute KEEP of newedge_reg4_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg4_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg_reg : label is std.standard.true;
  attribute KEEP of newedge_reg_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg_reg : label is "no";
begin
dcapture_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => dcapture_reg_0,
      Q => dcapture,
      R => '0'
    );
\newedge_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => newedge,
      I1 => dcapture_reg_0,
      I2 => dcapture,
      I3 => newedge,
      O => \newedge_i_1__0_n_0\
    );
newedge_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => \newedge_i_1__0_n_0\,
      Q => newedge,
      R => '0'
    );
newedge_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \newedge_reg__0\,
      Q => newedge_reg1,
      R => '0'
    );
newedge_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge_reg1,
      Q => newedge_reg2,
      R => '0'
    );
newedge_reg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge_reg2,
      Q => newedge_reg3,
      R => '0'
    );
newedge_reg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge_reg3,
      Q => newedge_reg4,
      R => '0'
    );
newedge_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge,
      Q => \newedge_reg__0\,
      R => '0'
    );
\q_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => newedge_reg3,
      I1 => newedge_reg4,
      O => out_comb
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => out_comb,
      Q => counter_sync_2,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pulse_synchronizer_35 is
  port (
    counter_sync_3 : out STD_LOGIC;
    counter_out0 : out STD_LOGIC;
    dcapture_reg_0 : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    counter_sync_2 : in STD_LOGIC;
    counter_sync_1 : in STD_LOGIC;
    counter_sync_extra : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pulse_synchronizer_35 : entity is "ten_gig_eth_pcs_pma_v6_0_15_pulse_synchronizer";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pulse_synchronizer_35;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pulse_synchronizer_35 is
  signal \^counter_sync_3\ : STD_LOGIC;
  signal dcapture : STD_LOGIC;
  signal newedge : STD_LOGIC;
  signal \newedge_i_1__1_n_0\ : STD_LOGIC;
  signal newedge_reg1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of newedge_reg1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of newedge_reg1 : signal is "no";
  signal newedge_reg2 : STD_LOGIC;
  attribute async_reg of newedge_reg2 : signal is "true";
  attribute shreg_extract of newedge_reg2 : signal is "no";
  signal newedge_reg3 : STD_LOGIC;
  attribute async_reg of newedge_reg3 : signal is "true";
  attribute shreg_extract of newedge_reg3 : signal is "no";
  signal newedge_reg4 : STD_LOGIC;
  attribute async_reg of newedge_reg4 : signal is "true";
  attribute shreg_extract of newedge_reg4 : signal is "no";
  signal \newedge_reg__0\ : STD_LOGIC;
  attribute async_reg of \newedge_reg__0\ : signal is "true";
  attribute shreg_extract of \newedge_reg__0\ : signal is "no";
  signal out_comb : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of newedge_reg1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of newedge_reg1_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg1_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg2_reg : label is std.standard.true;
  attribute KEEP of newedge_reg2_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg2_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg3_reg : label is std.standard.true;
  attribute KEEP of newedge_reg3_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg3_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg4_reg : label is std.standard.true;
  attribute KEEP of newedge_reg4_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg4_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg_reg : label is std.standard.true;
  attribute KEEP of newedge_reg_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg_reg : label is "no";
begin
  counter_sync_3 <= \^counter_sync_3\;
counter_out_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^counter_sync_3\,
      I1 => counter_sync_2,
      I2 => counter_sync_1,
      I3 => counter_sync_extra,
      O => counter_out0
    );
dcapture_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => dcapture_reg_0,
      Q => dcapture,
      R => '0'
    );
\newedge_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => newedge,
      I1 => dcapture_reg_0,
      I2 => dcapture,
      I3 => newedge,
      O => \newedge_i_1__1_n_0\
    );
newedge_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => \newedge_i_1__1_n_0\,
      Q => newedge,
      R => '0'
    );
newedge_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \newedge_reg__0\,
      Q => newedge_reg1,
      R => '0'
    );
newedge_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge_reg1,
      Q => newedge_reg2,
      R => '0'
    );
newedge_reg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge_reg2,
      Q => newedge_reg3,
      R => '0'
    );
newedge_reg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge_reg3,
      Q => newedge_reg4,
      R => '0'
    );
newedge_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge,
      Q => \newedge_reg__0\,
      R => '0'
    );
\q_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => newedge_reg3,
      I1 => newedge_reg4,
      O => out_comb
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => out_comb,
      Q => \^counter_sync_3\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pulse_synchronizer_36 is
  port (
    counter_sync_1 : out STD_LOGIC;
    counter_sync_extra_reg : out STD_LOGIC;
    dcapture_reg_0 : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    counter_sync_extra : in STD_LOGIC;
    counter_sync_3 : in STD_LOGIC;
    counter_sync_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pulse_synchronizer_36 : entity is "ten_gig_eth_pcs_pma_v6_0_15_pulse_synchronizer";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pulse_synchronizer_36;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pulse_synchronizer_36 is
  signal \^counter_sync_1\ : STD_LOGIC;
  signal dcapture : STD_LOGIC;
  signal newedge : STD_LOGIC;
  signal \newedge_i_1__2_n_0\ : STD_LOGIC;
  signal newedge_reg1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of newedge_reg1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of newedge_reg1 : signal is "no";
  signal newedge_reg2 : STD_LOGIC;
  attribute async_reg of newedge_reg2 : signal is "true";
  attribute shreg_extract of newedge_reg2 : signal is "no";
  signal newedge_reg3 : STD_LOGIC;
  attribute async_reg of newedge_reg3 : signal is "true";
  attribute shreg_extract of newedge_reg3 : signal is "no";
  signal newedge_reg4 : STD_LOGIC;
  attribute async_reg of newedge_reg4 : signal is "true";
  attribute shreg_extract of newedge_reg4 : signal is "no";
  signal \newedge_reg__0\ : STD_LOGIC;
  attribute async_reg of \newedge_reg__0\ : signal is "true";
  attribute shreg_extract of \newedge_reg__0\ : signal is "no";
  signal out_comb : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of newedge_reg1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of newedge_reg1_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg1_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg2_reg : label is std.standard.true;
  attribute KEEP of newedge_reg2_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg2_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg3_reg : label is std.standard.true;
  attribute KEEP of newedge_reg3_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg3_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg4_reg : label is std.standard.true;
  attribute KEEP of newedge_reg4_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg4_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg_reg : label is std.standard.true;
  attribute KEEP of newedge_reg_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg_reg : label is "no";
begin
  counter_sync_1 <= \^counter_sync_1\;
\counter_sync_extra_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE8"
    )
        port map (
      I0 => counter_sync_extra,
      I1 => \^counter_sync_1\,
      I2 => counter_sync_3,
      I3 => counter_sync_2,
      O => counter_sync_extra_reg
    );
dcapture_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => dcapture_reg_0,
      Q => dcapture,
      R => '0'
    );
\newedge_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => newedge,
      I1 => dcapture_reg_0,
      I2 => dcapture,
      I3 => newedge,
      O => \newedge_i_1__2_n_0\
    );
newedge_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => \newedge_i_1__2_n_0\,
      Q => newedge,
      R => '0'
    );
newedge_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \newedge_reg__0\,
      Q => newedge_reg1,
      R => '0'
    );
newedge_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge_reg1,
      Q => newedge_reg2,
      R => '0'
    );
newedge_reg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge_reg2,
      Q => newedge_reg3,
      R => '0'
    );
newedge_reg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge_reg3,
      Q => newedge_reg4,
      R => '0'
    );
newedge_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge,
      Q => \newedge_reg__0\,
      R => '0'
    );
\q_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => newedge_reg3,
      I1 => newedge_reg4,
      O => out_comb
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => out_comb,
      Q => \^counter_sync_1\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pulse_synchronizer_37 is
  port (
    counter_sync_2 : out STD_LOGIC;
    dcapture_reg_0 : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    coreclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pulse_synchronizer_37 : entity is "ten_gig_eth_pcs_pma_v6_0_15_pulse_synchronizer";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pulse_synchronizer_37;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pulse_synchronizer_37 is
  signal dcapture : STD_LOGIC;
  signal newedge : STD_LOGIC;
  signal \newedge_i_1__3_n_0\ : STD_LOGIC;
  signal newedge_reg1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of newedge_reg1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of newedge_reg1 : signal is "no";
  signal newedge_reg2 : STD_LOGIC;
  attribute async_reg of newedge_reg2 : signal is "true";
  attribute shreg_extract of newedge_reg2 : signal is "no";
  signal newedge_reg3 : STD_LOGIC;
  attribute async_reg of newedge_reg3 : signal is "true";
  attribute shreg_extract of newedge_reg3 : signal is "no";
  signal newedge_reg4 : STD_LOGIC;
  attribute async_reg of newedge_reg4 : signal is "true";
  attribute shreg_extract of newedge_reg4 : signal is "no";
  signal \newedge_reg__0\ : STD_LOGIC;
  attribute async_reg of \newedge_reg__0\ : signal is "true";
  attribute shreg_extract of \newedge_reg__0\ : signal is "no";
  signal out_comb : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of newedge_reg1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of newedge_reg1_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg1_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg2_reg : label is std.standard.true;
  attribute KEEP of newedge_reg2_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg2_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg3_reg : label is std.standard.true;
  attribute KEEP of newedge_reg3_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg3_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg4_reg : label is std.standard.true;
  attribute KEEP of newedge_reg4_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg4_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg_reg : label is std.standard.true;
  attribute KEEP of newedge_reg_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg_reg : label is "no";
begin
dcapture_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => dcapture_reg_0,
      Q => dcapture,
      R => '0'
    );
\newedge_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => newedge,
      I1 => dcapture_reg_0,
      I2 => dcapture,
      I3 => newedge,
      O => \newedge_i_1__3_n_0\
    );
newedge_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => \newedge_i_1__3_n_0\,
      Q => newedge,
      R => '0'
    );
newedge_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \newedge_reg__0\,
      Q => newedge_reg1,
      R => '0'
    );
newedge_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge_reg1,
      Q => newedge_reg2,
      R => '0'
    );
newedge_reg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge_reg2,
      Q => newedge_reg3,
      R => '0'
    );
newedge_reg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge_reg3,
      Q => newedge_reg4,
      R => '0'
    );
newedge_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge,
      Q => \newedge_reg__0\,
      R => '0'
    );
\q_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => newedge_reg3,
      I1 => newedge_reg4,
      O => out_comb
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => out_comb,
      Q => counter_sync_2,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pulse_synchronizer_38 is
  port (
    counter_sync_3 : out STD_LOGIC;
    counter_out0 : out STD_LOGIC;
    dcapture_reg_0 : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    counter_sync_2 : in STD_LOGIC;
    counter_sync_1 : in STD_LOGIC;
    counter_sync_extra : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pulse_synchronizer_38 : entity is "ten_gig_eth_pcs_pma_v6_0_15_pulse_synchronizer";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pulse_synchronizer_38;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pulse_synchronizer_38 is
  signal \^counter_sync_3\ : STD_LOGIC;
  signal dcapture : STD_LOGIC;
  signal newedge : STD_LOGIC;
  signal \newedge_i_1__4_n_0\ : STD_LOGIC;
  signal newedge_reg1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of newedge_reg1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of newedge_reg1 : signal is "no";
  signal newedge_reg2 : STD_LOGIC;
  attribute async_reg of newedge_reg2 : signal is "true";
  attribute shreg_extract of newedge_reg2 : signal is "no";
  signal newedge_reg3 : STD_LOGIC;
  attribute async_reg of newedge_reg3 : signal is "true";
  attribute shreg_extract of newedge_reg3 : signal is "no";
  signal newedge_reg4 : STD_LOGIC;
  attribute async_reg of newedge_reg4 : signal is "true";
  attribute shreg_extract of newedge_reg4 : signal is "no";
  signal \newedge_reg__0\ : STD_LOGIC;
  attribute async_reg of \newedge_reg__0\ : signal is "true";
  attribute shreg_extract of \newedge_reg__0\ : signal is "no";
  signal out_comb : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of newedge_reg1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of newedge_reg1_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg1_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg2_reg : label is std.standard.true;
  attribute KEEP of newedge_reg2_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg2_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg3_reg : label is std.standard.true;
  attribute KEEP of newedge_reg3_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg3_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg4_reg : label is std.standard.true;
  attribute KEEP of newedge_reg4_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg4_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg_reg : label is std.standard.true;
  attribute KEEP of newedge_reg_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg_reg : label is "no";
begin
  counter_sync_3 <= \^counter_sync_3\;
\counter_out_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^counter_sync_3\,
      I1 => counter_sync_2,
      I2 => counter_sync_1,
      I3 => counter_sync_extra,
      O => counter_out0
    );
dcapture_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => dcapture_reg_0,
      Q => dcapture,
      R => '0'
    );
\newedge_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => newedge,
      I1 => dcapture_reg_0,
      I2 => dcapture,
      I3 => newedge,
      O => \newedge_i_1__4_n_0\
    );
newedge_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => \newedge_i_1__4_n_0\,
      Q => newedge,
      R => '0'
    );
newedge_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \newedge_reg__0\,
      Q => newedge_reg1,
      R => '0'
    );
newedge_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge_reg1,
      Q => newedge_reg2,
      R => '0'
    );
newedge_reg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge_reg2,
      Q => newedge_reg3,
      R => '0'
    );
newedge_reg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge_reg3,
      Q => newedge_reg4,
      R => '0'
    );
newedge_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge,
      Q => \newedge_reg__0\,
      R => '0'
    );
\q_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => newedge_reg3,
      I1 => newedge_reg4,
      O => out_comb
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => out_comb,
      Q => \^counter_sync_3\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_rx_ber_mon_fsm is
  port (
    ber_count_inc : out STD_LOGIC;
    mcp1_hiber_reg_0 : out STD_LOGIC;
    rxreset_6_reg : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    \FSM_sequential_mcp1_state_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mcp1_ber_count_inc_reg_0 : in STD_LOGIC;
    \mcp1_timer_125us_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \FSM_sequential_mcp1_state_reg[2]_0\ : in STD_LOGIC;
    b_lock_mod : in STD_LOGIC;
    \FSM_sequential_mcp1_state_reg[2]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_mcp1_state_reg[2]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_rx_ber_mon_fsm : entity is "ten_gig_eth_pcs_pma_v6_0_15_rx_ber_mon_fsm";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_rx_ber_mon_fsm;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_rx_ber_mon_fsm is
  signal \FSM_sequential_mcp1_state[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mcp1_state[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mcp1_state[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mcp1_state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mcp1_state[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mcp1_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mcp1_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mcp1_state[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mcp1_state[2]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mcp1_state[2]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mcp1_state[2]_i_9_n_0\ : STD_LOGIC;
  signal \^ber_count_inc\ : STD_LOGIC;
  signal in9 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \mcp1_ber_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_ber_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_ber_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_ber_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_ber_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_ber_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_ber_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \mcp1_ber_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \mcp1_ber_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \mcp1_ber_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \mcp1_ber_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal mcp1_ber_count_inc_i_1_n_0 : STD_LOGIC;
  signal mcp1_ber_test_sh_i_1_n_0 : STD_LOGIC;
  signal mcp1_ber_test_sh_reg_n_0 : STD_LOGIC;
  signal mcp1_hiber_i_1_n_0 : STD_LOGIC;
  signal \^mcp1_hiber_reg_0\ : STD_LOGIC;
  signal mcp1_state : STD_LOGIC;
  signal \mcp1_state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mcp1_timer_125us : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \mcp1_timer_125us0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us0_carry__0_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us0_carry__0_n_1\ : STD_LOGIC;
  signal \mcp1_timer_125us0_carry__0_n_2\ : STD_LOGIC;
  signal \mcp1_timer_125us0_carry__0_n_3\ : STD_LOGIC;
  signal \mcp1_timer_125us0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us0_carry__1_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us0_carry__1_n_1\ : STD_LOGIC;
  signal \mcp1_timer_125us0_carry__1_n_2\ : STD_LOGIC;
  signal \mcp1_timer_125us0_carry__1_n_3\ : STD_LOGIC;
  signal \mcp1_timer_125us0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us0_carry__2_n_2\ : STD_LOGIC;
  signal \mcp1_timer_125us0_carry__2_n_3\ : STD_LOGIC;
  signal mcp1_timer_125us0_carry_i_1_n_0 : STD_LOGIC;
  signal mcp1_timer_125us0_carry_i_2_n_0 : STD_LOGIC;
  signal mcp1_timer_125us0_carry_i_3_n_0 : STD_LOGIC;
  signal mcp1_timer_125us0_carry_i_4_n_0 : STD_LOGIC;
  signal mcp1_timer_125us0_carry_n_0 : STD_LOGIC;
  signal mcp1_timer_125us0_carry_n_1 : STD_LOGIC;
  signal mcp1_timer_125us0_carry_n_2 : STD_LOGIC;
  signal mcp1_timer_125us0_carry_n_3 : STD_LOGIC;
  signal \mcp1_timer_125us[0]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us[10]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us[11]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us[12]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us[13]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us[14]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us[15]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us[15]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us[15]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us[15]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us[15]_i_5_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us[15]_i_6_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us[1]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us[2]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us[3]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us[4]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us[5]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us[6]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us[7]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us[8]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us[9]_i_1_n_0\ : STD_LOGIC;
  signal \next_state__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_mcp1_timer_125us0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mcp1_timer_125us0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_mcp1_state_reg[0]\ : label is "BER_MT_INIT:000,START_TIMER:001,HI_BER:100,GOOD_BER:101,BER_TEST_SH:010,BER_BAD_SH:011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_mcp1_state_reg[1]\ : label is "BER_MT_INIT:000,START_TIMER:001,HI_BER:100,GOOD_BER:101,BER_TEST_SH:010,BER_BAD_SH:011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_mcp1_state_reg[2]\ : label is "BER_MT_INIT:000,START_TIMER:001,HI_BER:100,GOOD_BER:101,BER_TEST_SH:010,BER_BAD_SH:011";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mcp1_ber_cnt[2]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \mcp1_ber_cnt[3]_i_1\ : label is "soft_lutpair175";
begin
  ber_count_inc <= \^ber_count_inc\;
  mcp1_hiber_reg_0 <= \^mcp1_hiber_reg_0\;
\FSM_sequential_mcp1_state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002EEE26E6"
    )
        port map (
      I0 => \mcp1_state__0\(0),
      I1 => mcp1_state,
      I2 => \mcp1_state__0\(2),
      I3 => \mcp1_state__0\(1),
      I4 => \FSM_sequential_mcp1_state[0]_i_2__1_n_0\,
      I5 => \FSM_sequential_mcp1_state_reg[2]_2\,
      O => \FSM_sequential_mcp1_state[0]_i_1__1_n_0\
    );
\FSM_sequential_mcp1_state[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888888888888888"
    )
        port map (
      I0 => \FSM_sequential_mcp1_state[0]_i_3__1_n_0\,
      I1 => \mcp1_state__0\(1),
      I2 => \mcp1_ber_cnt_reg_n_0_[2]\,
      I3 => \mcp1_ber_cnt_reg_n_0_[1]\,
      I4 => \mcp1_ber_cnt_reg_n_0_[0]\,
      I5 => \mcp1_ber_cnt_reg_n_0_[3]\,
      O => \FSM_sequential_mcp1_state[0]_i_2__1_n_0\
    );
\FSM_sequential_mcp1_state[0]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EB"
    )
        port map (
      I0 => \mcp1_timer_125us[15]_i_3_n_0\,
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => \FSM_sequential_mcp1_state_reg[1]_0\(1),
      O => \FSM_sequential_mcp1_state[0]_i_3__1_n_0\
    );
\FSM_sequential_mcp1_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \mcp1_state__0\(1),
      I1 => mcp1_state,
      I2 => \next_state__0\(1),
      I3 => \FSM_sequential_mcp1_state_reg[2]_2\,
      O => \FSM_sequential_mcp1_state[1]_i_1__0_n_0\
    );
\FSM_sequential_mcp1_state[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1515151510000010"
    )
        port map (
      I0 => \mcp1_state__0\(2),
      I1 => \FSM_sequential_mcp1_state[2]_i_4_n_0\,
      I2 => \mcp1_state__0\(1),
      I3 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I4 => \FSM_sequential_mcp1_state_reg[1]_0\(1),
      I5 => \mcp1_state__0\(0),
      O => \next_state__0\(1)
    );
\FSM_sequential_mcp1_state[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000066622222"
    )
        port map (
      I0 => \mcp1_state__0\(2),
      I1 => mcp1_state,
      I2 => \FSM_sequential_mcp1_state[2]_i_3_n_0\,
      I3 => \FSM_sequential_mcp1_state[2]_i_4_n_0\,
      I4 => \mcp1_state__0\(1),
      I5 => \FSM_sequential_mcp1_state_reg[2]_2\,
      O => \FSM_sequential_mcp1_state[2]_i_1__0_n_0\
    );
\FSM_sequential_mcp1_state[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2AAAA02A2"
    )
        port map (
      I0 => mcp1_ber_count_inc_reg_0,
      I1 => \FSM_sequential_mcp1_state[2]_i_6_n_0\,
      I2 => \mcp1_state__0\(1),
      I3 => \FSM_sequential_mcp1_state[2]_i_7_n_0\,
      I4 => \mcp1_state__0\(2),
      I5 => \FSM_sequential_mcp1_state[2]_i_8_n_0\,
      O => mcp1_state
    );
\FSM_sequential_mcp1_state[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(1),
      I2 => \mcp1_state__0\(0),
      O => \FSM_sequential_mcp1_state[2]_i_3_n_0\
    );
\FSM_sequential_mcp1_state[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFAAAA"
    )
        port map (
      I0 => \FSM_sequential_mcp1_state_reg[2]_0\,
      I1 => \^mcp1_hiber_reg_0\,
      I2 => b_lock_mod,
      I3 => \FSM_sequential_mcp1_state_reg[2]_1\(0),
      I4 => mcp1_ber_count_inc_reg_0,
      O => rxreset_6_reg
    );
\FSM_sequential_mcp1_state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80000000"
    )
        port map (
      I0 => \mcp1_state__0\(0),
      I1 => \mcp1_ber_cnt_reg_n_0_[2]\,
      I2 => \mcp1_ber_cnt_reg_n_0_[1]\,
      I3 => \mcp1_ber_cnt_reg_n_0_[0]\,
      I4 => \mcp1_ber_cnt_reg_n_0_[3]\,
      I5 => \mcp1_timer_125us[15]_i_3_n_0\,
      O => \FSM_sequential_mcp1_state[2]_i_4_n_0\
    );
\FSM_sequential_mcp1_state[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mcp1_state__0\(0),
      I1 => mcp1_ber_test_sh_reg_n_0,
      O => \FSM_sequential_mcp1_state[2]_i_6_n_0\
    );
\FSM_sequential_mcp1_state[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000575700"
    )
        port map (
      I0 => \mcp1_state__0\(0),
      I1 => mcp1_ber_test_sh_reg_n_0,
      I2 => \FSM_sequential_mcp1_state[2]_i_9_n_0\,
      I3 => \FSM_sequential_mcp1_state_reg[1]_0\(1),
      I4 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I5 => \mcp1_timer_125us[15]_i_3_n_0\,
      O => \FSM_sequential_mcp1_state[2]_i_7_n_0\
    );
\FSM_sequential_mcp1_state[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mcp1_state__0\(0),
      I1 => \mcp1_timer_125us[15]_i_3_n_0\,
      O => \FSM_sequential_mcp1_state[2]_i_8_n_0\
    );
\FSM_sequential_mcp1_state[2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \mcp1_ber_cnt_reg_n_0_[2]\,
      I1 => \mcp1_ber_cnt_reg_n_0_[1]\,
      I2 => \mcp1_ber_cnt_reg_n_0_[0]\,
      I3 => \mcp1_ber_cnt_reg_n_0_[3]\,
      O => \FSM_sequential_mcp1_state[2]_i_9_n_0\
    );
\FSM_sequential_mcp1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \FSM_sequential_mcp1_state[0]_i_1__1_n_0\,
      Q => \mcp1_state__0\(0),
      R => '0'
    );
\FSM_sequential_mcp1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \FSM_sequential_mcp1_state[1]_i_1__0_n_0\,
      Q => \mcp1_state__0\(1),
      R => '0'
    );
\FSM_sequential_mcp1_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \FSM_sequential_mcp1_state[2]_i_1__0_n_0\,
      Q => \mcp1_state__0\(2),
      R => '0'
    );
\mcp1_ber_cnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F40"
    )
        port map (
      I0 => \mcp1_state__0\(2),
      I1 => \mcp1_state__0\(1),
      I2 => \mcp1_ber_cnt[4]_i_1_n_0\,
      I3 => \mcp1_ber_cnt_reg_n_0_[0]\,
      O => \mcp1_ber_cnt[0]_i_1_n_0\
    );
\mcp1_ber_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \mcp1_state__0\(1),
      I1 => \mcp1_ber_cnt_reg_n_0_[0]\,
      I2 => \mcp1_ber_cnt_reg_n_0_[1]\,
      O => \mcp1_ber_cnt[1]_i_1_n_0\
    );
\mcp1_ber_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \mcp1_state__0\(1),
      I1 => \mcp1_ber_cnt_reg_n_0_[1]\,
      I2 => \mcp1_ber_cnt_reg_n_0_[0]\,
      I3 => \mcp1_ber_cnt_reg_n_0_[2]\,
      O => \mcp1_ber_cnt[2]_i_1_n_0\
    );
\mcp1_ber_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \mcp1_state__0\(1),
      I1 => \mcp1_ber_cnt_reg_n_0_[0]\,
      I2 => \mcp1_ber_cnt_reg_n_0_[1]\,
      I3 => \mcp1_ber_cnt_reg_n_0_[2]\,
      I4 => \mcp1_ber_cnt_reg_n_0_[3]\,
      O => \mcp1_ber_cnt[3]_i_1_n_0\
    );
\mcp1_ber_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040004000400"
    )
        port map (
      I0 => \mcp1_state__0\(2),
      I1 => \mcp1_state__0\(0),
      I2 => \out\,
      I3 => mcp1_ber_count_inc_reg_0,
      I4 => \mcp1_ber_cnt_reg_n_0_[4]\,
      I5 => \mcp1_state__0\(1),
      O => \mcp1_ber_cnt[4]_i_1_n_0\
    );
\mcp1_ber_cnt[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \mcp1_state__0\(1),
      I1 => \mcp1_ber_cnt_reg_n_0_[2]\,
      I2 => \mcp1_ber_cnt_reg_n_0_[1]\,
      I3 => \mcp1_ber_cnt_reg_n_0_[0]\,
      I4 => \mcp1_ber_cnt_reg_n_0_[3]\,
      I5 => \mcp1_ber_cnt_reg_n_0_[4]\,
      O => \mcp1_ber_cnt[4]_i_2_n_0\
    );
\mcp1_ber_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \mcp1_ber_cnt[0]_i_1_n_0\,
      Q => \mcp1_ber_cnt_reg_n_0_[0]\,
      R => '0'
    );
\mcp1_ber_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_ber_cnt[4]_i_1_n_0\,
      D => \mcp1_ber_cnt[1]_i_1_n_0\,
      Q => \mcp1_ber_cnt_reg_n_0_[1]\,
      R => '0'
    );
\mcp1_ber_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_ber_cnt[4]_i_1_n_0\,
      D => \mcp1_ber_cnt[2]_i_1_n_0\,
      Q => \mcp1_ber_cnt_reg_n_0_[2]\,
      R => '0'
    );
\mcp1_ber_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_ber_cnt[4]_i_1_n_0\,
      D => \mcp1_ber_cnt[3]_i_1_n_0\,
      Q => \mcp1_ber_cnt_reg_n_0_[3]\,
      R => '0'
    );
\mcp1_ber_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_ber_cnt[4]_i_1_n_0\,
      D => \mcp1_ber_cnt[4]_i_2_n_0\,
      Q => \mcp1_ber_cnt_reg_n_0_[4]\,
      R => '0'
    );
mcp1_ber_count_inc_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4000"
    )
        port map (
      I0 => \mcp1_state__0\(2),
      I1 => \mcp1_state__0\(1),
      I2 => \mcp1_state__0\(0),
      I3 => mcp1_ber_count_inc_reg_0,
      I4 => \^ber_count_inc\,
      O => mcp1_ber_count_inc_i_1_n_0
    );
mcp1_ber_count_inc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => mcp1_ber_count_inc_i_1_n_0,
      Q => \^ber_count_inc\,
      R => \out\
    );
mcp1_ber_test_sh_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"76FF7600"
    )
        port map (
      I0 => \mcp1_state__0\(1),
      I1 => \mcp1_state__0\(2),
      I2 => \mcp1_state__0\(0),
      I3 => mcp1_ber_count_inc_reg_0,
      I4 => mcp1_ber_test_sh_reg_n_0,
      O => mcp1_ber_test_sh_i_1_n_0
    );
mcp1_ber_test_sh_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => mcp1_ber_test_sh_i_1_n_0,
      Q => mcp1_ber_test_sh_reg_n_0,
      R => \out\
    );
mcp1_hiber_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFB0040"
    )
        port map (
      I0 => \mcp1_state__0\(1),
      I1 => mcp1_ber_count_inc_reg_0,
      I2 => \mcp1_state__0\(2),
      I3 => \mcp1_state__0\(0),
      I4 => \^mcp1_hiber_reg_0\,
      O => mcp1_hiber_i_1_n_0
    );
mcp1_hiber_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => mcp1_hiber_i_1_n_0,
      Q => \^mcp1_hiber_reg_0\,
      R => \out\
    );
mcp1_timer_125us0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => mcp1_timer_125us0_carry_n_0,
      CO(2) => mcp1_timer_125us0_carry_n_1,
      CO(1) => mcp1_timer_125us0_carry_n_2,
      CO(0) => mcp1_timer_125us0_carry_n_3,
      CYINIT => mcp1_timer_125us(0),
      DI(3 downto 0) => mcp1_timer_125us(4 downto 1),
      O(3 downto 0) => in9(4 downto 1),
      S(3) => mcp1_timer_125us0_carry_i_1_n_0,
      S(2) => mcp1_timer_125us0_carry_i_2_n_0,
      S(1) => mcp1_timer_125us0_carry_i_3_n_0,
      S(0) => mcp1_timer_125us0_carry_i_4_n_0
    );
\mcp1_timer_125us0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => mcp1_timer_125us0_carry_n_0,
      CO(3) => \mcp1_timer_125us0_carry__0_n_0\,
      CO(2) => \mcp1_timer_125us0_carry__0_n_1\,
      CO(1) => \mcp1_timer_125us0_carry__0_n_2\,
      CO(0) => \mcp1_timer_125us0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => mcp1_timer_125us(8 downto 5),
      O(3 downto 0) => in9(8 downto 5),
      S(3) => \mcp1_timer_125us0_carry__0_i_1_n_0\,
      S(2) => \mcp1_timer_125us0_carry__0_i_2_n_0\,
      S(1) => \mcp1_timer_125us0_carry__0_i_3_n_0\,
      S(0) => \mcp1_timer_125us0_carry__0_i_4_n_0\
    );
\mcp1_timer_125us0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mcp1_timer_125us(8),
      O => \mcp1_timer_125us0_carry__0_i_1_n_0\
    );
\mcp1_timer_125us0_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mcp1_timer_125us(7),
      O => \mcp1_timer_125us0_carry__0_i_2_n_0\
    );
\mcp1_timer_125us0_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mcp1_timer_125us(6),
      O => \mcp1_timer_125us0_carry__0_i_3_n_0\
    );
\mcp1_timer_125us0_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mcp1_timer_125us(5),
      O => \mcp1_timer_125us0_carry__0_i_4_n_0\
    );
\mcp1_timer_125us0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mcp1_timer_125us0_carry__0_n_0\,
      CO(3) => \mcp1_timer_125us0_carry__1_n_0\,
      CO(2) => \mcp1_timer_125us0_carry__1_n_1\,
      CO(1) => \mcp1_timer_125us0_carry__1_n_2\,
      CO(0) => \mcp1_timer_125us0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => mcp1_timer_125us(12 downto 9),
      O(3 downto 0) => in9(12 downto 9),
      S(3) => \mcp1_timer_125us0_carry__1_i_1_n_0\,
      S(2) => \mcp1_timer_125us0_carry__1_i_2_n_0\,
      S(1) => \mcp1_timer_125us0_carry__1_i_3_n_0\,
      S(0) => \mcp1_timer_125us0_carry__1_i_4_n_0\
    );
\mcp1_timer_125us0_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mcp1_timer_125us(12),
      O => \mcp1_timer_125us0_carry__1_i_1_n_0\
    );
\mcp1_timer_125us0_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mcp1_timer_125us(11),
      O => \mcp1_timer_125us0_carry__1_i_2_n_0\
    );
\mcp1_timer_125us0_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mcp1_timer_125us(10),
      O => \mcp1_timer_125us0_carry__1_i_3_n_0\
    );
\mcp1_timer_125us0_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mcp1_timer_125us(9),
      O => \mcp1_timer_125us0_carry__1_i_4_n_0\
    );
\mcp1_timer_125us0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mcp1_timer_125us0_carry__1_n_0\,
      CO(3 downto 2) => \NLW_mcp1_timer_125us0_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \mcp1_timer_125us0_carry__2_n_2\,
      CO(0) => \mcp1_timer_125us0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => mcp1_timer_125us(14 downto 13),
      O(3) => \NLW_mcp1_timer_125us0_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => in9(15 downto 13),
      S(3) => '0',
      S(2) => \mcp1_timer_125us0_carry__2_i_1_n_0\,
      S(1) => \mcp1_timer_125us0_carry__2_i_2_n_0\,
      S(0) => \mcp1_timer_125us0_carry__2_i_3_n_0\
    );
\mcp1_timer_125us0_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mcp1_timer_125us(15),
      O => \mcp1_timer_125us0_carry__2_i_1_n_0\
    );
\mcp1_timer_125us0_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mcp1_timer_125us(14),
      O => \mcp1_timer_125us0_carry__2_i_2_n_0\
    );
\mcp1_timer_125us0_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mcp1_timer_125us(13),
      O => \mcp1_timer_125us0_carry__2_i_3_n_0\
    );
mcp1_timer_125us0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mcp1_timer_125us(4),
      O => mcp1_timer_125us0_carry_i_1_n_0
    );
mcp1_timer_125us0_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mcp1_timer_125us(3),
      O => mcp1_timer_125us0_carry_i_2_n_0
    );
mcp1_timer_125us0_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mcp1_timer_125us(2),
      O => mcp1_timer_125us0_carry_i_3_n_0
    );
mcp1_timer_125us0_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mcp1_timer_125us(1),
      O => mcp1_timer_125us0_carry_i_4_n_0
    );
\mcp1_timer_125us[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888A888B8BBABB"
    )
        port map (
      I0 => \mcp1_timer_125us_reg[15]_0\(0),
      I1 => \out\,
      I2 => \mcp1_state__0\(1),
      I3 => \mcp1_state__0\(0),
      I4 => \mcp1_state__0\(2),
      I5 => mcp1_timer_125us(0),
      O => \mcp1_timer_125us[0]_i_1_n_0\
    );
\mcp1_timer_125us[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8BBABB88888A88"
    )
        port map (
      I0 => \mcp1_timer_125us_reg[15]_0\(10),
      I1 => \out\,
      I2 => \mcp1_state__0\(1),
      I3 => \mcp1_state__0\(0),
      I4 => \mcp1_state__0\(2),
      I5 => in9(10),
      O => \mcp1_timer_125us[10]_i_1_n_0\
    );
\mcp1_timer_125us[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8BBABB88888A88"
    )
        port map (
      I0 => \mcp1_timer_125us_reg[15]_0\(11),
      I1 => \out\,
      I2 => \mcp1_state__0\(1),
      I3 => \mcp1_state__0\(0),
      I4 => \mcp1_state__0\(2),
      I5 => in9(11),
      O => \mcp1_timer_125us[11]_i_1_n_0\
    );
\mcp1_timer_125us[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8BBABB88888A88"
    )
        port map (
      I0 => \mcp1_timer_125us_reg[15]_0\(12),
      I1 => \out\,
      I2 => \mcp1_state__0\(1),
      I3 => \mcp1_state__0\(0),
      I4 => \mcp1_state__0\(2),
      I5 => in9(12),
      O => \mcp1_timer_125us[12]_i_1_n_0\
    );
\mcp1_timer_125us[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8BBABB88888A88"
    )
        port map (
      I0 => \mcp1_timer_125us_reg[15]_0\(13),
      I1 => \out\,
      I2 => \mcp1_state__0\(1),
      I3 => \mcp1_state__0\(0),
      I4 => \mcp1_state__0\(2),
      I5 => in9(13),
      O => \mcp1_timer_125us[13]_i_1_n_0\
    );
\mcp1_timer_125us[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8BBABB88888A88"
    )
        port map (
      I0 => \mcp1_timer_125us_reg[15]_0\(14),
      I1 => \out\,
      I2 => \mcp1_state__0\(1),
      I3 => \mcp1_state__0\(0),
      I4 => \mcp1_state__0\(2),
      I5 => in9(14),
      O => \mcp1_timer_125us[14]_i_1_n_0\
    );
\mcp1_timer_125us[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCECCCECEEEEE"
    )
        port map (
      I0 => mcp1_ber_count_inc_reg_0,
      I1 => \out\,
      I2 => \mcp1_state__0\(1),
      I3 => \mcp1_state__0\(0),
      I4 => \mcp1_state__0\(2),
      I5 => \mcp1_timer_125us[15]_i_3_n_0\,
      O => \mcp1_timer_125us[15]_i_1_n_0\
    );
\mcp1_timer_125us[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8BBABB88888A88"
    )
        port map (
      I0 => \mcp1_timer_125us_reg[15]_0\(15),
      I1 => \out\,
      I2 => \mcp1_state__0\(1),
      I3 => \mcp1_state__0\(0),
      I4 => \mcp1_state__0\(2),
      I5 => in9(15),
      O => \mcp1_timer_125us[15]_i_2_n_0\
    );
\mcp1_timer_125us[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \mcp1_timer_125us[15]_i_4_n_0\,
      I1 => mcp1_timer_125us(2),
      I2 => mcp1_timer_125us(3),
      I3 => mcp1_timer_125us(1),
      I4 => mcp1_timer_125us(5),
      I5 => \mcp1_timer_125us[15]_i_5_n_0\,
      O => \mcp1_timer_125us[15]_i_3_n_0\
    );
\mcp1_timer_125us[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mcp1_timer_125us(6),
      I1 => mcp1_timer_125us(13),
      I2 => mcp1_timer_125us(4),
      I3 => mcp1_timer_125us(10),
      O => \mcp1_timer_125us[15]_i_4_n_0\
    );
\mcp1_timer_125us[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => mcp1_timer_125us(11),
      I1 => mcp1_timer_125us(9),
      I2 => mcp1_timer_125us(15),
      I3 => mcp1_timer_125us(8),
      I4 => \mcp1_timer_125us[15]_i_6_n_0\,
      O => \mcp1_timer_125us[15]_i_5_n_0\
    );
\mcp1_timer_125us[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mcp1_timer_125us(0),
      I1 => mcp1_timer_125us(14),
      I2 => mcp1_timer_125us(7),
      I3 => mcp1_timer_125us(12),
      O => \mcp1_timer_125us[15]_i_6_n_0\
    );
\mcp1_timer_125us[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8BBABB88888A88"
    )
        port map (
      I0 => \mcp1_timer_125us_reg[15]_0\(1),
      I1 => \out\,
      I2 => \mcp1_state__0\(1),
      I3 => \mcp1_state__0\(0),
      I4 => \mcp1_state__0\(2),
      I5 => in9(1),
      O => \mcp1_timer_125us[1]_i_1_n_0\
    );
\mcp1_timer_125us[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8BBABB88888A88"
    )
        port map (
      I0 => \mcp1_timer_125us_reg[15]_0\(2),
      I1 => \out\,
      I2 => \mcp1_state__0\(1),
      I3 => \mcp1_state__0\(0),
      I4 => \mcp1_state__0\(2),
      I5 => in9(2),
      O => \mcp1_timer_125us[2]_i_1_n_0\
    );
\mcp1_timer_125us[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8BBABB88888A88"
    )
        port map (
      I0 => \mcp1_timer_125us_reg[15]_0\(3),
      I1 => \out\,
      I2 => \mcp1_state__0\(1),
      I3 => \mcp1_state__0\(0),
      I4 => \mcp1_state__0\(2),
      I5 => in9(3),
      O => \mcp1_timer_125us[3]_i_1_n_0\
    );
\mcp1_timer_125us[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8BBABB88888A88"
    )
        port map (
      I0 => \mcp1_timer_125us_reg[15]_0\(4),
      I1 => \out\,
      I2 => \mcp1_state__0\(1),
      I3 => \mcp1_state__0\(0),
      I4 => \mcp1_state__0\(2),
      I5 => in9(4),
      O => \mcp1_timer_125us[4]_i_1_n_0\
    );
\mcp1_timer_125us[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8BBABB88888A88"
    )
        port map (
      I0 => \mcp1_timer_125us_reg[15]_0\(5),
      I1 => \out\,
      I2 => \mcp1_state__0\(1),
      I3 => \mcp1_state__0\(0),
      I4 => \mcp1_state__0\(2),
      I5 => in9(5),
      O => \mcp1_timer_125us[5]_i_1_n_0\
    );
\mcp1_timer_125us[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8BBABB88888A88"
    )
        port map (
      I0 => \mcp1_timer_125us_reg[15]_0\(6),
      I1 => \out\,
      I2 => \mcp1_state__0\(1),
      I3 => \mcp1_state__0\(0),
      I4 => \mcp1_state__0\(2),
      I5 => in9(6),
      O => \mcp1_timer_125us[6]_i_1_n_0\
    );
\mcp1_timer_125us[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8BBABB88888A88"
    )
        port map (
      I0 => \mcp1_timer_125us_reg[15]_0\(7),
      I1 => \out\,
      I2 => \mcp1_state__0\(1),
      I3 => \mcp1_state__0\(0),
      I4 => \mcp1_state__0\(2),
      I5 => in9(7),
      O => \mcp1_timer_125us[7]_i_1_n_0\
    );
\mcp1_timer_125us[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8BBABB88888A88"
    )
        port map (
      I0 => \mcp1_timer_125us_reg[15]_0\(8),
      I1 => \out\,
      I2 => \mcp1_state__0\(1),
      I3 => \mcp1_state__0\(0),
      I4 => \mcp1_state__0\(2),
      I5 => in9(8),
      O => \mcp1_timer_125us[8]_i_1_n_0\
    );
\mcp1_timer_125us[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8BBABB88888A88"
    )
        port map (
      I0 => \mcp1_timer_125us_reg[15]_0\(9),
      I1 => \out\,
      I2 => \mcp1_state__0\(1),
      I3 => \mcp1_state__0\(0),
      I4 => \mcp1_state__0\(2),
      I5 => in9(9),
      O => \mcp1_timer_125us[9]_i_1_n_0\
    );
\mcp1_timer_125us_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_timer_125us[15]_i_1_n_0\,
      D => \mcp1_timer_125us[0]_i_1_n_0\,
      Q => mcp1_timer_125us(0),
      R => '0'
    );
\mcp1_timer_125us_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_timer_125us[15]_i_1_n_0\,
      D => \mcp1_timer_125us[10]_i_1_n_0\,
      Q => mcp1_timer_125us(10),
      R => '0'
    );
\mcp1_timer_125us_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_timer_125us[15]_i_1_n_0\,
      D => \mcp1_timer_125us[11]_i_1_n_0\,
      Q => mcp1_timer_125us(11),
      R => '0'
    );
\mcp1_timer_125us_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_timer_125us[15]_i_1_n_0\,
      D => \mcp1_timer_125us[12]_i_1_n_0\,
      Q => mcp1_timer_125us(12),
      R => '0'
    );
\mcp1_timer_125us_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_timer_125us[15]_i_1_n_0\,
      D => \mcp1_timer_125us[13]_i_1_n_0\,
      Q => mcp1_timer_125us(13),
      R => '0'
    );
\mcp1_timer_125us_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_timer_125us[15]_i_1_n_0\,
      D => \mcp1_timer_125us[14]_i_1_n_0\,
      Q => mcp1_timer_125us(14),
      R => '0'
    );
\mcp1_timer_125us_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_timer_125us[15]_i_1_n_0\,
      D => \mcp1_timer_125us[15]_i_2_n_0\,
      Q => mcp1_timer_125us(15),
      R => '0'
    );
\mcp1_timer_125us_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_timer_125us[15]_i_1_n_0\,
      D => \mcp1_timer_125us[1]_i_1_n_0\,
      Q => mcp1_timer_125us(1),
      R => '0'
    );
\mcp1_timer_125us_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_timer_125us[15]_i_1_n_0\,
      D => \mcp1_timer_125us[2]_i_1_n_0\,
      Q => mcp1_timer_125us(2),
      R => '0'
    );
\mcp1_timer_125us_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_timer_125us[15]_i_1_n_0\,
      D => \mcp1_timer_125us[3]_i_1_n_0\,
      Q => mcp1_timer_125us(3),
      R => '0'
    );
\mcp1_timer_125us_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_timer_125us[15]_i_1_n_0\,
      D => \mcp1_timer_125us[4]_i_1_n_0\,
      Q => mcp1_timer_125us(4),
      R => '0'
    );
\mcp1_timer_125us_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_timer_125us[15]_i_1_n_0\,
      D => \mcp1_timer_125us[5]_i_1_n_0\,
      Q => mcp1_timer_125us(5),
      R => '0'
    );
\mcp1_timer_125us_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_timer_125us[15]_i_1_n_0\,
      D => \mcp1_timer_125us[6]_i_1_n_0\,
      Q => mcp1_timer_125us(6),
      R => '0'
    );
\mcp1_timer_125us_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_timer_125us[15]_i_1_n_0\,
      D => \mcp1_timer_125us[7]_i_1_n_0\,
      Q => mcp1_timer_125us(7),
      R => '0'
    );
\mcp1_timer_125us_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_timer_125us[15]_i_1_n_0\,
      D => \mcp1_timer_125us[8]_i_1_n_0\,
      Q => mcp1_timer_125us(8),
      R => '0'
    );
\mcp1_timer_125us_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_timer_125us[15]_i_1_n_0\,
      D => \mcp1_timer_125us[9]_i_1_n_0\,
      Q => mcp1_timer_125us(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_rx_block_lock_fsm is
  port (
    b_lock_mod : out STD_LOGIC;
    gt_slip_int : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    mcp1_state0 : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    \FSM_sequential_mcp1_state_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mcp1_test_sh_reg_0 : in STD_LOGIC;
    \b_lock_count_reg[3]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_rx_block_lock_fsm : entity is "ten_gig_eth_pcs_pma_v6_0_15_rx_block_lock_fsm";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_rx_block_lock_fsm;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_rx_block_lock_fsm is
  signal \FSM_sequential_mcp1_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mcp1_state[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mcp1_state[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mcp1_state[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mcp1_state[1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mcp1_state[1]_i_7_n_0\ : STD_LOGIC;
  signal \^b_lock_mod\ : STD_LOGIC;
  signal \^gt_slip_int\ : STD_LOGIC;
  signal mcp1_b_lock0_out : STD_LOGIC;
  signal mcp1_b_lock_i_1_n_0 : STD_LOGIC;
  signal mcp1_b_lock_i_3_n_0 : STD_LOGIC;
  signal mcp1_sh_cnt : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \mcp1_sh_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_sh_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_sh_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_sh_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_sh_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_sh_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_sh_cnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_sh_cnt[5]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_sh_invalid_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_sh_invalid_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_sh_invalid_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_sh_invalid_cnt[2]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_sh_invalid_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_sh_invalid_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_sh_invalid_cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_sh_invalid_cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_sh_invalid_cnt[3]_i_5_n_0\ : STD_LOGIC;
  signal \mcp1_sh_invalid_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \mcp1_sh_invalid_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \mcp1_sh_invalid_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \mcp1_sh_invalid_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \mcp1_slip_done_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal mcp1_slip_done_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal mcp1_slip_done_i_1_n_0 : STD_LOGIC;
  signal mcp1_slip_done_reg_n_0 : STD_LOGIC;
  signal mcp1_slip_i_1_n_0 : STD_LOGIC;
  signal mcp1_state : STD_LOGIC;
  signal \mcp1_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mcp1_test_sh_i_1_n_0 : STD_LOGIC;
  signal mcp1_test_sh_reg_n_0 : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_1_in : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_mcp1_state_reg[0]\ : label is "RESET_CNT:01,TEST_VALID_INVALID_SH:10,LOCK_INIT:00,SLIP:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_mcp1_state_reg[1]\ : label is "RESET_CNT:01,TEST_VALID_INVALID_SH:10,LOCK_INIT:00,SLIP:11";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of mcp1_b_lock_i_3 : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \mcp1_sh_cnt[2]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \mcp1_sh_cnt[3]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \mcp1_sh_invalid_cnt[1]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \mcp1_sh_invalid_cnt[2]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \mcp1_sh_invalid_cnt[3]_i_5\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \mcp1_slip_done_cnt[0]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \mcp1_slip_done_cnt[1]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \mcp1_slip_done_cnt[2]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \mcp1_slip_done_cnt[3]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \mcp1_slip_done_cnt[4]_i_2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of mcp1_slip_done_i_2 : label is "soft_lutpair178";
begin
  b_lock_mod <= \^b_lock_mod\;
  gt_slip_int <= \^gt_slip_int\;
\FSM_sequential_mcp1_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFFF09FF0000"
    )
        port map (
      I0 => \FSM_sequential_mcp1_state_reg[0]_0\(0),
      I1 => \FSM_sequential_mcp1_state_reg[0]_0\(1),
      I2 => \FSM_sequential_mcp1_state[1]_i_3__0_n_0\,
      I3 => \mcp1_state__0\(1),
      I4 => mcp1_state,
      I5 => \mcp1_state__0\(0),
      O => \FSM_sequential_mcp1_state[0]_i_1__0_n_0\
    );
\FSM_sequential_mcp1_state[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0FFFFFF0F00000"
    )
        port map (
      I0 => \FSM_sequential_mcp1_state[1]_i_3__0_n_0\,
      I1 => \FSM_sequential_mcp1_state[1]_i_4__0_n_0\,
      I2 => \mcp1_state__0\(0),
      I3 => \FSM_sequential_mcp1_state[1]_i_5_n_0\,
      I4 => mcp1_state,
      I5 => \mcp1_state__0\(1),
      O => \FSM_sequential_mcp1_state[1]_i_2__0_n_0\
    );
\FSM_sequential_mcp1_state[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \^b_lock_mod\,
      I1 => \mcp1_sh_invalid_cnt_reg_n_0_[2]\,
      I2 => \mcp1_sh_invalid_cnt_reg_n_0_[0]\,
      I3 => \mcp1_sh_invalid_cnt_reg_n_0_[1]\,
      I4 => \mcp1_sh_invalid_cnt_reg_n_0_[3]\,
      O => \FSM_sequential_mcp1_state[1]_i_3__0_n_0\
    );
\FSM_sequential_mcp1_state[1]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \FSM_sequential_mcp1_state_reg[0]_0\(1),
      I1 => \FSM_sequential_mcp1_state_reg[0]_0\(0),
      O => \FSM_sequential_mcp1_state[1]_i_4__0_n_0\
    );
\FSM_sequential_mcp1_state[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mcp1_test_sh_reg_n_0,
      I1 => \mcp1_sh_invalid_cnt[3]_i_3_n_0\,
      O => \FSM_sequential_mcp1_state[1]_i_5_n_0\
    );
\FSM_sequential_mcp1_state[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A0A8A8A80008888"
    )
        port map (
      I0 => mcp1_test_sh_reg_0,
      I1 => \FSM_sequential_mcp1_state[1]_i_7_n_0\,
      I2 => \mcp1_state__0\(1),
      I3 => mcp1_slip_done_reg_n_0,
      I4 => \mcp1_state__0\(0),
      I5 => mcp1_test_sh_reg_n_0,
      O => mcp1_state
    );
\FSM_sequential_mcp1_state[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF1F"
    )
        port map (
      I0 => \FSM_sequential_mcp1_state[1]_i_4__0_n_0\,
      I1 => \FSM_sequential_mcp1_state[1]_i_3__0_n_0\,
      I2 => \mcp1_state__0\(1),
      I3 => \mcp1_state__0\(0),
      I4 => \mcp1_sh_invalid_cnt[3]_i_3_n_0\,
      I5 => mcp1_test_sh_reg_n_0,
      O => \FSM_sequential_mcp1_state[1]_i_7_n_0\
    );
\FSM_sequential_mcp1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \FSM_sequential_mcp1_state[0]_i_1__0_n_0\,
      Q => \mcp1_state__0\(0),
      R => mcp1_state0
    );
\FSM_sequential_mcp1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \FSM_sequential_mcp1_state[1]_i_2__0_n_0\,
      Q => \mcp1_state__0\(1),
      R => mcp1_state0
    );
\b_lock_count[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^b_lock_mod\,
      I1 => \b_lock_count_reg[3]\,
      O => S(0)
    );
mcp1_b_lock_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000222E2222"
    )
        port map (
      I0 => \^b_lock_mod\,
      I1 => mcp1_b_lock0_out,
      I2 => \mcp1_state__0\(0),
      I3 => mcp1_b_lock_i_3_n_0,
      I4 => \mcp1_sh_invalid_cnt[3]_i_3_n_0\,
      I5 => mcp1_state0,
      O => mcp1_b_lock_i_1_n_0
    );
mcp1_b_lock_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA00800080AAAA"
    )
        port map (
      I0 => mcp1_test_sh_reg_0,
      I1 => \FSM_sequential_mcp1_state[1]_i_4__0_n_0\,
      I2 => \mcp1_sh_invalid_cnt[3]_i_3_n_0\,
      I3 => mcp1_b_lock_i_3_n_0,
      I4 => \mcp1_state__0\(1),
      I5 => \mcp1_state__0\(0),
      O => mcp1_b_lock0_out
    );
mcp1_b_lock_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \mcp1_sh_invalid_cnt_reg_n_0_[0]\,
      I1 => \mcp1_sh_invalid_cnt_reg_n_0_[1]\,
      I2 => \mcp1_sh_invalid_cnt_reg_n_0_[3]\,
      I3 => \mcp1_state__0\(1),
      I4 => \mcp1_sh_invalid_cnt_reg_n_0_[2]\,
      O => mcp1_b_lock_i_3_n_0
    );
mcp1_b_lock_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => mcp1_b_lock_i_1_n_0,
      Q => \^b_lock_mod\,
      R => '0'
    );
\mcp1_sh_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mcp1_state__0\(1),
      I1 => mcp1_sh_cnt(0),
      O => \mcp1_sh_cnt[0]_i_1_n_0\
    );
\mcp1_sh_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \mcp1_state__0\(1),
      I1 => mcp1_sh_cnt(0),
      I2 => mcp1_sh_cnt(1),
      O => \mcp1_sh_cnt[1]_i_1_n_0\
    );
\mcp1_sh_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \mcp1_state__0\(1),
      I1 => mcp1_sh_cnt(1),
      I2 => mcp1_sh_cnt(0),
      I3 => mcp1_sh_cnt(2),
      O => \mcp1_sh_cnt[2]_i_1_n_0\
    );
\mcp1_sh_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \mcp1_state__0\(1),
      I1 => mcp1_sh_cnt(0),
      I2 => mcp1_sh_cnt(1),
      I3 => mcp1_sh_cnt(2),
      I4 => mcp1_sh_cnt(3),
      O => \mcp1_sh_cnt[3]_i_1_n_0\
    );
\mcp1_sh_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \mcp1_state__0\(1),
      I1 => mcp1_sh_cnt(2),
      I2 => mcp1_sh_cnt(1),
      I3 => mcp1_sh_cnt(0),
      I4 => mcp1_sh_cnt(3),
      I5 => mcp1_sh_cnt(4),
      O => \mcp1_sh_cnt[4]_i_1_n_0\
    );
\mcp1_sh_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2828282828280828"
    )
        port map (
      I0 => mcp1_test_sh_reg_0,
      I1 => \mcp1_state__0\(0),
      I2 => \mcp1_state__0\(1),
      I3 => \mcp1_sh_invalid_cnt[3]_i_3_n_0\,
      I4 => \FSM_sequential_mcp1_state[1]_i_4__0_n_0\,
      I5 => \FSM_sequential_mcp1_state[1]_i_3__0_n_0\,
      O => \mcp1_sh_cnt[5]_i_1_n_0\
    );
\mcp1_sh_cnt[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \mcp1_state__0\(1),
      I1 => \mcp1_sh_cnt[5]_i_3_n_0\,
      I2 => mcp1_sh_cnt(5),
      O => \mcp1_sh_cnt[5]_i_2_n_0\
    );
\mcp1_sh_cnt[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => mcp1_sh_cnt(3),
      I1 => mcp1_sh_cnt(0),
      I2 => mcp1_sh_cnt(1),
      I3 => mcp1_sh_cnt(2),
      I4 => mcp1_sh_cnt(4),
      O => \mcp1_sh_cnt[5]_i_3_n_0\
    );
\mcp1_sh_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_sh_cnt[5]_i_1_n_0\,
      D => \mcp1_sh_cnt[0]_i_1_n_0\,
      Q => mcp1_sh_cnt(0),
      R => mcp1_state0
    );
\mcp1_sh_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_sh_cnt[5]_i_1_n_0\,
      D => \mcp1_sh_cnt[1]_i_1_n_0\,
      Q => mcp1_sh_cnt(1),
      R => mcp1_state0
    );
\mcp1_sh_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_sh_cnt[5]_i_1_n_0\,
      D => \mcp1_sh_cnt[2]_i_1_n_0\,
      Q => mcp1_sh_cnt(2),
      R => mcp1_state0
    );
\mcp1_sh_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_sh_cnt[5]_i_1_n_0\,
      D => \mcp1_sh_cnt[3]_i_1_n_0\,
      Q => mcp1_sh_cnt(3),
      R => mcp1_state0
    );
\mcp1_sh_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_sh_cnt[5]_i_1_n_0\,
      D => \mcp1_sh_cnt[4]_i_1_n_0\,
      Q => mcp1_sh_cnt(4),
      R => mcp1_state0
    );
\mcp1_sh_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_sh_cnt[5]_i_1_n_0\,
      D => \mcp1_sh_cnt[5]_i_2_n_0\,
      Q => mcp1_sh_cnt(5),
      R => mcp1_state0
    );
\mcp1_sh_invalid_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mcp1_sh_invalid_cnt[2]_i_2_n_0\,
      I1 => \mcp1_sh_invalid_cnt_reg_n_0_[0]\,
      O => \mcp1_sh_invalid_cnt[0]_i_1_n_0\
    );
\mcp1_sh_invalid_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \mcp1_sh_invalid_cnt[2]_i_2_n_0\,
      I1 => \mcp1_sh_invalid_cnt_reg_n_0_[1]\,
      I2 => \mcp1_sh_invalid_cnt_reg_n_0_[0]\,
      O => \mcp1_sh_invalid_cnt[1]_i_1_n_0\
    );
\mcp1_sh_invalid_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7800"
    )
        port map (
      I0 => \mcp1_sh_invalid_cnt_reg_n_0_[1]\,
      I1 => \mcp1_sh_invalid_cnt_reg_n_0_[0]\,
      I2 => \mcp1_sh_invalid_cnt_reg_n_0_[2]\,
      I3 => \mcp1_sh_invalid_cnt[2]_i_2_n_0\,
      O => \mcp1_sh_invalid_cnt[2]_i_1_n_0\
    );
\mcp1_sh_invalid_cnt[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70000070"
    )
        port map (
      I0 => \mcp1_sh_invalid_cnt[3]_i_3_n_0\,
      I1 => \FSM_sequential_mcp1_state[1]_i_3__0_n_0\,
      I2 => \mcp1_state__0\(1),
      I3 => \FSM_sequential_mcp1_state_reg[0]_0\(0),
      I4 => \FSM_sequential_mcp1_state_reg[0]_0\(1),
      O => \mcp1_sh_invalid_cnt[2]_i_2_n_0\
    );
\mcp1_sh_invalid_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444888844448000"
    )
        port map (
      I0 => \mcp1_state__0\(1),
      I1 => mcp1_test_sh_reg_0,
      I2 => \mcp1_sh_invalid_cnt[3]_i_3_n_0\,
      I3 => \FSM_sequential_mcp1_state[1]_i_4__0_n_0\,
      I4 => \mcp1_state__0\(0),
      I5 => \mcp1_sh_invalid_cnt[3]_i_4_n_0\,
      O => \mcp1_sh_invalid_cnt[3]_i_1_n_0\
    );
\mcp1_sh_invalid_cnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000707000"
    )
        port map (
      I0 => \mcp1_sh_invalid_cnt[3]_i_3_n_0\,
      I1 => \^b_lock_mod\,
      I2 => \mcp1_state__0\(1),
      I3 => \mcp1_sh_invalid_cnt_reg_n_0_[3]\,
      I4 => \mcp1_sh_invalid_cnt[3]_i_5_n_0\,
      I5 => \FSM_sequential_mcp1_state[1]_i_4__0_n_0\,
      O => \mcp1_sh_invalid_cnt[3]_i_2_n_0\
    );
\mcp1_sh_invalid_cnt[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => mcp1_sh_cnt(4),
      I1 => mcp1_sh_cnt(2),
      I2 => mcp1_sh_cnt(1),
      I3 => mcp1_sh_cnt(0),
      I4 => mcp1_sh_cnt(3),
      I5 => mcp1_sh_cnt(5),
      O => \mcp1_sh_invalid_cnt[3]_i_3_n_0\
    );
\mcp1_sh_invalid_cnt[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0999999999999999"
    )
        port map (
      I0 => \FSM_sequential_mcp1_state_reg[0]_0\(0),
      I1 => \FSM_sequential_mcp1_state_reg[0]_0\(1),
      I2 => \mcp1_sh_invalid_cnt_reg_n_0_[2]\,
      I3 => \mcp1_sh_invalid_cnt_reg_n_0_[0]\,
      I4 => \mcp1_sh_invalid_cnt_reg_n_0_[1]\,
      I5 => \mcp1_sh_invalid_cnt_reg_n_0_[3]\,
      O => \mcp1_sh_invalid_cnt[3]_i_4_n_0\
    );
\mcp1_sh_invalid_cnt[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \mcp1_sh_invalid_cnt_reg_n_0_[2]\,
      I1 => \mcp1_sh_invalid_cnt_reg_n_0_[0]\,
      I2 => \mcp1_sh_invalid_cnt_reg_n_0_[1]\,
      O => \mcp1_sh_invalid_cnt[3]_i_5_n_0\
    );
\mcp1_sh_invalid_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_sh_invalid_cnt[3]_i_1_n_0\,
      D => \mcp1_sh_invalid_cnt[0]_i_1_n_0\,
      Q => \mcp1_sh_invalid_cnt_reg_n_0_[0]\,
      R => mcp1_state0
    );
\mcp1_sh_invalid_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_sh_invalid_cnt[3]_i_1_n_0\,
      D => \mcp1_sh_invalid_cnt[1]_i_1_n_0\,
      Q => \mcp1_sh_invalid_cnt_reg_n_0_[1]\,
      R => mcp1_state0
    );
\mcp1_sh_invalid_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_sh_invalid_cnt[3]_i_1_n_0\,
      D => \mcp1_sh_invalid_cnt[2]_i_1_n_0\,
      Q => \mcp1_sh_invalid_cnt_reg_n_0_[2]\,
      R => mcp1_state0
    );
\mcp1_sh_invalid_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_sh_invalid_cnt[3]_i_1_n_0\,
      D => \mcp1_sh_invalid_cnt[3]_i_2_n_0\,
      Q => \mcp1_sh_invalid_cnt_reg_n_0_[3]\,
      R => mcp1_state0
    );
\mcp1_slip_done_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mcp1_slip_done_cnt_reg(0),
      O => \p_0_in__0\(0)
    );
\mcp1_slip_done_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mcp1_slip_done_cnt_reg(0),
      I1 => mcp1_slip_done_cnt_reg(1),
      O => \p_0_in__0\(1)
    );
\mcp1_slip_done_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mcp1_slip_done_cnt_reg(2),
      I1 => mcp1_slip_done_cnt_reg(1),
      I2 => mcp1_slip_done_cnt_reg(0),
      O => \p_0_in__0\(2)
    );
\mcp1_slip_done_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => mcp1_slip_done_cnt_reg(3),
      I1 => mcp1_slip_done_cnt_reg(0),
      I2 => mcp1_slip_done_cnt_reg(1),
      I3 => mcp1_slip_done_cnt_reg(2),
      O => \p_0_in__0\(3)
    );
\mcp1_slip_done_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAAAA"
    )
        port map (
      I0 => mcp1_state0,
      I1 => \mcp1_state__0\(0),
      I2 => \mcp1_state__0\(1),
      I3 => \FSM_sequential_mcp1_state[1]_i_3__0_n_0\,
      I4 => \FSM_sequential_mcp1_state[1]_i_4__0_n_0\,
      I5 => mcp1_test_sh_reg_0,
      O => \mcp1_slip_done_cnt[4]_i_1_n_0\
    );
\mcp1_slip_done_cnt[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => mcp1_slip_done_cnt_reg(4),
      I1 => mcp1_slip_done_cnt_reg(2),
      I2 => mcp1_slip_done_cnt_reg(3),
      I3 => mcp1_slip_done_cnt_reg(0),
      I4 => mcp1_slip_done_cnt_reg(1),
      O => \p_0_in__0\(4)
    );
\mcp1_slip_done_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \p_0_in__0\(0),
      Q => mcp1_slip_done_cnt_reg(0),
      R => \mcp1_slip_done_cnt[4]_i_1_n_0\
    );
\mcp1_slip_done_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \p_0_in__0\(1),
      Q => mcp1_slip_done_cnt_reg(1),
      R => \mcp1_slip_done_cnt[4]_i_1_n_0\
    );
\mcp1_slip_done_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \p_0_in__0\(2),
      Q => mcp1_slip_done_cnt_reg(2),
      R => \mcp1_slip_done_cnt[4]_i_1_n_0\
    );
\mcp1_slip_done_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \p_0_in__0\(3),
      Q => mcp1_slip_done_cnt_reg(3),
      R => \mcp1_slip_done_cnt[4]_i_1_n_0\
    );
\mcp1_slip_done_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \p_0_in__0\(4),
      Q => mcp1_slip_done_cnt_reg(4),
      R => \mcp1_slip_done_cnt[4]_i_1_n_0\
    );
mcp1_slip_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => mcp1_slip_done_reg_n_0,
      I1 => mcp1_test_sh_reg_0,
      I2 => p_1_in,
      I3 => \mcp1_slip_done_cnt[4]_i_1_n_0\,
      O => mcp1_slip_done_i_1_n_0
    );
mcp1_slip_done_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => mcp1_slip_done_cnt_reg(1),
      I1 => mcp1_slip_done_cnt_reg(0),
      I2 => mcp1_slip_done_cnt_reg(4),
      I3 => mcp1_slip_done_cnt_reg(2),
      I4 => mcp1_slip_done_cnt_reg(3),
      O => p_1_in
    );
mcp1_slip_done_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => mcp1_slip_done_i_1_n_0,
      Q => mcp1_slip_done_reg_n_0,
      R => '0'
    );
mcp1_slip_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => \mcp1_state__0\(0),
      I1 => \mcp1_state__0\(1),
      I2 => \FSM_sequential_mcp1_state[1]_i_3__0_n_0\,
      I3 => \FSM_sequential_mcp1_state[1]_i_4__0_n_0\,
      I4 => mcp1_test_sh_reg_0,
      I5 => \^gt_slip_int\,
      O => mcp1_slip_i_1_n_0
    );
mcp1_slip_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => mcp1_slip_i_1_n_0,
      Q => \^gt_slip_int\,
      R => mcp1_state0
    );
mcp1_test_sh_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \mcp1_state__0\(1),
      I1 => \mcp1_state__0\(0),
      I2 => mcp1_test_sh_reg_0,
      I3 => mcp1_test_sh_reg_n_0,
      O => mcp1_test_sh_i_1_n_0
    );
mcp1_test_sh_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => mcp1_test_sh_i_1_n_0,
      Q => mcp1_test_sh_reg_n_0,
      R => mcp1_state0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_rx_decoder is
  port (
    \mcp1_r_type_reg_reg[0]_0\ : out STD_LOGIC;
    \mcp1_r_type_reg_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rx_66_enc_reg_reg[11]\ : out STD_LOGIC;
    \rx_66_enc_reg_reg[17]\ : out STD_LOGIC;
    \rx_66_enc_reg_reg[29]\ : out STD_LOGIC;
    \rx_66_enc_reg_reg[31]\ : out STD_LOGIC;
    \rx_66_enc_reg_reg[39]\ : out STD_LOGIC;
    \rx_66_enc_reg_reg[47]\ : out STD_LOGIC;
    \rx_66_enc_reg_reg[53]\ : out STD_LOGIC;
    \rx_66_enc_reg_reg[61]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \mcp1_rx_64_ctrl_out_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \next_state__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_r_type_next_reg_reg[0]_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    \mcp1_dec_c4_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 65 downto 0 );
    rxusrclk2 : in STD_LOGIC;
    \mcp1_state__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_rx_ebuff_ctrl_reg[7]\ : in STD_LOGIC;
    \mcp1_rx_64_ctrl_out_reg[1]_0\ : in STD_LOGIC;
    \mcp1_r_type_next_reg_reg[2]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mcp1_dec_c0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_dec_c0_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_dec_c1_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_dec_c2_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_dec_c3_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_dec_c4_reg[7]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_dec_c5_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_dec_c5_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_dec_c7_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_rx_64_data_out_reg[28]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_rx_decoder : entity is "ten_gig_eth_pcs_pma_v6_0_15_rx_decoder";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_rx_decoder;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_rx_decoder is
  signal DecodeWord : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal DecodeWord0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal DecodeWord1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal DecodeWord2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal DecodeWord3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal DecodeWord4 : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal DecodeWord5 : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal DecodeWord6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \FSM_sequential_mcp1_state[1]_i_4__1_n_0\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal data8 : STD_LOGIC_VECTOR ( 55 downto 0 );
  signal mcp1_block_field_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mcp1_dec_c0[0]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c0[1]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c0[3]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c0[3]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c0[4]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c0[5]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c0[5]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c0[6]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c0[6]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c0[7]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c0[7]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c0[7]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c1[0]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c1[1]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c1[2]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c1[2]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c1[2]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c1[3]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c1[4]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c1[4]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c1[5]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c1[5]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c1[5]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c1[5]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c1[6]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c1[6]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c1[7]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c1[7]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c1[7]_i_5_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c2[1]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c2[2]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c2[3]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c2[4]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c2[4]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c2[5]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c2[5]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c2[6]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c2[6]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c2[7]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c2[7]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c2[7]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c3[0]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c3[2]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c3[2]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c3[2]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c3[3]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c3[4]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c3[4]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c3[5]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c3[5]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c3[5]_i_5_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c3[5]_i_6_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c3[6]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c3[6]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c3[7]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c3[7]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c3[7]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c4[0]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c4[1]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c4[3]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c4[4]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c4[5]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c4[5]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c4[5]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c4[5]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c4[6]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c4[6]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c4[7]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c4[7]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c4[7]_i_5_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c5[0]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c5[0]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c5[1]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c5[3]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c5[3]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c5[4]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c5[5]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c5[5]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c5[5]_i_5_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c5[6]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c5[6]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c5[7]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c5[7]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c5[7]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c6[0]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c6[1]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c6[2]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c6[2]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c6[3]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c6[4]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c6[4]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c6[5]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c6[5]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c6[5]_i_5_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c6[6]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c6[6]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c6[7]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c6[7]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c6[7]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c7[0]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c7[1]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c7[3]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c7[4]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c7[4]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c7[4]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c7[5]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c7[5]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c7[6]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c7[6]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c7[7]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c7[7]_i_5_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c7[7]_i_6_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c7[7]_i_7_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c7[7]_i_8_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c7[7]_i_9_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[0]_i_14_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[0]_i_15_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[0]_i_16_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[0]_i_17_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[0]_i_18_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[0]_i_19_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[0]_i_21_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[0]_i_22_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_11_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_12_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_13_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_14_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_15_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_16_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_17_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_18_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_19_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_20_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_21_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_22_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_23_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_24_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_25_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_26_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_27_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_28_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_29_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_30_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_31_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_32_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_33_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_34_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_35_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_36_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_37_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_38_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_9_n_0\ : STD_LOGIC;
  signal \^mcp1_r_type_reg_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mcp1_rx_64_ctrl_out : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \mcp1_rx_64_ctrl_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out[0]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out[0]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out[1]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out[1]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out[2]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out[3]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out[3]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out[3]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out[3]_i_5_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out[4]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out[4]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out[4]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out[5]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out[5]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out[6]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out[7]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out[7]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out[7]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out[7]_i_6_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out[7]_i_7_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out_reg_n_0_[0]\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out_reg_n_0_[1]\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out_reg_n_0_[2]\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out_reg_n_0_[3]\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out_reg_n_0_[4]\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out_reg_n_0_[5]\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out_reg_n_0_[6]\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out_reg_n_0_[7]\ : STD_LOGIC;
  signal mcp1_rx_64_data_out : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \mcp1_rx_64_data_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[0]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[10]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[10]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[11]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[11]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[12]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[12]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[13]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[13]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[13]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[14]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[14]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[15]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[15]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[15]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[16]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[16]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[16]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[17]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[17]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[17]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[18]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[18]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[18]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[19]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[19]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[19]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[1]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[1]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[20]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[20]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[20]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[21]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[21]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[21]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[22]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[22]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[22]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[23]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[23]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[23]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[24]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[24]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[24]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[24]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[25]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[25]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[25]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[25]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[26]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[26]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[26]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[27]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[27]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[27]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[28]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[28]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[28]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[29]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[29]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[29]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[2]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[2]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[30]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[30]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[30]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[30]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[30]_i_5_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[31]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[31]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[31]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[31]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[31]_i_5_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[32]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[32]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[32]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[33]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[33]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[33]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[33]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[33]_i_5_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[33]_i_6_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[33]_i_7_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[34]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[34]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[34]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[34]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[35]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[35]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[35]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[36]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[36]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[36]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[37]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[37]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[37]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[37]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[37]_i_5_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[38]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[38]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[38]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[38]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[38]_i_5_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[39]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[39]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[39]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[39]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[39]_i_5_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[39]_i_6_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[3]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[3]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[40]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[40]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[40]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[40]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[41]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[41]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[41]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[41]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[42]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[42]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[42]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[42]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[43]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[43]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[43]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[44]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[44]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[44]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[44]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[45]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[45]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[45]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[45]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[46]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[46]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[46]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[46]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[47]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[47]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[47]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[47]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[48]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[48]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[48]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[49]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[49]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[49]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[49]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[49]_i_5_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[4]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[4]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[50]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[50]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[50]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[50]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[51]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[51]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[51]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[51]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[52]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[52]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[52]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[52]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[53]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[53]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[53]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[53]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[54]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[54]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[54]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[54]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[55]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[55]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[55]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[55]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[56]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[56]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[56]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[56]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[56]_i_5_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[56]_i_6_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[57]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[57]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[58]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[58]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[59]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[59]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[5]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[5]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[5]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[5]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[5]_i_5_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[5]_i_6_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[60]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[60]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[61]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[61]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[62]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[62]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[63]_i_10_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[63]_i_11_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[63]_i_12_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[63]_i_13_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[63]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[63]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[63]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[63]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[63]_i_5_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[63]_i_6_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[63]_i_7_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[63]_i_8_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[63]_i_9_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[6]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[6]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[6]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[6]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[6]_i_5_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[6]_i_6_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[7]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[7]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[7]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[7]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[7]_i_5_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[8]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[8]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[8]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[9]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[9]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[9]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_66_enc_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \mcp1_rx_66_enc_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\ : STD_LOGIC;
  signal r_type_next : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^rx_66_enc_reg_reg[11]\ : STD_LOGIC;
  signal \^rx_66_enc_reg_reg[17]\ : STD_LOGIC;
  signal \^rx_66_enc_reg_reg[29]\ : STD_LOGIC;
  signal \^rx_66_enc_reg_reg[31]\ : STD_LOGIC;
  signal \^rx_66_enc_reg_reg[39]\ : STD_LOGIC;
  signal \^rx_66_enc_reg_reg[47]\ : STD_LOGIC;
  signal \^rx_66_enc_reg_reg[53]\ : STD_LOGIC;
  signal \^rx_66_enc_reg_reg[61]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_mcp1_state[0]_i_3__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \b_lock_count[0]_i_3\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \mcp1_dec_c0[7]_i_2\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \mcp1_dec_c0[7]_i_3\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \mcp1_dec_c1[4]_i_3\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \mcp1_dec_c1[5]_i_4\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \mcp1_dec_c2[1]_i_2\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \mcp1_dec_c2[4]_i_2\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \mcp1_dec_c2[5]_i_3\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \mcp1_dec_c2[7]_i_3\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \mcp1_dec_c3[5]_i_6\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \mcp1_dec_c3[6]_i_2\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \mcp1_dec_c3[7]_i_3\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \mcp1_dec_c4[3]_i_2\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \mcp1_dec_c5[7]_i_2\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \mcp1_dec_c5[7]_i_3\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \mcp1_dec_c6[5]_i_3\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \mcp1_dec_c6[5]_i_5\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \mcp1_dec_c6[7]_i_2\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \mcp1_dec_c6[7]_i_3\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \mcp1_dec_c7[4]_i_3\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \mcp1_dec_c7[4]_i_4\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \mcp1_dec_c7[5]_i_2\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \mcp1_dec_c7[5]_i_3\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \mcp1_r_type_next_reg[0]_i_11\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \mcp1_r_type_next_reg[0]_i_17\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \mcp1_r_type_next_reg[0]_i_18\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \mcp1_r_type_next_reg[0]_i_9\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \mcp1_r_type_next_reg[2]_i_12\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \mcp1_r_type_next_reg[2]_i_16\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \mcp1_r_type_next_reg[2]_i_18\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \mcp1_r_type_next_reg[2]_i_19\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \mcp1_r_type_next_reg[2]_i_20\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \mcp1_r_type_next_reg[2]_i_21\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \mcp1_r_type_next_reg[2]_i_27\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \mcp1_r_type_next_reg[2]_i_9\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \mcp1_rx_64_ctrl_out[0]_i_3\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \mcp1_rx_64_ctrl_out[1]_i_2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \mcp1_rx_64_ctrl_out[1]_i_3\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \mcp1_rx_64_ctrl_out[3]_i_3\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \mcp1_rx_64_ctrl_out[3]_i_4\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \mcp1_rx_64_ctrl_out[5]_i_2\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \mcp1_rx_64_ctrl_out[5]_i_3\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[30]_i_4\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[31]_i_5\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[33]_i_4\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[33]_i_6\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[33]_i_7\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[34]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[38]_i_4\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[39]_i_2\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[39]_i_3\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[39]_i_6\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[3]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[42]_i_3\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[43]_i_2\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[44]_i_2\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[49]_i_2\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[49]_i_3\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[53]_i_2\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[54]_i_2\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[54]_i_4\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[55]_i_2\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[56]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[56]_i_6\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[5]_i_6\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[63]_i_10\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[63]_i_11\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[63]_i_8\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[63]_i_9\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[6]_i_2\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[6]_i_6\ : label is "soft_lutpair211";
begin
  \mcp1_r_type_reg_reg[2]_0\(2 downto 0) <= \^mcp1_r_type_reg_reg[2]_0\(2 downto 0);
  \rx_66_enc_reg_reg[11]\ <= \^rx_66_enc_reg_reg[11]\;
  \rx_66_enc_reg_reg[17]\ <= \^rx_66_enc_reg_reg[17]\;
  \rx_66_enc_reg_reg[29]\ <= \^rx_66_enc_reg_reg[29]\;
  \rx_66_enc_reg_reg[31]\ <= \^rx_66_enc_reg_reg[31]\;
  \rx_66_enc_reg_reg[39]\ <= \^rx_66_enc_reg_reg[39]\;
  \rx_66_enc_reg_reg[47]\ <= \^rx_66_enc_reg_reg[47]\;
  \rx_66_enc_reg_reg[53]\ <= \^rx_66_enc_reg_reg[53]\;
  \rx_66_enc_reg_reg[61]\ <= \^rx_66_enc_reg_reg[61]\;
\FSM_sequential_mcp1_state[0]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE0FF"
    )
        port map (
      I0 => r_type_next(0),
      I1 => r_type_next(2),
      I2 => \^mcp1_r_type_reg_reg[2]_0\(1),
      I3 => \^mcp1_r_type_reg_reg[2]_0\(0),
      I4 => \^mcp1_r_type_reg_reg[2]_0\(2),
      O => \mcp1_r_type_next_reg_reg[0]_0\
    );
\FSM_sequential_mcp1_state[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444444F4444"
    )
        port map (
      I0 => \mcp1_rx_ebuff_ctrl_reg[7]\,
      I1 => \FSM_sequential_mcp1_state[1]_i_4__1_n_0\,
      I2 => \^mcp1_r_type_reg_reg[2]_0\(2),
      I3 => \^mcp1_r_type_reg_reg[2]_0\(0),
      I4 => \^mcp1_r_type_reg_reg[2]_0\(1),
      I5 => \mcp1_state__0\(0),
      O => \next_state__0\(0)
    );
\FSM_sequential_mcp1_state[1]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \^mcp1_r_type_reg_reg[2]_0\(2),
      I1 => \^mcp1_r_type_reg_reg[2]_0\(0),
      I2 => \^mcp1_r_type_reg_reg[2]_0\(1),
      I3 => r_type_next(2),
      I4 => r_type_next(0),
      O => \FSM_sequential_mcp1_state[1]_i_4__1_n_0\
    );
\b_lock_count[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^mcp1_r_type_reg_reg[2]_0\(0),
      I1 => \^mcp1_r_type_reg_reg[2]_0\(2),
      I2 => \^mcp1_r_type_reg_reg[2]_0\(1),
      O => \mcp1_r_type_reg_reg[0]_0\
    );
\mcp1_block_field_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c4_reg[7]_0\(0),
      D => Q(2),
      Q => mcp1_block_field_reg(0),
      R => \out\
    );
\mcp1_block_field_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c4_reg[7]_0\(0),
      D => Q(3),
      Q => mcp1_block_field_reg(1),
      R => \out\
    );
\mcp1_block_field_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c4_reg[7]_0\(0),
      D => Q(4),
      Q => mcp1_block_field_reg(2),
      R => \out\
    );
\mcp1_block_field_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c4_reg[7]_0\(0),
      D => Q(5),
      Q => mcp1_block_field_reg(3),
      R => \out\
    );
\mcp1_block_field_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c4_reg[7]_0\(0),
      D => Q(6),
      Q => mcp1_block_field_reg(4),
      R => \out\
    );
\mcp1_block_field_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c4_reg[7]_0\(0),
      D => Q(7),
      Q => mcp1_block_field_reg(5),
      R => \out\
    );
\mcp1_block_field_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c4_reg[7]_0\(0),
      D => Q(8),
      Q => mcp1_block_field_reg(6),
      R => \out\
    );
\mcp1_block_field_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c4_reg[7]_0\(0),
      D => Q(9),
      Q => mcp1_block_field_reg(7),
      R => \out\
    );
\mcp1_dec_c0[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000010"
    )
        port map (
      I0 => Q(13),
      I1 => Q(14),
      I2 => \mcp1_dec_c0[0]_i_2_n_0\,
      I3 => Q(16),
      I4 => Q(15),
      I5 => Q(10),
      O => DecodeWord(0)
    );
\mcp1_dec_c0[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(12),
      I1 => Q(11),
      O => \mcp1_dec_c0[0]_i_2_n_0\
    );
\mcp1_dec_c0[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555755555D7"
    )
        port map (
      I0 => \^rx_66_enc_reg_reg[11]\,
      I1 => Q(15),
      I2 => Q(13),
      I3 => Q(11),
      I4 => Q(12),
      I5 => \mcp1_dec_c0[4]_i_2_n_0\,
      O => \mcp1_dec_c0[1]_i_1_n_0\
    );
\mcp1_dec_c0[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0305503050300305"
    )
        port map (
      I0 => \mcp1_dec_c0[4]_i_2_n_0\,
      I1 => \mcp1_dec_c0[5]_i_2_n_0\,
      I2 => Q(11),
      I3 => Q(12),
      I4 => Q(15),
      I5 => Q(13),
      O => \^rx_66_enc_reg_reg[11]\
    );
\mcp1_dec_c0[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAEAAAAAAAAA"
    )
        port map (
      I0 => \mcp1_dec_c0[3]_i_2_n_0\,
      I1 => Q(16),
      I2 => Q(15),
      I3 => Q(13),
      I4 => Q(14),
      I5 => \mcp1_dec_c0[3]_i_3_n_0\,
      O => DecodeWord(3)
    );
\mcp1_dec_c0[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000690"
    )
        port map (
      I0 => Q(13),
      I1 => Q(15),
      I2 => Q(12),
      I3 => Q(11),
      I4 => \mcp1_dec_c0[5]_i_2_n_0\,
      O => \mcp1_dec_c0[3]_i_2_n_0\
    );
\mcp1_dec_c0[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(11),
      I1 => Q(12),
      I2 => Q(10),
      O => \mcp1_dec_c0[3]_i_3_n_0\
    );
\mcp1_dec_c0[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1004041013C4C410"
    )
        port map (
      I0 => \mcp1_dec_c0[5]_i_2_n_0\,
      I1 => Q(11),
      I2 => Q(12),
      I3 => Q(15),
      I4 => Q(13),
      I5 => \mcp1_dec_c0[4]_i_2_n_0\,
      O => DecodeWord(4)
    );
\mcp1_dec_c0[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => Q(16),
      I1 => Q(15),
      I2 => Q(10),
      I3 => Q(14),
      I4 => Q(13),
      O => \mcp1_dec_c0[4]_i_2_n_0\
    );
\mcp1_dec_c0[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F114400110F00"
    )
        port map (
      I0 => \mcp1_dec_c0[5]_i_2_n_0\,
      I1 => Q(13),
      I2 => \mcp1_dec_c0[5]_i_3_n_0\,
      I3 => Q(15),
      I4 => Q(12),
      I5 => Q(11),
      O => DecodeWord(5)
    );
\mcp1_dec_c0[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F99FFFFF"
    )
        port map (
      I0 => Q(13),
      I1 => Q(14),
      I2 => Q(16),
      I3 => Q(15),
      I4 => Q(10),
      O => \mcp1_dec_c0[5]_i_2_n_0\
    );
\mcp1_dec_c0[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFFF"
    )
        port map (
      I0 => Q(16),
      I1 => Q(15),
      I2 => Q(10),
      I3 => Q(14),
      I4 => Q(13),
      O => \mcp1_dec_c0[5]_i_3_n_0\
    );
\mcp1_dec_c0[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAABAAA"
    )
        port map (
      I0 => \mcp1_dec_c0[7]_i_2_n_0\,
      I1 => \mcp1_dec_c0[6]_i_3_n_0\,
      I2 => \mcp1_dec_c0[6]_i_4_n_0\,
      I3 => Q(11),
      I4 => Q(14),
      I5 => Q(12),
      O => DecodeWord(6)
    );
\mcp1_dec_c0[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(10),
      I1 => Q(16),
      O => \mcp1_dec_c0[6]_i_3_n_0\
    );
\mcp1_dec_c0[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(13),
      I1 => Q(15),
      O => \mcp1_dec_c0[6]_i_4_n_0\
    );
\mcp1_dec_c0[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDDDDDDDDDDDDDDD"
    )
        port map (
      I0 => \^rx_66_enc_reg_reg[11]\,
      I1 => \mcp1_dec_c0[7]_i_2_n_0\,
      I2 => Q(16),
      I3 => Q(10),
      I4 => Q(14),
      I5 => \mcp1_dec_c0[7]_i_3_n_0\,
      O => \mcp1_dec_c0[7]_i_1_n_0\
    );
\mcp1_dec_c0[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14000040"
    )
        port map (
      I0 => \mcp1_dec_c0[4]_i_2_n_0\,
      I1 => Q(13),
      I2 => Q(15),
      I3 => Q(12),
      I4 => Q(11),
      O => \mcp1_dec_c0[7]_i_2_n_0\
    );
\mcp1_dec_c0[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => Q(15),
      I1 => Q(13),
      I2 => Q(12),
      I3 => Q(11),
      O => \mcp1_dec_c0[7]_i_3_n_0\
    );
\mcp1_dec_c0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c0_reg[7]_0\(0),
      D => DecodeWord(0),
      Q => data0(0),
      R => \mcp1_dec_c0_reg[6]_0\(0)
    );
\mcp1_dec_c0_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c0_reg[7]_0\(0),
      D => \mcp1_dec_c0[1]_i_1_n_0\,
      Q => data0(1),
      S => '0'
    );
\mcp1_dec_c0_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c0_reg[7]_0\(0),
      D => \^rx_66_enc_reg_reg[11]\,
      Q => data0(2),
      S => \mcp1_dec_c0_reg[6]_0\(0)
    );
\mcp1_dec_c0_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c0_reg[7]_0\(0),
      D => DecodeWord(3),
      Q => data0(3),
      S => \mcp1_dec_c0_reg[6]_0\(0)
    );
\mcp1_dec_c0_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c0_reg[7]_0\(0),
      D => DecodeWord(4),
      Q => data0(4),
      S => \mcp1_dec_c0_reg[6]_0\(0)
    );
\mcp1_dec_c0_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c0_reg[7]_0\(0),
      D => DecodeWord(5),
      Q => data0(5),
      S => \mcp1_dec_c0_reg[6]_0\(0)
    );
\mcp1_dec_c0_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c0_reg[7]_0\(0),
      D => DecodeWord(6),
      Q => data0(6),
      S => \mcp1_dec_c0_reg[6]_0\(0)
    );
\mcp1_dec_c0_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c0_reg[7]_0\(0),
      D => \mcp1_dec_c0[7]_i_1_n_0\,
      Q => data0(7),
      S => '0'
    );
\mcp1_dec_c1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000010"
    )
        port map (
      I0 => Q(20),
      I1 => Q(21),
      I2 => \mcp1_dec_c1[0]_i_2_n_0\,
      I3 => Q(17),
      I4 => Q(23),
      I5 => Q(22),
      O => DecodeWord0(0)
    );
\mcp1_dec_c1[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      O => \mcp1_dec_c1[0]_i_2_n_0\
    );
\mcp1_dec_c1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5575555555557557"
    )
        port map (
      I0 => \^rx_66_enc_reg_reg[17]\,
      I1 => \mcp1_dec_c1[4]_i_3_n_0\,
      I2 => Q(20),
      I3 => Q(22),
      I4 => Q(18),
      I5 => Q(19),
      O => \mcp1_dec_c1[1]_i_1_n_0\
    );
\mcp1_dec_c1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100008080000001"
    )
        port map (
      I0 => \mcp1_dec_c1[2]_i_2_n_0\,
      I1 => \mcp1_dec_c1[2]_i_3_n_0\,
      I2 => Q(17),
      I3 => \mcp1_dec_c1[2]_i_4_n_0\,
      I4 => Q(18),
      I5 => Q(19),
      O => \^rx_66_enc_reg_reg[17]\
    );
\mcp1_dec_c1[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => Q(21),
      O => \mcp1_dec_c1[2]_i_2_n_0\
    );
\mcp1_dec_c1[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      O => \mcp1_dec_c1[2]_i_3_n_0\
    );
\mcp1_dec_c1[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => Q(22),
      O => \mcp1_dec_c1[2]_i_4_n_0\
    );
\mcp1_dec_c1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAEAAA"
    )
        port map (
      I0 => \mcp1_dec_c1[4]_i_2_n_0\,
      I1 => Q(22),
      I2 => Q(23),
      I3 => \mcp1_dec_c1[3]_i_2_n_0\,
      I4 => Q(21),
      I5 => Q(20),
      O => DecodeWord0(3)
    );
\mcp1_dec_c1[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Q(17),
      I1 => Q(18),
      I2 => Q(19),
      O => \mcp1_dec_c1[3]_i_2_n_0\
    );
\mcp1_dec_c1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAABEAEAAA"
    )
        port map (
      I0 => \mcp1_dec_c1[4]_i_2_n_0\,
      I1 => Q(18),
      I2 => Q(19),
      I3 => Q(22),
      I4 => Q(20),
      I5 => \mcp1_dec_c1[4]_i_3_n_0\,
      O => DecodeWord0(4)
    );
\mcp1_dec_c1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000200202000"
    )
        port map (
      I0 => Q(17),
      I1 => \mcp1_dec_c1[5]_i_4_n_0\,
      I2 => Q(18),
      I3 => Q(22),
      I4 => Q(20),
      I5 => Q(19),
      O => \mcp1_dec_c1[4]_i_2_n_0\
    );
\mcp1_dec_c1[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => Q(21),
      I1 => Q(20),
      I2 => Q(23),
      I3 => Q(22),
      I4 => Q(17),
      O => \mcp1_dec_c1[4]_i_3_n_0\
    );
\mcp1_dec_c1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF75575555"
    )
        port map (
      I0 => \^rx_66_enc_reg_reg[17]\,
      I1 => Q(17),
      I2 => Q(22),
      I3 => Q(23),
      I4 => \mcp1_dec_c1[5]_i_2_n_0\,
      I5 => \mcp1_dec_c1[5]_i_3_n_0\,
      O => \mcp1_dec_c1[5]_i_1_n_0\
    );
\mcp1_dec_c1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00088000"
    )
        port map (
      I0 => Q(21),
      I1 => Q(20),
      I2 => Q(18),
      I3 => Q(19),
      I4 => Q(22),
      O => \mcp1_dec_c1[5]_i_2_n_0\
    );
\mcp1_dec_c1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004420000"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => Q(22),
      I3 => Q(20),
      I4 => Q(17),
      I5 => \mcp1_dec_c1[5]_i_4_n_0\,
      O => \mcp1_dec_c1[5]_i_3_n_0\
    );
\mcp1_dec_c1[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F99F"
    )
        port map (
      I0 => Q(21),
      I1 => Q(20),
      I2 => Q(22),
      I3 => Q(23),
      O => \mcp1_dec_c1[5]_i_4_n_0\
    );
\mcp1_dec_c1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \mcp1_dec_c1[7]_i_3_n_0\,
      I1 => \mcp1_dec_c1[6]_i_2_n_0\,
      I2 => \mcp1_dec_c1[6]_i_3_n_0\,
      I3 => Q(21),
      I4 => Q(23),
      I5 => Q(17),
      O => DecodeWord0(6)
    );
\mcp1_dec_c1[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(20),
      I1 => Q(22),
      O => \mcp1_dec_c1[6]_i_2_n_0\
    );
\mcp1_dec_c1[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(18),
      I1 => Q(19),
      O => \mcp1_dec_c1[6]_i_3_n_0\
    );
\mcp1_dec_c1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABAAAAAAAAAAA"
    )
        port map (
      I0 => \mcp1_dec_c1[7]_i_3_n_0\,
      I1 => \mcp1_dec_c1[7]_i_4_n_0\,
      I2 => Q(21),
      I3 => \mcp1_dec_c1[7]_i_5_n_0\,
      I4 => Q(18),
      I5 => Q(19),
      O => DecodeWord0(7)
    );
\mcp1_dec_c1[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14000040"
    )
        port map (
      I0 => \mcp1_dec_c1[4]_i_3_n_0\,
      I1 => Q(20),
      I2 => Q(22),
      I3 => Q(19),
      I4 => Q(18),
      O => \mcp1_dec_c1[7]_i_3_n_0\
    );
\mcp1_dec_c1[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(17),
      I1 => Q(23),
      O => \mcp1_dec_c1[7]_i_4_n_0\
    );
\mcp1_dec_c1[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(20),
      I1 => Q(22),
      O => \mcp1_dec_c1[7]_i_5_n_0\
    );
\mcp1_dec_c1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c4_reg[7]_0\(0),
      D => DecodeWord0(0),
      Q => data0(8),
      R => \mcp1_dec_c1_reg[7]_0\(0)
    );
\mcp1_dec_c1_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c4_reg[7]_0\(0),
      D => \mcp1_dec_c1[1]_i_1_n_0\,
      Q => data0(9),
      S => '0'
    );
\mcp1_dec_c1_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c4_reg[7]_0\(0),
      D => \^rx_66_enc_reg_reg[17]\,
      Q => data0(10),
      S => \mcp1_dec_c1_reg[7]_0\(0)
    );
\mcp1_dec_c1_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c4_reg[7]_0\(0),
      D => DecodeWord0(3),
      Q => data0(11),
      S => \mcp1_dec_c1_reg[7]_0\(0)
    );
\mcp1_dec_c1_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c4_reg[7]_0\(0),
      D => DecodeWord0(4),
      Q => data0(12),
      S => \mcp1_dec_c1_reg[7]_0\(0)
    );
\mcp1_dec_c1_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c4_reg[7]_0\(0),
      D => \mcp1_dec_c1[5]_i_1_n_0\,
      Q => data0(13),
      S => '0'
    );
\mcp1_dec_c1_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c4_reg[7]_0\(0),
      D => DecodeWord0(6),
      Q => data0(14),
      S => \mcp1_dec_c1_reg[7]_0\(0)
    );
\mcp1_dec_c1_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c4_reg[7]_0\(0),
      D => DecodeWord0(7),
      Q => data0(15),
      S => \mcp1_dec_c1_reg[7]_0\(0)
    );
\mcp1_dec_c2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004001"
    )
        port map (
      I0 => \mcp1_dec_c2[1]_i_2_n_0\,
      I1 => Q(29),
      I2 => Q(27),
      I3 => Q(28),
      I4 => Q(25),
      I5 => Q(26),
      O => DecodeWord1(0)
    );
\mcp1_dec_c2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002008001"
    )
        port map (
      I0 => Q(28),
      I1 => Q(25),
      I2 => Q(26),
      I3 => Q(27),
      I4 => Q(29),
      I5 => \mcp1_dec_c2[1]_i_2_n_0\,
      O => DecodeWord1(1)
    );
\mcp1_dec_c2[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BE"
    )
        port map (
      I0 => Q(24),
      I1 => Q(29),
      I2 => Q(30),
      O => \mcp1_dec_c2[1]_i_2_n_0\
    );
\mcp1_dec_c2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0550033030035005"
    )
        port map (
      I0 => \mcp1_dec_c2[2]_i_2_n_0\,
      I1 => \mcp1_dec_c2[5]_i_2_n_0\,
      I2 => Q(29),
      I3 => Q(27),
      I4 => Q(26),
      I5 => Q(25),
      O => \^rx_66_enc_reg_reg[29]\
    );
\mcp1_dec_c2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => Q(28),
      I1 => Q(27),
      I2 => Q(30),
      I3 => Q(29),
      I4 => Q(24),
      O => \mcp1_dec_c2[2]_i_2_n_0\
    );
\mcp1_dec_c2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAEAAA"
    )
        port map (
      I0 => \mcp1_dec_c2[4]_i_2_n_0\,
      I1 => Q(29),
      I2 => Q(30),
      I3 => \mcp1_dec_c2[3]_i_2_n_0\,
      I4 => Q(28),
      I5 => Q(27),
      O => DecodeWord1(3)
    );
\mcp1_dec_c2[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Q(24),
      I1 => Q(26),
      I2 => Q(25),
      O => \mcp1_dec_c2[3]_i_2_n_0\
    );
\mcp1_dec_c2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^rx_66_enc_reg_reg[29]\,
      I1 => \mcp1_dec_c2[4]_i_2_n_0\,
      I2 => \mcp1_dec_c2[7]_i_2_n_0\,
      O => \mcp1_dec_c2[4]_i_1_n_0\
    );
\mcp1_dec_c2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004224"
    )
        port map (
      I0 => Q(25),
      I1 => Q(26),
      I2 => Q(27),
      I3 => Q(29),
      I4 => \mcp1_dec_c2[5]_i_2_n_0\,
      O => \mcp1_dec_c2[4]_i_2_n_0\
    );
\mcp1_dec_c2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000110F0F114400"
    )
        port map (
      I0 => \mcp1_dec_c2[5]_i_2_n_0\,
      I1 => Q(27),
      I2 => \mcp1_dec_c2[5]_i_3_n_0\,
      I3 => Q(25),
      I4 => Q(26),
      I5 => Q(29),
      O => DecodeWord1(5)
    );
\mcp1_dec_c2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F99FFFFF"
    )
        port map (
      I0 => Q(30),
      I1 => Q(29),
      I2 => Q(27),
      I3 => Q(28),
      I4 => Q(24),
      O => \mcp1_dec_c2[5]_i_2_n_0\
    );
\mcp1_dec_c2[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FF7"
    )
        port map (
      I0 => Q(28),
      I1 => Q(27),
      I2 => Q(30),
      I3 => Q(29),
      I4 => Q(24),
      O => \mcp1_dec_c2[5]_i_3_n_0\
    );
\mcp1_dec_c2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAABAAAAA"
    )
        port map (
      I0 => \mcp1_dec_c2[7]_i_2_n_0\,
      I1 => \mcp1_dec_c2[6]_i_3_n_0\,
      I2 => \mcp1_dec_c2[6]_i_4_n_0\,
      I3 => Q(26),
      I4 => Q(30),
      I5 => Q(28),
      O => DecodeWord1(6)
    );
\mcp1_dec_c2[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(25),
      I1 => Q(24),
      O => \mcp1_dec_c2[6]_i_3_n_0\
    );
\mcp1_dec_c2[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(27),
      I1 => Q(29),
      O => \mcp1_dec_c2[6]_i_4_n_0\
    );
\mcp1_dec_c2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDDDDDDDDDDDDDDD"
    )
        port map (
      I0 => \^rx_66_enc_reg_reg[29]\,
      I1 => \mcp1_dec_c2[7]_i_2_n_0\,
      I2 => Q(28),
      I3 => Q(30),
      I4 => Q(24),
      I5 => \mcp1_dec_c2[7]_i_3_n_0\,
      O => \mcp1_dec_c2[7]_i_1_n_0\
    );
\mcp1_dec_c2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100004040000000"
    )
        port map (
      I0 => \mcp1_dec_c2[1]_i_2_n_0\,
      I1 => Q(28),
      I2 => Q(27),
      I3 => Q(25),
      I4 => Q(26),
      I5 => Q(29),
      O => \mcp1_dec_c2[7]_i_2_n_0\
    );
\mcp1_dec_c2[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => Q(25),
      I1 => Q(26),
      I2 => Q(27),
      I3 => Q(29),
      O => \mcp1_dec_c2[7]_i_3_n_0\
    );
\mcp1_dec_c2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c0_reg[7]_0\(0),
      D => DecodeWord1(0),
      Q => data0(16),
      R => \mcp1_dec_c2_reg[6]_0\(0)
    );
\mcp1_dec_c2_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c0_reg[7]_0\(0),
      D => DecodeWord1(1),
      Q => data0(17),
      S => \mcp1_dec_c2_reg[6]_0\(0)
    );
\mcp1_dec_c2_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c0_reg[7]_0\(0),
      D => \^rx_66_enc_reg_reg[29]\,
      Q => data0(18),
      S => \mcp1_dec_c2_reg[6]_0\(0)
    );
\mcp1_dec_c2_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c0_reg[7]_0\(0),
      D => DecodeWord1(3),
      Q => data0(19),
      S => \mcp1_dec_c2_reg[6]_0\(0)
    );
\mcp1_dec_c2_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c0_reg[7]_0\(0),
      D => \mcp1_dec_c2[4]_i_1_n_0\,
      Q => data0(20),
      S => '0'
    );
\mcp1_dec_c2_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c0_reg[7]_0\(0),
      D => DecodeWord1(5),
      Q => data0(21),
      S => \mcp1_dec_c2_reg[6]_0\(0)
    );
\mcp1_dec_c2_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c0_reg[7]_0\(0),
      D => DecodeWord1(6),
      Q => data0(22),
      S => \mcp1_dec_c2_reg[6]_0\(0)
    );
\mcp1_dec_c2_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c0_reg[7]_0\(0),
      D => \mcp1_dec_c2[7]_i_1_n_0\,
      Q => data0(23),
      S => '0'
    );
\mcp1_dec_c3[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000001"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \mcp1_dec_c3[0]_i_2_n_0\,
      I3 => Q(31),
      I4 => Q(36),
      I5 => Q(37),
      O => DecodeWord2(0)
    );
\mcp1_dec_c3[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(33),
      I1 => Q(32),
      O => \mcp1_dec_c3[0]_i_2_n_0\
    );
\mcp1_dec_c3[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002200000000001"
    )
        port map (
      I0 => Q(35),
      I1 => \mcp1_dec_c3[5]_i_5_n_0\,
      I2 => Q(32),
      I3 => Q(33),
      I4 => Q(36),
      I5 => Q(34),
      O => DecodeWord2(1)
    );
\mcp1_dec_c3[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0180000000008001"
    )
        port map (
      I0 => \mcp1_dec_c3[2]_i_2_n_0\,
      I1 => \mcp1_dec_c3[2]_i_3_n_0\,
      I2 => Q(31),
      I3 => Q(33),
      I4 => Q(32),
      I5 => \mcp1_dec_c3[2]_i_4_n_0\,
      O => \^rx_66_enc_reg_reg[31]\
    );
\mcp1_dec_c3[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(37),
      I1 => Q(36),
      O => \mcp1_dec_c3[2]_i_2_n_0\
    );
\mcp1_dec_c3[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(34),
      I1 => Q(35),
      O => \mcp1_dec_c3[2]_i_3_n_0\
    );
\mcp1_dec_c3[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(34),
      I1 => Q(36),
      O => \mcp1_dec_c3[2]_i_4_n_0\
    );
\mcp1_dec_c3[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAEAAA"
    )
        port map (
      I0 => \mcp1_dec_c3[4]_i_2_n_0\,
      I1 => Q(36),
      I2 => Q(37),
      I3 => \mcp1_dec_c3[3]_i_2_n_0\,
      I4 => Q(34),
      I5 => Q(35),
      O => DecodeWord2(3)
    );
\mcp1_dec_c3[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(32),
      I1 => Q(33),
      I2 => Q(31),
      O => \mcp1_dec_c3[3]_i_2_n_0\
    );
\mcp1_dec_c3[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^rx_66_enc_reg_reg[31]\,
      I1 => \mcp1_dec_c3[4]_i_2_n_0\,
      I2 => \mcp1_dec_c3[7]_i_2_n_0\,
      O => \mcp1_dec_c3[4]_i_1_n_0\
    );
\mcp1_dec_c3[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000009600000"
    )
        port map (
      I0 => Q(36),
      I1 => Q(34),
      I2 => Q(32),
      I3 => Q(33),
      I4 => Q(31),
      I5 => \mcp1_dec_c3[5]_i_6_n_0\,
      O => \mcp1_dec_c3[4]_i_2_n_0\
    );
\mcp1_dec_c3[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAABAAE"
    )
        port map (
      I0 => \mcp1_dec_c3[5]_i_3_n_0\,
      I1 => Q(36),
      I2 => Q(32),
      I3 => Q(33),
      I4 => \mcp1_dec_c3[5]_i_4_n_0\,
      I5 => \mcp1_dec_c3[5]_i_5_n_0\,
      O => DecodeWord2(5)
    );
\mcp1_dec_c3[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004420000"
    )
        port map (
      I0 => Q(33),
      I1 => Q(32),
      I2 => Q(36),
      I3 => Q(34),
      I4 => Q(31),
      I5 => \mcp1_dec_c3[5]_i_6_n_0\,
      O => \mcp1_dec_c3[5]_i_3_n_0\
    );
\mcp1_dec_c3[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(34),
      I1 => Q(35),
      O => \mcp1_dec_c3[5]_i_4_n_0\
    );
\mcp1_dec_c3[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BE"
    )
        port map (
      I0 => Q(31),
      I1 => Q(36),
      I2 => Q(37),
      O => \mcp1_dec_c3[5]_i_5_n_0\
    );
\mcp1_dec_c3[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F99F"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => Q(36),
      I3 => Q(37),
      O => \mcp1_dec_c3[5]_i_6_n_0\
    );
\mcp1_dec_c3[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDFDDDDDDDDDDDD"
    )
        port map (
      I0 => \^rx_66_enc_reg_reg[31]\,
      I1 => \mcp1_dec_c3[7]_i_2_n_0\,
      I2 => \mcp1_dec_c3[6]_i_2_n_0\,
      I3 => Q(35),
      I4 => Q(37),
      I5 => Q(31),
      O => \mcp1_dec_c3[6]_i_1_n_0\
    );
\mcp1_dec_c3[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => Q(36),
      I1 => Q(34),
      I2 => Q(33),
      I3 => Q(32),
      O => \mcp1_dec_c3[6]_i_2_n_0\
    );
\mcp1_dec_c3[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDDDDDDDDDDDDDDD"
    )
        port map (
      I0 => \^rx_66_enc_reg_reg[31]\,
      I1 => \mcp1_dec_c3[7]_i_2_n_0\,
      I2 => Q(37),
      I3 => Q(31),
      I4 => Q(35),
      I5 => \mcp1_dec_c3[7]_i_3_n_0\,
      O => \mcp1_dec_c3[7]_i_1_n_0\
    );
\mcp1_dec_c3[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000018000080"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => Q(36),
      I3 => Q(32),
      I4 => Q(33),
      I5 => \mcp1_dec_c3[5]_i_5_n_0\,
      O => \mcp1_dec_c3[7]_i_2_n_0\
    );
\mcp1_dec_c3[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => Q(36),
      I1 => Q(34),
      I2 => Q(32),
      I3 => Q(33),
      O => \mcp1_dec_c3[7]_i_3_n_0\
    );
\mcp1_dec_c3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c4_reg[7]_0\(0),
      D => DecodeWord2(0),
      Q => data0(24),
      R => \mcp1_dec_c3_reg[5]_0\(0)
    );
\mcp1_dec_c3_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c4_reg[7]_0\(0),
      D => DecodeWord2(1),
      Q => data0(25),
      S => \mcp1_dec_c3_reg[5]_0\(0)
    );
\mcp1_dec_c3_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c4_reg[7]_0\(0),
      D => \^rx_66_enc_reg_reg[31]\,
      Q => data0(26),
      S => \mcp1_dec_c3_reg[5]_0\(0)
    );
\mcp1_dec_c3_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c4_reg[7]_0\(0),
      D => DecodeWord2(3),
      Q => data0(27),
      S => \mcp1_dec_c3_reg[5]_0\(0)
    );
\mcp1_dec_c3_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c4_reg[7]_0\(0),
      D => \mcp1_dec_c3[4]_i_1_n_0\,
      Q => data0(28),
      S => '0'
    );
\mcp1_dec_c3_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c4_reg[7]_0\(0),
      D => DecodeWord2(5),
      Q => data0(29),
      S => \mcp1_dec_c3_reg[5]_0\(0)
    );
\mcp1_dec_c3_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c4_reg[7]_0\(0),
      D => \mcp1_dec_c3[6]_i_1_n_0\,
      Q => data0(30),
      S => '0'
    );
\mcp1_dec_c3_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c4_reg[7]_0\(0),
      D => \mcp1_dec_c3[7]_i_1_n_0\,
      Q => data0(31),
      S => '0'
    );
\mcp1_dec_c4[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000001"
    )
        port map (
      I0 => Q(41),
      I1 => Q(42),
      I2 => Q(38),
      I3 => \mcp1_dec_c4[0]_i_2_n_0\,
      I4 => Q(44),
      I5 => Q(43),
      O => DecodeWord3(0)
    );
\mcp1_dec_c4[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(40),
      I1 => Q(39),
      O => \mcp1_dec_c4[0]_i_2_n_0\
    );
\mcp1_dec_c4[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D5555555555D55D"
    )
        port map (
      I0 => \^rx_66_enc_reg_reg[39]\,
      I1 => \mcp1_dec_c4[6]_i_2_n_0\,
      I2 => Q(43),
      I3 => Q(41),
      I4 => Q(39),
      I5 => Q(40),
      O => \mcp1_dec_c4[1]_i_1_n_0\
    );
\mcp1_dec_c4[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF18810000"
    )
        port map (
      I0 => Q(39),
      I1 => Q(40),
      I2 => Q(43),
      I3 => Q(41),
      I4 => \mcp1_dec_c4[6]_i_2_n_0\,
      I5 => \mcp1_dec_c4[4]_i_2_n_0\,
      O => \^rx_66_enc_reg_reg[39]\
    );
\mcp1_dec_c4[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAEAAA"
    )
        port map (
      I0 => \mcp1_dec_c4[4]_i_2_n_0\,
      I1 => Q(43),
      I2 => Q(44),
      I3 => \mcp1_dec_c4[3]_i_2_n_0\,
      I4 => Q(41),
      I5 => Q(42),
      O => DecodeWord3(3)
    );
\mcp1_dec_c4[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Q(38),
      I1 => Q(39),
      I2 => Q(40),
      O => \mcp1_dec_c4[3]_i_2_n_0\
    );
\mcp1_dec_c4[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABEAEAAAAAAAAAAA"
    )
        port map (
      I0 => \mcp1_dec_c4[4]_i_2_n_0\,
      I1 => Q(39),
      I2 => Q(40),
      I3 => Q(43),
      I4 => Q(41),
      I5 => \mcp1_dec_c4[6]_i_2_n_0\,
      O => DecodeWord3(4)
    );
\mcp1_dec_c4[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000800080200"
    )
        port map (
      I0 => Q(38),
      I1 => Q(39),
      I2 => \mcp1_dec_c4[5]_i_4_n_0\,
      I3 => Q(40),
      I4 => Q(43),
      I5 => Q(41),
      O => \mcp1_dec_c4[4]_i_2_n_0\
    );
\mcp1_dec_c4[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF57555557"
    )
        port map (
      I0 => \^rx_66_enc_reg_reg[39]\,
      I1 => \mcp1_dec_c4[5]_i_2_n_0\,
      I2 => Q(38),
      I3 => Q(43),
      I4 => Q(44),
      I5 => \mcp1_dec_c4[5]_i_3_n_0\,
      O => \mcp1_dec_c4[5]_i_1_n_0\
    );
\mcp1_dec_c4[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF77FFF"
    )
        port map (
      I0 => Q(42),
      I1 => Q(41),
      I2 => Q(39),
      I3 => Q(40),
      I4 => Q(43),
      O => \mcp1_dec_c4[5]_i_2_n_0\
    );
\mcp1_dec_c4[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004420000"
    )
        port map (
      I0 => Q(40),
      I1 => Q(39),
      I2 => Q(43),
      I3 => Q(41),
      I4 => Q(38),
      I5 => \mcp1_dec_c4[5]_i_4_n_0\,
      O => \mcp1_dec_c4[5]_i_3_n_0\
    );
\mcp1_dec_c4[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F99F"
    )
        port map (
      I0 => Q(43),
      I1 => Q(44),
      I2 => Q(42),
      I3 => Q(41),
      O => \mcp1_dec_c4[5]_i_4_n_0\
    );
\mcp1_dec_c4[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2830008028000080"
    )
        port map (
      I0 => \mcp1_dec_c4[6]_i_2_n_0\,
      I1 => Q(43),
      I2 => Q(41),
      I3 => Q(40),
      I4 => Q(39),
      I5 => \mcp1_dec_c4[6]_i_3_n_0\,
      O => DecodeWord3(6)
    );
\mcp1_dec_c4[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => Q(44),
      I1 => Q(43),
      I2 => Q(38),
      I3 => Q(42),
      I4 => Q(41),
      O => \mcp1_dec_c4[6]_i_2_n_0\
    );
\mcp1_dec_c4[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Q(42),
      I1 => Q(44),
      I2 => Q(38),
      O => \mcp1_dec_c4[6]_i_3_n_0\
    );
\mcp1_dec_c4[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABAAAAAAAAAAA"
    )
        port map (
      I0 => \mcp1_dec_c4[7]_i_3_n_0\,
      I1 => \mcp1_dec_c4[7]_i_4_n_0\,
      I2 => Q(42),
      I3 => \mcp1_dec_c4[7]_i_5_n_0\,
      I4 => Q(39),
      I5 => Q(40),
      O => DecodeWord3(7)
    );
\mcp1_dec_c4[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28000080"
    )
        port map (
      I0 => \mcp1_dec_c4[6]_i_2_n_0\,
      I1 => Q(41),
      I2 => Q(43),
      I3 => Q(40),
      I4 => Q(39),
      O => \mcp1_dec_c4[7]_i_3_n_0\
    );
\mcp1_dec_c4[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(38),
      I1 => Q(44),
      O => \mcp1_dec_c4[7]_i_4_n_0\
    );
\mcp1_dec_c4[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(41),
      I1 => Q(43),
      O => \mcp1_dec_c4[7]_i_5_n_0\
    );
\mcp1_dec_c4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c4_reg[7]_0\(1),
      D => DecodeWord3(0),
      Q => data0(32),
      R => \mcp1_dec_c4_reg[7]_1\(0)
    );
\mcp1_dec_c4_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c4_reg[7]_0\(1),
      D => \mcp1_dec_c4[1]_i_1_n_0\,
      Q => data0(33),
      S => '0'
    );
\mcp1_dec_c4_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c4_reg[7]_0\(1),
      D => \^rx_66_enc_reg_reg[39]\,
      Q => data0(34),
      S => \mcp1_dec_c4_reg[7]_1\(0)
    );
\mcp1_dec_c4_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c4_reg[7]_0\(1),
      D => DecodeWord3(3),
      Q => data0(35),
      S => \mcp1_dec_c4_reg[7]_1\(0)
    );
\mcp1_dec_c4_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c4_reg[7]_0\(1),
      D => DecodeWord3(4),
      Q => data0(36),
      S => \mcp1_dec_c4_reg[7]_1\(0)
    );
\mcp1_dec_c4_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c4_reg[7]_0\(1),
      D => \mcp1_dec_c4[5]_i_1_n_0\,
      Q => data0(37),
      S => '0'
    );
\mcp1_dec_c4_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c4_reg[7]_0\(1),
      D => DecodeWord3(6),
      Q => data0(38),
      S => \mcp1_dec_c4_reg[7]_1\(0)
    );
\mcp1_dec_c4_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c4_reg[7]_0\(1),
      D => DecodeWord3(7),
      Q => data0(39),
      S => \mcp1_dec_c4_reg[7]_1\(0)
    );
\mcp1_dec_c5[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000001"
    )
        port map (
      I0 => Q(51),
      I1 => Q(45),
      I2 => Q(50),
      I3 => Q(48),
      I4 => Q(49),
      I5 => \mcp1_dec_c5[0]_i_2_n_0\,
      O => \mcp1_dec_c5[0]_i_1_n_0\
    );
\mcp1_dec_c5[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(46),
      I1 => Q(47),
      O => \mcp1_dec_c5[0]_i_2_n_0\
    );
\mcp1_dec_c5[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555755555D7"
    )
        port map (
      I0 => \^rx_66_enc_reg_reg[47]\,
      I1 => Q(50),
      I2 => Q(48),
      I3 => Q(46),
      I4 => Q(47),
      I5 => \mcp1_dec_c5[4]_i_2_n_0\,
      O => \mcp1_dec_c5[1]_i_1_n_0\
    );
\mcp1_dec_c5[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"011040040DD07007"
    )
        port map (
      I0 => \mcp1_dec_c5[5]_i_3_n_0\,
      I1 => Q(47),
      I2 => Q(48),
      I3 => Q(50),
      I4 => Q(46),
      I5 => \mcp1_dec_c5[4]_i_2_n_0\,
      O => \^rx_66_enc_reg_reg[47]\
    );
\mcp1_dec_c5[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAEAAA"
    )
        port map (
      I0 => \mcp1_dec_c5[3]_i_2_n_0\,
      I1 => Q(50),
      I2 => Q(51),
      I3 => \mcp1_dec_c5[3]_i_3_n_0\,
      I4 => Q(49),
      I5 => Q(48),
      O => DecodeWord4(3)
    );
\mcp1_dec_c5[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001482"
    )
        port map (
      I0 => Q(47),
      I1 => Q(50),
      I2 => Q(48),
      I3 => Q(46),
      I4 => \mcp1_dec_c5[5]_i_3_n_0\,
      O => \mcp1_dec_c5[3]_i_2_n_0\
    );
\mcp1_dec_c5[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Q(45),
      I1 => Q(47),
      I2 => Q(46),
      O => \mcp1_dec_c5[3]_i_3_n_0\
    );
\mcp1_dec_c5[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0410100407D0D004"
    )
        port map (
      I0 => \mcp1_dec_c5[5]_i_3_n_0\,
      I1 => Q(47),
      I2 => Q(46),
      I3 => Q(50),
      I4 => Q(48),
      I5 => \mcp1_dec_c5[4]_i_2_n_0\,
      O => DecodeWord4(4)
    );
\mcp1_dec_c5[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => Q(49),
      I1 => Q(48),
      I2 => Q(51),
      I3 => Q(50),
      I4 => Q(45),
      O => \mcp1_dec_c5[4]_i_2_n_0\
    );
\mcp1_dec_c5[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00140100"
    )
        port map (
      I0 => \mcp1_dec_c5[5]_i_3_n_0\,
      I1 => Q(50),
      I2 => Q(48),
      I3 => Q(47),
      I4 => Q(46),
      I5 => \mcp1_dec_c5[5]_i_4_n_0\,
      O => DecodeWord4(5)
    );
\mcp1_dec_c5[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F99FFFFF"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => Q(48),
      I3 => Q(49),
      I4 => Q(45),
      O => \mcp1_dec_c5[5]_i_3_n_0\
    );
\mcp1_dec_c5[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000020"
    )
        port map (
      I0 => Q(51),
      I1 => Q(45),
      I2 => Q(50),
      I3 => Q(46),
      I4 => Q(47),
      I5 => \mcp1_dec_c5[5]_i_5_n_0\,
      O => \mcp1_dec_c5[5]_i_4_n_0\
    );
\mcp1_dec_c5[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(48),
      I1 => Q(49),
      O => \mcp1_dec_c5[5]_i_5_n_0\
    );
\mcp1_dec_c5[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDDDDDDDDDDDDDD"
    )
        port map (
      I0 => \^rx_66_enc_reg_reg[47]\,
      I1 => \mcp1_dec_c5[7]_i_2_n_0\,
      I2 => \mcp1_dec_c5[6]_i_2_n_0\,
      I3 => Q(51),
      I4 => Q(45),
      I5 => Q(46),
      O => \mcp1_dec_c5[6]_i_1_n_0\
    );
\mcp1_dec_c5[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => Q(48),
      I1 => Q(50),
      I2 => Q(49),
      I3 => Q(47),
      O => \mcp1_dec_c5[6]_i_2_n_0\
    );
\mcp1_dec_c5[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDDDDDDDDDDDDDDD"
    )
        port map (
      I0 => \^rx_66_enc_reg_reg[47]\,
      I1 => \mcp1_dec_c5[7]_i_2_n_0\,
      I2 => Q(49),
      I3 => Q(51),
      I4 => Q(45),
      I5 => \mcp1_dec_c5[7]_i_3_n_0\,
      O => \mcp1_dec_c5[7]_i_1_n_0\
    );
\mcp1_dec_c5[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14000040"
    )
        port map (
      I0 => \mcp1_dec_c5[4]_i_2_n_0\,
      I1 => Q(48),
      I2 => Q(50),
      I3 => Q(46),
      I4 => Q(47),
      O => \mcp1_dec_c5[7]_i_2_n_0\
    );
\mcp1_dec_c5[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => Q(46),
      I1 => Q(47),
      I2 => Q(48),
      I3 => Q(50),
      O => \mcp1_dec_c5[7]_i_3_n_0\
    );
\mcp1_dec_c5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c5_reg[7]_0\(0),
      D => \mcp1_dec_c5[0]_i_1_n_0\,
      Q => data0(40),
      R => \mcp1_dec_c5_reg[5]_0\(0)
    );
\mcp1_dec_c5_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c5_reg[7]_0\(0),
      D => \mcp1_dec_c5[1]_i_1_n_0\,
      Q => data0(41),
      S => '0'
    );
\mcp1_dec_c5_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c5_reg[7]_0\(0),
      D => \^rx_66_enc_reg_reg[47]\,
      Q => data0(42),
      S => \mcp1_dec_c5_reg[5]_0\(0)
    );
\mcp1_dec_c5_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c5_reg[7]_0\(0),
      D => DecodeWord4(3),
      Q => data0(43),
      S => \mcp1_dec_c5_reg[5]_0\(0)
    );
\mcp1_dec_c5_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c5_reg[7]_0\(0),
      D => DecodeWord4(4),
      Q => data0(44),
      S => \mcp1_dec_c5_reg[5]_0\(0)
    );
\mcp1_dec_c5_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c5_reg[7]_0\(0),
      D => DecodeWord4(5),
      Q => data0(45),
      S => \mcp1_dec_c5_reg[5]_0\(0)
    );
\mcp1_dec_c5_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c5_reg[7]_0\(0),
      D => \mcp1_dec_c5[6]_i_1_n_0\,
      Q => data0(46),
      S => '0'
    );
\mcp1_dec_c5_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c5_reg[7]_0\(0),
      D => \mcp1_dec_c5[7]_i_1_n_0\,
      Q => data0(47),
      S => '0'
    );
\mcp1_dec_c6[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000082"
    )
        port map (
      I0 => \^rx_66_enc_reg_reg[53]\,
      I1 => Q(55),
      I2 => Q(57),
      I3 => Q(54),
      I4 => Q(53),
      I5 => \mcp1_dec_c6[4]_i_3_n_0\,
      O => \mcp1_dec_c6[0]_i_1_n_0\
    );
\mcp1_dec_c6[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5557555575555557"
    )
        port map (
      I0 => \^rx_66_enc_reg_reg[53]\,
      I1 => \mcp1_dec_c6[4]_i_3_n_0\,
      I2 => Q(54),
      I3 => Q(53),
      I4 => Q(55),
      I5 => Q(57),
      O => \mcp1_dec_c6[1]_i_1_n_0\
    );
\mcp1_dec_c6[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5003500030050005"
    )
        port map (
      I0 => \mcp1_dec_c6[4]_i_3_n_0\,
      I1 => \mcp1_dec_c6[2]_i_2_n_0\,
      I2 => Q(53),
      I3 => \mcp1_dec_c6[2]_i_3_n_0\,
      I4 => Q(52),
      I5 => Q(54),
      O => \^rx_66_enc_reg_reg[53]\
    );
\mcp1_dec_c6[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F99F"
    )
        port map (
      I0 => Q(57),
      I1 => Q(58),
      I2 => Q(56),
      I3 => Q(55),
      O => \mcp1_dec_c6[2]_i_2_n_0\
    );
\mcp1_dec_c6[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(55),
      I1 => Q(57),
      O => \mcp1_dec_c6[2]_i_3_n_0\
    );
\mcp1_dec_c6[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAEAAA"
    )
        port map (
      I0 => \mcp1_dec_c6[4]_i_2_n_0\,
      I1 => Q(57),
      I2 => Q(58),
      I3 => \mcp1_dec_c6[3]_i_2_n_0\,
      I4 => Q(55),
      I5 => Q(56),
      O => DecodeWord5(3)
    );
\mcp1_dec_c6[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(53),
      I1 => Q(54),
      I2 => Q(52),
      O => \mcp1_dec_c6[3]_i_2_n_0\
    );
\mcp1_dec_c6[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABAAEEAAA"
    )
        port map (
      I0 => \mcp1_dec_c6[4]_i_2_n_0\,
      I1 => Q(57),
      I2 => Q(53),
      I3 => Q(54),
      I4 => Q(55),
      I5 => \mcp1_dec_c6[4]_i_3_n_0\,
      O => DecodeWord5(4)
    );
\mcp1_dec_c6[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004408008"
    )
        port map (
      I0 => Q(54),
      I1 => Q(52),
      I2 => Q(57),
      I3 => Q(55),
      I4 => Q(53),
      I5 => \mcp1_dec_c6[2]_i_2_n_0\,
      O => \mcp1_dec_c6[4]_i_2_n_0\
    );
\mcp1_dec_c6[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => Q(58),
      I1 => Q(57),
      I2 => Q(52),
      I3 => Q(56),
      I4 => Q(55),
      O => \mcp1_dec_c6[4]_i_3_n_0\
    );
\mcp1_dec_c6[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C0000AA000000AA"
    )
        port map (
      I0 => \mcp1_dec_c6[5]_i_3_n_0\,
      I1 => Q(55),
      I2 => Q(56),
      I3 => \mcp1_dec_c6[5]_i_4_n_0\,
      I4 => Q(52),
      I5 => \mcp1_dec_c6[5]_i_5_n_0\,
      O => DecodeWord5(5)
    );
\mcp1_dec_c6[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18000000"
    )
        port map (
      I0 => Q(53),
      I1 => Q(54),
      I2 => Q(57),
      I3 => Q(56),
      I4 => Q(55),
      O => \mcp1_dec_c6[5]_i_3_n_0\
    );
\mcp1_dec_c6[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(58),
      I1 => Q(57),
      O => \mcp1_dec_c6[5]_i_4_n_0\
    );
\mcp1_dec_c6[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1204"
    )
        port map (
      I0 => Q(57),
      I1 => Q(54),
      I2 => Q(55),
      I3 => Q(53),
      O => \mcp1_dec_c6[5]_i_5_n_0\
    );
\mcp1_dec_c6[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDDFDDDDDD"
    )
        port map (
      I0 => \^rx_66_enc_reg_reg[53]\,
      I1 => \mcp1_dec_c6[7]_i_2_n_0\,
      I2 => \mcp1_dec_c6[6]_i_2_n_0\,
      I3 => Q(52),
      I4 => Q(53),
      I5 => Q(54),
      O => \mcp1_dec_c6[6]_i_1_n_0\
    );
\mcp1_dec_c6[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => Q(58),
      I1 => Q(57),
      I2 => Q(55),
      I3 => Q(56),
      O => \mcp1_dec_c6[6]_i_2_n_0\
    );
\mcp1_dec_c6[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDDDDDDDDDDDDDDD"
    )
        port map (
      I0 => \^rx_66_enc_reg_reg[53]\,
      I1 => \mcp1_dec_c6[7]_i_2_n_0\,
      I2 => Q(56),
      I3 => Q(58),
      I4 => Q(52),
      I5 => \mcp1_dec_c6[7]_i_3_n_0\,
      O => \mcp1_dec_c6[7]_i_1_n_0\
    );
\mcp1_dec_c6[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10044000"
    )
        port map (
      I0 => \mcp1_dec_c6[4]_i_3_n_0\,
      I1 => Q(55),
      I2 => Q(54),
      I3 => Q(53),
      I4 => Q(57),
      O => \mcp1_dec_c6[7]_i_2_n_0\
    );
\mcp1_dec_c6[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => Q(53),
      I1 => Q(55),
      I2 => Q(54),
      I3 => Q(57),
      O => \mcp1_dec_c6[7]_i_3_n_0\
    );
\mcp1_dec_c6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c4_reg[7]_0\(1),
      D => \mcp1_dec_c6[0]_i_1_n_0\,
      Q => data0(48),
      R => '0'
    );
\mcp1_dec_c6_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c4_reg[7]_0\(1),
      D => \mcp1_dec_c6[1]_i_1_n_0\,
      Q => data0(49),
      S => '0'
    );
\mcp1_dec_c6_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c4_reg[7]_0\(1),
      D => \^rx_66_enc_reg_reg[53]\,
      Q => data0(50),
      S => SS(0)
    );
\mcp1_dec_c6_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c4_reg[7]_0\(1),
      D => DecodeWord5(3),
      Q => data0(51),
      S => SS(0)
    );
\mcp1_dec_c6_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c4_reg[7]_0\(1),
      D => DecodeWord5(4),
      Q => data0(52),
      S => SS(0)
    );
\mcp1_dec_c6_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c4_reg[7]_0\(1),
      D => DecodeWord5(5),
      Q => data0(53),
      S => SS(0)
    );
\mcp1_dec_c6_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c4_reg[7]_0\(1),
      D => \mcp1_dec_c6[6]_i_1_n_0\,
      Q => data0(54),
      S => '0'
    );
\mcp1_dec_c6_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c4_reg[7]_0\(1),
      D => \mcp1_dec_c6[7]_i_1_n_0\,
      Q => data0(55),
      S => '0'
    );
\mcp1_dec_c7[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000010"
    )
        port map (
      I0 => Q(62),
      I1 => Q(63),
      I2 => \mcp1_dec_c7[0]_i_2_n_0\,
      I3 => Q(59),
      I4 => Q(65),
      I5 => Q(64),
      O => DecodeWord6(0)
    );
\mcp1_dec_c7[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(61),
      I1 => Q(60),
      O => \mcp1_dec_c7[0]_i_2_n_0\
    );
\mcp1_dec_c7[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABAAAAAEB"
    )
        port map (
      I0 => \^rx_66_enc_reg_reg[61]\,
      I1 => Q(64),
      I2 => Q(62),
      I3 => Q(60),
      I4 => Q(61),
      I5 => \mcp1_dec_c7[4]_i_3_n_0\,
      O => \mcp1_dec_c7[1]_i_1_n_0\
    );
\mcp1_dec_c7[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAEAAA"
    )
        port map (
      I0 => \mcp1_dec_c7[4]_i_2_n_0\,
      I1 => Q(64),
      I2 => Q(65),
      I3 => \mcp1_dec_c7[3]_i_2_n_0\,
      I4 => Q(63),
      I5 => Q(62),
      O => DecodeWord6(3)
    );
\mcp1_dec_c7[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Q(59),
      I1 => Q(60),
      I2 => Q(61),
      O => \mcp1_dec_c7[3]_i_2_n_0\
    );
\mcp1_dec_c7[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBAAAAAAAAABAAA"
    )
        port map (
      I0 => \mcp1_dec_c7[4]_i_2_n_0\,
      I1 => \mcp1_dec_c7[4]_i_3_n_0\,
      I2 => Q(62),
      I3 => Q(64),
      I4 => Q(61),
      I5 => Q(60),
      O => DecodeWord6(4)
    );
\mcp1_dec_c7[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000800080400"
    )
        port map (
      I0 => Q(60),
      I1 => Q(59),
      I2 => \mcp1_dec_c7[4]_i_4_n_0\,
      I3 => Q(61),
      I4 => Q(64),
      I5 => Q(62),
      O => \mcp1_dec_c7[4]_i_2_n_0\
    );
\mcp1_dec_c7[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => Q(65),
      I1 => Q(64),
      I2 => Q(59),
      I3 => Q(63),
      I4 => Q(62),
      O => \mcp1_dec_c7[4]_i_3_n_0\
    );
\mcp1_dec_c7[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F99F"
    )
        port map (
      I0 => Q(64),
      I1 => Q(65),
      I2 => Q(63),
      I3 => Q(62),
      O => \mcp1_dec_c7[4]_i_4_n_0\
    );
\mcp1_dec_c7[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055000F0F441100"
    )
        port map (
      I0 => \mcp1_dec_c7[5]_i_2_n_0\,
      I1 => Q(62),
      I2 => \mcp1_dec_c7[5]_i_3_n_0\,
      I3 => Q(61),
      I4 => Q(60),
      I5 => Q(64),
      O => DecodeWord6(5)
    );
\mcp1_dec_c7[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFBF7F"
    )
        port map (
      I0 => Q(63),
      I1 => Q(65),
      I2 => Q(59),
      I3 => Q(62),
      I4 => Q(64),
      O => \mcp1_dec_c7[5]_i_2_n_0\
    );
\mcp1_dec_c7[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFFF"
    )
        port map (
      I0 => Q(65),
      I1 => Q(64),
      I2 => Q(59),
      I3 => Q(63),
      I4 => Q(62),
      O => \mcp1_dec_c7[5]_i_3_n_0\
    );
\mcp1_dec_c7[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \mcp1_dec_c7[7]_i_4_n_0\,
      I1 => \mcp1_dec_c7[6]_i_2_n_0\,
      I2 => \mcp1_dec_c7[6]_i_3_n_0\,
      I3 => Q(63),
      I4 => Q(65),
      I5 => Q(59),
      O => DecodeWord6(6)
    );
\mcp1_dec_c7[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(62),
      I1 => Q(64),
      O => \mcp1_dec_c7[6]_i_2_n_0\
    );
\mcp1_dec_c7[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(60),
      I1 => Q(61),
      O => \mcp1_dec_c7[6]_i_3_n_0\
    );
\mcp1_dec_c7[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABAAAAAAAAAAA"
    )
        port map (
      I0 => \mcp1_dec_c7[7]_i_4_n_0\,
      I1 => \mcp1_dec_c7[7]_i_5_n_0\,
      I2 => Q(63),
      I3 => \mcp1_dec_c7[7]_i_6_n_0\,
      I4 => Q(60),
      I5 => Q(61),
      O => DecodeWord6(7)
    );
\mcp1_dec_c7[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFF7BFFFFFFE"
    )
        port map (
      I0 => \mcp1_dec_c7[7]_i_7_n_0\,
      I1 => Q(61),
      I2 => \mcp1_dec_c7[7]_i_8_n_0\,
      I3 => \mcp1_dec_c7[7]_i_9_n_0\,
      I4 => Q(59),
      I5 => Q(60),
      O => \^rx_66_enc_reg_reg[61]\
    );
\mcp1_dec_c7[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001880"
    )
        port map (
      I0 => Q(60),
      I1 => Q(61),
      I2 => Q(64),
      I3 => Q(62),
      I4 => \mcp1_dec_c7[4]_i_3_n_0\,
      O => \mcp1_dec_c7[7]_i_4_n_0\
    );
\mcp1_dec_c7[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(59),
      I1 => Q(65),
      O => \mcp1_dec_c7[7]_i_5_n_0\
    );
\mcp1_dec_c7[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(62),
      I1 => Q(64),
      O => \mcp1_dec_c7[7]_i_6_n_0\
    );
\mcp1_dec_c7[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(62),
      I1 => Q(64),
      O => \mcp1_dec_c7[7]_i_7_n_0\
    );
\mcp1_dec_c7[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(62),
      I1 => Q(63),
      O => \mcp1_dec_c7[7]_i_8_n_0\
    );
\mcp1_dec_c7[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(65),
      I1 => Q(64),
      O => \mcp1_dec_c7[7]_i_9_n_0\
    );
\mcp1_dec_c7_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c5_reg[7]_0\(0),
      D => DecodeWord6(0),
      Q => data0(56),
      R => \mcp1_dec_c7_reg[7]_0\(0)
    );
\mcp1_dec_c7_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c5_reg[7]_0\(0),
      D => \mcp1_dec_c7[1]_i_1_n_0\,
      Q => data0(57),
      S => '0'
    );
\mcp1_dec_c7_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c5_reg[7]_0\(0),
      D => '1',
      Q => data0(58),
      S => '0'
    );
\mcp1_dec_c7_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c5_reg[7]_0\(0),
      D => DecodeWord6(3),
      Q => data0(59),
      S => \mcp1_dec_c7_reg[7]_0\(0)
    );
\mcp1_dec_c7_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c5_reg[7]_0\(0),
      D => DecodeWord6(4),
      Q => data0(60),
      S => \mcp1_dec_c7_reg[7]_0\(0)
    );
\mcp1_dec_c7_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c5_reg[7]_0\(0),
      D => DecodeWord6(5),
      Q => data0(61),
      S => \mcp1_dec_c7_reg[7]_0\(0)
    );
\mcp1_dec_c7_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c5_reg[7]_0\(0),
      D => DecodeWord6(6),
      Q => data0(62),
      S => \mcp1_dec_c7_reg[7]_0\(0)
    );
\mcp1_dec_c7_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c5_reg[7]_0\(0),
      D => DecodeWord6(7),
      Q => data0(63),
      S => \mcp1_dec_c7_reg[7]_0\(0)
    );
\mcp1_r_type_next_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF0CAAAA"
    )
        port map (
      I0 => r_type_next(0),
      I1 => \mcp1_r_type_next_reg[0]_i_2_n_0\,
      I2 => \mcp1_r_type_next_reg[0]_i_3_n_0\,
      I3 => \mcp1_r_type_next_reg[0]_i_4_n_0\,
      I4 => \mcp1_rx_64_ctrl_out_reg[1]_0\,
      I5 => \out\,
      O => \mcp1_r_type_next_reg[0]_i_1_n_0\
    );
\mcp1_r_type_next_reg[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      I2 => Q(9),
      I3 => Q(2),
      O => \mcp1_r_type_next_reg[0]_i_10_n_0\
    );
\mcp1_r_type_next_reg[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => Q(6),
      I1 => Q(8),
      I2 => Q(5),
      I3 => Q(7),
      O => \mcp1_r_type_next_reg[0]_i_11_n_0\
    );
\mcp1_r_type_next_reg[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(9),
      I2 => Q(4),
      I3 => Q(3),
      I4 => \mcp1_r_type_next_reg[0]_i_21_n_0\,
      O => \mcp1_r_type_next_reg[0]_i_12_n_0\
    );
\mcp1_r_type_next_reg[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => Q(8),
      I1 => Q(6),
      I2 => Q(7),
      I3 => Q(5),
      I4 => \mcp1_r_type_next_reg[0]_i_22_n_0\,
      O => \mcp1_r_type_next_reg[0]_i_13_n_0\
    );
\mcp1_r_type_next_reg[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(7),
      I1 => Q(5),
      O => \mcp1_r_type_next_reg[0]_i_14_n_0\
    );
\mcp1_r_type_next_reg[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(6),
      I1 => Q(8),
      O => \mcp1_r_type_next_reg[0]_i_15_n_0\
    );
\mcp1_r_type_next_reg[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      I2 => Q(9),
      I3 => Q(2),
      O => \mcp1_r_type_next_reg[0]_i_16_n_0\
    );
\mcp1_r_type_next_reg[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      I2 => Q(9),
      I3 => Q(2),
      O => \mcp1_r_type_next_reg[0]_i_17_n_0\
    );
\mcp1_r_type_next_reg[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => Q(5),
      I1 => Q(7),
      I2 => Q(8),
      I3 => Q(6),
      O => \mcp1_r_type_next_reg[0]_i_18_n_0\
    );
\mcp1_r_type_next_reg[0]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => Q(6),
      I1 => Q(8),
      I2 => Q(7),
      I3 => Q(5),
      I4 => \mcp1_r_type_next_reg[0]_i_16_n_0\,
      O => \mcp1_r_type_next_reg[0]_i_19_n_0\
    );
\mcp1_r_type_next_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD0FF00FFFFFF00"
    )
        port map (
      I0 => \mcp1_r_type_next_reg[0]_i_5_n_0\,
      I1 => \mcp1_r_type_next_reg[0]_i_6_n_0\,
      I2 => \^rx_66_enc_reg_reg[39]\,
      I3 => \mcp1_r_type_next_reg[0]_i_7_n_0\,
      I4 => \mcp1_r_type_next_reg[0]_i_8_n_0\,
      I5 => \mcp1_r_type_next_reg[0]_i_9_n_0\,
      O => \mcp1_r_type_next_reg[0]_i_2_n_0\
    );
\mcp1_r_type_next_reg[0]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => Q(6),
      I1 => Q(8),
      I2 => Q(7),
      I3 => Q(5),
      I4 => \mcp1_r_type_next_reg[0]_i_10_n_0\,
      O => \mcp1_r_type_next_reg[0]_i_20_n_0\
    );
\mcp1_r_type_next_reg[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => Q(8),
      I1 => Q(6),
      I2 => Q(5),
      I3 => Q(7),
      O => \mcp1_r_type_next_reg[0]_i_21_n_0\
    );
\mcp1_r_type_next_reg[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => Q(9),
      I1 => Q(2),
      I2 => Q(4),
      I3 => Q(3),
      O => \mcp1_r_type_next_reg[0]_i_22_n_0\
    );
\mcp1_r_type_next_reg[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \mcp1_r_type_next_reg[2]_i_2_n_0\,
      O => \mcp1_r_type_next_reg[0]_i_3_n_0\
    );
\mcp1_r_type_next_reg[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \mcp1_r_type_next_reg[0]_i_4_n_0\
    );
\mcp1_r_type_next_reg[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFFF00FF"
    )
        port map (
      I0 => \mcp1_r_type_next_reg[0]_i_10_n_0\,
      I1 => \mcp1_r_type_next_reg[0]_i_11_n_0\,
      I2 => \^rx_66_enc_reg_reg[29]\,
      I3 => \^rx_66_enc_reg_reg[31]\,
      I4 => \mcp1_r_type_next_reg[0]_i_12_n_0\,
      I5 => \mcp1_r_type_next_reg[0]_i_13_n_0\,
      O => \mcp1_r_type_next_reg[0]_i_5_n_0\
    );
\mcp1_r_type_next_reg[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \^rx_66_enc_reg_reg[29]\,
      I1 => \^rx_66_enc_reg_reg[31]\,
      I2 => \^rx_66_enc_reg_reg[17]\,
      I3 => \mcp1_r_type_next_reg[0]_i_14_n_0\,
      I4 => \mcp1_r_type_next_reg[0]_i_15_n_0\,
      I5 => \mcp1_r_type_next_reg[0]_i_16_n_0\,
      O => \mcp1_r_type_next_reg[0]_i_6_n_0\
    );
\mcp1_r_type_next_reg[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00FFFFFF0010"
    )
        port map (
      I0 => \mcp1_r_type_next_reg[0]_i_17_n_0\,
      I1 => \mcp1_r_type_next_reg[0]_i_18_n_0\,
      I2 => \^rx_66_enc_reg_reg[53]\,
      I3 => \^rx_66_enc_reg_reg[61]\,
      I4 => \mcp1_r_type_next_reg[0]_i_19_n_0\,
      I5 => \mcp1_r_type_next_reg[0]_i_20_n_0\,
      O => \mcp1_r_type_next_reg[0]_i_7_n_0\
    );
\mcp1_r_type_next_reg[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^rx_66_enc_reg_reg[47]\,
      I1 => \^rx_66_enc_reg_reg[61]\,
      I2 => \^rx_66_enc_reg_reg[53]\,
      O => \mcp1_r_type_next_reg[0]_i_8_n_0\
    );
\mcp1_r_type_next_reg[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      I2 => Q(2),
      I3 => Q(9),
      I4 => \mcp1_r_type_next_reg[2]_i_21_n_0\,
      O => \mcp1_r_type_next_reg[0]_i_9_n_0\
    );
\mcp1_r_type_next_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF30AA"
    )
        port map (
      I0 => r_type_next(1),
      I1 => \mcp1_r_type_next_reg[0]_i_3_n_0\,
      I2 => \mcp1_r_type_next_reg[2]_i_3_n_0\,
      I3 => \mcp1_rx_64_ctrl_out_reg[1]_0\,
      I4 => \out\,
      O => \mcp1_r_type_next_reg[1]_i_1_n_0\
    );
\mcp1_r_type_next_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F1FFFF00F10000"
    )
        port map (
      I0 => \mcp1_r_type_next_reg[2]_i_2_n_0\,
      I1 => \mcp1_r_type_next_reg[2]_i_3_n_0\,
      I2 => \mcp1_r_type_next_reg[2]_i_4_n_0\,
      I3 => \mcp1_r_type_next_reg[2]_i_5_n_0\,
      I4 => \mcp1_r_type_next_reg_reg[2]_0\,
      I5 => r_type_next(2),
      O => \mcp1_r_type_next_reg[2]_i_1_n_0\
    );
\mcp1_r_type_next_reg[2]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^rx_66_enc_reg_reg[31]\,
      I1 => \^rx_66_enc_reg_reg[29]\,
      I2 => \^rx_66_enc_reg_reg[17]\,
      I3 => \^rx_66_enc_reg_reg[11]\,
      O => \mcp1_r_type_next_reg[2]_i_10_n_0\
    );
\mcp1_r_type_next_reg[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008003000080"
    )
        port map (
      I0 => \mcp1_r_type_next_reg[2]_i_19_n_0\,
      I1 => Q(8),
      I2 => Q(6),
      I3 => Q(5),
      I4 => Q(7),
      I5 => \mcp1_r_type_next_reg[2]_i_10_n_0\,
      O => \mcp1_r_type_next_reg[2]_i_11_n_0\
    );
\mcp1_r_type_next_reg[2]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFE"
    )
        port map (
      I0 => Q(41),
      I1 => Q(40),
      I2 => Q(39),
      I3 => Q(38),
      I4 => \mcp1_r_type_next_reg[2]_i_20_n_0\,
      O => \mcp1_r_type_next_reg[2]_i_12_n_0\
    );
\mcp1_r_type_next_reg[2]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rx_66_enc_reg_reg[39]\,
      I1 => \mcp1_r_type_next_reg[0]_i_8_n_0\,
      O => \mcp1_r_type_next_reg[2]_i_13_n_0\
    );
\mcp1_r_type_next_reg[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \mcp1_r_type_next_reg[2]_i_19_n_0\,
      I1 => \mcp1_r_type_next_reg[2]_i_21_n_0\,
      I2 => Q(3),
      I3 => Q(4),
      I4 => Q(2),
      I5 => Q(9),
      O => \mcp1_r_type_next_reg[2]_i_14_n_0\
    );
\mcp1_r_type_next_reg[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \mcp1_r_type_next_reg[2]_i_10_n_0\,
      I1 => \mcp1_r_type_next_reg[2]_i_22_n_0\,
      I2 => \mcp1_r_type_next_reg[2]_i_23_n_0\,
      I3 => \mcp1_r_type_next_reg[2]_i_24_n_0\,
      I4 => \mcp1_r_type_next_reg[2]_i_25_n_0\,
      I5 => \mcp1_r_type_next_reg[2]_i_26_n_0\,
      O => \mcp1_r_type_next_reg[2]_i_15_n_0\
    );
\mcp1_r_type_next_reg[2]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Q(5),
      I1 => Q(7),
      I2 => Q(8),
      I3 => Q(6),
      O => \mcp1_r_type_next_reg[2]_i_16_n_0\
    );
\mcp1_r_type_next_reg[2]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(2),
      I1 => Q(9),
      O => \mcp1_r_type_next_reg[2]_i_17_n_0\
    );
\mcp1_r_type_next_reg[2]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => Q(5),
      I1 => Q(7),
      I2 => Q(8),
      I3 => Q(6),
      O => \mcp1_r_type_next_reg[2]_i_18_n_0\
    );
\mcp1_r_type_next_reg[2]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => Q(37),
      I1 => Q(36),
      I2 => Q(34),
      I3 => Q(35),
      O => \mcp1_r_type_next_reg[2]_i_19_n_0\
    );
\mcp1_r_type_next_reg[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => \mcp1_r_type_next_reg[2]_i_7_n_0\,
      I1 => \mcp1_r_type_next_reg[2]_i_8_n_0\,
      I2 => \mcp1_r_type_next_reg[2]_i_9_n_0\,
      I3 => \mcp1_r_type_next_reg[2]_i_10_n_0\,
      O => \mcp1_r_type_next_reg[2]_i_2_n_0\
    );
\mcp1_r_type_next_reg[2]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(9),
      I2 => Q(4),
      I3 => Q(3),
      O => \mcp1_r_type_next_reg[2]_i_20_n_0\
    );
\mcp1_r_type_next_reg[2]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => Q(8),
      I1 => Q(6),
      I2 => Q(5),
      I3 => Q(7),
      O => \mcp1_r_type_next_reg[2]_i_21_n_0\
    );
\mcp1_r_type_next_reg[2]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \mcp1_r_type_next_reg[2]_i_27_n_0\,
      I1 => \mcp1_r_type_next_reg[0]_i_11_n_0\,
      I2 => \mcp1_r_type_next_reg[2]_i_28_n_0\,
      I3 => \mcp1_r_type_next_reg[2]_i_29_n_0\,
      I4 => \mcp1_r_type_next_reg[2]_i_30_n_0\,
      O => \mcp1_r_type_next_reg[2]_i_22_n_0\
    );
\mcp1_r_type_next_reg[2]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => Q(46),
      I1 => Q(47),
      I2 => Q(45),
      I3 => Q(51),
      I4 => Q(50),
      I5 => \mcp1_dec_c5[5]_i_5_n_0\,
      O => \mcp1_r_type_next_reg[2]_i_23_n_0\
    );
\mcp1_r_type_next_reg[2]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => Q(52),
      I1 => \mcp1_r_type_next_reg[2]_i_31_n_0\,
      I2 => Q(58),
      I3 => Q(57),
      I4 => Q(55),
      I5 => Q(56),
      O => \mcp1_r_type_next_reg[2]_i_24_n_0\
    );
\mcp1_r_type_next_reg[2]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \mcp1_r_type_next_reg[2]_i_32_n_0\,
      I1 => Q(38),
      I2 => Q(41),
      I3 => Q(42),
      I4 => Q(44),
      I5 => Q(43),
      O => \mcp1_r_type_next_reg[2]_i_25_n_0\
    );
\mcp1_r_type_next_reg[2]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000100"
    )
        port map (
      I0 => \mcp1_dec_c3[5]_i_4_n_0\,
      I1 => Q(36),
      I2 => Q(37),
      I3 => \mcp1_r_type_next_reg[2]_i_33_n_0\,
      I4 => Q(31),
      I5 => \mcp1_r_type_next_reg[2]_i_34_n_0\,
      O => \mcp1_r_type_next_reg[2]_i_26_n_0\
    );
\mcp1_r_type_next_reg[2]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => Q(9),
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(4),
      O => \mcp1_r_type_next_reg[2]_i_27_n_0\
    );
\mcp1_r_type_next_reg[2]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => Q(25),
      I1 => Q(26),
      I2 => Q(24),
      I3 => Q(30),
      I4 => Q(29),
      I5 => \mcp1_r_type_next_reg[2]_i_35_n_0\,
      O => \mcp1_r_type_next_reg[2]_i_28_n_0\
    );
\mcp1_r_type_next_reg[2]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => Q(10),
      I1 => \mcp1_r_type_next_reg[2]_i_36_n_0\,
      I2 => Q(13),
      I3 => Q(14),
      I4 => Q(16),
      I5 => Q(15),
      O => \mcp1_r_type_next_reg[2]_i_29_n_0\
    );
\mcp1_r_type_next_reg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEAEAEFFAEFFAE"
    )
        port map (
      I0 => \mcp1_r_type_next_reg[0]_i_2_n_0\,
      I1 => \mcp1_r_type_next_reg[2]_i_11_n_0\,
      I2 => \mcp1_r_type_next_reg[2]_i_12_n_0\,
      I3 => \mcp1_r_type_next_reg[2]_i_13_n_0\,
      I4 => \mcp1_r_type_next_reg[2]_i_14_n_0\,
      I5 => \mcp1_r_type_next_reg[2]_i_15_n_0\,
      O => \mcp1_r_type_next_reg[2]_i_3_n_0\
    );
\mcp1_r_type_next_reg[2]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \mcp1_r_type_next_reg[2]_i_37_n_0\,
      I1 => Q(17),
      I2 => Q(23),
      I3 => Q(22),
      I4 => Q(20),
      I5 => Q(21),
      O => \mcp1_r_type_next_reg[2]_i_30_n_0\
    );
\mcp1_r_type_next_reg[2]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(54),
      I1 => Q(53),
      O => \mcp1_r_type_next_reg[2]_i_31_n_0\
    );
\mcp1_r_type_next_reg[2]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(40),
      I1 => Q(39),
      O => \mcp1_r_type_next_reg[2]_i_32_n_0\
    );
\mcp1_r_type_next_reg[2]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(33),
      I1 => Q(32),
      O => \mcp1_r_type_next_reg[2]_i_33_n_0\
    );
\mcp1_r_type_next_reg[2]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \mcp1_r_type_next_reg[2]_i_38_n_0\,
      I1 => Q(59),
      I2 => Q(62),
      I3 => Q(63),
      I4 => Q(65),
      I5 => Q(64),
      O => \mcp1_r_type_next_reg[2]_i_34_n_0\
    );
\mcp1_r_type_next_reg[2]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(27),
      I1 => Q(28),
      O => \mcp1_r_type_next_reg[2]_i_35_n_0\
    );
\mcp1_r_type_next_reg[2]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(12),
      I1 => Q(11),
      O => \mcp1_r_type_next_reg[2]_i_36_n_0\
    );
\mcp1_r_type_next_reg[2]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      O => \mcp1_r_type_next_reg[2]_i_37_n_0\
    );
\mcp1_r_type_next_reg[2]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(61),
      I1 => Q(60),
      O => \mcp1_r_type_next_reg[2]_i_38_n_0\
    );
\mcp1_r_type_next_reg[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \mcp1_r_type_next_reg[2]_i_4_n_0\
    );
\mcp1_r_type_next_reg[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \out\,
      I1 => Q(0),
      I2 => Q(1),
      O => \mcp1_r_type_next_reg[2]_i_5_n_0\
    );
\mcp1_r_type_next_reg[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C2000200020002"
    )
        port map (
      I0 => \mcp1_r_type_next_reg[2]_i_16_n_0\,
      I1 => Q(4),
      I2 => Q(3),
      I3 => \mcp1_r_type_next_reg[2]_i_17_n_0\,
      I4 => \mcp1_r_type_next_reg[2]_i_18_n_0\,
      I5 => \mcp1_r_type_next_reg[2]_i_19_n_0\,
      O => \mcp1_r_type_next_reg[2]_i_7_n_0\
    );
\mcp1_r_type_next_reg[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      I2 => Q(2),
      I3 => Q(9),
      O => \mcp1_r_type_next_reg[2]_i_8_n_0\
    );
\mcp1_r_type_next_reg[2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => Q(5),
      I1 => Q(7),
      I2 => Q(6),
      I3 => Q(8),
      O => \mcp1_r_type_next_reg[2]_i_9_n_0\
    );
\mcp1_r_type_next_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \mcp1_r_type_next_reg[0]_i_1_n_0\,
      Q => r_type_next(0),
      R => '0'
    );
\mcp1_r_type_next_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \mcp1_r_type_next_reg[1]_i_1_n_0\,
      Q => r_type_next(1),
      R => '0'
    );
\mcp1_r_type_next_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \mcp1_r_type_next_reg[2]_i_1_n_0\,
      Q => r_type_next(2),
      R => '0'
    );
\mcp1_r_type_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c4_reg[7]_0\(0),
      D => r_type_next(0),
      Q => \^mcp1_r_type_reg_reg[2]_0\(0),
      R => \out\
    );
\mcp1_r_type_reg_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c4_reg[7]_0\(0),
      D => r_type_next(1),
      Q => \^mcp1_r_type_reg_reg[2]_0\(1),
      S => \out\
    );
\mcp1_r_type_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c4_reg[7]_0\(0),
      D => r_type_next(2),
      Q => \^mcp1_r_type_reg_reg[2]_0\(2),
      R => \out\
    );
\mcp1_rx_64_ctrl_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE0EFFFFEE0E0000"
    )
        port map (
      I0 => \mcp1_rx_64_ctrl_out[0]_i_2_n_0\,
      I1 => \mcp1_rx_64_ctrl_out[0]_i_3_n_0\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I3 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I4 => \mcp1_rx_64_ctrl_out_reg[1]_0\,
      I5 => \mcp1_rx_64_ctrl_out_reg_n_0_[0]\,
      O => \mcp1_rx_64_ctrl_out[0]_i_1_n_0\
    );
\mcp1_rx_64_ctrl_out[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7DEBEB7DFFFFFFFF"
    )
        port map (
      I0 => mcp1_block_field_reg(2),
      I1 => mcp1_block_field_reg(5),
      I2 => mcp1_block_field_reg(4),
      I3 => mcp1_block_field_reg(0),
      I4 => mcp1_block_field_reg(1),
      I5 => mcp1_block_field_reg(7),
      O => \mcp1_rx_64_ctrl_out[0]_i_2_n_0\
    );
\mcp1_rx_64_ctrl_out[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7BDEEDBF"
    )
        port map (
      I0 => mcp1_block_field_reg(1),
      I1 => mcp1_block_field_reg(2),
      I2 => mcp1_block_field_reg(4),
      I3 => mcp1_block_field_reg(3),
      I4 => mcp1_block_field_reg(6),
      O => \mcp1_rx_64_ctrl_out[0]_i_3_n_0\
    );
\mcp1_rx_64_ctrl_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAAAAAA"
    )
        port map (
      I0 => \mcp1_rx_64_ctrl_out[3]_i_2_n_0\,
      I1 => mcp1_block_field_reg(1),
      I2 => mcp1_block_field_reg(4),
      I3 => \mcp1_rx_64_ctrl_out[1]_i_2_n_0\,
      I4 => mcp1_block_field_reg(0),
      I5 => \mcp1_rx_64_ctrl_out[1]_i_3_n_0\,
      O => mcp1_rx_64_ctrl_out(1)
    );
\mcp1_rx_64_ctrl_out[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mcp1_block_field_reg(3),
      I1 => mcp1_block_field_reg(2),
      O => \mcp1_rx_64_ctrl_out[1]_i_2_n_0\
    );
\mcp1_rx_64_ctrl_out[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => mcp1_block_field_reg(6),
      I1 => mcp1_block_field_reg(7),
      I2 => mcp1_block_field_reg(5),
      O => \mcp1_rx_64_ctrl_out[1]_i_3_n_0\
    );
\mcp1_rx_64_ctrl_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002282880"
    )
        port map (
      I0 => \mcp1_rx_64_ctrl_out[2]_i_2_n_0\,
      I1 => mcp1_block_field_reg(4),
      I2 => mcp1_block_field_reg(7),
      I3 => mcp1_block_field_reg(2),
      I4 => mcp1_block_field_reg(5),
      I5 => mcp1_block_field_reg(6),
      O => mcp1_rx_64_ctrl_out(2)
    );
\mcp1_rx_64_ctrl_out[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3880048008403440"
    )
        port map (
      I0 => mcp1_block_field_reg(5),
      I1 => mcp1_block_field_reg(0),
      I2 => mcp1_block_field_reg(3),
      I3 => mcp1_block_field_reg(1),
      I4 => mcp1_block_field_reg(4),
      I5 => mcp1_block_field_reg(2),
      O => \mcp1_rx_64_ctrl_out[2]_i_2_n_0\
    );
\mcp1_rx_64_ctrl_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEBAAAAAAAA"
    )
        port map (
      I0 => \mcp1_rx_64_ctrl_out[3]_i_2_n_0\,
      I1 => mcp1_block_field_reg(7),
      I2 => mcp1_block_field_reg(5),
      I3 => \mcp1_rx_64_ctrl_out[3]_i_3_n_0\,
      I4 => mcp1_block_field_reg(0),
      I5 => \mcp1_rx_64_ctrl_out[3]_i_4_n_0\,
      O => mcp1_rx_64_ctrl_out(3)
    );
\mcp1_rx_64_ctrl_out[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => mcp1_block_field_reg(0),
      I1 => \mcp1_rx_64_ctrl_out[3]_i_5_n_0\,
      I2 => mcp1_block_field_reg(6),
      O => \mcp1_rx_64_ctrl_out[3]_i_2_n_0\
    );
\mcp1_rx_64_ctrl_out[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => mcp1_block_field_reg(6),
      I1 => mcp1_block_field_reg(7),
      I2 => mcp1_block_field_reg(4),
      O => \mcp1_rx_64_ctrl_out[3]_i_3_n_0\
    );
\mcp1_rx_64_ctrl_out[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1008B000"
    )
        port map (
      I0 => mcp1_block_field_reg(2),
      I1 => mcp1_block_field_reg(4),
      I2 => mcp1_block_field_reg(1),
      I3 => mcp1_block_field_reg(3),
      I4 => mcp1_block_field_reg(5),
      O => \mcp1_rx_64_ctrl_out[3]_i_4_n_0\
    );
\mcp1_rx_64_ctrl_out[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBDFFDBFFFFF"
    )
        port map (
      I0 => mcp1_block_field_reg(3),
      I1 => mcp1_block_field_reg(1),
      I2 => mcp1_block_field_reg(4),
      I3 => mcp1_block_field_reg(2),
      I4 => mcp1_block_field_reg(5),
      I5 => mcp1_block_field_reg(7),
      O => \mcp1_rx_64_ctrl_out[3]_i_5_n_0\
    );
\mcp1_rx_64_ctrl_out[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE0EFFFFEE0E0000"
    )
        port map (
      I0 => \mcp1_rx_64_ctrl_out[4]_i_2_n_0\,
      I1 => \mcp1_rx_64_ctrl_out[4]_i_3_n_0\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I3 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I4 => \mcp1_rx_64_ctrl_out_reg[1]_0\,
      I5 => \mcp1_rx_64_ctrl_out_reg_n_0_[4]\,
      O => \mcp1_rx_64_ctrl_out[4]_i_1_n_0\
    );
\mcp1_rx_64_ctrl_out[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77D6FFD7"
    )
        port map (
      I0 => mcp1_block_field_reg(4),
      I1 => mcp1_block_field_reg(1),
      I2 => mcp1_block_field_reg(3),
      I3 => mcp1_block_field_reg(2),
      I4 => mcp1_block_field_reg(0),
      O => \mcp1_rx_64_ctrl_out[4]_i_2_n_0\
    );
\mcp1_rx_64_ctrl_out[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FFFFFDFFDFF5FFF"
    )
        port map (
      I0 => mcp1_block_field_reg(6),
      I1 => mcp1_block_field_reg(0),
      I2 => mcp1_block_field_reg(7),
      I3 => mcp1_block_field_reg(5),
      I4 => mcp1_block_field_reg(3),
      I5 => mcp1_block_field_reg(1),
      O => \mcp1_rx_64_ctrl_out[4]_i_3_n_0\
    );
\mcp1_rx_64_ctrl_out[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \mcp1_rx_64_ctrl_out[5]_i_2_n_0\,
      I1 => \mcp1_rx_64_ctrl_out[5]_i_3_n_0\,
      I2 => mcp1_block_field_reg(0),
      I3 => \mcp1_rx_64_ctrl_out_reg[7]_i_5_n_0\,
      O => mcp1_rx_64_ctrl_out(5)
    );
\mcp1_rx_64_ctrl_out[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02220240"
    )
        port map (
      I0 => mcp1_block_field_reg(1),
      I1 => mcp1_block_field_reg(4),
      I2 => mcp1_block_field_reg(3),
      I3 => mcp1_block_field_reg(2),
      I4 => mcp1_block_field_reg(6),
      O => \mcp1_rx_64_ctrl_out[5]_i_2_n_0\
    );
\mcp1_rx_64_ctrl_out[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBFB"
    )
        port map (
      I0 => mcp1_block_field_reg(5),
      I1 => mcp1_block_field_reg(7),
      I2 => mcp1_block_field_reg(6),
      I3 => mcp1_block_field_reg(3),
      O => \mcp1_rx_64_ctrl_out[5]_i_3_n_0\
    );
\mcp1_rx_64_ctrl_out[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \mcp1_rx_64_ctrl_out[6]_i_2_n_0\,
      I1 => mcp1_block_field_reg(1),
      I2 => \mcp1_rx_64_ctrl_out[7]_i_4_n_0\,
      I3 => mcp1_block_field_reg(0),
      I4 => \mcp1_rx_64_ctrl_out_reg[7]_i_5_n_0\,
      O => mcp1_rx_64_ctrl_out(6)
    );
\mcp1_rx_64_ctrl_out[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000420"
    )
        port map (
      I0 => mcp1_block_field_reg(3),
      I1 => mcp1_block_field_reg(2),
      I2 => mcp1_block_field_reg(6),
      I3 => mcp1_block_field_reg(7),
      I4 => mcp1_block_field_reg(4),
      I5 => mcp1_block_field_reg(5),
      O => \mcp1_rx_64_ctrl_out[6]_i_2_n_0\
    );
\mcp1_rx_64_ctrl_out[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => \out\,
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_ctrl_out_reg[1]_0\,
      O => \mcp1_rx_64_ctrl_out[7]_i_1_n_0\
    );
\mcp1_rx_64_ctrl_out[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \mcp1_rx_64_ctrl_out[7]_i_3_n_0\,
      I1 => mcp1_block_field_reg(1),
      I2 => \mcp1_rx_64_ctrl_out[7]_i_4_n_0\,
      I3 => mcp1_block_field_reg(0),
      I4 => \mcp1_rx_64_ctrl_out_reg[7]_i_5_n_0\,
      O => mcp1_rx_64_ctrl_out(7)
    );
\mcp1_rx_64_ctrl_out[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000040200"
    )
        port map (
      I0 => mcp1_block_field_reg(2),
      I1 => mcp1_block_field_reg(3),
      I2 => mcp1_block_field_reg(4),
      I3 => mcp1_block_field_reg(7),
      I4 => mcp1_block_field_reg(6),
      I5 => mcp1_block_field_reg(5),
      O => \mcp1_rx_64_ctrl_out[7]_i_3_n_0\
    );
\mcp1_rx_64_ctrl_out[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000080"
    )
        port map (
      I0 => mcp1_block_field_reg(4),
      I1 => mcp1_block_field_reg(3),
      I2 => mcp1_block_field_reg(7),
      I3 => mcp1_block_field_reg(5),
      I4 => mcp1_block_field_reg(6),
      I5 => mcp1_block_field_reg(2),
      O => \mcp1_rx_64_ctrl_out[7]_i_4_n_0\
    );
\mcp1_rx_64_ctrl_out[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000020000000"
    )
        port map (
      I0 => mcp1_block_field_reg(2),
      I1 => mcp1_block_field_reg(3),
      I2 => mcp1_block_field_reg(4),
      I3 => mcp1_block_field_reg(5),
      I4 => mcp1_block_field_reg(7),
      I5 => mcp1_block_field_reg(6),
      O => \mcp1_rx_64_ctrl_out[7]_i_6_n_0\
    );
\mcp1_rx_64_ctrl_out[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000400800"
    )
        port map (
      I0 => mcp1_block_field_reg(6),
      I1 => mcp1_block_field_reg(7),
      I2 => mcp1_block_field_reg(5),
      I3 => mcp1_block_field_reg(4),
      I4 => mcp1_block_field_reg(3),
      I5 => mcp1_block_field_reg(2),
      O => \mcp1_rx_64_ctrl_out[7]_i_7_n_0\
    );
\mcp1_rx_64_ctrl_out_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \mcp1_rx_64_ctrl_out[0]_i_1_n_0\,
      Q => \mcp1_rx_64_ctrl_out_reg_n_0_[0]\,
      S => \out\
    );
\mcp1_rx_64_ctrl_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c4_reg[7]_0\(0),
      D => mcp1_rx_64_ctrl_out(1),
      Q => \mcp1_rx_64_ctrl_out_reg_n_0_[1]\,
      R => \mcp1_rx_64_ctrl_out[7]_i_1_n_0\
    );
\mcp1_rx_64_ctrl_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c4_reg[7]_0\(0),
      D => mcp1_rx_64_ctrl_out(2),
      Q => \mcp1_rx_64_ctrl_out_reg_n_0_[2]\,
      R => \mcp1_rx_64_ctrl_out[7]_i_1_n_0\
    );
\mcp1_rx_64_ctrl_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c4_reg[7]_0\(0),
      D => mcp1_rx_64_ctrl_out(3),
      Q => \mcp1_rx_64_ctrl_out_reg_n_0_[3]\,
      R => \mcp1_rx_64_ctrl_out[7]_i_1_n_0\
    );
\mcp1_rx_64_ctrl_out_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \mcp1_rx_64_ctrl_out[4]_i_1_n_0\,
      Q => \mcp1_rx_64_ctrl_out_reg_n_0_[4]\,
      S => \out\
    );
\mcp1_rx_64_ctrl_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c4_reg[7]_0\(0),
      D => mcp1_rx_64_ctrl_out(5),
      Q => \mcp1_rx_64_ctrl_out_reg_n_0_[5]\,
      R => \mcp1_rx_64_ctrl_out[7]_i_1_n_0\
    );
\mcp1_rx_64_ctrl_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c4_reg[7]_0\(0),
      D => mcp1_rx_64_ctrl_out(6),
      Q => \mcp1_rx_64_ctrl_out_reg_n_0_[6]\,
      R => \mcp1_rx_64_ctrl_out[7]_i_1_n_0\
    );
\mcp1_rx_64_ctrl_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_dec_c4_reg[7]_0\(0),
      D => mcp1_rx_64_ctrl_out(7),
      Q => \mcp1_rx_64_ctrl_out_reg_n_0_[7]\,
      R => \mcp1_rx_64_ctrl_out[7]_i_1_n_0\
    );
\mcp1_rx_64_ctrl_out_reg[7]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mcp1_rx_64_ctrl_out[7]_i_6_n_0\,
      I1 => \mcp1_rx_64_ctrl_out[7]_i_7_n_0\,
      O => \mcp1_rx_64_ctrl_out_reg[7]_i_5_n_0\,
      S => mcp1_block_field_reg(1)
    );
\mcp1_rx_64_data_out[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => mcp1_block_field_reg(0),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[0]_i_2_n_0\,
      O => \mcp1_rx_64_data_out[0]_i_1_n_0\
    );
\mcp1_rx_64_data_out[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAF480DA6AB0009"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I3 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      I4 => data8(0),
      I5 => data0(0),
      O => \mcp1_rx_64_data_out[0]_i_2_n_0\
    );
\mcp1_rx_64_data_out[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00E200FFFF"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[30]_i_3_n_0\,
      I1 => \mcp1_rx_64_data_out[15]_i_2_n_0\,
      I2 => \mcp1_rx_64_data_out[39]_i_3_n_0\,
      I3 => data8(2),
      I4 => \mcp1_rx_64_data_out[10]_i_2_n_0\,
      I5 => \mcp1_rx_64_data_out[49]_i_2_n_0\,
      O => \mcp1_rx_64_data_out[10]_i_1_n_0\
    );
\mcp1_rx_64_data_out[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111D00FF4D7DFFFF"
    )
        port map (
      I0 => data0(10),
      I1 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I2 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      I3 => data8(10),
      I4 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I5 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      O => \mcp1_rx_64_data_out[10]_i_2_n_0\
    );
\mcp1_rx_64_data_out[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00E200FFFF"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[30]_i_3_n_0\,
      I1 => \mcp1_rx_64_data_out[15]_i_2_n_0\,
      I2 => \mcp1_rx_64_data_out[39]_i_3_n_0\,
      I3 => data8(3),
      I4 => \mcp1_rx_64_data_out[11]_i_2_n_0\,
      I5 => \mcp1_rx_64_data_out[49]_i_2_n_0\,
      O => \mcp1_rx_64_data_out[11]_i_1_n_0\
    );
\mcp1_rx_64_data_out[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111D00FF4D7DFFFF"
    )
        port map (
      I0 => data0(11),
      I1 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I2 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      I3 => data8(11),
      I4 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I5 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      O => \mcp1_rx_64_data_out[11]_i_2_n_0\
    );
\mcp1_rx_64_data_out[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00E200FFFF"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[30]_i_3_n_0\,
      I1 => \mcp1_rx_64_data_out[15]_i_2_n_0\,
      I2 => \mcp1_rx_64_data_out[39]_i_3_n_0\,
      I3 => data8(4),
      I4 => \mcp1_rx_64_data_out[12]_i_2_n_0\,
      I5 => \mcp1_rx_64_data_out[49]_i_2_n_0\,
      O => \mcp1_rx_64_data_out[12]_i_1_n_0\
    );
\mcp1_rx_64_data_out[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111D00FF4D7DFFFF"
    )
        port map (
      I0 => data0(12),
      I1 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I2 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      I3 => data8(12),
      I4 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I5 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      O => \mcp1_rx_64_data_out[12]_i_2_n_0\
    );
\mcp1_rx_64_data_out[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4F4E4F4F5F5E4F4"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[49]_i_2_n_0\,
      I1 => \mcp1_rx_64_data_out[13]_i_2_n_0\,
      I2 => data8(5),
      I3 => \mcp1_rx_64_data_out[30]_i_4_n_0\,
      I4 => \mcp1_rx_64_data_out[30]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[13]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[13]_i_1_n_0\
    );
\mcp1_rx_64_data_out[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8A0000F5800000"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I1 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I3 => data8(13),
      I4 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I5 => data0(13),
      O => \mcp1_rx_64_data_out[13]_i_2_n_0\
    );
\mcp1_rx_64_data_out[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
        port map (
      I0 => data0(13),
      I1 => \mcp1_rx_64_data_out[31]_i_5_n_0\,
      I2 => data8(13),
      I3 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I4 => data8(5),
      I5 => \mcp1_rx_64_data_out[15]_i_2_n_0\,
      O => \mcp1_rx_64_data_out[13]_i_3_n_0\
    );
\mcp1_rx_64_data_out[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00E200FFFF"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[30]_i_3_n_0\,
      I1 => \mcp1_rx_64_data_out[15]_i_2_n_0\,
      I2 => \mcp1_rx_64_data_out[39]_i_3_n_0\,
      I3 => data8(6),
      I4 => \mcp1_rx_64_data_out[14]_i_2_n_0\,
      I5 => \mcp1_rx_64_data_out[49]_i_2_n_0\,
      O => \mcp1_rx_64_data_out[14]_i_1_n_0\
    );
\mcp1_rx_64_data_out[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111D00FF4D7DFFFF"
    )
        port map (
      I0 => data0(14),
      I1 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I2 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      I3 => data8(14),
      I4 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I5 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      O => \mcp1_rx_64_data_out[14]_i_2_n_0\
    );
\mcp1_rx_64_data_out[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00E200FFFF"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[30]_i_3_n_0\,
      I1 => \mcp1_rx_64_data_out[15]_i_2_n_0\,
      I2 => \mcp1_rx_64_data_out[39]_i_3_n_0\,
      I3 => data8(7),
      I4 => \mcp1_rx_64_data_out[15]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[49]_i_2_n_0\,
      O => \mcp1_rx_64_data_out[15]_i_1_n_0\
    );
\mcp1_rx_64_data_out[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      O => \mcp1_rx_64_data_out[15]_i_2_n_0\
    );
\mcp1_rx_64_data_out[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111D00FF4D7DFFFF"
    )
        port map (
      I0 => data0(15),
      I1 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I2 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      I3 => data8(15),
      I4 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I5 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      O => \mcp1_rx_64_data_out[15]_i_3_n_0\
    );
\mcp1_rx_64_data_out[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEE4544FFFF4544"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[49]_i_2_n_0\,
      I1 => \mcp1_rx_64_data_out[16]_i_2_n_0\,
      I2 => \mcp1_rx_64_data_out[16]_i_3_n_0\,
      I3 => \mcp1_rx_64_data_out[30]_i_3_n_0\,
      I4 => data8(8),
      I5 => \mcp1_rx_64_data_out[30]_i_4_n_0\,
      O => \mcp1_rx_64_data_out[16]_i_1_n_0\
    );
\mcp1_rx_64_data_out[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0D0F000"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[15]_i_2_n_0\,
      I1 => data0(16),
      I2 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I3 => data8(16),
      I4 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      O => \mcp1_rx_64_data_out[16]_i_2_n_0\
    );
\mcp1_rx_64_data_out[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
        port map (
      I0 => data0(16),
      I1 => \mcp1_rx_64_data_out[31]_i_5_n_0\,
      I2 => data8(8),
      I3 => \mcp1_rx_64_data_out[15]_i_2_n_0\,
      I4 => data8(16),
      I5 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[16]_i_3_n_0\
    );
\mcp1_rx_64_data_out[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AFA2A2AFAFAFAF"
    )
        port map (
      I0 => data8(9),
      I1 => \mcp1_rx_64_data_out[30]_i_4_n_0\,
      I2 => \mcp1_rx_64_data_out[49]_i_2_n_0\,
      I3 => \mcp1_rx_64_data_out[17]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[30]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[17]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[17]_i_1_n_0\
    );
\mcp1_rx_64_data_out[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
        port map (
      I0 => data0(17),
      I1 => \mcp1_rx_64_data_out[31]_i_5_n_0\,
      I2 => data8(9),
      I3 => \mcp1_rx_64_data_out[15]_i_2_n_0\,
      I4 => data8(17),
      I5 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[17]_i_2_n_0\
    );
\mcp1_rx_64_data_out[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4C7FFFFF"
    )
        port map (
      I0 => data0(17),
      I1 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I2 => \mcp1_rx_64_data_out[15]_i_2_n_0\,
      I3 => data8(17),
      I4 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      O => \mcp1_rx_64_data_out[17]_i_3_n_0\
    );
\mcp1_rx_64_data_out[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20EF2020EFEFEFEF"
    )
        port map (
      I0 => data8(10),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I3 => \mcp1_rx_64_data_out[18]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[30]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[18]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[18]_i_1_n_0\
    );
\mcp1_rx_64_data_out[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
        port map (
      I0 => data0(18),
      I1 => \mcp1_rx_64_data_out[31]_i_5_n_0\,
      I2 => data8(10),
      I3 => \mcp1_rx_64_data_out[15]_i_2_n_0\,
      I4 => data8(18),
      I5 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[18]_i_2_n_0\
    );
\mcp1_rx_64_data_out[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03DDCFDD03FF03FF"
    )
        port map (
      I0 => data8(10),
      I1 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I2 => data8(18),
      I3 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I4 => data0(18),
      I5 => \mcp1_rx_64_data_out[15]_i_2_n_0\,
      O => \mcp1_rx_64_data_out[18]_i_3_n_0\
    );
\mcp1_rx_64_data_out[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAECCFFCCAECCAE"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[19]_i_2_n_0\,
      I1 => data8(11),
      I2 => \mcp1_rx_64_data_out[30]_i_4_n_0\,
      I3 => \mcp1_rx_64_data_out[49]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[19]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[30]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[19]_i_1_n_0\
    );
\mcp1_rx_64_data_out[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0D0F000"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[15]_i_2_n_0\,
      I1 => data0(19),
      I2 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I3 => data8(19),
      I4 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      O => \mcp1_rx_64_data_out[19]_i_2_n_0\
    );
\mcp1_rx_64_data_out[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
        port map (
      I0 => data0(19),
      I1 => \mcp1_rx_64_data_out[31]_i_5_n_0\,
      I2 => data8(11),
      I3 => \mcp1_rx_64_data_out[15]_i_2_n_0\,
      I4 => data8(19),
      I5 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[19]_i_3_n_0\
    );
\mcp1_rx_64_data_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDD0DDD0DDD0"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[49]_i_2_n_0\,
      I1 => mcp1_block_field_reg(1),
      I2 => \mcp1_rx_64_data_out[5]_i_3_n_0\,
      I3 => \mcp1_rx_64_data_out[1]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[30]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[1]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[1]_i_1_n_0\
    );
\mcp1_rx_64_data_out[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0F0D00000A000"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I3 => data0(1),
      I4 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I5 => data8(1),
      O => \mcp1_rx_64_data_out[1]_i_2_n_0\
    );
\mcp1_rx_64_data_out[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0CAA0CAA0CAAFCA"
    )
        port map (
      I0 => data0(1),
      I1 => data8(1),
      I2 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I4 => \mcp1_rx_64_data_out[6]_i_6_n_0\,
      I5 => \mcp1_rx_64_data_out[7]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[1]_i_3_n_0\
    );
\mcp1_rx_64_data_out[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAECCFFCCAECCAE"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[20]_i_2_n_0\,
      I1 => data8(12),
      I2 => \mcp1_rx_64_data_out[30]_i_4_n_0\,
      I3 => \mcp1_rx_64_data_out[49]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[20]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[30]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[20]_i_1_n_0\
    );
\mcp1_rx_64_data_out[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0D0F000"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[15]_i_2_n_0\,
      I1 => data0(20),
      I2 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I3 => data8(20),
      I4 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      O => \mcp1_rx_64_data_out[20]_i_2_n_0\
    );
\mcp1_rx_64_data_out[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
        port map (
      I0 => data0(20),
      I1 => \mcp1_rx_64_data_out[31]_i_5_n_0\,
      I2 => data8(12),
      I3 => \mcp1_rx_64_data_out[15]_i_2_n_0\,
      I4 => data8(20),
      I5 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[20]_i_3_n_0\
    );
\mcp1_rx_64_data_out[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAECCFFCCAECCAE"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[21]_i_2_n_0\,
      I1 => data8(13),
      I2 => \mcp1_rx_64_data_out[30]_i_4_n_0\,
      I3 => \mcp1_rx_64_data_out[49]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[21]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[30]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[21]_i_1_n_0\
    );
\mcp1_rx_64_data_out[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0D0F000"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[15]_i_2_n_0\,
      I1 => data0(21),
      I2 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I3 => data8(21),
      I4 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      O => \mcp1_rx_64_data_out[21]_i_2_n_0\
    );
\mcp1_rx_64_data_out[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
        port map (
      I0 => data0(21),
      I1 => \mcp1_rx_64_data_out[31]_i_5_n_0\,
      I2 => data8(13),
      I3 => \mcp1_rx_64_data_out[15]_i_2_n_0\,
      I4 => data8(21),
      I5 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[21]_i_3_n_0\
    );
\mcp1_rx_64_data_out[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAECCFFCCAECCAE"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[22]_i_2_n_0\,
      I1 => data8(14),
      I2 => \mcp1_rx_64_data_out[30]_i_4_n_0\,
      I3 => \mcp1_rx_64_data_out[49]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[22]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[30]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[22]_i_1_n_0\
    );
\mcp1_rx_64_data_out[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0D0F000"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[15]_i_2_n_0\,
      I1 => data0(22),
      I2 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I3 => data8(22),
      I4 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      O => \mcp1_rx_64_data_out[22]_i_2_n_0\
    );
\mcp1_rx_64_data_out[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
        port map (
      I0 => data0(22),
      I1 => \mcp1_rx_64_data_out[31]_i_5_n_0\,
      I2 => data8(14),
      I3 => \mcp1_rx_64_data_out[15]_i_2_n_0\,
      I4 => data8(22),
      I5 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[22]_i_3_n_0\
    );
\mcp1_rx_64_data_out[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAECCFFCCAECCAE"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[23]_i_2_n_0\,
      I1 => data8(15),
      I2 => \mcp1_rx_64_data_out[30]_i_4_n_0\,
      I3 => \mcp1_rx_64_data_out[49]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[23]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[30]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[23]_i_1_n_0\
    );
\mcp1_rx_64_data_out[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0D0F000"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[15]_i_2_n_0\,
      I1 => data0(23),
      I2 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I3 => data8(23),
      I4 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      O => \mcp1_rx_64_data_out[23]_i_2_n_0\
    );
\mcp1_rx_64_data_out[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
        port map (
      I0 => data0(23),
      I1 => \mcp1_rx_64_data_out[31]_i_5_n_0\,
      I2 => data8(15),
      I3 => \mcp1_rx_64_data_out[15]_i_2_n_0\,
      I4 => data8(23),
      I5 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[23]_i_3_n_0\
    );
\mcp1_rx_64_data_out[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FDFDFDFDFDFDFD"
    )
        port map (
      I0 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I2 => data8(16),
      I3 => \mcp1_rx_64_data_out[24]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[24]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[24]_i_4_n_0\,
      O => \mcp1_rx_64_data_out[24]_i_1_n_0\
    );
\mcp1_rx_64_data_out[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F2FFF2F"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I1 => data8(24),
      I2 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I4 => data0(24),
      O => \mcp1_rx_64_data_out[24]_i_2_n_0\
    );
\mcp1_rx_64_data_out[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFA2FB"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I2 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      I3 => data8(16),
      I4 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I5 => \mcp1_rx_64_data_out[49]_i_2_n_0\,
      O => \mcp1_rx_64_data_out[24]_i_3_n_0\
    );
\mcp1_rx_64_data_out[24]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0DDFFFF"
    )
        port map (
      I0 => data8(24),
      I1 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I2 => \mcp1_rx_64_data_out[31]_i_5_n_0\,
      I3 => data0(24),
      I4 => \mcp1_rx_64_data_out[30]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[24]_i_4_n_0\
    );
\mcp1_rx_64_data_out[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEFEF20EFEF"
    )
        port map (
      I0 => data8(17),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I3 => \mcp1_rx_64_data_out[25]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[25]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[25]_i_4_n_0\,
      O => \mcp1_rx_64_data_out[25]_i_1_n_0\
    );
\mcp1_rx_64_data_out[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1151004000400040"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I2 => data0(25),
      I3 => \mcp1_rx_64_data_out[31]_i_5_n_0\,
      I4 => \mcp1_rx_64_data_out[15]_i_2_n_0\,
      I5 => data8(17),
      O => \mcp1_rx_64_data_out[25]_i_2_n_0\
    );
\mcp1_rx_64_data_out[25]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0DDFFFF"
    )
        port map (
      I0 => data8(17),
      I1 => \mcp1_rx_64_data_out[15]_i_2_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I3 => data8(25),
      I4 => \mcp1_rx_64_data_out[30]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[25]_i_3_n_0\
    );
\mcp1_rx_64_data_out[25]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0C000"
    )
        port map (
      I0 => data0(25),
      I1 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I3 => data8(25),
      I4 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      O => \mcp1_rx_64_data_out[25]_i_4_n_0\
    );
\mcp1_rx_64_data_out[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF55FF55BA10FF10"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[49]_i_2_n_0\,
      I1 => \mcp1_rx_64_data_out[26]_i_2_n_0\,
      I2 => \mcp1_rx_64_data_out[30]_i_3_n_0\,
      I3 => data8(18),
      I4 => \mcp1_rx_64_data_out[30]_i_4_n_0\,
      I5 => \mcp1_rx_64_data_out[26]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[26]_i_1_n_0\
    );
\mcp1_rx_64_data_out[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DD0000D0DDD0DD"
    )
        port map (
      I0 => data8(26),
      I1 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I2 => \mcp1_rx_64_data_out[15]_i_2_n_0\,
      I3 => data8(18),
      I4 => \mcp1_rx_64_data_out[31]_i_5_n_0\,
      I5 => data0(26),
      O => \mcp1_rx_64_data_out[26]_i_2_n_0\
    );
\mcp1_rx_64_data_out[26]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888C0CC"
    )
        port map (
      I0 => data0(26),
      I1 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I2 => data8(26),
      I3 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I4 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      O => \mcp1_rx_64_data_out[26]_i_3_n_0\
    );
\mcp1_rx_64_data_out[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF55FF55BA10FF10"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[49]_i_2_n_0\,
      I1 => \mcp1_rx_64_data_out[27]_i_2_n_0\,
      I2 => \mcp1_rx_64_data_out[30]_i_3_n_0\,
      I3 => data8(19),
      I4 => \mcp1_rx_64_data_out[30]_i_4_n_0\,
      I5 => \mcp1_rx_64_data_out[27]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[27]_i_1_n_0\
    );
\mcp1_rx_64_data_out[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DD0000D0DDD0DD"
    )
        port map (
      I0 => data8(27),
      I1 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I2 => \mcp1_rx_64_data_out[15]_i_2_n_0\,
      I3 => data8(19),
      I4 => \mcp1_rx_64_data_out[31]_i_5_n_0\,
      I5 => data0(27),
      O => \mcp1_rx_64_data_out[27]_i_2_n_0\
    );
\mcp1_rx_64_data_out[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C8C808C"
    )
        port map (
      I0 => data0(27),
      I1 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I4 => data8(27),
      O => \mcp1_rx_64_data_out[27]_i_3_n_0\
    );
\mcp1_rx_64_data_out[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF55FF55BA10FF10"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[49]_i_2_n_0\,
      I1 => \mcp1_rx_64_data_out[28]_i_2_n_0\,
      I2 => \mcp1_rx_64_data_out[30]_i_3_n_0\,
      I3 => data8(20),
      I4 => \mcp1_rx_64_data_out[30]_i_4_n_0\,
      I5 => \mcp1_rx_64_data_out[28]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[28]_i_1_n_0\
    );
\mcp1_rx_64_data_out[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DD0000D0DDD0DD"
    )
        port map (
      I0 => data8(28),
      I1 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I2 => \mcp1_rx_64_data_out[15]_i_2_n_0\,
      I3 => data8(20),
      I4 => \mcp1_rx_64_data_out[31]_i_5_n_0\,
      I5 => data0(28),
      O => \mcp1_rx_64_data_out[28]_i_2_n_0\
    );
\mcp1_rx_64_data_out[28]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888C0CC"
    )
        port map (
      I0 => data0(28),
      I1 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I2 => data8(28),
      I3 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I4 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      O => \mcp1_rx_64_data_out[28]_i_3_n_0\
    );
\mcp1_rx_64_data_out[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF55FF55BA10FF10"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[49]_i_2_n_0\,
      I1 => \mcp1_rx_64_data_out[29]_i_2_n_0\,
      I2 => \mcp1_rx_64_data_out[30]_i_3_n_0\,
      I3 => data8(21),
      I4 => \mcp1_rx_64_data_out[30]_i_4_n_0\,
      I5 => \mcp1_rx_64_data_out[29]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[29]_i_1_n_0\
    );
\mcp1_rx_64_data_out[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DD0000D0DDD0DD"
    )
        port map (
      I0 => data8(29),
      I1 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I2 => \mcp1_rx_64_data_out[15]_i_2_n_0\,
      I3 => data8(21),
      I4 => \mcp1_rx_64_data_out[31]_i_5_n_0\,
      I5 => data0(29),
      O => \mcp1_rx_64_data_out[29]_i_2_n_0\
    );
\mcp1_rx_64_data_out[29]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C8C808C"
    )
        port map (
      I0 => data0(29),
      I1 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I4 => data8(29),
      O => \mcp1_rx_64_data_out[29]_i_3_n_0\
    );
\mcp1_rx_64_data_out[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => mcp1_block_field_reg(2),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[2]_i_2_n_0\,
      O => \mcp1_rx_64_data_out[2]_i_1_n_0\
    );
\mcp1_rx_64_data_out[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDEFDDD88D4ADDD8"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I1 => data8(2),
      I2 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I4 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I5 => data0(2),
      O => \mcp1_rx_64_data_out[2]_i_2_n_0\
    );
\mcp1_rx_64_data_out[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF55FF55BA10FF10"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[49]_i_2_n_0\,
      I1 => \mcp1_rx_64_data_out[30]_i_2_n_0\,
      I2 => \mcp1_rx_64_data_out[30]_i_3_n_0\,
      I3 => data8(22),
      I4 => \mcp1_rx_64_data_out[30]_i_4_n_0\,
      I5 => \mcp1_rx_64_data_out[30]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[30]_i_1_n_0\
    );
\mcp1_rx_64_data_out[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DD0000D0DDD0DD"
    )
        port map (
      I0 => data8(30),
      I1 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I2 => \mcp1_rx_64_data_out[15]_i_2_n_0\,
      I3 => data8(22),
      I4 => \mcp1_rx_64_data_out[31]_i_5_n_0\,
      I5 => data0(30),
      O => \mcp1_rx_64_data_out[30]_i_2_n_0\
    );
\mcp1_rx_64_data_out[30]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      O => \mcp1_rx_64_data_out[30]_i_3_n_0\
    );
\mcp1_rx_64_data_out[30]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[39]_i_3_n_0\,
      I1 => \mcp1_rx_64_data_out[15]_i_2_n_0\,
      O => \mcp1_rx_64_data_out[30]_i_4_n_0\
    );
\mcp1_rx_64_data_out[30]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888C0CC"
    )
        port map (
      I0 => data0(30),
      I1 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I2 => data8(30),
      I3 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I4 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      O => \mcp1_rx_64_data_out[30]_i_5_n_0\
    );
\mcp1_rx_64_data_out[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFBFFFFBB0BBB0B"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[31]_i_2_n_0\,
      I1 => \mcp1_rx_64_data_out[31]_i_3_n_0\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I3 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I4 => \mcp1_rx_64_data_out[31]_i_4_n_0\,
      I5 => data8(23),
      O => \mcp1_rx_64_data_out[31]_i_1_n_0\
    );
\mcp1_rx_64_data_out[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08AA0808"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[30]_i_3_n_0\,
      I1 => data8(31),
      I2 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I3 => \mcp1_rx_64_data_out[31]_i_5_n_0\,
      I4 => data0(31),
      O => \mcp1_rx_64_data_out[31]_i_2_n_0\
    );
\mcp1_rx_64_data_out[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F4FFF4F"
    )
        port map (
      I0 => data8(31),
      I1 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I4 => data0(31),
      O => \mcp1_rx_64_data_out[31]_i_3_n_0\
    );
\mcp1_rx_64_data_out[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[39]_i_3_n_0\,
      I1 => \mcp1_rx_64_data_out[15]_i_2_n_0\,
      I2 => \mcp1_rx_64_data_out[30]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[31]_i_4_n_0\
    );
\mcp1_rx_64_data_out[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I1 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[31]_i_5_n_0\
    );
\mcp1_rx_64_data_out[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FB08FB08FBFB"
    )
        port map (
      I0 => data8(24),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[32]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[32]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      O => \mcp1_rx_64_data_out[32]_i_1_n_0\
    );
\mcp1_rx_64_data_out[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0D0D00000D000"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I1 => data8(32),
      I2 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I4 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I5 => data0(32),
      O => \mcp1_rx_64_data_out[32]_i_2_n_0\
    );
\mcp1_rx_64_data_out[32]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC337703FF337703"
    )
        port map (
      I0 => data8(32),
      I1 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I2 => data8(24),
      I3 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      I4 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I5 => data0(32),
      O => \mcp1_rx_64_data_out[32]_i_3_n_0\
    );
\mcp1_rx_64_data_out[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEFEFFFE"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[33]_i_2_n_0\,
      I1 => \mcp1_rx_64_data_out[33]_i_3_n_0\,
      I2 => \mcp1_rx_64_data_out[33]_i_4_n_0\,
      I3 => \mcp1_rx_64_data_out[33]_i_5_n_0\,
      I4 => \mcp1_rx_64_data_out[33]_i_6_n_0\,
      I5 => \mcp1_rx_64_data_out[33]_i_7_n_0\,
      O => \mcp1_rx_64_data_out[33]_i_1_n_0\
    );
\mcp1_rx_64_data_out[33]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"828A8088"
    )
        port map (
      I0 => data0(33),
      I1 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I4 => \mcp1_rx_64_data_out[63]_i_8_n_0\,
      O => \mcp1_rx_64_data_out[33]_i_2_n_0\
    );
\mcp1_rx_64_data_out[33]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I3 => \mcp1_rx_64_data_out[37]_i_5_n_0\,
      I4 => \mcp1_rx_64_data_out[39]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[33]_i_3_n_0\
    );
\mcp1_rx_64_data_out[33]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I2 => data8(33),
      I3 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      O => \mcp1_rx_64_data_out[33]_i_4_n_0\
    );
\mcp1_rx_64_data_out[33]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDF5"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      I1 => \mcp1_rx_64_data_out[37]_i_5_n_0\,
      I2 => data8(33),
      I3 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      O => \mcp1_rx_64_data_out[33]_i_5_n_0\
    );
\mcp1_rx_64_data_out[33]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF0D"
    )
        port map (
      I0 => data8(25),
      I1 => \mcp1_rx_64_data_out[39]_i_2_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      O => \mcp1_rx_64_data_out[33]_i_6_n_0\
    );
\mcp1_rx_64_data_out[33]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => data8(25),
      O => \mcp1_rx_64_data_out[33]_i_7_n_0\
    );
\mcp1_rx_64_data_out[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFBFB08"
    )
        port map (
      I0 => data8(26),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[34]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[34]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[34]_i_1_n_0\
    );
\mcp1_rx_64_data_out[34]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888AAAA20002020"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I3 => data8(34),
      I4 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I5 => data0(34),
      O => \mcp1_rx_64_data_out[34]_i_2_n_0\
    );
\mcp1_rx_64_data_out[34]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F888F8888888"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[34]_i_4_n_0\,
      I1 => \mcp1_rx_64_data_out[39]_i_3_n_0\,
      I2 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      I3 => \mcp1_rx_64_data_out[30]_i_3_n_0\,
      I4 => data8(34),
      I5 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      O => \mcp1_rx_64_data_out[34]_i_3_n_0\
    );
\mcp1_rx_64_data_out[34]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFBC"
    )
        port map (
      I0 => data0(34),
      I1 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I2 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      I3 => data8(26),
      O => \mcp1_rx_64_data_out[34]_i_4_n_0\
    );
\mcp1_rx_64_data_out[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data8(27),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[35]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I5 => \mcp1_rx_64_data_out[35]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[35]_i_1_n_0\
    );
\mcp1_rx_64_data_out[35]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F088FC"
    )
        port map (
      I0 => data8(35),
      I1 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I2 => data0(35),
      I3 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I4 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      O => \mcp1_rx_64_data_out[35]_i_2_n_0\
    );
\mcp1_rx_64_data_out[35]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBBFCCCFFBBFC"
    )
        port map (
      I0 => data8(35),
      I1 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I2 => data8(27),
      I3 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      I4 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I5 => data0(35),
      O => \mcp1_rx_64_data_out[35]_i_3_n_0\
    );
\mcp1_rx_64_data_out[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data8(28),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[36]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I5 => \mcp1_rx_64_data_out[36]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[36]_i_1_n_0\
    );
\mcp1_rx_64_data_out[36]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F088FC"
    )
        port map (
      I0 => data8(36),
      I1 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I2 => data0(36),
      I3 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I4 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      O => \mcp1_rx_64_data_out[36]_i_2_n_0\
    );
\mcp1_rx_64_data_out[36]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCBBFFFFFCBBFFCC"
    )
        port map (
      I0 => data8(36),
      I1 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I2 => data0(36),
      I3 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I4 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      I5 => data8(28),
      O => \mcp1_rx_64_data_out[36]_i_3_n_0\
    );
\mcp1_rx_64_data_out[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB08FB08"
    )
        port map (
      I0 => data8(29),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[37]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[37]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[37]_i_4_n_0\,
      O => \mcp1_rx_64_data_out[37]_i_1_n_0\
    );
\mcp1_rx_64_data_out[37]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0D0D00000D000"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I1 => data8(37),
      I2 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I4 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I5 => data0(37),
      O => \mcp1_rx_64_data_out[37]_i_2_n_0\
    );
\mcp1_rx_64_data_out[37]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAAAABFAAAAAA"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I2 => \mcp1_rx_64_data_out[37]_i_5_n_0\,
      I3 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      I4 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I5 => data8(37),
      O => \mcp1_rx_64_data_out[37]_i_3_n_0\
    );
\mcp1_rx_64_data_out[37]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCEFCCECFCECCCE"
    )
        port map (
      I0 => data8(29),
      I1 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I3 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      I4 => \mcp1_rx_64_data_out[37]_i_5_n_0\,
      I5 => data0(37),
      O => \mcp1_rx_64_data_out[37]_i_4_n_0\
    );
\mcp1_rx_64_data_out[37]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFE"
    )
        port map (
      I0 => data8(31),
      I1 => data8(28),
      I2 => data8(30),
      I3 => data8(29),
      O => \mcp1_rx_64_data_out[37]_i_5_n_0\
    );
\mcp1_rx_64_data_out[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FB08FB08FBFBFB"
    )
        port map (
      I0 => data8(30),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[38]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[38]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      O => \mcp1_rx_64_data_out[38]_i_1_n_0\
    );
\mcp1_rx_64_data_out[38]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F4F4FFFFF4FFF"
    )
        port map (
      I0 => data8(38),
      I1 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I4 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I5 => data0(38),
      O => \mcp1_rx_64_data_out[38]_i_2_n_0\
    );
\mcp1_rx_64_data_out[38]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C404FFFFC4040000"
    )
        port map (
      I0 => data8(38),
      I1 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I3 => \mcp1_rx_64_data_out[38]_i_4_n_0\,
      I4 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I5 => \mcp1_rx_64_data_out[38]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[38]_i_3_n_0\
    );
\mcp1_rx_64_data_out[38]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => data8(29),
      I1 => data8(30),
      I2 => data8(28),
      I3 => data8(31),
      O => \mcp1_rx_64_data_out[38]_i_4_n_0\
    );
\mcp1_rx_64_data_out[38]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FABFFAB"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[38]_i_4_n_0\,
      I1 => data8(30),
      I2 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I4 => data0(38),
      O => \mcp1_rx_64_data_out[38]_i_5_n_0\
    );
\mcp1_rx_64_data_out[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F00000FB00"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[39]_i_2_n_0\,
      I1 => \mcp1_rx_64_data_out[39]_i_3_n_0\,
      I2 => data8(31),
      I3 => \mcp1_rx_64_data_out[39]_i_4_n_0\,
      I4 => \mcp1_rx_64_data_out[39]_i_5_n_0\,
      I5 => \mcp1_rx_64_data_out[49]_i_2_n_0\,
      O => \mcp1_rx_64_data_out[39]_i_1_n_0\
    );
\mcp1_rx_64_data_out[39]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I1 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[39]_i_2_n_0\
    );
\mcp1_rx_64_data_out[39]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      O => \mcp1_rx_64_data_out[39]_i_3_n_0\
    );
\mcp1_rx_64_data_out[39]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF3FFDFDFD3FFDF"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I3 => data8(39),
      I4 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I5 => \mcp1_rx_64_data_out[39]_i_6_n_0\,
      O => \mcp1_rx_64_data_out[39]_i_4_n_0\
    );
\mcp1_rx_64_data_out[39]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F030300001F11"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[39]_i_6_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I2 => data0(39),
      I3 => \mcp1_rx_64_data_out[63]_i_8_n_0\,
      I4 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I5 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      O => \mcp1_rx_64_data_out[39]_i_5_n_0\
    );
\mcp1_rx_64_data_out[39]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => data8(29),
      I1 => data8(30),
      I2 => data8(28),
      I3 => data8(31),
      O => \mcp1_rx_64_data_out[39]_i_6_n_0\
    );
\mcp1_rx_64_data_out[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => mcp1_block_field_reg(3),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[3]_i_2_n_0\,
      O => \mcp1_rx_64_data_out[3]_i_1_n_0\
    );
\mcp1_rx_64_data_out[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF679E06FF55FF55"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I2 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      I3 => data8(3),
      I4 => data0(3),
      I5 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      O => \mcp1_rx_64_data_out[3]_i_2_n_0\
    );
\mcp1_rx_64_data_out[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFBFBFB08"
    )
        port map (
      I0 => data8(32),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[40]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[40]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[40]_i_4_n_0\,
      O => \mcp1_rx_64_data_out[40]_i_1_n_0\
    );
\mcp1_rx_64_data_out[40]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFD000022200000"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I2 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      I3 => data8(40),
      I4 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I5 => data0(40),
      O => \mcp1_rx_64_data_out[40]_i_2_n_0\
    );
\mcp1_rx_64_data_out[40]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA080808"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[39]_i_3_n_0\,
      I1 => data8(32),
      I2 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I3 => data0(40),
      I4 => \mcp1_rx_64_data_out[63]_i_8_n_0\,
      O => \mcp1_rx_64_data_out[40]_i_3_n_0\
    );
\mcp1_rx_64_data_out[40]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => data8(40),
      I1 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I2 => data8(32),
      I3 => \mcp1_rx_64_data_out[30]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[40]_i_4_n_0\
    );
\mcp1_rx_64_data_out[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFBFBFB08"
    )
        port map (
      I0 => data8(33),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[41]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[41]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[41]_i_4_n_0\,
      O => \mcp1_rx_64_data_out[41]_i_1_n_0\
    );
\mcp1_rx_64_data_out[41]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0F0D000002000"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I3 => data8(41),
      I4 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      I5 => data0(41),
      O => \mcp1_rx_64_data_out[41]_i_2_n_0\
    );
\mcp1_rx_64_data_out[41]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80AA8080"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[39]_i_3_n_0\,
      I1 => data0(41),
      I2 => \mcp1_rx_64_data_out[63]_i_8_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I4 => data8(33),
      O => \mcp1_rx_64_data_out[41]_i_3_n_0\
    );
\mcp1_rx_64_data_out[41]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[30]_i_3_n_0\,
      I1 => data8(41),
      I2 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I3 => data8(33),
      O => \mcp1_rx_64_data_out[41]_i_4_n_0\
    );
\mcp1_rx_64_data_out[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFBFBFB08"
    )
        port map (
      I0 => data8(34),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[42]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[42]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[42]_i_4_n_0\,
      O => \mcp1_rx_64_data_out[42]_i_1_n_0\
    );
\mcp1_rx_64_data_out[42]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFD000022200000"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I2 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      I3 => data8(42),
      I4 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I5 => data0(42),
      O => \mcp1_rx_64_data_out[42]_i_2_n_0\
    );
\mcp1_rx_64_data_out[42]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A800000"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[39]_i_3_n_0\,
      I1 => data0(42),
      I2 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I3 => data8(34),
      I4 => \mcp1_rx_64_data_out[15]_i_2_n_0\,
      O => \mcp1_rx_64_data_out[42]_i_3_n_0\
    );
\mcp1_rx_64_data_out[42]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[30]_i_3_n_0\,
      I1 => data8(42),
      I2 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I3 => data8(34),
      O => \mcp1_rx_64_data_out[42]_i_4_n_0\
    );
\mcp1_rx_64_data_out[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data8(35),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[43]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I5 => \mcp1_rx_64_data_out[43]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[43]_i_1_n_0\
    );
\mcp1_rx_64_data_out[43]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF5400"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I1 => data8(43),
      I2 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I4 => data0(43),
      O => \mcp1_rx_64_data_out[43]_i_2_n_0\
    );
\mcp1_rx_64_data_out[43]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCCCBBFF30008800"
    )
        port map (
      I0 => data8(43),
      I1 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I2 => data0(43),
      I3 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      I4 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I5 => data8(35),
      O => \mcp1_rx_64_data_out[43]_i_3_n_0\
    );
\mcp1_rx_64_data_out[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB8B8B8B88"
    )
        port map (
      I0 => data8(36),
      I1 => \mcp1_rx_64_data_out[49]_i_2_n_0\,
      I2 => \mcp1_rx_64_data_out[44]_i_2_n_0\,
      I3 => data8(44),
      I4 => \mcp1_rx_64_data_out[49]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[44]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[44]_i_1_n_0\
    );
\mcp1_rx_64_data_out[44]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DFF"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I2 => data0(44),
      I3 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      O => \mcp1_rx_64_data_out[44]_i_2_n_0\
    );
\mcp1_rx_64_data_out[44]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => data8(36),
      I1 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I2 => data8(44),
      I3 => \mcp1_rx_64_data_out[30]_i_3_n_0\,
      I4 => \mcp1_rx_64_data_out[44]_i_4_n_0\,
      I5 => \mcp1_rx_64_data_out[39]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[44]_i_3_n_0\
    );
\mcp1_rx_64_data_out[44]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"707F"
    )
        port map (
      I0 => data0(44),
      I1 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I3 => data8(36),
      O => \mcp1_rx_64_data_out[44]_i_4_n_0\
    );
\mcp1_rx_64_data_out[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFBFBFB08"
    )
        port map (
      I0 => data8(37),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[45]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[45]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[45]_i_4_n_0\,
      O => \mcp1_rx_64_data_out[45]_i_1_n_0\
    );
\mcp1_rx_64_data_out[45]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFD000022200000"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I2 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      I3 => data8(45),
      I4 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I5 => data0(45),
      O => \mcp1_rx_64_data_out[45]_i_2_n_0\
    );
\mcp1_rx_64_data_out[45]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA080808"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[39]_i_3_n_0\,
      I1 => data8(37),
      I2 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I3 => data0(45),
      I4 => \mcp1_rx_64_data_out[63]_i_8_n_0\,
      O => \mcp1_rx_64_data_out[45]_i_3_n_0\
    );
\mcp1_rx_64_data_out[45]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => data8(45),
      I1 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I2 => data8(37),
      I3 => \mcp1_rx_64_data_out[30]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[45]_i_4_n_0\
    );
\mcp1_rx_64_data_out[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFBFBFB08"
    )
        port map (
      I0 => data8(38),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[46]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[46]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[46]_i_4_n_0\,
      O => \mcp1_rx_64_data_out[46]_i_1_n_0\
    );
\mcp1_rx_64_data_out[46]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFD000022200000"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I2 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      I3 => data8(46),
      I4 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I5 => data0(46),
      O => \mcp1_rx_64_data_out[46]_i_2_n_0\
    );
\mcp1_rx_64_data_out[46]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80AA8080"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[39]_i_3_n_0\,
      I1 => data0(46),
      I2 => \mcp1_rx_64_data_out[63]_i_8_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I4 => data8(38),
      O => \mcp1_rx_64_data_out[46]_i_3_n_0\
    );
\mcp1_rx_64_data_out[46]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[30]_i_3_n_0\,
      I1 => data8(46),
      I2 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I3 => data8(38),
      O => \mcp1_rx_64_data_out[46]_i_4_n_0\
    );
\mcp1_rx_64_data_out[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFBFBFB08"
    )
        port map (
      I0 => data8(39),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[47]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[47]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[47]_i_4_n_0\,
      O => \mcp1_rx_64_data_out[47]_i_1_n_0\
    );
\mcp1_rx_64_data_out[47]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFD000022200000"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I2 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      I3 => data8(47),
      I4 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I5 => data0(47),
      O => \mcp1_rx_64_data_out[47]_i_2_n_0\
    );
\mcp1_rx_64_data_out[47]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA080808"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[39]_i_3_n_0\,
      I1 => data8(39),
      I2 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I3 => data0(47),
      I4 => \mcp1_rx_64_data_out[63]_i_8_n_0\,
      O => \mcp1_rx_64_data_out[47]_i_3_n_0\
    );
\mcp1_rx_64_data_out[47]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => data8(47),
      I1 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I2 => data8(39),
      I3 => \mcp1_rx_64_data_out[30]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[47]_i_4_n_0\
    );
\mcp1_rx_64_data_out[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBB8B8888"
    )
        port map (
      I0 => data8(40),
      I1 => \mcp1_rx_64_data_out[49]_i_2_n_0\,
      I2 => \mcp1_rx_64_data_out[49]_i_3_n_0\,
      I3 => data0(48),
      I4 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I5 => \mcp1_rx_64_data_out[48]_i_2_n_0\,
      O => \mcp1_rx_64_data_out[48]_i_1_n_0\
    );
\mcp1_rx_64_data_out[48]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => data8(40),
      I1 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I2 => data8(48),
      I3 => \mcp1_rx_64_data_out[30]_i_3_n_0\,
      I4 => \mcp1_rx_64_data_out[48]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[39]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[48]_i_2_n_0\
    );
\mcp1_rx_64_data_out[48]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"707F"
    )
        port map (
      I0 => data0(48),
      I1 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I3 => data8(40),
      O => \mcp1_rx_64_data_out[48]_i_3_n_0\
    );
\mcp1_rx_64_data_out[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8888888BBBBBBBB"
    )
        port map (
      I0 => data8(41),
      I1 => \mcp1_rx_64_data_out[49]_i_2_n_0\,
      I2 => data0(49),
      I3 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[49]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[49]_i_4_n_0\,
      O => \mcp1_rx_64_data_out[49]_i_1_n_0\
    );
\mcp1_rx_64_data_out[49]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      O => \mcp1_rx_64_data_out[49]_i_2_n_0\
    );
\mcp1_rx_64_data_out[49]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I2 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[49]_i_3_n_0\
    );
\mcp1_rx_64_data_out[49]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF000047FF47FF"
    )
        port map (
      I0 => data8(41),
      I1 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I2 => data8(49),
      I3 => \mcp1_rx_64_data_out[30]_i_3_n_0\,
      I4 => \mcp1_rx_64_data_out[49]_i_5_n_0\,
      I5 => \mcp1_rx_64_data_out[39]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[49]_i_4_n_0\
    );
\mcp1_rx_64_data_out[49]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"707F"
    )
        port map (
      I0 => data0(49),
      I1 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I3 => data8(41),
      O => \mcp1_rx_64_data_out[49]_i_5_n_0\
    );
\mcp1_rx_64_data_out[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => mcp1_block_field_reg(4),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[4]_i_2_n_0\,
      O => \mcp1_rx_64_data_out[4]_i_1_n_0\
    );
\mcp1_rx_64_data_out[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF679E06FF55FF55"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I2 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      I3 => data8(4),
      I4 => data0(4),
      I5 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      O => \mcp1_rx_64_data_out[4]_i_2_n_0\
    );
\mcp1_rx_64_data_out[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFBFBFB08"
    )
        port map (
      I0 => data8(42),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[50]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[50]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[50]_i_4_n_0\,
      O => \mcp1_rx_64_data_out[50]_i_1_n_0\
    );
\mcp1_rx_64_data_out[50]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F000F020"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I3 => data0(50),
      I4 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[50]_i_2_n_0\
    );
\mcp1_rx_64_data_out[50]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080808"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[39]_i_3_n_0\,
      I1 => data8(42),
      I2 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I3 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      I4 => data0(50),
      O => \mcp1_rx_64_data_out[50]_i_3_n_0\
    );
\mcp1_rx_64_data_out[50]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20080"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[30]_i_3_n_0\,
      I1 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      I2 => data8(50),
      I3 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I4 => data8(42),
      O => \mcp1_rx_64_data_out[50]_i_4_n_0\
    );
\mcp1_rx_64_data_out[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFBFBFB08"
    )
        port map (
      I0 => data8(43),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[51]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[51]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[51]_i_4_n_0\,
      O => \mcp1_rx_64_data_out[51]_i_1_n_0\
    );
\mcp1_rx_64_data_out[51]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F000F020"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I3 => data0(51),
      I4 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[51]_i_2_n_0\
    );
\mcp1_rx_64_data_out[51]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080808"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[39]_i_3_n_0\,
      I1 => data8(43),
      I2 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I3 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      I4 => data0(51),
      O => \mcp1_rx_64_data_out[51]_i_3_n_0\
    );
\mcp1_rx_64_data_out[51]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20080"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[30]_i_3_n_0\,
      I1 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      I2 => data8(51),
      I3 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I4 => data8(43),
      O => \mcp1_rx_64_data_out[51]_i_4_n_0\
    );
\mcp1_rx_64_data_out[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFBFBFB08"
    )
        port map (
      I0 => data8(44),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[52]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[52]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[52]_i_4_n_0\,
      O => \mcp1_rx_64_data_out[52]_i_1_n_0\
    );
\mcp1_rx_64_data_out[52]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F000F020"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I3 => data0(52),
      I4 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[52]_i_2_n_0\
    );
\mcp1_rx_64_data_out[52]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080808"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[39]_i_3_n_0\,
      I1 => data8(44),
      I2 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I3 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      I4 => data0(52),
      O => \mcp1_rx_64_data_out[52]_i_3_n_0\
    );
\mcp1_rx_64_data_out[52]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20080"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[30]_i_3_n_0\,
      I1 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      I2 => data8(52),
      I3 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I4 => data8(44),
      O => \mcp1_rx_64_data_out[52]_i_4_n_0\
    );
\mcp1_rx_64_data_out[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFBFBFB08"
    )
        port map (
      I0 => data8(45),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[53]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[53]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[53]_i_4_n_0\,
      O => \mcp1_rx_64_data_out[53]_i_1_n_0\
    );
\mcp1_rx_64_data_out[53]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F000F020"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I3 => data0(53),
      I4 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[53]_i_2_n_0\
    );
\mcp1_rx_64_data_out[53]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080808"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[39]_i_3_n_0\,
      I1 => data8(45),
      I2 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I3 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      I4 => data0(53),
      O => \mcp1_rx_64_data_out[53]_i_3_n_0\
    );
\mcp1_rx_64_data_out[53]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20080"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[30]_i_3_n_0\,
      I1 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      I2 => data8(53),
      I3 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I4 => data8(45),
      O => \mcp1_rx_64_data_out[53]_i_4_n_0\
    );
\mcp1_rx_64_data_out[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFBFBFB08"
    )
        port map (
      I0 => data8(46),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[54]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[54]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[54]_i_4_n_0\,
      O => \mcp1_rx_64_data_out[54]_i_1_n_0\
    );
\mcp1_rx_64_data_out[54]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F000F020"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I3 => data0(54),
      I4 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[54]_i_2_n_0\
    );
\mcp1_rx_64_data_out[54]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080808"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[39]_i_3_n_0\,
      I1 => data8(46),
      I2 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I3 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      I4 => data0(54),
      O => \mcp1_rx_64_data_out[54]_i_3_n_0\
    );
\mcp1_rx_64_data_out[54]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20080"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[30]_i_3_n_0\,
      I1 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      I2 => data8(54),
      I3 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I4 => data8(46),
      O => \mcp1_rx_64_data_out[54]_i_4_n_0\
    );
\mcp1_rx_64_data_out[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFBFBFB08"
    )
        port map (
      I0 => data8(47),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[55]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[55]_i_4_n_0\,
      O => \mcp1_rx_64_data_out[55]_i_1_n_0\
    );
\mcp1_rx_64_data_out[55]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F000F020"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I3 => data0(55),
      I4 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[55]_i_2_n_0\
    );
\mcp1_rx_64_data_out[55]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080808"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[39]_i_3_n_0\,
      I1 => data8(47),
      I2 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I3 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      I4 => data0(55),
      O => \mcp1_rx_64_data_out[55]_i_3_n_0\
    );
\mcp1_rx_64_data_out[55]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20080"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[30]_i_3_n_0\,
      I1 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      I2 => data8(55),
      I3 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I4 => data8(47),
      O => \mcp1_rx_64_data_out[55]_i_4_n_0\
    );
\mcp1_rx_64_data_out[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data8(48),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[56]_i_2_n_0\,
      O => \mcp1_rx_64_data_out[56]_i_1_n_0\
    );
\mcp1_rx_64_data_out[56]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0FBFF5188"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I1 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      I2 => data0(56),
      I3 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I4 => data8(48),
      I5 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      O => \mcp1_rx_64_data_out[56]_i_2_n_0\
    );
\mcp1_rx_64_data_out[56]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D1D2"
    )
        port map (
      I0 => mcp1_block_field_reg(5),
      I1 => mcp1_block_field_reg(7),
      I2 => mcp1_block_field_reg(4),
      I3 => mcp1_block_field_reg(6),
      I4 => \mcp1_rx_64_data_out[56]_i_4_n_0\,
      O => \mcp1_rx_64_data_out[56]_i_3_n_0\
    );
\mcp1_rx_64_data_out[56]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4BB4"
    )
        port map (
      I0 => mcp1_block_field_reg(5),
      I1 => mcp1_block_field_reg(2),
      I2 => mcp1_block_field_reg(3),
      I3 => mcp1_block_field_reg(0),
      I4 => \mcp1_rx_64_data_out[56]_i_5_n_0\,
      I5 => \mcp1_rx_64_data_out[56]_i_6_n_0\,
      O => \mcp1_rx_64_data_out[56]_i_4_n_0\
    );
\mcp1_rx_64_data_out[56]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF69999F99FFFFF"
    )
        port map (
      I0 => mcp1_block_field_reg(2),
      I1 => mcp1_block_field_reg(1),
      I2 => mcp1_block_field_reg(5),
      I3 => mcp1_block_field_reg(6),
      I4 => mcp1_block_field_reg(4),
      I5 => mcp1_block_field_reg(3),
      O => \mcp1_rx_64_data_out[56]_i_5_n_0\
    );
\mcp1_rx_64_data_out[56]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"595A"
    )
        port map (
      I0 => mcp1_block_field_reg(2),
      I1 => mcp1_block_field_reg(7),
      I2 => mcp1_block_field_reg(5),
      I3 => mcp1_block_field_reg(4),
      O => \mcp1_rx_64_data_out[56]_i_6_n_0\
    );
\mcp1_rx_64_data_out[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data8(49),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => data0(57),
      I4 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I5 => \mcp1_rx_64_data_out[57]_i_2_n_0\,
      O => \mcp1_rx_64_data_out[57]_i_1_n_0\
    );
\mcp1_rx_64_data_out[57]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8883000BBBB3000"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_8_n_0\,
      I3 => data0(57),
      I4 => data8(49),
      I5 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      O => \mcp1_rx_64_data_out[57]_i_2_n_0\
    );
\mcp1_rx_64_data_out[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data8(50),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => data0(58),
      I4 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I5 => \mcp1_rx_64_data_out[58]_i_2_n_0\,
      O => \mcp1_rx_64_data_out[58]_i_1_n_0\
    );
\mcp1_rx_64_data_out[58]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7C4F4C4F4C4F4"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I2 => data8(50),
      I3 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I4 => data0(58),
      I5 => \mcp1_rx_64_data_out[63]_i_8_n_0\,
      O => \mcp1_rx_64_data_out[58]_i_2_n_0\
    );
\mcp1_rx_64_data_out[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data8(51),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => data0(59),
      I4 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I5 => \mcp1_rx_64_data_out[59]_i_2_n_0\,
      O => \mcp1_rx_64_data_out[59]_i_1_n_0\
    );
\mcp1_rx_64_data_out[59]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7C4F4C4F4C4F4"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I2 => data8(51),
      I3 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I4 => data0(59),
      I5 => \mcp1_rx_64_data_out[63]_i_8_n_0\,
      O => \mcp1_rx_64_data_out[59]_i_2_n_0\
    );
\mcp1_rx_64_data_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFE0000EEFEEEFE"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[5]_i_2_n_0\,
      I1 => \mcp1_rx_64_data_out[5]_i_3_n_0\,
      I2 => \mcp1_rx_64_data_out[5]_i_4_n_0\,
      I3 => \mcp1_rx_64_data_out[5]_i_5_n_0\,
      I4 => mcp1_block_field_reg(5),
      I5 => \mcp1_rx_64_data_out[49]_i_2_n_0\,
      O => \mcp1_rx_64_data_out[5]_i_1_n_0\
    );
\mcp1_rx_64_data_out[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I2 => data8(5),
      O => \mcp1_rx_64_data_out[5]_i_2_n_0\
    );
\mcp1_rx_64_data_out[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F2F0F0FAF2FA"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[39]_i_3_n_0\,
      I1 => \mcp1_rx_64_data_out[7]_i_5_n_0\,
      I2 => \mcp1_rx_64_data_out[49]_i_2_n_0\,
      I3 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      I4 => \mcp1_rx_64_data_out[6]_i_6_n_0\,
      I5 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      O => \mcp1_rx_64_data_out[5]_i_3_n_0\
    );
\mcp1_rx_64_data_out[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAEEEAEEEAEAAAA"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[30]_i_3_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I3 => data8(5),
      I4 => data0(5),
      I5 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[5]_i_4_n_0\
    );
\mcp1_rx_64_data_out[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010051050155515"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I1 => \mcp1_rx_64_data_out[5]_i_6_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I3 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      I4 => data8(5),
      I5 => data0(5),
      O => \mcp1_rx_64_data_out[5]_i_5_n_0\
    );
\mcp1_rx_64_data_out[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFE"
    )
        port map (
      I0 => data8(27),
      I1 => data8(24),
      I2 => data8(26),
      I3 => data8(25),
      O => \mcp1_rx_64_data_out[5]_i_6_n_0\
    );
\mcp1_rx_64_data_out[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data8(52),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => data0(60),
      I4 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I5 => \mcp1_rx_64_data_out[60]_i_2_n_0\,
      O => \mcp1_rx_64_data_out[60]_i_1_n_0\
    );
\mcp1_rx_64_data_out[60]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7C4F4C4F4C4F4"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I2 => data8(52),
      I3 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I4 => data0(60),
      I5 => \mcp1_rx_64_data_out[63]_i_8_n_0\,
      O => \mcp1_rx_64_data_out[60]_i_2_n_0\
    );
\mcp1_rx_64_data_out[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data8(53),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => data0(61),
      I4 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I5 => \mcp1_rx_64_data_out[61]_i_2_n_0\,
      O => \mcp1_rx_64_data_out[61]_i_1_n_0\
    );
\mcp1_rx_64_data_out[61]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7C4F4C4F4C4F4"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I2 => data8(53),
      I3 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I4 => data0(61),
      I5 => \mcp1_rx_64_data_out[63]_i_8_n_0\,
      O => \mcp1_rx_64_data_out[61]_i_2_n_0\
    );
\mcp1_rx_64_data_out[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data8(54),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => data0(62),
      I4 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I5 => \mcp1_rx_64_data_out[62]_i_2_n_0\,
      O => \mcp1_rx_64_data_out[62]_i_1_n_0\
    );
\mcp1_rx_64_data_out[62]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7C4F4C4F4C4F4"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I2 => data8(54),
      I3 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I4 => data0(62),
      I5 => \mcp1_rx_64_data_out[63]_i_8_n_0\,
      O => \mcp1_rx_64_data_out[62]_i_2_n_0\
    );
\mcp1_rx_64_data_out[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data8(55),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => data0(63),
      I4 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I5 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[63]_i_1_n_0\
    );
\mcp1_rx_64_data_out[63]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEEAEBBF"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_13_n_0\,
      I1 => mcp1_block_field_reg(4),
      I2 => mcp1_block_field_reg(5),
      I3 => mcp1_block_field_reg(7),
      I4 => mcp1_block_field_reg(2),
      O => \mcp1_rx_64_data_out[63]_i_10_n_0\
    );
\mcp1_rx_64_data_out[63]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mcp1_block_field_reg(6),
      I1 => mcp1_block_field_reg(3),
      O => \mcp1_rx_64_data_out[63]_i_11_n_0\
    );
\mcp1_rx_64_data_out[63]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"900606900C300C30"
    )
        port map (
      I0 => mcp1_block_field_reg(5),
      I1 => mcp1_block_field_reg(0),
      I2 => mcp1_block_field_reg(3),
      I3 => mcp1_block_field_reg(1),
      I4 => mcp1_block_field_reg(4),
      I5 => mcp1_block_field_reg(2),
      O => \mcp1_rx_64_data_out[63]_i_12_n_0\
    );
\mcp1_rx_64_data_out[63]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"59999555"
    )
        port map (
      I0 => mcp1_block_field_reg(0),
      I1 => mcp1_block_field_reg(1),
      I2 => mcp1_block_field_reg(5),
      I3 => mcp1_block_field_reg(2),
      I4 => mcp1_block_field_reg(3),
      O => \mcp1_rx_64_data_out[63]_i_13_n_0\
    );
\mcp1_rx_64_data_out[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000016089600"
    )
        port map (
      I0 => mcp1_block_field_reg(2),
      I1 => mcp1_block_field_reg(3),
      I2 => mcp1_block_field_reg(6),
      I3 => mcp1_block_field_reg(7),
      I4 => mcp1_block_field_reg(4),
      I5 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      O => \mcp1_rx_64_data_out[63]_i_2_n_0\
    );
\mcp1_rx_64_data_out[63]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7C4F4C4F4C4F4"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I2 => data8(55),
      I3 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I4 => data0(63),
      I5 => \mcp1_rx_64_data_out[63]_i_8_n_0\,
      O => \mcp1_rx_64_data_out[63]_i_3_n_0\
    );
\mcp1_rx_64_data_out[63]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBDEFEFFDFB7F"
    )
        port map (
      I0 => mcp1_block_field_reg(0),
      I1 => mcp1_block_field_reg(2),
      I2 => mcp1_block_field_reg(1),
      I3 => mcp1_block_field_reg(3),
      I4 => mcp1_block_field_reg(5),
      I5 => mcp1_block_field_reg(4),
      O => \mcp1_rx_64_data_out[63]_i_4_n_0\
    );
\mcp1_rx_64_data_out[63]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I1 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[63]_i_5_n_0\
    );
\mcp1_rx_64_data_out[63]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044141444"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_9_n_0\,
      I1 => mcp1_block_field_reg(1),
      I2 => mcp1_block_field_reg(3),
      I3 => mcp1_block_field_reg(4),
      I4 => mcp1_block_field_reg(2),
      I5 => \mcp1_rx_64_data_out[63]_i_10_n_0\,
      O => \mcp1_rx_64_data_out[63]_i_6_n_0\
    );
\mcp1_rx_64_data_out[63]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFF6FF7FFFFFFFF"
    )
        port map (
      I0 => mcp1_block_field_reg(2),
      I1 => mcp1_block_field_reg(7),
      I2 => mcp1_block_field_reg(5),
      I3 => mcp1_block_field_reg(4),
      I4 => \mcp1_rx_64_data_out[63]_i_11_n_0\,
      I5 => \mcp1_rx_64_data_out[63]_i_12_n_0\,
      O => \mcp1_rx_64_data_out[63]_i_7_n_0\
    );
\mcp1_rx_64_data_out[63]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I1 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[63]_i_8_n_0\
    );
\mcp1_rx_64_data_out[63]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6BFEEBB7"
    )
        port map (
      I0 => mcp1_block_field_reg(6),
      I1 => mcp1_block_field_reg(5),
      I2 => mcp1_block_field_reg(4),
      I3 => mcp1_block_field_reg(3),
      I4 => mcp1_block_field_reg(7),
      O => \mcp1_rx_64_data_out[63]_i_9_n_0\
    );
\mcp1_rx_64_data_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBB8B8888"
    )
        port map (
      I0 => mcp1_block_field_reg(6),
      I1 => \mcp1_rx_64_data_out[49]_i_2_n_0\,
      I2 => \mcp1_rx_64_data_out[6]_i_2_n_0\,
      I3 => \mcp1_rx_64_data_out[6]_i_3_n_0\,
      I4 => \mcp1_rx_64_data_out[6]_i_4_n_0\,
      I5 => \mcp1_rx_64_data_out[6]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[6]_i_1_n_0\
    );
\mcp1_rx_64_data_out[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I2 => \mcp1_rx_64_data_out[39]_i_2_n_0\,
      O => \mcp1_rx_64_data_out[6]_i_2_n_0\
    );
\mcp1_rx_64_data_out[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I1 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      I2 => data8(25),
      I3 => data8(26),
      I4 => data8(24),
      I5 => data8(27),
      O => \mcp1_rx_64_data_out[6]_i_3_n_0\
    );
\mcp1_rx_64_data_out[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF3AFFFFA03AFFFF"
    )
        port map (
      I0 => data0(6),
      I1 => \mcp1_rx_64_data_out[6]_i_6_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I3 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      I4 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I5 => data8(6),
      O => \mcp1_rx_64_data_out[6]_i_4_n_0\
    );
\mcp1_rx_64_data_out[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F200F200F2005000"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I2 => data8(6),
      I3 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I4 => data0(6),
      I5 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[6]_i_5_n_0\
    );
\mcp1_rx_64_data_out[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => data8(25),
      I1 => data8(26),
      I2 => data8(24),
      I3 => data8(27),
      O => \mcp1_rx_64_data_out[6]_i_6_n_0\
    );
\mcp1_rx_64_data_out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFE0000EEFEEEFE"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[7]_i_2_n_0\,
      I1 => \mcp1_rx_64_data_out[7]_i_3_n_0\,
      I2 => \mcp1_rx_64_data_out[30]_i_3_n_0\,
      I3 => \mcp1_rx_64_data_out[7]_i_4_n_0\,
      I4 => mcp1_block_field_reg(7),
      I5 => \mcp1_rx_64_data_out[49]_i_2_n_0\,
      O => \mcp1_rx_64_data_out[7]_i_1_n_0\
    );
\mcp1_rx_64_data_out[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF5000022200000"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I3 => data0(7),
      I4 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I5 => data8(7),
      O => \mcp1_rx_64_data_out[7]_i_2_n_0\
    );
\mcp1_rx_64_data_out[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4FFF4444"
    )
        port map (
      I0 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_64_data_out[7]_i_5_n_0\,
      I3 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      I4 => \mcp1_rx_64_data_out[39]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[7]_i_3_n_0\
    );
\mcp1_rx_64_data_out[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD0DDD00000DDD0"
    )
        port map (
      I0 => data0(7),
      I1 => \mcp1_rx_64_data_out[31]_i_5_n_0\,
      I2 => \mcp1_rx_64_data_out[15]_i_2_n_0\,
      I3 => \mcp1_rx_64_data_out[7]_i_5_n_0\,
      I4 => data8(7),
      I5 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[7]_i_4_n_0\
    );
\mcp1_rx_64_data_out[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => data8(25),
      I1 => data8(26),
      I2 => data8(24),
      I3 => data8(27),
      O => \mcp1_rx_64_data_out[7]_i_5_n_0\
    );
\mcp1_rx_64_data_out[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF2FFFFDDD0DDD0"
    )
        port map (
      I0 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I2 => \mcp1_rx_64_data_out[8]_i_2_n_0\,
      I3 => \mcp1_rx_64_data_out[8]_i_3_n_0\,
      I4 => \mcp1_rx_64_data_out[31]_i_4_n_0\,
      I5 => data8(0),
      O => \mcp1_rx_64_data_out[8]_i_1_n_0\
    );
\mcp1_rx_64_data_out[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8A0000F5800000"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I1 => \mcp1_rx_64_data_out[56]_i_3_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I3 => data8(8),
      I4 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      I5 => data0(8),
      O => \mcp1_rx_64_data_out[8]_i_2_n_0\
    );
\mcp1_rx_64_data_out[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08AA0808"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[30]_i_3_n_0\,
      I1 => data8(8),
      I2 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I3 => \mcp1_rx_64_data_out[31]_i_5_n_0\,
      I4 => data0(8),
      O => \mcp1_rx_64_data_out[8]_i_3_n_0\
    );
\mcp1_rx_64_data_out[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F044F4F0F0FFFF"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[9]_i_2_n_0\,
      I1 => \mcp1_rx_64_data_out[30]_i_3_n_0\,
      I2 => data8(1),
      I3 => \mcp1_rx_64_data_out[30]_i_4_n_0\,
      I4 => \mcp1_rx_64_data_out[49]_i_2_n_0\,
      I5 => \mcp1_rx_64_data_out[9]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[9]_i_1_n_0\
    );
\mcp1_rx_64_data_out[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
        port map (
      I0 => data0(9),
      I1 => \mcp1_rx_64_data_out[31]_i_5_n_0\,
      I2 => data8(1),
      I3 => \mcp1_rx_64_data_out[15]_i_2_n_0\,
      I4 => data8(9),
      I5 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[9]_i_2_n_0\
    );
\mcp1_rx_64_data_out[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80DDA0FFFFFFFFFF"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      I2 => \mcp1_rx_64_data_out[15]_i_2_n_0\,
      I3 => data8(9),
      I4 => data0(9),
      I5 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      O => \mcp1_rx_64_data_out[9]_i_3_n_0\
    );
\mcp1_rx_64_data_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_64_data_out_reg[28]_0\(0),
      D => \mcp1_rx_64_data_out[0]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(0),
      R => \out\
    );
\mcp1_rx_64_data_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_64_data_out_reg[28]_0\(0),
      D => \mcp1_rx_64_data_out[10]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(10),
      R => \out\
    );
\mcp1_rx_64_data_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_64_data_out_reg[28]_0\(0),
      D => \mcp1_rx_64_data_out[11]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(11),
      R => \out\
    );
\mcp1_rx_64_data_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_64_data_out_reg[28]_0\(0),
      D => \mcp1_rx_64_data_out[12]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(12),
      R => \out\
    );
\mcp1_rx_64_data_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_64_data_out_reg[28]_0\(0),
      D => \mcp1_rx_64_data_out[13]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(13),
      R => \out\
    );
\mcp1_rx_64_data_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_64_data_out_reg[28]_0\(0),
      D => \mcp1_rx_64_data_out[14]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(14),
      R => \out\
    );
\mcp1_rx_64_data_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_64_data_out_reg[28]_0\(0),
      D => \mcp1_rx_64_data_out[15]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(15),
      R => \out\
    );
\mcp1_rx_64_data_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_64_data_out_reg[28]_0\(0),
      D => \mcp1_rx_64_data_out[16]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(16),
      R => \out\
    );
\mcp1_rx_64_data_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_64_data_out_reg[28]_0\(0),
      D => \mcp1_rx_64_data_out[17]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(17),
      R => \out\
    );
\mcp1_rx_64_data_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_64_data_out_reg[28]_0\(0),
      D => \mcp1_rx_64_data_out[18]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(18),
      R => \out\
    );
\mcp1_rx_64_data_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_64_data_out_reg[28]_0\(0),
      D => \mcp1_rx_64_data_out[19]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(19),
      R => \out\
    );
\mcp1_rx_64_data_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_64_data_out_reg[28]_0\(0),
      D => \mcp1_rx_64_data_out[1]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(1),
      R => \out\
    );
\mcp1_rx_64_data_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_64_data_out_reg[28]_0\(0),
      D => \mcp1_rx_64_data_out[20]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(20),
      R => \out\
    );
\mcp1_rx_64_data_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_64_data_out_reg[28]_0\(0),
      D => \mcp1_rx_64_data_out[21]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(21),
      R => \out\
    );
\mcp1_rx_64_data_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_64_data_out_reg[28]_0\(0),
      D => \mcp1_rx_64_data_out[22]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(22),
      R => \out\
    );
\mcp1_rx_64_data_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_64_data_out_reg[28]_0\(0),
      D => \mcp1_rx_64_data_out[23]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(23),
      R => \out\
    );
\mcp1_rx_64_data_out_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_64_data_out_reg[28]_0\(0),
      D => \mcp1_rx_64_data_out[24]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(24),
      S => \out\
    );
\mcp1_rx_64_data_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_64_data_out_reg[28]_0\(0),
      D => \mcp1_rx_64_data_out[25]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(25),
      R => \out\
    );
\mcp1_rx_64_data_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_64_data_out_reg[28]_0\(0),
      D => \mcp1_rx_64_data_out[26]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(26),
      R => \out\
    );
\mcp1_rx_64_data_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_64_data_out_reg[28]_0\(0),
      D => \mcp1_rx_64_data_out[27]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(27),
      R => \out\
    );
\mcp1_rx_64_data_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_64_data_out_reg[28]_0\(0),
      D => \mcp1_rx_64_data_out[28]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(28),
      R => \out\
    );
\mcp1_rx_64_data_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \mcp1_rx_64_data_out[29]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(29),
      R => \out\
    );
\mcp1_rx_64_data_out_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_64_data_out_reg[28]_0\(0),
      D => \mcp1_rx_64_data_out[2]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(2),
      S => \out\
    );
\mcp1_rx_64_data_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \mcp1_rx_64_data_out[30]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(30),
      R => \out\
    );
\mcp1_rx_64_data_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \mcp1_rx_64_data_out[31]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(31),
      R => \out\
    );
\mcp1_rx_64_data_out_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \mcp1_rx_64_data_out[32]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(32),
      R => \out\
    );
\mcp1_rx_64_data_out_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \mcp1_rx_64_data_out[33]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(33),
      R => \out\
    );
\mcp1_rx_64_data_out_reg[34]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \mcp1_rx_64_data_out[34]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(34),
      S => \out\
    );
\mcp1_rx_64_data_out_reg[35]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \mcp1_rx_64_data_out[35]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(35),
      S => \out\
    );
\mcp1_rx_64_data_out_reg[36]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \mcp1_rx_64_data_out[36]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(36),
      S => \out\
    );
\mcp1_rx_64_data_out_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \mcp1_rx_64_data_out[37]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(37),
      R => \out\
    );
\mcp1_rx_64_data_out_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \mcp1_rx_64_data_out[38]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(38),
      R => \out\
    );
\mcp1_rx_64_data_out_reg[39]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \mcp1_rx_64_data_out[39]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(39),
      S => \out\
    );
\mcp1_rx_64_data_out_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_64_data_out_reg[28]_0\(0),
      D => \mcp1_rx_64_data_out[3]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(3),
      S => \out\
    );
\mcp1_rx_64_data_out_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \mcp1_rx_64_data_out[40]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(40),
      R => \out\
    );
\mcp1_rx_64_data_out_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \mcp1_rx_64_data_out[41]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(41),
      R => \out\
    );
\mcp1_rx_64_data_out_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \mcp1_rx_64_data_out[42]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(42),
      R => \out\
    );
\mcp1_rx_64_data_out_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \mcp1_rx_64_data_out[43]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(43),
      R => \out\
    );
\mcp1_rx_64_data_out_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \mcp1_rx_64_data_out[44]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(44),
      R => \out\
    );
\mcp1_rx_64_data_out_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \mcp1_rx_64_data_out[45]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(45),
      R => \out\
    );
\mcp1_rx_64_data_out_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \mcp1_rx_64_data_out[46]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(46),
      R => \out\
    );
\mcp1_rx_64_data_out_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \mcp1_rx_64_data_out[47]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(47),
      R => \out\
    );
\mcp1_rx_64_data_out_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \mcp1_rx_64_data_out[48]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(48),
      R => \out\
    );
\mcp1_rx_64_data_out_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \mcp1_rx_64_data_out[49]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(49),
      R => \out\
    );
\mcp1_rx_64_data_out_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_64_data_out_reg[28]_0\(0),
      D => \mcp1_rx_64_data_out[4]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(4),
      S => \out\
    );
\mcp1_rx_64_data_out_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \mcp1_rx_64_data_out[50]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(50),
      R => \out\
    );
\mcp1_rx_64_data_out_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \mcp1_rx_64_data_out[51]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(51),
      R => \out\
    );
\mcp1_rx_64_data_out_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \mcp1_rx_64_data_out[52]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(52),
      R => \out\
    );
\mcp1_rx_64_data_out_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \mcp1_rx_64_data_out[53]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(53),
      R => \out\
    );
\mcp1_rx_64_data_out_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \mcp1_rx_64_data_out[54]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(54),
      R => \out\
    );
\mcp1_rx_64_data_out_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \mcp1_rx_64_data_out[55]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(55),
      R => \out\
    );
\mcp1_rx_64_data_out_reg[56]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \mcp1_rx_64_data_out[56]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(56),
      S => \out\
    );
\mcp1_rx_64_data_out_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \mcp1_rx_64_data_out[57]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(57),
      R => \out\
    );
\mcp1_rx_64_data_out_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \mcp1_rx_64_data_out[58]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(58),
      R => \out\
    );
\mcp1_rx_64_data_out_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \mcp1_rx_64_data_out[59]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(59),
      R => \out\
    );
\mcp1_rx_64_data_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_64_data_out_reg[28]_0\(0),
      D => \mcp1_rx_64_data_out[5]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(5),
      R => \out\
    );
\mcp1_rx_64_data_out_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \mcp1_rx_64_data_out[60]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(60),
      R => \out\
    );
\mcp1_rx_64_data_out_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \mcp1_rx_64_data_out[61]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(61),
      R => \out\
    );
\mcp1_rx_64_data_out_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \mcp1_rx_64_data_out[62]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(62),
      R => \out\
    );
\mcp1_rx_64_data_out_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \mcp1_rx_64_data_out[63]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(63),
      R => \out\
    );
\mcp1_rx_64_data_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_64_data_out_reg[28]_0\(0),
      D => \mcp1_rx_64_data_out[6]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(6),
      R => \out\
    );
\mcp1_rx_64_data_out_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_64_data_out_reg[28]_0\(0),
      D => \mcp1_rx_64_data_out[7]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(7),
      S => \out\
    );
\mcp1_rx_64_data_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_64_data_out_reg[28]_0\(0),
      D => \mcp1_rx_64_data_out[8]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(8),
      R => \out\
    );
\mcp1_rx_64_data_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_64_data_out_reg[28]_0\(0),
      D => \mcp1_rx_64_data_out[9]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(9),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => Q(0),
      Q => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => Q(10),
      Q => data8(0),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => Q(11),
      Q => data8(1),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => Q(12),
      Q => data8(2),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => Q(13),
      Q => data8(3),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => Q(14),
      Q => data8(4),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => Q(15),
      Q => data8(5),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => Q(16),
      Q => data8(6),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => Q(17),
      Q => data8(7),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => Q(18),
      Q => data8(8),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => Q(19),
      Q => data8(9),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => Q(1),
      Q => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => Q(20),
      Q => data8(10),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => Q(21),
      Q => data8(11),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => Q(22),
      Q => data8(12),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(23),
      Q => data8(13),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(24),
      Q => data8(14),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(25),
      Q => data8(15),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(26),
      Q => data8(16),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(27),
      Q => data8(17),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(28),
      Q => data8(18),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(29),
      Q => data8(19),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(30),
      Q => data8(20),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(31),
      Q => data8(21),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(32),
      Q => data8(22),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(33),
      Q => data8(23),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(34),
      Q => data8(24),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(35),
      Q => data8(25),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(36),
      Q => data8(26),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(37),
      Q => data8(27),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(38),
      Q => data8(28),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(39),
      Q => data8(29),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(40),
      Q => data8(30),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(41),
      Q => data8(31),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(42),
      Q => data8(32),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(43),
      Q => data8(33),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(44),
      Q => data8(34),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(45),
      Q => data8(35),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(46),
      Q => data8(36),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(47),
      Q => data8(37),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(48),
      Q => data8(38),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(49),
      Q => data8(39),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(50),
      Q => data8(40),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(51),
      Q => data8(41),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(52),
      Q => data8(42),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(53),
      Q => data8(43),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(54),
      Q => data8(44),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(55),
      Q => data8(45),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(56),
      Q => data8(46),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(57),
      Q => data8(47),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(58),
      Q => data8(48),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(59),
      Q => data8(49),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(60),
      Q => data8(50),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(61),
      Q => data8(51),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(62),
      Q => data8(52),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(63),
      Q => data8(53),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(64),
      Q => data8(54),
      R => \out\
    );
\mcp1_rx_66_enc_reg_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(65),
      Q => data8(55),
      R => \out\
    );
\mcp1_rx_ebuff_ctrl[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \mcp1_rx_64_ctrl_out_reg_n_0_[0]\,
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => \mcp1_rx_64_ctrl_out_reg[7]_0\(0)
    );
\mcp1_rx_ebuff_ctrl[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \mcp1_rx_64_ctrl_out_reg_n_0_[1]\,
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => \mcp1_rx_64_ctrl_out_reg[7]_0\(1)
    );
\mcp1_rx_ebuff_ctrl[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \mcp1_rx_64_ctrl_out_reg_n_0_[2]\,
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => \mcp1_rx_64_ctrl_out_reg[7]_0\(2)
    );
\mcp1_rx_ebuff_ctrl[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \mcp1_rx_64_ctrl_out_reg_n_0_[3]\,
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => \mcp1_rx_64_ctrl_out_reg[7]_0\(3)
    );
\mcp1_rx_ebuff_ctrl[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \mcp1_rx_64_ctrl_out_reg_n_0_[4]\,
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => \mcp1_rx_64_ctrl_out_reg[7]_0\(4)
    );
\mcp1_rx_ebuff_ctrl[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \mcp1_rx_64_ctrl_out_reg_n_0_[5]\,
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => \mcp1_rx_64_ctrl_out_reg[7]_0\(5)
    );
\mcp1_rx_ebuff_ctrl[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \mcp1_rx_64_ctrl_out_reg_n_0_[6]\,
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => \mcp1_rx_64_ctrl_out_reg[7]_0\(6)
    );
\mcp1_rx_ebuff_ctrl[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \mcp1_rx_64_ctrl_out_reg_n_0_[7]\,
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => \mcp1_rx_64_ctrl_out_reg[7]_0\(7)
    );
\mcp1_rx_ebuff_ctrl[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8FFF80000FFCB"
    )
        port map (
      I0 => \mcp1_state__0\(0),
      I1 => \^mcp1_r_type_reg_reg[2]_0\(1),
      I2 => \^mcp1_r_type_reg_reg[2]_0\(0),
      I3 => \^mcp1_r_type_reg_reg[2]_0\(2),
      I4 => \FSM_sequential_mcp1_state[1]_i_4__1_n_0\,
      I5 => \mcp1_rx_ebuff_ctrl_reg[7]\,
      O => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\
    );
\mcp1_rx_ebuff_data[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mcp1_rx_64_data_out(0),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(0)
    );
\mcp1_rx_ebuff_data[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(10),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(10)
    );
\mcp1_rx_ebuff_data[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(11),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(11)
    );
\mcp1_rx_ebuff_data[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(12),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(12)
    );
\mcp1_rx_ebuff_data[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(13),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(13)
    );
\mcp1_rx_ebuff_data[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(14),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(14)
    );
\mcp1_rx_ebuff_data[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(15),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(15)
    );
\mcp1_rx_ebuff_data[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mcp1_rx_64_data_out(16),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(16)
    );
\mcp1_rx_ebuff_data[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(17),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(17)
    );
\mcp1_rx_ebuff_data[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(18),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(18)
    );
\mcp1_rx_ebuff_data[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(19),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(19)
    );
\mcp1_rx_ebuff_data[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(1),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(1)
    );
\mcp1_rx_ebuff_data[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(20),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(20)
    );
\mcp1_rx_ebuff_data[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(21),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(21)
    );
\mcp1_rx_ebuff_data[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(22),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(22)
    );
\mcp1_rx_ebuff_data[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(23),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(23)
    );
\mcp1_rx_ebuff_data[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mcp1_rx_64_data_out(24),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(24)
    );
\mcp1_rx_ebuff_data[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(25),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(25)
    );
\mcp1_rx_ebuff_data[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(26),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(26)
    );
\mcp1_rx_ebuff_data[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(27),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(27)
    );
\mcp1_rx_ebuff_data[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(28),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(28)
    );
\mcp1_rx_ebuff_data[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(29),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(29)
    );
\mcp1_rx_ebuff_data[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(2),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(2)
    );
\mcp1_rx_ebuff_data[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(30),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(30)
    );
\mcp1_rx_ebuff_data[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(31),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(31)
    );
\mcp1_rx_ebuff_data[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mcp1_rx_64_data_out(32),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(32)
    );
\mcp1_rx_ebuff_data[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(33),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(33)
    );
\mcp1_rx_ebuff_data[34]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(34),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(34)
    );
\mcp1_rx_ebuff_data[35]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(35),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(35)
    );
\mcp1_rx_ebuff_data[36]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(36),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(36)
    );
\mcp1_rx_ebuff_data[37]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(37),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(37)
    );
\mcp1_rx_ebuff_data[38]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(38),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(38)
    );
\mcp1_rx_ebuff_data[39]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(39),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(39)
    );
\mcp1_rx_ebuff_data[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(3),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(3)
    );
\mcp1_rx_ebuff_data[40]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mcp1_rx_64_data_out(40),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(40)
    );
\mcp1_rx_ebuff_data[41]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(41),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(41)
    );
\mcp1_rx_ebuff_data[42]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(42),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(42)
    );
\mcp1_rx_ebuff_data[43]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(43),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(43)
    );
\mcp1_rx_ebuff_data[44]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(44),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(44)
    );
\mcp1_rx_ebuff_data[45]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(45),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(45)
    );
\mcp1_rx_ebuff_data[46]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(46),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(46)
    );
\mcp1_rx_ebuff_data[47]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(47),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(47)
    );
\mcp1_rx_ebuff_data[48]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mcp1_rx_64_data_out(48),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(48)
    );
\mcp1_rx_ebuff_data[49]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(49),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(49)
    );
\mcp1_rx_ebuff_data[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(4),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(4)
    );
\mcp1_rx_ebuff_data[50]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(50),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(50)
    );
\mcp1_rx_ebuff_data[51]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(51),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(51)
    );
\mcp1_rx_ebuff_data[52]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(52),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(52)
    );
\mcp1_rx_ebuff_data[53]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(53),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(53)
    );
\mcp1_rx_ebuff_data[54]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(54),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(54)
    );
\mcp1_rx_ebuff_data[55]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(55),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(55)
    );
\mcp1_rx_ebuff_data[56]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mcp1_rx_64_data_out(56),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(56)
    );
\mcp1_rx_ebuff_data[57]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(57),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(57)
    );
\mcp1_rx_ebuff_data[58]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(58),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(58)
    );
\mcp1_rx_ebuff_data[59]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(59),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(59)
    );
\mcp1_rx_ebuff_data[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(5),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(5)
    );
\mcp1_rx_ebuff_data[60]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(60),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(60)
    );
\mcp1_rx_ebuff_data[61]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(61),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(61)
    );
\mcp1_rx_ebuff_data[62]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(62),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(62)
    );
\mcp1_rx_ebuff_data[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(63),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(63)
    );
\mcp1_rx_ebuff_data[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(6),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(6)
    );
\mcp1_rx_ebuff_data[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(7),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(7)
    );
\mcp1_rx_ebuff_data[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mcp1_rx_64_data_out(8),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(8)
    );
\mcp1_rx_ebuff_data[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcp1_rx_64_data_out(9),
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_3_n_0\,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_rx_pcs_fsm is
  port (
    b_lock_mod_reg_0 : out STD_LOGIC;
    cable_pull : out STD_LOGIC;
    \b_lock_count_reg[0]_0\ : out STD_LOGIC;
    \FSM_sequential_mcp1_state_reg[2]_0\ : out STD_LOGIC;
    \FSM_sequential_mcp1_state_reg[2]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxreset_2_reg : out STD_LOGIC;
    \FSM_sequential_mcp1_state_reg[1]_0\ : out STD_LOGIC;
    \mcp1_rx_ebuff_ctrl_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mcp1_rx_ebuff_data_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    comp_8 : out STD_LOGIC;
    comp_2 : out STD_LOGIC;
    comp_1 : out STD_LOGIC;
    comp_1_0 : out STD_LOGIC;
    comp_0 : out STD_LOGIC;
    comp_0_1 : out STD_LOGIC;
    comp_8_2 : out STD_LOGIC;
    comp_2_3 : out STD_LOGIC;
    comp_1_4 : out STD_LOGIC;
    comp_1_5 : out STD_LOGIC;
    comp_0_6 : out STD_LOGIC;
    comp_0_7 : out STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    b_lock_mod : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_mcp1_state_reg[2]_2\ : in STD_LOGIC;
    \FSM_sequential_mcp1_state_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_rx_ebuff_data_reg[0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    mcp1_err_block_count_inc_out_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    mcp1_err_block_count_inc_out_reg_0 : in STD_LOGIC;
    \FSM_sequential_mcp1_state_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_mcp1_state_reg[2]_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_lock_count_reg[19]_0\ : in STD_LOGIC;
    \FSM_sequential_mcp1_state_reg[2]_4\ : in STD_LOGIC;
    \FSM_sequential_mcp1_state_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_mcp1_state_reg[0]_2\ : in STD_LOGIC;
    \mcp1_rx_ebuff_data_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mcp1_rx_ebuff_data_reg[23]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_rx_ebuff_data_reg[63]_1\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_rx_pcs_fsm : entity is "ten_gig_eth_pcs_pma_v6_0_15_rx_pcs_fsm";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_rx_pcs_fsm;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_rx_pcs_fsm is
  signal \FSM_sequential_mcp1_state[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mcp1_state[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mcp1_state[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mcp1_state[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_mcp1_state_reg[2]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \b_lock_count[0]_i_1_n_0\ : STD_LOGIC;
  signal b_lock_count_reg : STD_LOGIC_VECTOR ( 19 to 19 );
  signal \b_lock_count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \b_lock_count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \b_lock_count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \b_lock_count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \b_lock_count_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \b_lock_count_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \b_lock_count_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \b_lock_count_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \b_lock_count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \b_lock_count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \b_lock_count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \b_lock_count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \b_lock_count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \b_lock_count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \b_lock_count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \b_lock_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \b_lock_count_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \b_lock_count_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \b_lock_count_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \b_lock_count_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \b_lock_count_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \b_lock_count_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \b_lock_count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \b_lock_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \b_lock_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \b_lock_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \b_lock_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \b_lock_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \b_lock_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \b_lock_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \b_lock_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \b_lock_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \b_lock_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \b_lock_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \b_lock_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \b_lock_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \b_lock_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \b_lock_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \b_lock_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \b_lock_count_reg_n_0_[10]\ : STD_LOGIC;
  signal \b_lock_count_reg_n_0_[11]\ : STD_LOGIC;
  signal \b_lock_count_reg_n_0_[12]\ : STD_LOGIC;
  signal \b_lock_count_reg_n_0_[13]\ : STD_LOGIC;
  signal \b_lock_count_reg_n_0_[14]\ : STD_LOGIC;
  signal \b_lock_count_reg_n_0_[15]\ : STD_LOGIC;
  signal \b_lock_count_reg_n_0_[16]\ : STD_LOGIC;
  signal \b_lock_count_reg_n_0_[17]\ : STD_LOGIC;
  signal \b_lock_count_reg_n_0_[18]\ : STD_LOGIC;
  signal \b_lock_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \b_lock_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \b_lock_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \b_lock_count_reg_n_0_[4]\ : STD_LOGIC;
  signal \b_lock_count_reg_n_0_[5]\ : STD_LOGIC;
  signal \b_lock_count_reg_n_0_[6]\ : STD_LOGIC;
  signal \b_lock_count_reg_n_0_[7]\ : STD_LOGIC;
  signal \b_lock_count_reg_n_0_[8]\ : STD_LOGIC;
  signal \b_lock_count_reg_n_0_[9]\ : STD_LOGIC;
  signal \b_lock_deassert_count[5]_i_1_n_0\ : STD_LOGIC;
  signal \b_lock_deassert_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \b_lock_deassert_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \b_lock_deassert_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \b_lock_deassert_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \b_lock_deassert_count_reg_n_0_[4]\ : STD_LOGIC;
  signal b_lock_mod_i_1_n_0 : STD_LOGIC;
  signal b_lock_mod_r : STD_LOGIC;
  signal \^b_lock_mod_reg_0\ : STD_LOGIC;
  signal \^cable_pull\ : STD_LOGIC;
  signal cable_pull_i_1_n_0 : STD_LOGIC;
  signal cable_pull_i_2_n_0 : STD_LOGIC;
  signal \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\ : STD_LOGIC;
  signal \^mcp1_rx_ebuff_ctrl_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^mcp1_rx_ebuff_data_reg[63]_0\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \mcp1_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_state__0\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal \state_eq_c_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \state_eq_c_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \state_eq_c_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \state_eq_c_count[2]_i_2_n_0\ : STD_LOGIC;
  signal \state_eq_c_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \state_eq_c_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \NLW_b_lock_count_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_mcp1_state[1]_i_3__1\ : label is "soft_lutpair219";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_mcp1_state_reg[0]\ : label is "RX_INIT:000,RX_D:100,RX_C:011,RX_E:001,RX_T:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_mcp1_state_reg[1]\ : label is "RX_INIT:000,RX_D:100,RX_C:011,RX_E:001,RX_T:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_mcp1_state_reg[2]\ : label is "RX_INIT:000,RX_D:100,RX_C:011,RX_E:001,RX_T:010";
  attribute SOFT_HLUTNM of \b_lock_deassert_count[0]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \b_lock_deassert_count[1]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \b_lock_deassert_count[2]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \b_lock_deassert_count[3]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \b_lock_deassert_count[4]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \b_lock_deassert_count[5]_i_3\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \state_eq_c_count[1]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \state_eq_c_count[2]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \state_eq_c_count[2]_i_2\ : label is "soft_lutpair219";
begin
  \FSM_sequential_mcp1_state_reg[2]_1\(0) <= \^fsm_sequential_mcp1_state_reg[2]_1\(0);
  b_lock_mod_reg_0 <= \^b_lock_mod_reg_0\;
  cable_pull <= \^cable_pull\;
  \mcp1_rx_ebuff_ctrl_reg[7]_0\(7 downto 0) <= \^mcp1_rx_ebuff_ctrl_reg[7]_0\(7 downto 0);
  \mcp1_rx_ebuff_data_reg[63]_0\(63 downto 0) <= \^mcp1_rx_ebuff_data_reg[63]_0\(63 downto 0);
\FSM_sequential_mcp1_state[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222A22"
    )
        port map (
      I0 => \FSM_sequential_mcp1_state[0]_i_2__0_n_0\,
      I1 => \mcp1_rx_ebuff_data_reg[0]_0\,
      I2 => \FSM_sequential_mcp1_state_reg[0]_0\(0),
      I3 => b_lock_mod,
      I4 => \FSM_sequential_mcp1_state_reg[0]_1\,
      I5 => \out\,
      O => \FSM_sequential_mcp1_state[0]_i_1__2_n_0\
    );
\FSM_sequential_mcp1_state[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0F4FFFFA0F50000"
    )
        port map (
      I0 => \^fsm_sequential_mcp1_state_reg[2]_1\(0),
      I1 => \mcp1_state__0\(1),
      I2 => \FSM_sequential_mcp1_state_reg[0]_2\,
      I3 => \b_lock_count_reg[19]_0\,
      I4 => \mcp1_rx_ebuff_data_reg[0]_0\,
      I5 => \mcp1_state__0\(0),
      O => \FSM_sequential_mcp1_state[0]_i_2__0_n_0\
    );
\FSM_sequential_mcp1_state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \mcp1_state__0\(1),
      I1 => \mcp1_rx_ebuff_data_reg[0]_0\,
      I2 => \FSM_sequential_mcp1_state_reg[1]_1\(0),
      I3 => \FSM_sequential_mcp1_state_reg[2]_4\,
      O => \FSM_sequential_mcp1_state[1]_i_1__1_n_0\
    );
\FSM_sequential_mcp1_state[1]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^fsm_sequential_mcp1_state_reg[2]_1\(0),
      I1 => \mcp1_state__0\(1),
      I2 => \mcp1_state__0\(0),
      O => \FSM_sequential_mcp1_state_reg[2]_0\
    );
\FSM_sequential_mcp1_state[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^fsm_sequential_mcp1_state_reg[2]_1\(0),
      I1 => \mcp1_rx_ebuff_data_reg[0]_0\,
      I2 => \next_state__0\(2),
      I3 => \FSM_sequential_mcp1_state_reg[2]_4\,
      O => \FSM_sequential_mcp1_state[2]_i_1__1_n_0\
    );
\FSM_sequential_mcp1_state[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000BA45"
    )
        port map (
      I0 => \^fsm_sequential_mcp1_state_reg[2]_1\(0),
      I1 => \mcp1_state__0\(1),
      I2 => \mcp1_state__0\(0),
      I3 => \FSM_sequential_mcp1_state_reg[2]_3\(0),
      I4 => \FSM_sequential_mcp1_state_reg[2]_3\(2),
      I5 => \FSM_sequential_mcp1_state_reg[2]_3\(1),
      O => \next_state__0\(2)
    );
\FSM_sequential_mcp1_state[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => \FSM_sequential_mcp1_state_reg[2]_2\,
      I1 => \^b_lock_mod_reg_0\,
      I2 => \FSM_sequential_mcp1_state_reg[0]_0\(0),
      I3 => \mcp1_rx_ebuff_data_reg[0]_0\,
      O => rxreset_2_reg
    );
\FSM_sequential_mcp1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \FSM_sequential_mcp1_state[0]_i_1__2_n_0\,
      Q => \mcp1_state__0\(0),
      R => '0'
    );
\FSM_sequential_mcp1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \FSM_sequential_mcp1_state[1]_i_1__1_n_0\,
      Q => \mcp1_state__0\(1),
      R => '0'
    );
\FSM_sequential_mcp1_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \FSM_sequential_mcp1_state[2]_i_1__1_n_0\,
      Q => \^fsm_sequential_mcp1_state_reg[2]_1\(0),
      R => '0'
    );
\b_lock_count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF08"
    )
        port map (
      I0 => \mcp1_state__0\(0),
      I1 => \mcp1_state__0\(1),
      I2 => \^fsm_sequential_mcp1_state_reg[2]_1\(0),
      I3 => \b_lock_count_reg[19]_0\,
      I4 => \out\,
      O => \b_lock_count[0]_i_1_n_0\
    );
\b_lock_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \b_lock_count_reg[0]_i_2_n_7\,
      Q => \b_lock_count_reg[0]_0\,
      R => \b_lock_count[0]_i_1_n_0\
    );
\b_lock_count_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \b_lock_count_reg[0]_i_2_n_0\,
      CO(2) => \b_lock_count_reg[0]_i_2_n_1\,
      CO(1) => \b_lock_count_reg[0]_i_2_n_2\,
      CO(0) => \b_lock_count_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => b_lock_mod,
      O(3) => \b_lock_count_reg[0]_i_2_n_4\,
      O(2) => \b_lock_count_reg[0]_i_2_n_5\,
      O(1) => \b_lock_count_reg[0]_i_2_n_6\,
      O(0) => \b_lock_count_reg[0]_i_2_n_7\,
      S(3) => \b_lock_count_reg_n_0_[3]\,
      S(2) => \b_lock_count_reg_n_0_[2]\,
      S(1) => \b_lock_count_reg_n_0_[1]\,
      S(0) => S(0)
    );
\b_lock_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \b_lock_count_reg[8]_i_1_n_5\,
      Q => \b_lock_count_reg_n_0_[10]\,
      R => \b_lock_count[0]_i_1_n_0\
    );
\b_lock_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \b_lock_count_reg[8]_i_1_n_4\,
      Q => \b_lock_count_reg_n_0_[11]\,
      R => \b_lock_count[0]_i_1_n_0\
    );
\b_lock_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \b_lock_count_reg[12]_i_1_n_7\,
      Q => \b_lock_count_reg_n_0_[12]\,
      R => \b_lock_count[0]_i_1_n_0\
    );
\b_lock_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_lock_count_reg[8]_i_1_n_0\,
      CO(3) => \b_lock_count_reg[12]_i_1_n_0\,
      CO(2) => \b_lock_count_reg[12]_i_1_n_1\,
      CO(1) => \b_lock_count_reg[12]_i_1_n_2\,
      CO(0) => \b_lock_count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \b_lock_count_reg[12]_i_1_n_4\,
      O(2) => \b_lock_count_reg[12]_i_1_n_5\,
      O(1) => \b_lock_count_reg[12]_i_1_n_6\,
      O(0) => \b_lock_count_reg[12]_i_1_n_7\,
      S(3) => \b_lock_count_reg_n_0_[15]\,
      S(2) => \b_lock_count_reg_n_0_[14]\,
      S(1) => \b_lock_count_reg_n_0_[13]\,
      S(0) => \b_lock_count_reg_n_0_[12]\
    );
\b_lock_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \b_lock_count_reg[12]_i_1_n_6\,
      Q => \b_lock_count_reg_n_0_[13]\,
      R => \b_lock_count[0]_i_1_n_0\
    );
\b_lock_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \b_lock_count_reg[12]_i_1_n_5\,
      Q => \b_lock_count_reg_n_0_[14]\,
      R => \b_lock_count[0]_i_1_n_0\
    );
\b_lock_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \b_lock_count_reg[12]_i_1_n_4\,
      Q => \b_lock_count_reg_n_0_[15]\,
      R => \b_lock_count[0]_i_1_n_0\
    );
\b_lock_count_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \b_lock_count_reg[16]_i_1_n_7\,
      Q => \b_lock_count_reg_n_0_[16]\,
      R => \b_lock_count[0]_i_1_n_0\
    );
\b_lock_count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_lock_count_reg[12]_i_1_n_0\,
      CO(3) => \NLW_b_lock_count_reg[16]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \b_lock_count_reg[16]_i_1_n_1\,
      CO(1) => \b_lock_count_reg[16]_i_1_n_2\,
      CO(0) => \b_lock_count_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \b_lock_count_reg[16]_i_1_n_4\,
      O(2) => \b_lock_count_reg[16]_i_1_n_5\,
      O(1) => \b_lock_count_reg[16]_i_1_n_6\,
      O(0) => \b_lock_count_reg[16]_i_1_n_7\,
      S(3) => b_lock_count_reg(19),
      S(2) => \b_lock_count_reg_n_0_[18]\,
      S(1) => \b_lock_count_reg_n_0_[17]\,
      S(0) => \b_lock_count_reg_n_0_[16]\
    );
\b_lock_count_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \b_lock_count_reg[16]_i_1_n_6\,
      Q => \b_lock_count_reg_n_0_[17]\,
      R => \b_lock_count[0]_i_1_n_0\
    );
\b_lock_count_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \b_lock_count_reg[16]_i_1_n_5\,
      Q => \b_lock_count_reg_n_0_[18]\,
      R => \b_lock_count[0]_i_1_n_0\
    );
\b_lock_count_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \b_lock_count_reg[16]_i_1_n_4\,
      Q => b_lock_count_reg(19),
      R => \b_lock_count[0]_i_1_n_0\
    );
\b_lock_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \b_lock_count_reg[0]_i_2_n_6\,
      Q => \b_lock_count_reg_n_0_[1]\,
      R => \b_lock_count[0]_i_1_n_0\
    );
\b_lock_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \b_lock_count_reg[0]_i_2_n_5\,
      Q => \b_lock_count_reg_n_0_[2]\,
      R => \b_lock_count[0]_i_1_n_0\
    );
\b_lock_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \b_lock_count_reg[0]_i_2_n_4\,
      Q => \b_lock_count_reg_n_0_[3]\,
      R => \b_lock_count[0]_i_1_n_0\
    );
\b_lock_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \b_lock_count_reg[4]_i_1_n_7\,
      Q => \b_lock_count_reg_n_0_[4]\,
      R => \b_lock_count[0]_i_1_n_0\
    );
\b_lock_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_lock_count_reg[0]_i_2_n_0\,
      CO(3) => \b_lock_count_reg[4]_i_1_n_0\,
      CO(2) => \b_lock_count_reg[4]_i_1_n_1\,
      CO(1) => \b_lock_count_reg[4]_i_1_n_2\,
      CO(0) => \b_lock_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \b_lock_count_reg[4]_i_1_n_4\,
      O(2) => \b_lock_count_reg[4]_i_1_n_5\,
      O(1) => \b_lock_count_reg[4]_i_1_n_6\,
      O(0) => \b_lock_count_reg[4]_i_1_n_7\,
      S(3) => \b_lock_count_reg_n_0_[7]\,
      S(2) => \b_lock_count_reg_n_0_[6]\,
      S(1) => \b_lock_count_reg_n_0_[5]\,
      S(0) => \b_lock_count_reg_n_0_[4]\
    );
\b_lock_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \b_lock_count_reg[4]_i_1_n_6\,
      Q => \b_lock_count_reg_n_0_[5]\,
      R => \b_lock_count[0]_i_1_n_0\
    );
\b_lock_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \b_lock_count_reg[4]_i_1_n_5\,
      Q => \b_lock_count_reg_n_0_[6]\,
      R => \b_lock_count[0]_i_1_n_0\
    );
\b_lock_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \b_lock_count_reg[4]_i_1_n_4\,
      Q => \b_lock_count_reg_n_0_[7]\,
      R => \b_lock_count[0]_i_1_n_0\
    );
\b_lock_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \b_lock_count_reg[8]_i_1_n_7\,
      Q => \b_lock_count_reg_n_0_[8]\,
      R => \b_lock_count[0]_i_1_n_0\
    );
\b_lock_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_lock_count_reg[4]_i_1_n_0\,
      CO(3) => \b_lock_count_reg[8]_i_1_n_0\,
      CO(2) => \b_lock_count_reg[8]_i_1_n_1\,
      CO(1) => \b_lock_count_reg[8]_i_1_n_2\,
      CO(0) => \b_lock_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \b_lock_count_reg[8]_i_1_n_4\,
      O(2) => \b_lock_count_reg[8]_i_1_n_5\,
      O(1) => \b_lock_count_reg[8]_i_1_n_6\,
      O(0) => \b_lock_count_reg[8]_i_1_n_7\,
      S(3) => \b_lock_count_reg_n_0_[11]\,
      S(2) => \b_lock_count_reg_n_0_[10]\,
      S(1) => \b_lock_count_reg_n_0_[9]\,
      S(0) => \b_lock_count_reg_n_0_[8]\
    );
\b_lock_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \b_lock_count_reg[8]_i_1_n_6\,
      Q => \b_lock_count_reg_n_0_[9]\,
      R => \b_lock_count[0]_i_1_n_0\
    );
\b_lock_deassert_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \b_lock_deassert_count_reg_n_0_[0]\,
      O => \p_0_in__2\(0)
    );
\b_lock_deassert_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \b_lock_deassert_count_reg_n_0_[0]\,
      I1 => \b_lock_deassert_count_reg_n_0_[1]\,
      O => \p_0_in__2\(1)
    );
\b_lock_deassert_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \b_lock_deassert_count_reg_n_0_[2]\,
      I1 => \b_lock_deassert_count_reg_n_0_[1]\,
      I2 => \b_lock_deassert_count_reg_n_0_[0]\,
      O => \p_0_in__2\(2)
    );
\b_lock_deassert_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \b_lock_deassert_count_reg_n_0_[3]\,
      I1 => \b_lock_deassert_count_reg_n_0_[0]\,
      I2 => \b_lock_deassert_count_reg_n_0_[1]\,
      I3 => \b_lock_deassert_count_reg_n_0_[2]\,
      O => \p_0_in__2\(3)
    );
\b_lock_deassert_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \b_lock_deassert_count_reg_n_0_[4]\,
      I1 => \b_lock_deassert_count_reg_n_0_[2]\,
      I2 => \b_lock_deassert_count_reg_n_0_[1]\,
      I3 => \b_lock_deassert_count_reg_n_0_[0]\,
      I4 => \b_lock_deassert_count_reg_n_0_[3]\,
      O => \p_0_in__2\(4)
    );
\b_lock_deassert_count[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \out\,
      I1 => \^b_lock_mod_reg_0\,
      I2 => b_lock_mod_r,
      O => \b_lock_deassert_count[5]_i_1_n_0\
    );
\b_lock_deassert_count[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in,
      O => sel
    );
\b_lock_deassert_count[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \b_lock_deassert_count_reg_n_0_[3]\,
      I1 => \b_lock_deassert_count_reg_n_0_[0]\,
      I2 => \b_lock_deassert_count_reg_n_0_[1]\,
      I3 => \b_lock_deassert_count_reg_n_0_[2]\,
      I4 => \b_lock_deassert_count_reg_n_0_[4]\,
      O => \p_0_in__2\(5)
    );
\b_lock_deassert_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => sel,
      D => \p_0_in__2\(0),
      Q => \b_lock_deassert_count_reg_n_0_[0]\,
      R => \b_lock_deassert_count[5]_i_1_n_0\
    );
\b_lock_deassert_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => sel,
      D => \p_0_in__2\(1),
      Q => \b_lock_deassert_count_reg_n_0_[1]\,
      R => \b_lock_deassert_count[5]_i_1_n_0\
    );
\b_lock_deassert_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => sel,
      D => \p_0_in__2\(2),
      Q => \b_lock_deassert_count_reg_n_0_[2]\,
      R => \b_lock_deassert_count[5]_i_1_n_0\
    );
\b_lock_deassert_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => sel,
      D => \p_0_in__2\(3),
      Q => \b_lock_deassert_count_reg_n_0_[3]\,
      R => \b_lock_deassert_count[5]_i_1_n_0\
    );
\b_lock_deassert_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => sel,
      D => \p_0_in__2\(4),
      Q => \b_lock_deassert_count_reg_n_0_[4]\,
      R => \b_lock_deassert_count[5]_i_1_n_0\
    );
\b_lock_deassert_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => sel,
      D => \p_0_in__2\(5),
      Q => p_0_in,
      R => \b_lock_deassert_count[5]_i_1_n_0\
    );
b_lock_mod_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FF0080008000"
    )
        port map (
      I0 => p_0_in,
      I1 => cable_pull_i_2_n_0,
      I2 => p_1_in,
      I3 => b_lock_mod,
      I4 => b_lock_count_reg(19),
      I5 => \^b_lock_mod_reg_0\,
      O => b_lock_mod_i_1_n_0
    );
b_lock_mod_r_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \^b_lock_mod_reg_0\,
      Q => b_lock_mod_r,
      R => '0'
    );
b_lock_mod_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => b_lock_mod_i_1_n_0,
      Q => \^b_lock_mod_reg_0\,
      R => \out\
    );
cable_pull_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4444444"
    )
        port map (
      I0 => b_lock_count_reg(19),
      I1 => \^cable_pull\,
      I2 => b_lock_mod,
      I3 => p_1_in,
      I4 => cable_pull_i_2_n_0,
      O => cable_pull_i_1_n_0
    );
cable_pull_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^fsm_sequential_mcp1_state_reg[2]_1\(0),
      I1 => \mcp1_state__0\(1),
      I2 => \mcp1_state__0\(0),
      O => cable_pull_i_2_n_0
    );
cable_pull_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => cable_pull_i_1_n_0,
      Q => \^cable_pull\,
      R => '0'
    );
mcp1_err_block_count_inc_out_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808080808F8080"
    )
        port map (
      I0 => CO(0),
      I1 => mcp1_err_block_count_inc_out_reg(0),
      I2 => mcp1_err_block_count_inc_out_reg_0,
      I3 => \mcp1_state__0\(1),
      I4 => \mcp1_state__0\(0),
      I5 => \^fsm_sequential_mcp1_state_reg[2]_1\(0),
      O => \FSM_sequential_mcp1_state_reg[1]_0\
    );
\mcp1_rx_ebuff_ctrl[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAABA"
    )
        port map (
      I0 => \out\,
      I1 => \^fsm_sequential_mcp1_state_reg[2]_1\(0),
      I2 => \mcp1_rx_ebuff_data_reg[0]_0\,
      I3 => \mcp1_state__0\(0),
      I4 => \mcp1_state__0\(1),
      O => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_ctrl_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[0]_1\(0),
      D => D(0),
      Q => \^mcp1_rx_ebuff_ctrl_reg[7]_0\(0),
      S => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_ctrl_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[0]_1\(0),
      D => D(1),
      Q => \^mcp1_rx_ebuff_ctrl_reg[7]_0\(1),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_ctrl_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[0]_1\(0),
      D => D(2),
      Q => \^mcp1_rx_ebuff_ctrl_reg[7]_0\(2),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_ctrl_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[0]_1\(0),
      D => D(3),
      Q => \^mcp1_rx_ebuff_ctrl_reg[7]_0\(3),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_ctrl_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[0]_1\(0),
      D => D(4),
      Q => \^mcp1_rx_ebuff_ctrl_reg[7]_0\(4),
      S => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_ctrl_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[0]_1\(0),
      D => D(5),
      Q => \^mcp1_rx_ebuff_ctrl_reg[7]_0\(5),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_ctrl_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[0]_1\(0),
      D => D(6),
      Q => \^mcp1_rx_ebuff_ctrl_reg[7]_0\(6),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_ctrl_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[0]_1\(0),
      D => D(7),
      Q => \^mcp1_rx_ebuff_ctrl_reg[7]_0\(7),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[0]_1\(1),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(0),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(0),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[0]_1\(1),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(10),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(10),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[0]_1\(1),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(11),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(11),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[0]_1\(1),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(12),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(12),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[0]_1\(1),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(13),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(13),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[0]_1\(1),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(14),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(14),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[0]_1\(1),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(15),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(15),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[0]_1\(1),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(16),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(16),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[0]_1\(1),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(17),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(17),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[0]_1\(1),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(18),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(18),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[0]_1\(1),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(19),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(19),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[0]_1\(1),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(1),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(1),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[0]_1\(1),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(20),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(20),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[0]_1\(1),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(21),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(21),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[0]_1\(1),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(22),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(22),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[23]_0\(0),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(23),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(23),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[24]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[23]_0\(0),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(24),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(24),
      S => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[23]_0\(0),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(25),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(25),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[23]_0\(0),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(26),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(26),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[23]_0\(0),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(27),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(27),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[23]_0\(0),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(28),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(28),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[23]_0\(0),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(29),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(29),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[0]_1\(1),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(2),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(2),
      S => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[23]_0\(0),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(30),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(30),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[23]_0\(0),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(31),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(31),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[23]_0\(0),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(32),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(32),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[23]_0\(0),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(33),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(33),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[34]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[23]_0\(0),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(34),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(34),
      S => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[35]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[23]_0\(0),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(35),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(35),
      S => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[36]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[23]_0\(0),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(36),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(36),
      S => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[23]_0\(0),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(37),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(37),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[23]_0\(0),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(38),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(38),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[39]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[23]_0\(0),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(39),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(39),
      S => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[0]_1\(1),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(3),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(3),
      S => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[23]_0\(0),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(40),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(40),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[23]_0\(0),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(41),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(41),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[23]_0\(0),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(42),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(42),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[23]_0\(0),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(43),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(43),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[23]_0\(0),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(44),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(44),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[23]_0\(0),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(45),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(45),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[23]_0\(0),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(46),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(46),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[23]_0\(0),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(47),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(47),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[23]_0\(0),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(48),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(48),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[23]_0\(0),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(49),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(49),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[0]_1\(1),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(4),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(4),
      S => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[23]_0\(0),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(50),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(50),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[23]_0\(0),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(51),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(51),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[23]_0\(0),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(52),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(52),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[23]_0\(0),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(53),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(53),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[23]_0\(0),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(54),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(54),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[23]_0\(0),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(55),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(55),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[56]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[23]_0\(0),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(56),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(56),
      S => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[23]_0\(0),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(57),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(57),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[23]_0\(0),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(58),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(58),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[23]_0\(0),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(59),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(59),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[0]_1\(1),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(5),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(5),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[23]_0\(0),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(60),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(60),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[23]_0\(0),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(61),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(61),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[23]_0\(0),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(62),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(62),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[23]_0\(0),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(63),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(63),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[0]_1\(1),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(6),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(6),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[0]_1\(1),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(7),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(7),
      S => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[0]_1\(1),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(8),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(8),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \mcp1_rx_ebuff_data_reg[0]_1\(1),
      D => \mcp1_rx_ebuff_data_reg[63]_1\(9),
      Q => \^mcp1_rx_ebuff_data_reg[63]_0\(9),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\rx_elastic_buffer_i/idle_delete_i/idle_detect_i0/comp_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^mcp1_rx_ebuff_data_reg[63]_0\(2),
      I1 => \^mcp1_rx_ebuff_data_reg[63]_0\(3),
      I2 => \^mcp1_rx_ebuff_data_reg[63]_0\(0),
      I3 => \^mcp1_rx_ebuff_data_reg[63]_0\(1),
      O => comp_0
    );
\rx_elastic_buffer_i/idle_delete_i/idle_detect_i0/comp_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^mcp1_rx_ebuff_data_reg[63]_0\(7),
      I1 => \^mcp1_rx_ebuff_data_reg[63]_0\(6),
      I2 => \^mcp1_rx_ebuff_data_reg[63]_0\(4),
      I3 => \^mcp1_rx_ebuff_data_reg[63]_0\(5),
      O => comp_1
    );
\rx_elastic_buffer_i/idle_delete_i/idle_detect_i0/comp_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^mcp1_rx_ebuff_ctrl_reg[7]_0\(3),
      I1 => \^mcp1_rx_ebuff_ctrl_reg[7]_0\(2),
      I2 => \^mcp1_rx_ebuff_ctrl_reg[7]_0\(0),
      I3 => \^mcp1_rx_ebuff_ctrl_reg[7]_0\(1),
      O => comp_8
    );
\rx_elastic_buffer_i/idle_delete_i/idle_detect_i1/comp_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^mcp1_rx_ebuff_data_reg[63]_0\(34),
      I1 => \^mcp1_rx_ebuff_data_reg[63]_0\(35),
      I2 => \^mcp1_rx_ebuff_data_reg[63]_0\(32),
      I3 => \^mcp1_rx_ebuff_data_reg[63]_0\(33),
      O => comp_0_6
    );
\rx_elastic_buffer_i/idle_delete_i/idle_detect_i1/comp_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^mcp1_rx_ebuff_data_reg[63]_0\(39),
      I1 => \^mcp1_rx_ebuff_data_reg[63]_0\(38),
      I2 => \^mcp1_rx_ebuff_data_reg[63]_0\(36),
      I3 => \^mcp1_rx_ebuff_data_reg[63]_0\(37),
      O => comp_1_4
    );
\rx_elastic_buffer_i/idle_delete_i/idle_detect_i1/comp_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^mcp1_rx_ebuff_ctrl_reg[7]_0\(7),
      I1 => \^mcp1_rx_ebuff_ctrl_reg[7]_0\(6),
      I2 => \^mcp1_rx_ebuff_ctrl_reg[7]_0\(4),
      I3 => \^mcp1_rx_ebuff_ctrl_reg[7]_0\(5),
      O => comp_8_2
    );
\rx_elastic_buffer_i/idle_delete_i/seq_detect_i0/comp_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^mcp1_rx_ebuff_data_reg[63]_0\(0),
      I1 => \^mcp1_rx_ebuff_data_reg[63]_0\(1),
      I2 => \^mcp1_rx_ebuff_data_reg[63]_0\(3),
      I3 => \^mcp1_rx_ebuff_data_reg[63]_0\(2),
      O => comp_0_1
    );
\rx_elastic_buffer_i/idle_delete_i/seq_detect_i0/comp_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^mcp1_rx_ebuff_data_reg[63]_0\(5),
      I1 => \^mcp1_rx_ebuff_data_reg[63]_0\(6),
      I2 => \^mcp1_rx_ebuff_data_reg[63]_0\(4),
      I3 => \^mcp1_rx_ebuff_data_reg[63]_0\(7),
      O => comp_1_0
    );
\rx_elastic_buffer_i/idle_delete_i/seq_detect_i0/comp_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^mcp1_rx_ebuff_ctrl_reg[7]_0\(3),
      I1 => \^mcp1_rx_ebuff_ctrl_reg[7]_0\(2),
      I2 => \^mcp1_rx_ebuff_ctrl_reg[7]_0\(0),
      I3 => \^mcp1_rx_ebuff_ctrl_reg[7]_0\(1),
      O => comp_2
    );
\rx_elastic_buffer_i/idle_delete_i/seq_detect_i1/comp_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^mcp1_rx_ebuff_data_reg[63]_0\(32),
      I1 => \^mcp1_rx_ebuff_data_reg[63]_0\(33),
      I2 => \^mcp1_rx_ebuff_data_reg[63]_0\(35),
      I3 => \^mcp1_rx_ebuff_data_reg[63]_0\(34),
      O => comp_0_7
    );
\rx_elastic_buffer_i/idle_delete_i/seq_detect_i1/comp_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^mcp1_rx_ebuff_data_reg[63]_0\(37),
      I1 => \^mcp1_rx_ebuff_data_reg[63]_0\(38),
      I2 => \^mcp1_rx_ebuff_data_reg[63]_0\(36),
      I3 => \^mcp1_rx_ebuff_data_reg[63]_0\(39),
      O => comp_1_5
    );
\rx_elastic_buffer_i/idle_delete_i/seq_detect_i1/comp_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^mcp1_rx_ebuff_ctrl_reg[7]_0\(7),
      I1 => \^mcp1_rx_ebuff_ctrl_reg[7]_0\(6),
      I2 => \^mcp1_rx_ebuff_ctrl_reg[7]_0\(4),
      I3 => \^mcp1_rx_ebuff_ctrl_reg[7]_0\(5),
      O => comp_2_3
    );
\state_eq_c_count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000009000000"
    )
        port map (
      I0 => \state_eq_c_count_reg_n_0_[0]\,
      I1 => p_1_in,
      I2 => \^fsm_sequential_mcp1_state_reg[2]_1\(0),
      I3 => \mcp1_state__0\(1),
      I4 => \mcp1_state__0\(0),
      I5 => \out\,
      O => \state_eq_c_count[0]_i_1_n_0\
    );
\state_eq_c_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"009A"
    )
        port map (
      I0 => \state_eq_c_count_reg_n_0_[1]\,
      I1 => p_1_in,
      I2 => \state_eq_c_count_reg_n_0_[0]\,
      I3 => \state_eq_c_count[2]_i_2_n_0\,
      O => \state_eq_c_count[1]_i_1_n_0\
    );
\state_eq_c_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => p_1_in,
      I1 => \state_eq_c_count_reg_n_0_[1]\,
      I2 => \state_eq_c_count_reg_n_0_[0]\,
      I3 => \state_eq_c_count[2]_i_2_n_0\,
      O => \state_eq_c_count[2]_i_1_n_0\
    );
\state_eq_c_count[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBF"
    )
        port map (
      I0 => \out\,
      I1 => \mcp1_state__0\(0),
      I2 => \mcp1_state__0\(1),
      I3 => \^fsm_sequential_mcp1_state_reg[2]_1\(0),
      O => \state_eq_c_count[2]_i_2_n_0\
    );
\state_eq_c_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \state_eq_c_count[0]_i_1_n_0\,
      Q => \state_eq_c_count_reg_n_0_[0]\,
      R => '0'
    );
\state_eq_c_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \state_eq_c_count[1]_i_1_n_0\,
      Q => \state_eq_c_count_reg_n_0_[1]\,
      R => '0'
    );
\state_eq_c_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \state_eq_c_count[2]_i_1_n_0\,
      Q => p_1_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_rx_pcs_test is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_66_enc_reg_reg[65]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    err_block_count_inc : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    rxusrclk2 : in STD_LOGIC;
    mcp1_ignore_next_mismatch_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    mcp1_err_block_count_inc_out_reg_0 : in STD_LOGIC;
    mcp1_err_block_count_inc_out_reg_1 : in STD_LOGIC;
    mcp1_ignore_next_mismatch_reg_1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_rx_pcs_test : entity is "ten_gig_eth_pcs_pma_v6_0_15_rx_pcs_test";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_rx_pcs_test;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_rx_pcs_test is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^err_block_count_inc\ : STD_LOGIC;
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_block_count[6]_i_2_n_0\ : STD_LOGIC;
  signal mcp1_block_count_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \mcp1_err_block_count_inc_out1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_err_block_count_inc_out1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_err_block_count_inc_out1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_err_block_count_inc_out1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_err_block_count_inc_out1_carry__0_n_0\ : STD_LOGIC;
  signal \mcp1_err_block_count_inc_out1_carry__0_n_1\ : STD_LOGIC;
  signal \mcp1_err_block_count_inc_out1_carry__0_n_2\ : STD_LOGIC;
  signal \mcp1_err_block_count_inc_out1_carry__0_n_3\ : STD_LOGIC;
  signal \mcp1_err_block_count_inc_out1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_err_block_count_inc_out1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_err_block_count_inc_out1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_err_block_count_inc_out1_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_err_block_count_inc_out1_carry__1_n_0\ : STD_LOGIC;
  signal \mcp1_err_block_count_inc_out1_carry__1_n_1\ : STD_LOGIC;
  signal \mcp1_err_block_count_inc_out1_carry__1_n_2\ : STD_LOGIC;
  signal \mcp1_err_block_count_inc_out1_carry__1_n_3\ : STD_LOGIC;
  signal \mcp1_err_block_count_inc_out1_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_err_block_count_inc_out1_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_err_block_count_inc_out1_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_err_block_count_inc_out1_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_err_block_count_inc_out1_carry__2_n_0\ : STD_LOGIC;
  signal \mcp1_err_block_count_inc_out1_carry__2_n_1\ : STD_LOGIC;
  signal \mcp1_err_block_count_inc_out1_carry__2_n_2\ : STD_LOGIC;
  signal \mcp1_err_block_count_inc_out1_carry__2_n_3\ : STD_LOGIC;
  signal \mcp1_err_block_count_inc_out1_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_err_block_count_inc_out1_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_err_block_count_inc_out1_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_err_block_count_inc_out1_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_err_block_count_inc_out1_carry__3_n_0\ : STD_LOGIC;
  signal \mcp1_err_block_count_inc_out1_carry__3_n_1\ : STD_LOGIC;
  signal \mcp1_err_block_count_inc_out1_carry__3_n_2\ : STD_LOGIC;
  signal \mcp1_err_block_count_inc_out1_carry__3_n_3\ : STD_LOGIC;
  signal \mcp1_err_block_count_inc_out1_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_err_block_count_inc_out1_carry__4_n_3\ : STD_LOGIC;
  signal mcp1_err_block_count_inc_out1_carry_i_1_n_0 : STD_LOGIC;
  signal mcp1_err_block_count_inc_out1_carry_i_2_n_0 : STD_LOGIC;
  signal mcp1_err_block_count_inc_out1_carry_i_3_n_0 : STD_LOGIC;
  signal mcp1_err_block_count_inc_out1_carry_i_4_n_0 : STD_LOGIC;
  signal mcp1_err_block_count_inc_out1_carry_n_0 : STD_LOGIC;
  signal mcp1_err_block_count_inc_out1_carry_n_1 : STD_LOGIC;
  signal mcp1_err_block_count_inc_out1_carry_n_2 : STD_LOGIC;
  signal mcp1_err_block_count_inc_out1_carry_n_3 : STD_LOGIC;
  signal \mcp1_err_block_count_inc_out1_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \mcp1_err_block_count_inc_out1_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \mcp1_err_block_count_inc_out1_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \mcp1_err_block_count_inc_out1_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \mcp1_err_block_count_inc_out1_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \mcp1_err_block_count_inc_out1_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \mcp1_err_block_count_inc_out1_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \mcp1_err_block_count_inc_out1_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \mcp1_err_block_count_inc_out1_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \mcp1_err_block_count_inc_out1_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \mcp1_err_block_count_inc_out1_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \mcp1_err_block_count_inc_out1_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \mcp1_err_block_count_inc_out1_inferred__0/i__carry__3_n_0\ : STD_LOGIC;
  signal \mcp1_err_block_count_inc_out1_inferred__0/i__carry__3_n_1\ : STD_LOGIC;
  signal \mcp1_err_block_count_inc_out1_inferred__0/i__carry__3_n_2\ : STD_LOGIC;
  signal \mcp1_err_block_count_inc_out1_inferred__0/i__carry__3_n_3\ : STD_LOGIC;
  signal \mcp1_err_block_count_inc_out1_inferred__0/i__carry__4_n_3\ : STD_LOGIC;
  signal \mcp1_err_block_count_inc_out1_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \mcp1_err_block_count_inc_out1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \mcp1_err_block_count_inc_out1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \mcp1_err_block_count_inc_out1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal mcp1_err_block_count_inc_out_i_1_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_i_1_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_i_2_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_i_3_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_i_4_n_0 : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^rx_66_enc_reg_reg[65]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mcp1_err_block_count_inc_out1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mcp1_err_block_count_inc_out1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mcp1_err_block_count_inc_out1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mcp1_err_block_count_inc_out1_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mcp1_err_block_count_inc_out1_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mcp1_err_block_count_inc_out1_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mcp1_err_block_count_inc_out1_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mcp1_err_block_count_inc_out1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mcp1_err_block_count_inc_out1_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mcp1_err_block_count_inc_out1_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mcp1_err_block_count_inc_out1_inferred__0/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mcp1_err_block_count_inc_out1_inferred__0/i__carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mcp1_err_block_count_inc_out1_inferred__0/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mcp1_err_block_count_inc_out1_inferred__0/i__carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mcp1_block_count[1]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \mcp1_block_count[2]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \mcp1_block_count[3]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \mcp1_block_count[4]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \mcp1_block_count[6]_i_2\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of mcp1_ignore_next_mismatch_i_4 : label is "soft_lutpair224";
begin
  CO(0) <= \^co\(0);
  err_block_count_inc <= \^err_block_count_inc\;
  \rx_66_enc_reg_reg[65]\(0) <= \^rx_66_enc_reg_reg[65]\(0);
\i__carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(22),
      I1 => Q(21),
      I2 => Q(23),
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(20),
      I1 => Q(18),
      I2 => Q(19),
      O => \i__carry__0_i_2_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(16),
      I1 => Q(17),
      I2 => Q(15),
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(12),
      I1 => Q(13),
      I2 => Q(14),
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(33),
      I1 => Q(34),
      I2 => Q(35),
      O => \i__carry__1_i_1_n_0\
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(32),
      I1 => Q(30),
      I2 => Q(31),
      O => \i__carry__1_i_2_n_0\
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(29),
      I1 => Q(27),
      I2 => Q(28),
      O => \i__carry__1_i_3_n_0\
    );
\i__carry__1_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00011110"
    )
        port map (
      I0 => Q(26),
      I1 => Q(25),
      I2 => mcp1_ignore_next_mismatch_reg_0(1),
      I3 => mcp1_ignore_next_mismatch_reg_0(0),
      I4 => Q(24),
      O => \i__carry__1_i_4_n_0\
    );
\i__carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(45),
      I1 => Q(47),
      I2 => Q(46),
      O => \i__carry__2_i_1_n_0\
    );
\i__carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => Q(44),
      O => \i__carry__2_i_2_n_0\
    );
\i__carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(41),
      I1 => Q(39),
      I2 => Q(40),
      O => \i__carry__2_i_3_n_0\
    );
\i__carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(36),
      I1 => Q(37),
      I2 => Q(38),
      O => \i__carry__2_i_4_n_0\
    );
\i__carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(58),
      I1 => Q(59),
      I2 => Q(57),
      O => \i__carry__3_i_1_n_0\
    );
\i__carry__3_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000001E"
    )
        port map (
      I0 => mcp1_ignore_next_mismatch_reg_0(1),
      I1 => mcp1_ignore_next_mismatch_reg_0(0),
      I2 => Q(56),
      I3 => Q(54),
      I4 => Q(55),
      O => \i__carry__3_i_2_n_0\
    );
\i__carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(51),
      I1 => Q(53),
      I2 => Q(52),
      O => \i__carry__3_i_3_n_0\
    );
\i__carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(50),
      I1 => Q(48),
      I2 => Q(49),
      O => \i__carry__3_i_4_n_0\
    );
\i__carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(63),
      O => \i__carry__4_i_1_n_0\
    );
\i__carry__4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(62),
      I1 => Q(60),
      I2 => Q(61),
      O => \i__carry__4_i_2_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(9),
      I1 => Q(10),
      I2 => Q(11),
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000001E"
    )
        port map (
      I0 => mcp1_ignore_next_mismatch_reg_0(1),
      I1 => mcp1_ignore_next_mismatch_reg_0(0),
      I2 => Q(6),
      I3 => Q(7),
      I4 => Q(8),
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000001E"
    )
        port map (
      I0 => mcp1_ignore_next_mismatch_reg_0(1),
      I1 => mcp1_ignore_next_mismatch_reg_0(0),
      I2 => Q(4),
      I3 => Q(3),
      I4 => Q(5),
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001118"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => mcp1_ignore_next_mismatch_reg_0(0),
      I3 => mcp1_ignore_next_mismatch_reg_0(1),
      I4 => Q(1),
      O => \i__carry_i_4_n_0\
    );
\mcp1_block_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mcp1_block_count_reg(0),
      O => \p_0_in__1\(0)
    );
\mcp1_block_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mcp1_block_count_reg(0),
      I1 => mcp1_block_count_reg(1),
      O => \p_0_in__1\(1)
    );
\mcp1_block_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mcp1_block_count_reg(2),
      I1 => mcp1_block_count_reg(1),
      I2 => mcp1_block_count_reg(0),
      O => \p_0_in__1\(2)
    );
\mcp1_block_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => mcp1_block_count_reg(3),
      I1 => mcp1_block_count_reg(0),
      I2 => mcp1_block_count_reg(1),
      I3 => mcp1_block_count_reg(2),
      O => \p_0_in__1\(3)
    );
\mcp1_block_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => mcp1_block_count_reg(4),
      I1 => mcp1_block_count_reg(2),
      I2 => mcp1_block_count_reg(1),
      I3 => mcp1_block_count_reg(0),
      I4 => mcp1_block_count_reg(3),
      O => \p_0_in__1\(4)
    );
\mcp1_block_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => mcp1_block_count_reg(5),
      I1 => mcp1_block_count_reg(3),
      I2 => mcp1_block_count_reg(0),
      I3 => mcp1_block_count_reg(1),
      I4 => mcp1_block_count_reg(2),
      I5 => mcp1_block_count_reg(4),
      O => \p_0_in__1\(5)
    );
\mcp1_block_count[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mcp1_block_count_reg(6),
      I1 => \mcp1_block_count[6]_i_2_n_0\,
      I2 => mcp1_block_count_reg(5),
      O => \p_0_in__1\(6)
    );
\mcp1_block_count[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => mcp1_block_count_reg(4),
      I1 => mcp1_block_count_reg(2),
      I2 => mcp1_block_count_reg(1),
      I3 => mcp1_block_count_reg(0),
      I4 => mcp1_block_count_reg(3),
      O => \mcp1_block_count[6]_i_2_n_0\
    );
\mcp1_block_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \p_0_in__1\(0),
      Q => mcp1_block_count_reg(0),
      R => SR(0)
    );
\mcp1_block_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \p_0_in__1\(1),
      Q => mcp1_block_count_reg(1),
      R => SR(0)
    );
\mcp1_block_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \p_0_in__1\(2),
      Q => mcp1_block_count_reg(2),
      R => SR(0)
    );
\mcp1_block_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \p_0_in__1\(3),
      Q => mcp1_block_count_reg(3),
      R => SR(0)
    );
\mcp1_block_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \p_0_in__1\(4),
      Q => mcp1_block_count_reg(4),
      R => SR(0)
    );
\mcp1_block_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \p_0_in__1\(5),
      Q => mcp1_block_count_reg(5),
      R => SR(0)
    );
\mcp1_block_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \p_0_in__1\(6),
      Q => mcp1_block_count_reg(6),
      R => SR(0)
    );
mcp1_err_block_count_inc_out1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => mcp1_err_block_count_inc_out1_carry_n_0,
      CO(2) => mcp1_err_block_count_inc_out1_carry_n_1,
      CO(1) => mcp1_err_block_count_inc_out1_carry_n_2,
      CO(0) => mcp1_err_block_count_inc_out1_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => NLW_mcp1_err_block_count_inc_out1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => mcp1_err_block_count_inc_out1_carry_i_1_n_0,
      S(2) => mcp1_err_block_count_inc_out1_carry_i_2_n_0,
      S(1) => mcp1_err_block_count_inc_out1_carry_i_3_n_0,
      S(0) => mcp1_err_block_count_inc_out1_carry_i_4_n_0
    );
\mcp1_err_block_count_inc_out1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => mcp1_err_block_count_inc_out1_carry_n_0,
      CO(3) => \mcp1_err_block_count_inc_out1_carry__0_n_0\,
      CO(2) => \mcp1_err_block_count_inc_out1_carry__0_n_1\,
      CO(1) => \mcp1_err_block_count_inc_out1_carry__0_n_2\,
      CO(0) => \mcp1_err_block_count_inc_out1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_mcp1_err_block_count_inc_out1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \mcp1_err_block_count_inc_out1_carry__0_i_1_n_0\,
      S(2) => \mcp1_err_block_count_inc_out1_carry__0_i_2_n_0\,
      S(1) => \mcp1_err_block_count_inc_out1_carry__0_i_3_n_0\,
      S(0) => \mcp1_err_block_count_inc_out1_carry__0_i_4_n_0\
    );
\mcp1_err_block_count_inc_out1_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(21),
      I1 => Q(22),
      I2 => Q(23),
      O => \mcp1_err_block_count_inc_out1_carry__0_i_1_n_0\
    );
\mcp1_err_block_count_inc_out1_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(20),
      I1 => Q(18),
      I2 => Q(19),
      O => \mcp1_err_block_count_inc_out1_carry__0_i_2_n_0\
    );
\mcp1_err_block_count_inc_out1_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(15),
      I1 => Q(16),
      I2 => Q(17),
      O => \mcp1_err_block_count_inc_out1_carry__0_i_3_n_0\
    );
\mcp1_err_block_count_inc_out1_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(12),
      I1 => Q(13),
      I2 => Q(14),
      O => \mcp1_err_block_count_inc_out1_carry__0_i_4_n_0\
    );
\mcp1_err_block_count_inc_out1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mcp1_err_block_count_inc_out1_carry__0_n_0\,
      CO(3) => \mcp1_err_block_count_inc_out1_carry__1_n_0\,
      CO(2) => \mcp1_err_block_count_inc_out1_carry__1_n_1\,
      CO(1) => \mcp1_err_block_count_inc_out1_carry__1_n_2\,
      CO(0) => \mcp1_err_block_count_inc_out1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_mcp1_err_block_count_inc_out1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \mcp1_err_block_count_inc_out1_carry__1_i_1_n_0\,
      S(2) => \mcp1_err_block_count_inc_out1_carry__1_i_2_n_0\,
      S(1) => \mcp1_err_block_count_inc_out1_carry__1_i_3_n_0\,
      S(0) => \mcp1_err_block_count_inc_out1_carry__1_i_4_n_0\
    );
\mcp1_err_block_count_inc_out1_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(33),
      I1 => Q(34),
      I2 => Q(35),
      O => \mcp1_err_block_count_inc_out1_carry__1_i_1_n_0\
    );
\mcp1_err_block_count_inc_out1_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(32),
      I1 => Q(30),
      I2 => Q(31),
      O => \mcp1_err_block_count_inc_out1_carry__1_i_2_n_0\
    );
\mcp1_err_block_count_inc_out1_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(29),
      I1 => Q(27),
      I2 => Q(28),
      O => \mcp1_err_block_count_inc_out1_carry__1_i_3_n_0\
    );
\mcp1_err_block_count_inc_out1_carry__1_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88800008"
    )
        port map (
      I0 => Q(26),
      I1 => Q(25),
      I2 => mcp1_ignore_next_mismatch_reg_0(1),
      I3 => mcp1_ignore_next_mismatch_reg_0(0),
      I4 => Q(24),
      O => \mcp1_err_block_count_inc_out1_carry__1_i_4_n_0\
    );
\mcp1_err_block_count_inc_out1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mcp1_err_block_count_inc_out1_carry__1_n_0\,
      CO(3) => \mcp1_err_block_count_inc_out1_carry__2_n_0\,
      CO(2) => \mcp1_err_block_count_inc_out1_carry__2_n_1\,
      CO(1) => \mcp1_err_block_count_inc_out1_carry__2_n_2\,
      CO(0) => \mcp1_err_block_count_inc_out1_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_mcp1_err_block_count_inc_out1_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \mcp1_err_block_count_inc_out1_carry__2_i_1_n_0\,
      S(2) => \mcp1_err_block_count_inc_out1_carry__2_i_2_n_0\,
      S(1) => \mcp1_err_block_count_inc_out1_carry__2_i_3_n_0\,
      S(0) => \mcp1_err_block_count_inc_out1_carry__2_i_4_n_0\
    );
\mcp1_err_block_count_inc_out1_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(45),
      I1 => Q(47),
      I2 => Q(46),
      O => \mcp1_err_block_count_inc_out1_carry__2_i_1_n_0\
    );
\mcp1_err_block_count_inc_out1_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(42),
      I1 => Q(43),
      I2 => Q(44),
      O => \mcp1_err_block_count_inc_out1_carry__2_i_2_n_0\
    );
\mcp1_err_block_count_inc_out1_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(41),
      I1 => Q(39),
      I2 => Q(40),
      O => \mcp1_err_block_count_inc_out1_carry__2_i_3_n_0\
    );
\mcp1_err_block_count_inc_out1_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(36),
      I1 => Q(37),
      I2 => Q(38),
      O => \mcp1_err_block_count_inc_out1_carry__2_i_4_n_0\
    );
\mcp1_err_block_count_inc_out1_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \mcp1_err_block_count_inc_out1_carry__2_n_0\,
      CO(3) => \mcp1_err_block_count_inc_out1_carry__3_n_0\,
      CO(2) => \mcp1_err_block_count_inc_out1_carry__3_n_1\,
      CO(1) => \mcp1_err_block_count_inc_out1_carry__3_n_2\,
      CO(0) => \mcp1_err_block_count_inc_out1_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_mcp1_err_block_count_inc_out1_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \mcp1_err_block_count_inc_out1_carry__3_i_1_n_0\,
      S(2) => \mcp1_err_block_count_inc_out1_carry__3_i_2_n_0\,
      S(1) => \mcp1_err_block_count_inc_out1_carry__3_i_3_n_0\,
      S(0) => \mcp1_err_block_count_inc_out1_carry__3_i_4_n_0\
    );
\mcp1_err_block_count_inc_out1_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(57),
      I1 => Q(58),
      I2 => Q(59),
      O => \mcp1_err_block_count_inc_out1_carry__3_i_1_n_0\
    );
\mcp1_err_block_count_inc_out1_carry__3_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88800008"
    )
        port map (
      I0 => Q(54),
      I1 => Q(55),
      I2 => mcp1_ignore_next_mismatch_reg_0(1),
      I3 => mcp1_ignore_next_mismatch_reg_0(0),
      I4 => Q(56),
      O => \mcp1_err_block_count_inc_out1_carry__3_i_2_n_0\
    );
\mcp1_err_block_count_inc_out1_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(53),
      I1 => Q(51),
      I2 => Q(52),
      O => \mcp1_err_block_count_inc_out1_carry__3_i_3_n_0\
    );
\mcp1_err_block_count_inc_out1_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(50),
      I1 => Q(48),
      I2 => Q(49),
      O => \mcp1_err_block_count_inc_out1_carry__3_i_4_n_0\
    );
\mcp1_err_block_count_inc_out1_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \mcp1_err_block_count_inc_out1_carry__3_n_0\,
      CO(3 downto 2) => \NLW_mcp1_err_block_count_inc_out1_carry__4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^co\(0),
      CO(0) => \mcp1_err_block_count_inc_out1_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0011",
      O(3 downto 0) => \NLW_mcp1_err_block_count_inc_out1_carry__4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => Q(63),
      S(0) => \mcp1_err_block_count_inc_out1_carry__4_i_1_n_0\
    );
\mcp1_err_block_count_inc_out1_carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(62),
      I1 => Q(60),
      I2 => Q(61),
      O => \mcp1_err_block_count_inc_out1_carry__4_i_1_n_0\
    );
mcp1_err_block_count_inc_out1_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(11),
      I1 => Q(9),
      I2 => Q(10),
      O => mcp1_err_block_count_inc_out1_carry_i_1_n_0
    );
mcp1_err_block_count_inc_out1_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88800008"
    )
        port map (
      I0 => Q(7),
      I1 => Q(8),
      I2 => mcp1_ignore_next_mismatch_reg_0(1),
      I3 => mcp1_ignore_next_mismatch_reg_0(0),
      I4 => Q(6),
      O => mcp1_err_block_count_inc_out1_carry_i_2_n_0
    );
mcp1_err_block_count_inc_out1_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88800008"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => mcp1_ignore_next_mismatch_reg_0(1),
      I3 => mcp1_ignore_next_mismatch_reg_0(0),
      I4 => Q(4),
      O => mcp1_err_block_count_inc_out1_carry_i_3_n_0
    );
mcp1_err_block_count_inc_out1_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88800004"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => mcp1_ignore_next_mismatch_reg_0(1),
      I3 => mcp1_ignore_next_mismatch_reg_0(0),
      I4 => Q(0),
      O => mcp1_err_block_count_inc_out1_carry_i_4_n_0
    );
\mcp1_err_block_count_inc_out1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mcp1_err_block_count_inc_out1_inferred__0/i__carry_n_0\,
      CO(2) => \mcp1_err_block_count_inc_out1_inferred__0/i__carry_n_1\,
      CO(1) => \mcp1_err_block_count_inc_out1_inferred__0/i__carry_n_2\,
      CO(0) => \mcp1_err_block_count_inc_out1_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_mcp1_err_block_count_inc_out1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1_n_0\,
      S(2) => \i__carry_i_2_n_0\,
      S(1) => \i__carry_i_3_n_0\,
      S(0) => \i__carry_i_4_n_0\
    );
\mcp1_err_block_count_inc_out1_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \mcp1_err_block_count_inc_out1_inferred__0/i__carry_n_0\,
      CO(3) => \mcp1_err_block_count_inc_out1_inferred__0/i__carry__0_n_0\,
      CO(2) => \mcp1_err_block_count_inc_out1_inferred__0/i__carry__0_n_1\,
      CO(1) => \mcp1_err_block_count_inc_out1_inferred__0/i__carry__0_n_2\,
      CO(0) => \mcp1_err_block_count_inc_out1_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_mcp1_err_block_count_inc_out1_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_1_n_0\,
      S(2) => \i__carry__0_i_2_n_0\,
      S(1) => \i__carry__0_i_3_n_0\,
      S(0) => \i__carry__0_i_4_n_0\
    );
\mcp1_err_block_count_inc_out1_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mcp1_err_block_count_inc_out1_inferred__0/i__carry__0_n_0\,
      CO(3) => \mcp1_err_block_count_inc_out1_inferred__0/i__carry__1_n_0\,
      CO(2) => \mcp1_err_block_count_inc_out1_inferred__0/i__carry__1_n_1\,
      CO(1) => \mcp1_err_block_count_inc_out1_inferred__0/i__carry__1_n_2\,
      CO(0) => \mcp1_err_block_count_inc_out1_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_mcp1_err_block_count_inc_out1_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__1_i_1_n_0\,
      S(2) => \i__carry__1_i_2_n_0\,
      S(1) => \i__carry__1_i_3_n_0\,
      S(0) => \i__carry__1_i_4_n_0\
    );
\mcp1_err_block_count_inc_out1_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mcp1_err_block_count_inc_out1_inferred__0/i__carry__1_n_0\,
      CO(3) => \mcp1_err_block_count_inc_out1_inferred__0/i__carry__2_n_0\,
      CO(2) => \mcp1_err_block_count_inc_out1_inferred__0/i__carry__2_n_1\,
      CO(1) => \mcp1_err_block_count_inc_out1_inferred__0/i__carry__2_n_2\,
      CO(0) => \mcp1_err_block_count_inc_out1_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_mcp1_err_block_count_inc_out1_inferred__0/i__carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__2_i_1_n_0\,
      S(2) => \i__carry__2_i_2_n_0\,
      S(1) => \i__carry__2_i_3_n_0\,
      S(0) => \i__carry__2_i_4_n_0\
    );
\mcp1_err_block_count_inc_out1_inferred__0/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \mcp1_err_block_count_inc_out1_inferred__0/i__carry__2_n_0\,
      CO(3) => \mcp1_err_block_count_inc_out1_inferred__0/i__carry__3_n_0\,
      CO(2) => \mcp1_err_block_count_inc_out1_inferred__0/i__carry__3_n_1\,
      CO(1) => \mcp1_err_block_count_inc_out1_inferred__0/i__carry__3_n_2\,
      CO(0) => \mcp1_err_block_count_inc_out1_inferred__0/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_mcp1_err_block_count_inc_out1_inferred__0/i__carry__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__3_i_1_n_0\,
      S(2) => \i__carry__3_i_2_n_0\,
      S(1) => \i__carry__3_i_3_n_0\,
      S(0) => \i__carry__3_i_4_n_0\
    );
\mcp1_err_block_count_inc_out1_inferred__0/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \mcp1_err_block_count_inc_out1_inferred__0/i__carry__3_n_0\,
      CO(3 downto 2) => \NLW_mcp1_err_block_count_inc_out1_inferred__0/i__carry__4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^rx_66_enc_reg_reg[65]\(0),
      CO(0) => \mcp1_err_block_count_inc_out1_inferred__0/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0011",
      O(3 downto 0) => \NLW_mcp1_err_block_count_inc_out1_inferred__0/i__carry__4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \i__carry__4_i_1_n_0\,
      S(0) => \i__carry__4_i_2_n_0\
    );
mcp1_err_block_count_inc_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => SR(0),
      I1 => mcp1_err_block_count_inc_out_reg_0,
      I2 => mcp1_err_block_count_inc_out_reg_1,
      I3 => \^err_block_count_inc\,
      I4 => mcp1_ignore_next_mismatch_i_3_n_0,
      O => mcp1_err_block_count_inc_out_i_1_n_0
    );
mcp1_err_block_count_inc_out_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => mcp1_err_block_count_inc_out_i_1_n_0,
      Q => \^err_block_count_inc\,
      R => '0'
    );
mcp1_ignore_next_mismatch_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => mcp1_ignore_next_mismatch_i_2_n_0,
      I1 => mcp1_ignore_next_mismatch,
      I2 => mcp1_ignore_next_mismatch_i_3_n_0,
      I3 => SR(0),
      O => mcp1_ignore_next_mismatch_i_1_n_0
    );
mcp1_ignore_next_mismatch_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => mcp1_block_count_reg(2),
      I1 => mcp1_err_block_count_inc_out_reg_1,
      I2 => mcp1_block_count_reg(3),
      I3 => mcp1_block_count_reg(6),
      I4 => mcp1_ignore_next_mismatch_i_4_n_0,
      O => mcp1_ignore_next_mismatch_i_2_n_0
    );
mcp1_ignore_next_mismatch_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^rx_66_enc_reg_reg[65]\(0),
      I2 => mcp1_ignore_next_mismatch_reg_0(2),
      I3 => mcp1_ignore_next_mismatch_reg_1,
      I4 => mcp1_ignore_next_mismatch,
      I5 => mcp1_err_block_count_inc_out_reg_1,
      O => mcp1_ignore_next_mismatch_i_3_n_0
    );
mcp1_ignore_next_mismatch_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mcp1_block_count_reg(1),
      I1 => mcp1_block_count_reg(0),
      I2 => mcp1_block_count_reg(5),
      I3 => mcp1_block_count_reg(4),
      O => mcp1_ignore_next_mismatch_i_4_n_0
    );
mcp1_ignore_next_mismatch_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => mcp1_ignore_next_mismatch_i_1_n_0,
      Q => mcp1_ignore_next_mismatch,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_rxratecounter is
  port (
    \out\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rxusrclk2_en156_reg_rep__2_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rxusrclk2_en156_reg_rep__0_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rxusrclk2_en156_reg_rep__5_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rxusrclk2_en156_reg_rep__6_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rxusrclk2_en156_reg_rep__8_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rxusrclk2_en156_reg_rep__9_0\ : out STD_LOGIC;
    \rxusrclk2_en156_reg_rep__9_1\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rxusrclk2_en156_reg_rep__9_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rxusrclk2_en156_reg_rep__9_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rxusrclk2_en156_reg_rep__9_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rxusrclk2_en156_reg_rep__9_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rxusrclk2_en156_reg_rep__9_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rxusrclk2_en156_reg_rep__9_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 65 downto 0 );
    rxusrclk2 : in STD_LOGIC;
    \mcp1_r_type_next_reg_reg[2]\ : in STD_LOGIC;
    DecodeWord : in STD_LOGIC_VECTOR ( 0 to 0 );
    DecodeWord0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    DecodeWord1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    DecodeWord2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    DecodeWord3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    DecodeWord4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    DecodeWord5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_dec_c7_reg[7]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 33 downto 0 );
    rxdatavalid : in STD_LOGIC;
    rxheadervalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_rxratecounter : entity is "ten_gig_eth_pcs_pma_v6_0_15_rxratecounter";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_rxratecounter;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_rxratecounter is
  signal rx_66_out_reg0 : STD_LOGIC;
  signal rxusrclk2_en156_dup1_reg_n_0 : STD_LOGIC;
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of rxusrclk2_en156_dup1_reg_n_0 : signal is "50";
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of rxusrclk2_en156_dup1_reg_n_0 : signal is "found";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of rxusrclk2_en156_dup1_reg_n_0 : signal is "no";
  signal rxusrclk2_en156_dup2_reg_n_0 : STD_LOGIC;
  attribute MAX_FANOUT of rxusrclk2_en156_dup2_reg_n_0 : signal is "50";
  attribute RTL_MAX_FANOUT of rxusrclk2_en156_dup2_reg_n_0 : signal is "found";
  attribute equivalent_register_removal of rxusrclk2_en156_dup2_reg_n_0 : signal is "no";
  signal rxusrclk2_en156_dup3_reg_n_0 : STD_LOGIC;
  attribute MAX_FANOUT of rxusrclk2_en156_dup3_reg_n_0 : signal is "50";
  attribute RTL_MAX_FANOUT of rxusrclk2_en156_dup3_reg_n_0 : signal is "found";
  attribute equivalent_register_removal of rxusrclk2_en156_dup3_reg_n_0 : signal is "no";
  signal rxusrclk2_en156_reg0 : STD_LOGIC;
  signal \^rxusrclk2_en156_reg_rep__9_0\ : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of eq_rxusrclk2_en156_reg : label is "yes";
  attribute equivalent_register_removal of eq_rxusrclk2_en156_reg : label is "no";
  attribute RTL_MAX_FANOUT of rxusrclk2_en156_dup1_reg : label is "found";
  attribute equivalent_register_removal of rxusrclk2_en156_dup1_reg : label is "no";
  attribute RTL_MAX_FANOUT of rxusrclk2_en156_dup2_reg : label is "found";
  attribute equivalent_register_removal of rxusrclk2_en156_dup2_reg : label is "no";
  attribute RTL_MAX_FANOUT of rxusrclk2_en156_dup3_reg : label is "found";
  attribute equivalent_register_removal of rxusrclk2_en156_dup3_reg : label is "no";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of rxusrclk2_en156_reg : label is "rxusrclk2_en156_reg";
  attribute IS_FANOUT_CONSTRAINED : integer;
  attribute IS_FANOUT_CONSTRAINED of rxusrclk2_en156_reg_rep : label is 1;
  attribute ORIG_CELL_NAME of rxusrclk2_en156_reg_rep : label is "rxusrclk2_en156_reg";
  attribute IS_FANOUT_CONSTRAINED of \rxusrclk2_en156_reg_rep__0\ : label is 1;
  attribute ORIG_CELL_NAME of \rxusrclk2_en156_reg_rep__0\ : label is "rxusrclk2_en156_reg";
  attribute IS_FANOUT_CONSTRAINED of \rxusrclk2_en156_reg_rep__1\ : label is 1;
  attribute ORIG_CELL_NAME of \rxusrclk2_en156_reg_rep__1\ : label is "rxusrclk2_en156_reg";
  attribute IS_FANOUT_CONSTRAINED of \rxusrclk2_en156_reg_rep__2\ : label is 1;
  attribute ORIG_CELL_NAME of \rxusrclk2_en156_reg_rep__2\ : label is "rxusrclk2_en156_reg";
  attribute IS_FANOUT_CONSTRAINED of \rxusrclk2_en156_reg_rep__3\ : label is 1;
  attribute ORIG_CELL_NAME of \rxusrclk2_en156_reg_rep__3\ : label is "rxusrclk2_en156_reg";
  attribute IS_FANOUT_CONSTRAINED of \rxusrclk2_en156_reg_rep__4\ : label is 1;
  attribute ORIG_CELL_NAME of \rxusrclk2_en156_reg_rep__4\ : label is "rxusrclk2_en156_reg";
  attribute IS_FANOUT_CONSTRAINED of \rxusrclk2_en156_reg_rep__5\ : label is 1;
  attribute ORIG_CELL_NAME of \rxusrclk2_en156_reg_rep__5\ : label is "rxusrclk2_en156_reg";
  attribute IS_FANOUT_CONSTRAINED of \rxusrclk2_en156_reg_rep__6\ : label is 1;
  attribute ORIG_CELL_NAME of \rxusrclk2_en156_reg_rep__6\ : label is "rxusrclk2_en156_reg";
  attribute IS_FANOUT_CONSTRAINED of \rxusrclk2_en156_reg_rep__7\ : label is 1;
  attribute ORIG_CELL_NAME of \rxusrclk2_en156_reg_rep__7\ : label is "rxusrclk2_en156_reg";
  attribute IS_FANOUT_CONSTRAINED of \rxusrclk2_en156_reg_rep__8\ : label is 1;
  attribute ORIG_CELL_NAME of \rxusrclk2_en156_reg_rep__8\ : label is "rxusrclk2_en156_reg";
  attribute IS_FANOUT_CONSTRAINED of \rxusrclk2_en156_reg_rep__9\ : label is 1;
  attribute ORIG_CELL_NAME of \rxusrclk2_en156_reg_rep__9\ : label is "rxusrclk2_en156_reg";
begin
  \rxusrclk2_en156_reg_rep__9_0\ <= \^rxusrclk2_en156_reg_rep__9_0\;
eq_rxusrclk2_en156_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => rxusrclk2_en156_reg0,
      Q => \out\,
      R => '0'
    );
\mcp1_dec_c0[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rxusrclk2_en156_reg_rep__9_0\,
      I1 => DecodeWord(0),
      O => SR(0)
    );
\mcp1_dec_c1[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rxusrclk2_en156_reg_rep__9_0\,
      I1 => DecodeWord0(0),
      O => \rxusrclk2_en156_reg_rep__9_2\(0)
    );
\mcp1_dec_c2[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rxusrclk2_en156_reg_rep__9_0\,
      I1 => DecodeWord1(0),
      O => \rxusrclk2_en156_reg_rep__9_3\(0)
    );
\mcp1_dec_c3[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rxusrclk2_en156_reg_rep__9_0\,
      I1 => DecodeWord2(0),
      O => \rxusrclk2_en156_reg_rep__9_4\(0)
    );
\mcp1_dec_c4[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rxusrclk2_en156_reg_rep__9_0\,
      I1 => DecodeWord3(0),
      O => \rxusrclk2_en156_reg_rep__9_5\(0)
    );
\mcp1_dec_c5[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rxusrclk2_en156_reg_rep__9_0\,
      I1 => DecodeWord4(0),
      O => \rxusrclk2_en156_reg_rep__9_6\(0)
    );
\mcp1_dec_c6[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rxusrclk2_en156_reg_rep__9_0\,
      I1 => DecodeWord5(0),
      O => SS(0)
    );
\mcp1_dec_c7[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rxusrclk2_en156_reg_rep__9_0\,
      I1 => \mcp1_dec_c7_reg[7]\,
      O => \rxusrclk2_en156_reg_rep__9_7\(0)
    );
\mcp1_r_type_next_reg[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^rxusrclk2_en156_reg_rep__9_0\,
      I1 => \mcp1_r_type_next_reg_reg[2]\,
      O => \rxusrclk2_en156_reg_rep__9_1\
    );
\rx_66_out[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rxdatavalid,
      I1 => rxheadervalid,
      O => rx_66_out_reg0
    );
\rx_66_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(0),
      Q => D(0),
      R => '0'
    );
\rx_66_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(10),
      Q => D(10),
      R => '0'
    );
\rx_66_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(11),
      Q => D(11),
      R => '0'
    );
\rx_66_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(12),
      Q => D(12),
      R => '0'
    );
\rx_66_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(13),
      Q => D(13),
      R => '0'
    );
\rx_66_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(14),
      Q => D(14),
      R => '0'
    );
\rx_66_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(15),
      Q => D(15),
      R => '0'
    );
\rx_66_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(16),
      Q => D(16),
      R => '0'
    );
\rx_66_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(17),
      Q => D(17),
      R => '0'
    );
\rx_66_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(18),
      Q => D(18),
      R => '0'
    );
\rx_66_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(19),
      Q => D(19),
      R => '0'
    );
\rx_66_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(1),
      Q => D(1),
      R => '0'
    );
\rx_66_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(20),
      Q => D(20),
      R => '0'
    );
\rx_66_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(21),
      Q => D(21),
      R => '0'
    );
\rx_66_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(22),
      Q => D(22),
      R => '0'
    );
\rx_66_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(23),
      Q => D(23),
      R => '0'
    );
\rx_66_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(24),
      Q => D(24),
      R => '0'
    );
\rx_66_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(25),
      Q => D(25),
      R => '0'
    );
\rx_66_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(26),
      Q => D(26),
      R => '0'
    );
\rx_66_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(27),
      Q => D(27),
      R => '0'
    );
\rx_66_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(28),
      Q => D(28),
      R => '0'
    );
\rx_66_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(29),
      Q => D(29),
      R => '0'
    );
\rx_66_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(2),
      Q => D(2),
      R => '0'
    );
\rx_66_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(30),
      Q => D(30),
      R => '0'
    );
\rx_66_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(31),
      Q => D(31),
      R => '0'
    );
\rx_66_out_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(32),
      Q => D(32),
      R => '0'
    );
\rx_66_out_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(33),
      Q => D(33),
      R => '0'
    );
\rx_66_out_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg0,
      D => Q(2),
      Q => D(34),
      R => '0'
    );
\rx_66_out_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg0,
      D => Q(3),
      Q => D(35),
      R => '0'
    );
\rx_66_out_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg0,
      D => Q(4),
      Q => D(36),
      R => '0'
    );
\rx_66_out_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg0,
      D => Q(5),
      Q => D(37),
      R => '0'
    );
\rx_66_out_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg0,
      D => Q(6),
      Q => D(38),
      R => '0'
    );
\rx_66_out_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg0,
      D => Q(7),
      Q => D(39),
      R => '0'
    );
\rx_66_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(3),
      Q => D(3),
      R => '0'
    );
\rx_66_out_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg0,
      D => Q(8),
      Q => D(40),
      R => '0'
    );
\rx_66_out_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg0,
      D => Q(9),
      Q => D(41),
      R => '0'
    );
\rx_66_out_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg0,
      D => Q(10),
      Q => D(42),
      R => '0'
    );
\rx_66_out_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg0,
      D => Q(11),
      Q => D(43),
      R => '0'
    );
\rx_66_out_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg0,
      D => Q(12),
      Q => D(44),
      R => '0'
    );
\rx_66_out_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg0,
      D => Q(13),
      Q => D(45),
      R => '0'
    );
\rx_66_out_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg0,
      D => Q(14),
      Q => D(46),
      R => '0'
    );
\rx_66_out_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg0,
      D => Q(15),
      Q => D(47),
      R => '0'
    );
\rx_66_out_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg0,
      D => Q(16),
      Q => D(48),
      R => '0'
    );
\rx_66_out_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg0,
      D => Q(17),
      Q => D(49),
      R => '0'
    );
\rx_66_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(4),
      Q => D(4),
      R => '0'
    );
\rx_66_out_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg0,
      D => Q(18),
      Q => D(50),
      R => '0'
    );
\rx_66_out_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg0,
      D => Q(19),
      Q => D(51),
      R => '0'
    );
\rx_66_out_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg0,
      D => Q(20),
      Q => D(52),
      R => '0'
    );
\rx_66_out_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg0,
      D => Q(21),
      Q => D(53),
      R => '0'
    );
\rx_66_out_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg0,
      D => Q(22),
      Q => D(54),
      R => '0'
    );
\rx_66_out_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg0,
      D => Q(23),
      Q => D(55),
      R => '0'
    );
\rx_66_out_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg0,
      D => Q(24),
      Q => D(56),
      R => '0'
    );
\rx_66_out_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg0,
      D => Q(25),
      Q => D(57),
      R => '0'
    );
\rx_66_out_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg0,
      D => Q(26),
      Q => D(58),
      R => '0'
    );
\rx_66_out_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg0,
      D => Q(27),
      Q => D(59),
      R => '0'
    );
\rx_66_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(5),
      Q => D(5),
      R => '0'
    );
\rx_66_out_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg0,
      D => Q(28),
      Q => D(60),
      R => '0'
    );
\rx_66_out_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg0,
      D => Q(29),
      Q => D(61),
      R => '0'
    );
\rx_66_out_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg0,
      D => Q(30),
      Q => D(62),
      R => '0'
    );
\rx_66_out_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg0,
      D => Q(31),
      Q => D(63),
      R => '0'
    );
\rx_66_out_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg0,
      D => Q(32),
      Q => D(64),
      R => '0'
    );
\rx_66_out_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg0,
      D => Q(33),
      Q => D(65),
      R => '0'
    );
\rx_66_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(6),
      Q => D(6),
      R => '0'
    );
\rx_66_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(7),
      Q => D(7),
      R => '0'
    );
\rx_66_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(8),
      Q => D(8),
      R => '0'
    );
\rx_66_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rx_66_out_reg0,
      D => Q(9),
      Q => D(9),
      R => '0'
    );
rxusrclk2_en156_dup1_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => rxusrclk2_en156_reg0,
      Q => rxusrclk2_en156_dup1_reg_n_0,
      R => '0'
    );
rxusrclk2_en156_dup2_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => rxusrclk2_en156_reg0,
      Q => rxusrclk2_en156_dup2_reg_n_0,
      R => '0'
    );
rxusrclk2_en156_dup3_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => rxusrclk2_en156_reg0,
      Q => rxusrclk2_en156_dup3_reg_n_0,
      R => '0'
    );
rxusrclk2_en156_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxdatavalid,
      I1 => rxheadervalid,
      O => rxusrclk2_en156_reg0
    );
rxusrclk2_en156_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => rxusrclk2_en156_reg0,
      Q => E(0),
      R => '0'
    );
rxusrclk2_en156_reg_rep: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => rxusrclk2_en156_reg0,
      Q => \rxusrclk2_en156_reg_rep__2_0\(0),
      R => '0'
    );
\rxusrclk2_en156_reg_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => rxusrclk2_en156_reg0,
      Q => \rxusrclk2_en156_reg_rep__0_0\(0),
      R => '0'
    );
\rxusrclk2_en156_reg_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => rxusrclk2_en156_reg0,
      Q => \rxusrclk2_en156_reg_rep__2_0\(1),
      R => '0'
    );
\rxusrclk2_en156_reg_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => rxusrclk2_en156_reg0,
      Q => \rxusrclk2_en156_reg_rep__2_0\(2),
      R => '0'
    );
\rxusrclk2_en156_reg_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => rxusrclk2_en156_reg0,
      Q => \rxusrclk2_en156_reg_rep__5_0\(0),
      R => '0'
    );
\rxusrclk2_en156_reg_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => rxusrclk2_en156_reg0,
      Q => \rxusrclk2_en156_reg_rep__5_0\(1),
      R => '0'
    );
\rxusrclk2_en156_reg_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => rxusrclk2_en156_reg0,
      Q => \rxusrclk2_en156_reg_rep__5_0\(2),
      R => '0'
    );
\rxusrclk2_en156_reg_rep__6\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => rxusrclk2_en156_reg0,
      Q => \rxusrclk2_en156_reg_rep__6_0\(1),
      R => '0'
    );
\rxusrclk2_en156_reg_rep__7\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => rxusrclk2_en156_reg0,
      Q => \rxusrclk2_en156_reg_rep__6_0\(0),
      R => '0'
    );
\rxusrclk2_en156_reg_rep__8\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => rxusrclk2_en156_reg0,
      Q => \rxusrclk2_en156_reg_rep__8_0\(0),
      R => '0'
    );
\rxusrclk2_en156_reg_rep__9\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => rxusrclk2_en156_reg0,
      Q => \^rxusrclk2_en156_reg_rep__9_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_seq_detect is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    comp_0_3 : in STD_LOGIC;
    comp_1_4 : in STD_LOGIC;
    comp_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_seq_detect : entity is "ten_gig_eth_pcs_pma_v6_0_15_seq_detect";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_seq_detect;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_seq_detect is
  signal muxcyo_0 : STD_LOGIC;
  signal muxcyo_1 : STD_LOGIC;
  signal NLW_muxcy_i0_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_muxcy_i0_CARRY4_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_muxcy_i0_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_muxcy_i0_CARRY4_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of muxcy_i0_CARRY4 : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of muxcy_i0_CARRY4 : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of muxcy_i0_CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of muxcy_i0_CARRY4 : label is "LO:O";
begin
muxcy_i0_CARRY4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_muxcy_i0_CARRY4_CO_UNCONNECTED(3),
      CO(2) => D(0),
      CO(1) => muxcyo_1,
      CO(0) => muxcyo_0,
      CYINIT => '1',
      DI(3) => NLW_muxcy_i0_CARRY4_DI_UNCONNECTED(3),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => NLW_muxcy_i0_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3) => NLW_muxcy_i0_CARRY4_S_UNCONNECTED(3),
      S(2) => comp_2,
      S(1) => comp_1_4,
      S(0) => comp_0_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_seq_detect_62 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    comp_0_5 : in STD_LOGIC;
    comp_1_6 : in STD_LOGIC;
    comp_2_7 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_seq_detect_62 : entity is "ten_gig_eth_pcs_pma_v6_0_15_seq_detect";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_seq_detect_62;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_seq_detect_62 is
  signal muxcyo_0 : STD_LOGIC;
  signal muxcyo_1 : STD_LOGIC;
  signal NLW_muxcy_i0_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_muxcy_i0_CARRY4_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_muxcy_i0_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_muxcy_i0_CARRY4_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of muxcy_i0_CARRY4 : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of muxcy_i0_CARRY4 : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of muxcy_i0_CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of muxcy_i0_CARRY4 : label is "LO:O";
begin
muxcy_i0_CARRY4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_muxcy_i0_CARRY4_CO_UNCONNECTED(3),
      CO(2) => D(0),
      CO(1) => muxcyo_1,
      CO(0) => muxcyo_0,
      CYINIT => '1',
      DI(3) => NLW_muxcy_i0_CARRY4_DI_UNCONNECTED(3),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => NLW_muxcy_i0_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3) => NLW_muxcy_i0_CARRY4_S_UNCONNECTED(3),
      S(2) => comp_2_7,
      S(1) => comp_1_6,
      S(0) => comp_0_5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer is
  port (
    pcs_rxreset_int : out STD_LOGIC;
    in0 : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer : entity is "ten_gig_eth_pcs_pma_v6_0_15_synchronizer";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer is
  signal d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute async_reg of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute async_reg of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute async_reg of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute async_reg of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => in0,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => d4,
      Q => pcs_rxreset_int,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_24 is
  port (
    tx_disable : out STD_LOGIC;
    in0 : in STD_LOGIC;
    txusrclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_24 : entity is "ten_gig_eth_pcs_pma_v6_0_15_synchronizer";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_24;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_24 is
  signal d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute async_reg of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute async_reg of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute async_reg of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute async_reg of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => in0,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => d4,
      Q => tx_disable,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_25 is
  port (
    signal_detect_sync : out STD_LOGIC;
    q_reg_0 : out STD_LOGIC;
    signal_detect : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    \reg_1_0_15__0\ : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_25 : entity is "ten_gig_eth_pcs_pma_v6_0_15_synchronizer";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_25;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_25 is
  signal d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute async_reg of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute async_reg of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute async_reg of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute async_reg of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  signal \^signal_detect_sync\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
  signal_detect_sync <= \^signal_detect_sync\;
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => signal_detect,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d3,
      Q => d4,
      R => '0'
    );
\q[0]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^signal_detect_sync\,
      I1 => \reg_1_0_15__0\,
      I2 => reset,
      O => q_reg_0
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d4,
      Q => \^signal_detect_sync\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_29 is
  port (
    core_status : out STD_LOGIC_VECTOR ( 0 to 0 );
    b_lock : in STD_LOGIC;
    coreclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_29 : entity is "ten_gig_eth_pcs_pma_v6_0_15_synchronizer";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_29;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_29 is
  signal d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute async_reg of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute async_reg of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute async_reg of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute async_reg of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => b_lock,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d4,
      Q => core_status(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_30 is
  port (
    pcs_hi_ber_core_int : out STD_LOGIC;
    hiber : in STD_LOGIC;
    coreclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_30 : entity is "ten_gig_eth_pcs_pma_v6_0_15_synchronizer";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_30;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_30 is
  signal d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute async_reg of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute async_reg of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute async_reg of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute async_reg of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => hiber,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d4,
      Q => pcs_hi_ber_core_int,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_31 is
  port (
    pcs_rx_link_up_core_sync_int : out STD_LOGIC;
    in0 : in STD_LOGIC;
    coreclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_31 : entity is "ten_gig_eth_pcs_pma_v6_0_15_synchronizer";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_31;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_31 is
  signal d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute async_reg of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute async_reg of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute async_reg of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute async_reg of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => in0,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d4,
      Q => pcs_rx_link_up_core_sync_int,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_32 is
  port (
    mcp1_state0 : out STD_LOGIC;
    signal_detect : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_32 : entity is "ten_gig_eth_pcs_pma_v6_0_15_synchronizer";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_32;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_32 is
  signal d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute async_reg of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute async_reg of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute async_reg of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute async_reg of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  signal signal_ok_reg : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
\FSM_sequential_mcp1_state[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \out\,
      I1 => signal_ok_reg,
      O => mcp1_state0
    );
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => signal_detect,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => d4,
      Q => signal_ok_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_58 is
  port (
    toggle_rdclk : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    in0 : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    toggle_rdclk_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_58 : entity is "ten_gig_eth_pcs_pma_v6_0_15_synchronizer";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_58;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_58 is
  signal d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute async_reg of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute async_reg of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute async_reg of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute async_reg of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  signal \^toggle_rdclk\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
  toggle_rdclk <= \^toggle_rdclk\;
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => in0,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d3,
      Q => d4,
      R => '0'
    );
\q[15]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => toggle_rdclk_reg,
      I1 => \^toggle_rdclk\,
      O => E(0)
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d4,
      Q => \^toggle_rdclk\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_59 is
  port (
    toggle_rdclk : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    in0 : in STD_LOGIC;
    dclk : in STD_LOGIC;
    toggle_rdclk_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_59 : entity is "ten_gig_eth_pcs_pma_v6_0_15_synchronizer";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_59;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_59 is
  signal d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute async_reg of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute async_reg of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute async_reg of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute async_reg of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  signal \^toggle_rdclk\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
  toggle_rdclk <= \^toggle_rdclk\;
control_out_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => toggle_rdclk_reg,
      I1 => \^toggle_rdclk\,
      O => E(0)
    );
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => in0,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => d4,
      Q => \^toggle_rdclk\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_60 is
  port (
    q : out STD_LOGIC;
    in0 : in STD_LOGIC;
    coreclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_60 : entity is "ten_gig_eth_pcs_pma_v6_0_15_synchronizer";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_60;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_60 is
  signal d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute async_reg of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute async_reg of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute async_reg of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute async_reg of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => in0,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d4,
      Q => q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_63 is
  port (
    tx_prbs31_en : out STD_LOGIC;
    in0 : in STD_LOGIC;
    txusrclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_63 : entity is "ten_gig_eth_pcs_pma_v6_0_15_synchronizer";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_63;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_63 is
  signal d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute async_reg of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute async_reg of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute async_reg of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute async_reg of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => in0,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => d4,
      Q => tx_prbs31_en,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_64 is
  port (
    q : out STD_LOGIC;
    pcs_loopback_core_int : in STD_LOGIC;
    txusrclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_64 : entity is "ten_gig_eth_pcs_pma_v6_0_15_synchronizer";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_64;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_64 is
  signal d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute async_reg of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute async_reg of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute async_reg of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute async_reg of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => pcs_loopback_core_int,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => d4,
      Q => q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable is
  port (
    clk : in STD_LOGIC;
    d : in STD_LOGIC;
    en : in STD_LOGIC;
    q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable : entity is "ten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable is
  signal d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute async_reg of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute async_reg of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute async_reg of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute async_reg of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d4,
      Q => q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__1\ is
  port (
    clk : in STD_LOGIC;
    d : in STD_LOGIC;
    en : in STD_LOGIC;
    q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__1\ : entity is "ten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable";
end \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__1\;

architecture STRUCTURE of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__1\ is
  signal d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute async_reg of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute async_reg of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute async_reg of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute async_reg of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d4,
      Q => q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__10\ is
  port (
    clk : in STD_LOGIC;
    d : in STD_LOGIC;
    en : in STD_LOGIC;
    q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__10\ : entity is "ten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable";
end \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__10\;

architecture STRUCTURE of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__10\ is
  signal d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute async_reg of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute async_reg of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute async_reg of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute async_reg of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d4,
      Q => q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__11\ is
  port (
    clk : in STD_LOGIC;
    d : in STD_LOGIC;
    en : in STD_LOGIC;
    q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__11\ : entity is "ten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable";
end \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__11\;

architecture STRUCTURE of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__11\ is
  signal d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute async_reg of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute async_reg of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute async_reg of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute async_reg of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d4,
      Q => q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__12\ is
  port (
    clk : in STD_LOGIC;
    d : in STD_LOGIC;
    en : in STD_LOGIC;
    q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__12\ : entity is "ten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable";
end \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__12\;

architecture STRUCTURE of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__12\ is
  signal d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute async_reg of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute async_reg of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute async_reg of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute async_reg of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d4,
      Q => q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__13\ is
  port (
    clk : in STD_LOGIC;
    d : in STD_LOGIC;
    en : in STD_LOGIC;
    q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__13\ : entity is "ten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable";
end \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__13\;

architecture STRUCTURE of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__13\ is
  signal d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute async_reg of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute async_reg of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute async_reg of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute async_reg of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d4,
      Q => q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__14\ is
  port (
    clk : in STD_LOGIC;
    d : in STD_LOGIC;
    en : in STD_LOGIC;
    q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__14\ : entity is "ten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable";
end \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__14\;

architecture STRUCTURE of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__14\ is
  signal d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute async_reg of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute async_reg of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute async_reg of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute async_reg of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d4,
      Q => q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__15\ is
  port (
    clk : in STD_LOGIC;
    d : in STD_LOGIC;
    en : in STD_LOGIC;
    q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__15\ : entity is "ten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable";
end \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__15\;

architecture STRUCTURE of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__15\ is
  signal d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute async_reg of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute async_reg of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute async_reg of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute async_reg of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d4,
      Q => q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__16\ is
  port (
    clk : in STD_LOGIC;
    d : in STD_LOGIC;
    en : in STD_LOGIC;
    q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__16\ : entity is "ten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable";
end \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__16\;

architecture STRUCTURE of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__16\ is
  signal d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute async_reg of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute async_reg of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute async_reg of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute async_reg of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d4,
      Q => q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__17\ is
  port (
    clk : in STD_LOGIC;
    d : in STD_LOGIC;
    en : in STD_LOGIC;
    q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__17\ : entity is "ten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable";
end \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__17\;

architecture STRUCTURE of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__17\ is
  signal d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute async_reg of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute async_reg of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute async_reg of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute async_reg of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d4,
      Q => q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__18\ is
  port (
    clk : in STD_LOGIC;
    d : in STD_LOGIC;
    en : in STD_LOGIC;
    q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__18\ : entity is "ten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable";
end \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__18\;

architecture STRUCTURE of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__18\ is
  signal d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute async_reg of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute async_reg of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute async_reg of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute async_reg of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d4,
      Q => q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__19\ is
  port (
    clk : in STD_LOGIC;
    d : in STD_LOGIC;
    en : in STD_LOGIC;
    q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__19\ : entity is "ten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable";
end \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__19\;

architecture STRUCTURE of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__19\ is
  signal d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute async_reg of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute async_reg of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute async_reg of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute async_reg of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d4,
      Q => q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__2\ is
  port (
    clk : in STD_LOGIC;
    d : in STD_LOGIC;
    en : in STD_LOGIC;
    q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__2\ : entity is "ten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable";
end \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__2\;

architecture STRUCTURE of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__2\ is
  signal d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute async_reg of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute async_reg of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute async_reg of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute async_reg of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d4,
      Q => q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__20\ is
  port (
    clk : in STD_LOGIC;
    d : in STD_LOGIC;
    en : in STD_LOGIC;
    q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__20\ : entity is "ten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable";
end \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__20\;

architecture STRUCTURE of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__20\ is
  signal d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute async_reg of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute async_reg of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute async_reg of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute async_reg of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d4,
      Q => q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__3\ is
  port (
    clk : in STD_LOGIC;
    d : in STD_LOGIC;
    en : in STD_LOGIC;
    q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__3\ : entity is "ten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable";
end \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__3\;

architecture STRUCTURE of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__3\ is
  signal d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute async_reg of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute async_reg of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute async_reg of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute async_reg of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d4,
      Q => q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__4\ is
  port (
    clk : in STD_LOGIC;
    d : in STD_LOGIC;
    en : in STD_LOGIC;
    q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__4\ : entity is "ten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable";
end \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__4\;

architecture STRUCTURE of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__4\ is
  signal d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute async_reg of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute async_reg of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute async_reg of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute async_reg of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d4,
      Q => q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__5\ is
  port (
    clk : in STD_LOGIC;
    d : in STD_LOGIC;
    en : in STD_LOGIC;
    q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__5\ : entity is "ten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable";
end \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__5\;

architecture STRUCTURE of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__5\ is
  signal d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute async_reg of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute async_reg of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute async_reg of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute async_reg of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d4,
      Q => q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__6\ is
  port (
    clk : in STD_LOGIC;
    d : in STD_LOGIC;
    en : in STD_LOGIC;
    q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__6\ : entity is "ten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable";
end \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__6\;

architecture STRUCTURE of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__6\ is
  signal d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute async_reg of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute async_reg of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute async_reg of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute async_reg of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d4,
      Q => q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__7\ is
  port (
    clk : in STD_LOGIC;
    d : in STD_LOGIC;
    en : in STD_LOGIC;
    q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__7\ : entity is "ten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable";
end \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__7\;

architecture STRUCTURE of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__7\ is
  signal d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute async_reg of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute async_reg of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute async_reg of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute async_reg of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d4,
      Q => q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__8\ is
  port (
    clk : in STD_LOGIC;
    d : in STD_LOGIC;
    en : in STD_LOGIC;
    q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__8\ : entity is "ten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable";
end \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__8\;

architecture STRUCTURE of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__8\ is
  signal d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute async_reg of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute async_reg of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute async_reg of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute async_reg of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d4,
      Q => q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__9\ is
  port (
    clk : in STD_LOGIC;
    d : in STD_LOGIC;
    en : in STD_LOGIC;
    q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__9\ : entity is "ten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable";
end \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__9\;

architecture STRUCTURE of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__9\ is
  signal d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute async_reg of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute async_reg of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute async_reg of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute async_reg of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d4,
      Q => q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_tx_encoder is
  port (
    D : out STD_LOGIC_VECTOR ( 65 downto 0 );
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \t_type_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    coreclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \tx_66_enc_out_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tx_xgmii_ctrl_reg2_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tx_xgmii_data_reg2_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_tx_encoder : entity is "ten_gig_eth_pcs_pma_v6_0_15_tx_encoder";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_tx_encoder;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_tx_encoder is
  signal \block_field[0]_i_10_n_0\ : STD_LOGIC;
  signal \block_field[0]_i_11_n_0\ : STD_LOGIC;
  signal \block_field[0]_i_1_n_0\ : STD_LOGIC;
  signal \block_field[0]_i_2_n_0\ : STD_LOGIC;
  signal \block_field[0]_i_3_n_0\ : STD_LOGIC;
  signal \block_field[0]_i_4_n_0\ : STD_LOGIC;
  signal \block_field[0]_i_5_n_0\ : STD_LOGIC;
  signal \block_field[0]_i_6_n_0\ : STD_LOGIC;
  signal \block_field[0]_i_7_n_0\ : STD_LOGIC;
  signal \block_field[0]_i_8_n_0\ : STD_LOGIC;
  signal \block_field[0]_i_9_n_0\ : STD_LOGIC;
  signal \block_field[1]_i_1_n_0\ : STD_LOGIC;
  signal \block_field[1]_i_2_n_0\ : STD_LOGIC;
  signal \block_field[1]_i_3_n_0\ : STD_LOGIC;
  signal \block_field[1]_i_4_n_0\ : STD_LOGIC;
  signal \block_field[2]_i_10_n_0\ : STD_LOGIC;
  signal \block_field[2]_i_1_n_0\ : STD_LOGIC;
  signal \block_field[2]_i_2_n_0\ : STD_LOGIC;
  signal \block_field[2]_i_3_n_0\ : STD_LOGIC;
  signal \block_field[2]_i_4_n_0\ : STD_LOGIC;
  signal \block_field[2]_i_5_n_0\ : STD_LOGIC;
  signal \block_field[2]_i_6_n_0\ : STD_LOGIC;
  signal \block_field[2]_i_7_n_0\ : STD_LOGIC;
  signal \block_field[2]_i_8_n_0\ : STD_LOGIC;
  signal \block_field[2]_i_9_n_0\ : STD_LOGIC;
  signal \block_field[3]_i_1_n_0\ : STD_LOGIC;
  signal \block_field[3]_i_2_n_0\ : STD_LOGIC;
  signal \block_field[3]_i_3_n_0\ : STD_LOGIC;
  signal \block_field[3]_i_4_n_0\ : STD_LOGIC;
  signal \block_field[3]_i_5_n_0\ : STD_LOGIC;
  signal \block_field[4]_i_10_n_0\ : STD_LOGIC;
  signal \block_field[4]_i_11_n_0\ : STD_LOGIC;
  signal \block_field[4]_i_12_n_0\ : STD_LOGIC;
  signal \block_field[4]_i_13_n_0\ : STD_LOGIC;
  signal \block_field[4]_i_1_n_0\ : STD_LOGIC;
  signal \block_field[4]_i_2_n_0\ : STD_LOGIC;
  signal \block_field[4]_i_3_n_0\ : STD_LOGIC;
  signal \block_field[4]_i_4_n_0\ : STD_LOGIC;
  signal \block_field[4]_i_5_n_0\ : STD_LOGIC;
  signal \block_field[4]_i_6_n_0\ : STD_LOGIC;
  signal \block_field[4]_i_7_n_0\ : STD_LOGIC;
  signal \block_field[4]_i_8_n_0\ : STD_LOGIC;
  signal \block_field[4]_i_9_n_0\ : STD_LOGIC;
  signal \block_field[5]_i_1_n_0\ : STD_LOGIC;
  signal \block_field[5]_i_2_n_0\ : STD_LOGIC;
  signal \block_field[5]_i_3_n_0\ : STD_LOGIC;
  signal \block_field[5]_i_4_n_0\ : STD_LOGIC;
  signal \block_field[5]_i_5_n_0\ : STD_LOGIC;
  signal \block_field[5]_i_6_n_0\ : STD_LOGIC;
  signal \block_field[6]_i_1_n_0\ : STD_LOGIC;
  signal \block_field[6]_i_2_n_0\ : STD_LOGIC;
  signal \block_field[6]_i_3_n_0\ : STD_LOGIC;
  signal \block_field[6]_i_4_n_0\ : STD_LOGIC;
  signal \block_field[6]_i_5_n_0\ : STD_LOGIC;
  signal \block_field[6]_i_6_n_0\ : STD_LOGIC;
  signal \block_field[6]_i_7_n_0\ : STD_LOGIC;
  signal \block_field[7]_i_1_n_0\ : STD_LOGIC;
  signal \block_field[7]_i_2_n_0\ : STD_LOGIC;
  signal c0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \c0[0]_i_1_n_0\ : STD_LOGIC;
  signal \c0[0]_i_2_n_0\ : STD_LOGIC;
  signal \c0[1]_i_1_n_0\ : STD_LOGIC;
  signal \c0[1]_i_2_n_0\ : STD_LOGIC;
  signal \c0[2]_i_1_n_0\ : STD_LOGIC;
  signal \c0[2]_i_2_n_0\ : STD_LOGIC;
  signal \c0[3]_i_1_n_0\ : STD_LOGIC;
  signal \c0[3]_i_2_n_0\ : STD_LOGIC;
  signal \c0[4]_i_1_n_0\ : STD_LOGIC;
  signal \c0[4]_i_2_n_0\ : STD_LOGIC;
  signal \c0[4]_i_3_n_0\ : STD_LOGIC;
  signal \c0[4]_i_4_n_0\ : STD_LOGIC;
  signal \c0[4]_i_5_n_0\ : STD_LOGIC;
  signal \c0[4]_i_6_n_0\ : STD_LOGIC;
  signal \c0[5]_i_1_n_0\ : STD_LOGIC;
  signal \c0[5]_i_2_n_0\ : STD_LOGIC;
  signal \c0[5]_i_3_n_0\ : STD_LOGIC;
  signal \c0[5]_i_4_n_0\ : STD_LOGIC;
  signal \c0[5]_i_5_n_0\ : STD_LOGIC;
  signal \c0[5]_i_6_n_0\ : STD_LOGIC;
  signal \c0[6]_i_1_n_0\ : STD_LOGIC;
  signal \c0[6]_i_2_n_0\ : STD_LOGIC;
  signal \c0[6]_i_3_n_0\ : STD_LOGIC;
  signal \c0[6]_i_4_n_0\ : STD_LOGIC;
  signal \c0[6]_i_5_n_0\ : STD_LOGIC;
  signal \c0[6]_i_6_n_0\ : STD_LOGIC;
  signal c1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \c1[0]_i_1_n_0\ : STD_LOGIC;
  signal \c1[0]_i_2_n_0\ : STD_LOGIC;
  signal \c1[1]_i_1_n_0\ : STD_LOGIC;
  signal \c1[1]_i_2_n_0\ : STD_LOGIC;
  signal \c1[2]_i_1_n_0\ : STD_LOGIC;
  signal \c1[2]_i_2_n_0\ : STD_LOGIC;
  signal \c1[2]_i_3_n_0\ : STD_LOGIC;
  signal \c1[3]_i_1_n_0\ : STD_LOGIC;
  signal \c1[4]_i_1_n_0\ : STD_LOGIC;
  signal \c1[4]_i_2_n_0\ : STD_LOGIC;
  signal \c1[4]_i_3_n_0\ : STD_LOGIC;
  signal \c1[5]_i_1_n_0\ : STD_LOGIC;
  signal \c1[5]_i_2_n_0\ : STD_LOGIC;
  signal \c1[5]_i_3_n_0\ : STD_LOGIC;
  signal \c1[5]_i_4_n_0\ : STD_LOGIC;
  signal \c1[6]_i_1_n_0\ : STD_LOGIC;
  signal \c1[6]_i_2_n_0\ : STD_LOGIC;
  signal \c1[6]_i_3_n_0\ : STD_LOGIC;
  signal \c1[6]_i_4_n_0\ : STD_LOGIC;
  signal c2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \c2[0]_i_1_n_0\ : STD_LOGIC;
  signal \c2[0]_i_2_n_0\ : STD_LOGIC;
  signal \c2[1]_i_1_n_0\ : STD_LOGIC;
  signal \c2[1]_i_2_n_0\ : STD_LOGIC;
  signal \c2[2]_i_1_n_0\ : STD_LOGIC;
  signal \c2[2]_i_2_n_0\ : STD_LOGIC;
  signal \c2[2]_i_3_n_0\ : STD_LOGIC;
  signal \c2[3]_i_1_n_0\ : STD_LOGIC;
  signal \c2[4]_i_1_n_0\ : STD_LOGIC;
  signal \c2[4]_i_2_n_0\ : STD_LOGIC;
  signal \c2[4]_i_3_n_0\ : STD_LOGIC;
  signal \c2[5]_i_1_n_0\ : STD_LOGIC;
  signal \c2[5]_i_2_n_0\ : STD_LOGIC;
  signal \c2[5]_i_3_n_0\ : STD_LOGIC;
  signal \c2[5]_i_4_n_0\ : STD_LOGIC;
  signal \c2[6]_i_1_n_0\ : STD_LOGIC;
  signal \c2[6]_i_2_n_0\ : STD_LOGIC;
  signal \c2[6]_i_3_n_0\ : STD_LOGIC;
  signal \c2[6]_i_4_n_0\ : STD_LOGIC;
  signal c3 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \c3[0]_i_1_n_0\ : STD_LOGIC;
  signal \c3[0]_i_2_n_0\ : STD_LOGIC;
  signal \c3[1]_i_1_n_0\ : STD_LOGIC;
  signal \c3[1]_i_2_n_0\ : STD_LOGIC;
  signal \c3[2]_i_1_n_0\ : STD_LOGIC;
  signal \c3[2]_i_2_n_0\ : STD_LOGIC;
  signal \c3[2]_i_3_n_0\ : STD_LOGIC;
  signal \c3[3]_i_1_n_0\ : STD_LOGIC;
  signal \c3[4]_i_1_n_0\ : STD_LOGIC;
  signal \c3[4]_i_2_n_0\ : STD_LOGIC;
  signal \c3[4]_i_3_n_0\ : STD_LOGIC;
  signal \c3[5]_i_1_n_0\ : STD_LOGIC;
  signal \c3[5]_i_2_n_0\ : STD_LOGIC;
  signal \c3[5]_i_3_n_0\ : STD_LOGIC;
  signal \c3[5]_i_4_n_0\ : STD_LOGIC;
  signal \c3[6]_i_1_n_0\ : STD_LOGIC;
  signal \c3[6]_i_2_n_0\ : STD_LOGIC;
  signal \c3[6]_i_3_n_0\ : STD_LOGIC;
  signal \c3[6]_i_4_n_0\ : STD_LOGIC;
  signal c4 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \c4[0]_i_1_n_0\ : STD_LOGIC;
  signal \c4[0]_i_2_n_0\ : STD_LOGIC;
  signal \c4[1]_i_1_n_0\ : STD_LOGIC;
  signal \c4[1]_i_2_n_0\ : STD_LOGIC;
  signal \c4[2]_i_1_n_0\ : STD_LOGIC;
  signal \c4[2]_i_2_n_0\ : STD_LOGIC;
  signal \c4[3]_i_1_n_0\ : STD_LOGIC;
  signal \c4[3]_i_2_n_0\ : STD_LOGIC;
  signal \c4[4]_i_1_n_0\ : STD_LOGIC;
  signal \c4[4]_i_2_n_0\ : STD_LOGIC;
  signal \c4[4]_i_3_n_0\ : STD_LOGIC;
  signal \c4[4]_i_4_n_0\ : STD_LOGIC;
  signal \c4[4]_i_5_n_0\ : STD_LOGIC;
  signal \c4[4]_i_6_n_0\ : STD_LOGIC;
  signal \c4[5]_i_1_n_0\ : STD_LOGIC;
  signal \c4[5]_i_2_n_0\ : STD_LOGIC;
  signal \c4[5]_i_3_n_0\ : STD_LOGIC;
  signal \c4[5]_i_4_n_0\ : STD_LOGIC;
  signal \c4[5]_i_5_n_0\ : STD_LOGIC;
  signal \c4[5]_i_6_n_0\ : STD_LOGIC;
  signal \c4[6]_i_1_n_0\ : STD_LOGIC;
  signal \c4[6]_i_2_n_0\ : STD_LOGIC;
  signal \c4[6]_i_3_n_0\ : STD_LOGIC;
  signal \c4[6]_i_4_n_0\ : STD_LOGIC;
  signal \c4[6]_i_5_n_0\ : STD_LOGIC;
  signal \c4[6]_i_6_n_0\ : STD_LOGIC;
  signal c5 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \c5[0]_i_1_n_0\ : STD_LOGIC;
  signal \c5[0]_i_2_n_0\ : STD_LOGIC;
  signal \c5[1]_i_1_n_0\ : STD_LOGIC;
  signal \c5[1]_i_2_n_0\ : STD_LOGIC;
  signal \c5[2]_i_1_n_0\ : STD_LOGIC;
  signal \c5[2]_i_2_n_0\ : STD_LOGIC;
  signal \c5[2]_i_3_n_0\ : STD_LOGIC;
  signal \c5[3]_i_1_n_0\ : STD_LOGIC;
  signal \c5[4]_i_1_n_0\ : STD_LOGIC;
  signal \c5[4]_i_2_n_0\ : STD_LOGIC;
  signal \c5[4]_i_3_n_0\ : STD_LOGIC;
  signal \c5[5]_i_1_n_0\ : STD_LOGIC;
  signal \c5[5]_i_2_n_0\ : STD_LOGIC;
  signal \c5[5]_i_3_n_0\ : STD_LOGIC;
  signal \c5[5]_i_4_n_0\ : STD_LOGIC;
  signal \c5[6]_i_1_n_0\ : STD_LOGIC;
  signal \c5[6]_i_2_n_0\ : STD_LOGIC;
  signal \c5[6]_i_3_n_0\ : STD_LOGIC;
  signal \c5[6]_i_4_n_0\ : STD_LOGIC;
  signal c6 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \c6[0]_i_1_n_0\ : STD_LOGIC;
  signal \c6[0]_i_2_n_0\ : STD_LOGIC;
  signal \c6[1]_i_1_n_0\ : STD_LOGIC;
  signal \c6[1]_i_2_n_0\ : STD_LOGIC;
  signal \c6[2]_i_1_n_0\ : STD_LOGIC;
  signal \c6[2]_i_2_n_0\ : STD_LOGIC;
  signal \c6[2]_i_3_n_0\ : STD_LOGIC;
  signal \c6[3]_i_1_n_0\ : STD_LOGIC;
  signal \c6[4]_i_1_n_0\ : STD_LOGIC;
  signal \c6[4]_i_2_n_0\ : STD_LOGIC;
  signal \c6[4]_i_3_n_0\ : STD_LOGIC;
  signal \c6[5]_i_1_n_0\ : STD_LOGIC;
  signal \c6[5]_i_2_n_0\ : STD_LOGIC;
  signal \c6[5]_i_3_n_0\ : STD_LOGIC;
  signal \c6[5]_i_4_n_0\ : STD_LOGIC;
  signal \c6[6]_i_1_n_0\ : STD_LOGIC;
  signal \c6[6]_i_2_n_0\ : STD_LOGIC;
  signal \c6[6]_i_3_n_0\ : STD_LOGIC;
  signal \c6[6]_i_4_n_0\ : STD_LOGIC;
  signal \c7[0]_i_1_n_0\ : STD_LOGIC;
  signal \c7[0]_i_2_n_0\ : STD_LOGIC;
  signal \c7[1]_i_1_n_0\ : STD_LOGIC;
  signal \c7[1]_i_2_n_0\ : STD_LOGIC;
  signal \c7[2]_i_1_n_0\ : STD_LOGIC;
  signal \c7[2]_i_2_n_0\ : STD_LOGIC;
  signal \c7[2]_i_3_n_0\ : STD_LOGIC;
  signal \c7[3]_i_1_n_0\ : STD_LOGIC;
  signal \c7[4]_i_1_n_0\ : STD_LOGIC;
  signal \c7[4]_i_2_n_0\ : STD_LOGIC;
  signal \c7[4]_i_3_n_0\ : STD_LOGIC;
  signal \c7[5]_i_1_n_0\ : STD_LOGIC;
  signal \c7[5]_i_2_n_0\ : STD_LOGIC;
  signal \c7[5]_i_3_n_0\ : STD_LOGIC;
  signal \c7[5]_i_4_n_0\ : STD_LOGIC;
  signal \c7[6]_i_1_n_0\ : STD_LOGIC;
  signal \c7[6]_i_2_n_0\ : STD_LOGIC;
  signal \c7[6]_i_3_n_0\ : STD_LOGIC;
  signal \c7[6]_i_4_n_0\ : STD_LOGIC;
  signal \d0[7]_i_1_n_0\ : STD_LOGIC;
  signal \d1[7]_i_1_n_0\ : STD_LOGIC;
  signal \d2[7]_i_1_n_0\ : STD_LOGIC;
  signal \d3[7]_i_1_n_0\ : STD_LOGIC;
  signal \d4[7]_i_1_n_0\ : STD_LOGIC;
  signal \d5[7]_i_1_n_0\ : STD_LOGIC;
  signal d6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \d6[7]_i_1_n_0\ : STD_LOGIC;
  signal d7 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \d7[7]_i_1_n_0\ : STD_LOGIC;
  signal data7 : STD_LOGIC_VECTOR ( 65 downto 2 );
  signal \o0[3]_i_1_n_0\ : STD_LOGIC;
  signal \o0_reg_n_0_[3]\ : STD_LOGIC;
  signal \o4[3]_i_1_n_0\ : STD_LOGIC;
  signal \o4_reg_n_0_[3]\ : STD_LOGIC;
  signal o_code_c0 : STD_LOGIC;
  signal o_code_c00 : STD_LOGIC;
  signal o_code_c0_i_2_n_0 : STD_LOGIC;
  signal o_code_c4 : STD_LOGIC;
  signal o_code_c40 : STD_LOGIC;
  signal o_code_c4_i_2_n_0 : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_20_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal s_code_c0_i_1_n_0 : STD_LOGIC;
  signal s_code_c0_reg_n_0 : STD_LOGIC;
  signal s_code_c4_i_1_n_0 : STD_LOGIC;
  signal s_code_c4_i_2_n_0 : STD_LOGIC;
  signal s_code_c4_i_3_n_0 : STD_LOGIC;
  signal s_code_c4_reg_n_0 : STD_LOGIC;
  signal \t_code[0]_i_1_n_0\ : STD_LOGIC;
  signal \t_code[0]_i_2_n_0\ : STD_LOGIC;
  signal \t_code[1]_i_1_n_0\ : STD_LOGIC;
  signal \t_code[1]_i_2_n_0\ : STD_LOGIC;
  signal \t_code[2]_i_1_n_0\ : STD_LOGIC;
  signal \t_code[2]_i_2_n_0\ : STD_LOGIC;
  signal \t_code[3]_i_1_n_0\ : STD_LOGIC;
  signal \t_code[3]_i_2_n_0\ : STD_LOGIC;
  signal \t_code[4]_i_1_n_0\ : STD_LOGIC;
  signal \t_code[4]_i_2_n_0\ : STD_LOGIC;
  signal \t_code[5]_i_1_n_0\ : STD_LOGIC;
  signal \t_code[5]_i_2_n_0\ : STD_LOGIC;
  signal \t_code[6]_i_1_n_0\ : STD_LOGIC;
  signal \t_code[6]_i_2_n_0\ : STD_LOGIC;
  signal \t_code[7]_i_1_n_0\ : STD_LOGIC;
  signal \t_code[7]_i_2_n_0\ : STD_LOGIC;
  signal \t_code_reg_n_0_[0]\ : STD_LOGIC;
  signal \t_code_reg_n_0_[6]\ : STD_LOGIC;
  signal \t_type_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \t_type_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \t_type_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \t_type_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \t_type_reg[1]_i_10_n_0\ : STD_LOGIC;
  signal \t_type_reg[1]_i_11_n_0\ : STD_LOGIC;
  signal \t_type_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \t_type_reg[1]_i_13_n_0\ : STD_LOGIC;
  signal \t_type_reg[1]_i_14_n_0\ : STD_LOGIC;
  signal \t_type_reg[1]_i_15_n_0\ : STD_LOGIC;
  signal \t_type_reg[1]_i_16_n_0\ : STD_LOGIC;
  signal \t_type_reg[1]_i_17_n_0\ : STD_LOGIC;
  signal \t_type_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \t_type_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \t_type_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \t_type_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \t_type_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \t_type_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \t_type_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \t_type_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \t_type_reg[1]_i_9_n_0\ : STD_LOGIC;
  signal \^t_type_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \t_type_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \t_type_reg[2]_i_11_n_0\ : STD_LOGIC;
  signal \t_type_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \t_type_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \t_type_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \t_type_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \t_type_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \t_type_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \t_type_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \t_type_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \t_type_reg[2]_i_9_n_0\ : STD_LOGIC;
  signal \t_type_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \t_type_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \t_type_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal tx_66_enc : STD_LOGIC_VECTOR ( 65 downto 0 );
  signal \tx_encoded_data[0]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[10]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[10]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[11]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[11]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[12]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[12]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[13]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[13]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[14]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[14]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[14]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[15]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[15]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[16]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[16]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[16]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[17]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[17]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[17]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[18]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[18]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[19]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[19]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[1]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[1]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[20]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[20]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[21]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[21]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[21]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[22]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[22]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[23]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[23]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[23]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[24]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[24]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[24]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[25]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[25]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[26]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[26]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[27]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[27]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[28]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[28]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[29]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[29]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[2]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[30]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[30]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[30]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[31]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[31]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[31]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[32]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[32]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[33]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[33]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[33]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[34]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[34]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[35]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[35]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[35]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[36]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[36]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[37]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[37]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[37]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[37]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[37]_i_5_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[37]_i_6_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[37]_i_7_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[38]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[38]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[38]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[38]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[38]_i_5_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[39]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[39]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[3]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[40]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[40]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[41]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[41]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[41]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[41]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[41]_i_5_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[41]_i_6_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[42]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[42]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[43]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[43]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[44]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[44]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[44]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[44]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[44]_i_5_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[44]_i_6_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[45]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[45]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[45]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[45]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[45]_i_5_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[46]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[46]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[47]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[47]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[48]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[48]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[49]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[49]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[4]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[50]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[50]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[51]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[51]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[51]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[52]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[53]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[54]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[55]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[56]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[57]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[57]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[58]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[58]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[59]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[5]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[60]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[61]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[62]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[63]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[63]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[63]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[63]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[63]_i_5_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[64]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[65]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[65]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[65]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[65]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[65]_i_5_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[6]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[7]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[8]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[9]_i_1_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[9]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[9]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[9]_i_4_n_0\ : STD_LOGIC;
  signal tx_xgmii_ctrl_reg1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tx_xgmii_ctrl_reg1 : signal is std.standard.true;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of tx_xgmii_ctrl_reg1 : signal is "no";
  signal tx_xgmii_ctrl_reg2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute DONT_TOUCH of tx_xgmii_ctrl_reg2 : signal is std.standard.true;
  attribute equivalent_register_removal of tx_xgmii_ctrl_reg2 : signal is "no";
  signal tx_xgmii_ctrl_reg2_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tx_xgmii_data_reg2 : STD_LOGIC_VECTOR ( 63 downto 0 );
  attribute DONT_TOUCH of tx_xgmii_data_reg2 : signal is std.standard.true;
  attribute equivalent_register_removal of tx_xgmii_data_reg2 : signal is "no";
  signal \tx_xgmii_valid_code1__11\ : STD_LOGIC;
  signal tx_xgmii_valid_code70_in : STD_LOGIC;
  signal tx_xgmii_valid_code71_in : STD_LOGIC;
  signal tx_xgmii_valid_code72_in : STD_LOGIC;
  signal tx_xgmii_valid_code73_in : STD_LOGIC;
  signal tx_xgmii_valid_code74_in : STD_LOGIC;
  signal tx_xgmii_valid_code76_in : STD_LOGIC;
  signal \tx_xgmii_valid_code7__5\ : STD_LOGIC;
  signal \tx_xgmii_valid_code[0]_i_1_n_0\ : STD_LOGIC;
  signal \tx_xgmii_valid_code[0]_i_2_n_0\ : STD_LOGIC;
  signal \tx_xgmii_valid_code[0]_i_3_n_0\ : STD_LOGIC;
  signal \tx_xgmii_valid_code[1]_i_1_n_0\ : STD_LOGIC;
  signal \tx_xgmii_valid_code[1]_i_2_n_0\ : STD_LOGIC;
  signal \tx_xgmii_valid_code[1]_i_3_n_0\ : STD_LOGIC;
  signal \tx_xgmii_valid_code[1]_i_4_n_0\ : STD_LOGIC;
  signal \tx_xgmii_valid_code[2]_i_1_n_0\ : STD_LOGIC;
  signal \tx_xgmii_valid_code[2]_i_2_n_0\ : STD_LOGIC;
  signal \tx_xgmii_valid_code[2]_i_3_n_0\ : STD_LOGIC;
  signal \tx_xgmii_valid_code[2]_i_4_n_0\ : STD_LOGIC;
  signal \tx_xgmii_valid_code[3]_i_1_n_0\ : STD_LOGIC;
  signal \tx_xgmii_valid_code[3]_i_2_n_0\ : STD_LOGIC;
  signal \tx_xgmii_valid_code[3]_i_3_n_0\ : STD_LOGIC;
  signal \tx_xgmii_valid_code[3]_i_4_n_0\ : STD_LOGIC;
  signal \tx_xgmii_valid_code[4]_i_1_n_0\ : STD_LOGIC;
  signal \tx_xgmii_valid_code[4]_i_2_n_0\ : STD_LOGIC;
  signal \tx_xgmii_valid_code[4]_i_3_n_0\ : STD_LOGIC;
  signal \tx_xgmii_valid_code[5]_i_1_n_0\ : STD_LOGIC;
  signal \tx_xgmii_valid_code[5]_i_2_n_0\ : STD_LOGIC;
  signal \tx_xgmii_valid_code[5]_i_3_n_0\ : STD_LOGIC;
  signal \tx_xgmii_valid_code[5]_i_4_n_0\ : STD_LOGIC;
  signal \tx_xgmii_valid_code[6]_i_1_n_0\ : STD_LOGIC;
  signal \tx_xgmii_valid_code[6]_i_2_n_0\ : STD_LOGIC;
  signal \tx_xgmii_valid_code[6]_i_3_n_0\ : STD_LOGIC;
  signal \tx_xgmii_valid_code[6]_i_4_n_0\ : STD_LOGIC;
  signal \tx_xgmii_valid_code[7]_i_10_n_0\ : STD_LOGIC;
  signal \tx_xgmii_valid_code[7]_i_15_n_0\ : STD_LOGIC;
  signal \tx_xgmii_valid_code[7]_i_17_n_0\ : STD_LOGIC;
  signal \tx_xgmii_valid_code[7]_i_2_n_0\ : STD_LOGIC;
  signal \tx_xgmii_valid_code[7]_i_3_n_0\ : STD_LOGIC;
  signal \tx_xgmii_valid_code[7]_i_4_n_0\ : STD_LOGIC;
  signal \tx_xgmii_valid_code[7]_i_5_n_0\ : STD_LOGIC;
  signal \tx_xgmii_valid_code[7]_i_8_n_0\ : STD_LOGIC;
  signal \tx_xgmii_valid_code[7]_i_9_n_0\ : STD_LOGIC;
  signal \tx_xgmii_valid_code_reg_n_0_[0]\ : STD_LOGIC;
  signal \tx_xgmii_valid_code_reg_n_0_[1]\ : STD_LOGIC;
  signal \tx_xgmii_valid_code_reg_n_0_[2]\ : STD_LOGIC;
  signal \tx_xgmii_valid_code_reg_n_0_[3]\ : STD_LOGIC;
  signal \tx_xgmii_valid_code_reg_n_0_[4]\ : STD_LOGIC;
  signal \tx_xgmii_valid_code_reg_n_0_[5]\ : STD_LOGIC;
  signal \tx_xgmii_valid_code_reg_n_0_[6]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \block_field[0]_i_3\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \block_field[0]_i_4\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \block_field[2]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \block_field[4]_i_10\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \block_field[4]_i_9\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \block_field[5]_i_4\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \block_field[6]_i_5\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \block_field[7]_i_2\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \c0[0]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \c0[5]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \c4[0]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \c4[5]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of o_code_c0_i_1 : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of o_code_c4_i_1 : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of o_code_c4_i_2 : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of s_code_c4_i_2 : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \t_code[0]_i_2\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \t_code[1]_i_2\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \t_code[2]_i_2\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \t_code[3]_i_2\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \t_code[4]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \t_code[4]_i_2\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \t_code[5]_i_2\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \t_code[6]_i_2\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \t_code[7]_i_2\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \t_type_reg[1]_i_12\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \t_type_reg[1]_i_16\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \t_type_reg[1]_i_4\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \t_type_reg[1]_i_8\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \t_type_reg[1]_i_9\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \t_type_reg[2]_i_11\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \t_type_reg[2]_i_2\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \t_type_reg[2]_i_9\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \tx_66_enc_out[0]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \tx_66_enc_out[10]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \tx_66_enc_out[11]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \tx_66_enc_out[12]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \tx_66_enc_out[13]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \tx_66_enc_out[14]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \tx_66_enc_out[15]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \tx_66_enc_out[16]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \tx_66_enc_out[17]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \tx_66_enc_out[18]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \tx_66_enc_out[19]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \tx_66_enc_out[1]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \tx_66_enc_out[20]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \tx_66_enc_out[21]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \tx_66_enc_out[22]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \tx_66_enc_out[23]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \tx_66_enc_out[24]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \tx_66_enc_out[25]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \tx_66_enc_out[26]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \tx_66_enc_out[27]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \tx_66_enc_out[28]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \tx_66_enc_out[29]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \tx_66_enc_out[2]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \tx_66_enc_out[30]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \tx_66_enc_out[31]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \tx_66_enc_out[32]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \tx_66_enc_out[33]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \tx_66_enc_out[34]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \tx_66_enc_out[35]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \tx_66_enc_out[36]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \tx_66_enc_out[37]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \tx_66_enc_out[38]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \tx_66_enc_out[39]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \tx_66_enc_out[3]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \tx_66_enc_out[40]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \tx_66_enc_out[41]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \tx_66_enc_out[42]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \tx_66_enc_out[43]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \tx_66_enc_out[44]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \tx_66_enc_out[45]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \tx_66_enc_out[46]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \tx_66_enc_out[47]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \tx_66_enc_out[48]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \tx_66_enc_out[49]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \tx_66_enc_out[4]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \tx_66_enc_out[50]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \tx_66_enc_out[51]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \tx_66_enc_out[52]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \tx_66_enc_out[53]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \tx_66_enc_out[54]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \tx_66_enc_out[55]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \tx_66_enc_out[56]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \tx_66_enc_out[57]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \tx_66_enc_out[58]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \tx_66_enc_out[59]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \tx_66_enc_out[5]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \tx_66_enc_out[60]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \tx_66_enc_out[61]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \tx_66_enc_out[62]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \tx_66_enc_out[63]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \tx_66_enc_out[64]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \tx_66_enc_out[65]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \tx_66_enc_out[6]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \tx_66_enc_out[7]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \tx_66_enc_out[8]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \tx_66_enc_out[9]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \tx_encoded_data[17]_i_2\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \tx_encoded_data[18]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \tx_encoded_data[19]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \tx_encoded_data[1]_i_2\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \tx_encoded_data[20]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \tx_encoded_data[21]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \tx_encoded_data[21]_i_2\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \tx_encoded_data[21]_i_3\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \tx_encoded_data[23]_i_3\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \tx_encoded_data[25]_i_2\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \tx_encoded_data[33]_i_3\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \tx_encoded_data[34]_i_2\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \tx_encoded_data[37]_i_7\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \tx_encoded_data[38]_i_3\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \tx_encoded_data[41]_i_2\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \tx_encoded_data[41]_i_5\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \tx_encoded_data[41]_i_6\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \tx_encoded_data[43]_i_2\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \tx_encoded_data[44]_i_2\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \tx_encoded_data[44]_i_5\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \tx_encoded_data[44]_i_6\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \tx_encoded_data[45]_i_2\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \tx_encoded_data[45]_i_3\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \tx_encoded_data[45]_i_5\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \tx_encoded_data[46]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \tx_encoded_data[47]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \tx_encoded_data[48]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \tx_encoded_data[49]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \tx_encoded_data[57]_i_2\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \tx_encoded_data[65]_i_3\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \tx_encoded_data[65]_i_4\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \tx_encoded_data[65]_i_5\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \tx_encoded_data[9]_i_3\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \tx_encoded_data[9]_i_4\ : label is "soft_lutpair249";
  attribute DONT_TOUCH of \tx_xgmii_ctrl_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \tx_xgmii_ctrl_reg1_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_ctrl_reg1_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_ctrl_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_ctrl_reg1_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_ctrl_reg1_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_ctrl_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_ctrl_reg1_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_ctrl_reg1_reg[2]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_ctrl_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_ctrl_reg1_reg[3]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_ctrl_reg1_reg[3]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_ctrl_reg1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_ctrl_reg1_reg[4]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_ctrl_reg1_reg[4]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_ctrl_reg1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_ctrl_reg1_reg[5]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_ctrl_reg1_reg[5]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_ctrl_reg1_reg[6]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_ctrl_reg1_reg[6]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_ctrl_reg1_reg[6]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_ctrl_reg1_reg[7]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_ctrl_reg1_reg[7]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_ctrl_reg1_reg[7]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_ctrl_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_ctrl_reg2_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_ctrl_reg2_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_ctrl_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_ctrl_reg2_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_ctrl_reg2_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_ctrl_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_ctrl_reg2_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_ctrl_reg2_reg[2]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_ctrl_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_ctrl_reg2_reg[3]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_ctrl_reg2_reg[3]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_ctrl_reg2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_ctrl_reg2_reg[4]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_ctrl_reg2_reg[4]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_ctrl_reg2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_ctrl_reg2_reg[5]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_ctrl_reg2_reg[5]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_ctrl_reg2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_ctrl_reg2_reg[6]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_ctrl_reg2_reg[6]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_ctrl_reg2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_ctrl_reg2_reg[7]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_ctrl_reg2_reg[7]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[10]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[10]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[10]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[11]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[11]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[11]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[12]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[12]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[12]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[13]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[13]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[13]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[14]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[14]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[14]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[15]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[15]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[15]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[16]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[16]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[16]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[17]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[17]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[17]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[18]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[18]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[18]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[19]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[19]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[19]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[20]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[20]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[20]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[21]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[21]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[21]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[22]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[22]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[22]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[23]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[23]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[23]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[24]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[24]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[24]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[25]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[25]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[25]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[26]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[26]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[26]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[27]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[27]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[27]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[28]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[28]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[28]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[29]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[29]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[29]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[2]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[30]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[30]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[30]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[31]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[31]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[31]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[32]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[32]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[32]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[33]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[33]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[33]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[34]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[34]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[34]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[35]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[35]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[35]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[36]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[36]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[36]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[37]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[37]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[37]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[38]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[38]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[38]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[39]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[39]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[39]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[3]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[3]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[40]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[40]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[40]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[41]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[41]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[41]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[42]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[42]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[42]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[43]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[43]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[43]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[44]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[44]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[44]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[45]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[45]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[45]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[46]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[46]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[46]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[47]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[47]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[47]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[48]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[48]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[48]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[49]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[49]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[49]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[4]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[4]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[50]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[50]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[50]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[51]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[51]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[51]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[52]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[52]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[52]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[53]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[53]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[53]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[54]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[54]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[54]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[55]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[55]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[55]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[56]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[56]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[56]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[57]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[57]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[57]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[58]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[58]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[58]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[59]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[59]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[59]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[5]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[5]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[60]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[60]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[60]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[61]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[61]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[61]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[62]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[62]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[62]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[63]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[63]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[63]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[6]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[6]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[7]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[7]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[8]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[8]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[9]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[9]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[9]\ : label is "no";
  attribute SOFT_HLUTNM of \tx_xgmii_valid_code[1]_i_2\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \tx_xgmii_valid_code[2]_i_2\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \tx_xgmii_valid_code[3]_i_2\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \tx_xgmii_valid_code[4]_i_3\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \tx_xgmii_valid_code[5]_i_2\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \tx_xgmii_valid_code[6]_i_2\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \tx_xgmii_valid_code[7]_i_15\ : label is "soft_lutpair253";
begin
  \t_type_reg[2]_0\(2 downto 0) <= \^t_type_reg[2]_0\(2 downto 0);
\FSM_sequential_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => Q(0),
      I1 => \^t_type_reg[2]_0\(0),
      I2 => \^t_type_reg[2]_0\(2),
      I3 => \^t_type_reg[2]_0\(1),
      I4 => Q(1),
      O => \FSM_sequential_state_reg[0]\(0)
    );
\block_field[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF8A"
    )
        port map (
      I0 => \block_field[0]_i_2_n_0\,
      I1 => \block_field[0]_i_3_n_0\,
      I2 => \block_field[0]_i_4_n_0\,
      I3 => \block_field[0]_i_5_n_0\,
      I4 => \block_field[0]_i_6_n_0\,
      I5 => \block_field[0]_i_7_n_0\,
      O => \block_field[0]_i_1_n_0\
    );
\block_field[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg1(3),
      I1 => tx_xgmii_ctrl_reg1(2),
      I2 => tx_xgmii_ctrl_reg1(1),
      I3 => tx_xgmii_ctrl_reg1(0),
      I4 => tx_xgmii_ctrl_reg1(7),
      O => \block_field[0]_i_10_n_0\
    );
\block_field[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg1(1),
      I1 => tx_xgmii_ctrl_reg1(2),
      I2 => tx_xgmii_ctrl_reg1(3),
      O => \block_field[0]_i_11_n_0\
    );
\block_field[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"040404FF"
    )
        port map (
      I0 => \block_field[6]_i_7_n_0\,
      I1 => o_code_c0,
      I2 => \t_type_reg[1]_i_12_n_0\,
      I3 => \block_field[2]_i_8_n_0\,
      I4 => \block_field[6]_i_3_n_0\,
      O => \block_field[0]_i_2_n_0\
    );
\block_field[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \block_field[6]_i_7_n_0\,
      I1 => o_code_c0,
      I2 => s_code_c4_reg_n_0,
      I3 => o_code_c4,
      O => \block_field[0]_i_3_n_0\
    );
\block_field[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000057FF"
    )
        port map (
      I0 => \block_field[0]_i_8_n_0\,
      I1 => o_code_c4,
      I2 => s_code_c4_reg_n_0,
      I3 => \block_field[0]_i_9_n_0\,
      I4 => \block_field[6]_i_3_n_0\,
      O => \block_field[0]_i_4_n_0\
    );
\block_field[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg1(5),
      I1 => tx_xgmii_ctrl_reg1(6),
      I2 => tx_xgmii_ctrl_reg1(4),
      I3 => \block_field[0]_i_10_n_0\,
      I4 => p_3_in,
      I5 => \block_field[4]_i_8_n_0\,
      O => \block_field[0]_i_5_n_0\
    );
\block_field[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \t_type_reg[1]_i_4_n_0\,
      I1 => \t_type_reg[1]_i_12_n_0\,
      I2 => p_20_in,
      I3 => \tx_xgmii_valid_code_reg_n_0_[3]\,
      I4 => \tx_xgmii_valid_code_reg_n_0_[2]\,
      I5 => \block_field[5]_i_3_n_0\,
      O => \block_field[0]_i_6_n_0\
    );
\block_field[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \t_type_reg[0]_i_2_n_0\,
      I1 => \t_type_reg[1]_i_12_n_0\,
      I2 => \tx_xgmii_valid_code_reg_n_0_[1]\,
      I3 => \tx_xgmii_valid_code_reg_n_0_[3]\,
      I4 => \tx_xgmii_valid_code_reg_n_0_[2]\,
      I5 => \t_code_reg_n_0_[0]\,
      O => \block_field[0]_i_7_n_0\
    );
\block_field[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7EFFFFFF"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg1(7),
      I1 => tx_xgmii_ctrl_reg1(6),
      I2 => tx_xgmii_ctrl_reg1(5),
      I3 => tx_xgmii_ctrl_reg1(4),
      I4 => tx_xgmii_ctrl_reg1(0),
      I5 => \block_field[0]_i_11_n_0\,
      O => \block_field[0]_i_8_n_0\
    );
\block_field[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \tx_xgmii_valid_code_reg_n_0_[2]\,
      I1 => \tx_xgmii_valid_code_reg_n_0_[3]\,
      I2 => \tx_xgmii_valid_code_reg_n_0_[0]\,
      I3 => \tx_xgmii_valid_code_reg_n_0_[1]\,
      O => \block_field[0]_i_9_n_0\
    );
\block_field[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFA2"
    )
        port map (
      I0 => \block_field[1]_i_2_n_0\,
      I1 => \block_field[1]_i_3_n_0\,
      I2 => \block_field[1]_i_4_n_0\,
      I3 => \t_type_reg[0]_i_2_n_0\,
      I4 => \t_type_reg[0]_i_3_n_0\,
      I5 => \out\,
      O => \block_field[1]_i_1_n_0\
    );
\block_field[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBBAAAA"
    )
        port map (
      I0 => \block_field[4]_i_3_n_0\,
      I1 => \block_field[5]_i_6_n_0\,
      I2 => \block_field[0]_i_3_n_0\,
      I3 => \block_field[4]_i_10_n_0\,
      I4 => \block_field[2]_i_9_n_0\,
      O => \block_field[1]_i_2_n_0\
    );
\block_field[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88888888888888"
    )
        port map (
      I0 => \t_type_reg[1]_i_3_n_0\,
      I1 => \block_field[5]_i_3_n_0\,
      I2 => \t_type_reg[1]_i_12_n_0\,
      I3 => p_20_in,
      I4 => \tx_xgmii_valid_code_reg_n_0_[3]\,
      I5 => \tx_xgmii_valid_code_reg_n_0_[2]\,
      O => \block_field[1]_i_3_n_0\
    );
\block_field[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0FFD0D0D0D0"
    )
        port map (
      I0 => p_14_in,
      I1 => \t_type_reg[1]_i_12_n_0\,
      I2 => \block_field[2]_i_3_n_0\,
      I3 => tx_xgmii_ctrl_reg1(1),
      I4 => tx_xgmii_ctrl_reg1(0),
      I5 => \block_field[4]_i_12_n_0\,
      O => \block_field[1]_i_4_n_0\
    );
\block_field[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EFF00"
    )
        port map (
      I0 => \block_field[2]_i_2_n_0\,
      I1 => \block_field[2]_i_3_n_0\,
      I2 => \t_type_reg[0]_i_3_n_0\,
      I3 => \t_type_reg[0]_i_2_n_0\,
      I4 => \block_field[2]_i_4_n_0\,
      O => \block_field[2]_i_1_n_0\
    );
\block_field[2]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EFF"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg1(1),
      I1 => tx_xgmii_ctrl_reg1(2),
      I2 => tx_xgmii_ctrl_reg1(3),
      I3 => tx_xgmii_ctrl_reg1(0),
      O => \block_field[2]_i_10_n_0\
    );
\block_field[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5515FFFF"
    )
        port map (
      I0 => \block_field[2]_i_5_n_0\,
      I1 => \tx_xgmii_valid_code_reg_n_0_[3]\,
      I2 => p_17_in,
      I3 => \t_type_reg[1]_i_12_n_0\,
      I4 => \block_field[1]_i_3_n_0\,
      O => \block_field[2]_i_2_n_0\
    );
\block_field[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \t_type_reg[1]_i_11_n_0\,
      I1 => tx_xgmii_ctrl_reg1(2),
      I2 => tx_xgmii_ctrl_reg1(3),
      I3 => tx_xgmii_ctrl_reg1(1),
      I4 => tx_xgmii_ctrl_reg1(0),
      O => \block_field[2]_i_3_n_0\
    );
\block_field[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFABAAAAAAAA"
    )
        port map (
      I0 => \block_field[3]_i_4_n_0\,
      I1 => \block_field[2]_i_6_n_0\,
      I2 => \block_field[6]_i_3_n_0\,
      I3 => \block_field[2]_i_7_n_0\,
      I4 => \block_field[2]_i_8_n_0\,
      I5 => \block_field[2]_i_9_n_0\,
      O => \block_field[2]_i_4_n_0\
    );
\block_field[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg1(1),
      I1 => \block_field[4]_i_12_n_0\,
      I2 => tx_xgmii_ctrl_reg1(0),
      O => \block_field[2]_i_5_n_0\
    );
\block_field[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \block_field[0]_i_8_n_0\,
      I1 => \tx_xgmii_valid_code_reg_n_0_[2]\,
      I2 => \tx_xgmii_valid_code_reg_n_0_[3]\,
      I3 => \tx_xgmii_valid_code_reg_n_0_[0]\,
      I4 => \tx_xgmii_valid_code_reg_n_0_[1]\,
      I5 => s_code_c4_reg_n_0,
      O => \block_field[2]_i_6_n_0\
    );
\block_field[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7070707070007070"
    )
        port map (
      I0 => s_code_c0_reg_n_0,
      I1 => \block_field[6]_i_2_n_0\,
      I2 => \block_field[6]_i_3_n_0\,
      I3 => \block_field[6]_i_7_n_0\,
      I4 => o_code_c0,
      I5 => \t_type_reg[1]_i_12_n_0\,
      O => \block_field[2]_i_7_n_0\
    );
\block_field[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEBFFEFFFFFFFE"
    )
        port map (
      I0 => \block_field[2]_i_10_n_0\,
      I1 => tx_xgmii_ctrl_reg1(6),
      I2 => tx_xgmii_ctrl_reg1(7),
      I3 => tx_xgmii_ctrl_reg1(5),
      I4 => tx_xgmii_ctrl_reg1(3),
      I5 => tx_xgmii_ctrl_reg1(4),
      O => \block_field[2]_i_8_n_0\
    );
\block_field[2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00BF"
    )
        port map (
      I0 => \block_field[0]_i_10_n_0\,
      I1 => tx_xgmii_ctrl_reg1(5),
      I2 => tx_xgmii_ctrl_reg1(6),
      I3 => \block_field[4]_i_8_n_0\,
      O => \block_field[2]_i_9_n_0\
    );
\block_field[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100000001"
    )
        port map (
      I0 => \out\,
      I1 => \block_field[0]_i_7_n_0\,
      I2 => \t_type_reg[0]_i_3_n_0\,
      I3 => \block_field[3]_i_2_n_0\,
      I4 => \block_field[3]_i_3_n_0\,
      I5 => \block_field[3]_i_4_n_0\,
      O => \block_field[3]_i_1_n_0\
    );
\block_field[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FD0000000000"
    )
        port map (
      I0 => \block_field[4]_i_12_n_0\,
      I1 => tx_xgmii_ctrl_reg1(0),
      I2 => tx_xgmii_ctrl_reg1(1),
      I3 => \block_field[2]_i_3_n_0\,
      I4 => \t_type_reg[1]_i_12_n_0\,
      I5 => p_14_in,
      O => \block_field[3]_i_2_n_0\
    );
\block_field[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF1110"
    )
        port map (
      I0 => \block_field[6]_i_3_n_0\,
      I1 => \block_field[2]_i_8_n_0\,
      I2 => \block_field[2]_i_6_n_0\,
      I3 => \block_field[6]_i_5_n_0\,
      I4 => \block_field[4]_i_8_n_0\,
      I5 => \block_field[3]_i_5_n_0\,
      O => \block_field[3]_i_3_n_0\
    );
\block_field[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEFEFEFEFEFEFE"
    )
        port map (
      I0 => \t_type_reg[1]_i_3_n_0\,
      I1 => \block_field[4]_i_7_n_0\,
      I2 => \block_field[3]_i_5_n_0\,
      I3 => p_5_in,
      I4 => \tx_xgmii_valid_code_reg_n_0_[6]\,
      I5 => p_9_in,
      O => \block_field[3]_i_4_n_0\
    );
\block_field[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg1(7),
      I1 => tx_xgmii_ctrl_reg1(6),
      I2 => tx_xgmii_ctrl_reg1(5),
      I3 => \t_type_reg[0]_i_4_n_0\,
      I4 => tx_xgmii_ctrl_reg1(4),
      O => \block_field[3]_i_5_n_0\
    );
\block_field[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D0FFFF00D000D0"
    )
        port map (
      I0 => \block_field[4]_i_2_n_0\,
      I1 => \block_field[4]_i_3_n_0\,
      I2 => \t_type_reg[1]_i_4_n_0\,
      I3 => \block_field[4]_i_4_n_0\,
      I4 => \block_field[4]_i_5_n_0\,
      I5 => \block_field[4]_i_6_n_0\,
      O => \block_field[4]_i_1_n_0\
    );
\block_field[4]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51555555"
    )
        port map (
      I0 => \block_field[6]_i_3_n_0\,
      I1 => o_code_c4,
      I2 => s_code_c4_reg_n_0,
      I3 => \block_field[0]_i_9_n_0\,
      I4 => \block_field[0]_i_8_n_0\,
      O => \block_field[4]_i_10_n_0\
    );
\block_field[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEEEEEEEEEEEEE"
    )
        port map (
      I0 => \t_type_reg[1]_i_3_n_0\,
      I1 => \block_field[4]_i_7_n_0\,
      I2 => p_12_in,
      I3 => p_5_in,
      I4 => \tx_xgmii_valid_code_reg_n_0_[6]\,
      I5 => \tx_xgmii_valid_code_reg_n_0_[5]\,
      O => \block_field[4]_i_11_n_0\
    );
\block_field[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg1(6),
      I1 => tx_xgmii_ctrl_reg1(7),
      I2 => tx_xgmii_ctrl_reg1(4),
      I3 => tx_xgmii_ctrl_reg1(5),
      I4 => tx_xgmii_ctrl_reg1(2),
      I5 => tx_xgmii_ctrl_reg1(3),
      O => \block_field[4]_i_12_n_0\
    );
\block_field[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg1(3),
      I1 => tx_xgmii_ctrl_reg1(2),
      I2 => tx_xgmii_ctrl_reg1(1),
      I3 => tx_xgmii_ctrl_reg1(0),
      I4 => tx_xgmii_ctrl_reg1(4),
      I5 => tx_xgmii_ctrl_reg1(5),
      O => \block_field[4]_i_13_n_0\
    );
\block_field[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEFEFEFE"
    )
        port map (
      I0 => \block_field[4]_i_7_n_0\,
      I1 => \block_field[4]_i_8_n_0\,
      I2 => \block_field[0]_i_2_n_0\,
      I3 => \block_field[4]_i_9_n_0\,
      I4 => \block_field[4]_i_10_n_0\,
      O => \block_field[4]_i_2_n_0\
    );
\block_field[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg1(4),
      I1 => \t_type_reg[0]_i_4_n_0\,
      I2 => tx_xgmii_ctrl_reg1(5),
      I3 => tx_xgmii_ctrl_reg1(6),
      I4 => tx_xgmii_ctrl_reg1(7),
      I5 => \block_field[4]_i_11_n_0\,
      O => \block_field[4]_i_3_n_0\
    );
\block_field[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \t_type_reg[1]_i_12_n_0\,
      I1 => p_17_in,
      I2 => \tx_xgmii_valid_code_reg_n_0_[3]\,
      I3 => tx_xgmii_ctrl_reg1(0),
      I4 => \block_field[4]_i_12_n_0\,
      I5 => tx_xgmii_ctrl_reg1(1),
      O => \block_field[4]_i_4_n_0\
    );
\block_field[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \t_code_reg_n_0_[0]\,
      I1 => \tx_xgmii_valid_code_reg_n_0_[2]\,
      I2 => \tx_xgmii_valid_code_reg_n_0_[3]\,
      I3 => \tx_xgmii_valid_code_reg_n_0_[1]\,
      I4 => \t_type_reg[1]_i_12_n_0\,
      O => \block_field[4]_i_5_n_0\
    );
\block_field[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \t_type_reg[1]_i_11_n_0\,
      I1 => tx_xgmii_ctrl_reg1(1),
      I2 => tx_xgmii_ctrl_reg1(0),
      I3 => tx_xgmii_ctrl_reg1(3),
      I4 => tx_xgmii_ctrl_reg1(2),
      O => \block_field[4]_i_6_n_0\
    );
\block_field[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg1(4),
      I1 => tx_xgmii_ctrl_reg1(5),
      I2 => tx_xgmii_ctrl_reg1(6),
      I3 => \block_field[0]_i_10_n_0\,
      O => \block_field[4]_i_7_n_0\
    );
\block_field[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \block_field[4]_i_13_n_0\,
      I1 => tx_xgmii_ctrl_reg1(7),
      I2 => tx_xgmii_ctrl_reg1(6),
      I3 => \t_code_reg_n_0_[6]\,
      I4 => p_5_in,
      O => \block_field[4]_i_8_n_0\
    );
\block_field[4]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \block_field[6]_i_7_n_0\,
      I1 => o_code_c0,
      I2 => s_code_c4_reg_n_0,
      O => \block_field[4]_i_9_n_0\
    );
\block_field[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101030300030"
    )
        port map (
      I0 => \block_field[5]_i_2_n_0\,
      I1 => \block_field[7]_i_2_n_0\,
      I2 => \block_field[5]_i_3_n_0\,
      I3 => \block_field[5]_i_4_n_0\,
      I4 => \block_field[0]_i_5_n_0\,
      I5 => \t_type_reg[1]_i_3_n_0\,
      O => \block_field[5]_i_1_n_0\
    );
\block_field[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00BFFFFFBFBF"
    )
        port map (
      I0 => \block_field[2]_i_5_n_0\,
      I1 => \tx_xgmii_valid_code_reg_n_0_[3]\,
      I2 => p_17_in,
      I3 => p_14_in,
      I4 => \t_type_reg[1]_i_12_n_0\,
      I5 => \block_field[2]_i_3_n_0\,
      O => \block_field[5]_i_2_n_0\
    );
\block_field[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg1(5),
      I1 => tx_xgmii_ctrl_reg1(4),
      I2 => \block_field[5]_i_5_n_0\,
      I3 => tx_xgmii_ctrl_reg1(1),
      I4 => tx_xgmii_ctrl_reg1(3),
      I5 => tx_xgmii_ctrl_reg1(2),
      O => \block_field[5]_i_3_n_0\
    );
\block_field[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF00FFFF"
    )
        port map (
      I0 => \block_field[6]_i_7_n_0\,
      I1 => o_code_c0,
      I2 => s_code_c4_reg_n_0,
      I3 => \block_field[0]_i_4_n_0\,
      I4 => \block_field[5]_i_6_n_0\,
      O => \block_field[5]_i_4_n_0\
    );
\block_field[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg1(7),
      I1 => tx_xgmii_ctrl_reg1(6),
      O => \block_field[5]_i_5_n_0\
    );
\block_field[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4055"
    )
        port map (
      I0 => \block_field[2]_i_8_n_0\,
      I1 => s_code_c0_reg_n_0,
      I2 => \block_field[6]_i_2_n_0\,
      I3 => \block_field[6]_i_3_n_0\,
      O => \block_field[5]_i_6_n_0\
    );
\block_field[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAFFFFAAEAAA"
    )
        port map (
      I0 => \t_type_reg[1]_i_2_n_0\,
      I1 => s_code_c0_reg_n_0,
      I2 => \block_field[6]_i_2_n_0\,
      I3 => \block_field[6]_i_3_n_0\,
      I4 => \block_field[6]_i_4_n_0\,
      I5 => \block_field[6]_i_5_n_0\,
      O => \block_field[6]_i_1_n_0\
    );
\block_field[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EFF"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg1(7),
      I1 => tx_xgmii_ctrl_reg1(6),
      I2 => tx_xgmii_ctrl_reg1(5),
      I3 => tx_xgmii_ctrl_reg1(4),
      O => \block_field[6]_i_2_n_0\
    );
\block_field[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000001"
    )
        port map (
      I0 => \block_field[6]_i_6_n_0\,
      I1 => tx_xgmii_ctrl_reg1(4),
      I2 => tx_xgmii_ctrl_reg1(5),
      I3 => tx_xgmii_ctrl_reg1(6),
      I4 => tx_xgmii_ctrl_reg1(7),
      O => \block_field[6]_i_3_n_0\
    );
\block_field[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \tx_xgmii_valid_code_reg_n_0_[6]\,
      I1 => p_5_in,
      I2 => \tx_xgmii_valid_code_reg_n_0_[4]\,
      I3 => \tx_xgmii_valid_code_reg_n_0_[5]\,
      I4 => o_code_c0,
      I5 => \block_field[6]_i_7_n_0\,
      O => \block_field[6]_i_4_n_0\
    );
\block_field[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => s_code_c4_reg_n_0,
      I1 => o_code_c4,
      I2 => o_code_c0,
      I3 => \block_field[6]_i_7_n_0\,
      O => \block_field[6]_i_5_n_0\
    );
\block_field[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg1(2),
      I1 => tx_xgmii_ctrl_reg1(3),
      I2 => tx_xgmii_ctrl_reg1(1),
      I3 => tx_xgmii_ctrl_reg1(0),
      O => \block_field[6]_i_6_n_0\
    );
\block_field[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \block_field[6]_i_2_n_0\,
      I1 => tx_xgmii_ctrl_reg1(0),
      I2 => tx_xgmii_ctrl_reg1(1),
      I3 => tx_xgmii_ctrl_reg1(3),
      I4 => tx_xgmii_ctrl_reg1(2),
      O => \block_field[6]_i_7_n_0\
    );
\block_field[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFEAAA"
    )
        port map (
      I0 => \t_type_reg[1]_i_2_n_0\,
      I1 => \t_type_reg[1]_i_3_n_0\,
      I2 => \t_type_reg[1]_i_4_n_0\,
      I3 => \t_type_reg[1]_i_5_n_0\,
      I4 => \t_type_reg[1]_i_6_n_0\,
      I5 => \block_field[7]_i_2_n_0\,
      O => \block_field[7]_i_1_n_0\
    );
\block_field[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \out\,
      I1 => \t_type_reg[0]_i_3_n_0\,
      O => \block_field[7]_i_2_n_0\
    );
\block_field_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => \block_field[0]_i_1_n_0\,
      Q => data7(2),
      S => \out\
    );
\block_field_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \block_field[1]_i_1_n_0\,
      Q => data7(3),
      R => '0'
    );
\block_field_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => \block_field[2]_i_1_n_0\,
      Q => data7(4),
      S => \out\
    );
\block_field_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \block_field[3]_i_1_n_0\,
      Q => data7(5),
      R => '0'
    );
\block_field_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => \block_field[4]_i_1_n_0\,
      Q => data7(6),
      S => \out\
    );
\block_field_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \block_field[5]_i_1_n_0\,
      Q => data7(7),
      R => '0'
    );
\block_field_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => \block_field[6]_i_1_n_0\,
      Q => data7(8),
      S => \out\
    );
\block_field_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \block_field[7]_i_1_n_0\,
      Q => data7(9),
      R => '0'
    );
\c0[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \c0[0]_i_2_n_0\,
      I1 => \c0[5]_i_3_n_0\,
      O => \c0[0]_i_1_n_0\
    );
\c0[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55F5F5F5008080A0"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2(0),
      I1 => tx_xgmii_data_reg2(5),
      I2 => \c0[4]_i_6_n_0\,
      I3 => tx_xgmii_data_reg2(6),
      I4 => tx_xgmii_data_reg2(7),
      I5 => c0(0),
      O => \c0[0]_i_2_n_0\
    );
\c0[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFFB"
    )
        port map (
      I0 => \c0[1]_i_2_n_0\,
      I1 => tx_xgmii_data_reg2(3),
      I2 => tx_xgmii_data_reg2(5),
      I3 => tx_xgmii_data_reg2(7),
      O => \c0[1]_i_1_n_0\
    );
\c0[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFBFFFFFFFFFFFF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(6),
      I1 => tx_xgmii_data_reg2(3),
      I2 => tx_xgmii_data_reg2(1),
      I3 => tx_xgmii_data_reg2(0),
      I4 => tx_xgmii_data_reg2(2),
      I5 => tx_xgmii_data_reg2(4),
      O => \c0[1]_i_2_n_0\
    );
\c0[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBFBFFFF"
    )
        port map (
      I0 => \c0[2]_i_2_n_0\,
      I1 => tx_xgmii_data_reg2(3),
      I2 => tx_xgmii_data_reg2(7),
      I3 => tx_xgmii_data_reg2(6),
      I4 => tx_xgmii_data_reg2(5),
      O => \c0[2]_i_1_n_0\
    );
\c0[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFF7F"
    )
        port map (
      I0 => tx_xgmii_data_reg2(4),
      I1 => tx_xgmii_data_reg2(2),
      I2 => tx_xgmii_data_reg2(3),
      I3 => tx_xgmii_data_reg2(1),
      I4 => tx_xgmii_data_reg2(0),
      O => \c0[2]_i_2_n_0\
    );
\c0[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEFEEFF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(1),
      I1 => tx_xgmii_data_reg2(0),
      I2 => tx_xgmii_data_reg2(7),
      I3 => tx_xgmii_data_reg2(5),
      I4 => tx_xgmii_data_reg2(6),
      I5 => \c0[3]_i_2_n_0\,
      O => \c0[3]_i_1_n_0\
    );
\c0[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => tx_xgmii_data_reg2(4),
      I1 => tx_xgmii_data_reg2(2),
      I2 => tx_xgmii_data_reg2(3),
      O => \c0[3]_i_2_n_0\
    );
\c0[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \c0[4]_i_4_n_0\,
      I1 => \c0[4]_i_5_n_0\,
      I2 => tx_xgmii_data_reg2(2),
      I3 => tx_xgmii_data_reg2(7),
      I4 => tx_xgmii_ctrl_reg2(0),
      I5 => tx_xgmii_data_reg2(1),
      O => \c0[4]_i_1_n_0\
    );
\c0[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A8AAA"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2(0),
      I1 => tx_xgmii_data_reg2(5),
      I2 => \c0[4]_i_6_n_0\,
      I3 => tx_xgmii_data_reg2(6),
      I4 => tx_xgmii_data_reg2(7),
      O => \c0[4]_i_2_n_0\
    );
\c0[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D7FD"
    )
        port map (
      I0 => \c0[4]_i_6_n_0\,
      I1 => tx_xgmii_data_reg2(5),
      I2 => tx_xgmii_data_reg2(7),
      I3 => tx_xgmii_data_reg2(6),
      O => \c0[4]_i_3_n_0\
    );
\c0[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => tx_xgmii_data_reg2(4),
      I1 => tx_xgmii_data_reg2(5),
      I2 => tx_xgmii_data_reg2(6),
      O => \c0[4]_i_4_n_0\
    );
\c0[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => tx_xgmii_data_reg2(3),
      I1 => tx_xgmii_data_reg2(0),
      O => \c0[4]_i_5_n_0\
    );
\c0[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => tx_xgmii_data_reg2(3),
      I1 => tx_xgmii_data_reg2(2),
      I2 => tx_xgmii_data_reg2(4),
      I3 => tx_xgmii_data_reg2(0),
      I4 => tx_xgmii_data_reg2(1),
      O => \c0[4]_i_6_n_0\
    );
\c0[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => c0(5),
      I1 => \c0[4]_i_2_n_0\,
      I2 => \c0[5]_i_2_n_0\,
      I3 => \c0[5]_i_3_n_0\,
      O => \c0[5]_i_1_n_0\
    );
\c0[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001020000000"
    )
        port map (
      I0 => \c0[5]_i_4_n_0\,
      I1 => \c0[5]_i_5_n_0\,
      I2 => tx_xgmii_data_reg2(4),
      I3 => tx_xgmii_data_reg2(0),
      I4 => tx_xgmii_data_reg2(1),
      I5 => tx_xgmii_data_reg2(3),
      O => \c0[5]_i_2_n_0\
    );
\c0[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000008"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2(0),
      I1 => tx_xgmii_data_reg2(1),
      I2 => tx_xgmii_data_reg2(4),
      I3 => tx_xgmii_data_reg2(6),
      I4 => tx_xgmii_data_reg2(5),
      I5 => \c0[5]_i_6_n_0\,
      O => \c0[5]_i_3_n_0\
    );
\c0[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tx_xgmii_data_reg2(6),
      I1 => tx_xgmii_data_reg2(5),
      O => \c0[5]_i_4_n_0\
    );
\c0[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => tx_xgmii_data_reg2(7),
      I1 => tx_xgmii_data_reg2(6),
      I2 => tx_xgmii_data_reg2(2),
      O => \c0[5]_i_5_n_0\
    );
\c0[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7DFFFF7DFFFF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(2),
      I1 => tx_xgmii_data_reg2(6),
      I2 => tx_xgmii_data_reg2(7),
      I3 => tx_xgmii_data_reg2(4),
      I4 => tx_xgmii_data_reg2(0),
      I5 => tx_xgmii_data_reg2(3),
      O => \c0[5]_i_6_n_0\
    );
\c0[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEAA02AA"
    )
        port map (
      I0 => c0(6),
      I1 => \c0[6]_i_2_n_0\,
      I2 => \c0[6]_i_3_n_0\,
      I3 => tx_xgmii_ctrl_reg2(0),
      I4 => \c0[6]_i_4_n_0\,
      I5 => \c0[6]_i_5_n_0\,
      O => \c0[6]_i_1_n_0\
    );
\c0[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tx_xgmii_data_reg2(6),
      I1 => tx_xgmii_data_reg2(7),
      O => \c0[6]_i_2_n_0\
    );
\c0[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(5),
      I1 => tx_xgmii_data_reg2(1),
      I2 => tx_xgmii_data_reg2(0),
      I3 => tx_xgmii_data_reg2(4),
      I4 => tx_xgmii_data_reg2(2),
      I5 => tx_xgmii_data_reg2(3),
      O => \c0[6]_i_3_n_0\
    );
\c0[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006A80"
    )
        port map (
      I0 => tx_xgmii_data_reg2(5),
      I1 => tx_xgmii_data_reg2(6),
      I2 => tx_xgmii_data_reg2(7),
      I3 => tx_xgmii_data_reg2(3),
      I4 => \c0[2]_i_2_n_0\,
      O => \c0[6]_i_4_n_0\
    );
\c0[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004800420"
    )
        port map (
      I0 => tx_xgmii_data_reg2(4),
      I1 => tx_xgmii_data_reg2(1),
      I2 => tx_xgmii_data_reg2(3),
      I3 => tx_xgmii_data_reg2(0),
      I4 => tx_xgmii_data_reg2(6),
      I5 => \c0[6]_i_6_n_0\,
      O => \c0[6]_i_5_n_0\
    );
\c0[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FDFFFFFFFDFFFDF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(2),
      I1 => tx_xgmii_data_reg2(7),
      I2 => tx_xgmii_ctrl_reg2(0),
      I3 => tx_xgmii_data_reg2(6),
      I4 => tx_xgmii_data_reg2(4),
      I5 => tx_xgmii_data_reg2(5),
      O => \c0[6]_i_6_n_0\
    );
\c0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \c0[0]_i_1_n_0\,
      Q => c0(0),
      R => '0'
    );
\c0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \c0[4]_i_2_n_0\,
      D => \c0[1]_i_1_n_0\,
      Q => c0(1),
      R => \c0[4]_i_1_n_0\
    );
\c0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \c0[4]_i_2_n_0\,
      D => \c0[2]_i_1_n_0\,
      Q => c0(2),
      R => \c0[4]_i_1_n_0\
    );
\c0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \c0[4]_i_2_n_0\,
      D => \c0[3]_i_1_n_0\,
      Q => c0(3),
      R => \c0[4]_i_1_n_0\
    );
\c0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \c0[4]_i_2_n_0\,
      D => \c0[4]_i_3_n_0\,
      Q => c0(4),
      R => \c0[4]_i_1_n_0\
    );
\c0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \c0[5]_i_1_n_0\,
      Q => c0(5),
      R => '0'
    );
\c0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \c0[6]_i_1_n_0\,
      Q => c0(6),
      R => '0'
    );
\c1[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \c1[0]_i_2_n_0\,
      I1 => \c1[5]_i_3_n_0\,
      O => \c1[0]_i_1_n_0\
    );
\c1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005DFFFF005D0000"
    )
        port map (
      I0 => tx_xgmii_data_reg2(14),
      I1 => tx_xgmii_data_reg2(13),
      I2 => tx_xgmii_data_reg2(15),
      I3 => \c1[4]_i_3_n_0\,
      I4 => tx_xgmii_ctrl_reg2(1),
      I5 => c1(0),
      O => \c1[0]_i_2_n_0\
    );
\c1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF3D"
    )
        port map (
      I0 => tx_xgmii_data_reg2(11),
      I1 => tx_xgmii_data_reg2(13),
      I2 => tx_xgmii_data_reg2(15),
      I3 => \c1[1]_i_2_n_0\,
      O => \c1[1]_i_1_n_0\
    );
\c1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FEFFFFFFFFFFF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(8),
      I1 => tx_xgmii_data_reg2(9),
      I2 => tx_xgmii_data_reg2(10),
      I3 => tx_xgmii_data_reg2(11),
      I4 => tx_xgmii_data_reg2(14),
      I5 => tx_xgmii_data_reg2(12),
      O => \c1[1]_i_2_n_0\
    );
\c1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \c1[4]_i_2_n_0\,
      I1 => tx_xgmii_data_reg2(14),
      I2 => tx_xgmii_data_reg2(13),
      I3 => tx_xgmii_data_reg2(15),
      I4 => tx_xgmii_ctrl_reg2(1),
      I5 => tx_xgmii_data_reg2(10),
      O => \c1[2]_i_1_n_0\
    );
\c1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBFFFBF"
    )
        port map (
      I0 => \c1[2]_i_3_n_0\,
      I1 => tx_xgmii_data_reg2(13),
      I2 => tx_xgmii_data_reg2(11),
      I3 => tx_xgmii_data_reg2(15),
      I4 => tx_xgmii_data_reg2(14),
      O => \c1[2]_i_2_n_0\
    );
\c1[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FF7FF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(12),
      I1 => tx_xgmii_data_reg2(10),
      I2 => tx_xgmii_data_reg2(9),
      I3 => tx_xgmii_data_reg2(11),
      I4 => tx_xgmii_data_reg2(8),
      O => \c1[2]_i_3_n_0\
    );
\c1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFC3CDC3CF"
    )
        port map (
      I0 => \c1[4]_i_2_n_0\,
      I1 => tx_xgmii_data_reg2(14),
      I2 => tx_xgmii_data_reg2(13),
      I3 => tx_xgmii_data_reg2(15),
      I4 => tx_xgmii_data_reg2(10),
      I5 => \c1[4]_i_3_n_0\,
      O => \c1[3]_i_1_n_0\
    );
\c1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFF33CF33C"
    )
        port map (
      I0 => \c1[4]_i_2_n_0\,
      I1 => tx_xgmii_data_reg2(14),
      I2 => tx_xgmii_data_reg2(13),
      I3 => tx_xgmii_data_reg2(15),
      I4 => tx_xgmii_data_reg2(10),
      I5 => \c1[4]_i_3_n_0\,
      O => \c1[4]_i_1_n_0\
    );
\c1[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => tx_xgmii_data_reg2(12),
      I1 => tx_xgmii_data_reg2(9),
      I2 => tx_xgmii_data_reg2(8),
      I3 => tx_xgmii_data_reg2(11),
      O => \c1[4]_i_2_n_0\
    );
\c1[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF7F"
    )
        port map (
      I0 => tx_xgmii_data_reg2(11),
      I1 => tx_xgmii_data_reg2(10),
      I2 => tx_xgmii_data_reg2(12),
      I3 => tx_xgmii_data_reg2(8),
      I4 => tx_xgmii_data_reg2(9),
      O => \c1[4]_i_3_n_0\
    );
\c1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => c1(5),
      I1 => tx_xgmii_ctrl_reg2(1),
      I2 => \c1[5]_i_2_n_0\,
      I3 => \c1[5]_i_3_n_0\,
      O => \c1[5]_i_1_n_0\
    );
\c1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000600A"
    )
        port map (
      I0 => tx_xgmii_data_reg2(11),
      I1 => tx_xgmii_data_reg2(13),
      I2 => tx_xgmii_data_reg2(15),
      I3 => tx_xgmii_data_reg2(14),
      I4 => \c1[2]_i_3_n_0\,
      O => \c1[5]_i_2_n_0\
    );
\c1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000018100008"
    )
        port map (
      I0 => tx_xgmii_data_reg2(12),
      I1 => tx_xgmii_data_reg2(11),
      I2 => tx_xgmii_data_reg2(8),
      I3 => tx_xgmii_data_reg2(13),
      I4 => tx_xgmii_data_reg2(9),
      I5 => \c1[5]_i_4_n_0\,
      O => \c1[5]_i_3_n_0\
    );
\c1[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFF7FF7"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2(1),
      I1 => tx_xgmii_data_reg2(10),
      I2 => tx_xgmii_data_reg2(12),
      I3 => tx_xgmii_data_reg2(15),
      I4 => tx_xgmii_data_reg2(14),
      I5 => tx_xgmii_data_reg2(13),
      O => \c1[5]_i_4_n_0\
    );
\c1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E2200002E222E22"
    )
        port map (
      I0 => c1(6),
      I1 => tx_xgmii_ctrl_reg2(1),
      I2 => \c1[2]_i_3_n_0\,
      I3 => \c1[6]_i_2_n_0\,
      I4 => \c1[6]_i_3_n_0\,
      I5 => \c1[6]_i_4_n_0\,
      O => \c1[6]_i_1_n_0\
    );
\c1[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A8A"
    )
        port map (
      I0 => tx_xgmii_data_reg2(11),
      I1 => tx_xgmii_data_reg2(13),
      I2 => tx_xgmii_data_reg2(14),
      I3 => tx_xgmii_data_reg2(15),
      O => \c1[6]_i_2_n_0\
    );
\c1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AFEFFFFFFFFFFFF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(14),
      I1 => tx_xgmii_data_reg2(13),
      I2 => tx_xgmii_data_reg2(15),
      I3 => tx_xgmii_data_reg2(12),
      I4 => tx_xgmii_ctrl_reg2(1),
      I5 => tx_xgmii_data_reg2(10),
      O => \c1[6]_i_3_n_0\
    );
\c1[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"090000C0"
    )
        port map (
      I0 => tx_xgmii_data_reg2(14),
      I1 => tx_xgmii_data_reg2(9),
      I2 => tx_xgmii_data_reg2(8),
      I3 => tx_xgmii_data_reg2(11),
      I4 => tx_xgmii_data_reg2(12),
      O => \c1[6]_i_4_n_0\
    );
\c1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \c1[0]_i_1_n_0\,
      Q => c1(0),
      R => '0'
    );
\c1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => tx_xgmii_ctrl_reg2(1),
      D => \c1[1]_i_1_n_0\,
      Q => c1(1),
      R => \c1[2]_i_1_n_0\
    );
\c1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => tx_xgmii_ctrl_reg2(1),
      D => \c1[2]_i_2_n_0\,
      Q => c1(2),
      R => \c1[2]_i_1_n_0\
    );
\c1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => tx_xgmii_ctrl_reg2(1),
      D => \c1[3]_i_1_n_0\,
      Q => c1(3),
      R => '0'
    );
\c1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => tx_xgmii_ctrl_reg2(1),
      D => \c1[4]_i_1_n_0\,
      Q => c1(4),
      R => '0'
    );
\c1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \c1[5]_i_1_n_0\,
      Q => c1(5),
      R => '0'
    );
\c1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \c1[6]_i_1_n_0\,
      Q => c1(6),
      R => '0'
    );
\c2[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \c2[0]_i_2_n_0\,
      I1 => \c2[5]_i_3_n_0\,
      O => \c2[0]_i_1_n_0\
    );
\c2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005DFFFF005D0000"
    )
        port map (
      I0 => tx_xgmii_data_reg2(22),
      I1 => tx_xgmii_data_reg2(21),
      I2 => tx_xgmii_data_reg2(23),
      I3 => \c2[4]_i_3_n_0\,
      I4 => tx_xgmii_ctrl_reg2(2),
      I5 => c2(0),
      O => \c2[0]_i_2_n_0\
    );
\c2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BEBF"
    )
        port map (
      I0 => \c2[1]_i_2_n_0\,
      I1 => tx_xgmii_data_reg2(21),
      I2 => tx_xgmii_data_reg2(23),
      I3 => tx_xgmii_data_reg2(19),
      O => \c2[1]_i_1_n_0\
    );
\c2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFBFFFFFFFFFFFF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(22),
      I1 => tx_xgmii_data_reg2(19),
      I2 => tx_xgmii_data_reg2(17),
      I3 => tx_xgmii_data_reg2(16),
      I4 => tx_xgmii_data_reg2(20),
      I5 => tx_xgmii_data_reg2(18),
      O => \c2[1]_i_2_n_0\
    );
\c2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \c2[4]_i_2_n_0\,
      I1 => tx_xgmii_data_reg2(22),
      I2 => tx_xgmii_data_reg2(23),
      I3 => tx_xgmii_data_reg2(21),
      I4 => tx_xgmii_ctrl_reg2(2),
      I5 => tx_xgmii_data_reg2(18),
      O => \c2[2]_i_1_n_0\
    );
\c2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFBFBF"
    )
        port map (
      I0 => \c2[2]_i_3_n_0\,
      I1 => tx_xgmii_data_reg2(21),
      I2 => tx_xgmii_data_reg2(19),
      I3 => tx_xgmii_data_reg2(22),
      I4 => tx_xgmii_data_reg2(23),
      O => \c2[2]_i_2_n_0\
    );
\c2[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FF7FF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(18),
      I1 => tx_xgmii_data_reg2(20),
      I2 => tx_xgmii_data_reg2(17),
      I3 => tx_xgmii_data_reg2(19),
      I4 => tx_xgmii_data_reg2(16),
      O => \c2[2]_i_3_n_0\
    );
\c2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFCC3DCC3F"
    )
        port map (
      I0 => \c2[4]_i_2_n_0\,
      I1 => tx_xgmii_data_reg2(22),
      I2 => tx_xgmii_data_reg2(23),
      I3 => tx_xgmii_data_reg2(21),
      I4 => tx_xgmii_data_reg2(18),
      I5 => \c2[4]_i_3_n_0\,
      O => \c2[3]_i_1_n_0\
    );
\c2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFF33CF33C"
    )
        port map (
      I0 => \c2[4]_i_2_n_0\,
      I1 => tx_xgmii_data_reg2(22),
      I2 => tx_xgmii_data_reg2(23),
      I3 => tx_xgmii_data_reg2(21),
      I4 => tx_xgmii_data_reg2(18),
      I5 => \c2[4]_i_3_n_0\,
      O => \c2[4]_i_1_n_0\
    );
\c2[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => tx_xgmii_data_reg2(17),
      I1 => tx_xgmii_data_reg2(16),
      I2 => tx_xgmii_data_reg2(19),
      I3 => tx_xgmii_data_reg2(20),
      O => \c2[4]_i_2_n_0\
    );
\c2[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF7F"
    )
        port map (
      I0 => tx_xgmii_data_reg2(19),
      I1 => tx_xgmii_data_reg2(20),
      I2 => tx_xgmii_data_reg2(18),
      I3 => tx_xgmii_data_reg2(16),
      I4 => tx_xgmii_data_reg2(17),
      O => \c2[4]_i_3_n_0\
    );
\c2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => c2(5),
      I1 => tx_xgmii_ctrl_reg2(2),
      I2 => \c2[5]_i_2_n_0\,
      I3 => \c2[5]_i_3_n_0\,
      O => \c2[5]_i_1_n_0\
    );
\c2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002580"
    )
        port map (
      I0 => tx_xgmii_data_reg2(22),
      I1 => tx_xgmii_data_reg2(21),
      I2 => tx_xgmii_data_reg2(23),
      I3 => tx_xgmii_data_reg2(19),
      I4 => \c2[2]_i_3_n_0\,
      O => \c2[5]_i_2_n_0\
    );
\c2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000018100008"
    )
        port map (
      I0 => tx_xgmii_data_reg2(20),
      I1 => tx_xgmii_data_reg2(19),
      I2 => tx_xgmii_data_reg2(16),
      I3 => tx_xgmii_data_reg2(21),
      I4 => tx_xgmii_data_reg2(17),
      I5 => \c2[5]_i_4_n_0\,
      O => \c2[5]_i_3_n_0\
    );
\c2[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFF7FF7"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2(2),
      I1 => tx_xgmii_data_reg2(18),
      I2 => tx_xgmii_data_reg2(20),
      I3 => tx_xgmii_data_reg2(23),
      I4 => tx_xgmii_data_reg2(22),
      I5 => tx_xgmii_data_reg2(21),
      O => \c2[5]_i_4_n_0\
    );
\c2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => c2(6),
      I1 => tx_xgmii_ctrl_reg2(2),
      I2 => \c2[6]_i_2_n_0\,
      I3 => \c2[6]_i_3_n_0\,
      O => \c2[6]_i_1_n_0\
    );
\c2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AA2"
    )
        port map (
      I0 => tx_xgmii_data_reg2(19),
      I1 => tx_xgmii_data_reg2(22),
      I2 => tx_xgmii_data_reg2(21),
      I3 => tx_xgmii_data_reg2(23),
      I4 => \c2[2]_i_3_n_0\,
      O => \c2[6]_i_2_n_0\
    );
\c2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000018100008"
    )
        port map (
      I0 => tx_xgmii_data_reg2(20),
      I1 => tx_xgmii_data_reg2(19),
      I2 => tx_xgmii_data_reg2(16),
      I3 => tx_xgmii_data_reg2(22),
      I4 => tx_xgmii_data_reg2(17),
      I5 => \c2[6]_i_4_n_0\,
      O => \c2[6]_i_3_n_0\
    );
\c2[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AFEFFFFFFFFFFFF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(22),
      I1 => tx_xgmii_data_reg2(23),
      I2 => tx_xgmii_data_reg2(21),
      I3 => tx_xgmii_data_reg2(20),
      I4 => tx_xgmii_ctrl_reg2(2),
      I5 => tx_xgmii_data_reg2(18),
      O => \c2[6]_i_4_n_0\
    );
\c2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \c2[0]_i_1_n_0\,
      Q => c2(0),
      R => '0'
    );
\c2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => tx_xgmii_ctrl_reg2(2),
      D => \c2[1]_i_1_n_0\,
      Q => c2(1),
      R => \c2[2]_i_1_n_0\
    );
\c2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => tx_xgmii_ctrl_reg2(2),
      D => \c2[2]_i_2_n_0\,
      Q => c2(2),
      R => \c2[2]_i_1_n_0\
    );
\c2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => tx_xgmii_ctrl_reg2(2),
      D => \c2[3]_i_1_n_0\,
      Q => c2(3),
      R => '0'
    );
\c2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => tx_xgmii_ctrl_reg2(2),
      D => \c2[4]_i_1_n_0\,
      Q => c2(4),
      R => '0'
    );
\c2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \c2[5]_i_1_n_0\,
      Q => c2(5),
      R => '0'
    );
\c2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \c2[6]_i_1_n_0\,
      Q => c2(6),
      R => '0'
    );
\c3[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \c3[0]_i_2_n_0\,
      I1 => \c3[5]_i_3_n_0\,
      O => \c3[0]_i_1_n_0\
    );
\c3[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005DFFFF005D0000"
    )
        port map (
      I0 => tx_xgmii_data_reg2(30),
      I1 => tx_xgmii_data_reg2(29),
      I2 => tx_xgmii_data_reg2(31),
      I3 => \c3[4]_i_3_n_0\,
      I4 => tx_xgmii_ctrl_reg2(3),
      I5 => c3(0),
      O => \c3[0]_i_2_n_0\
    );
\c3[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF3D"
    )
        port map (
      I0 => tx_xgmii_data_reg2(27),
      I1 => tx_xgmii_data_reg2(29),
      I2 => tx_xgmii_data_reg2(31),
      I3 => \c3[1]_i_2_n_0\,
      O => \c3[1]_i_1_n_0\
    );
\c3[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FEFFFFFFFFFFF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(24),
      I1 => tx_xgmii_data_reg2(25),
      I2 => tx_xgmii_data_reg2(26),
      I3 => tx_xgmii_data_reg2(27),
      I4 => tx_xgmii_data_reg2(30),
      I5 => tx_xgmii_data_reg2(28),
      O => \c3[1]_i_2_n_0\
    );
\c3[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \c3[4]_i_2_n_0\,
      I1 => tx_xgmii_data_reg2(30),
      I2 => tx_xgmii_data_reg2(29),
      I3 => tx_xgmii_data_reg2(31),
      I4 => tx_xgmii_ctrl_reg2(3),
      I5 => tx_xgmii_data_reg2(26),
      O => \c3[2]_i_1_n_0\
    );
\c3[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBFFFBF"
    )
        port map (
      I0 => \c3[2]_i_3_n_0\,
      I1 => tx_xgmii_data_reg2(29),
      I2 => tx_xgmii_data_reg2(27),
      I3 => tx_xgmii_data_reg2(31),
      I4 => tx_xgmii_data_reg2(30),
      O => \c3[2]_i_2_n_0\
    );
\c3[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FF7FF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(28),
      I1 => tx_xgmii_data_reg2(26),
      I2 => tx_xgmii_data_reg2(25),
      I3 => tx_xgmii_data_reg2(27),
      I4 => tx_xgmii_data_reg2(24),
      O => \c3[2]_i_3_n_0\
    );
\c3[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFC3CDC3CF"
    )
        port map (
      I0 => \c3[4]_i_2_n_0\,
      I1 => tx_xgmii_data_reg2(30),
      I2 => tx_xgmii_data_reg2(29),
      I3 => tx_xgmii_data_reg2(31),
      I4 => tx_xgmii_data_reg2(26),
      I5 => \c3[4]_i_3_n_0\,
      O => \c3[3]_i_1_n_0\
    );
\c3[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFF33CF33C"
    )
        port map (
      I0 => \c3[4]_i_2_n_0\,
      I1 => tx_xgmii_data_reg2(30),
      I2 => tx_xgmii_data_reg2(29),
      I3 => tx_xgmii_data_reg2(31),
      I4 => tx_xgmii_data_reg2(26),
      I5 => \c3[4]_i_3_n_0\,
      O => \c3[4]_i_1_n_0\
    );
\c3[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => tx_xgmii_data_reg2(28),
      I1 => tx_xgmii_data_reg2(25),
      I2 => tx_xgmii_data_reg2(24),
      I3 => tx_xgmii_data_reg2(27),
      O => \c3[4]_i_2_n_0\
    );
\c3[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF7F"
    )
        port map (
      I0 => tx_xgmii_data_reg2(27),
      I1 => tx_xgmii_data_reg2(26),
      I2 => tx_xgmii_data_reg2(28),
      I3 => tx_xgmii_data_reg2(24),
      I4 => tx_xgmii_data_reg2(25),
      O => \c3[4]_i_3_n_0\
    );
\c3[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => c3(5),
      I1 => tx_xgmii_ctrl_reg2(3),
      I2 => \c3[5]_i_2_n_0\,
      I3 => \c3[5]_i_3_n_0\,
      O => \c3[5]_i_1_n_0\
    );
\c3[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000600A"
    )
        port map (
      I0 => tx_xgmii_data_reg2(27),
      I1 => tx_xgmii_data_reg2(29),
      I2 => tx_xgmii_data_reg2(31),
      I3 => tx_xgmii_data_reg2(30),
      I4 => \c3[2]_i_3_n_0\,
      O => \c3[5]_i_2_n_0\
    );
\c3[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000018100008"
    )
        port map (
      I0 => tx_xgmii_data_reg2(28),
      I1 => tx_xgmii_data_reg2(27),
      I2 => tx_xgmii_data_reg2(24),
      I3 => tx_xgmii_data_reg2(29),
      I4 => tx_xgmii_data_reg2(25),
      I5 => \c3[5]_i_4_n_0\,
      O => \c3[5]_i_3_n_0\
    );
\c3[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFF7FF7"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2(3),
      I1 => tx_xgmii_data_reg2(26),
      I2 => tx_xgmii_data_reg2(28),
      I3 => tx_xgmii_data_reg2(31),
      I4 => tx_xgmii_data_reg2(30),
      I5 => tx_xgmii_data_reg2(29),
      O => \c3[5]_i_4_n_0\
    );
\c3[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E2200002E222E22"
    )
        port map (
      I0 => c3(6),
      I1 => tx_xgmii_ctrl_reg2(3),
      I2 => \c3[2]_i_3_n_0\,
      I3 => \c3[6]_i_2_n_0\,
      I4 => \c3[6]_i_3_n_0\,
      I5 => \c3[6]_i_4_n_0\,
      O => \c3[6]_i_1_n_0\
    );
\c3[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A8A"
    )
        port map (
      I0 => tx_xgmii_data_reg2(27),
      I1 => tx_xgmii_data_reg2(29),
      I2 => tx_xgmii_data_reg2(30),
      I3 => tx_xgmii_data_reg2(31),
      O => \c3[6]_i_2_n_0\
    );
\c3[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AFEFFFFFFFFFFFF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(30),
      I1 => tx_xgmii_data_reg2(29),
      I2 => tx_xgmii_data_reg2(31),
      I3 => tx_xgmii_data_reg2(28),
      I4 => tx_xgmii_ctrl_reg2(3),
      I5 => tx_xgmii_data_reg2(26),
      O => \c3[6]_i_3_n_0\
    );
\c3[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"090000C0"
    )
        port map (
      I0 => tx_xgmii_data_reg2(30),
      I1 => tx_xgmii_data_reg2(25),
      I2 => tx_xgmii_data_reg2(24),
      I3 => tx_xgmii_data_reg2(27),
      I4 => tx_xgmii_data_reg2(28),
      O => \c3[6]_i_4_n_0\
    );
\c3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \c3[0]_i_1_n_0\,
      Q => c3(0),
      R => '0'
    );
\c3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => tx_xgmii_ctrl_reg2(3),
      D => \c3[1]_i_1_n_0\,
      Q => c3(1),
      R => \c3[2]_i_1_n_0\
    );
\c3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => tx_xgmii_ctrl_reg2(3),
      D => \c3[2]_i_2_n_0\,
      Q => c3(2),
      R => \c3[2]_i_1_n_0\
    );
\c3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => tx_xgmii_ctrl_reg2(3),
      D => \c3[3]_i_1_n_0\,
      Q => c3(3),
      R => '0'
    );
\c3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => tx_xgmii_ctrl_reg2(3),
      D => \c3[4]_i_1_n_0\,
      Q => c3(4),
      R => '0'
    );
\c3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \c3[5]_i_1_n_0\,
      Q => c3(5),
      R => '0'
    );
\c3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \c3[6]_i_1_n_0\,
      Q => c3(6),
      R => '0'
    );
\c4[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \c4[0]_i_2_n_0\,
      I1 => \c4[5]_i_3_n_0\,
      O => \c4[0]_i_1_n_0\
    );
\c4[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55F5F5F5008080A0"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2(4),
      I1 => tx_xgmii_data_reg2(37),
      I2 => \c4[4]_i_6_n_0\,
      I3 => tx_xgmii_data_reg2(38),
      I4 => tx_xgmii_data_reg2(39),
      I5 => c4(0),
      O => \c4[0]_i_2_n_0\
    );
\c4[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFFB"
    )
        port map (
      I0 => \c4[1]_i_2_n_0\,
      I1 => tx_xgmii_data_reg2(35),
      I2 => tx_xgmii_data_reg2(37),
      I3 => tx_xgmii_data_reg2(39),
      O => \c4[1]_i_1_n_0\
    );
\c4[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFBFFFFFFFFFFFF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(38),
      I1 => tx_xgmii_data_reg2(35),
      I2 => tx_xgmii_data_reg2(33),
      I3 => tx_xgmii_data_reg2(32),
      I4 => tx_xgmii_data_reg2(34),
      I5 => tx_xgmii_data_reg2(36),
      O => \c4[1]_i_2_n_0\
    );
\c4[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBFBFFFF"
    )
        port map (
      I0 => \c4[2]_i_2_n_0\,
      I1 => tx_xgmii_data_reg2(35),
      I2 => tx_xgmii_data_reg2(39),
      I3 => tx_xgmii_data_reg2(38),
      I4 => tx_xgmii_data_reg2(37),
      O => \c4[2]_i_1_n_0\
    );
\c4[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFF7F"
    )
        port map (
      I0 => tx_xgmii_data_reg2(36),
      I1 => tx_xgmii_data_reg2(34),
      I2 => tx_xgmii_data_reg2(35),
      I3 => tx_xgmii_data_reg2(33),
      I4 => tx_xgmii_data_reg2(32),
      O => \c4[2]_i_2_n_0\
    );
\c4[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEFEEFF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(33),
      I1 => tx_xgmii_data_reg2(32),
      I2 => tx_xgmii_data_reg2(39),
      I3 => tx_xgmii_data_reg2(37),
      I4 => tx_xgmii_data_reg2(38),
      I5 => \c4[3]_i_2_n_0\,
      O => \c4[3]_i_1_n_0\
    );
\c4[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => tx_xgmii_data_reg2(36),
      I1 => tx_xgmii_data_reg2(34),
      I2 => tx_xgmii_data_reg2(35),
      O => \c4[3]_i_2_n_0\
    );
\c4[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \c4[4]_i_4_n_0\,
      I1 => \c4[4]_i_5_n_0\,
      I2 => tx_xgmii_data_reg2(34),
      I3 => tx_xgmii_data_reg2(39),
      I4 => tx_xgmii_ctrl_reg2(4),
      I5 => tx_xgmii_data_reg2(33),
      O => \c4[4]_i_1_n_0\
    );
\c4[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A8AAA"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2(4),
      I1 => tx_xgmii_data_reg2(37),
      I2 => \c4[4]_i_6_n_0\,
      I3 => tx_xgmii_data_reg2(38),
      I4 => tx_xgmii_data_reg2(39),
      O => \c4[4]_i_2_n_0\
    );
\c4[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D7FD"
    )
        port map (
      I0 => \c4[4]_i_6_n_0\,
      I1 => tx_xgmii_data_reg2(37),
      I2 => tx_xgmii_data_reg2(39),
      I3 => tx_xgmii_data_reg2(38),
      O => \c4[4]_i_3_n_0\
    );
\c4[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => tx_xgmii_data_reg2(36),
      I1 => tx_xgmii_data_reg2(37),
      I2 => tx_xgmii_data_reg2(38),
      O => \c4[4]_i_4_n_0\
    );
\c4[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => tx_xgmii_data_reg2(35),
      I1 => tx_xgmii_data_reg2(32),
      O => \c4[4]_i_5_n_0\
    );
\c4[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => tx_xgmii_data_reg2(35),
      I1 => tx_xgmii_data_reg2(34),
      I2 => tx_xgmii_data_reg2(36),
      I3 => tx_xgmii_data_reg2(32),
      I4 => tx_xgmii_data_reg2(33),
      O => \c4[4]_i_6_n_0\
    );
\c4[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => c4(5),
      I1 => \c4[4]_i_2_n_0\,
      I2 => \c4[5]_i_2_n_0\,
      I3 => \c4[5]_i_3_n_0\,
      O => \c4[5]_i_1_n_0\
    );
\c4[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001020000000"
    )
        port map (
      I0 => \c4[5]_i_4_n_0\,
      I1 => \c4[5]_i_5_n_0\,
      I2 => tx_xgmii_data_reg2(36),
      I3 => tx_xgmii_data_reg2(32),
      I4 => tx_xgmii_data_reg2(33),
      I5 => tx_xgmii_data_reg2(35),
      O => \c4[5]_i_2_n_0\
    );
\c4[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000008"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2(4),
      I1 => tx_xgmii_data_reg2(33),
      I2 => tx_xgmii_data_reg2(36),
      I3 => tx_xgmii_data_reg2(38),
      I4 => tx_xgmii_data_reg2(37),
      I5 => \c4[5]_i_6_n_0\,
      O => \c4[5]_i_3_n_0\
    );
\c4[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tx_xgmii_data_reg2(38),
      I1 => tx_xgmii_data_reg2(37),
      O => \c4[5]_i_4_n_0\
    );
\c4[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => tx_xgmii_data_reg2(39),
      I1 => tx_xgmii_data_reg2(38),
      I2 => tx_xgmii_data_reg2(34),
      O => \c4[5]_i_5_n_0\
    );
\c4[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7DFFFF7DFFFF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(34),
      I1 => tx_xgmii_data_reg2(38),
      I2 => tx_xgmii_data_reg2(39),
      I3 => tx_xgmii_data_reg2(36),
      I4 => tx_xgmii_data_reg2(32),
      I5 => tx_xgmii_data_reg2(35),
      O => \c4[5]_i_6_n_0\
    );
\c4[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEAA02AA"
    )
        port map (
      I0 => c4(6),
      I1 => \c4[6]_i_2_n_0\,
      I2 => \c4[6]_i_3_n_0\,
      I3 => tx_xgmii_ctrl_reg2(4),
      I4 => \c4[6]_i_4_n_0\,
      I5 => \c4[6]_i_5_n_0\,
      O => \c4[6]_i_1_n_0\
    );
\c4[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tx_xgmii_data_reg2(38),
      I1 => tx_xgmii_data_reg2(39),
      O => \c4[6]_i_2_n_0\
    );
\c4[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(37),
      I1 => tx_xgmii_data_reg2(33),
      I2 => tx_xgmii_data_reg2(32),
      I3 => tx_xgmii_data_reg2(36),
      I4 => tx_xgmii_data_reg2(34),
      I5 => tx_xgmii_data_reg2(35),
      O => \c4[6]_i_3_n_0\
    );
\c4[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006A80"
    )
        port map (
      I0 => tx_xgmii_data_reg2(37),
      I1 => tx_xgmii_data_reg2(38),
      I2 => tx_xgmii_data_reg2(39),
      I3 => tx_xgmii_data_reg2(35),
      I4 => \c4[2]_i_2_n_0\,
      O => \c4[6]_i_4_n_0\
    );
\c4[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004800420"
    )
        port map (
      I0 => tx_xgmii_data_reg2(36),
      I1 => tx_xgmii_data_reg2(33),
      I2 => tx_xgmii_data_reg2(35),
      I3 => tx_xgmii_data_reg2(32),
      I4 => tx_xgmii_data_reg2(38),
      I5 => \c4[6]_i_6_n_0\,
      O => \c4[6]_i_5_n_0\
    );
\c4[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FDFFFFFFFDFFFDF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(34),
      I1 => tx_xgmii_data_reg2(39),
      I2 => tx_xgmii_ctrl_reg2(4),
      I3 => tx_xgmii_data_reg2(38),
      I4 => tx_xgmii_data_reg2(36),
      I5 => tx_xgmii_data_reg2(37),
      O => \c4[6]_i_6_n_0\
    );
\c4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \c4[0]_i_1_n_0\,
      Q => c4(0),
      R => '0'
    );
\c4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \c4[4]_i_2_n_0\,
      D => \c4[1]_i_1_n_0\,
      Q => c4(1),
      R => \c4[4]_i_1_n_0\
    );
\c4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \c4[4]_i_2_n_0\,
      D => \c4[2]_i_1_n_0\,
      Q => c4(2),
      R => \c4[4]_i_1_n_0\
    );
\c4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \c4[4]_i_2_n_0\,
      D => \c4[3]_i_1_n_0\,
      Q => c4(3),
      R => \c4[4]_i_1_n_0\
    );
\c4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \c4[4]_i_2_n_0\,
      D => \c4[4]_i_3_n_0\,
      Q => c4(4),
      R => \c4[4]_i_1_n_0\
    );
\c4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \c4[5]_i_1_n_0\,
      Q => c4(5),
      R => '0'
    );
\c4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \c4[6]_i_1_n_0\,
      Q => c4(6),
      R => '0'
    );
\c5[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \c5[0]_i_2_n_0\,
      I1 => \c5[5]_i_3_n_0\,
      O => \c5[0]_i_1_n_0\
    );
\c5[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005DFFFF005D0000"
    )
        port map (
      I0 => tx_xgmii_data_reg2(46),
      I1 => tx_xgmii_data_reg2(45),
      I2 => tx_xgmii_data_reg2(47),
      I3 => \c5[4]_i_3_n_0\,
      I4 => tx_xgmii_ctrl_reg2(5),
      I5 => c5(0),
      O => \c5[0]_i_2_n_0\
    );
\c5[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF3D"
    )
        port map (
      I0 => tx_xgmii_data_reg2(43),
      I1 => tx_xgmii_data_reg2(45),
      I2 => tx_xgmii_data_reg2(47),
      I3 => \c5[1]_i_2_n_0\,
      O => \c5[1]_i_1_n_0\
    );
\c5[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FEFFFFFFFFFFF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(40),
      I1 => tx_xgmii_data_reg2(41),
      I2 => tx_xgmii_data_reg2(42),
      I3 => tx_xgmii_data_reg2(43),
      I4 => tx_xgmii_data_reg2(46),
      I5 => tx_xgmii_data_reg2(44),
      O => \c5[1]_i_2_n_0\
    );
\c5[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \c5[4]_i_2_n_0\,
      I1 => tx_xgmii_data_reg2(46),
      I2 => tx_xgmii_data_reg2(45),
      I3 => tx_xgmii_data_reg2(47),
      I4 => tx_xgmii_ctrl_reg2(5),
      I5 => tx_xgmii_data_reg2(42),
      O => \c5[2]_i_1_n_0\
    );
\c5[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBFFFBF"
    )
        port map (
      I0 => \c5[2]_i_3_n_0\,
      I1 => tx_xgmii_data_reg2(45),
      I2 => tx_xgmii_data_reg2(43),
      I3 => tx_xgmii_data_reg2(47),
      I4 => tx_xgmii_data_reg2(46),
      O => \c5[2]_i_2_n_0\
    );
\c5[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FF7FF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(44),
      I1 => tx_xgmii_data_reg2(42),
      I2 => tx_xgmii_data_reg2(41),
      I3 => tx_xgmii_data_reg2(43),
      I4 => tx_xgmii_data_reg2(40),
      O => \c5[2]_i_3_n_0\
    );
\c5[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFC3CDC3CF"
    )
        port map (
      I0 => \c5[4]_i_2_n_0\,
      I1 => tx_xgmii_data_reg2(46),
      I2 => tx_xgmii_data_reg2(45),
      I3 => tx_xgmii_data_reg2(47),
      I4 => tx_xgmii_data_reg2(42),
      I5 => \c5[4]_i_3_n_0\,
      O => \c5[3]_i_1_n_0\
    );
\c5[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFF33CF33C"
    )
        port map (
      I0 => \c5[4]_i_2_n_0\,
      I1 => tx_xgmii_data_reg2(46),
      I2 => tx_xgmii_data_reg2(45),
      I3 => tx_xgmii_data_reg2(47),
      I4 => tx_xgmii_data_reg2(42),
      I5 => \c5[4]_i_3_n_0\,
      O => \c5[4]_i_1_n_0\
    );
\c5[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => tx_xgmii_data_reg2(44),
      I1 => tx_xgmii_data_reg2(41),
      I2 => tx_xgmii_data_reg2(40),
      I3 => tx_xgmii_data_reg2(43),
      O => \c5[4]_i_2_n_0\
    );
\c5[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF7F"
    )
        port map (
      I0 => tx_xgmii_data_reg2(43),
      I1 => tx_xgmii_data_reg2(42),
      I2 => tx_xgmii_data_reg2(44),
      I3 => tx_xgmii_data_reg2(40),
      I4 => tx_xgmii_data_reg2(41),
      O => \c5[4]_i_3_n_0\
    );
\c5[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => c5(5),
      I1 => tx_xgmii_ctrl_reg2(5),
      I2 => \c5[5]_i_2_n_0\,
      I3 => \c5[5]_i_3_n_0\,
      O => \c5[5]_i_1_n_0\
    );
\c5[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000600A"
    )
        port map (
      I0 => tx_xgmii_data_reg2(43),
      I1 => tx_xgmii_data_reg2(45),
      I2 => tx_xgmii_data_reg2(47),
      I3 => tx_xgmii_data_reg2(46),
      I4 => \c5[2]_i_3_n_0\,
      O => \c5[5]_i_2_n_0\
    );
\c5[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000018100008"
    )
        port map (
      I0 => tx_xgmii_data_reg2(44),
      I1 => tx_xgmii_data_reg2(43),
      I2 => tx_xgmii_data_reg2(40),
      I3 => tx_xgmii_data_reg2(45),
      I4 => tx_xgmii_data_reg2(41),
      I5 => \c5[5]_i_4_n_0\,
      O => \c5[5]_i_3_n_0\
    );
\c5[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFF7FF7"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2(5),
      I1 => tx_xgmii_data_reg2(42),
      I2 => tx_xgmii_data_reg2(44),
      I3 => tx_xgmii_data_reg2(47),
      I4 => tx_xgmii_data_reg2(46),
      I5 => tx_xgmii_data_reg2(45),
      O => \c5[5]_i_4_n_0\
    );
\c5[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E2200002E222E22"
    )
        port map (
      I0 => c5(6),
      I1 => tx_xgmii_ctrl_reg2(5),
      I2 => \c5[2]_i_3_n_0\,
      I3 => \c5[6]_i_2_n_0\,
      I4 => \c5[6]_i_3_n_0\,
      I5 => \c5[6]_i_4_n_0\,
      O => \c5[6]_i_1_n_0\
    );
\c5[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A8A"
    )
        port map (
      I0 => tx_xgmii_data_reg2(43),
      I1 => tx_xgmii_data_reg2(45),
      I2 => tx_xgmii_data_reg2(46),
      I3 => tx_xgmii_data_reg2(47),
      O => \c5[6]_i_2_n_0\
    );
\c5[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AFEFFFFFFFFFFFF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(46),
      I1 => tx_xgmii_data_reg2(45),
      I2 => tx_xgmii_data_reg2(47),
      I3 => tx_xgmii_data_reg2(44),
      I4 => tx_xgmii_ctrl_reg2(5),
      I5 => tx_xgmii_data_reg2(42),
      O => \c5[6]_i_3_n_0\
    );
\c5[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"090000C0"
    )
        port map (
      I0 => tx_xgmii_data_reg2(46),
      I1 => tx_xgmii_data_reg2(41),
      I2 => tx_xgmii_data_reg2(40),
      I3 => tx_xgmii_data_reg2(43),
      I4 => tx_xgmii_data_reg2(44),
      O => \c5[6]_i_4_n_0\
    );
\c5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \c5[0]_i_1_n_0\,
      Q => c5(0),
      R => '0'
    );
\c5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => tx_xgmii_ctrl_reg2(5),
      D => \c5[1]_i_1_n_0\,
      Q => c5(1),
      R => \c5[2]_i_1_n_0\
    );
\c5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => tx_xgmii_ctrl_reg2(5),
      D => \c5[2]_i_2_n_0\,
      Q => c5(2),
      R => \c5[2]_i_1_n_0\
    );
\c5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => tx_xgmii_ctrl_reg2(5),
      D => \c5[3]_i_1_n_0\,
      Q => c5(3),
      R => '0'
    );
\c5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => tx_xgmii_ctrl_reg2(5),
      D => \c5[4]_i_1_n_0\,
      Q => c5(4),
      R => '0'
    );
\c5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \c5[5]_i_1_n_0\,
      Q => c5(5),
      R => '0'
    );
\c5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \c5[6]_i_1_n_0\,
      Q => c5(6),
      R => '0'
    );
\c6[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \c6[0]_i_2_n_0\,
      I1 => \c6[5]_i_3_n_0\,
      O => \c6[0]_i_1_n_0\
    );
\c6[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005DFFFF005D0000"
    )
        port map (
      I0 => tx_xgmii_data_reg2(54),
      I1 => tx_xgmii_data_reg2(53),
      I2 => tx_xgmii_data_reg2(55),
      I3 => \c6[4]_i_3_n_0\,
      I4 => tx_xgmii_ctrl_reg2(6),
      I5 => c6(0),
      O => \c6[0]_i_2_n_0\
    );
\c6[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF3D"
    )
        port map (
      I0 => tx_xgmii_data_reg2(51),
      I1 => tx_xgmii_data_reg2(53),
      I2 => tx_xgmii_data_reg2(55),
      I3 => \c6[1]_i_2_n_0\,
      O => \c6[1]_i_1_n_0\
    );
\c6[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FEFFFFFFFFFFF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(48),
      I1 => tx_xgmii_data_reg2(49),
      I2 => tx_xgmii_data_reg2(50),
      I3 => tx_xgmii_data_reg2(51),
      I4 => tx_xgmii_data_reg2(54),
      I5 => tx_xgmii_data_reg2(52),
      O => \c6[1]_i_2_n_0\
    );
\c6[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \c6[4]_i_2_n_0\,
      I1 => tx_xgmii_data_reg2(54),
      I2 => tx_xgmii_data_reg2(53),
      I3 => tx_xgmii_data_reg2(55),
      I4 => tx_xgmii_ctrl_reg2(6),
      I5 => tx_xgmii_data_reg2(50),
      O => \c6[2]_i_1_n_0\
    );
\c6[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBFFFBF"
    )
        port map (
      I0 => \c6[2]_i_3_n_0\,
      I1 => tx_xgmii_data_reg2(53),
      I2 => tx_xgmii_data_reg2(51),
      I3 => tx_xgmii_data_reg2(55),
      I4 => tx_xgmii_data_reg2(54),
      O => \c6[2]_i_2_n_0\
    );
\c6[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FF7FF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(52),
      I1 => tx_xgmii_data_reg2(50),
      I2 => tx_xgmii_data_reg2(49),
      I3 => tx_xgmii_data_reg2(51),
      I4 => tx_xgmii_data_reg2(48),
      O => \c6[2]_i_3_n_0\
    );
\c6[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFC3CDC3CF"
    )
        port map (
      I0 => \c6[4]_i_2_n_0\,
      I1 => tx_xgmii_data_reg2(54),
      I2 => tx_xgmii_data_reg2(53),
      I3 => tx_xgmii_data_reg2(55),
      I4 => tx_xgmii_data_reg2(50),
      I5 => \c6[4]_i_3_n_0\,
      O => \c6[3]_i_1_n_0\
    );
\c6[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFF33CF33C"
    )
        port map (
      I0 => \c6[4]_i_2_n_0\,
      I1 => tx_xgmii_data_reg2(54),
      I2 => tx_xgmii_data_reg2(53),
      I3 => tx_xgmii_data_reg2(55),
      I4 => tx_xgmii_data_reg2(50),
      I5 => \c6[4]_i_3_n_0\,
      O => \c6[4]_i_1_n_0\
    );
\c6[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => tx_xgmii_data_reg2(52),
      I1 => tx_xgmii_data_reg2(49),
      I2 => tx_xgmii_data_reg2(48),
      I3 => tx_xgmii_data_reg2(51),
      O => \c6[4]_i_2_n_0\
    );
\c6[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF7F"
    )
        port map (
      I0 => tx_xgmii_data_reg2(51),
      I1 => tx_xgmii_data_reg2(50),
      I2 => tx_xgmii_data_reg2(52),
      I3 => tx_xgmii_data_reg2(48),
      I4 => tx_xgmii_data_reg2(49),
      O => \c6[4]_i_3_n_0\
    );
\c6[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => c6(5),
      I1 => tx_xgmii_ctrl_reg2(6),
      I2 => \c6[5]_i_2_n_0\,
      I3 => \c6[5]_i_3_n_0\,
      O => \c6[5]_i_1_n_0\
    );
\c6[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000600A"
    )
        port map (
      I0 => tx_xgmii_data_reg2(51),
      I1 => tx_xgmii_data_reg2(53),
      I2 => tx_xgmii_data_reg2(55),
      I3 => tx_xgmii_data_reg2(54),
      I4 => \c6[2]_i_3_n_0\,
      O => \c6[5]_i_2_n_0\
    );
\c6[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000018100008"
    )
        port map (
      I0 => tx_xgmii_data_reg2(52),
      I1 => tx_xgmii_data_reg2(51),
      I2 => tx_xgmii_data_reg2(48),
      I3 => tx_xgmii_data_reg2(53),
      I4 => tx_xgmii_data_reg2(49),
      I5 => \c6[5]_i_4_n_0\,
      O => \c6[5]_i_3_n_0\
    );
\c6[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFF7FF7"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2(6),
      I1 => tx_xgmii_data_reg2(50),
      I2 => tx_xgmii_data_reg2(52),
      I3 => tx_xgmii_data_reg2(55),
      I4 => tx_xgmii_data_reg2(54),
      I5 => tx_xgmii_data_reg2(53),
      O => \c6[5]_i_4_n_0\
    );
\c6[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E2200002E222E22"
    )
        port map (
      I0 => c6(6),
      I1 => tx_xgmii_ctrl_reg2(6),
      I2 => \c6[2]_i_3_n_0\,
      I3 => \c6[6]_i_2_n_0\,
      I4 => \c6[6]_i_3_n_0\,
      I5 => \c6[6]_i_4_n_0\,
      O => \c6[6]_i_1_n_0\
    );
\c6[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A8A"
    )
        port map (
      I0 => tx_xgmii_data_reg2(51),
      I1 => tx_xgmii_data_reg2(53),
      I2 => tx_xgmii_data_reg2(54),
      I3 => tx_xgmii_data_reg2(55),
      O => \c6[6]_i_2_n_0\
    );
\c6[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AFEFFFFFFFFFFFF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(54),
      I1 => tx_xgmii_data_reg2(53),
      I2 => tx_xgmii_data_reg2(55),
      I3 => tx_xgmii_data_reg2(52),
      I4 => tx_xgmii_ctrl_reg2(6),
      I5 => tx_xgmii_data_reg2(50),
      O => \c6[6]_i_3_n_0\
    );
\c6[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"090000C0"
    )
        port map (
      I0 => tx_xgmii_data_reg2(54),
      I1 => tx_xgmii_data_reg2(49),
      I2 => tx_xgmii_data_reg2(48),
      I3 => tx_xgmii_data_reg2(51),
      I4 => tx_xgmii_data_reg2(52),
      O => \c6[6]_i_4_n_0\
    );
\c6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \c6[0]_i_1_n_0\,
      Q => c6(0),
      R => '0'
    );
\c6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => tx_xgmii_ctrl_reg2(6),
      D => \c6[1]_i_1_n_0\,
      Q => c6(1),
      R => \c6[2]_i_1_n_0\
    );
\c6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => tx_xgmii_ctrl_reg2(6),
      D => \c6[2]_i_2_n_0\,
      Q => c6(2),
      R => \c6[2]_i_1_n_0\
    );
\c6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => tx_xgmii_ctrl_reg2(6),
      D => \c6[3]_i_1_n_0\,
      Q => c6(3),
      R => '0'
    );
\c6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => tx_xgmii_ctrl_reg2(6),
      D => \c6[4]_i_1_n_0\,
      Q => c6(4),
      R => '0'
    );
\c6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \c6[5]_i_1_n_0\,
      Q => c6(5),
      R => '0'
    );
\c6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \c6[6]_i_1_n_0\,
      Q => c6(6),
      R => '0'
    );
\c7[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \c7[0]_i_2_n_0\,
      I1 => \c7[5]_i_3_n_0\,
      O => \c7[0]_i_1_n_0\
    );
\c7[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005DFFFF005D0000"
    )
        port map (
      I0 => tx_xgmii_data_reg2(62),
      I1 => tx_xgmii_data_reg2(61),
      I2 => tx_xgmii_data_reg2(63),
      I3 => \c7[4]_i_3_n_0\,
      I4 => tx_xgmii_ctrl_reg2(7),
      I5 => data7(59),
      O => \c7[0]_i_2_n_0\
    );
\c7[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF3D"
    )
        port map (
      I0 => tx_xgmii_data_reg2(59),
      I1 => tx_xgmii_data_reg2(61),
      I2 => tx_xgmii_data_reg2(63),
      I3 => \c7[1]_i_2_n_0\,
      O => \c7[1]_i_1_n_0\
    );
\c7[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FEFFFFFFFFFFF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(56),
      I1 => tx_xgmii_data_reg2(57),
      I2 => tx_xgmii_data_reg2(58),
      I3 => tx_xgmii_data_reg2(59),
      I4 => tx_xgmii_data_reg2(62),
      I5 => tx_xgmii_data_reg2(60),
      O => \c7[1]_i_2_n_0\
    );
\c7[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \c7[4]_i_2_n_0\,
      I1 => tx_xgmii_data_reg2(62),
      I2 => tx_xgmii_data_reg2(61),
      I3 => tx_xgmii_data_reg2(63),
      I4 => tx_xgmii_ctrl_reg2(7),
      I5 => tx_xgmii_data_reg2(58),
      O => \c7[2]_i_1_n_0\
    );
\c7[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBFFFBF"
    )
        port map (
      I0 => \c7[2]_i_3_n_0\,
      I1 => tx_xgmii_data_reg2(61),
      I2 => tx_xgmii_data_reg2(59),
      I3 => tx_xgmii_data_reg2(63),
      I4 => tx_xgmii_data_reg2(62),
      O => \c7[2]_i_2_n_0\
    );
\c7[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FF7FF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(60),
      I1 => tx_xgmii_data_reg2(58),
      I2 => tx_xgmii_data_reg2(57),
      I3 => tx_xgmii_data_reg2(59),
      I4 => tx_xgmii_data_reg2(56),
      O => \c7[2]_i_3_n_0\
    );
\c7[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFC3CDC3CF"
    )
        port map (
      I0 => \c7[4]_i_2_n_0\,
      I1 => tx_xgmii_data_reg2(62),
      I2 => tx_xgmii_data_reg2(61),
      I3 => tx_xgmii_data_reg2(63),
      I4 => tx_xgmii_data_reg2(58),
      I5 => \c7[4]_i_3_n_0\,
      O => \c7[3]_i_1_n_0\
    );
\c7[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFF33CF33C"
    )
        port map (
      I0 => \c7[4]_i_2_n_0\,
      I1 => tx_xgmii_data_reg2(62),
      I2 => tx_xgmii_data_reg2(61),
      I3 => tx_xgmii_data_reg2(63),
      I4 => tx_xgmii_data_reg2(58),
      I5 => \c7[4]_i_3_n_0\,
      O => \c7[4]_i_1_n_0\
    );
\c7[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => tx_xgmii_data_reg2(60),
      I1 => tx_xgmii_data_reg2(57),
      I2 => tx_xgmii_data_reg2(56),
      I3 => tx_xgmii_data_reg2(59),
      O => \c7[4]_i_2_n_0\
    );
\c7[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF7F"
    )
        port map (
      I0 => tx_xgmii_data_reg2(59),
      I1 => tx_xgmii_data_reg2(58),
      I2 => tx_xgmii_data_reg2(60),
      I3 => tx_xgmii_data_reg2(56),
      I4 => tx_xgmii_data_reg2(57),
      O => \c7[4]_i_3_n_0\
    );
\c7[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => data7(64),
      I1 => tx_xgmii_ctrl_reg2(7),
      I2 => \c7[5]_i_2_n_0\,
      I3 => \c7[5]_i_3_n_0\,
      O => \c7[5]_i_1_n_0\
    );
\c7[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000600A"
    )
        port map (
      I0 => tx_xgmii_data_reg2(59),
      I1 => tx_xgmii_data_reg2(61),
      I2 => tx_xgmii_data_reg2(63),
      I3 => tx_xgmii_data_reg2(62),
      I4 => \c7[2]_i_3_n_0\,
      O => \c7[5]_i_2_n_0\
    );
\c7[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000018100008"
    )
        port map (
      I0 => tx_xgmii_data_reg2(60),
      I1 => tx_xgmii_data_reg2(59),
      I2 => tx_xgmii_data_reg2(56),
      I3 => tx_xgmii_data_reg2(61),
      I4 => tx_xgmii_data_reg2(57),
      I5 => \c7[5]_i_4_n_0\,
      O => \c7[5]_i_3_n_0\
    );
\c7[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFF7FF7"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2(7),
      I1 => tx_xgmii_data_reg2(58),
      I2 => tx_xgmii_data_reg2(60),
      I3 => tx_xgmii_data_reg2(63),
      I4 => tx_xgmii_data_reg2(62),
      I5 => tx_xgmii_data_reg2(61),
      O => \c7[5]_i_4_n_0\
    );
\c7[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E2200002E222E22"
    )
        port map (
      I0 => data7(65),
      I1 => tx_xgmii_ctrl_reg2(7),
      I2 => \c7[2]_i_3_n_0\,
      I3 => \c7[6]_i_2_n_0\,
      I4 => \c7[6]_i_3_n_0\,
      I5 => \c7[6]_i_4_n_0\,
      O => \c7[6]_i_1_n_0\
    );
\c7[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A8A"
    )
        port map (
      I0 => tx_xgmii_data_reg2(59),
      I1 => tx_xgmii_data_reg2(61),
      I2 => tx_xgmii_data_reg2(62),
      I3 => tx_xgmii_data_reg2(63),
      O => \c7[6]_i_2_n_0\
    );
\c7[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AFEFFFFFFFFFFFF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(62),
      I1 => tx_xgmii_data_reg2(61),
      I2 => tx_xgmii_data_reg2(63),
      I3 => tx_xgmii_data_reg2(60),
      I4 => tx_xgmii_ctrl_reg2(7),
      I5 => tx_xgmii_data_reg2(58),
      O => \c7[6]_i_3_n_0\
    );
\c7[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"090000C0"
    )
        port map (
      I0 => tx_xgmii_data_reg2(62),
      I1 => tx_xgmii_data_reg2(57),
      I2 => tx_xgmii_data_reg2(56),
      I3 => tx_xgmii_data_reg2(59),
      I4 => tx_xgmii_data_reg2(60),
      O => \c7[6]_i_4_n_0\
    );
\c7_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \c7[0]_i_1_n_0\,
      Q => data7(59),
      R => '0'
    );
\c7_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => tx_xgmii_ctrl_reg2(7),
      D => \c7[1]_i_1_n_0\,
      Q => data7(60),
      R => \c7[2]_i_1_n_0\
    );
\c7_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => tx_xgmii_ctrl_reg2(7),
      D => \c7[2]_i_2_n_0\,
      Q => data7(61),
      R => \c7[2]_i_1_n_0\
    );
\c7_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => tx_xgmii_ctrl_reg2(7),
      D => \c7[3]_i_1_n_0\,
      Q => data7(62),
      R => '0'
    );
\c7_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => tx_xgmii_ctrl_reg2(7),
      D => \c7[4]_i_1_n_0\,
      Q => data7(63),
      R => '0'
    );
\c7_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \c7[5]_i_1_n_0\,
      Q => data7(64),
      R => '0'
    );
\c7_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \c7[6]_i_1_n_0\,
      Q => data7(65),
      R => '0'
    );
\d0[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2(0),
      O => \d0[7]_i_1_n_0\
    );
\d0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d0[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(0),
      Q => data7(10),
      R => '0'
    );
\d0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d0[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(1),
      Q => data7(11),
      R => '0'
    );
\d0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d0[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(2),
      Q => data7(12),
      R => '0'
    );
\d0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d0[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(3),
      Q => data7(13),
      R => '0'
    );
\d0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d0[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(4),
      Q => data7(14),
      R => '0'
    );
\d0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d0[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(5),
      Q => data7(15),
      R => '0'
    );
\d0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d0[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(6),
      Q => data7(16),
      R => '0'
    );
\d0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d0[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(7),
      Q => data7(17),
      R => '0'
    );
\d1[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2(1),
      O => \d1[7]_i_1_n_0\
    );
\d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d1[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(8),
      Q => data7(18),
      R => '0'
    );
\d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d1[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(9),
      Q => data7(19),
      R => '0'
    );
\d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d1[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(10),
      Q => data7(20),
      R => '0'
    );
\d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d1[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(11),
      Q => data7(21),
      R => '0'
    );
\d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d1[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(12),
      Q => data7(22),
      R => '0'
    );
\d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d1[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(13),
      Q => data7(23),
      R => '0'
    );
\d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d1[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(14),
      Q => data7(24),
      R => '0'
    );
\d1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d1[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(15),
      Q => data7(25),
      R => '0'
    );
\d2[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2(2),
      O => \d2[7]_i_1_n_0\
    );
\d2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d2[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(16),
      Q => data7(26),
      R => '0'
    );
\d2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d2[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(17),
      Q => data7(27),
      R => '0'
    );
\d2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d2[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(18),
      Q => data7(28),
      R => '0'
    );
\d2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d2[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(19),
      Q => data7(29),
      R => '0'
    );
\d2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d2[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(20),
      Q => data7(30),
      R => '0'
    );
\d2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d2[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(21),
      Q => data7(31),
      R => '0'
    );
\d2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d2[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(22),
      Q => data7(32),
      R => '0'
    );
\d2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d2[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(23),
      Q => data7(33),
      R => '0'
    );
\d3[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2(3),
      O => \d3[7]_i_1_n_0\
    );
\d3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d3[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(24),
      Q => data7(34),
      R => '0'
    );
\d3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d3[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(25),
      Q => data7(35),
      R => '0'
    );
\d3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d3[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(26),
      Q => data7(36),
      R => '0'
    );
\d3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d3[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(27),
      Q => data7(37),
      R => '0'
    );
\d3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d3[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(28),
      Q => data7(38),
      R => '0'
    );
\d3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d3[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(29),
      Q => data7(39),
      R => '0'
    );
\d3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d3[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(30),
      Q => data7(40),
      R => '0'
    );
\d3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d3[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(31),
      Q => data7(41),
      R => '0'
    );
\d4[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2(4),
      O => \d4[7]_i_1_n_0\
    );
\d4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d4[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(32),
      Q => data7(42),
      R => '0'
    );
\d4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d4[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(33),
      Q => data7(43),
      R => '0'
    );
\d4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d4[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(34),
      Q => data7(44),
      R => '0'
    );
\d4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d4[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(35),
      Q => data7(45),
      R => '0'
    );
\d4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d4[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(36),
      Q => data7(46),
      R => '0'
    );
\d4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d4[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(37),
      Q => data7(47),
      R => '0'
    );
\d4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d4[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(38),
      Q => data7(48),
      R => '0'
    );
\d4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d4[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(39),
      Q => data7(49),
      R => '0'
    );
\d5[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2(5),
      O => \d5[7]_i_1_n_0\
    );
\d5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d5[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(40),
      Q => data7(50),
      R => '0'
    );
\d5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d5[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(41),
      Q => data7(51),
      R => '0'
    );
\d5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d5[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(42),
      Q => data7(52),
      R => '0'
    );
\d5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d5[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(43),
      Q => data7(53),
      R => '0'
    );
\d5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d5[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(44),
      Q => data7(54),
      R => '0'
    );
\d5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d5[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(45),
      Q => data7(55),
      R => '0'
    );
\d5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d5[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(46),
      Q => data7(56),
      R => '0'
    );
\d5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d5[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(47),
      Q => data7(57),
      R => '0'
    );
\d6[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2(6),
      O => \d6[7]_i_1_n_0\
    );
\d6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d6[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(48),
      Q => d6(0),
      R => '0'
    );
\d6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d6[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(49),
      Q => d6(1),
      R => '0'
    );
\d6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d6[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(50),
      Q => d6(2),
      R => '0'
    );
\d6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d6[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(51),
      Q => d6(3),
      R => '0'
    );
\d6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d6[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(52),
      Q => d6(4),
      R => '0'
    );
\d6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d6[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(53),
      Q => d6(5),
      R => '0'
    );
\d6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d6[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(54),
      Q => d6(6),
      R => '0'
    );
\d6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d6[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(55),
      Q => d6(7),
      R => '0'
    );
\d7[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2(7),
      O => \d7[7]_i_1_n_0\
    );
\d7_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d7[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(56),
      Q => d7(0),
      R => '0'
    );
\d7_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d7[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(57),
      Q => d7(1),
      R => '0'
    );
\d7_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d7[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(58),
      Q => d7(2),
      R => '0'
    );
\d7_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d7[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(59),
      Q => d7(3),
      R => '0'
    );
\d7_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d7[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(60),
      Q => d7(4),
      R => '0'
    );
\d7_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d7[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(61),
      Q => d7(5),
      R => '0'
    );
\d7_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d7[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(62),
      Q => d7(6),
      R => '0'
    );
\d7_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d7[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(63),
      Q => d7(7),
      R => '0'
    );
\o0[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8EAAAAAA"
    )
        port map (
      I0 => \o0_reg_n_0_[3]\,
      I1 => tx_xgmii_data_reg2(6),
      I2 => tx_xgmii_data_reg2(7),
      I3 => \c0[4]_i_6_n_0\,
      I4 => tx_xgmii_ctrl_reg2(0),
      I5 => tx_xgmii_data_reg2(5),
      O => \o0[3]_i_1_n_0\
    );
\o0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \o0[3]_i_1_n_0\,
      Q => \o0_reg_n_0_[3]\,
      R => '0'
    );
\o4[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8EAAAAAA"
    )
        port map (
      I0 => \o4_reg_n_0_[3]\,
      I1 => tx_xgmii_data_reg2(38),
      I2 => tx_xgmii_data_reg2(39),
      I3 => \c4[4]_i_6_n_0\,
      I4 => tx_xgmii_ctrl_reg2(4),
      I5 => tx_xgmii_data_reg2(37),
      O => \o4[3]_i_1_n_0\
    );
\o4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \o4[3]_i_1_n_0\,
      Q => \o4_reg_n_0_[3]\,
      R => '0'
    );
o_code_c0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1400"
    )
        port map (
      I0 => \tx_xgmii_data_reg2_reg[63]_0\(5),
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(6),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(7),
      I3 => o_code_c0_i_2_n_0,
      O => o_code_c00
    );
o_code_c0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \tx_xgmii_data_reg2_reg[63]_0\(1),
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(3),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(4),
      I3 => \tx_xgmii_data_reg2_reg[63]_0\(2),
      I4 => \tx_xgmii_data_reg2_reg[63]_0\(0),
      O => o_code_c0_i_2_n_0
    );
o_code_c0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => o_code_c00,
      Q => o_code_c0,
      R => '0'
    );
o_code_c4_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1400"
    )
        port map (
      I0 => \tx_xgmii_data_reg2_reg[63]_0\(37),
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(39),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(38),
      I3 => o_code_c4_i_2_n_0,
      O => o_code_c40
    );
o_code_c4_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \tx_xgmii_data_reg2_reg[63]_0\(33),
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(36),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(35),
      I3 => \tx_xgmii_data_reg2_reg[63]_0\(34),
      I4 => \tx_xgmii_data_reg2_reg[63]_0\(32),
      O => o_code_c4_i_2_n_0
    );
o_code_c4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => o_code_c40,
      Q => o_code_c4,
      R => '0'
    );
s_code_c0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \tx_xgmii_data_reg2_reg[63]_0\(4),
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(3),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(2),
      I3 => \tx_xgmii_data_reg2_reg[63]_0\(1),
      I4 => \tx_xgmii_data_reg2_reg[63]_0\(0),
      I5 => \t_code[0]_i_2_n_0\,
      O => s_code_c0_i_1_n_0
    );
s_code_c0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => s_code_c0_i_1_n_0,
      Q => s_code_c0_reg_n_0,
      R => '0'
    );
s_code_c4_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => s_code_c4_i_2_n_0,
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(35),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(36),
      I3 => \tx_xgmii_data_reg2_reg[63]_0\(37),
      I4 => \tx_xgmii_data_reg2_reg[63]_0\(34),
      I5 => s_code_c4_i_3_n_0,
      O => s_code_c4_i_1_n_0
    );
s_code_c4_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tx_xgmii_data_reg2_reg[63]_0\(39),
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(38),
      O => s_code_c4_i_2_n_0
    );
s_code_c4_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tx_xgmii_data_reg2_reg[63]_0\(32),
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(33),
      O => s_code_c4_i_3_n_0
    );
s_code_c4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => s_code_c4_i_1_n_0,
      Q => s_code_c4_reg_n_0,
      R => '0'
    );
\t_code[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \tx_xgmii_data_reg2_reg[63]_0\(0),
      I1 => \t_code[0]_i_2_n_0\,
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(1),
      I3 => \tx_xgmii_data_reg2_reg[63]_0\(3),
      I4 => \tx_xgmii_data_reg2_reg[63]_0\(4),
      I5 => \tx_xgmii_data_reg2_reg[63]_0\(2),
      O => \t_code[0]_i_1_n_0\
    );
\t_code[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \tx_xgmii_data_reg2_reg[63]_0\(5),
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(7),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(6),
      O => \t_code[0]_i_2_n_0\
    );
\t_code[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \tx_xgmii_data_reg2_reg[63]_0\(15),
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(14),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(9),
      I3 => \tx_xgmii_data_reg2_reg[63]_0\(13),
      I4 => \tx_xgmii_data_reg2_reg[63]_0\(8),
      I5 => \t_code[1]_i_2_n_0\,
      O => \t_code[1]_i_1_n_0\
    );
\t_code[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \tx_xgmii_data_reg2_reg[63]_0\(12),
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(11),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(10),
      O => \t_code[1]_i_2_n_0\
    );
\t_code[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \tx_xgmii_data_reg2_reg[63]_0\(23),
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(22),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(17),
      I3 => \tx_xgmii_data_reg2_reg[63]_0\(21),
      I4 => \tx_xgmii_data_reg2_reg[63]_0\(16),
      I5 => \t_code[2]_i_2_n_0\,
      O => \t_code[2]_i_1_n_0\
    );
\t_code[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \tx_xgmii_data_reg2_reg[63]_0\(20),
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(19),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(18),
      O => \t_code[2]_i_2_n_0\
    );
\t_code[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \tx_xgmii_data_reg2_reg[63]_0\(31),
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(30),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(25),
      I3 => \tx_xgmii_data_reg2_reg[63]_0\(29),
      I4 => \tx_xgmii_data_reg2_reg[63]_0\(24),
      I5 => \t_code[3]_i_2_n_0\,
      O => \t_code[3]_i_1_n_0\
    );
\t_code[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \tx_xgmii_data_reg2_reg[63]_0\(28),
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(27),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(26),
      O => \t_code[3]_i_2_n_0\
    );
\t_code[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \tx_xgmii_data_reg2_reg[63]_0\(39),
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(38),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(32),
      I3 => \tx_xgmii_data_reg2_reg[63]_0\(37),
      I4 => \t_code[4]_i_2_n_0\,
      O => \t_code[4]_i_1_n_0\
    );
\t_code[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \tx_xgmii_data_reg2_reg[63]_0\(34),
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(35),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(36),
      I3 => \tx_xgmii_data_reg2_reg[63]_0\(33),
      O => \t_code[4]_i_2_n_0\
    );
\t_code[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \tx_xgmii_data_reg2_reg[63]_0\(47),
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(46),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(41),
      I3 => \tx_xgmii_data_reg2_reg[63]_0\(45),
      I4 => \tx_xgmii_data_reg2_reg[63]_0\(40),
      I5 => \t_code[5]_i_2_n_0\,
      O => \t_code[5]_i_1_n_0\
    );
\t_code[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \tx_xgmii_data_reg2_reg[63]_0\(44),
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(43),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(42),
      O => \t_code[5]_i_2_n_0\
    );
\t_code[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \tx_xgmii_data_reg2_reg[63]_0\(55),
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(54),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(49),
      I3 => \tx_xgmii_data_reg2_reg[63]_0\(53),
      I4 => \tx_xgmii_data_reg2_reg[63]_0\(48),
      I5 => \t_code[6]_i_2_n_0\,
      O => \t_code[6]_i_1_n_0\
    );
\t_code[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \tx_xgmii_data_reg2_reg[63]_0\(52),
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(51),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(50),
      O => \t_code[6]_i_2_n_0\
    );
\t_code[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \tx_xgmii_data_reg2_reg[63]_0\(63),
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(62),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(57),
      I3 => \tx_xgmii_data_reg2_reg[63]_0\(61),
      I4 => \tx_xgmii_data_reg2_reg[63]_0\(56),
      I5 => \t_code[7]_i_2_n_0\,
      O => \t_code[7]_i_1_n_0\
    );
\t_code[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \tx_xgmii_data_reg2_reg[63]_0\(58),
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(60),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(59),
      O => \t_code[7]_i_2_n_0\
    );
\t_code_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \t_code[0]_i_1_n_0\,
      Q => \t_code_reg_n_0_[0]\,
      R => '0'
    );
\t_code_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \t_code[1]_i_1_n_0\,
      Q => p_20_in,
      R => '0'
    );
\t_code_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \t_code[2]_i_1_n_0\,
      Q => p_17_in,
      R => '0'
    );
\t_code_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \t_code[3]_i_1_n_0\,
      Q => p_14_in,
      R => '0'
    );
\t_code_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \t_code[4]_i_1_n_0\,
      Q => p_12_in,
      R => '0'
    );
\t_code_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \t_code[5]_i_1_n_0\,
      Q => p_9_in,
      R => '0'
    );
\t_code_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \t_code[6]_i_1_n_0\,
      Q => \t_code_reg_n_0_[6]\,
      R => '0'
    );
\t_code_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \t_code[7]_i_1_n_0\,
      Q => p_3_in,
      R => '0'
    );
\t_type_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \t_type_reg_reg_n_0_[0]\,
      Q => \^t_type_reg[2]_0\(0),
      R => \out\
    );
\t_type_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFAEFFAA"
    )
        port map (
      I0 => \t_type_reg[1]_i_6_n_0\,
      I1 => \t_type_reg[1]_i_5_n_0\,
      I2 => \t_type_reg[0]_i_2_n_0\,
      I3 => \t_type_reg[0]_i_3_n_0\,
      I4 => \t_type_reg[1]_i_3_n_0\,
      I5 => \t_type_reg[1]_i_2_n_0\,
      O => \t_type_reg[0]_i_1_n_0\
    );
\t_type_reg[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg1(0),
      I1 => \block_field[5]_i_3_n_0\,
      O => \t_type_reg[0]_i_2_n_0\
    );
\t_type_reg[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg1(6),
      I1 => tx_xgmii_ctrl_reg1(7),
      I2 => tx_xgmii_ctrl_reg1(5),
      I3 => tx_xgmii_ctrl_reg1(4),
      I4 => \t_type_reg[0]_i_4_n_0\,
      O => \t_type_reg[0]_i_3_n_0\
    );
\t_type_reg[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg1(0),
      I1 => tx_xgmii_ctrl_reg1(1),
      I2 => tx_xgmii_ctrl_reg1(2),
      I3 => tx_xgmii_ctrl_reg1(3),
      O => \t_type_reg[0]_i_4_n_0\
    );
\t_type_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => \t_type_reg_reg_n_0_[1]\,
      Q => \^t_type_reg[2]_0\(1),
      S => \out\
    );
\t_type_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEAAA"
    )
        port map (
      I0 => \t_type_reg[1]_i_2_n_0\,
      I1 => \t_type_reg[1]_i_3_n_0\,
      I2 => \t_type_reg[1]_i_4_n_0\,
      I3 => \t_type_reg[1]_i_5_n_0\,
      I4 => \t_type_reg[1]_i_6_n_0\,
      I5 => \t_type_reg[1]_i_7_n_0\,
      O => \t_type_reg[1]_i_1_n_0\
    );
\t_type_reg[1]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg1(6),
      I1 => tx_xgmii_ctrl_reg1(5),
      I2 => \block_field[0]_i_10_n_0\,
      O => \t_type_reg[1]_i_10_n_0\
    );
\t_type_reg[1]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg1(6),
      I1 => tx_xgmii_ctrl_reg1(7),
      I2 => tx_xgmii_ctrl_reg1(4),
      I3 => tx_xgmii_ctrl_reg1(5),
      O => \t_type_reg[1]_i_11_n_0\
    );
\t_type_reg[1]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \tx_xgmii_valid_code_reg_n_0_[6]\,
      I1 => p_5_in,
      I2 => \tx_xgmii_valid_code_reg_n_0_[4]\,
      I3 => \tx_xgmii_valid_code_reg_n_0_[5]\,
      O => \t_type_reg[1]_i_12_n_0\
    );
\t_type_reg[1]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFAA"
    )
        port map (
      I0 => \t_type_reg[1]_i_15_n_0\,
      I1 => \t_type_reg[1]_i_12_n_0\,
      I2 => o_code_c0,
      I3 => tx_xgmii_ctrl_reg1(6),
      I4 => tx_xgmii_ctrl_reg1(7),
      O => \t_type_reg[1]_i_13_n_0\
    );
\t_type_reg[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => o_code_c4,
      I1 => s_code_c4_reg_n_0,
      I2 => \tx_xgmii_valid_code_reg_n_0_[1]\,
      I3 => \tx_xgmii_valid_code_reg_n_0_[0]\,
      I4 => \tx_xgmii_valid_code_reg_n_0_[3]\,
      I5 => \tx_xgmii_valid_code_reg_n_0_[2]\,
      O => \t_type_reg[1]_i_14_n_0\
    );
\t_type_reg[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFFFFFFFFFFFF2"
    )
        port map (
      I0 => \t_type_reg[1]_i_16_n_0\,
      I1 => tx_xgmii_ctrl_reg1(5),
      I2 => \t_type_reg[1]_i_17_n_0\,
      I3 => tx_xgmii_ctrl_reg1(3),
      I4 => tx_xgmii_ctrl_reg1(2),
      I5 => tx_xgmii_ctrl_reg1(1),
      O => \t_type_reg[1]_i_15_n_0\
    );
\t_type_reg[1]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => o_code_c4,
      I1 => s_code_c4_reg_n_0,
      I2 => o_code_c0,
      O => \t_type_reg[1]_i_16_n_0\
    );
\t_type_reg[1]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FFF"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg1(6),
      I1 => tx_xgmii_ctrl_reg1(5),
      I2 => tx_xgmii_ctrl_reg1(0),
      I3 => tx_xgmii_ctrl_reg1(4),
      O => \t_type_reg[1]_i_17_n_0\
    );
\t_type_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABBBBAABA"
    )
        port map (
      I0 => \block_field[0]_i_5_n_0\,
      I1 => \t_type_reg[1]_i_8_n_0\,
      I2 => p_9_in,
      I3 => \t_type_reg[1]_i_9_n_0\,
      I4 => tx_xgmii_ctrl_reg1(4),
      I5 => \t_type_reg[1]_i_10_n_0\,
      O => \t_type_reg[1]_i_2_n_0\
    );
\t_type_reg[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D010000"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg1(0),
      I1 => tx_xgmii_ctrl_reg1(1),
      I2 => \t_type_reg[1]_i_11_n_0\,
      I3 => tx_xgmii_ctrl_reg1(2),
      I4 => tx_xgmii_ctrl_reg1(3),
      O => \t_type_reg[1]_i_3_n_0\
    );
\t_type_reg[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_type_reg[0]_i_2_n_0\,
      I1 => \t_type_reg[0]_i_3_n_0\,
      O => \t_type_reg[1]_i_4_n_0\
    );
\t_type_reg[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002F"
    )
        port map (
      I0 => p_14_in,
      I1 => \t_type_reg[1]_i_12_n_0\,
      I2 => \block_field[2]_i_3_n_0\,
      I3 => \block_field[2]_i_2_n_0\,
      O => \t_type_reg[1]_i_5_n_0\
    );
\t_type_reg[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \block_field[4]_i_6_n_0\,
      I1 => \t_type_reg[1]_i_12_n_0\,
      I2 => \tx_xgmii_valid_code_reg_n_0_[1]\,
      I3 => \tx_xgmii_valid_code_reg_n_0_[3]\,
      I4 => \tx_xgmii_valid_code_reg_n_0_[2]\,
      I5 => \t_code_reg_n_0_[0]\,
      O => \t_type_reg[1]_i_6_n_0\
    );
\t_type_reg[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF111511151115"
    )
        port map (
      I0 => \t_type_reg[1]_i_13_n_0\,
      I1 => tx_xgmii_ctrl_reg1(3),
      I2 => \t_type_reg[1]_i_14_n_0\,
      I3 => tx_xgmii_ctrl_reg1(5),
      I4 => \t_type_reg[2]_i_3_n_0\,
      I5 => \t_type_reg[0]_i_2_n_0\,
      O => \t_type_reg[1]_i_7_n_0\
    );
\t_type_reg[1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0000"
    )
        port map (
      I0 => \tx_xgmii_valid_code_reg_n_0_[5]\,
      I1 => \tx_xgmii_valid_code_reg_n_0_[6]\,
      I2 => p_5_in,
      I3 => p_12_in,
      I4 => \block_field[4]_i_7_n_0\,
      O => \t_type_reg[1]_i_8_n_0\
    );
\t_type_reg[1]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_5_in,
      I1 => \tx_xgmii_valid_code_reg_n_0_[6]\,
      O => \t_type_reg[1]_i_9_n_0\
    );
\t_type_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \t_type_reg_reg_n_0_[2]\,
      Q => \^t_type_reg[2]_0\(2),
      R => \out\
    );
\t_type_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808080808082A"
    )
        port map (
      I0 => \t_type_reg[2]_i_2_n_0\,
      I1 => \t_type_reg[0]_i_2_n_0\,
      I2 => \t_type_reg[2]_i_3_n_0\,
      I3 => \t_type_reg[2]_i_4_n_0\,
      I4 => \t_type_reg[0]_i_3_n_0\,
      I5 => \t_type_reg[1]_i_5_n_0\,
      O => \t_type_reg[2]_i_1_n_0\
    );
\t_type_reg[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => o_code_c4,
      I1 => s_code_c4_reg_n_0,
      I2 => \tx_xgmii_valid_code_reg_n_0_[1]\,
      I3 => \tx_xgmii_valid_code_reg_n_0_[0]\,
      I4 => \tx_xgmii_valid_code_reg_n_0_[3]\,
      I5 => \tx_xgmii_valid_code_reg_n_0_[2]\,
      O => \t_type_reg[2]_i_10_n_0\
    );
\t_type_reg[2]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => o_code_c0,
      I1 => o_code_c4,
      I2 => s_code_c4_reg_n_0,
      O => \t_type_reg[2]_i_11_n_0\
    );
\t_type_reg[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \block_field[0]_i_7_n_0\,
      I1 => \t_type_reg[0]_i_3_n_0\,
      I2 => \out\,
      O => \t_type_reg[2]_i_2_n_0\
    );
\t_type_reg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \t_type_reg[1]_i_12_n_0\,
      I1 => \tx_xgmii_valid_code_reg_n_0_[2]\,
      I2 => \tx_xgmii_valid_code_reg_n_0_[3]\,
      I3 => \tx_xgmii_valid_code_reg_n_0_[0]\,
      I4 => \tx_xgmii_valid_code_reg_n_0_[1]\,
      I5 => \t_code_reg_n_0_[0]\,
      O => \t_type_reg[2]_i_3_n_0\
    );
\t_type_reg[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000BBFB"
    )
        port map (
      I0 => \t_type_reg[2]_i_5_n_0\,
      I1 => \block_field[2]_i_9_n_0\,
      I2 => \t_type_reg[2]_i_6_n_0\,
      I3 => \t_type_reg[2]_i_7_n_0\,
      I4 => \block_field[4]_i_11_n_0\,
      I5 => \t_type_reg[2]_i_8_n_0\,
      O => \t_type_reg[2]_i_4_n_0\
    );
\t_type_reg[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => p_3_in,
      I1 => \block_field[0]_i_10_n_0\,
      I2 => tx_xgmii_ctrl_reg1(4),
      I3 => tx_xgmii_ctrl_reg1(6),
      I4 => tx_xgmii_ctrl_reg1(5),
      O => \t_type_reg[2]_i_5_n_0\
    );
\t_type_reg[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80008000000F000A"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg1(4),
      I1 => \t_type_reg[2]_i_9_n_0\,
      I2 => tx_xgmii_ctrl_reg1(5),
      I3 => tx_xgmii_ctrl_reg1(6),
      I4 => s_code_c0_reg_n_0,
      I5 => tx_xgmii_ctrl_reg1(7),
      O => \t_type_reg[2]_i_6_n_0\
    );
\t_type_reg[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFB00FB0C"
    )
        port map (
      I0 => \t_type_reg[2]_i_10_n_0\,
      I1 => tx_xgmii_ctrl_reg1(4),
      I2 => tx_xgmii_ctrl_reg1(5),
      I3 => tx_xgmii_ctrl_reg1(3),
      I4 => \t_type_reg[2]_i_11_n_0\,
      I5 => \block_field[2]_i_10_n_0\,
      O => \t_type_reg[2]_i_7_n_0\
    );
\t_type_reg[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \block_field[3]_i_5_n_0\,
      I1 => p_5_in,
      I2 => \tx_xgmii_valid_code_reg_n_0_[6]\,
      I3 => p_9_in,
      O => \t_type_reg[2]_i_8_n_0\
    );
\t_type_reg[2]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => o_code_c0,
      I1 => \tx_xgmii_valid_code_reg_n_0_[5]\,
      I2 => \tx_xgmii_valid_code_reg_n_0_[4]\,
      I3 => p_5_in,
      I4 => \tx_xgmii_valid_code_reg_n_0_[6]\,
      O => \t_type_reg[2]_i_9_n_0\
    );
\t_type_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \t_type_reg[0]_i_1_n_0\,
      Q => \t_type_reg_reg_n_0_[0]\,
      R => \out\
    );
\t_type_reg_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => \t_type_reg[1]_i_1_n_0\,
      Q => \t_type_reg_reg_n_0_[1]\,
      S => \out\
    );
\t_type_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \t_type_reg[2]_i_1_n_0\,
      Q => \t_type_reg_reg_n_0_[2]\,
      R => '0'
    );
\tx_66_enc_out[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_66_enc(0),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(0)
    );
\tx_66_enc_out[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_66_enc(10),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(10)
    );
\tx_66_enc_out[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_66_enc(11),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(11)
    );
\tx_66_enc_out[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_66_enc(12),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(12)
    );
\tx_66_enc_out[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_66_enc(13),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(13)
    );
\tx_66_enc_out[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_66_enc(14),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(14)
    );
\tx_66_enc_out[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_66_enc(15),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(15)
    );
\tx_66_enc_out[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_66_enc(16),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(16)
    );
\tx_66_enc_out[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_66_enc(17),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(17)
    );
\tx_66_enc_out[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_66_enc(18),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(18)
    );
\tx_66_enc_out[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_66_enc(19),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(19)
    );
\tx_66_enc_out[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_66_enc(1),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(1)
    );
\tx_66_enc_out[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_66_enc(20),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(20)
    );
\tx_66_enc_out[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_66_enc(21),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(21)
    );
\tx_66_enc_out[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_66_enc(22),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(22)
    );
\tx_66_enc_out[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_66_enc(23),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(23)
    );
\tx_66_enc_out[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_66_enc(24),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(24)
    );
\tx_66_enc_out[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_66_enc(25),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(25)
    );
\tx_66_enc_out[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_66_enc(26),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(26)
    );
\tx_66_enc_out[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_66_enc(27),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(27)
    );
\tx_66_enc_out[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_66_enc(28),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(28)
    );
\tx_66_enc_out[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_66_enc(29),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(29)
    );
\tx_66_enc_out[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_66_enc(2),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(2)
    );
\tx_66_enc_out[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_66_enc(30),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(30)
    );
\tx_66_enc_out[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_66_enc(31),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(31)
    );
\tx_66_enc_out[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_66_enc(32),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(32)
    );
\tx_66_enc_out[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_66_enc(33),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(33)
    );
\tx_66_enc_out[34]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_66_enc(34),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(34)
    );
\tx_66_enc_out[35]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_66_enc(35),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(35)
    );
\tx_66_enc_out[36]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_66_enc(36),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(36)
    );
\tx_66_enc_out[37]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_66_enc(37),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(37)
    );
\tx_66_enc_out[38]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_66_enc(38),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(38)
    );
\tx_66_enc_out[39]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_66_enc(39),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(39)
    );
\tx_66_enc_out[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_66_enc(3),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(3)
    );
\tx_66_enc_out[40]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_66_enc(40),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(40)
    );
\tx_66_enc_out[41]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_66_enc(41),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(41)
    );
\tx_66_enc_out[42]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_66_enc(42),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(42)
    );
\tx_66_enc_out[43]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_66_enc(43),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(43)
    );
\tx_66_enc_out[44]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_66_enc(44),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(44)
    );
\tx_66_enc_out[45]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_66_enc(45),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(45)
    );
\tx_66_enc_out[46]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_66_enc(46),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(46)
    );
\tx_66_enc_out[47]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_66_enc(47),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(47)
    );
\tx_66_enc_out[48]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_66_enc(48),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(48)
    );
\tx_66_enc_out[49]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_66_enc(49),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(49)
    );
\tx_66_enc_out[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_66_enc(4),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(4)
    );
\tx_66_enc_out[50]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_66_enc(50),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(50)
    );
\tx_66_enc_out[51]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_66_enc(51),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(51)
    );
\tx_66_enc_out[52]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_66_enc(52),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(52)
    );
\tx_66_enc_out[53]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_66_enc(53),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(53)
    );
\tx_66_enc_out[54]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_66_enc(54),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(54)
    );
\tx_66_enc_out[55]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_66_enc(55),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(55)
    );
\tx_66_enc_out[56]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_66_enc(56),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(56)
    );
\tx_66_enc_out[57]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_66_enc(57),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(57)
    );
\tx_66_enc_out[58]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_66_enc(58),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(58)
    );
\tx_66_enc_out[59]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_66_enc(59),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(59)
    );
\tx_66_enc_out[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_66_enc(5),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(5)
    );
\tx_66_enc_out[60]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_66_enc(60),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(60)
    );
\tx_66_enc_out[61]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_66_enc(61),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(61)
    );
\tx_66_enc_out[62]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_66_enc(62),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(62)
    );
\tx_66_enc_out[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_66_enc(63),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(63)
    );
\tx_66_enc_out[64]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_66_enc(64),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(64)
    );
\tx_66_enc_out[65]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_66_enc(65),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(65)
    );
\tx_66_enc_out[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_66_enc(6),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(6)
    );
\tx_66_enc_out[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_66_enc(7),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(7)
    );
\tx_66_enc_out[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_66_enc(8),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(8)
    );
\tx_66_enc_out[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_66_enc(9),
      I1 => \tx_66_enc_out_reg[0]\,
      O => D(9)
    );
\tx_encoded_data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(4),
      I1 => tx_xgmii_ctrl_reg2_reg(7),
      I2 => tx_xgmii_ctrl_reg2_reg(5),
      I3 => tx_xgmii_ctrl_reg2_reg(6),
      I4 => \tx_encoded_data[1]_i_2_n_0\,
      I5 => tx_xgmii_ctrl_reg2_reg(0),
      O => \tx_encoded_data[0]_i_1_n_0\
    );
\tx_encoded_data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => data7(10),
      I1 => \tx_encoded_data[17]_i_2_n_0\,
      I2 => \tx_encoded_data[10]_i_2_n_0\,
      I3 => \tx_encoded_data[16]_i_3_n_0\,
      I4 => \tx_encoded_data[31]_i_2_n_0\,
      I5 => data7(18),
      O => \tx_encoded_data[10]_i_1_n_0\
    );
\tx_encoded_data[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(3),
      I1 => tx_xgmii_ctrl_reg2_reg(2),
      I2 => tx_xgmii_ctrl_reg2_reg(1),
      I3 => tx_xgmii_ctrl_reg2_reg(0),
      I4 => tx_xgmii_ctrl_reg2_reg(4),
      I5 => c0(0),
      O => \tx_encoded_data[10]_i_2_n_0\
    );
\tx_encoded_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF2E00"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(7),
      I1 => tx_xgmii_ctrl_reg2_reg(5),
      I2 => tx_xgmii_ctrl_reg2_reg(0),
      I3 => data7(11),
      I4 => \tx_encoded_data[11]_i_2_n_0\,
      I5 => \tx_encoded_data[63]_i_2_n_0\,
      O => \tx_encoded_data[11]_i_1_n_0\
    );
\tx_encoded_data[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00A200A200A2"
    )
        port map (
      I0 => data7(19),
      I1 => tx_xgmii_ctrl_reg2_reg(7),
      I2 => tx_xgmii_ctrl_reg2_reg(0),
      I3 => tx_xgmii_ctrl_reg2_reg(1),
      I4 => c0(1),
      I5 => \tx_encoded_data[14]_i_3_n_0\,
      O => \tx_encoded_data[11]_i_2_n_0\
    );
\tx_encoded_data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF2E00"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(7),
      I1 => tx_xgmii_ctrl_reg2_reg(5),
      I2 => tx_xgmii_ctrl_reg2_reg(0),
      I3 => data7(12),
      I4 => \tx_encoded_data[12]_i_2_n_0\,
      I5 => \tx_encoded_data[63]_i_2_n_0\,
      O => \tx_encoded_data[12]_i_1_n_0\
    );
\tx_encoded_data[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00A200A200A2"
    )
        port map (
      I0 => data7(20),
      I1 => tx_xgmii_ctrl_reg2_reg(7),
      I2 => tx_xgmii_ctrl_reg2_reg(0),
      I3 => tx_xgmii_ctrl_reg2_reg(1),
      I4 => c0(2),
      I5 => \tx_encoded_data[14]_i_3_n_0\,
      O => \tx_encoded_data[12]_i_2_n_0\
    );
\tx_encoded_data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF2E00"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(7),
      I1 => tx_xgmii_ctrl_reg2_reg(5),
      I2 => tx_xgmii_ctrl_reg2_reg(0),
      I3 => data7(13),
      I4 => \tx_encoded_data[13]_i_2_n_0\,
      I5 => \tx_encoded_data[63]_i_2_n_0\,
      O => \tx_encoded_data[13]_i_1_n_0\
    );
\tx_encoded_data[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00A200A200A2"
    )
        port map (
      I0 => data7(21),
      I1 => tx_xgmii_ctrl_reg2_reg(7),
      I2 => tx_xgmii_ctrl_reg2_reg(0),
      I3 => tx_xgmii_ctrl_reg2_reg(1),
      I4 => c0(3),
      I5 => \tx_encoded_data[14]_i_3_n_0\,
      O => \tx_encoded_data[13]_i_2_n_0\
    );
\tx_encoded_data[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF2E00"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(7),
      I1 => tx_xgmii_ctrl_reg2_reg(5),
      I2 => tx_xgmii_ctrl_reg2_reg(0),
      I3 => data7(14),
      I4 => \tx_encoded_data[14]_i_2_n_0\,
      I5 => \tx_encoded_data[63]_i_2_n_0\,
      O => \tx_encoded_data[14]_i_1_n_0\
    );
\tx_encoded_data[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00A200A200A2"
    )
        port map (
      I0 => data7(22),
      I1 => tx_xgmii_ctrl_reg2_reg(7),
      I2 => tx_xgmii_ctrl_reg2_reg(0),
      I3 => tx_xgmii_ctrl_reg2_reg(1),
      I4 => c0(4),
      I5 => \tx_encoded_data[14]_i_3_n_0\,
      O => \tx_encoded_data[14]_i_2_n_0\
    );
\tx_encoded_data[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D00"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(5),
      I1 => tx_xgmii_ctrl_reg2_reg(0),
      I2 => \t_type_reg_reg_n_0_[0]\,
      I3 => tx_xgmii_ctrl_reg2_reg(1),
      O => \tx_encoded_data[14]_i_3_n_0\
    );
\tx_encoded_data[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => data7(15),
      I1 => \tx_encoded_data[17]_i_2_n_0\,
      I2 => \tx_encoded_data[15]_i_2_n_0\,
      I3 => \tx_encoded_data[16]_i_3_n_0\,
      I4 => \tx_encoded_data[31]_i_2_n_0\,
      I5 => data7(23),
      O => \tx_encoded_data[15]_i_1_n_0\
    );
\tx_encoded_data[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(3),
      I1 => tx_xgmii_ctrl_reg2_reg(2),
      I2 => tx_xgmii_ctrl_reg2_reg(1),
      I3 => tx_xgmii_ctrl_reg2_reg(0),
      I4 => tx_xgmii_ctrl_reg2_reg(4),
      I5 => c0(5),
      O => \tx_encoded_data[15]_i_2_n_0\
    );
\tx_encoded_data[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => data7(16),
      I1 => \tx_encoded_data[17]_i_2_n_0\,
      I2 => \tx_encoded_data[16]_i_2_n_0\,
      I3 => \tx_encoded_data[16]_i_3_n_0\,
      I4 => \tx_encoded_data[31]_i_2_n_0\,
      I5 => data7(24),
      O => \tx_encoded_data[16]_i_1_n_0\
    );
\tx_encoded_data[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(3),
      I1 => tx_xgmii_ctrl_reg2_reg(2),
      I2 => tx_xgmii_ctrl_reg2_reg(1),
      I3 => tx_xgmii_ctrl_reg2_reg(0),
      I4 => tx_xgmii_ctrl_reg2_reg(4),
      I5 => c0(6),
      O => \tx_encoded_data[16]_i_2_n_0\
    );
\tx_encoded_data[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02000000000000FF"
    )
        port map (
      I0 => \t_type_reg_reg_n_0_[1]\,
      I1 => \t_type_reg_reg_n_0_[2]\,
      I2 => \t_type_reg_reg_n_0_[0]\,
      I3 => tx_xgmii_ctrl_reg2_reg(7),
      I4 => tx_xgmii_ctrl_reg2_reg(5),
      I5 => tx_xgmii_ctrl_reg2_reg(6),
      O => \tx_encoded_data[16]_i_3_n_0\
    );
\tx_encoded_data[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => data7(17),
      I1 => \tx_encoded_data[17]_i_2_n_0\,
      I2 => \tx_encoded_data[17]_i_3_n_0\,
      I3 => \tx_encoded_data[23]_i_3_n_0\,
      I4 => \tx_encoded_data[31]_i_2_n_0\,
      I5 => data7(25),
      O => \tx_encoded_data[17]_i_1_n_0\
    );
\tx_encoded_data[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8B00"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(3),
      I1 => tx_xgmii_ctrl_reg2_reg(2),
      I2 => tx_xgmii_ctrl_reg2_reg(1),
      I3 => \tx_encoded_data[37]_i_6_n_0\,
      I4 => \tx_encoded_data[38]_i_4_n_0\,
      O => \tx_encoded_data[17]_i_2_n_0\
    );
\tx_encoded_data[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(3),
      I1 => tx_xgmii_ctrl_reg2_reg(2),
      I2 => tx_xgmii_ctrl_reg2_reg(1),
      I3 => tx_xgmii_ctrl_reg2_reg(0),
      I4 => tx_xgmii_ctrl_reg2_reg(4),
      I5 => c1(0),
      O => \tx_encoded_data[17]_i_3_n_0\
    );
\tx_encoded_data[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \tx_encoded_data[21]_i_2_n_0\,
      I1 => data7(18),
      I2 => \tx_encoded_data[18]_i_2_n_0\,
      I3 => \tx_encoded_data[63]_i_2_n_0\,
      O => \tx_encoded_data[18]_i_1_n_0\
    );
\tx_encoded_data[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00CC0C"
    )
        port map (
      I0 => c1(1),
      I1 => data7(26),
      I2 => tx_xgmii_ctrl_reg2_reg(7),
      I3 => tx_xgmii_ctrl_reg2_reg(0),
      I4 => tx_xgmii_ctrl_reg2_reg(1),
      O => \tx_encoded_data[18]_i_2_n_0\
    );
\tx_encoded_data[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \tx_encoded_data[21]_i_2_n_0\,
      I1 => data7(19),
      I2 => \tx_encoded_data[19]_i_2_n_0\,
      I3 => \tx_encoded_data[63]_i_2_n_0\,
      O => \tx_encoded_data[19]_i_1_n_0\
    );
\tx_encoded_data[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00CC0C"
    )
        port map (
      I0 => c1(2),
      I1 => data7(27),
      I2 => tx_xgmii_ctrl_reg2_reg(7),
      I3 => tx_xgmii_ctrl_reg2_reg(0),
      I4 => tx_xgmii_ctrl_reg2_reg(1),
      O => \tx_encoded_data[19]_i_2_n_0\
    );
\tx_encoded_data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(0),
      I1 => \tx_encoded_data[1]_i_2_n_0\,
      I2 => tx_xgmii_ctrl_reg2_reg(6),
      I3 => tx_xgmii_ctrl_reg2_reg(5),
      I4 => tx_xgmii_ctrl_reg2_reg(7),
      I5 => tx_xgmii_ctrl_reg2_reg(4),
      O => \tx_encoded_data[1]_i_1_n_0\
    );
\tx_encoded_data[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(2),
      I1 => tx_xgmii_ctrl_reg2_reg(1),
      I2 => tx_xgmii_ctrl_reg2_reg(3),
      O => \tx_encoded_data[1]_i_2_n_0\
    );
\tx_encoded_data[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \tx_encoded_data[21]_i_2_n_0\,
      I1 => data7(20),
      I2 => \tx_encoded_data[20]_i_2_n_0\,
      I3 => \tx_encoded_data[63]_i_2_n_0\,
      O => \tx_encoded_data[20]_i_1_n_0\
    );
\tx_encoded_data[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00CC0C"
    )
        port map (
      I0 => c1(3),
      I1 => data7(28),
      I2 => tx_xgmii_ctrl_reg2_reg(7),
      I3 => tx_xgmii_ctrl_reg2_reg(0),
      I4 => tx_xgmii_ctrl_reg2_reg(1),
      O => \tx_encoded_data[20]_i_2_n_0\
    );
\tx_encoded_data[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \tx_encoded_data[21]_i_2_n_0\,
      I1 => data7(21),
      I2 => \tx_encoded_data[21]_i_3_n_0\,
      I3 => \tx_encoded_data[63]_i_2_n_0\,
      O => \tx_encoded_data[21]_i_1_n_0\
    );
\tx_encoded_data[21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(1),
      I1 => tx_xgmii_ctrl_reg2_reg(0),
      I2 => tx_xgmii_ctrl_reg2_reg(5),
      I3 => tx_xgmii_ctrl_reg2_reg(7),
      O => \tx_encoded_data[21]_i_2_n_0\
    );
\tx_encoded_data[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00CC0C"
    )
        port map (
      I0 => c1(4),
      I1 => data7(29),
      I2 => tx_xgmii_ctrl_reg2_reg(7),
      I3 => tx_xgmii_ctrl_reg2_reg(0),
      I4 => tx_xgmii_ctrl_reg2_reg(1),
      O => \tx_encoded_data[21]_i_3_n_0\
    );
\tx_encoded_data[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => data7(22),
      I1 => \tx_encoded_data[24]_i_2_n_0\,
      I2 => \tx_encoded_data[22]_i_2_n_0\,
      I3 => \tx_encoded_data[23]_i_3_n_0\,
      I4 => \tx_encoded_data[31]_i_2_n_0\,
      I5 => data7(30),
      O => \tx_encoded_data[22]_i_1_n_0\
    );
\tx_encoded_data[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(3),
      I1 => tx_xgmii_ctrl_reg2_reg(2),
      I2 => tx_xgmii_ctrl_reg2_reg(1),
      I3 => tx_xgmii_ctrl_reg2_reg(0),
      I4 => tx_xgmii_ctrl_reg2_reg(4),
      I5 => c1(5),
      O => \tx_encoded_data[22]_i_2_n_0\
    );
\tx_encoded_data[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => data7(23),
      I1 => \tx_encoded_data[24]_i_2_n_0\,
      I2 => \tx_encoded_data[23]_i_2_n_0\,
      I3 => \tx_encoded_data[23]_i_3_n_0\,
      I4 => \tx_encoded_data[31]_i_2_n_0\,
      I5 => data7(31),
      O => \tx_encoded_data[23]_i_1_n_0\
    );
\tx_encoded_data[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(3),
      I1 => tx_xgmii_ctrl_reg2_reg(2),
      I2 => tx_xgmii_ctrl_reg2_reg(1),
      I3 => tx_xgmii_ctrl_reg2_reg(0),
      I4 => tx_xgmii_ctrl_reg2_reg(4),
      I5 => c1(6),
      O => \tx_encoded_data[23]_i_2_n_0\
    );
\tx_encoded_data[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2000000F"
    )
        port map (
      I0 => \t_type_reg_reg_n_0_[1]\,
      I1 => \t_type_reg_reg_n_0_[2]\,
      I2 => tx_xgmii_ctrl_reg2_reg(7),
      I3 => tx_xgmii_ctrl_reg2_reg(5),
      I4 => tx_xgmii_ctrl_reg2_reg(6),
      O => \tx_encoded_data[23]_i_3_n_0\
    );
\tx_encoded_data[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
        port map (
      I0 => data7(24),
      I1 => \tx_encoded_data[24]_i_2_n_0\,
      I2 => \tx_encoded_data[24]_i_3_n_0\,
      I3 => \tx_encoded_data[31]_i_2_n_0\,
      I4 => data7(32),
      O => \tx_encoded_data[24]_i_1_n_0\
    );
\tx_encoded_data[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000800"
    )
        port map (
      I0 => \tx_encoded_data[45]_i_3_n_0\,
      I1 => tx_xgmii_ctrl_reg2_reg(4),
      I2 => tx_xgmii_ctrl_reg2_reg(0),
      I3 => tx_xgmii_ctrl_reg2_reg(3),
      I4 => tx_xgmii_ctrl_reg2_reg(1),
      I5 => \tx_encoded_data[38]_i_4_n_0\,
      O => \tx_encoded_data[24]_i_2_n_0\
    );
\tx_encoded_data[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => c2(0),
      I1 => tx_xgmii_ctrl_reg2_reg(3),
      I2 => tx_xgmii_ctrl_reg2_reg(2),
      I3 => tx_xgmii_ctrl_reg2_reg(1),
      I4 => \tx_encoded_data[30]_i_3_n_0\,
      O => \tx_encoded_data[24]_i_3_n_0\
    );
\tx_encoded_data[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \tx_encoded_data[25]_i_2_n_0\,
      I1 => c2(1),
      I2 => tx_xgmii_ctrl_reg2_reg(1),
      I3 => data7(33),
      I4 => \tx_encoded_data[33]_i_3_n_0\,
      I5 => \tx_encoded_data[63]_i_2_n_0\,
      O => \tx_encoded_data[25]_i_1_n_0\
    );
\tx_encoded_data[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222E0000"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(7),
      I1 => tx_xgmii_ctrl_reg2_reg(5),
      I2 => tx_xgmii_ctrl_reg2_reg(0),
      I3 => tx_xgmii_ctrl_reg2_reg(1),
      I4 => data7(25),
      O => \tx_encoded_data[25]_i_2_n_0\
    );
\tx_encoded_data[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \tx_encoded_data[26]_i_2_n_0\,
      I1 => c2(2),
      I2 => tx_xgmii_ctrl_reg2_reg(1),
      I3 => data7(34),
      I4 => \tx_encoded_data[33]_i_3_n_0\,
      I5 => \tx_encoded_data[63]_i_2_n_0\,
      O => \tx_encoded_data[26]_i_1_n_0\
    );
\tx_encoded_data[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222E0000"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(7),
      I1 => tx_xgmii_ctrl_reg2_reg(5),
      I2 => tx_xgmii_ctrl_reg2_reg(0),
      I3 => tx_xgmii_ctrl_reg2_reg(2),
      I4 => data7(26),
      O => \tx_encoded_data[26]_i_2_n_0\
    );
\tx_encoded_data[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \tx_encoded_data[27]_i_2_n_0\,
      I1 => c2(3),
      I2 => tx_xgmii_ctrl_reg2_reg(1),
      I3 => data7(35),
      I4 => \tx_encoded_data[33]_i_3_n_0\,
      I5 => \tx_encoded_data[63]_i_2_n_0\,
      O => \tx_encoded_data[27]_i_1_n_0\
    );
\tx_encoded_data[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222E0000"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(7),
      I1 => tx_xgmii_ctrl_reg2_reg(5),
      I2 => tx_xgmii_ctrl_reg2_reg(0),
      I3 => tx_xgmii_ctrl_reg2_reg(2),
      I4 => data7(27),
      O => \tx_encoded_data[27]_i_2_n_0\
    );
\tx_encoded_data[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \tx_encoded_data[28]_i_2_n_0\,
      I1 => c2(4),
      I2 => tx_xgmii_ctrl_reg2_reg(1),
      I3 => data7(36),
      I4 => \tx_encoded_data[33]_i_3_n_0\,
      I5 => \tx_encoded_data[63]_i_2_n_0\,
      O => \tx_encoded_data[28]_i_1_n_0\
    );
\tx_encoded_data[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222E0000"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(7),
      I1 => tx_xgmii_ctrl_reg2_reg(5),
      I2 => tx_xgmii_ctrl_reg2_reg(0),
      I3 => tx_xgmii_ctrl_reg2_reg(2),
      I4 => data7(28),
      O => \tx_encoded_data[28]_i_2_n_0\
    );
\tx_encoded_data[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
        port map (
      I0 => data7(29),
      I1 => \tx_encoded_data[31]_i_3_n_0\,
      I2 => \tx_encoded_data[29]_i_2_n_0\,
      I3 => \tx_encoded_data[31]_i_2_n_0\,
      I4 => data7(37),
      O => \tx_encoded_data[29]_i_1_n_0\
    );
\tx_encoded_data[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => c2(5),
      I1 => tx_xgmii_ctrl_reg2_reg(3),
      I2 => tx_xgmii_ctrl_reg2_reg(2),
      I3 => tx_xgmii_ctrl_reg2_reg(1),
      I4 => \tx_encoded_data[30]_i_3_n_0\,
      O => \tx_encoded_data[29]_i_2_n_0\
    );
\tx_encoded_data[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => data7(2),
      I1 => \tx_encoded_data[9]_i_2_n_0\,
      I2 => \tx_encoded_data[0]_i_1_n_0\,
      I3 => data7(10),
      O => \tx_encoded_data[2]_i_1_n_0\
    );
\tx_encoded_data[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
        port map (
      I0 => data7(30),
      I1 => \tx_encoded_data[31]_i_3_n_0\,
      I2 => \tx_encoded_data[30]_i_2_n_0\,
      I3 => \tx_encoded_data[31]_i_2_n_0\,
      I4 => data7(38),
      O => \tx_encoded_data[30]_i_1_n_0\
    );
\tx_encoded_data[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => c2(6),
      I1 => tx_xgmii_ctrl_reg2_reg(3),
      I2 => tx_xgmii_ctrl_reg2_reg(2),
      I3 => tx_xgmii_ctrl_reg2_reg(1),
      I4 => \tx_encoded_data[30]_i_3_n_0\,
      O => \tx_encoded_data[30]_i_2_n_0\
    );
\tx_encoded_data[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0000000000000C0"
    )
        port map (
      I0 => \tx_encoded_data[45]_i_5_n_0\,
      I1 => tx_xgmii_ctrl_reg2_reg(0),
      I2 => tx_xgmii_ctrl_reg2_reg(4),
      I3 => tx_xgmii_ctrl_reg2_reg(6),
      I4 => tx_xgmii_ctrl_reg2_reg(5),
      I5 => tx_xgmii_ctrl_reg2_reg(7),
      O => \tx_encoded_data[30]_i_3_n_0\
    );
\tx_encoded_data[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tx_encoded_data[37]_i_2_n_0\,
      I1 => c3(0),
      I2 => \tx_encoded_data[31]_i_2_n_0\,
      I3 => data7(39),
      I4 => data7(31),
      I5 => \tx_encoded_data[31]_i_3_n_0\,
      O => \tx_encoded_data[31]_i_1_n_0\
    );
\tx_encoded_data[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000081010001"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(5),
      I1 => tx_xgmii_ctrl_reg2_reg(6),
      I2 => tx_xgmii_ctrl_reg2_reg(7),
      I3 => tx_xgmii_ctrl_reg2_reg(4),
      I4 => tx_xgmii_ctrl_reg2_reg(0),
      I5 => \tx_encoded_data[1]_i_2_n_0\,
      O => \tx_encoded_data[31]_i_2_n_0\
    );
\tx_encoded_data[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(1),
      I1 => tx_xgmii_ctrl_reg2_reg(2),
      I2 => \tx_encoded_data[45]_i_3_n_0\,
      I3 => tx_xgmii_ctrl_reg2_reg(4),
      I4 => tx_xgmii_ctrl_reg2_reg(0),
      I5 => \tx_encoded_data[38]_i_4_n_0\,
      O => \tx_encoded_data[31]_i_3_n_0\
    );
\tx_encoded_data[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \tx_encoded_data[32]_i_2_n_0\,
      I1 => c3(1),
      I2 => tx_xgmii_ctrl_reg2_reg(2),
      I3 => data7(40),
      I4 => \tx_encoded_data[33]_i_3_n_0\,
      I5 => \tx_encoded_data[63]_i_2_n_0\,
      O => \tx_encoded_data[32]_i_1_n_0\
    );
\tx_encoded_data[32]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222E0000"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(7),
      I1 => tx_xgmii_ctrl_reg2_reg(5),
      I2 => tx_xgmii_ctrl_reg2_reg(0),
      I3 => tx_xgmii_ctrl_reg2_reg(2),
      I4 => data7(32),
      O => \tx_encoded_data[32]_i_2_n_0\
    );
\tx_encoded_data[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \tx_encoded_data[33]_i_2_n_0\,
      I1 => c3(2),
      I2 => tx_xgmii_ctrl_reg2_reg(2),
      I3 => data7(41),
      I4 => \tx_encoded_data[33]_i_3_n_0\,
      I5 => \tx_encoded_data[63]_i_2_n_0\,
      O => \tx_encoded_data[33]_i_1_n_0\
    );
\tx_encoded_data[33]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222E0000"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(7),
      I1 => tx_xgmii_ctrl_reg2_reg(5),
      I2 => tx_xgmii_ctrl_reg2_reg(0),
      I3 => tx_xgmii_ctrl_reg2_reg(2),
      I4 => data7(33),
      O => \tx_encoded_data[33]_i_2_n_0\
    );
\tx_encoded_data[33]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(7),
      I1 => tx_xgmii_ctrl_reg2_reg(0),
      I2 => tx_xgmii_ctrl_reg2_reg(1),
      O => \tx_encoded_data[33]_i_3_n_0\
    );
\tx_encoded_data[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \tx_encoded_data[41]_i_2_n_0\,
      I1 => data7(34),
      I2 => \tx_encoded_data[34]_i_2_n_0\,
      I3 => \tx_encoded_data[35]_i_3_n_0\,
      O => \tx_encoded_data[34]_i_1_n_0\
    );
\tx_encoded_data[34]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888888F8"
    )
        port map (
      I0 => c3(3),
      I1 => tx_xgmii_ctrl_reg2_reg(2),
      I2 => data7(42),
      I3 => tx_xgmii_ctrl_reg2_reg(4),
      I4 => tx_xgmii_ctrl_reg2_reg(7),
      O => \tx_encoded_data[34]_i_2_n_0\
    );
\tx_encoded_data[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \tx_encoded_data[41]_i_2_n_0\,
      I1 => data7(35),
      I2 => \tx_encoded_data[35]_i_2_n_0\,
      I3 => \tx_encoded_data[35]_i_3_n_0\,
      O => \tx_encoded_data[35]_i_1_n_0\
    );
\tx_encoded_data[35]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888888F8"
    )
        port map (
      I0 => c3(4),
      I1 => tx_xgmii_ctrl_reg2_reg(2),
      I2 => data7(43),
      I3 => tx_xgmii_ctrl_reg2_reg(4),
      I4 => tx_xgmii_ctrl_reg2_reg(7),
      O => \tx_encoded_data[35]_i_2_n_0\
    );
\tx_encoded_data[35]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B800"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(0),
      I1 => tx_xgmii_ctrl_reg2_reg(5),
      I2 => tx_xgmii_ctrl_reg2_reg(4),
      I3 => \o0_reg_n_0_[3]\,
      I4 => tx_xgmii_ctrl_reg2_reg(1),
      I5 => \tx_encoded_data[63]_i_2_n_0\,
      O => \tx_encoded_data[35]_i_3_n_0\
    );
\tx_encoded_data[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF8FFF8FFF8"
    )
        port map (
      I0 => c3(5),
      I1 => \tx_encoded_data[37]_i_2_n_0\,
      I2 => \tx_encoded_data[37]_i_3_n_0\,
      I3 => \tx_encoded_data[36]_i_2_n_0\,
      I4 => data7(36),
      I5 => \tx_encoded_data[38]_i_4_n_0\,
      O => \tx_encoded_data[36]_i_1_n_0\
    );
\tx_encoded_data[36]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => data7(44),
      I1 => tx_xgmii_ctrl_reg2_reg(4),
      I2 => tx_xgmii_ctrl_reg2_reg(7),
      I3 => tx_xgmii_ctrl_reg2_reg(5),
      I4 => tx_xgmii_ctrl_reg2_reg(6),
      I5 => \tx_encoded_data[1]_i_2_n_0\,
      O => \tx_encoded_data[36]_i_2_n_0\
    );
\tx_encoded_data[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF8FFF8FFF8"
    )
        port map (
      I0 => c3(6),
      I1 => \tx_encoded_data[37]_i_2_n_0\,
      I2 => \tx_encoded_data[37]_i_3_n_0\,
      I3 => \tx_encoded_data[37]_i_4_n_0\,
      I4 => data7(37),
      I5 => \tx_encoded_data[38]_i_4_n_0\,
      O => \tx_encoded_data[37]_i_1_n_0\
    );
\tx_encoded_data[37]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00000080000000"
    )
        port map (
      I0 => \tx_encoded_data[37]_i_5_n_0\,
      I1 => tx_xgmii_ctrl_reg2_reg(1),
      I2 => tx_xgmii_ctrl_reg2_reg(4),
      I3 => tx_xgmii_ctrl_reg2_reg(2),
      I4 => tx_xgmii_ctrl_reg2_reg(3),
      I5 => \tx_encoded_data[37]_i_6_n_0\,
      O => \tx_encoded_data[37]_i_2_n_0\
    );
\tx_encoded_data[37]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000008"
    )
        port map (
      I0 => \o0_reg_n_0_[3]\,
      I1 => \tx_encoded_data[37]_i_7_n_0\,
      I2 => tx_xgmii_ctrl_reg2_reg(7),
      I3 => tx_xgmii_ctrl_reg2_reg(5),
      I4 => tx_xgmii_ctrl_reg2_reg(6),
      I5 => \tx_encoded_data[1]_i_2_n_0\,
      O => \tx_encoded_data[37]_i_3_n_0\
    );
\tx_encoded_data[37]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => data7(45),
      I1 => tx_xgmii_ctrl_reg2_reg(4),
      I2 => tx_xgmii_ctrl_reg2_reg(7),
      I3 => tx_xgmii_ctrl_reg2_reg(5),
      I4 => tx_xgmii_ctrl_reg2_reg(6),
      I5 => \tx_encoded_data[1]_i_2_n_0\,
      O => \tx_encoded_data[37]_i_4_n_0\
    );
\tx_encoded_data[37]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20002000000F0000"
    )
        port map (
      I0 => \t_type_reg_reg_n_0_[1]\,
      I1 => \t_type_reg_reg_n_0_[2]\,
      I2 => tx_xgmii_ctrl_reg2_reg(5),
      I3 => tx_xgmii_ctrl_reg2_reg(6),
      I4 => tx_xgmii_ctrl_reg2_reg(0),
      I5 => tx_xgmii_ctrl_reg2_reg(7),
      O => \tx_encoded_data[37]_i_5_n_0\
    );
\tx_encoded_data[37]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(7),
      I1 => tx_xgmii_ctrl_reg2_reg(5),
      I2 => tx_xgmii_ctrl_reg2_reg(6),
      I3 => tx_xgmii_ctrl_reg2_reg(4),
      I4 => tx_xgmii_ctrl_reg2_reg(0),
      O => \tx_encoded_data[37]_i_6_n_0\
    );
\tx_encoded_data[37]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(0),
      I1 => tx_xgmii_ctrl_reg2_reg(4),
      O => \tx_encoded_data[37]_i_7_n_0\
    );
\tx_encoded_data[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAEAE"
    )
        port map (
      I0 => \tx_encoded_data[38]_i_2_n_0\,
      I1 => data7(46),
      I2 => \tx_encoded_data[38]_i_3_n_0\,
      I3 => data7(38),
      I4 => \tx_encoded_data[38]_i_4_n_0\,
      O => \tx_encoded_data[38]_i_1_n_0\
    );
\tx_encoded_data[38]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => c4(0),
      I1 => \tx_encoded_data[44]_i_3_n_0\,
      I2 => \tx_encoded_data[38]_i_5_n_0\,
      I3 => \tx_encoded_data[41]_i_6_n_0\,
      I4 => \o4_reg_n_0_[3]\,
      O => \tx_encoded_data[38]_i_2_n_0\
    );
\tx_encoded_data[38]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \tx_encoded_data[1]_i_2_n_0\,
      I1 => tx_xgmii_ctrl_reg2_reg(6),
      I2 => tx_xgmii_ctrl_reg2_reg(5),
      I3 => tx_xgmii_ctrl_reg2_reg(7),
      I4 => tx_xgmii_ctrl_reg2_reg(4),
      O => \tx_encoded_data[38]_i_3_n_0\
    );
\tx_encoded_data[38]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404000400000004"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(0),
      I1 => tx_xgmii_ctrl_reg2_reg(7),
      I2 => \tx_encoded_data[1]_i_2_n_0\,
      I3 => tx_xgmii_ctrl_reg2_reg(4),
      I4 => tx_xgmii_ctrl_reg2_reg(5),
      I5 => tx_xgmii_ctrl_reg2_reg(6),
      O => \tx_encoded_data[38]_i_4_n_0\
    );
\tx_encoded_data[38]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000040"
    )
        port map (
      I0 => \tx_encoded_data[65]_i_5_n_0\,
      I1 => tx_xgmii_ctrl_reg2_reg(4),
      I2 => tx_xgmii_ctrl_reg2_reg(0),
      I3 => tx_xgmii_ctrl_reg2_reg(1),
      I4 => tx_xgmii_ctrl_reg2_reg(2),
      I5 => tx_xgmii_ctrl_reg2_reg(3),
      O => \tx_encoded_data[38]_i_5_n_0\
    );
\tx_encoded_data[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \tx_encoded_data[41]_i_2_n_0\,
      I1 => data7(39),
      I2 => \tx_encoded_data[39]_i_2_n_0\,
      I3 => \tx_encoded_data[41]_i_4_n_0\,
      O => \tx_encoded_data[39]_i_1_n_0\
    );
\tx_encoded_data[39]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA800A800A800"
    )
        port map (
      I0 => c4(1),
      I1 => tx_xgmii_ctrl_reg2_reg(3),
      I2 => tx_xgmii_ctrl_reg2_reg(0),
      I3 => tx_xgmii_ctrl_reg2_reg(5),
      I4 => data7(47),
      I5 => \tx_encoded_data[41]_i_5_n_0\,
      O => \tx_encoded_data[39]_i_2_n_0\
    );
\tx_encoded_data[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFAFAEE"
    )
        port map (
      I0 => \tx_encoded_data[63]_i_2_n_0\,
      I1 => data7(11),
      I2 => data7(3),
      I3 => tx_xgmii_ctrl_reg2_reg(0),
      I4 => tx_xgmii_ctrl_reg2_reg(7),
      O => \tx_encoded_data[3]_i_1_n_0\
    );
\tx_encoded_data[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \tx_encoded_data[41]_i_2_n_0\,
      I1 => data7(40),
      I2 => \tx_encoded_data[40]_i_2_n_0\,
      I3 => \tx_encoded_data[41]_i_4_n_0\,
      O => \tx_encoded_data[40]_i_1_n_0\
    );
\tx_encoded_data[40]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA800A800A800"
    )
        port map (
      I0 => c4(2),
      I1 => tx_xgmii_ctrl_reg2_reg(3),
      I2 => tx_xgmii_ctrl_reg2_reg(0),
      I3 => tx_xgmii_ctrl_reg2_reg(5),
      I4 => data7(48),
      I5 => \tx_encoded_data[41]_i_5_n_0\,
      O => \tx_encoded_data[40]_i_2_n_0\
    );
\tx_encoded_data[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \tx_encoded_data[41]_i_2_n_0\,
      I1 => data7(41),
      I2 => \tx_encoded_data[41]_i_3_n_0\,
      I3 => \tx_encoded_data[41]_i_4_n_0\,
      O => \tx_encoded_data[41]_i_1_n_0\
    );
\tx_encoded_data[41]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(3),
      I1 => tx_xgmii_ctrl_reg2_reg(0),
      I2 => tx_xgmii_ctrl_reg2_reg(5),
      I3 => tx_xgmii_ctrl_reg2_reg(7),
      O => \tx_encoded_data[41]_i_2_n_0\
    );
\tx_encoded_data[41]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA800A800A800"
    )
        port map (
      I0 => c4(3),
      I1 => tx_xgmii_ctrl_reg2_reg(3),
      I2 => tx_xgmii_ctrl_reg2_reg(0),
      I3 => tx_xgmii_ctrl_reg2_reg(5),
      I4 => data7(49),
      I5 => \tx_encoded_data[41]_i_5_n_0\,
      O => \tx_encoded_data[41]_i_3_n_0\
    );
\tx_encoded_data[41]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => \tx_encoded_data[41]_i_6_n_0\,
      I1 => tx_xgmii_ctrl_reg2_reg(5),
      I2 => \o4_reg_n_0_[3]\,
      I3 => tx_xgmii_ctrl_reg2_reg(4),
      I4 => \tx_encoded_data[63]_i_2_n_0\,
      O => \tx_encoded_data[41]_i_4_n_0\
    );
\tx_encoded_data[41]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(4),
      I1 => tx_xgmii_ctrl_reg2_reg(7),
      O => \tx_encoded_data[41]_i_5_n_0\
    );
\tx_encoded_data[41]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \t_type_reg_reg_n_0_[2]\,
      I1 => \t_type_reg_reg_n_0_[0]\,
      I2 => \t_type_reg_reg_n_0_[1]\,
      O => \tx_encoded_data[41]_i_6_n_0\
    );
\tx_encoded_data[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA800"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(5),
      I1 => tx_xgmii_ctrl_reg2_reg(0),
      I2 => tx_xgmii_ctrl_reg2_reg(3),
      I3 => c4(4),
      I4 => \tx_encoded_data[42]_i_2_n_0\,
      I5 => \tx_encoded_data[63]_i_2_n_0\,
      O => \tx_encoded_data[42]_i_1_n_0\
    );
\tx_encoded_data[42]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A20"
    )
        port map (
      I0 => data7(42),
      I1 => tx_xgmii_ctrl_reg2_reg(4),
      I2 => tx_xgmii_ctrl_reg2_reg(5),
      I3 => tx_xgmii_ctrl_reg2_reg(7),
      I4 => data7(50),
      O => \tx_encoded_data[42]_i_2_n_0\
    );
\tx_encoded_data[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
        port map (
      I0 => data7(51),
      I1 => \tx_encoded_data[65]_i_2_n_0\,
      I2 => \tx_encoded_data[43]_i_2_n_0\,
      I3 => \tx_encoded_data[44]_i_3_n_0\,
      I4 => c4(5),
      O => \tx_encoded_data[43]_i_1_n_0\
    );
\tx_encoded_data[43]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(5),
      I1 => tx_xgmii_ctrl_reg2_reg(6),
      I2 => data7(43),
      I3 => \tx_encoded_data[51]_i_2_n_0\,
      O => \tx_encoded_data[43]_i_2_n_0\
    );
\tx_encoded_data[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
        port map (
      I0 => data7(52),
      I1 => \tx_encoded_data[65]_i_2_n_0\,
      I2 => \tx_encoded_data[44]_i_2_n_0\,
      I3 => \tx_encoded_data[44]_i_3_n_0\,
      I4 => c4(6),
      O => \tx_encoded_data[44]_i_1_n_0\
    );
\tx_encoded_data[44]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(5),
      I1 => tx_xgmii_ctrl_reg2_reg(6),
      I2 => data7(44),
      I3 => \tx_encoded_data[51]_i_2_n_0\,
      O => \tx_encoded_data[44]_i_2_n_0\
    );
\tx_encoded_data[44]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEEEEEEEEEE"
    )
        port map (
      I0 => \tx_encoded_data[44]_i_4_n_0\,
      I1 => \tx_encoded_data[44]_i_5_n_0\,
      I2 => \tx_encoded_data[45]_i_3_n_0\,
      I3 => \tx_encoded_data[45]_i_5_n_0\,
      I4 => tx_xgmii_ctrl_reg2_reg(4),
      I5 => \tx_encoded_data[44]_i_6_n_0\,
      O => \tx_encoded_data[44]_i_3_n_0\
    );
\tx_encoded_data[44]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000000C0000000"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(1),
      I1 => tx_xgmii_ctrl_reg2_reg(2),
      I2 => tx_xgmii_ctrl_reg2_reg(3),
      I3 => \tx_encoded_data[45]_i_3_n_0\,
      I4 => tx_xgmii_ctrl_reg2_reg(4),
      I5 => tx_xgmii_ctrl_reg2_reg(0),
      O => \tx_encoded_data[44]_i_4_n_0\
    );
\tx_encoded_data[44]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(1),
      I1 => tx_xgmii_ctrl_reg2_reg(3),
      I2 => tx_xgmii_ctrl_reg2_reg(0),
      I3 => tx_xgmii_ctrl_reg2_reg(4),
      I4 => \tx_encoded_data[45]_i_3_n_0\,
      O => \tx_encoded_data[44]_i_5_n_0\
    );
\tx_encoded_data[44]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(3),
      I1 => tx_xgmii_ctrl_reg2_reg(2),
      I2 => tx_xgmii_ctrl_reg2_reg(1),
      O => \tx_encoded_data[44]_i_6_n_0\
    );
\tx_encoded_data[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F8F8F8F8F8F8"
    )
        port map (
      I0 => data7(53),
      I1 => \tx_encoded_data[65]_i_2_n_0\,
      I2 => \tx_encoded_data[45]_i_2_n_0\,
      I3 => c5(0),
      I4 => \tx_encoded_data[45]_i_3_n_0\,
      I5 => \tx_encoded_data[45]_i_4_n_0\,
      O => \tx_encoded_data[45]_i_1_n_0\
    );
\tx_encoded_data[45]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(5),
      I1 => tx_xgmii_ctrl_reg2_reg(6),
      I2 => data7(45),
      I3 => \tx_encoded_data[51]_i_2_n_0\,
      O => \tx_encoded_data[45]_i_2_n_0\
    );
\tx_encoded_data[45]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(6),
      I1 => tx_xgmii_ctrl_reg2_reg(5),
      I2 => tx_xgmii_ctrl_reg2_reg(7),
      O => \tx_encoded_data[45]_i_3_n_0\
    );
\tx_encoded_data[45]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C4440044000000CC"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(0),
      I1 => tx_xgmii_ctrl_reg2_reg(4),
      I2 => \tx_encoded_data[45]_i_5_n_0\,
      I3 => tx_xgmii_ctrl_reg2_reg(1),
      I4 => tx_xgmii_ctrl_reg2_reg(2),
      I5 => tx_xgmii_ctrl_reg2_reg(3),
      O => \tx_encoded_data[45]_i_4_n_0\
    );
\tx_encoded_data[45]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \t_type_reg_reg_n_0_[1]\,
      I1 => \t_type_reg_reg_n_0_[2]\,
      O => \tx_encoded_data[45]_i_5_n_0\
    );
\tx_encoded_data[46]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \tx_encoded_data[46]_i_2_n_0\,
      I1 => \tx_encoded_data[63]_i_2_n_0\,
      O => \tx_encoded_data[46]_i_1_n_0\
    );
\tx_encoded_data[46]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0F0F0EEFAAAAA"
    )
        port map (
      I0 => data7(54),
      I1 => c5(1),
      I2 => data7(46),
      I3 => tx_xgmii_ctrl_reg2_reg(4),
      I4 => tx_xgmii_ctrl_reg2_reg(5),
      I5 => tx_xgmii_ctrl_reg2_reg(7),
      O => \tx_encoded_data[46]_i_2_n_0\
    );
\tx_encoded_data[47]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \tx_encoded_data[47]_i_2_n_0\,
      I1 => \tx_encoded_data[63]_i_2_n_0\,
      O => \tx_encoded_data[47]_i_1_n_0\
    );
\tx_encoded_data[47]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0F0F0EEFAAAAA"
    )
        port map (
      I0 => data7(55),
      I1 => c5(2),
      I2 => data7(47),
      I3 => tx_xgmii_ctrl_reg2_reg(4),
      I4 => tx_xgmii_ctrl_reg2_reg(5),
      I5 => tx_xgmii_ctrl_reg2_reg(7),
      O => \tx_encoded_data[47]_i_2_n_0\
    );
\tx_encoded_data[48]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \tx_encoded_data[48]_i_2_n_0\,
      I1 => \tx_encoded_data[63]_i_2_n_0\,
      O => \tx_encoded_data[48]_i_1_n_0\
    );
\tx_encoded_data[48]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0F0F0EEFAAAAA"
    )
        port map (
      I0 => data7(56),
      I1 => c5(3),
      I2 => data7(48),
      I3 => tx_xgmii_ctrl_reg2_reg(4),
      I4 => tx_xgmii_ctrl_reg2_reg(5),
      I5 => tx_xgmii_ctrl_reg2_reg(7),
      O => \tx_encoded_data[48]_i_2_n_0\
    );
\tx_encoded_data[49]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \tx_encoded_data[49]_i_2_n_0\,
      I1 => \tx_encoded_data[63]_i_2_n_0\,
      O => \tx_encoded_data[49]_i_1_n_0\
    );
\tx_encoded_data[49]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0F0F0EEFAAAAA"
    )
        port map (
      I0 => data7(57),
      I1 => c5(4),
      I2 => data7(49),
      I3 => tx_xgmii_ctrl_reg2_reg(4),
      I4 => tx_xgmii_ctrl_reg2_reg(5),
      I5 => tx_xgmii_ctrl_reg2_reg(7),
      O => \tx_encoded_data[49]_i_2_n_0\
    );
\tx_encoded_data[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFAFAEE"
    )
        port map (
      I0 => \tx_encoded_data[63]_i_2_n_0\,
      I1 => data7(12),
      I2 => data7(4),
      I3 => tx_xgmii_ctrl_reg2_reg(0),
      I4 => tx_xgmii_ctrl_reg2_reg(7),
      O => \tx_encoded_data[4]_i_1_n_0\
    );
\tx_encoded_data[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF08FF08FF08"
    )
        port map (
      I0 => data7(50),
      I1 => \tx_encoded_data[51]_i_2_n_0\,
      I2 => tx_xgmii_ctrl_reg2_reg(5),
      I3 => \tx_encoded_data[50]_i_2_n_0\,
      I4 => \tx_encoded_data[65]_i_2_n_0\,
      I5 => d6(0),
      O => \tx_encoded_data[50]_i_1_n_0\
    );
\tx_encoded_data[50]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => c5(5),
      I1 => tx_xgmii_ctrl_reg2_reg(6),
      I2 => tx_xgmii_ctrl_reg2_reg(5),
      I3 => tx_xgmii_ctrl_reg2_reg(7),
      I4 => \tx_encoded_data[45]_i_4_n_0\,
      O => \tx_encoded_data[50]_i_2_n_0\
    );
\tx_encoded_data[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF08FF08FF08"
    )
        port map (
      I0 => data7(51),
      I1 => \tx_encoded_data[51]_i_2_n_0\,
      I2 => tx_xgmii_ctrl_reg2_reg(5),
      I3 => \tx_encoded_data[51]_i_3_n_0\,
      I4 => \tx_encoded_data[65]_i_2_n_0\,
      I5 => d6(1),
      O => \tx_encoded_data[51]_i_1_n_0\
    );
\tx_encoded_data[51]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(0),
      I1 => tx_xgmii_ctrl_reg2_reg(7),
      I2 => tx_xgmii_ctrl_reg2_reg(2),
      I3 => tx_xgmii_ctrl_reg2_reg(1),
      I4 => tx_xgmii_ctrl_reg2_reg(3),
      I5 => tx_xgmii_ctrl_reg2_reg(4),
      O => \tx_encoded_data[51]_i_2_n_0\
    );
\tx_encoded_data[51]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => c5(6),
      I1 => tx_xgmii_ctrl_reg2_reg(6),
      I2 => tx_xgmii_ctrl_reg2_reg(5),
      I3 => tx_xgmii_ctrl_reg2_reg(7),
      I4 => \tx_encoded_data[45]_i_4_n_0\,
      O => \tx_encoded_data[51]_i_3_n_0\
    );
\tx_encoded_data[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tx_encoded_data[65]_i_2_n_0\,
      I1 => d6(2),
      I2 => \tx_encoded_data[57]_i_2_n_0\,
      I3 => data7(52),
      I4 => c6(0),
      I5 => \tx_encoded_data[58]_i_2_n_0\,
      O => \tx_encoded_data[52]_i_1_n_0\
    );
\tx_encoded_data[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFB73EA40"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(5),
      I1 => tx_xgmii_ctrl_reg2_reg(7),
      I2 => data7(53),
      I3 => c6(1),
      I4 => d6(3),
      I5 => \tx_encoded_data[63]_i_2_n_0\,
      O => \tx_encoded_data[53]_i_1_n_0\
    );
\tx_encoded_data[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFB73EA40"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(5),
      I1 => tx_xgmii_ctrl_reg2_reg(7),
      I2 => data7(54),
      I3 => c6(2),
      I4 => d6(4),
      I5 => \tx_encoded_data[63]_i_2_n_0\,
      O => \tx_encoded_data[54]_i_1_n_0\
    );
\tx_encoded_data[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFB73EA40"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(5),
      I1 => tx_xgmii_ctrl_reg2_reg(7),
      I2 => data7(55),
      I3 => c6(3),
      I4 => d6(5),
      I5 => \tx_encoded_data[63]_i_2_n_0\,
      O => \tx_encoded_data[55]_i_1_n_0\
    );
\tx_encoded_data[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFB73EA40"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(5),
      I1 => tx_xgmii_ctrl_reg2_reg(7),
      I2 => data7(56),
      I3 => c6(4),
      I4 => d6(6),
      I5 => \tx_encoded_data[63]_i_2_n_0\,
      O => \tx_encoded_data[56]_i_1_n_0\
    );
\tx_encoded_data[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tx_encoded_data[65]_i_2_n_0\,
      I1 => d6(7),
      I2 => \tx_encoded_data[57]_i_2_n_0\,
      I3 => data7(57),
      I4 => c6(5),
      I5 => \tx_encoded_data[58]_i_2_n_0\,
      O => \tx_encoded_data[57]_i_1_n_0\
    );
\tx_encoded_data[57]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tx_encoded_data[51]_i_2_n_0\,
      I1 => tx_xgmii_ctrl_reg2_reg(5),
      O => \tx_encoded_data[57]_i_2_n_0\
    );
\tx_encoded_data[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tx_encoded_data[65]_i_2_n_0\,
      I1 => d7(0),
      I2 => \tx_encoded_data[65]_i_3_n_0\,
      I3 => d6(0),
      I4 => c6(6),
      I5 => \tx_encoded_data[58]_i_2_n_0\,
      O => \tx_encoded_data[58]_i_1_n_0\
    );
\tx_encoded_data[58]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F100000000000000"
    )
        port map (
      I0 => \tx_encoded_data[1]_i_2_n_0\,
      I1 => tx_xgmii_ctrl_reg2_reg(0),
      I2 => \tx_encoded_data[45]_i_4_n_0\,
      I3 => tx_xgmii_ctrl_reg2_reg(6),
      I4 => tx_xgmii_ctrl_reg2_reg(5),
      I5 => tx_xgmii_ctrl_reg2_reg(7),
      O => \tx_encoded_data[58]_i_2_n_0\
    );
\tx_encoded_data[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tx_encoded_data[65]_i_2_n_0\,
      I1 => d7(1),
      I2 => \tx_encoded_data[65]_i_3_n_0\,
      I3 => d6(1),
      I4 => data7(59),
      I5 => \tx_encoded_data[65]_i_4_n_0\,
      O => \tx_encoded_data[59]_i_1_n_0\
    );
\tx_encoded_data[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFAFAEE"
    )
        port map (
      I0 => \tx_encoded_data[63]_i_2_n_0\,
      I1 => data7(13),
      I2 => data7(5),
      I3 => tx_xgmii_ctrl_reg2_reg(0),
      I4 => tx_xgmii_ctrl_reg2_reg(7),
      O => \tx_encoded_data[5]_i_1_n_0\
    );
\tx_encoded_data[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFB73EA40"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(6),
      I1 => tx_xgmii_ctrl_reg2_reg(7),
      I2 => d6(2),
      I3 => data7(60),
      I4 => d7(2),
      I5 => \tx_encoded_data[63]_i_2_n_0\,
      O => \tx_encoded_data[60]_i_1_n_0\
    );
\tx_encoded_data[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFB73EA40"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(6),
      I1 => tx_xgmii_ctrl_reg2_reg(7),
      I2 => d6(3),
      I3 => data7(61),
      I4 => d7(3),
      I5 => \tx_encoded_data[63]_i_2_n_0\,
      O => \tx_encoded_data[61]_i_1_n_0\
    );
\tx_encoded_data[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFB73EA40"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(6),
      I1 => tx_xgmii_ctrl_reg2_reg(7),
      I2 => d6(4),
      I3 => data7(62),
      I4 => d7(4),
      I5 => \tx_encoded_data[63]_i_2_n_0\,
      O => \tx_encoded_data[62]_i_1_n_0\
    );
\tx_encoded_data[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFB73EA40"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(6),
      I1 => tx_xgmii_ctrl_reg2_reg(7),
      I2 => d6(5),
      I3 => data7(63),
      I4 => d7(5),
      I5 => \tx_encoded_data[63]_i_2_n_0\,
      O => \tx_encoded_data[63]_i_1_n_0\
    );
\tx_encoded_data[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \tx_encoded_data[63]_i_3_n_0\,
      I1 => \tx_encoded_data[63]_i_4_n_0\,
      I2 => \tx_encoded_data[63]_i_5_n_0\,
      O => \tx_encoded_data[63]_i_2_n_0\
    );
\tx_encoded_data[63]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F000FF88F00000"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(1),
      I1 => \t_type_reg_reg_n_0_[2]\,
      I2 => tx_xgmii_ctrl_reg2_reg(7),
      I3 => tx_xgmii_ctrl_reg2_reg(5),
      I4 => tx_xgmii_ctrl_reg2_reg(0),
      I5 => tx_xgmii_ctrl_reg2_reg(4),
      O => \tx_encoded_data[63]_i_3_n_0\
    );
\tx_encoded_data[63]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AAFFAAFFFFFF00"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(0),
      I1 => tx_xgmii_ctrl_reg2_reg(5),
      I2 => \t_type_reg_reg_n_0_[1]\,
      I3 => tx_xgmii_ctrl_reg2_reg(1),
      I4 => tx_xgmii_ctrl_reg2_reg(2),
      I5 => tx_xgmii_ctrl_reg2_reg(3),
      O => \tx_encoded_data[63]_i_4_n_0\
    );
\tx_encoded_data[63]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FFF0CAE3FBF0CAE"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(3),
      I1 => tx_xgmii_ctrl_reg2_reg(6),
      I2 => tx_xgmii_ctrl_reg2_reg(7),
      I3 => tx_xgmii_ctrl_reg2_reg(4),
      I4 => tx_xgmii_ctrl_reg2_reg(5),
      I5 => tx_xgmii_ctrl_reg2_reg(0),
      O => \tx_encoded_data[63]_i_5_n_0\
    );
\tx_encoded_data[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tx_encoded_data[65]_i_2_n_0\,
      I1 => d7(6),
      I2 => \tx_encoded_data[65]_i_3_n_0\,
      I3 => d6(6),
      I4 => data7(64),
      I5 => \tx_encoded_data[65]_i_4_n_0\,
      O => \tx_encoded_data[64]_i_1_n_0\
    );
\tx_encoded_data[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tx_encoded_data[65]_i_2_n_0\,
      I1 => d7(7),
      I2 => \tx_encoded_data[65]_i_3_n_0\,
      I3 => d6(7),
      I4 => data7(65),
      I5 => \tx_encoded_data[65]_i_4_n_0\,
      O => \tx_encoded_data[65]_i_1_n_0\
    );
\tx_encoded_data[65]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000081010001"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(1),
      I1 => tx_xgmii_ctrl_reg2_reg(2),
      I2 => tx_xgmii_ctrl_reg2_reg(3),
      I3 => tx_xgmii_ctrl_reg2_reg(4),
      I4 => tx_xgmii_ctrl_reg2_reg(0),
      I5 => \tx_encoded_data[65]_i_5_n_0\,
      O => \tx_encoded_data[65]_i_2_n_0\
    );
\tx_encoded_data[65]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \tx_encoded_data[51]_i_2_n_0\,
      I1 => tx_xgmii_ctrl_reg2_reg(6),
      I2 => tx_xgmii_ctrl_reg2_reg(5),
      O => \tx_encoded_data[65]_i_3_n_0\
    );
\tx_encoded_data[65]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008000"
    )
        port map (
      I0 => \tx_encoded_data[45]_i_4_n_0\,
      I1 => tx_xgmii_ctrl_reg2_reg(5),
      I2 => tx_xgmii_ctrl_reg2_reg(7),
      I3 => tx_xgmii_ctrl_reg2_reg(6),
      I4 => \tx_encoded_data[51]_i_2_n_0\,
      O => \tx_encoded_data[65]_i_4_n_0\
    );
\tx_encoded_data[65]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(6),
      I1 => tx_xgmii_ctrl_reg2_reg(5),
      I2 => tx_xgmii_ctrl_reg2_reg(7),
      O => \tx_encoded_data[65]_i_5_n_0\
    );
\tx_encoded_data[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFAFAEE"
    )
        port map (
      I0 => \tx_encoded_data[63]_i_2_n_0\,
      I1 => data7(14),
      I2 => data7(6),
      I3 => tx_xgmii_ctrl_reg2_reg(0),
      I4 => tx_xgmii_ctrl_reg2_reg(7),
      O => \tx_encoded_data[6]_i_1_n_0\
    );
\tx_encoded_data[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => data7(7),
      I1 => \tx_encoded_data[9]_i_2_n_0\,
      I2 => \tx_encoded_data[0]_i_1_n_0\,
      I3 => data7(15),
      O => \tx_encoded_data[7]_i_1_n_0\
    );
\tx_encoded_data[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => data7(8),
      I1 => \tx_encoded_data[9]_i_2_n_0\,
      I2 => \tx_encoded_data[0]_i_1_n_0\,
      I3 => data7(16),
      O => \tx_encoded_data[8]_i_1_n_0\
    );
\tx_encoded_data[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => data7(9),
      I1 => \tx_encoded_data[9]_i_2_n_0\,
      I2 => \tx_encoded_data[0]_i_1_n_0\,
      I3 => data7(17),
      O => \tx_encoded_data[9]_i_1_n_0\
    );
\tx_encoded_data[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAFFAE"
    )
        port map (
      I0 => \tx_encoded_data[9]_i_3_n_0\,
      I1 => tx_xgmii_ctrl_reg2_reg(0),
      I2 => \tx_encoded_data[1]_i_2_n_0\,
      I3 => \tx_encoded_data[9]_i_4_n_0\,
      I4 => \tx_encoded_data[65]_i_5_n_0\,
      I5 => \tx_encoded_data[38]_i_4_n_0\,
      O => \tx_encoded_data[9]_i_2_n_0\
    );
\tx_encoded_data[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(7),
      I1 => tx_xgmii_ctrl_reg2_reg(5),
      I2 => tx_xgmii_ctrl_reg2_reg(6),
      I3 => \tx_encoded_data[45]_i_4_n_0\,
      O => \tx_encoded_data[9]_i_3_n_0\
    );
\tx_encoded_data[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2_reg(4),
      I1 => tx_xgmii_ctrl_reg2_reg(0),
      I2 => tx_xgmii_ctrl_reg2_reg(1),
      I3 => tx_xgmii_ctrl_reg2_reg(2),
      I4 => tx_xgmii_ctrl_reg2_reg(3),
      O => \tx_encoded_data[9]_i_4_n_0\
    );
\tx_encoded_data_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[0]_i_1_n_0\,
      Q => tx_66_enc(0),
      S => \out\
    );
\tx_encoded_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[10]_i_1_n_0\,
      Q => tx_66_enc(10),
      R => \out\
    );
\tx_encoded_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[11]_i_1_n_0\,
      Q => tx_66_enc(11),
      R => \out\
    );
\tx_encoded_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[12]_i_1_n_0\,
      Q => tx_66_enc(12),
      R => \out\
    );
\tx_encoded_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[13]_i_1_n_0\,
      Q => tx_66_enc(13),
      R => \out\
    );
\tx_encoded_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[14]_i_1_n_0\,
      Q => tx_66_enc(14),
      R => \out\
    );
\tx_encoded_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[15]_i_1_n_0\,
      Q => tx_66_enc(15),
      R => \out\
    );
\tx_encoded_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[16]_i_1_n_0\,
      Q => tx_66_enc(16),
      R => \out\
    );
\tx_encoded_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[17]_i_1_n_0\,
      Q => tx_66_enc(17),
      R => \out\
    );
\tx_encoded_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[18]_i_1_n_0\,
      Q => tx_66_enc(18),
      R => \out\
    );
\tx_encoded_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[19]_i_1_n_0\,
      Q => tx_66_enc(19),
      R => \out\
    );
\tx_encoded_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[1]_i_1_n_0\,
      Q => tx_66_enc(1),
      R => \out\
    );
\tx_encoded_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[20]_i_1_n_0\,
      Q => tx_66_enc(20),
      R => \out\
    );
\tx_encoded_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[21]_i_1_n_0\,
      Q => tx_66_enc(21),
      R => \out\
    );
\tx_encoded_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[22]_i_1_n_0\,
      Q => tx_66_enc(22),
      R => \out\
    );
\tx_encoded_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[23]_i_1_n_0\,
      Q => tx_66_enc(23),
      R => \out\
    );
\tx_encoded_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[24]_i_1_n_0\,
      Q => tx_66_enc(24),
      R => \out\
    );
\tx_encoded_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[25]_i_1_n_0\,
      Q => tx_66_enc(25),
      R => \out\
    );
\tx_encoded_data_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[26]_i_1_n_0\,
      Q => tx_66_enc(26),
      S => \out\
    );
\tx_encoded_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[27]_i_1_n_0\,
      Q => tx_66_enc(27),
      R => \out\
    );
\tx_encoded_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[28]_i_1_n_0\,
      Q => tx_66_enc(28),
      R => \out\
    );
\tx_encoded_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[29]_i_1_n_0\,
      Q => tx_66_enc(29),
      R => \out\
    );
\tx_encoded_data_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[2]_i_1_n_0\,
      Q => tx_66_enc(2),
      S => \out\
    );
\tx_encoded_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[30]_i_1_n_0\,
      Q => tx_66_enc(30),
      R => \out\
    );
\tx_encoded_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[31]_i_1_n_0\,
      Q => tx_66_enc(31),
      R => \out\
    );
\tx_encoded_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[32]_i_1_n_0\,
      Q => tx_66_enc(32),
      R => \out\
    );
\tx_encoded_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[33]_i_1_n_0\,
      Q => tx_66_enc(33),
      R => \out\
    );
\tx_encoded_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[34]_i_1_n_0\,
      Q => tx_66_enc(34),
      R => \out\
    );
\tx_encoded_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[35]_i_1_n_0\,
      Q => tx_66_enc(35),
      R => \out\
    );
\tx_encoded_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[36]_i_1_n_0\,
      Q => tx_66_enc(36),
      R => \out\
    );
\tx_encoded_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[37]_i_1_n_0\,
      Q => tx_66_enc(37),
      R => \out\
    );
\tx_encoded_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[38]_i_1_n_0\,
      Q => tx_66_enc(38),
      R => \out\
    );
\tx_encoded_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[39]_i_1_n_0\,
      Q => tx_66_enc(39),
      R => \out\
    );
\tx_encoded_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[3]_i_1_n_0\,
      Q => tx_66_enc(3),
      R => \out\
    );
\tx_encoded_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[40]_i_1_n_0\,
      Q => tx_66_enc(40),
      R => \out\
    );
\tx_encoded_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[41]_i_1_n_0\,
      Q => tx_66_enc(41),
      R => \out\
    );
\tx_encoded_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[42]_i_1_n_0\,
      Q => tx_66_enc(42),
      R => \out\
    );
\tx_encoded_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[43]_i_1_n_0\,
      Q => tx_66_enc(43),
      R => \out\
    );
\tx_encoded_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[44]_i_1_n_0\,
      Q => tx_66_enc(44),
      R => \out\
    );
\tx_encoded_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[45]_i_1_n_0\,
      Q => tx_66_enc(45),
      R => \out\
    );
\tx_encoded_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[46]_i_1_n_0\,
      Q => tx_66_enc(46),
      R => \out\
    );
\tx_encoded_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[47]_i_1_n_0\,
      Q => tx_66_enc(47),
      R => \out\
    );
\tx_encoded_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[48]_i_1_n_0\,
      Q => tx_66_enc(48),
      R => \out\
    );
\tx_encoded_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[49]_i_1_n_0\,
      Q => tx_66_enc(49),
      R => \out\
    );
\tx_encoded_data_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[4]_i_1_n_0\,
      Q => tx_66_enc(4),
      S => \out\
    );
\tx_encoded_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[50]_i_1_n_0\,
      Q => tx_66_enc(50),
      R => \out\
    );
\tx_encoded_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[51]_i_1_n_0\,
      Q => tx_66_enc(51),
      R => \out\
    );
\tx_encoded_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[52]_i_1_n_0\,
      Q => tx_66_enc(52),
      R => \out\
    );
\tx_encoded_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[53]_i_1_n_0\,
      Q => tx_66_enc(53),
      R => \out\
    );
\tx_encoded_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[54]_i_1_n_0\,
      Q => tx_66_enc(54),
      R => \out\
    );
\tx_encoded_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[55]_i_1_n_0\,
      Q => tx_66_enc(55),
      R => \out\
    );
\tx_encoded_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[56]_i_1_n_0\,
      Q => tx_66_enc(56),
      R => \out\
    );
\tx_encoded_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[57]_i_1_n_0\,
      Q => tx_66_enc(57),
      R => \out\
    );
\tx_encoded_data_reg[58]\: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[58]_i_1_n_0\,
      Q => tx_66_enc(58),
      S => \out\
    );
\tx_encoded_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[59]_i_1_n_0\,
      Q => tx_66_enc(59),
      R => \out\
    );
\tx_encoded_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[5]_i_1_n_0\,
      Q => tx_66_enc(5),
      R => \out\
    );
\tx_encoded_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[60]_i_1_n_0\,
      Q => tx_66_enc(60),
      R => \out\
    );
\tx_encoded_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[61]_i_1_n_0\,
      Q => tx_66_enc(61),
      R => \out\
    );
\tx_encoded_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[62]_i_1_n_0\,
      Q => tx_66_enc(62),
      R => \out\
    );
\tx_encoded_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[63]_i_1_n_0\,
      Q => tx_66_enc(63),
      R => \out\
    );
\tx_encoded_data_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[64]_i_1_n_0\,
      Q => tx_66_enc(64),
      R => \out\
    );
\tx_encoded_data_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[65]_i_1_n_0\,
      Q => tx_66_enc(65),
      R => \out\
    );
\tx_encoded_data_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[6]_i_1_n_0\,
      Q => tx_66_enc(6),
      S => \out\
    );
\tx_encoded_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[7]_i_1_n_0\,
      Q => tx_66_enc(7),
      R => \out\
    );
\tx_encoded_data_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[8]_i_1_n_0\,
      Q => tx_66_enc(8),
      S => \out\
    );
\tx_encoded_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_encoded_data[9]_i_1_n_0\,
      Q => tx_66_enc(9),
      R => \out\
    );
\tx_xgmii_ctrl_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_ctrl_reg2_reg[7]_0\(0),
      Q => tx_xgmii_ctrl_reg1(0),
      R => '0'
    );
\tx_xgmii_ctrl_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_ctrl_reg2_reg[7]_0\(1),
      Q => tx_xgmii_ctrl_reg1(1),
      R => '0'
    );
\tx_xgmii_ctrl_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_ctrl_reg2_reg[7]_0\(2),
      Q => tx_xgmii_ctrl_reg1(2),
      R => '0'
    );
\tx_xgmii_ctrl_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_ctrl_reg2_reg[7]_0\(3),
      Q => tx_xgmii_ctrl_reg1(3),
      R => '0'
    );
\tx_xgmii_ctrl_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_ctrl_reg2_reg[7]_0\(4),
      Q => tx_xgmii_ctrl_reg1(4),
      R => '0'
    );
\tx_xgmii_ctrl_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_ctrl_reg2_reg[7]_0\(5),
      Q => tx_xgmii_ctrl_reg1(5),
      R => '0'
    );
\tx_xgmii_ctrl_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_ctrl_reg2_reg[7]_0\(6),
      Q => tx_xgmii_ctrl_reg1(6),
      R => '0'
    );
\tx_xgmii_ctrl_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_ctrl_reg2_reg[7]_0\(7),
      Q => tx_xgmii_ctrl_reg1(7),
      R => '0'
    );
\tx_xgmii_ctrl_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_ctrl_reg2_reg[7]_0\(0),
      Q => tx_xgmii_ctrl_reg2(0),
      R => '0'
    );
\tx_xgmii_ctrl_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_ctrl_reg2_reg[7]_0\(1),
      Q => tx_xgmii_ctrl_reg2(1),
      R => '0'
    );
\tx_xgmii_ctrl_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_ctrl_reg2_reg[7]_0\(2),
      Q => tx_xgmii_ctrl_reg2(2),
      R => '0'
    );
\tx_xgmii_ctrl_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_ctrl_reg2_reg[7]_0\(3),
      Q => tx_xgmii_ctrl_reg2(3),
      R => '0'
    );
\tx_xgmii_ctrl_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_ctrl_reg2_reg[7]_0\(4),
      Q => tx_xgmii_ctrl_reg2(4),
      R => '0'
    );
\tx_xgmii_ctrl_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_ctrl_reg2_reg[7]_0\(5),
      Q => tx_xgmii_ctrl_reg2(5),
      R => '0'
    );
\tx_xgmii_ctrl_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_ctrl_reg2_reg[7]_0\(6),
      Q => tx_xgmii_ctrl_reg2(6),
      R => '0'
    );
\tx_xgmii_ctrl_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_ctrl_reg2_reg[7]_0\(7),
      Q => tx_xgmii_ctrl_reg2(7),
      R => '0'
    );
\tx_xgmii_ctrl_reg2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_xgmii_ctrl_reg2(0),
      Q => tx_xgmii_ctrl_reg2_reg(0),
      R => '0'
    );
\tx_xgmii_ctrl_reg2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_xgmii_ctrl_reg2(1),
      Q => tx_xgmii_ctrl_reg2_reg(1),
      R => '0'
    );
\tx_xgmii_ctrl_reg2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_xgmii_ctrl_reg2(2),
      Q => tx_xgmii_ctrl_reg2_reg(2),
      R => '0'
    );
\tx_xgmii_ctrl_reg2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_xgmii_ctrl_reg2(3),
      Q => tx_xgmii_ctrl_reg2_reg(3),
      R => '0'
    );
\tx_xgmii_ctrl_reg2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_xgmii_ctrl_reg2(4),
      Q => tx_xgmii_ctrl_reg2_reg(4),
      R => '0'
    );
\tx_xgmii_ctrl_reg2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_xgmii_ctrl_reg2(5),
      Q => tx_xgmii_ctrl_reg2_reg(5),
      R => '0'
    );
\tx_xgmii_ctrl_reg2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_xgmii_ctrl_reg2(6),
      Q => tx_xgmii_ctrl_reg2_reg(6),
      R => '0'
    );
\tx_xgmii_ctrl_reg2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_xgmii_ctrl_reg2(7),
      Q => tx_xgmii_ctrl_reg2_reg(7),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(0),
      Q => tx_xgmii_data_reg2(0),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(10),
      Q => tx_xgmii_data_reg2(10),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(11),
      Q => tx_xgmii_data_reg2(11),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(12),
      Q => tx_xgmii_data_reg2(12),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(13),
      Q => tx_xgmii_data_reg2(13),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(14),
      Q => tx_xgmii_data_reg2(14),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(15),
      Q => tx_xgmii_data_reg2(15),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(16),
      Q => tx_xgmii_data_reg2(16),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(17),
      Q => tx_xgmii_data_reg2(17),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(18),
      Q => tx_xgmii_data_reg2(18),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(19),
      Q => tx_xgmii_data_reg2(19),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(1),
      Q => tx_xgmii_data_reg2(1),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(20),
      Q => tx_xgmii_data_reg2(20),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(21),
      Q => tx_xgmii_data_reg2(21),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(22),
      Q => tx_xgmii_data_reg2(22),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(23),
      Q => tx_xgmii_data_reg2(23),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(24),
      Q => tx_xgmii_data_reg2(24),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(25),
      Q => tx_xgmii_data_reg2(25),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(26),
      Q => tx_xgmii_data_reg2(26),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(27),
      Q => tx_xgmii_data_reg2(27),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(28),
      Q => tx_xgmii_data_reg2(28),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(29),
      Q => tx_xgmii_data_reg2(29),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(2),
      Q => tx_xgmii_data_reg2(2),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(30),
      Q => tx_xgmii_data_reg2(30),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(31),
      Q => tx_xgmii_data_reg2(31),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(32),
      Q => tx_xgmii_data_reg2(32),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(33),
      Q => tx_xgmii_data_reg2(33),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(34),
      Q => tx_xgmii_data_reg2(34),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(35),
      Q => tx_xgmii_data_reg2(35),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(36),
      Q => tx_xgmii_data_reg2(36),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(37),
      Q => tx_xgmii_data_reg2(37),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(38),
      Q => tx_xgmii_data_reg2(38),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(39),
      Q => tx_xgmii_data_reg2(39),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(3),
      Q => tx_xgmii_data_reg2(3),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(40),
      Q => tx_xgmii_data_reg2(40),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(41),
      Q => tx_xgmii_data_reg2(41),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(42),
      Q => tx_xgmii_data_reg2(42),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(43),
      Q => tx_xgmii_data_reg2(43),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(44),
      Q => tx_xgmii_data_reg2(44),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(45),
      Q => tx_xgmii_data_reg2(45),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(46),
      Q => tx_xgmii_data_reg2(46),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(47),
      Q => tx_xgmii_data_reg2(47),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(48),
      Q => tx_xgmii_data_reg2(48),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(49),
      Q => tx_xgmii_data_reg2(49),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(4),
      Q => tx_xgmii_data_reg2(4),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(50),
      Q => tx_xgmii_data_reg2(50),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(51),
      Q => tx_xgmii_data_reg2(51),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(52),
      Q => tx_xgmii_data_reg2(52),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(53),
      Q => tx_xgmii_data_reg2(53),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(54),
      Q => tx_xgmii_data_reg2(54),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(55),
      Q => tx_xgmii_data_reg2(55),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(56),
      Q => tx_xgmii_data_reg2(56),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(57),
      Q => tx_xgmii_data_reg2(57),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(58),
      Q => tx_xgmii_data_reg2(58),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(59),
      Q => tx_xgmii_data_reg2(59),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(5),
      Q => tx_xgmii_data_reg2(5),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(60),
      Q => tx_xgmii_data_reg2(60),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(61),
      Q => tx_xgmii_data_reg2(61),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(62),
      Q => tx_xgmii_data_reg2(62),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(63),
      Q => tx_xgmii_data_reg2(63),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(6),
      Q => tx_xgmii_data_reg2(6),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(7),
      Q => tx_xgmii_data_reg2(7),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(8),
      Q => tx_xgmii_data_reg2(8),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_data_reg2_reg[63]_0\(9),
      Q => tx_xgmii_data_reg2(9),
      R => '0'
    );
\tx_xgmii_valid_code[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF488C00000000"
    )
        port map (
      I0 => \tx_xgmii_data_reg2_reg[63]_0\(5),
      I1 => o_code_c0_i_2_n_0,
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(6),
      I3 => \tx_xgmii_data_reg2_reg[63]_0\(7),
      I4 => \tx_xgmii_valid_code[0]_i_2_n_0\,
      I5 => \tx_xgmii_ctrl_reg2_reg[7]_0\(0),
      O => \tx_xgmii_valid_code[0]_i_1_n_0\
    );
\tx_xgmii_valid_code[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00800000"
    )
        port map (
      I0 => \tx_xgmii_valid_code[0]_i_3_n_0\,
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(1),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(0),
      I3 => \tx_xgmii_data_reg2_reg[63]_0\(3),
      I4 => \tx_xgmii_data_reg2_reg[63]_0\(2),
      I5 => tx_xgmii_valid_code76_in,
      O => \tx_xgmii_valid_code[0]_i_2_n_0\
    );
\tx_xgmii_valid_code[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \tx_xgmii_data_reg2_reg[63]_0\(6),
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(7),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(4),
      I3 => \tx_xgmii_data_reg2_reg[63]_0\(5),
      O => \tx_xgmii_valid_code[0]_i_3_n_0\
    );
\tx_xgmii_valid_code[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2A8200000000"
    )
        port map (
      I0 => \tx_xgmii_valid_code[1]_i_2_n_0\,
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(14),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(15),
      I3 => \tx_xgmii_data_reg2_reg[63]_0\(13),
      I4 => \tx_xgmii_valid_code[1]_i_3_n_0\,
      I5 => \tx_xgmii_ctrl_reg2_reg[7]_0\(1),
      O => \tx_xgmii_valid_code[1]_i_1_n_0\
    );
\tx_xgmii_valid_code[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \tx_xgmii_data_reg2_reg[63]_0\(9),
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(8),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(10),
      I3 => \tx_xgmii_data_reg2_reg[63]_0\(11),
      I4 => \tx_xgmii_data_reg2_reg[63]_0\(12),
      O => \tx_xgmii_valid_code[1]_i_2_n_0\
    );
\tx_xgmii_valid_code[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00800000"
    )
        port map (
      I0 => \tx_xgmii_valid_code[1]_i_4_n_0\,
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(9),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(8),
      I3 => \tx_xgmii_data_reg2_reg[63]_0\(11),
      I4 => \tx_xgmii_data_reg2_reg[63]_0\(10),
      I5 => \tx_xgmii_valid_code7__5\,
      O => \tx_xgmii_valid_code[1]_i_3_n_0\
    );
\tx_xgmii_valid_code[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \tx_xgmii_data_reg2_reg[63]_0\(15),
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(14),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(12),
      I3 => \tx_xgmii_data_reg2_reg[63]_0\(13),
      O => \tx_xgmii_valid_code[1]_i_4_n_0\
    );
\tx_xgmii_valid_code[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2A8200000000"
    )
        port map (
      I0 => \tx_xgmii_valid_code[2]_i_2_n_0\,
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(22),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(23),
      I3 => \tx_xgmii_data_reg2_reg[63]_0\(21),
      I4 => \tx_xgmii_valid_code[2]_i_3_n_0\,
      I5 => \tx_xgmii_ctrl_reg2_reg[7]_0\(2),
      O => \tx_xgmii_valid_code[2]_i_1_n_0\
    );
\tx_xgmii_valid_code[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \tx_xgmii_data_reg2_reg[63]_0\(17),
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(16),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(18),
      I3 => \tx_xgmii_data_reg2_reg[63]_0\(19),
      I4 => \tx_xgmii_data_reg2_reg[63]_0\(20),
      O => \tx_xgmii_valid_code[2]_i_2_n_0\
    );
\tx_xgmii_valid_code[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00800000"
    )
        port map (
      I0 => \tx_xgmii_valid_code[2]_i_4_n_0\,
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(17),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(16),
      I3 => \tx_xgmii_data_reg2_reg[63]_0\(19),
      I4 => \tx_xgmii_data_reg2_reg[63]_0\(18),
      I5 => tx_xgmii_valid_code70_in,
      O => \tx_xgmii_valid_code[2]_i_3_n_0\
    );
\tx_xgmii_valid_code[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \tx_xgmii_data_reg2_reg[63]_0\(23),
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(22),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(20),
      I3 => \tx_xgmii_data_reg2_reg[63]_0\(21),
      O => \tx_xgmii_valid_code[2]_i_4_n_0\
    );
\tx_xgmii_valid_code[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2A8200000000"
    )
        port map (
      I0 => \tx_xgmii_valid_code[3]_i_2_n_0\,
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(30),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(31),
      I3 => \tx_xgmii_data_reg2_reg[63]_0\(29),
      I4 => \tx_xgmii_valid_code[3]_i_3_n_0\,
      I5 => \tx_xgmii_ctrl_reg2_reg[7]_0\(3),
      O => \tx_xgmii_valid_code[3]_i_1_n_0\
    );
\tx_xgmii_valid_code[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \tx_xgmii_data_reg2_reg[63]_0\(25),
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(24),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(26),
      I3 => \tx_xgmii_data_reg2_reg[63]_0\(27),
      I4 => \tx_xgmii_data_reg2_reg[63]_0\(28),
      O => \tx_xgmii_valid_code[3]_i_2_n_0\
    );
\tx_xgmii_valid_code[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00800000"
    )
        port map (
      I0 => \tx_xgmii_valid_code[3]_i_4_n_0\,
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(25),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(24),
      I3 => \tx_xgmii_data_reg2_reg[63]_0\(27),
      I4 => \tx_xgmii_data_reg2_reg[63]_0\(26),
      I5 => tx_xgmii_valid_code71_in,
      O => \tx_xgmii_valid_code[3]_i_3_n_0\
    );
\tx_xgmii_valid_code[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \tx_xgmii_data_reg2_reg[63]_0\(31),
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(30),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(28),
      I3 => \tx_xgmii_data_reg2_reg[63]_0\(29),
      O => \tx_xgmii_valid_code[3]_i_4_n_0\
    );
\tx_xgmii_valid_code[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF488C00000000"
    )
        port map (
      I0 => \tx_xgmii_data_reg2_reg[63]_0\(37),
      I1 => o_code_c4_i_2_n_0,
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(38),
      I3 => \tx_xgmii_data_reg2_reg[63]_0\(39),
      I4 => \tx_xgmii_valid_code[4]_i_2_n_0\,
      I5 => \tx_xgmii_ctrl_reg2_reg[7]_0\(4),
      O => \tx_xgmii_valid_code[4]_i_1_n_0\
    );
\tx_xgmii_valid_code[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00800000"
    )
        port map (
      I0 => \tx_xgmii_valid_code[4]_i_3_n_0\,
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(33),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(32),
      I3 => \tx_xgmii_data_reg2_reg[63]_0\(35),
      I4 => \tx_xgmii_data_reg2_reg[63]_0\(34),
      I5 => tx_xgmii_valid_code72_in,
      O => \tx_xgmii_valid_code[4]_i_2_n_0\
    );
\tx_xgmii_valid_code[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \tx_xgmii_data_reg2_reg[63]_0\(39),
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(38),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(36),
      I3 => \tx_xgmii_data_reg2_reg[63]_0\(37),
      O => \tx_xgmii_valid_code[4]_i_3_n_0\
    );
\tx_xgmii_valid_code[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2A8200000000"
    )
        port map (
      I0 => \tx_xgmii_valid_code[5]_i_2_n_0\,
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(46),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(47),
      I3 => \tx_xgmii_data_reg2_reg[63]_0\(45),
      I4 => \tx_xgmii_valid_code[5]_i_3_n_0\,
      I5 => \tx_xgmii_ctrl_reg2_reg[7]_0\(5),
      O => \tx_xgmii_valid_code[5]_i_1_n_0\
    );
\tx_xgmii_valid_code[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \tx_xgmii_data_reg2_reg[63]_0\(41),
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(40),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(42),
      I3 => \tx_xgmii_data_reg2_reg[63]_0\(43),
      I4 => \tx_xgmii_data_reg2_reg[63]_0\(44),
      O => \tx_xgmii_valid_code[5]_i_2_n_0\
    );
\tx_xgmii_valid_code[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00800000"
    )
        port map (
      I0 => \tx_xgmii_valid_code[5]_i_4_n_0\,
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(41),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(40),
      I3 => \tx_xgmii_data_reg2_reg[63]_0\(43),
      I4 => \tx_xgmii_data_reg2_reg[63]_0\(42),
      I5 => tx_xgmii_valid_code73_in,
      O => \tx_xgmii_valid_code[5]_i_3_n_0\
    );
\tx_xgmii_valid_code[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \tx_xgmii_data_reg2_reg[63]_0\(47),
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(46),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(44),
      I3 => \tx_xgmii_data_reg2_reg[63]_0\(45),
      O => \tx_xgmii_valid_code[5]_i_4_n_0\
    );
\tx_xgmii_valid_code[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2A8200000000"
    )
        port map (
      I0 => \tx_xgmii_valid_code[6]_i_2_n_0\,
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(54),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(55),
      I3 => \tx_xgmii_data_reg2_reg[63]_0\(53),
      I4 => \tx_xgmii_valid_code[6]_i_3_n_0\,
      I5 => \tx_xgmii_ctrl_reg2_reg[7]_0\(6),
      O => \tx_xgmii_valid_code[6]_i_1_n_0\
    );
\tx_xgmii_valid_code[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \tx_xgmii_data_reg2_reg[63]_0\(49),
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(48),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(50),
      I3 => \tx_xgmii_data_reg2_reg[63]_0\(51),
      I4 => \tx_xgmii_data_reg2_reg[63]_0\(52),
      O => \tx_xgmii_valid_code[6]_i_2_n_0\
    );
\tx_xgmii_valid_code[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00800000"
    )
        port map (
      I0 => \tx_xgmii_valid_code[6]_i_4_n_0\,
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(49),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(48),
      I3 => \tx_xgmii_data_reg2_reg[63]_0\(51),
      I4 => \tx_xgmii_data_reg2_reg[63]_0\(50),
      I5 => tx_xgmii_valid_code74_in,
      O => \tx_xgmii_valid_code[6]_i_3_n_0\
    );
\tx_xgmii_valid_code[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \tx_xgmii_data_reg2_reg[63]_0\(55),
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(54),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(52),
      I3 => \tx_xgmii_data_reg2_reg[63]_0\(53),
      O => \tx_xgmii_valid_code[6]_i_4_n_0\
    );
\tx_xgmii_valid_code[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \tx_xgmii_valid_code[7]_i_3_n_0\,
      I1 => \tx_xgmii_valid_code[7]_i_4_n_0\,
      I2 => \tx_xgmii_valid_code[7]_i_5_n_0\,
      I3 => tx_xgmii_valid_code72_in,
      I4 => \tx_xgmii_valid_code7__5\,
      O => \tx_xgmii_valid_code1__11\
    );
\tx_xgmii_valid_code[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \tx_xgmii_ctrl_reg2_reg[7]_0\(1),
      I1 => \tx_xgmii_ctrl_reg2_reg[7]_0\(0),
      I2 => \tx_xgmii_ctrl_reg2_reg[7]_0\(3),
      I3 => \tx_xgmii_ctrl_reg2_reg[7]_0\(2),
      O => \tx_xgmii_valid_code[7]_i_10_n_0\
    );
\tx_xgmii_valid_code[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \tx_xgmii_data_reg2_reg[63]_0\(55),
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(54),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(53),
      I3 => \tx_xgmii_data_reg2_reg[63]_0\(49),
      I4 => \tx_xgmii_data_reg2_reg[63]_0\(48),
      I5 => \t_code[6]_i_2_n_0\,
      O => tx_xgmii_valid_code74_in
    );
\tx_xgmii_valid_code[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \tx_xgmii_data_reg2_reg[63]_0\(31),
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(30),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(29),
      I3 => \tx_xgmii_data_reg2_reg[63]_0\(25),
      I4 => \tx_xgmii_data_reg2_reg[63]_0\(24),
      I5 => \t_code[3]_i_2_n_0\,
      O => tx_xgmii_valid_code71_in
    );
\tx_xgmii_valid_code[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \tx_xgmii_data_reg2_reg[63]_0\(3),
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(4),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(2),
      I3 => \tx_xgmii_data_reg2_reg[63]_0\(1),
      I4 => \tx_xgmii_data_reg2_reg[63]_0\(0),
      I5 => \t_code[0]_i_2_n_0\,
      O => tx_xgmii_valid_code76_in
    );
\tx_xgmii_valid_code[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \tx_xgmii_data_reg2_reg[63]_0\(47),
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(46),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(45),
      I3 => \tx_xgmii_data_reg2_reg[63]_0\(41),
      I4 => \tx_xgmii_data_reg2_reg[63]_0\(40),
      I5 => \t_code[5]_i_2_n_0\,
      O => tx_xgmii_valid_code73_in
    );
\tx_xgmii_valid_code[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \tx_xgmii_data_reg2_reg[63]_0\(59),
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(60),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(58),
      I3 => \tx_xgmii_data_reg2_reg[63]_0\(56),
      O => \tx_xgmii_valid_code[7]_i_15_n_0\
    );
\tx_xgmii_valid_code[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \tx_xgmii_data_reg2_reg[63]_0\(23),
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(22),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(21),
      I3 => \tx_xgmii_data_reg2_reg[63]_0\(17),
      I4 => \tx_xgmii_data_reg2_reg[63]_0\(16),
      I5 => \t_code[2]_i_2_n_0\,
      O => tx_xgmii_valid_code70_in
    );
\tx_xgmii_valid_code[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \tx_xgmii_data_reg2_reg[63]_0\(36),
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(35),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(34),
      O => \tx_xgmii_valid_code[7]_i_17_n_0\
    );
\tx_xgmii_valid_code[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF080000000000"
    )
        port map (
      I0 => \tx_xgmii_data_reg2_reg[63]_0\(57),
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(56),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(59),
      I3 => \tx_xgmii_valid_code[7]_i_8_n_0\,
      I4 => \tx_xgmii_valid_code[7]_i_9_n_0\,
      I5 => \tx_xgmii_ctrl_reg2_reg[7]_0\(7),
      O => \tx_xgmii_valid_code[7]_i_2_n_0\
    );
\tx_xgmii_valid_code[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \tx_xgmii_valid_code[7]_i_10_n_0\,
      I1 => \tx_xgmii_ctrl_reg2_reg[7]_0\(7),
      I2 => \tx_xgmii_ctrl_reg2_reg[7]_0\(6),
      I3 => \tx_xgmii_ctrl_reg2_reg[7]_0\(5),
      I4 => \tx_xgmii_ctrl_reg2_reg[7]_0\(4),
      I5 => \t_code[0]_i_1_n_0\,
      O => \tx_xgmii_valid_code[7]_i_3_n_0\
    );
\tx_xgmii_valid_code[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tx_xgmii_valid_code74_in,
      I1 => tx_xgmii_valid_code71_in,
      I2 => tx_xgmii_valid_code76_in,
      I3 => tx_xgmii_valid_code73_in,
      O => \tx_xgmii_valid_code[7]_i_4_n_0\
    );
\tx_xgmii_valid_code[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \tx_xgmii_valid_code[7]_i_15_n_0\,
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(61),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(57),
      I3 => \tx_xgmii_data_reg2_reg[63]_0\(62),
      I4 => \tx_xgmii_data_reg2_reg[63]_0\(63),
      I5 => tx_xgmii_valid_code70_in,
      O => \tx_xgmii_valid_code[7]_i_5_n_0\
    );
\tx_xgmii_valid_code[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \tx_xgmii_data_reg2_reg[63]_0\(39),
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(38),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(37),
      I3 => \tx_xgmii_data_reg2_reg[63]_0\(33),
      I4 => \tx_xgmii_data_reg2_reg[63]_0\(32),
      I5 => \tx_xgmii_valid_code[7]_i_17_n_0\,
      O => tx_xgmii_valid_code72_in
    );
\tx_xgmii_valid_code[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \tx_xgmii_data_reg2_reg[63]_0\(15),
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(14),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(13),
      I3 => \tx_xgmii_data_reg2_reg[63]_0\(9),
      I4 => \tx_xgmii_data_reg2_reg[63]_0\(8),
      I5 => \t_code[1]_i_2_n_0\,
      O => \tx_xgmii_valid_code7__5\
    );
\tx_xgmii_valid_code[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000004"
    )
        port map (
      I0 => \tx_xgmii_data_reg2_reg[63]_0\(60),
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(58),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(61),
      I3 => \tx_xgmii_data_reg2_reg[63]_0\(62),
      I4 => \tx_xgmii_data_reg2_reg[63]_0\(63),
      O => \tx_xgmii_valid_code[7]_i_8_n_0\
    );
\tx_xgmii_valid_code[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80002A82"
    )
        port map (
      I0 => \tx_xgmii_valid_code[7]_i_15_n_0\,
      I1 => \tx_xgmii_data_reg2_reg[63]_0\(63),
      I2 => \tx_xgmii_data_reg2_reg[63]_0\(62),
      I3 => \tx_xgmii_data_reg2_reg[63]_0\(61),
      I4 => \tx_xgmii_data_reg2_reg[63]_0\(57),
      O => \tx_xgmii_valid_code[7]_i_9_n_0\
    );
\tx_xgmii_valid_code_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_valid_code[0]_i_1_n_0\,
      Q => \tx_xgmii_valid_code_reg_n_0_[0]\,
      R => \tx_xgmii_valid_code1__11\
    );
\tx_xgmii_valid_code_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_valid_code[1]_i_1_n_0\,
      Q => \tx_xgmii_valid_code_reg_n_0_[1]\,
      R => \tx_xgmii_valid_code1__11\
    );
\tx_xgmii_valid_code_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_valid_code[2]_i_1_n_0\,
      Q => \tx_xgmii_valid_code_reg_n_0_[2]\,
      R => \tx_xgmii_valid_code1__11\
    );
\tx_xgmii_valid_code_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_valid_code[3]_i_1_n_0\,
      Q => \tx_xgmii_valid_code_reg_n_0_[3]\,
      R => \tx_xgmii_valid_code1__11\
    );
\tx_xgmii_valid_code_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_valid_code[4]_i_1_n_0\,
      Q => \tx_xgmii_valid_code_reg_n_0_[4]\,
      R => \tx_xgmii_valid_code1__11\
    );
\tx_xgmii_valid_code_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_valid_code[5]_i_1_n_0\,
      Q => \tx_xgmii_valid_code_reg_n_0_[5]\,
      R => \tx_xgmii_valid_code1__11\
    );
\tx_xgmii_valid_code_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_valid_code[6]_i_1_n_0\,
      Q => \tx_xgmii_valid_code_reg_n_0_[6]\,
      R => \tx_xgmii_valid_code1__11\
    );
\tx_xgmii_valid_code_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_valid_code[7]_i_2_n_0\,
      Q => p_5_in,
      R => \tx_xgmii_valid_code1__11\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_tx_pcs_fsm is
  port (
    tx_66_fifo : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 64 downto 0 );
    \FSM_sequential_state_reg[1]_0\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rd_data_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    \tx_66_enc_out_reg[65]_0\ : in STD_LOGIC_VECTOR ( 65 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_tx_pcs_fsm : entity is "ten_gig_eth_pcs_pma_v6_0_15_tx_pcs_fsm";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_tx_pcs_fsm;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_tx_pcs_fsm is
  signal \^fsm_sequential_state_reg[2]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tx_66_enc_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "TX_INIT:000,TX_D:011,TX_T:100,TX_E:001,TX_C:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "TX_INIT:000,TX_D:011,TX_T:100,TX_E:001,TX_C:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "TX_INIT:000,TX_D:011,TX_T:100,TX_E:001,TX_C:010";
begin
  \FSM_sequential_state_reg[2]_0\(1 downto 0) <= \^fsm_sequential_state_reg[2]_0\(1 downto 0);
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF3FF3BFFF3FFF3"
    )
        port map (
      I0 => state(1),
      I1 => \FSM_sequential_state_reg[0]_0\(1),
      I2 => \FSM_sequential_state_reg[0]_0\(0),
      I3 => \FSM_sequential_state_reg[0]_0\(2),
      I4 => \^fsm_sequential_state_reg[2]_0\(1),
      I5 => \^fsm_sequential_state_reg[2]_0\(0),
      O => \next_state__0\(0)
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FF00000A75"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[2]_0\(0),
      I1 => state(1),
      I2 => \FSM_sequential_state_reg[0]_0\(1),
      I3 => \FSM_sequential_state_reg[0]_0\(0),
      I4 => \FSM_sequential_state_reg[0]_0\(2),
      I5 => \^fsm_sequential_state_reg[2]_0\(1),
      O => \next_state__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \next_state__0\(0),
      Q => \^fsm_sequential_state_reg[2]_0\(0),
      R => \out\
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \next_state__0\(1),
      Q => state(1),
      R => \out\
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(0),
      Q => \^fsm_sequential_state_reg[2]_0\(1),
      R => \out\
    );
asynch_fifo_i_i_65: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_66_enc_fsm(1),
      I1 => \rd_data_reg[1]\(0),
      O => tx_66_fifo(0)
    );
\tx_66_enc_out[65]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FF0BFFF0FFF0"
    )
        port map (
      I0 => state(1),
      I1 => \FSM_sequential_state_reg[0]_0\(1),
      I2 => \FSM_sequential_state_reg[0]_0\(0),
      I3 => \FSM_sequential_state_reg[0]_0\(2),
      I4 => \^fsm_sequential_state_reg[2]_0\(1),
      I5 => \^fsm_sequential_state_reg[2]_0\(0),
      O => \FSM_sequential_state_reg[1]_0\
    );
\tx_66_enc_out_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(0),
      Q => Q(0),
      S => \out\
    );
\tx_66_enc_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(10),
      Q => Q(9),
      R => \out\
    );
\tx_66_enc_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(11),
      Q => Q(10),
      R => \out\
    );
\tx_66_enc_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(12),
      Q => Q(11),
      R => \out\
    );
\tx_66_enc_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(13),
      Q => Q(12),
      R => \out\
    );
\tx_66_enc_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(14),
      Q => Q(13),
      R => \out\
    );
\tx_66_enc_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(15),
      Q => Q(14),
      R => \out\
    );
\tx_66_enc_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(16),
      Q => Q(15),
      R => \out\
    );
\tx_66_enc_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(17),
      Q => Q(16),
      R => \out\
    );
\tx_66_enc_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(18),
      Q => Q(17),
      R => \out\
    );
\tx_66_enc_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(19),
      Q => Q(18),
      R => \out\
    );
\tx_66_enc_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(1),
      Q => tx_66_enc_fsm(1),
      R => \out\
    );
\tx_66_enc_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(20),
      Q => Q(19),
      R => \out\
    );
\tx_66_enc_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(21),
      Q => Q(20),
      R => \out\
    );
\tx_66_enc_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(22),
      Q => Q(21),
      R => \out\
    );
\tx_66_enc_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(23),
      Q => Q(22),
      R => \out\
    );
\tx_66_enc_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(24),
      Q => Q(23),
      R => \out\
    );
\tx_66_enc_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(25),
      Q => Q(24),
      R => \out\
    );
\tx_66_enc_out_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(26),
      Q => Q(25),
      S => \out\
    );
\tx_66_enc_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(27),
      Q => Q(26),
      R => \out\
    );
\tx_66_enc_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(28),
      Q => Q(27),
      R => \out\
    );
\tx_66_enc_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(29),
      Q => Q(28),
      R => \out\
    );
\tx_66_enc_out_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(2),
      Q => Q(1),
      S => \out\
    );
\tx_66_enc_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(30),
      Q => Q(29),
      R => \out\
    );
\tx_66_enc_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(31),
      Q => Q(30),
      R => \out\
    );
\tx_66_enc_out_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(32),
      Q => Q(31),
      R => \out\
    );
\tx_66_enc_out_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(33),
      Q => Q(32),
      R => \out\
    );
\tx_66_enc_out_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(34),
      Q => Q(33),
      R => \out\
    );
\tx_66_enc_out_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(35),
      Q => Q(34),
      R => \out\
    );
\tx_66_enc_out_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(36),
      Q => Q(35),
      R => \out\
    );
\tx_66_enc_out_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(37),
      Q => Q(36),
      R => \out\
    );
\tx_66_enc_out_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(38),
      Q => Q(37),
      R => \out\
    );
\tx_66_enc_out_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(39),
      Q => Q(38),
      R => \out\
    );
\tx_66_enc_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(3),
      Q => Q(2),
      R => \out\
    );
\tx_66_enc_out_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(40),
      Q => Q(39),
      R => \out\
    );
\tx_66_enc_out_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(41),
      Q => Q(40),
      R => \out\
    );
\tx_66_enc_out_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(42),
      Q => Q(41),
      R => \out\
    );
\tx_66_enc_out_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(43),
      Q => Q(42),
      R => \out\
    );
\tx_66_enc_out_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(44),
      Q => Q(43),
      R => \out\
    );
\tx_66_enc_out_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(45),
      Q => Q(44),
      R => \out\
    );
\tx_66_enc_out_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(46),
      Q => Q(45),
      R => \out\
    );
\tx_66_enc_out_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(47),
      Q => Q(46),
      R => \out\
    );
\tx_66_enc_out_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(48),
      Q => Q(47),
      R => \out\
    );
\tx_66_enc_out_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(49),
      Q => Q(48),
      R => \out\
    );
\tx_66_enc_out_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(4),
      Q => Q(3),
      S => \out\
    );
\tx_66_enc_out_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(50),
      Q => Q(49),
      R => \out\
    );
\tx_66_enc_out_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(51),
      Q => Q(50),
      R => \out\
    );
\tx_66_enc_out_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(52),
      Q => Q(51),
      R => \out\
    );
\tx_66_enc_out_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(53),
      Q => Q(52),
      R => \out\
    );
\tx_66_enc_out_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(54),
      Q => Q(53),
      R => \out\
    );
\tx_66_enc_out_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(55),
      Q => Q(54),
      R => \out\
    );
\tx_66_enc_out_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(56),
      Q => Q(55),
      R => \out\
    );
\tx_66_enc_out_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(57),
      Q => Q(56),
      R => \out\
    );
\tx_66_enc_out_reg[58]\: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(58),
      Q => Q(57),
      S => \out\
    );
\tx_66_enc_out_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(59),
      Q => Q(58),
      R => \out\
    );
\tx_66_enc_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(5),
      Q => Q(4),
      R => \out\
    );
\tx_66_enc_out_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(60),
      Q => Q(59),
      R => \out\
    );
\tx_66_enc_out_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(61),
      Q => Q(60),
      R => \out\
    );
\tx_66_enc_out_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(62),
      Q => Q(61),
      R => \out\
    );
\tx_66_enc_out_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(63),
      Q => Q(62),
      R => \out\
    );
\tx_66_enc_out_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(64),
      Q => Q(63),
      R => \out\
    );
\tx_66_enc_out_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(65),
      Q => Q(64),
      R => \out\
    );
\tx_66_enc_out_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(6),
      Q => Q(5),
      S => \out\
    );
\tx_66_enc_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(7),
      Q => Q(6),
      R => \out\
    );
\tx_66_enc_out_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(8),
      Q => Q(7),
      S => \out\
    );
\tx_66_enc_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_66_enc_out_reg[65]_0\(9),
      Q => Q(8),
      R => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_cable_pull_logic is
  port (
    cable_pull_reset_rising_reg : out STD_LOGIC;
    cable_unpull_reset_rising_reg : out STD_LOGIC;
    cable_is_pulled : out STD_LOGIC;
    CLK : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    gt0_rxresetdone_i_reg_rxusrclk2 : in STD_LOGIC;
    pma_resetout_rising_rxusrclk2 : in STD_LOGIC;
    areset_rxusrclk2 : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_cable_pull_logic : entity is "ten_gig_eth_pcs_pma_cable_pull_logic";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_cable_pull_logic;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_cable_pull_logic is
  signal \^cable_is_pulled\ : STD_LOGIC;
  signal cable_pull_reset : STD_LOGIC;
  signal cable_pull_reset_i_2_n_0 : STD_LOGIC;
  signal cable_pull_reset_i_3_n_0 : STD_LOGIC;
  signal cable_pull_reset_i_4_n_0 : STD_LOGIC;
  signal cable_pull_reset_i_5_n_0 : STD_LOGIC;
  signal cable_pull_reset_i_6_n_0 : STD_LOGIC;
  signal \cable_pull_reset_reg__0\ : STD_LOGIC;
  signal cable_pull_reset_reg_reg : STD_LOGIC;
  signal cable_pull_reset_rising : STD_LOGIC;
  signal cable_pull_reset_rising0 : STD_LOGIC;
  signal cable_pull_reset_rising_rxusrclk2 : STD_LOGIC;
  signal cable_pull_reset_rising_rxusrclk2_sync_i_n_1 : STD_LOGIC;
  signal cable_pull_reset_rising_rxusrclk2_sync_i_n_2 : STD_LOGIC;
  signal \cable_pull_watchdog[0]_i_4_n_0\ : STD_LOGIC;
  signal \cable_pull_watchdog[0]_i_5_n_0\ : STD_LOGIC;
  signal \cable_pull_watchdog[0]_i_6_n_0\ : STD_LOGIC;
  signal \cable_pull_watchdog[0]_i_7_n_0\ : STD_LOGIC;
  signal \cable_pull_watchdog[12]_i_2_n_0\ : STD_LOGIC;
  signal \cable_pull_watchdog[12]_i_3_n_0\ : STD_LOGIC;
  signal \cable_pull_watchdog[12]_i_4_n_0\ : STD_LOGIC;
  signal \cable_pull_watchdog[12]_i_5_n_0\ : STD_LOGIC;
  signal \cable_pull_watchdog[16]_i_2_n_0\ : STD_LOGIC;
  signal \cable_pull_watchdog[16]_i_3_n_0\ : STD_LOGIC;
  signal \cable_pull_watchdog[16]_i_4_n_0\ : STD_LOGIC;
  signal \cable_pull_watchdog[16]_i_5_n_0\ : STD_LOGIC;
  signal \cable_pull_watchdog[4]_i_2_n_0\ : STD_LOGIC;
  signal \cable_pull_watchdog[4]_i_3_n_0\ : STD_LOGIC;
  signal \cable_pull_watchdog[4]_i_4_n_0\ : STD_LOGIC;
  signal \cable_pull_watchdog[4]_i_5_n_0\ : STD_LOGIC;
  signal \cable_pull_watchdog[8]_i_2_n_0\ : STD_LOGIC;
  signal \cable_pull_watchdog[8]_i_3_n_0\ : STD_LOGIC;
  signal \cable_pull_watchdog[8]_i_4_n_0\ : STD_LOGIC;
  signal \cable_pull_watchdog[8]_i_5_n_0\ : STD_LOGIC;
  signal cable_pull_watchdog_event : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal cable_pull_watchdog_event0 : STD_LOGIC;
  signal \cable_pull_watchdog_event1__2\ : STD_LOGIC;
  signal \cable_pull_watchdog_event[0]_i_1_n_0\ : STD_LOGIC;
  signal \cable_pull_watchdog_event[1]_i_1_n_0\ : STD_LOGIC;
  signal \cable_pull_watchdog_event[1]_i_3_n_0\ : STD_LOGIC;
  signal cable_pull_watchdog_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \cable_pull_watchdog_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal cable_unpull_enable_i_1_n_0 : STD_LOGIC;
  signal cable_unpull_reset1 : STD_LOGIC;
  signal \cable_unpull_reset_reg__0\ : STD_LOGIC;
  signal cable_unpull_reset_reg_n_0 : STD_LOGIC;
  signal cable_unpull_reset_reg_reg : STD_LOGIC;
  signal cable_unpull_reset_rising : STD_LOGIC;
  signal cable_unpull_reset_rising0 : STD_LOGIC;
  signal cable_unpull_reset_rising_rxusrclk2_sync_i_n_0 : STD_LOGIC;
  signal cable_unpull_reset_rising_rxusrclk2_sync_i_n_1 : STD_LOGIC;
  signal cable_unpull_reset_rising_rxusrclk2_sync_i_n_2 : STD_LOGIC;
  signal \cable_unpull_watchdog[0]_i_10_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog[0]_i_11_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog[0]_i_12_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog[0]_i_13_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog[0]_i_4_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog[0]_i_5_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog[0]_i_6_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog[0]_i_7_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog[0]_i_8_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog[0]_i_9_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog[12]_i_2_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog[12]_i_3_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog[12]_i_4_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog[12]_i_5_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog[16]_i_2_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog[16]_i_3_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog[16]_i_4_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog[16]_i_5_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog[4]_i_2_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog[4]_i_3_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog[4]_i_4_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog[4]_i_5_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog[8]_i_2_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog[8]_i_3_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog[8]_i_4_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog[8]_i_5_n_0\ : STD_LOGIC;
  signal cable_unpull_watchdog_event : STD_LOGIC;
  signal \cable_unpull_watchdog_event[10]_i_4_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog_event_reg_n_0_[0]\ : STD_LOGIC;
  signal \cable_unpull_watchdog_event_reg_n_0_[1]\ : STD_LOGIC;
  signal \cable_unpull_watchdog_event_reg_n_0_[2]\ : STD_LOGIC;
  signal \cable_unpull_watchdog_event_reg_n_0_[3]\ : STD_LOGIC;
  signal \cable_unpull_watchdog_event_reg_n_0_[4]\ : STD_LOGIC;
  signal \cable_unpull_watchdog_event_reg_n_0_[5]\ : STD_LOGIC;
  signal \cable_unpull_watchdog_event_reg_n_0_[6]\ : STD_LOGIC;
  signal \cable_unpull_watchdog_event_reg_n_0_[7]\ : STD_LOGIC;
  signal \cable_unpull_watchdog_event_reg_n_0_[8]\ : STD_LOGIC;
  signal \cable_unpull_watchdog_event_reg_n_0_[9]\ : STD_LOGIC;
  signal cable_unpull_watchdog_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \cable_unpull_watchdog_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal gearboxslipignore : STD_LOGIC;
  signal gearboxslipignore_i_1_n_0 : STD_LOGIC;
  signal gearboxslipignorecount0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gearboxslipignorecount[1]_i_1_n_0\ : STD_LOGIC;
  signal \gearboxslipignorecount[2]_i_1_n_0\ : STD_LOGIC;
  signal \gearboxslipignorecount[3]_i_1_n_0\ : STD_LOGIC;
  signal \gearboxslipignorecount[3]_i_2_n_0\ : STD_LOGIC;
  signal gearboxslipignorecount_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal rx_sample : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \rx_sample[3]_i_1_n_0\ : STD_LOGIC;
  signal rx_sample_prev : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cable_pull_watchdog_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cable_unpull_watchdog_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cable_pull_watchdog_event[0]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \cable_pull_watchdog_event[1]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \cable_unpull_watchdog_event[3]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \cable_unpull_watchdog_event[4]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \cable_unpull_watchdog_event[8]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \cable_unpull_watchdog_event[9]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \gearboxslipignorecount[2]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \gearboxslipignorecount[3]_i_2\ : label is "soft_lutpair304";
begin
  cable_is_pulled <= \^cable_is_pulled\;
cable_pull_reset_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => cable_pull_watchdog_reg(6),
      I1 => cable_pull_watchdog_reg(7),
      I2 => cable_pull_watchdog_reg(4),
      I3 => cable_pull_watchdog_reg(5),
      I4 => cable_pull_reset_i_5_n_0,
      O => cable_pull_reset_i_2_n_0
    );
cable_pull_reset_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => cable_pull_watchdog_reg(14),
      I1 => cable_pull_watchdog_reg(15),
      I2 => cable_pull_watchdog_reg(12),
      I3 => cable_pull_watchdog_reg(13),
      I4 => cable_pull_reset_i_6_n_0,
      O => cable_pull_reset_i_3_n_0
    );
cable_pull_reset_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => cable_pull_watchdog_reg(1),
      I1 => cable_pull_watchdog_reg(0),
      I2 => cable_pull_watchdog_reg(3),
      I3 => cable_pull_watchdog_reg(2),
      O => cable_pull_reset_i_4_n_0
    );
cable_pull_reset_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => cable_pull_watchdog_reg(9),
      I1 => cable_pull_watchdog_reg(8),
      I2 => cable_pull_watchdog_reg(11),
      I3 => cable_pull_watchdog_reg(10),
      O => cable_pull_reset_i_5_n_0
    );
cable_pull_reset_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => cable_pull_watchdog_reg(17),
      I1 => cable_pull_watchdog_reg(16),
      I2 => cable_pull_watchdog_reg(19),
      I3 => cable_pull_watchdog_reg(18),
      O => cable_pull_reset_i_6_n_0
    );
cable_pull_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => cable_pull_reset_rising_rxusrclk2_sync_i_n_2,
      Q => cable_pull_reset,
      R => '0'
    );
cable_pull_reset_reg_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \cable_pull_reset_reg__0\,
      Q => cable_pull_reset_reg_reg,
      R => '0'
    );
\cable_pull_reset_rising_reg__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => cable_pull_reset_rising0,
      Q => cable_pull_reset_rising,
      R => '0'
    );
cable_pull_reset_rising_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => cable_pull_reset_rising,
      Q => cable_pull_reset_rising_reg,
      R => '0'
    );
cable_pull_reset_rising_rxusrclk2_sync_i: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst_19
     port map (
      AS(0) => cable_pull_reset_rising,
      CLK => CLK,
      cable_pull_reset => cable_pull_reset,
      cable_pull_reset_reg => cable_pull_reset_rising_rxusrclk2_sync_i_n_2,
      cable_pull_reset_reg_0 => cable_pull_reset_i_2_n_0,
      cable_pull_reset_reg_1 => cable_pull_reset_i_3_n_0,
      cable_pull_reset_reg_2 => cable_pull_reset_i_4_n_0,
      cable_pull_reset_rising_rxusrclk2 => cable_pull_reset_rising_rxusrclk2,
      cable_pull_watchdog_event(1 downto 0) => cable_pull_watchdog_event(1 downto 0),
      cable_pull_watchdog_event0 => cable_pull_watchdog_event0,
      \cable_pull_watchdog_reg[0]\ => \^cable_is_pulled\,
      data_out_reg_0 => cable_pull_reset_rising_rxusrclk2_sync_i_n_1,
      gt0_rxresetdone_i_reg_rxusrclk2 => gt0_rxresetdone_i_reg_rxusrclk2
    );
cable_pull_reset_sync_i: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_20
     port map (
      cable_pull_reset => cable_pull_reset,
      \cable_pull_reset_reg__0\ => \cable_pull_reset_reg__0\,
      cable_pull_reset_reg_reg => cable_pull_reset_reg_reg,
      cable_pull_reset_rising0 => cable_pull_reset_rising0,
      coreclk => coreclk
    );
\cable_pull_watchdog[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^cable_is_pulled\,
      I1 => gt0_rxresetdone_i_reg_rxusrclk2,
      I2 => cable_pull_reset,
      O => cable_pull_watchdog_event0
    );
\cable_pull_watchdog[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_pull_watchdog_reg(3),
      O => \cable_pull_watchdog[0]_i_4_n_0\
    );
\cable_pull_watchdog[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_pull_watchdog_reg(2),
      O => \cable_pull_watchdog[0]_i_5_n_0\
    );
\cable_pull_watchdog[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_pull_watchdog_reg(1),
      O => \cable_pull_watchdog[0]_i_6_n_0\
    );
\cable_pull_watchdog[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_pull_watchdog_reg(0),
      O => \cable_pull_watchdog[0]_i_7_n_0\
    );
\cable_pull_watchdog[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_pull_watchdog_reg(15),
      O => \cable_pull_watchdog[12]_i_2_n_0\
    );
\cable_pull_watchdog[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_pull_watchdog_reg(14),
      O => \cable_pull_watchdog[12]_i_3_n_0\
    );
\cable_pull_watchdog[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_pull_watchdog_reg(13),
      O => \cable_pull_watchdog[12]_i_4_n_0\
    );
\cable_pull_watchdog[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_pull_watchdog_reg(12),
      O => \cable_pull_watchdog[12]_i_5_n_0\
    );
\cable_pull_watchdog[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_pull_watchdog_reg(19),
      O => \cable_pull_watchdog[16]_i_2_n_0\
    );
\cable_pull_watchdog[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_pull_watchdog_reg(18),
      O => \cable_pull_watchdog[16]_i_3_n_0\
    );
\cable_pull_watchdog[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_pull_watchdog_reg(17),
      O => \cable_pull_watchdog[16]_i_4_n_0\
    );
\cable_pull_watchdog[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_pull_watchdog_reg(16),
      O => \cable_pull_watchdog[16]_i_5_n_0\
    );
\cable_pull_watchdog[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_pull_watchdog_reg(7),
      O => \cable_pull_watchdog[4]_i_2_n_0\
    );
\cable_pull_watchdog[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_pull_watchdog_reg(6),
      O => \cable_pull_watchdog[4]_i_3_n_0\
    );
\cable_pull_watchdog[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_pull_watchdog_reg(5),
      O => \cable_pull_watchdog[4]_i_4_n_0\
    );
\cable_pull_watchdog[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_pull_watchdog_reg(4),
      O => \cable_pull_watchdog[4]_i_5_n_0\
    );
\cable_pull_watchdog[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_pull_watchdog_reg(11),
      O => \cable_pull_watchdog[8]_i_2_n_0\
    );
\cable_pull_watchdog[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_pull_watchdog_reg(10),
      O => \cable_pull_watchdog[8]_i_3_n_0\
    );
\cable_pull_watchdog[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_pull_watchdog_reg(9),
      O => \cable_pull_watchdog[8]_i_4_n_0\
    );
\cable_pull_watchdog[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_pull_watchdog_reg(8),
      O => \cable_pull_watchdog[8]_i_5_n_0\
    );
\cable_pull_watchdog_event[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002622"
    )
        port map (
      I0 => cable_pull_watchdog_event(0),
      I1 => cable_pull_watchdog_event0,
      I2 => cable_pull_watchdog_event(1),
      I3 => \cable_pull_watchdog_event1__2\,
      I4 => cable_pull_reset_rising_rxusrclk2,
      O => \cable_pull_watchdog_event[0]_i_1_n_0\
    );
\cable_pull_watchdog_event[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006222"
    )
        port map (
      I0 => cable_pull_watchdog_event(1),
      I1 => cable_pull_watchdog_event0,
      I2 => cable_pull_watchdog_event(0),
      I3 => \cable_pull_watchdog_event1__2\,
      I4 => cable_pull_reset_rising_rxusrclk2,
      O => \cable_pull_watchdog_event[1]_i_1_n_0\
    );
\cable_pull_watchdog_event[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777BB0B7077BBB0"
    )
        port map (
      I0 => rx_sample_prev(3),
      I1 => \cable_pull_watchdog_event[1]_i_3_n_0\,
      I2 => rx_sample(0),
      I3 => rx_sample(1),
      I4 => rx_sample(3),
      I5 => rx_sample(2),
      O => \cable_pull_watchdog_event1__2\
    );
\cable_pull_watchdog_event[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rx_sample(0),
      I1 => rx_sample_prev(0),
      I2 => rx_sample_prev(2),
      I3 => rx_sample(2),
      I4 => rx_sample_prev(1),
      I5 => rx_sample(1),
      O => \cable_pull_watchdog_event[1]_i_3_n_0\
    );
\cable_pull_watchdog_event_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \cable_pull_watchdog_event[0]_i_1_n_0\,
      Q => cable_pull_watchdog_event(0),
      R => '0'
    );
\cable_pull_watchdog_event_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \cable_pull_watchdog_event[1]_i_1_n_0\,
      Q => cable_pull_watchdog_event(1),
      R => '0'
    );
\cable_pull_watchdog_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_pull_watchdog_event0,
      D => \cable_pull_watchdog_reg[0]_i_3_n_7\,
      Q => cable_pull_watchdog_reg(0),
      R => cable_pull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_pull_watchdog_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cable_pull_watchdog_reg[0]_i_3_n_0\,
      CO(2) => \cable_pull_watchdog_reg[0]_i_3_n_1\,
      CO(1) => \cable_pull_watchdog_reg[0]_i_3_n_2\,
      CO(0) => \cable_pull_watchdog_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cable_pull_watchdog_reg[0]_i_3_n_4\,
      O(2) => \cable_pull_watchdog_reg[0]_i_3_n_5\,
      O(1) => \cable_pull_watchdog_reg[0]_i_3_n_6\,
      O(0) => \cable_pull_watchdog_reg[0]_i_3_n_7\,
      S(3) => \cable_pull_watchdog[0]_i_4_n_0\,
      S(2) => \cable_pull_watchdog[0]_i_5_n_0\,
      S(1) => \cable_pull_watchdog[0]_i_6_n_0\,
      S(0) => \cable_pull_watchdog[0]_i_7_n_0\
    );
\cable_pull_watchdog_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_pull_watchdog_event0,
      D => \cable_pull_watchdog_reg[8]_i_1_n_5\,
      Q => cable_pull_watchdog_reg(10),
      R => cable_pull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_pull_watchdog_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_pull_watchdog_event0,
      D => \cable_pull_watchdog_reg[8]_i_1_n_4\,
      Q => cable_pull_watchdog_reg(11),
      R => cable_pull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_pull_watchdog_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_pull_watchdog_event0,
      D => \cable_pull_watchdog_reg[12]_i_1_n_7\,
      Q => cable_pull_watchdog_reg(12),
      R => cable_pull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_pull_watchdog_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cable_pull_watchdog_reg[8]_i_1_n_0\,
      CO(3) => \cable_pull_watchdog_reg[12]_i_1_n_0\,
      CO(2) => \cable_pull_watchdog_reg[12]_i_1_n_1\,
      CO(1) => \cable_pull_watchdog_reg[12]_i_1_n_2\,
      CO(0) => \cable_pull_watchdog_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cable_pull_watchdog_reg[12]_i_1_n_4\,
      O(2) => \cable_pull_watchdog_reg[12]_i_1_n_5\,
      O(1) => \cable_pull_watchdog_reg[12]_i_1_n_6\,
      O(0) => \cable_pull_watchdog_reg[12]_i_1_n_7\,
      S(3) => \cable_pull_watchdog[12]_i_2_n_0\,
      S(2) => \cable_pull_watchdog[12]_i_3_n_0\,
      S(1) => \cable_pull_watchdog[12]_i_4_n_0\,
      S(0) => \cable_pull_watchdog[12]_i_5_n_0\
    );
\cable_pull_watchdog_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_pull_watchdog_event0,
      D => \cable_pull_watchdog_reg[12]_i_1_n_6\,
      Q => cable_pull_watchdog_reg(13),
      R => cable_pull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_pull_watchdog_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_pull_watchdog_event0,
      D => \cable_pull_watchdog_reg[12]_i_1_n_5\,
      Q => cable_pull_watchdog_reg(14),
      R => cable_pull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_pull_watchdog_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_pull_watchdog_event0,
      D => \cable_pull_watchdog_reg[12]_i_1_n_4\,
      Q => cable_pull_watchdog_reg(15),
      R => cable_pull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_pull_watchdog_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_pull_watchdog_event0,
      D => \cable_pull_watchdog_reg[16]_i_1_n_7\,
      Q => cable_pull_watchdog_reg(16),
      R => cable_pull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_pull_watchdog_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cable_pull_watchdog_reg[12]_i_1_n_0\,
      CO(3) => \NLW_cable_pull_watchdog_reg[16]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \cable_pull_watchdog_reg[16]_i_1_n_1\,
      CO(1) => \cable_pull_watchdog_reg[16]_i_1_n_2\,
      CO(0) => \cable_pull_watchdog_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \cable_pull_watchdog_reg[16]_i_1_n_4\,
      O(2) => \cable_pull_watchdog_reg[16]_i_1_n_5\,
      O(1) => \cable_pull_watchdog_reg[16]_i_1_n_6\,
      O(0) => \cable_pull_watchdog_reg[16]_i_1_n_7\,
      S(3) => \cable_pull_watchdog[16]_i_2_n_0\,
      S(2) => \cable_pull_watchdog[16]_i_3_n_0\,
      S(1) => \cable_pull_watchdog[16]_i_4_n_0\,
      S(0) => \cable_pull_watchdog[16]_i_5_n_0\
    );
\cable_pull_watchdog_reg[17]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => cable_pull_watchdog_event0,
      D => \cable_pull_watchdog_reg[16]_i_1_n_6\,
      Q => cable_pull_watchdog_reg(17),
      S => cable_pull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_pull_watchdog_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_pull_watchdog_event0,
      D => \cable_pull_watchdog_reg[16]_i_1_n_5\,
      Q => cable_pull_watchdog_reg(18),
      R => cable_pull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_pull_watchdog_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_pull_watchdog_event0,
      D => \cable_pull_watchdog_reg[16]_i_1_n_4\,
      Q => cable_pull_watchdog_reg(19),
      R => cable_pull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_pull_watchdog_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_pull_watchdog_event0,
      D => \cable_pull_watchdog_reg[0]_i_3_n_6\,
      Q => cable_pull_watchdog_reg(1),
      R => cable_pull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_pull_watchdog_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_pull_watchdog_event0,
      D => \cable_pull_watchdog_reg[0]_i_3_n_5\,
      Q => cable_pull_watchdog_reg(2),
      R => cable_pull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_pull_watchdog_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_pull_watchdog_event0,
      D => \cable_pull_watchdog_reg[0]_i_3_n_4\,
      Q => cable_pull_watchdog_reg(3),
      R => cable_pull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_pull_watchdog_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_pull_watchdog_event0,
      D => \cable_pull_watchdog_reg[4]_i_1_n_7\,
      Q => cable_pull_watchdog_reg(4),
      R => cable_pull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_pull_watchdog_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cable_pull_watchdog_reg[0]_i_3_n_0\,
      CO(3) => \cable_pull_watchdog_reg[4]_i_1_n_0\,
      CO(2) => \cable_pull_watchdog_reg[4]_i_1_n_1\,
      CO(1) => \cable_pull_watchdog_reg[4]_i_1_n_2\,
      CO(0) => \cable_pull_watchdog_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cable_pull_watchdog_reg[4]_i_1_n_4\,
      O(2) => \cable_pull_watchdog_reg[4]_i_1_n_5\,
      O(1) => \cable_pull_watchdog_reg[4]_i_1_n_6\,
      O(0) => \cable_pull_watchdog_reg[4]_i_1_n_7\,
      S(3) => \cable_pull_watchdog[4]_i_2_n_0\,
      S(2) => \cable_pull_watchdog[4]_i_3_n_0\,
      S(1) => \cable_pull_watchdog[4]_i_4_n_0\,
      S(0) => \cable_pull_watchdog[4]_i_5_n_0\
    );
\cable_pull_watchdog_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_pull_watchdog_event0,
      D => \cable_pull_watchdog_reg[4]_i_1_n_6\,
      Q => cable_pull_watchdog_reg(5),
      R => cable_pull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_pull_watchdog_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_pull_watchdog_event0,
      D => \cable_pull_watchdog_reg[4]_i_1_n_5\,
      Q => cable_pull_watchdog_reg(6),
      R => cable_pull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_pull_watchdog_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_pull_watchdog_event0,
      D => \cable_pull_watchdog_reg[4]_i_1_n_4\,
      Q => cable_pull_watchdog_reg(7),
      R => cable_pull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_pull_watchdog_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_pull_watchdog_event0,
      D => \cable_pull_watchdog_reg[8]_i_1_n_7\,
      Q => cable_pull_watchdog_reg(8),
      R => cable_pull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_pull_watchdog_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cable_pull_watchdog_reg[4]_i_1_n_0\,
      CO(3) => \cable_pull_watchdog_reg[8]_i_1_n_0\,
      CO(2) => \cable_pull_watchdog_reg[8]_i_1_n_1\,
      CO(1) => \cable_pull_watchdog_reg[8]_i_1_n_2\,
      CO(0) => \cable_pull_watchdog_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cable_pull_watchdog_reg[8]_i_1_n_4\,
      O(2) => \cable_pull_watchdog_reg[8]_i_1_n_5\,
      O(1) => \cable_pull_watchdog_reg[8]_i_1_n_6\,
      O(0) => \cable_pull_watchdog_reg[8]_i_1_n_7\,
      S(3) => \cable_pull_watchdog[8]_i_2_n_0\,
      S(2) => \cable_pull_watchdog[8]_i_3_n_0\,
      S(1) => \cable_pull_watchdog[8]_i_4_n_0\,
      S(0) => \cable_pull_watchdog[8]_i_5_n_0\
    );
\cable_pull_watchdog_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_pull_watchdog_event0,
      D => \cable_pull_watchdog_reg[8]_i_1_n_6\,
      Q => cable_pull_watchdog_reg(9),
      R => cable_pull_reset_rising_rxusrclk2_sync_i_n_1
    );
cable_unpull_enable_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000F2"
    )
        port map (
      I0 => \^cable_is_pulled\,
      I1 => cable_unpull_reset_reg_n_0,
      I2 => cable_pull_reset,
      I3 => pma_resetout_rising_rxusrclk2,
      I4 => areset_rxusrclk2,
      O => cable_unpull_enable_i_1_n_0
    );
cable_unpull_enable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => cable_unpull_enable_i_1_n_0,
      Q => \^cable_is_pulled\,
      R => '0'
    );
cable_unpull_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => cable_unpull_reset_rising_rxusrclk2_sync_i_n_2,
      Q => cable_unpull_reset_reg_n_0,
      R => '0'
    );
cable_unpull_reset_reg_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \cable_unpull_reset_reg__0\,
      Q => cable_unpull_reset_reg_reg,
      R => '0'
    );
\cable_unpull_reset_rising_reg__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => cable_unpull_reset_rising0,
      Q => cable_unpull_reset_rising,
      R => '0'
    );
cable_unpull_reset_rising_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => cable_unpull_reset_rising,
      Q => cable_unpull_reset_rising_reg,
      R => '0'
    );
cable_unpull_reset_rising_rxusrclk2_sync_i: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst_21
     port map (
      AS(0) => cable_unpull_reset_rising,
      CLK => CLK,
      Q(0) => p_1_in,
      SR(0) => cable_unpull_reset_rising_rxusrclk2_sync_i_n_1,
      cable_unpull_reset_reg => cable_unpull_reset_rising_rxusrclk2_sync_i_n_2,
      cable_unpull_reset_reg_0 => \^cable_is_pulled\,
      \cable_unpull_watchdog_reg[0]\ => \cable_unpull_watchdog[0]_i_4_n_0\,
      \cable_unpull_watchdog_reg[0]_0\ => cable_unpull_reset_reg_n_0,
      data_out_reg_0 => cable_unpull_reset_rising_rxusrclk2_sync_i_n_0,
      gt0_rxresetdone_i_reg_rxusrclk2 => gt0_rxresetdone_i_reg_rxusrclk2
    );
cable_unpull_reset_sync_i: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_22
     port map (
      \cable_unpull_reset_reg__0\ => \cable_unpull_reset_reg__0\,
      cable_unpull_reset_reg_reg => cable_unpull_reset_reg_reg,
      cable_unpull_reset_rising0 => cable_unpull_reset_rising0,
      coreclk => coreclk,
      \sync1_r_reg[0]_0\ => cable_unpull_reset_reg_n_0
    );
\cable_unpull_watchdog[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => cable_unpull_watchdog_reg(13),
      I1 => cable_unpull_watchdog_reg(12),
      I2 => cable_unpull_watchdog_reg(15),
      I3 => cable_unpull_watchdog_reg(14),
      O => \cable_unpull_watchdog[0]_i_10_n_0\
    );
\cable_unpull_watchdog[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => cable_unpull_watchdog_reg(17),
      I1 => cable_unpull_watchdog_reg(16),
      I2 => cable_unpull_watchdog_reg(19),
      I3 => cable_unpull_watchdog_reg(18),
      O => \cable_unpull_watchdog[0]_i_11_n_0\
    );
\cable_unpull_watchdog[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => cable_unpull_watchdog_reg(5),
      I1 => cable_unpull_watchdog_reg(4),
      I2 => cable_unpull_watchdog_reg(7),
      I3 => cable_unpull_watchdog_reg(6),
      O => \cable_unpull_watchdog[0]_i_12_n_0\
    );
\cable_unpull_watchdog[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => cable_unpull_watchdog_reg(9),
      I1 => cable_unpull_watchdog_reg(8),
      I2 => cable_unpull_watchdog_reg(11),
      I3 => cable_unpull_watchdog_reg(10),
      O => \cable_unpull_watchdog[0]_i_13_n_0\
    );
\cable_unpull_watchdog[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^cable_is_pulled\,
      I1 => gt0_rxresetdone_i_reg_rxusrclk2,
      I2 => cable_unpull_reset_reg_n_0,
      O => cable_unpull_reset1
    );
\cable_unpull_watchdog[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \cable_unpull_watchdog[0]_i_9_n_0\,
      I1 => \cable_unpull_watchdog[0]_i_10_n_0\,
      I2 => \cable_unpull_watchdog[0]_i_11_n_0\,
      I3 => \cable_unpull_watchdog[0]_i_12_n_0\,
      I4 => \cable_unpull_watchdog[0]_i_13_n_0\,
      O => \cable_unpull_watchdog[0]_i_4_n_0\
    );
\cable_unpull_watchdog[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_unpull_watchdog_reg(3),
      O => \cable_unpull_watchdog[0]_i_5_n_0\
    );
\cable_unpull_watchdog[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_unpull_watchdog_reg(2),
      O => \cable_unpull_watchdog[0]_i_6_n_0\
    );
\cable_unpull_watchdog[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_unpull_watchdog_reg(1),
      O => \cable_unpull_watchdog[0]_i_7_n_0\
    );
\cable_unpull_watchdog[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_unpull_watchdog_reg(0),
      O => \cable_unpull_watchdog[0]_i_8_n_0\
    );
\cable_unpull_watchdog[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => cable_unpull_watchdog_reg(1),
      I1 => cable_unpull_watchdog_reg(0),
      I2 => cable_unpull_watchdog_reg(3),
      I3 => cable_unpull_watchdog_reg(2),
      O => \cable_unpull_watchdog[0]_i_9_n_0\
    );
\cable_unpull_watchdog[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_unpull_watchdog_reg(15),
      O => \cable_unpull_watchdog[12]_i_2_n_0\
    );
\cable_unpull_watchdog[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_unpull_watchdog_reg(14),
      O => \cable_unpull_watchdog[12]_i_3_n_0\
    );
\cable_unpull_watchdog[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_unpull_watchdog_reg(13),
      O => \cable_unpull_watchdog[12]_i_4_n_0\
    );
\cable_unpull_watchdog[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_unpull_watchdog_reg(12),
      O => \cable_unpull_watchdog[12]_i_5_n_0\
    );
\cable_unpull_watchdog[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_unpull_watchdog_reg(19),
      O => \cable_unpull_watchdog[16]_i_2_n_0\
    );
\cable_unpull_watchdog[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_unpull_watchdog_reg(18),
      O => \cable_unpull_watchdog[16]_i_3_n_0\
    );
\cable_unpull_watchdog[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_unpull_watchdog_reg(17),
      O => \cable_unpull_watchdog[16]_i_4_n_0\
    );
\cable_unpull_watchdog[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_unpull_watchdog_reg(16),
      O => \cable_unpull_watchdog[16]_i_5_n_0\
    );
\cable_unpull_watchdog[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_unpull_watchdog_reg(7),
      O => \cable_unpull_watchdog[4]_i_2_n_0\
    );
\cable_unpull_watchdog[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_unpull_watchdog_reg(6),
      O => \cable_unpull_watchdog[4]_i_3_n_0\
    );
\cable_unpull_watchdog[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_unpull_watchdog_reg(5),
      O => \cable_unpull_watchdog[4]_i_4_n_0\
    );
\cable_unpull_watchdog[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_unpull_watchdog_reg(4),
      O => \cable_unpull_watchdog[4]_i_5_n_0\
    );
\cable_unpull_watchdog[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_unpull_watchdog_reg(11),
      O => \cable_unpull_watchdog[8]_i_2_n_0\
    );
\cable_unpull_watchdog[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_unpull_watchdog_reg(10),
      O => \cable_unpull_watchdog[8]_i_3_n_0\
    );
\cable_unpull_watchdog[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_unpull_watchdog_reg(9),
      O => \cable_unpull_watchdog[8]_i_4_n_0\
    );
\cable_unpull_watchdog[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_unpull_watchdog_reg(8),
      O => \cable_unpull_watchdog[8]_i_5_n_0\
    );
\cable_unpull_watchdog_event[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cable_unpull_watchdog_event_reg_n_0_[0]\,
      O => p_0_in(0)
    );
\cable_unpull_watchdog_event[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => cable_unpull_reset_reg_n_0,
      I1 => gt0_rxresetdone_i_reg_rxusrclk2,
      I2 => \^cable_is_pulled\,
      I3 => \cable_pull_watchdog_event1__2\,
      O => cable_unpull_watchdog_event
    );
\cable_unpull_watchdog_event[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \cable_unpull_watchdog_event_reg_n_0_[8]\,
      I1 => \cable_unpull_watchdog_event_reg_n_0_[6]\,
      I2 => \cable_unpull_watchdog_event[10]_i_4_n_0\,
      I3 => \cable_unpull_watchdog_event_reg_n_0_[7]\,
      I4 => \cable_unpull_watchdog_event_reg_n_0_[9]\,
      I5 => p_1_in,
      O => p_0_in(10)
    );
\cable_unpull_watchdog_event[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \cable_unpull_watchdog_event_reg_n_0_[5]\,
      I1 => \cable_unpull_watchdog_event_reg_n_0_[3]\,
      I2 => \cable_unpull_watchdog_event_reg_n_0_[1]\,
      I3 => \cable_unpull_watchdog_event_reg_n_0_[0]\,
      I4 => \cable_unpull_watchdog_event_reg_n_0_[2]\,
      I5 => \cable_unpull_watchdog_event_reg_n_0_[4]\,
      O => \cable_unpull_watchdog_event[10]_i_4_n_0\
    );
\cable_unpull_watchdog_event[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cable_unpull_watchdog_event_reg_n_0_[0]\,
      I1 => \cable_unpull_watchdog_event_reg_n_0_[1]\,
      O => p_0_in(1)
    );
\cable_unpull_watchdog_event[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \cable_unpull_watchdog_event_reg_n_0_[0]\,
      I1 => \cable_unpull_watchdog_event_reg_n_0_[1]\,
      I2 => \cable_unpull_watchdog_event_reg_n_0_[2]\,
      O => p_0_in(2)
    );
\cable_unpull_watchdog_event[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \cable_unpull_watchdog_event_reg_n_0_[1]\,
      I1 => \cable_unpull_watchdog_event_reg_n_0_[0]\,
      I2 => \cable_unpull_watchdog_event_reg_n_0_[2]\,
      I3 => \cable_unpull_watchdog_event_reg_n_0_[3]\,
      O => p_0_in(3)
    );
\cable_unpull_watchdog_event[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \cable_unpull_watchdog_event_reg_n_0_[2]\,
      I1 => \cable_unpull_watchdog_event_reg_n_0_[0]\,
      I2 => \cable_unpull_watchdog_event_reg_n_0_[1]\,
      I3 => \cable_unpull_watchdog_event_reg_n_0_[3]\,
      I4 => \cable_unpull_watchdog_event_reg_n_0_[4]\,
      O => p_0_in(4)
    );
\cable_unpull_watchdog_event[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \cable_unpull_watchdog_event_reg_n_0_[3]\,
      I1 => \cable_unpull_watchdog_event_reg_n_0_[1]\,
      I2 => \cable_unpull_watchdog_event_reg_n_0_[0]\,
      I3 => \cable_unpull_watchdog_event_reg_n_0_[2]\,
      I4 => \cable_unpull_watchdog_event_reg_n_0_[4]\,
      I5 => \cable_unpull_watchdog_event_reg_n_0_[5]\,
      O => p_0_in(5)
    );
\cable_unpull_watchdog_event[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cable_unpull_watchdog_event[10]_i_4_n_0\,
      I1 => \cable_unpull_watchdog_event_reg_n_0_[6]\,
      O => p_0_in(6)
    );
\cable_unpull_watchdog_event[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \cable_unpull_watchdog_event[10]_i_4_n_0\,
      I1 => \cable_unpull_watchdog_event_reg_n_0_[6]\,
      I2 => \cable_unpull_watchdog_event_reg_n_0_[7]\,
      O => p_0_in(7)
    );
\cable_unpull_watchdog_event[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \cable_unpull_watchdog_event_reg_n_0_[6]\,
      I1 => \cable_unpull_watchdog_event[10]_i_4_n_0\,
      I2 => \cable_unpull_watchdog_event_reg_n_0_[7]\,
      I3 => \cable_unpull_watchdog_event_reg_n_0_[8]\,
      O => p_0_in(8)
    );
\cable_unpull_watchdog_event[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \cable_unpull_watchdog_event_reg_n_0_[7]\,
      I1 => \cable_unpull_watchdog_event[10]_i_4_n_0\,
      I2 => \cable_unpull_watchdog_event_reg_n_0_[6]\,
      I3 => \cable_unpull_watchdog_event_reg_n_0_[8]\,
      I4 => \cable_unpull_watchdog_event_reg_n_0_[9]\,
      O => p_0_in(9)
    );
\cable_unpull_watchdog_event_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_watchdog_event,
      D => p_0_in(0),
      Q => \cable_unpull_watchdog_event_reg_n_0_[0]\,
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_unpull_watchdog_event_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_watchdog_event,
      D => p_0_in(10),
      Q => p_1_in,
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_unpull_watchdog_event_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_watchdog_event,
      D => p_0_in(1),
      Q => \cable_unpull_watchdog_event_reg_n_0_[1]\,
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_unpull_watchdog_event_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_watchdog_event,
      D => p_0_in(2),
      Q => \cable_unpull_watchdog_event_reg_n_0_[2]\,
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_unpull_watchdog_event_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_watchdog_event,
      D => p_0_in(3),
      Q => \cable_unpull_watchdog_event_reg_n_0_[3]\,
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_unpull_watchdog_event_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_watchdog_event,
      D => p_0_in(4),
      Q => \cable_unpull_watchdog_event_reg_n_0_[4]\,
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_unpull_watchdog_event_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_watchdog_event,
      D => p_0_in(5),
      Q => \cable_unpull_watchdog_event_reg_n_0_[5]\,
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_unpull_watchdog_event_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_watchdog_event,
      D => p_0_in(6),
      Q => \cable_unpull_watchdog_event_reg_n_0_[6]\,
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_unpull_watchdog_event_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_watchdog_event,
      D => p_0_in(7),
      Q => \cable_unpull_watchdog_event_reg_n_0_[7]\,
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_unpull_watchdog_event_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_watchdog_event,
      D => p_0_in(8),
      Q => \cable_unpull_watchdog_event_reg_n_0_[8]\,
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_unpull_watchdog_event_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_watchdog_event,
      D => p_0_in(9),
      Q => \cable_unpull_watchdog_event_reg_n_0_[9]\,
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_unpull_watchdog_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_reset1,
      D => \cable_unpull_watchdog_reg[0]_i_3_n_7\,
      Q => cable_unpull_watchdog_reg(0),
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_0
    );
\cable_unpull_watchdog_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cable_unpull_watchdog_reg[0]_i_3_n_0\,
      CO(2) => \cable_unpull_watchdog_reg[0]_i_3_n_1\,
      CO(1) => \cable_unpull_watchdog_reg[0]_i_3_n_2\,
      CO(0) => \cable_unpull_watchdog_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cable_unpull_watchdog_reg[0]_i_3_n_4\,
      O(2) => \cable_unpull_watchdog_reg[0]_i_3_n_5\,
      O(1) => \cable_unpull_watchdog_reg[0]_i_3_n_6\,
      O(0) => \cable_unpull_watchdog_reg[0]_i_3_n_7\,
      S(3) => \cable_unpull_watchdog[0]_i_5_n_0\,
      S(2) => \cable_unpull_watchdog[0]_i_6_n_0\,
      S(1) => \cable_unpull_watchdog[0]_i_7_n_0\,
      S(0) => \cable_unpull_watchdog[0]_i_8_n_0\
    );
\cable_unpull_watchdog_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_reset1,
      D => \cable_unpull_watchdog_reg[8]_i_1_n_5\,
      Q => cable_unpull_watchdog_reg(10),
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_0
    );
\cable_unpull_watchdog_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_reset1,
      D => \cable_unpull_watchdog_reg[8]_i_1_n_4\,
      Q => cable_unpull_watchdog_reg(11),
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_0
    );
\cable_unpull_watchdog_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_reset1,
      D => \cable_unpull_watchdog_reg[12]_i_1_n_7\,
      Q => cable_unpull_watchdog_reg(12),
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_0
    );
\cable_unpull_watchdog_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cable_unpull_watchdog_reg[8]_i_1_n_0\,
      CO(3) => \cable_unpull_watchdog_reg[12]_i_1_n_0\,
      CO(2) => \cable_unpull_watchdog_reg[12]_i_1_n_1\,
      CO(1) => \cable_unpull_watchdog_reg[12]_i_1_n_2\,
      CO(0) => \cable_unpull_watchdog_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cable_unpull_watchdog_reg[12]_i_1_n_4\,
      O(2) => \cable_unpull_watchdog_reg[12]_i_1_n_5\,
      O(1) => \cable_unpull_watchdog_reg[12]_i_1_n_6\,
      O(0) => \cable_unpull_watchdog_reg[12]_i_1_n_7\,
      S(3) => \cable_unpull_watchdog[12]_i_2_n_0\,
      S(2) => \cable_unpull_watchdog[12]_i_3_n_0\,
      S(1) => \cable_unpull_watchdog[12]_i_4_n_0\,
      S(0) => \cable_unpull_watchdog[12]_i_5_n_0\
    );
\cable_unpull_watchdog_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_reset1,
      D => \cable_unpull_watchdog_reg[12]_i_1_n_6\,
      Q => cable_unpull_watchdog_reg(13),
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_0
    );
\cable_unpull_watchdog_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_reset1,
      D => \cable_unpull_watchdog_reg[12]_i_1_n_5\,
      Q => cable_unpull_watchdog_reg(14),
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_0
    );
\cable_unpull_watchdog_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_reset1,
      D => \cable_unpull_watchdog_reg[12]_i_1_n_4\,
      Q => cable_unpull_watchdog_reg(15),
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_0
    );
\cable_unpull_watchdog_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_reset1,
      D => \cable_unpull_watchdog_reg[16]_i_1_n_7\,
      Q => cable_unpull_watchdog_reg(16),
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_0
    );
\cable_unpull_watchdog_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cable_unpull_watchdog_reg[12]_i_1_n_0\,
      CO(3) => \NLW_cable_unpull_watchdog_reg[16]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \cable_unpull_watchdog_reg[16]_i_1_n_1\,
      CO(1) => \cable_unpull_watchdog_reg[16]_i_1_n_2\,
      CO(0) => \cable_unpull_watchdog_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \cable_unpull_watchdog_reg[16]_i_1_n_4\,
      O(2) => \cable_unpull_watchdog_reg[16]_i_1_n_5\,
      O(1) => \cable_unpull_watchdog_reg[16]_i_1_n_6\,
      O(0) => \cable_unpull_watchdog_reg[16]_i_1_n_7\,
      S(3) => \cable_unpull_watchdog[16]_i_2_n_0\,
      S(2) => \cable_unpull_watchdog[16]_i_3_n_0\,
      S(1) => \cable_unpull_watchdog[16]_i_4_n_0\,
      S(0) => \cable_unpull_watchdog[16]_i_5_n_0\
    );
\cable_unpull_watchdog_reg[17]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => cable_unpull_reset1,
      D => \cable_unpull_watchdog_reg[16]_i_1_n_6\,
      Q => cable_unpull_watchdog_reg(17),
      S => cable_unpull_reset_rising_rxusrclk2_sync_i_n_0
    );
\cable_unpull_watchdog_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_reset1,
      D => \cable_unpull_watchdog_reg[16]_i_1_n_5\,
      Q => cable_unpull_watchdog_reg(18),
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_0
    );
\cable_unpull_watchdog_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_reset1,
      D => \cable_unpull_watchdog_reg[16]_i_1_n_4\,
      Q => cable_unpull_watchdog_reg(19),
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_0
    );
\cable_unpull_watchdog_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_reset1,
      D => \cable_unpull_watchdog_reg[0]_i_3_n_6\,
      Q => cable_unpull_watchdog_reg(1),
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_0
    );
\cable_unpull_watchdog_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_reset1,
      D => \cable_unpull_watchdog_reg[0]_i_3_n_5\,
      Q => cable_unpull_watchdog_reg(2),
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_0
    );
\cable_unpull_watchdog_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_reset1,
      D => \cable_unpull_watchdog_reg[0]_i_3_n_4\,
      Q => cable_unpull_watchdog_reg(3),
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_0
    );
\cable_unpull_watchdog_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_reset1,
      D => \cable_unpull_watchdog_reg[4]_i_1_n_7\,
      Q => cable_unpull_watchdog_reg(4),
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_0
    );
\cable_unpull_watchdog_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cable_unpull_watchdog_reg[0]_i_3_n_0\,
      CO(3) => \cable_unpull_watchdog_reg[4]_i_1_n_0\,
      CO(2) => \cable_unpull_watchdog_reg[4]_i_1_n_1\,
      CO(1) => \cable_unpull_watchdog_reg[4]_i_1_n_2\,
      CO(0) => \cable_unpull_watchdog_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cable_unpull_watchdog_reg[4]_i_1_n_4\,
      O(2) => \cable_unpull_watchdog_reg[4]_i_1_n_5\,
      O(1) => \cable_unpull_watchdog_reg[4]_i_1_n_6\,
      O(0) => \cable_unpull_watchdog_reg[4]_i_1_n_7\,
      S(3) => \cable_unpull_watchdog[4]_i_2_n_0\,
      S(2) => \cable_unpull_watchdog[4]_i_3_n_0\,
      S(1) => \cable_unpull_watchdog[4]_i_4_n_0\,
      S(0) => \cable_unpull_watchdog[4]_i_5_n_0\
    );
\cable_unpull_watchdog_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_reset1,
      D => \cable_unpull_watchdog_reg[4]_i_1_n_6\,
      Q => cable_unpull_watchdog_reg(5),
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_0
    );
\cable_unpull_watchdog_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_reset1,
      D => \cable_unpull_watchdog_reg[4]_i_1_n_5\,
      Q => cable_unpull_watchdog_reg(6),
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_0
    );
\cable_unpull_watchdog_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_reset1,
      D => \cable_unpull_watchdog_reg[4]_i_1_n_4\,
      Q => cable_unpull_watchdog_reg(7),
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_0
    );
\cable_unpull_watchdog_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_reset1,
      D => \cable_unpull_watchdog_reg[8]_i_1_n_7\,
      Q => cable_unpull_watchdog_reg(8),
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_0
    );
\cable_unpull_watchdog_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cable_unpull_watchdog_reg[4]_i_1_n_0\,
      CO(3) => \cable_unpull_watchdog_reg[8]_i_1_n_0\,
      CO(2) => \cable_unpull_watchdog_reg[8]_i_1_n_1\,
      CO(1) => \cable_unpull_watchdog_reg[8]_i_1_n_2\,
      CO(0) => \cable_unpull_watchdog_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cable_unpull_watchdog_reg[8]_i_1_n_4\,
      O(2) => \cable_unpull_watchdog_reg[8]_i_1_n_5\,
      O(1) => \cable_unpull_watchdog_reg[8]_i_1_n_6\,
      O(0) => \cable_unpull_watchdog_reg[8]_i_1_n_7\,
      S(3) => \cable_unpull_watchdog[8]_i_2_n_0\,
      S(2) => \cable_unpull_watchdog[8]_i_3_n_0\,
      S(1) => \cable_unpull_watchdog[8]_i_4_n_0\,
      S(0) => \cable_unpull_watchdog[8]_i_5_n_0\
    );
\cable_unpull_watchdog_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_reset1,
      D => \cable_unpull_watchdog_reg[8]_i_1_n_6\,
      Q => cable_unpull_watchdog_reg(9),
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_0
    );
gearboxslipignore_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => gearboxslipignorecount_reg(3),
      I1 => gearboxslipignorecount_reg(2),
      I2 => gearboxslipignorecount_reg(0),
      I3 => gearboxslipignorecount_reg(1),
      I4 => gearboxslipignore,
      I5 => SS(0),
      O => gearboxslipignore_i_1_n_0
    );
gearboxslipignore_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gearboxslipignore_i_1_n_0,
      Q => gearboxslipignore,
      R => '0'
    );
\gearboxslipignorecount[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gearboxslipignorecount_reg(0),
      O => gearboxslipignorecount0(0)
    );
\gearboxslipignorecount[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => gearboxslipignorecount_reg(0),
      I1 => gearboxslipignorecount_reg(1),
      O => \gearboxslipignorecount[1]_i_1_n_0\
    );
\gearboxslipignorecount[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => gearboxslipignorecount_reg(1),
      I1 => gearboxslipignorecount_reg(0),
      I2 => gearboxslipignorecount_reg(2),
      O => \gearboxslipignorecount[2]_i_1_n_0\
    );
\gearboxslipignorecount[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => gearboxslipignorecount_reg(1),
      I1 => gearboxslipignorecount_reg(0),
      I2 => gearboxslipignorecount_reg(2),
      I3 => gearboxslipignorecount_reg(3),
      O => \gearboxslipignorecount[3]_i_1_n_0\
    );
\gearboxslipignorecount[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => gearboxslipignorecount_reg(2),
      I1 => gearboxslipignorecount_reg(0),
      I2 => gearboxslipignorecount_reg(1),
      I3 => gearboxslipignorecount_reg(3),
      O => \gearboxslipignorecount[3]_i_2_n_0\
    );
\gearboxslipignorecount_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \gearboxslipignorecount[3]_i_1_n_0\,
      D => gearboxslipignorecount0(0),
      Q => gearboxslipignorecount_reg(0),
      S => SS(0)
    );
\gearboxslipignorecount_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \gearboxslipignorecount[3]_i_1_n_0\,
      D => \gearboxslipignorecount[1]_i_1_n_0\,
      Q => gearboxslipignorecount_reg(1),
      S => SS(0)
    );
\gearboxslipignorecount_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \gearboxslipignorecount[3]_i_1_n_0\,
      D => \gearboxslipignorecount[2]_i_1_n_0\,
      Q => gearboxslipignorecount_reg(2),
      S => SS(0)
    );
\gearboxslipignorecount_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \gearboxslipignorecount[3]_i_1_n_0\,
      D => \gearboxslipignorecount[3]_i_2_n_0\,
      Q => gearboxslipignorecount_reg(3),
      S => SS(0)
    );
\rx_sample[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gearboxslipignore,
      O => \rx_sample[3]_i_1_n_0\
    );
\rx_sample_prev_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \rx_sample[3]_i_1_n_0\,
      D => rx_sample(0),
      Q => rx_sample_prev(0),
      R => cable_pull_reset_rising_rxusrclk2
    );
\rx_sample_prev_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \rx_sample[3]_i_1_n_0\,
      D => rx_sample(1),
      Q => rx_sample_prev(1),
      R => cable_pull_reset_rising_rxusrclk2
    );
\rx_sample_prev_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \rx_sample[3]_i_1_n_0\,
      D => rx_sample(2),
      Q => rx_sample_prev(2),
      R => cable_pull_reset_rising_rxusrclk2
    );
\rx_sample_prev_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \rx_sample[3]_i_1_n_0\,
      D => rx_sample(3),
      Q => rx_sample_prev(3),
      R => cable_pull_reset_rising_rxusrclk2
    );
\rx_sample_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \rx_sample[3]_i_1_n_0\,
      D => D(0),
      Q => rx_sample(0),
      R => cable_pull_reset_rising_rxusrclk2
    );
\rx_sample_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \rx_sample[3]_i_1_n_0\,
      D => D(1),
      Q => rx_sample(1),
      R => cable_pull_reset_rising_rxusrclk2
    );
\rx_sample_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \rx_sample[3]_i_1_n_0\,
      D => D(2),
      Q => rx_sample(2),
      R => cable_pull_reset_rising_rxusrclk2
    );
\rx_sample_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \rx_sample[3]_i_1_n_0\,
      D => D(3),
      Q => rx_sample(3),
      R => cable_pull_reset_rising_rxusrclk2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_gtwizard_10gbaser_multi_GT is
  port (
    drp_drdy_o : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxrecclk_out : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    drp_drpdo_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dclk_0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt0_rxbufreset_i0 : out STD_LOGIC;
    gt0_rxresetdone_reg_reg0 : out STD_LOGIC;
    gt0_txresetdone_reg0 : out STD_LOGIC;
    dclk : in STD_LOGIC;
    drp_den_i : in STD_LOGIC;
    drp_dwe_i : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_gttxreset_i : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    qplloutclk : in STD_LOGIC;
    qplloutrefclk : in STD_LOGIC;
    gt0_rxbufreset_i : in STD_LOGIC;
    gt_slip : in STD_LOGIC;
    pcs_resetout_rising : in STD_LOGIC;
    clear_rx_prbs_err_count : in STD_LOGIC;
    gt0_rxuserrdy_i : in STD_LOGIC;
    CLK : in STD_LOGIC;
    tx_disable : in STD_LOGIC;
    txuserrdy : in STD_LOGIC;
    txusrclk : in STD_LOGIC;
    txusrclk2 : in STD_LOGIC;
    drp_di_i : in STD_LOGIC_VECTOR ( 15 downto 0 );
    loopback_ctrl : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_prbs31_en : in STD_LOGIC;
    gt_txc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_prbs31_en : in STD_LOGIC;
    gt_txd : in STD_LOGIC_VECTOR ( 31 downto 0 );
    drp_daddr_i : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt0_rxresetdone_i_reg_rxusrclk2 : in STD_LOGIC;
    qplllock_rxusrclk2 : in STD_LOGIC;
    qplllock_txusrclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_gtwizard_10gbaser_multi_GT : entity is "ten_gig_eth_pcs_pma_gtwizard_10gbaser_multi_GT";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_gtwizard_10gbaser_multi_GT;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_gtwizard_10gbaser_multi_GT is
begin
gt0_gtwizard_10gbaser_i: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_gtwizard_10gbaser_GT
     port map (
      AS(0) => AS(0),
      CLK => CLK,
      D(3 downto 0) => D(3 downto 0),
      clear_rx_prbs_err_count => clear_rx_prbs_err_count,
      dclk => dclk,
      dclk_0(31 downto 0) => dclk_0(31 downto 0),
      drp_daddr_i(8 downto 0) => drp_daddr_i(8 downto 0),
      drp_den_i => drp_den_i,
      drp_di_i(15 downto 0) => drp_di_i(15 downto 0),
      drp_drdy_o => drp_drdy_o,
      drp_drpdo_o(15 downto 0) => drp_drpdo_o(15 downto 0),
      drp_dwe_i => drp_dwe_i,
      gt0_gttxreset_i => gt0_gttxreset_i,
      gt0_rxbufreset_i => gt0_rxbufreset_i,
      gt0_rxbufreset_i0 => gt0_rxbufreset_i0,
      gt0_rxresetdone_i_reg_rxusrclk2 => gt0_rxresetdone_i_reg_rxusrclk2,
      gt0_rxresetdone_reg_reg0 => gt0_rxresetdone_reg_reg0,
      gt0_rxuserrdy_i => gt0_rxuserrdy_i,
      gt0_txresetdone_reg0 => gt0_txresetdone_reg0,
      gt_slip => gt_slip,
      gt_txc(7 downto 0) => gt_txc(7 downto 0),
      gt_txd(31 downto 0) => gt_txd(31 downto 0),
      loopback_ctrl(0) => loopback_ctrl(0),
      pcs_resetout_rising => pcs_resetout_rising,
      qplllock_rxusrclk2 => qplllock_rxusrclk2,
      qplllock_txusrclk2 => qplllock_txusrclk2,
      qplloutclk => qplloutclk,
      qplloutrefclk => qplloutrefclk,
      rx_prbs31_en => rx_prbs31_en,
      rxn => rxn,
      rxp => rxp,
      rxrecclk_out => rxrecclk_out,
      tx_disable => tx_disable,
      tx_prbs31_en => tx_prbs31_en,
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      txuserrdy => txuserrdy,
      txusrclk => txusrclk,
      txusrclk2 => txusrclk2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_local_clock_and_reset is
  port (
    CLK : out STD_LOGIC;
    AS : out STD_LOGIC_VECTOR ( 0 to 0 );
    txreset_txusrclk2 : out STD_LOGIC;
    dclk_reset : out STD_LOGIC;
    rxreset_rxusrclk2 : out STD_LOGIC;
    areset_rxusrclk2 : out STD_LOGIC;
    pma_resetout_rising_rxusrclk2 : out STD_LOGIC;
    gt0_rxuserrdy_i : out STD_LOGIC;
    rxrecclk_out : in STD_LOGIC;
    sim_speedup_control : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    dclk : in STD_LOGIC;
    txusrclk2 : in STD_LOGIC;
    qplllock_rxusrclk2 : in STD_LOGIC;
    tx_resetdone : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    areset : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    \sync1_r_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sync1_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_local_clock_and_reset : entity is "ten_gig_eth_pcs_pma_local_clock_and_reset";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_local_clock_and_reset;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_local_clock_and_reset is
  signal \^as\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^clk\ : STD_LOGIC;
  signal coreclk_reset_rx_tmp : STD_LOGIC;
  signal coreclk_reset_tx_tmp : STD_LOGIC;
  signal data_out : STD_LOGIC;
  signal dclk_areset : STD_LOGIC;
  signal \dclk_reset_rx_tmp__0\ : STD_LOGIC;
  signal \^gt0_rxuserrdy_i\ : STD_LOGIC;
  signal gtrxreset_rxusrclk2 : STD_LOGIC;
  signal rx_resetdone_dclk : STD_LOGIC;
  signal rxuserrdy_counter0 : STD_LOGIC;
  signal \rxuserrdy_counter1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \rxuserrdy_counter1_carry__0_n_0\ : STD_LOGIC;
  signal \rxuserrdy_counter1_carry__0_n_1\ : STD_LOGIC;
  signal \rxuserrdy_counter1_carry__0_n_2\ : STD_LOGIC;
  signal \rxuserrdy_counter1_carry__0_n_3\ : STD_LOGIC;
  signal rxuserrdy_counter1_carry_n_0 : STD_LOGIC;
  signal rxuserrdy_counter1_carry_n_1 : STD_LOGIC;
  signal rxuserrdy_counter1_carry_n_2 : STD_LOGIC;
  signal rxuserrdy_counter1_carry_n_3 : STD_LOGIC;
  signal \rxuserrdy_counter[0]_i_3_n_0\ : STD_LOGIC;
  signal rxuserrdy_counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \rxuserrdy_counter_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal signal_detect_coreclk : STD_LOGIC;
  signal signal_detect_dclk : STD_LOGIC;
  signal sim_speedup_controller_inst_n_0 : STD_LOGIC;
  signal sim_speedup_controller_inst_n_1 : STD_LOGIC;
  signal sim_speedup_controller_inst_n_2 : STD_LOGIC;
  signal sim_speedup_controller_inst_n_3 : STD_LOGIC;
  signal sim_speedup_controller_inst_n_4 : STD_LOGIC;
  signal sim_speedup_controller_inst_n_5 : STD_LOGIC;
  signal sim_speedup_controller_inst_n_6 : STD_LOGIC;
  signal sim_speedup_controller_inst_n_7 : STD_LOGIC;
  signal NLW_rxuserrdy_counter1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rxuserrdy_counter1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rxuserrdy_counter1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rxuserrdy_counter1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_rxuserrdy_counter_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of rxoutclk_bufh_i : label is "PRIMITIVE";
begin
  AS(0) <= \^as\(0);
  CLK <= \^clk\;
  gt0_rxuserrdy_i <= \^gt0_rxuserrdy_i\;
areset_rxusrclk2_sync_i: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst_7
     port map (
      areset => areset,
      areset_rxusrclk2 => areset_rxusrclk2,
      data_out_reg_0 => \^clk\
    );
coreclk_areset_sync_i: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst_8
     port map (
      AS(0) => coreclk_reset_tx_tmp,
      D(0) => D(0),
      areset => areset,
      coreclk => coreclk,
      data_out_reg_0(0) => coreclk_reset_rx_tmp,
      signal_detect_coreclk => signal_detect_coreclk,
      tx_resetdone => tx_resetdone
    );
coreclk_reset_rx_sync_i: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst_9
     port map (
      AS(0) => data_out,
      coreclk => coreclk,
      \sync1_r_reg[4]_0\(0) => coreclk_reset_rx_tmp
    );
coreclk_reset_tx_sync_i: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst_10
     port map (
      AS(0) => \^as\(0),
      coreclk => coreclk,
      \sync1_r_reg[4]_0\(0) => coreclk_reset_tx_tmp
    );
dclk_areset_sync_i: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst_11
     port map (
      areset => areset,
      dclk => dclk,
      dclk_areset => dclk_areset
    );
dclk_reset_rx_sync_i: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst_12
     port map (
      AS(0) => \dclk_reset_rx_tmp__0\,
      dclk => dclk,
      dclk_reset => dclk_reset
    );
dclk_reset_rx_tmp: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => signal_detect_dclk,
      I1 => dclk_areset,
      I2 => rx_resetdone_dclk,
      O => \dclk_reset_rx_tmp__0\
    );
gtrxreset_rxusrclk2_sync_i: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst_13
     port map (
      data_out_reg_0 => \^clk\,
      gtrxreset_rxusrclk2 => gtrxreset_rxusrclk2,
      qplllock_rxusrclk2 => qplllock_rxusrclk2,
      rxuserrdy_counter0 => rxuserrdy_counter0,
      \sync1_r_reg[0]_0\(0) => \sync1_r_reg[0]_0\(0)
    );
pma_resetout_rising_rxusrclk2_sync_i: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst_14
     port map (
      data_out_reg_0 => \^clk\,
      pma_resetout_rising_rxusrclk2 => pma_resetout_rising_rxusrclk2,
      \sync1_r_reg[0]_0\(0) => \sync1_r_reg[0]\(0)
    );
rxoutclk_bufh_i: unisim.vcomponents.BUFH
     port map (
      I => rxrecclk_out,
      O => \^clk\
    );
rxreset_rxusrclk2_sync_i: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst_15
     port map (
      AS(0) => data_out,
      data_out_reg_0 => \^clk\,
      rxreset_rxusrclk2 => rxreset_rxusrclk2
    );
rxresetdone_dclk_sync_i: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_16
     port map (
      D(0) => D(0),
      dclk => dclk,
      rx_resetdone_dclk => rx_resetdone_dclk
    );
rxuserrdy_counter1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => rxuserrdy_counter1_carry_n_0,
      CO(2) => rxuserrdy_counter1_carry_n_1,
      CO(1) => rxuserrdy_counter1_carry_n_2,
      CO(0) => rxuserrdy_counter1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_rxuserrdy_counter1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => sim_speedup_controller_inst_n_0,
      S(2) => sim_speedup_controller_inst_n_1,
      S(1) => sim_speedup_controller_inst_n_2,
      S(0) => sim_speedup_controller_inst_n_3
    );
\rxuserrdy_counter1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => rxuserrdy_counter1_carry_n_0,
      CO(3) => \rxuserrdy_counter1_carry__0_n_0\,
      CO(2) => \rxuserrdy_counter1_carry__0_n_1\,
      CO(1) => \rxuserrdy_counter1_carry__0_n_2\,
      CO(0) => \rxuserrdy_counter1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_rxuserrdy_counter1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \rxuserrdy_counter1_carry__0_i_1_n_0\,
      S(2) => sim_speedup_controller_inst_n_4,
      S(1) => sim_speedup_controller_inst_n_5,
      S(0) => sim_speedup_controller_inst_n_6
    );
\rxuserrdy_counter1_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => rxuserrdy_counter_reg(23),
      I1 => rxuserrdy_counter_reg(22),
      I2 => rxuserrdy_counter_reg(21),
      O => \rxuserrdy_counter1_carry__0_i_1_n_0\
    );
\rxuserrdy_counter1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rxuserrdy_counter1_carry__0_n_0\,
      CO(3 downto 0) => \NLW_rxuserrdy_counter1_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_rxuserrdy_counter1_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => sel,
      S(3 downto 0) => B"0001"
    );
\rxuserrdy_counter[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rxuserrdy_counter_reg(0),
      O => \rxuserrdy_counter[0]_i_3_n_0\
    );
\rxuserrdy_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => sel,
      D => \rxuserrdy_counter_reg[0]_i_2_n_7\,
      Q => rxuserrdy_counter_reg(0),
      R => rxuserrdy_counter0
    );
\rxuserrdy_counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rxuserrdy_counter_reg[0]_i_2_n_0\,
      CO(2) => \rxuserrdy_counter_reg[0]_i_2_n_1\,
      CO(1) => \rxuserrdy_counter_reg[0]_i_2_n_2\,
      CO(0) => \rxuserrdy_counter_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \rxuserrdy_counter_reg[0]_i_2_n_4\,
      O(2) => \rxuserrdy_counter_reg[0]_i_2_n_5\,
      O(1) => \rxuserrdy_counter_reg[0]_i_2_n_6\,
      O(0) => \rxuserrdy_counter_reg[0]_i_2_n_7\,
      S(3 downto 1) => rxuserrdy_counter_reg(3 downto 1),
      S(0) => \rxuserrdy_counter[0]_i_3_n_0\
    );
\rxuserrdy_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => sel,
      D => \rxuserrdy_counter_reg[8]_i_1_n_5\,
      Q => rxuserrdy_counter_reg(10),
      R => rxuserrdy_counter0
    );
\rxuserrdy_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => sel,
      D => \rxuserrdy_counter_reg[8]_i_1_n_4\,
      Q => rxuserrdy_counter_reg(11),
      R => rxuserrdy_counter0
    );
\rxuserrdy_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => sel,
      D => \rxuserrdy_counter_reg[12]_i_1_n_7\,
      Q => rxuserrdy_counter_reg(12),
      R => rxuserrdy_counter0
    );
\rxuserrdy_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rxuserrdy_counter_reg[8]_i_1_n_0\,
      CO(3) => \rxuserrdy_counter_reg[12]_i_1_n_0\,
      CO(2) => \rxuserrdy_counter_reg[12]_i_1_n_1\,
      CO(1) => \rxuserrdy_counter_reg[12]_i_1_n_2\,
      CO(0) => \rxuserrdy_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rxuserrdy_counter_reg[12]_i_1_n_4\,
      O(2) => \rxuserrdy_counter_reg[12]_i_1_n_5\,
      O(1) => \rxuserrdy_counter_reg[12]_i_1_n_6\,
      O(0) => \rxuserrdy_counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => rxuserrdy_counter_reg(15 downto 12)
    );
\rxuserrdy_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => sel,
      D => \rxuserrdy_counter_reg[12]_i_1_n_6\,
      Q => rxuserrdy_counter_reg(13),
      R => rxuserrdy_counter0
    );
\rxuserrdy_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => sel,
      D => \rxuserrdy_counter_reg[12]_i_1_n_5\,
      Q => rxuserrdy_counter_reg(14),
      R => rxuserrdy_counter0
    );
\rxuserrdy_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => sel,
      D => \rxuserrdy_counter_reg[12]_i_1_n_4\,
      Q => rxuserrdy_counter_reg(15),
      R => rxuserrdy_counter0
    );
\rxuserrdy_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => sel,
      D => \rxuserrdy_counter_reg[16]_i_1_n_7\,
      Q => rxuserrdy_counter_reg(16),
      R => rxuserrdy_counter0
    );
\rxuserrdy_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rxuserrdy_counter_reg[12]_i_1_n_0\,
      CO(3) => \rxuserrdy_counter_reg[16]_i_1_n_0\,
      CO(2) => \rxuserrdy_counter_reg[16]_i_1_n_1\,
      CO(1) => \rxuserrdy_counter_reg[16]_i_1_n_2\,
      CO(0) => \rxuserrdy_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rxuserrdy_counter_reg[16]_i_1_n_4\,
      O(2) => \rxuserrdy_counter_reg[16]_i_1_n_5\,
      O(1) => \rxuserrdy_counter_reg[16]_i_1_n_6\,
      O(0) => \rxuserrdy_counter_reg[16]_i_1_n_7\,
      S(3 downto 0) => rxuserrdy_counter_reg(19 downto 16)
    );
\rxuserrdy_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => sel,
      D => \rxuserrdy_counter_reg[16]_i_1_n_6\,
      Q => rxuserrdy_counter_reg(17),
      R => rxuserrdy_counter0
    );
\rxuserrdy_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => sel,
      D => \rxuserrdy_counter_reg[16]_i_1_n_5\,
      Q => rxuserrdy_counter_reg(18),
      R => rxuserrdy_counter0
    );
\rxuserrdy_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => sel,
      D => \rxuserrdy_counter_reg[16]_i_1_n_4\,
      Q => rxuserrdy_counter_reg(19),
      R => rxuserrdy_counter0
    );
\rxuserrdy_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => sel,
      D => \rxuserrdy_counter_reg[0]_i_2_n_6\,
      Q => rxuserrdy_counter_reg(1),
      R => rxuserrdy_counter0
    );
\rxuserrdy_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => sel,
      D => \rxuserrdy_counter_reg[20]_i_1_n_7\,
      Q => rxuserrdy_counter_reg(20),
      R => rxuserrdy_counter0
    );
\rxuserrdy_counter_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rxuserrdy_counter_reg[16]_i_1_n_0\,
      CO(3) => \NLW_rxuserrdy_counter_reg[20]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \rxuserrdy_counter_reg[20]_i_1_n_1\,
      CO(1) => \rxuserrdy_counter_reg[20]_i_1_n_2\,
      CO(0) => \rxuserrdy_counter_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rxuserrdy_counter_reg[20]_i_1_n_4\,
      O(2) => \rxuserrdy_counter_reg[20]_i_1_n_5\,
      O(1) => \rxuserrdy_counter_reg[20]_i_1_n_6\,
      O(0) => \rxuserrdy_counter_reg[20]_i_1_n_7\,
      S(3 downto 0) => rxuserrdy_counter_reg(23 downto 20)
    );
\rxuserrdy_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => sel,
      D => \rxuserrdy_counter_reg[20]_i_1_n_6\,
      Q => rxuserrdy_counter_reg(21),
      R => rxuserrdy_counter0
    );
\rxuserrdy_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => sel,
      D => \rxuserrdy_counter_reg[20]_i_1_n_5\,
      Q => rxuserrdy_counter_reg(22),
      R => rxuserrdy_counter0
    );
\rxuserrdy_counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => sel,
      D => \rxuserrdy_counter_reg[20]_i_1_n_4\,
      Q => rxuserrdy_counter_reg(23),
      R => rxuserrdy_counter0
    );
\rxuserrdy_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => sel,
      D => \rxuserrdy_counter_reg[0]_i_2_n_5\,
      Q => rxuserrdy_counter_reg(2),
      R => rxuserrdy_counter0
    );
\rxuserrdy_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => sel,
      D => \rxuserrdy_counter_reg[0]_i_2_n_4\,
      Q => rxuserrdy_counter_reg(3),
      R => rxuserrdy_counter0
    );
\rxuserrdy_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => sel,
      D => \rxuserrdy_counter_reg[4]_i_1_n_7\,
      Q => rxuserrdy_counter_reg(4),
      R => rxuserrdy_counter0
    );
\rxuserrdy_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rxuserrdy_counter_reg[0]_i_2_n_0\,
      CO(3) => \rxuserrdy_counter_reg[4]_i_1_n_0\,
      CO(2) => \rxuserrdy_counter_reg[4]_i_1_n_1\,
      CO(1) => \rxuserrdy_counter_reg[4]_i_1_n_2\,
      CO(0) => \rxuserrdy_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rxuserrdy_counter_reg[4]_i_1_n_4\,
      O(2) => \rxuserrdy_counter_reg[4]_i_1_n_5\,
      O(1) => \rxuserrdy_counter_reg[4]_i_1_n_6\,
      O(0) => \rxuserrdy_counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => rxuserrdy_counter_reg(7 downto 4)
    );
\rxuserrdy_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => sel,
      D => \rxuserrdy_counter_reg[4]_i_1_n_6\,
      Q => rxuserrdy_counter_reg(5),
      R => rxuserrdy_counter0
    );
\rxuserrdy_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => sel,
      D => \rxuserrdy_counter_reg[4]_i_1_n_5\,
      Q => rxuserrdy_counter_reg(6),
      R => rxuserrdy_counter0
    );
\rxuserrdy_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => sel,
      D => \rxuserrdy_counter_reg[4]_i_1_n_4\,
      Q => rxuserrdy_counter_reg(7),
      R => rxuserrdy_counter0
    );
\rxuserrdy_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => sel,
      D => \rxuserrdy_counter_reg[8]_i_1_n_7\,
      Q => rxuserrdy_counter_reg(8),
      R => rxuserrdy_counter0
    );
\rxuserrdy_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rxuserrdy_counter_reg[4]_i_1_n_0\,
      CO(3) => \rxuserrdy_counter_reg[8]_i_1_n_0\,
      CO(2) => \rxuserrdy_counter_reg[8]_i_1_n_1\,
      CO(1) => \rxuserrdy_counter_reg[8]_i_1_n_2\,
      CO(0) => \rxuserrdy_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rxuserrdy_counter_reg[8]_i_1_n_4\,
      O(2) => \rxuserrdy_counter_reg[8]_i_1_n_5\,
      O(1) => \rxuserrdy_counter_reg[8]_i_1_n_6\,
      O(0) => \rxuserrdy_counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => rxuserrdy_counter_reg(11 downto 8)
    );
\rxuserrdy_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => sel,
      D => \rxuserrdy_counter_reg[8]_i_1_n_6\,
      Q => rxuserrdy_counter_reg(9),
      R => rxuserrdy_counter0
    );
rxuserrdy_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => sim_speedup_controller_inst_n_7,
      Q => \^gt0_rxuserrdy_i\,
      R => '0'
    );
signal_detect_coreclk_sync_i: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_17
     port map (
      coreclk => coreclk,
      signal_detect => signal_detect,
      signal_detect_coreclk => signal_detect_coreclk
    );
signal_detect_dclk_sync_i: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_18
     port map (
      dclk => dclk,
      signal_detect => signal_detect,
      signal_detect_dclk => signal_detect_dclk
    );
sim_speedup_controller_inst: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_sim_speedup_controller
     port map (
      CO(0) => \rxuserrdy_counter1_carry__0_n_0\,
      S(3) => sim_speedup_controller_inst_n_0,
      S(2) => sim_speedup_controller_inst_n_1,
      S(1) => sim_speedup_controller_inst_n_2,
      S(0) => sim_speedup_controller_inst_n_3,
      coreclk => coreclk,
      gt0_rxuserrdy_i => \^gt0_rxuserrdy_i\,
      gtrxreset_rxusrclk2 => gtrxreset_rxusrclk2,
      rxuserrdy_counter_reg(20 downto 0) => rxuserrdy_counter_reg(20 downto 0),
      \rxuserrdy_counter_reg[19]\(2) => sim_speedup_controller_inst_n_4,
      \rxuserrdy_counter_reg[19]\(1) => sim_speedup_controller_inst_n_5,
      \rxuserrdy_counter_reg[19]\(0) => sim_speedup_controller_inst_n_6,
      rxuserrdy_reg => sim_speedup_controller_inst_n_7,
      sim_speedup_control => sim_speedup_control
    );
txreset_txusrclk2_sync_i: entity work.\ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst__parameterized0\
     port map (
      AS(0) => \^as\(0),
      txreset_txusrclk2 => txreset_txusrclk2,
      txusrclk2 => txusrclk2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_asynch_fifo is
  port (
    wr_clk : in STD_LOGIC;
    wr_clk_en : in STD_LOGIC;
    wr_reset : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    wr_data : in STD_LOGIC_VECTOR ( 65 downto 0 );
    rd_clk : in STD_LOGIC;
    rd_clk_en : in STD_LOGIC;
    rd_reset : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    rd_data : out STD_LOGIC_VECTOR ( 65 downto 0 );
    fifo_wr_addr : out STD_LOGIC_VECTOR ( 4 downto 0 );
    fifo_rd_addr : out STD_LOGIC_VECTOR ( 4 downto 0 );
    status : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_asynch_fifo : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_asynch_fifo : entity is "ten_gig_eth_pcs_pma_v6_0_15_asynch_fifo";
  attribute WIDTH : integer;
  attribute WIDTH of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_asynch_fifo : entity is 66;
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_asynch_fifo;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_asynch_fifo is
  signal ecomp_0 : STD_LOGIC;
  signal ecomp_1 : STD_LOGIC;
  signal ecomp_2 : STD_LOGIC;
  signal ecomp_3 : STD_LOGIC;
  signal ecomp_4 : STD_LOGIC;
  signal \^empty\ : STD_LOGIC;
  signal empty_allow0 : STD_LOGIC;
  signal empty_int_i_1_n_0 : STD_LOGIC;
  signal emptyg : STD_LOGIC;
  signal emuxcyo_0 : STD_LOGIC;
  signal emuxcyo_1 : STD_LOGIC;
  signal emuxcyo_2 : STD_LOGIC;
  signal emuxcyo_3 : STD_LOGIC;
  signal fcomp_0 : STD_LOGIC;
  signal fcomp_01 : STD_LOGIC;
  signal fcomp_1 : STD_LOGIC;
  signal fcomp_2 : STD_LOGIC;
  signal fcomp_3 : STD_LOGIC;
  signal fcomp_4 : STD_LOGIC;
  signal \^fifo_rd_addr\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^fifo_wr_addr\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal fmuxcyo_0 : STD_LOGIC;
  signal fmuxcyo_1 : STD_LOGIC;
  signal fmuxcyo_2 : STD_LOGIC;
  signal fmuxcyo_3 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal full_int_i_1_n_0 : STD_LOGIC;
  signal fullg : STD_LOGIC;
  signal p_0_in23_in : STD_LOGIC;
  signal p_0_in27_in : STD_LOGIC;
  signal p_0_in31_in : STD_LOGIC;
  signal p_0_in35_in : STD_LOGIC;
  signal p_0_in42_in : STD_LOGIC;
  signal p_0_in46_in : STD_LOGIC;
  signal p_0_in50_in : STD_LOGIC;
  signal p_0_in54_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_3_in44_in : STD_LOGIC;
  signal p_3_in48_in : STD_LOGIC;
  signal p_3_in52_in : STD_LOGIC;
  signal p_3_in56_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_4_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_7_in : STD_LOGIC;
  signal rag_writesync : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of rag_writesync : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rag_writesync : signal is "no";
  signal rag_writesync0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of rag_writesync0 : signal is "true";
  attribute shreg_extract of rag_writesync0 : signal is "no";
  signal rag_writesync1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of rag_writesync1 : signal is "true";
  attribute shreg_extract of rag_writesync1 : signal is "no";
  signal rag_writesync2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of rag_writesync2 : signal is "true";
  attribute shreg_extract of rag_writesync2 : signal is "no";
  signal ram_wr_en : STD_LOGIC;
  signal \rd_gray_reg_n_0_[0]\ : STD_LOGIC;
  signal rd_lastgray : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_lastgray_wrclk : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of rd_lastgray_wrclk : signal is "true";
  attribute shreg_extract of rd_lastgray_wrclk : signal is "no";
  signal rd_lastgray_wrclk0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of rd_lastgray_wrclk0 : signal is "true";
  attribute shreg_extract of rd_lastgray_wrclk0 : signal is "no";
  signal rd_lastgray_wrclk1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of rd_lastgray_wrclk1 : signal is "true";
  attribute shreg_extract of rd_lastgray_wrclk1 : signal is "no";
  signal rd_lastgray_wrclk2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of rd_lastgray_wrclk2 : signal is "true";
  attribute shreg_extract of rd_lastgray_wrclk2 : signal is "no";
  signal rd_nextgray0 : STD_LOGIC;
  signal rd_nextgray018_out : STD_LOGIC;
  signal rd_nextgray020_out : STD_LOGIC;
  signal rd_nextgray022_out : STD_LOGIC;
  signal rd_truegray : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal status0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \status[4]_i_3_n_0\ : STD_LOGIC;
  signal wr_addr_pipe : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_addr_pipe0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_addr_pipe1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_gray : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_gray_rdclk : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of wr_gray_rdclk : signal is "true";
  attribute shreg_extract of wr_gray_rdclk : signal is "no";
  signal wr_gray_rdclk0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of wr_gray_rdclk0 : signal is "true";
  attribute shreg_extract of wr_gray_rdclk0 : signal is "no";
  signal wr_gray_rdclk1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of wr_gray_rdclk1 : signal is "true";
  attribute shreg_extract of wr_gray_rdclk1 : signal is "no";
  signal wr_gray_rdclk2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of wr_gray_rdclk2 : signal is "true";
  attribute shreg_extract of wr_gray_rdclk2 : signal is "no";
  signal NLW_emuxcy0_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_emuxcy4_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_emuxcy4_CARRY4_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_emuxcy4_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_emuxcy4_CARRY4_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_fmuxcy0_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fmuxcy4_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_fmuxcy4_CARRY4_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_fmuxcy4_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fmuxcy4_CARRY4_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of emuxcy0_CARRY4 : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of emuxcy0_CARRY4 : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of emuxcy0_CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of emuxcy0_CARRY4 : label is "LO:O";
  attribute BOX_TYPE of emuxcy4_CARRY4 : label is "PRIMITIVE";
  attribute OPT_MODIFIED of emuxcy4_CARRY4 : label is "MLO";
  attribute XILINX_LEGACY_PRIM of emuxcy4_CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of emuxcy4_CARRY4 : label is "LO:O";
  attribute BOX_TYPE of fmuxcy0_CARRY4 : label is "PRIMITIVE";
  attribute OPT_MODIFIED of fmuxcy0_CARRY4 : label is "MLO";
  attribute XILINX_LEGACY_PRIM of fmuxcy0_CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of fmuxcy0_CARRY4 : label is "LO:O";
  attribute BOX_TYPE of fmuxcy4_CARRY4 : label is "PRIMITIVE";
  attribute OPT_MODIFIED of fmuxcy4_CARRY4 : label is "MLO";
  attribute XILINX_LEGACY_PRIM of fmuxcy4_CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of fmuxcy4_CARRY4 : label is "LO:O";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \rag_writesync0_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \rag_writesync0_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync0_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync0_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync0_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync0_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync0_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync0_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync0_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync0_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync0_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync0_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync0_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync0_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync0_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync1_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync1_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync1_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync1_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync1_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync1_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync1_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync1_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync1_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync1_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync2_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync2_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync2_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync2_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync2_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync2_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync2_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync2_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync2_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync2_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync_reg[4]\ : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rd_addr[3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \rd_addr[4]_i_2\ : label is "soft_lutpair1";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk0_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk0_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk0_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk0_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk0_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk0_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk0_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk0_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk0_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk0_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk0_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk0_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk0_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk0_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk0_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk1_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk1_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk1_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk1_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk1_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk1_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk1_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk1_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk1_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk1_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk2_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk2_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk2_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk2_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk2_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk2_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk2_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk2_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk2_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk2_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk_reg[4]\ : label is "no";
  attribute SOFT_HLUTNM of \wr_addr[1]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \wr_addr[2]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \wr_addr[3]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \wr_addr[4]_i_2\ : label is "soft_lutpair0";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk0_reg[0]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk0_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk0_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk0_reg[1]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk0_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk0_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk0_reg[2]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk0_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk0_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk0_reg[3]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk0_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk0_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk0_reg[4]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk0_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk0_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk1_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk1_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk1_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk1_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk1_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk1_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk1_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk1_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk1_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk1_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk2_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk2_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk2_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk2_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk2_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk2_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk2_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk2_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk2_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk2_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk_reg[0]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk_reg[1]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk_reg[2]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk_reg[3]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk_reg[4]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk_reg[4]\ : label is "no";
  attribute SOFT_HLUTNM of \wr_nextgray[1]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \wr_nextgray[2]_i_1\ : label is "soft_lutpair3";
begin
  empty <= \^empty\;
  fifo_rd_addr(4 downto 0) <= \^fifo_rd_addr\(4 downto 0);
  fifo_wr_addr(4 downto 0) <= \^fifo_wr_addr\(4 downto 0);
  full <= \^full\;
dp_ram_i: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_dp_ram
     port map (
      ADDRA(4 downto 0) => \^fifo_rd_addr\(4 downto 0),
      ADDRD(4 downto 0) => \^fifo_wr_addr\(4 downto 0),
      E(0) => ram_wr_en,
      rd_clk => rd_clk,
      rd_clk_en => rd_clk_en,
      rd_data(65 downto 0) => rd_data(65 downto 0),
      \rd_data_reg[0]_0\ => \^empty\,
      rd_en => rd_en,
      \wr_addr_reg[4]\ => \^full\,
      wr_clk => wr_clk,
      wr_clk_en => wr_clk_en,
      wr_data(65 downto 0) => wr_data(65 downto 0),
      wr_en => wr_en
    );
empty_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8CC"
    )
        port map (
      I0 => emptyg,
      I1 => \^empty\,
      I2 => rd_en,
      I3 => rd_clk_en,
      O => empty_int_i_1_n_0
    );
empty_int_reg: unisim.vcomponents.FDSE
     port map (
      C => rd_clk,
      CE => '1',
      D => empty_int_i_1_n_0,
      Q => \^empty\,
      S => rd_reset
    );
emuxcy0_CARRY4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => emuxcyo_3,
      CO(2) => emuxcyo_2,
      CO(1) => emuxcyo_1,
      CO(0) => emuxcyo_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_emuxcy0_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3) => ecomp_3,
      S(2) => ecomp_2,
      S(1) => ecomp_1,
      S(0) => ecomp_0
    );
emuxcy0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => \rd_gray_reg_n_0_[0]\,
      I1 => \^empty\,
      I2 => \^fifo_rd_addr\(1),
      I3 => wr_gray_rdclk(0),
      O => ecomp_0
    );
emuxcy1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => p_3_in56_in,
      I1 => \^empty\,
      I2 => p_0_in54_in,
      I3 => wr_gray_rdclk(1),
      O => ecomp_1
    );
emuxcy2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => p_3_in52_in,
      I1 => \^empty\,
      I2 => p_0_in50_in,
      I3 => wr_gray_rdclk(2),
      O => ecomp_2
    );
emuxcy3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => p_3_in48_in,
      I1 => \^empty\,
      I2 => p_0_in46_in,
      I3 => wr_gray_rdclk(3),
      O => ecomp_3
    );
emuxcy4_CARRY4: unisim.vcomponents.CARRY4
     port map (
      CI => emuxcyo_3,
      CO(3 downto 1) => NLW_emuxcy4_CARRY4_CO_UNCONNECTED(3 downto 1),
      CO(0) => emptyg,
      CYINIT => '0',
      DI(3 downto 1) => NLW_emuxcy4_CARRY4_DI_UNCONNECTED(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => NLW_emuxcy4_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => NLW_emuxcy4_CARRY4_S_UNCONNECTED(3 downto 1),
      S(0) => ecomp_4
    );
emuxcy4_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => p_3_in44_in,
      I1 => \^empty\,
      I2 => p_0_in42_in,
      I3 => wr_gray_rdclk(4),
      O => ecomp_4
    );
fmuxcy0_CARRY4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => fmuxcyo_3,
      CO(2) => fmuxcyo_2,
      CO(1) => fmuxcyo_1,
      CO(0) => fmuxcyo_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_fmuxcy0_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3) => fcomp_3,
      S(2) => fcomp_2,
      S(1) => fcomp_1,
      S(0) => fcomp_0
    );
fmuxcy0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => wr_gray(0),
      I1 => \^full\,
      I2 => \^fifo_wr_addr\(1),
      I3 => rd_lastgray_wrclk(0),
      O => fcomp_0
    );
fmuxcy1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => wr_gray(1),
      I1 => \^full\,
      I2 => p_0_in35_in,
      I3 => rd_lastgray_wrclk(1),
      O => fcomp_1
    );
fmuxcy2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => wr_gray(2),
      I1 => \^full\,
      I2 => p_0_in31_in,
      I3 => rd_lastgray_wrclk(2),
      O => fcomp_2
    );
fmuxcy3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => wr_gray(3),
      I1 => \^full\,
      I2 => p_0_in27_in,
      I3 => rd_lastgray_wrclk(3),
      O => fcomp_3
    );
fmuxcy4_CARRY4: unisim.vcomponents.CARRY4
     port map (
      CI => fmuxcyo_3,
      CO(3 downto 1) => NLW_fmuxcy4_CARRY4_CO_UNCONNECTED(3 downto 1),
      CO(0) => fullg,
      CYINIT => '0',
      DI(3 downto 1) => NLW_fmuxcy4_CARRY4_DI_UNCONNECTED(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => NLW_fmuxcy4_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => NLW_fmuxcy4_CARRY4_S_UNCONNECTED(3 downto 1),
      S(0) => fcomp_4
    );
fmuxcy4_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => wr_gray(4),
      I1 => \^full\,
      I2 => p_0_in23_in,
      I3 => rd_lastgray_wrclk(4),
      O => fcomp_4
    );
full_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8A0"
    )
        port map (
      I0 => fullg,
      I1 => wr_clk_en,
      I2 => \^full\,
      I3 => wr_en,
      O => full_int_i_1_n_0
    );
full_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => full_int_i_1_n_0,
      Q => \^full\,
      R => wr_reset
    );
\rag_writesync0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_truegray(0),
      Q => rag_writesync0(0),
      R => wr_reset
    );
\rag_writesync0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_truegray(1),
      Q => rag_writesync0(1),
      R => wr_reset
    );
\rag_writesync0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_truegray(2),
      Q => rag_writesync0(2),
      R => wr_reset
    );
\rag_writesync0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_truegray(3),
      Q => rag_writesync0(3),
      R => wr_reset
    );
\rag_writesync0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_truegray(4),
      Q => rag_writesync0(4),
      R => wr_reset
    );
\rag_writesync1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync0(0),
      Q => rag_writesync1(0),
      R => wr_reset
    );
\rag_writesync1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync0(1),
      Q => rag_writesync1(1),
      R => wr_reset
    );
\rag_writesync1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync0(2),
      Q => rag_writesync1(2),
      R => wr_reset
    );
\rag_writesync1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync0(3),
      Q => rag_writesync1(3),
      R => wr_reset
    );
\rag_writesync1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync0(4),
      Q => rag_writesync1(4),
      R => wr_reset
    );
\rag_writesync2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync1(0),
      Q => rag_writesync2(0),
      R => wr_reset
    );
\rag_writesync2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync1(1),
      Q => rag_writesync2(1),
      R => wr_reset
    );
\rag_writesync2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync1(2),
      Q => rag_writesync2(2),
      R => wr_reset
    );
\rag_writesync2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync1(3),
      Q => rag_writesync2(3),
      R => wr_reset
    );
\rag_writesync2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync1(4),
      Q => rag_writesync2(4),
      R => wr_reset
    );
\rag_writesync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync2(0),
      Q => rag_writesync(0),
      R => wr_reset
    );
\rag_writesync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync2(1),
      Q => rag_writesync(1),
      R => wr_reset
    );
\rag_writesync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync2(2),
      Q => rag_writesync(2),
      R => wr_reset
    );
\rag_writesync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync2(3),
      Q => rag_writesync(3),
      R => wr_reset
    );
\rag_writesync_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync2(4),
      Q => rag_writesync(4),
      R => wr_reset
    );
\rd_addr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^fifo_rd_addr\(0),
      O => \p_0_in__1\(0)
    );
\rd_addr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^fifo_rd_addr\(0),
      I1 => \^fifo_rd_addr\(1),
      O => rd_nextgray0
    );
\rd_addr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^fifo_rd_addr\(0),
      I1 => \^fifo_rd_addr\(1),
      I2 => \^fifo_rd_addr\(2),
      O => \p_0_in__1\(2)
    );
\rd_addr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^fifo_rd_addr\(1),
      I1 => \^fifo_rd_addr\(0),
      I2 => \^fifo_rd_addr\(2),
      I3 => \^fifo_rd_addr\(3),
      O => \p_0_in__1\(3)
    );
\rd_addr[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^empty\,
      I1 => rd_en,
      I2 => rd_clk_en,
      O => empty_allow0
    );
\rd_addr[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^fifo_rd_addr\(2),
      I1 => \^fifo_rd_addr\(0),
      I2 => \^fifo_rd_addr\(1),
      I3 => \^fifo_rd_addr\(3),
      I4 => \^fifo_rd_addr\(4),
      O => \p_0_in__1\(4)
    );
\rd_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => \p_0_in__1\(0),
      Q => \^fifo_rd_addr\(0),
      R => rd_reset
    );
\rd_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => rd_nextgray0,
      Q => \^fifo_rd_addr\(1),
      R => rd_reset
    );
\rd_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => \p_0_in__1\(2),
      Q => \^fifo_rd_addr\(2),
      R => rd_reset
    );
\rd_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => \p_0_in__1\(3),
      Q => \^fifo_rd_addr\(3),
      R => rd_reset
    );
\rd_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => \p_0_in__1\(4),
      Q => \^fifo_rd_addr\(4),
      R => rd_reset
    );
\rd_gray_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => \^fifo_rd_addr\(1),
      Q => \rd_gray_reg_n_0_[0]\,
      S => rd_reset
    );
\rd_gray_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => p_0_in54_in,
      Q => p_3_in56_in,
      R => rd_reset
    );
\rd_gray_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => p_0_in50_in,
      Q => p_3_in52_in,
      R => rd_reset
    );
\rd_gray_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => p_0_in46_in,
      Q => p_3_in48_in,
      R => rd_reset
    );
\rd_gray_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => p_0_in42_in,
      Q => p_3_in44_in,
      S => rd_reset
    );
\rd_lastgray_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => \rd_gray_reg_n_0_[0]\,
      Q => rd_lastgray(0),
      S => rd_reset
    );
\rd_lastgray_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => p_3_in56_in,
      Q => rd_lastgray(1),
      S => rd_reset
    );
\rd_lastgray_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => p_3_in52_in,
      Q => rd_lastgray(2),
      R => rd_reset
    );
\rd_lastgray_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => p_3_in48_in,
      Q => rd_lastgray(3),
      R => rd_reset
    );
\rd_lastgray_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => p_3_in44_in,
      Q => rd_lastgray(4),
      S => rd_reset
    );
\rd_lastgray_wrclk0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray(0),
      Q => rd_lastgray_wrclk0(0),
      R => '0'
    );
\rd_lastgray_wrclk0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray(1),
      Q => rd_lastgray_wrclk0(1),
      R => '0'
    );
\rd_lastgray_wrclk0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray(2),
      Q => rd_lastgray_wrclk0(2),
      R => '0'
    );
\rd_lastgray_wrclk0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray(3),
      Q => rd_lastgray_wrclk0(3),
      R => '0'
    );
\rd_lastgray_wrclk0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray(4),
      Q => rd_lastgray_wrclk0(4),
      R => '0'
    );
\rd_lastgray_wrclk1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk0(0),
      Q => rd_lastgray_wrclk1(0),
      R => '0'
    );
\rd_lastgray_wrclk1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk0(1),
      Q => rd_lastgray_wrclk1(1),
      R => '0'
    );
\rd_lastgray_wrclk1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk0(2),
      Q => rd_lastgray_wrclk1(2),
      R => '0'
    );
\rd_lastgray_wrclk1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk0(3),
      Q => rd_lastgray_wrclk1(3),
      R => '0'
    );
\rd_lastgray_wrclk1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk0(4),
      Q => rd_lastgray_wrclk1(4),
      R => '0'
    );
\rd_lastgray_wrclk2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk1(0),
      Q => rd_lastgray_wrclk2(0),
      R => '0'
    );
\rd_lastgray_wrclk2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk1(1),
      Q => rd_lastgray_wrclk2(1),
      R => '0'
    );
\rd_lastgray_wrclk2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk1(2),
      Q => rd_lastgray_wrclk2(2),
      R => '0'
    );
\rd_lastgray_wrclk2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk1(3),
      Q => rd_lastgray_wrclk2(3),
      R => '0'
    );
\rd_lastgray_wrclk2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk1(4),
      Q => rd_lastgray_wrclk2(4),
      R => '0'
    );
\rd_lastgray_wrclk_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk2(0),
      Q => rd_lastgray_wrclk(0),
      R => '0'
    );
\rd_lastgray_wrclk_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk2(1),
      Q => rd_lastgray_wrclk(1),
      R => '0'
    );
\rd_lastgray_wrclk_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk2(2),
      Q => rd_lastgray_wrclk(2),
      R => '0'
    );
\rd_lastgray_wrclk_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk2(3),
      Q => rd_lastgray_wrclk(3),
      R => '0'
    );
\rd_lastgray_wrclk_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk2(4),
      Q => rd_lastgray_wrclk(4),
      R => '0'
    );
\rd_nextgray_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => rd_nextgray018_out,
      Q => p_0_in54_in,
      R => rd_reset
    );
\rd_nextgray_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => rd_nextgray020_out,
      Q => p_0_in50_in,
      R => rd_reset
    );
\rd_nextgray_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => rd_nextgray022_out,
      Q => p_0_in46_in,
      R => rd_reset
    );
\rd_nextgray_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => \^fifo_rd_addr\(4),
      Q => p_0_in42_in,
      S => rd_reset
    );
\rd_truegray[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^fifo_rd_addr\(1),
      I1 => \^fifo_rd_addr\(2),
      O => rd_nextgray018_out
    );
\rd_truegray[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^fifo_rd_addr\(2),
      I1 => \^fifo_rd_addr\(3),
      O => rd_nextgray020_out
    );
\rd_truegray[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^fifo_rd_addr\(3),
      I1 => \^fifo_rd_addr\(4),
      O => rd_nextgray022_out
    );
\rd_truegray_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => rd_clk_en,
      D => rd_nextgray0,
      Q => rd_truegray(0),
      R => rd_reset
    );
\rd_truegray_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => rd_clk_en,
      D => rd_nextgray018_out,
      Q => rd_truegray(1),
      R => rd_reset
    );
\rd_truegray_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => rd_clk_en,
      D => rd_nextgray020_out,
      Q => rd_truegray(2),
      R => rd_reset
    );
\rd_truegray_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => rd_clk_en,
      D => rd_nextgray022_out,
      Q => rd_truegray(3),
      R => rd_reset
    );
\rd_truegray_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => rd_clk_en,
      D => \^fifo_rd_addr\(4),
      Q => rd_truegray(4),
      R => rd_reset
    );
\status[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => wr_addr_pipe(0),
      I1 => rag_writesync(1),
      I2 => rag_writesync(3),
      I3 => rag_writesync(4),
      I4 => rag_writesync(2),
      I5 => rag_writesync(0),
      O => status0(0)
    );
\status[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => rag_writesync(0),
      I1 => wr_addr_pipe(0),
      I2 => p_7_in,
      I3 => wr_addr_pipe(1),
      O => status0(1)
    );
\status[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => rag_writesync(1),
      I1 => rag_writesync(3),
      I2 => rag_writesync(4),
      I3 => rag_writesync(2),
      O => p_7_in
    );
\status[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0547AF8BFAB85074"
    )
        port map (
      I0 => wr_addr_pipe(1),
      I1 => rag_writesync(0),
      I2 => rag_writesync(1),
      I3 => wr_addr_pipe(0),
      I4 => p_4_in,
      I5 => wr_addr_pipe(2),
      O => status0(2)
    );
\status[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => rag_writesync(2),
      I1 => rag_writesync(4),
      I2 => rag_writesync(3),
      O => p_4_in
    );
\status[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \status[4]_i_3_n_0\,
      I1 => rag_writesync(3),
      I2 => rag_writesync(4),
      I3 => wr_addr_pipe(3),
      O => status0(3)
    );
\status[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^full\,
      O => fcomp_01
    );
\status[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"178EE871"
    )
        port map (
      I0 => wr_addr_pipe(3),
      I1 => \status[4]_i_3_n_0\,
      I2 => rag_writesync(3),
      I3 => rag_writesync(4),
      I4 => wr_addr_pipe(4),
      O => status0(4)
    );
\status[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF8FCF0F0B0203"
    )
        port map (
      I0 => wr_addr_pipe(0),
      I1 => rag_writesync(1),
      I2 => p_4_in,
      I3 => rag_writesync(0),
      I4 => wr_addr_pipe(1),
      I5 => wr_addr_pipe(2),
      O => \status[4]_i_3_n_0\
    );
\status_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => fcomp_01,
      D => status0(0),
      Q => status(0),
      R => wr_reset
    );
\status_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => fcomp_01,
      D => status0(1),
      Q => status(1),
      R => wr_reset
    );
\status_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => fcomp_01,
      D => status0(2),
      Q => status(2),
      R => wr_reset
    );
\status_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => fcomp_01,
      D => status0(3),
      Q => status(3),
      R => wr_reset
    );
\status_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => fcomp_01,
      D => status0(4),
      Q => status(4),
      R => wr_reset
    );
\wr_addr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^fifo_wr_addr\(0),
      O => \p_0_in__0\(0)
    );
\wr_addr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^fifo_wr_addr\(0),
      I1 => \^fifo_wr_addr\(1),
      O => p_4_out(0)
    );
\wr_addr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^fifo_wr_addr\(0),
      I1 => \^fifo_wr_addr\(1),
      I2 => \^fifo_wr_addr\(2),
      O => \p_0_in__0\(2)
    );
\wr_addr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^fifo_wr_addr\(1),
      I1 => \^fifo_wr_addr\(0),
      I2 => \^fifo_wr_addr\(2),
      I3 => \^fifo_wr_addr\(3),
      O => \p_0_in__0\(3)
    );
\wr_addr[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^fifo_wr_addr\(2),
      I1 => \^fifo_wr_addr\(0),
      I2 => \^fifo_wr_addr\(1),
      I3 => \^fifo_wr_addr\(3),
      I4 => \^fifo_wr_addr\(4),
      O => \p_0_in__0\(4)
    );
\wr_addr_pipe0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \^fifo_wr_addr\(0),
      Q => wr_addr_pipe0(0),
      R => wr_reset
    );
\wr_addr_pipe0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \^fifo_wr_addr\(1),
      Q => wr_addr_pipe0(1),
      R => wr_reset
    );
\wr_addr_pipe0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \^fifo_wr_addr\(2),
      Q => wr_addr_pipe0(2),
      R => wr_reset
    );
\wr_addr_pipe0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \^fifo_wr_addr\(3),
      Q => wr_addr_pipe0(3),
      R => wr_reset
    );
\wr_addr_pipe0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \^fifo_wr_addr\(4),
      Q => wr_addr_pipe0(4),
      R => wr_reset
    );
\wr_addr_pipe1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => wr_addr_pipe0(0),
      Q => wr_addr_pipe1(0),
      R => wr_reset
    );
\wr_addr_pipe1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => wr_addr_pipe0(1),
      Q => wr_addr_pipe1(1),
      R => wr_reset
    );
\wr_addr_pipe1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => wr_addr_pipe0(2),
      Q => wr_addr_pipe1(2),
      R => wr_reset
    );
\wr_addr_pipe1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => wr_addr_pipe0(3),
      Q => wr_addr_pipe1(3),
      R => wr_reset
    );
\wr_addr_pipe1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => wr_addr_pipe0(4),
      Q => wr_addr_pipe1(4),
      R => wr_reset
    );
\wr_addr_pipe_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => wr_addr_pipe1(0),
      Q => wr_addr_pipe(0),
      R => wr_reset
    );
\wr_addr_pipe_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => wr_addr_pipe1(1),
      Q => wr_addr_pipe(1),
      R => wr_reset
    );
\wr_addr_pipe_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => wr_addr_pipe1(2),
      Q => wr_addr_pipe(2),
      R => wr_reset
    );
\wr_addr_pipe_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => wr_addr_pipe1(3),
      Q => wr_addr_pipe(3),
      R => wr_reset
    );
\wr_addr_pipe_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => wr_addr_pipe1(4),
      Q => wr_addr_pipe(4),
      R => wr_reset
    );
\wr_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \p_0_in__0\(0),
      Q => \^fifo_wr_addr\(0),
      R => wr_reset
    );
\wr_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => p_4_out(0),
      Q => \^fifo_wr_addr\(1),
      R => wr_reset
    );
\wr_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \p_0_in__0\(2),
      Q => \^fifo_wr_addr\(2),
      R => wr_reset
    );
\wr_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \p_0_in__0\(3),
      Q => \^fifo_wr_addr\(3),
      R => wr_reset
    );
\wr_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \p_0_in__0\(4),
      Q => \^fifo_wr_addr\(4),
      R => wr_reset
    );
\wr_gray_rdclk0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray(0),
      Q => wr_gray_rdclk0(0),
      R => '0'
    );
\wr_gray_rdclk0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray(1),
      Q => wr_gray_rdclk0(1),
      R => '0'
    );
\wr_gray_rdclk0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray(2),
      Q => wr_gray_rdclk0(2),
      R => '0'
    );
\wr_gray_rdclk0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray(3),
      Q => wr_gray_rdclk0(3),
      R => '0'
    );
\wr_gray_rdclk0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray(4),
      Q => wr_gray_rdclk0(4),
      R => '0'
    );
\wr_gray_rdclk1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk0(0),
      Q => wr_gray_rdclk1(0),
      R => '0'
    );
\wr_gray_rdclk1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk0(1),
      Q => wr_gray_rdclk1(1),
      R => '0'
    );
\wr_gray_rdclk1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk0(2),
      Q => wr_gray_rdclk1(2),
      R => '0'
    );
\wr_gray_rdclk1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk0(3),
      Q => wr_gray_rdclk1(3),
      R => '0'
    );
\wr_gray_rdclk1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk0(4),
      Q => wr_gray_rdclk1(4),
      R => '0'
    );
\wr_gray_rdclk2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk1(0),
      Q => wr_gray_rdclk2(0),
      R => '0'
    );
\wr_gray_rdclk2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk1(1),
      Q => wr_gray_rdclk2(1),
      R => '0'
    );
\wr_gray_rdclk2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk1(2),
      Q => wr_gray_rdclk2(2),
      R => '0'
    );
\wr_gray_rdclk2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk1(3),
      Q => wr_gray_rdclk2(3),
      R => '0'
    );
\wr_gray_rdclk2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk1(4),
      Q => wr_gray_rdclk2(4),
      R => '0'
    );
\wr_gray_rdclk_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk2(0),
      Q => wr_gray_rdclk(0),
      R => '0'
    );
\wr_gray_rdclk_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk2(1),
      Q => wr_gray_rdclk(1),
      R => '0'
    );
\wr_gray_rdclk_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk2(2),
      Q => wr_gray_rdclk(2),
      R => '0'
    );
\wr_gray_rdclk_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk2(3),
      Q => wr_gray_rdclk(3),
      R => '0'
    );
\wr_gray_rdclk_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk2(4),
      Q => wr_gray_rdclk(4),
      R => '0'
    );
\wr_gray_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \^fifo_wr_addr\(1),
      Q => wr_gray(0),
      S => wr_reset
    );
\wr_gray_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => p_0_in35_in,
      Q => wr_gray(1),
      R => wr_reset
    );
\wr_gray_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => p_0_in31_in,
      Q => wr_gray(2),
      R => wr_reset
    );
\wr_gray_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => p_0_in27_in,
      Q => wr_gray(3),
      R => wr_reset
    );
\wr_gray_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => p_0_in23_in,
      Q => wr_gray(4),
      S => wr_reset
    );
\wr_nextgray[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^fifo_wr_addr\(1),
      I1 => \^fifo_wr_addr\(2),
      O => p_4_out(1)
    );
\wr_nextgray[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^fifo_wr_addr\(2),
      I1 => \^fifo_wr_addr\(3),
      O => p_4_out(2)
    );
\wr_nextgray[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^fifo_wr_addr\(3),
      I1 => \^fifo_wr_addr\(4),
      O => p_4_out(3)
    );
\wr_nextgray_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => p_4_out(1),
      Q => p_0_in35_in,
      R => wr_reset
    );
\wr_nextgray_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => p_4_out(2),
      Q => p_0_in31_in,
      R => wr_reset
    );
\wr_nextgray_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => p_4_out(3),
      Q => p_0_in27_in,
      R => wr_reset
    );
\wr_nextgray_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \^fifo_wr_addr\(4),
      Q => p_0_in23_in,
      S => wr_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_asynch_fifo__parameterized0\ is
  port (
    wr_clk : in STD_LOGIC;
    wr_clk_en : in STD_LOGIC;
    wr_reset : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    wr_data : in STD_LOGIC_VECTOR ( 73 downto 0 );
    rd_clk : in STD_LOGIC;
    rd_clk_en : in STD_LOGIC;
    rd_reset : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    rd_data : out STD_LOGIC_VECTOR ( 73 downto 0 );
    fifo_wr_addr : out STD_LOGIC_VECTOR ( 4 downto 0 );
    fifo_rd_addr : out STD_LOGIC_VECTOR ( 4 downto 0 );
    status : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_asynch_fifo__parameterized0\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_asynch_fifo__parameterized0\ : entity is "ten_gig_eth_pcs_pma_v6_0_15_asynch_fifo";
  attribute WIDTH : integer;
  attribute WIDTH of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_asynch_fifo__parameterized0\ : entity is 74;
end \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_asynch_fifo__parameterized0\;

architecture STRUCTURE of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_asynch_fifo__parameterized0\ is
  signal ecomp_0 : STD_LOGIC;
  signal ecomp_1 : STD_LOGIC;
  signal ecomp_2 : STD_LOGIC;
  signal ecomp_3 : STD_LOGIC;
  signal ecomp_4 : STD_LOGIC;
  signal \^empty\ : STD_LOGIC;
  signal empty_allow0 : STD_LOGIC;
  signal empty_int_i_1_n_0 : STD_LOGIC;
  signal emptyg : STD_LOGIC;
  signal emuxcyo_0 : STD_LOGIC;
  signal emuxcyo_1 : STD_LOGIC;
  signal emuxcyo_2 : STD_LOGIC;
  signal emuxcyo_3 : STD_LOGIC;
  signal fcomp_0 : STD_LOGIC;
  signal fcomp_01 : STD_LOGIC;
  signal fcomp_1 : STD_LOGIC;
  signal fcomp_2 : STD_LOGIC;
  signal fcomp_3 : STD_LOGIC;
  signal fcomp_4 : STD_LOGIC;
  signal \^fifo_rd_addr\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^fifo_wr_addr\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal fmuxcyo_0 : STD_LOGIC;
  signal fmuxcyo_1 : STD_LOGIC;
  signal fmuxcyo_2 : STD_LOGIC;
  signal fmuxcyo_3 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal full_int_i_1_n_0 : STD_LOGIC;
  signal fullg : STD_LOGIC;
  signal p_0_in23_in : STD_LOGIC;
  signal p_0_in27_in : STD_LOGIC;
  signal p_0_in31_in : STD_LOGIC;
  signal p_0_in35_in : STD_LOGIC;
  signal p_0_in42_in : STD_LOGIC;
  signal p_0_in46_in : STD_LOGIC;
  signal p_0_in50_in : STD_LOGIC;
  signal p_0_in54_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_3_in44_in : STD_LOGIC;
  signal p_3_in48_in : STD_LOGIC;
  signal p_3_in52_in : STD_LOGIC;
  signal p_3_in56_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_4_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_7_in : STD_LOGIC;
  signal rag_writesync : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of rag_writesync : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rag_writesync : signal is "no";
  signal rag_writesync0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of rag_writesync0 : signal is "true";
  attribute shreg_extract of rag_writesync0 : signal is "no";
  signal rag_writesync1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of rag_writesync1 : signal is "true";
  attribute shreg_extract of rag_writesync1 : signal is "no";
  signal rag_writesync2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of rag_writesync2 : signal is "true";
  attribute shreg_extract of rag_writesync2 : signal is "no";
  signal ram_wr_en : STD_LOGIC;
  signal \rd_gray_reg_n_0_[0]\ : STD_LOGIC;
  signal rd_lastgray : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_lastgray_wrclk : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of rd_lastgray_wrclk : signal is "true";
  attribute shreg_extract of rd_lastgray_wrclk : signal is "no";
  signal rd_lastgray_wrclk0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of rd_lastgray_wrclk0 : signal is "true";
  attribute shreg_extract of rd_lastgray_wrclk0 : signal is "no";
  signal rd_lastgray_wrclk1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of rd_lastgray_wrclk1 : signal is "true";
  attribute shreg_extract of rd_lastgray_wrclk1 : signal is "no";
  signal rd_lastgray_wrclk2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of rd_lastgray_wrclk2 : signal is "true";
  attribute shreg_extract of rd_lastgray_wrclk2 : signal is "no";
  signal rd_nextgray0 : STD_LOGIC;
  signal rd_nextgray018_out : STD_LOGIC;
  signal rd_nextgray020_out : STD_LOGIC;
  signal rd_nextgray022_out : STD_LOGIC;
  signal rd_truegray : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal status0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \status[4]_i_3_n_0\ : STD_LOGIC;
  signal wr_addr_pipe : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_addr_pipe0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_addr_pipe1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_gray : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_gray_rdclk : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of wr_gray_rdclk : signal is "true";
  attribute shreg_extract of wr_gray_rdclk : signal is "no";
  signal wr_gray_rdclk0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of wr_gray_rdclk0 : signal is "true";
  attribute shreg_extract of wr_gray_rdclk0 : signal is "no";
  signal wr_gray_rdclk1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of wr_gray_rdclk1 : signal is "true";
  attribute shreg_extract of wr_gray_rdclk1 : signal is "no";
  signal wr_gray_rdclk2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of wr_gray_rdclk2 : signal is "true";
  attribute shreg_extract of wr_gray_rdclk2 : signal is "no";
  signal NLW_emuxcy0_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_emuxcy4_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_emuxcy4_CARRY4_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_emuxcy4_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_emuxcy4_CARRY4_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_fmuxcy0_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fmuxcy4_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_fmuxcy4_CARRY4_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_fmuxcy4_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fmuxcy4_CARRY4_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of emuxcy0_CARRY4 : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of emuxcy0_CARRY4 : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of emuxcy0_CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of emuxcy0_CARRY4 : label is "LO:O";
  attribute BOX_TYPE of emuxcy4_CARRY4 : label is "PRIMITIVE";
  attribute OPT_MODIFIED of emuxcy4_CARRY4 : label is "MLO";
  attribute XILINX_LEGACY_PRIM of emuxcy4_CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of emuxcy4_CARRY4 : label is "LO:O";
  attribute BOX_TYPE of fmuxcy0_CARRY4 : label is "PRIMITIVE";
  attribute OPT_MODIFIED of fmuxcy0_CARRY4 : label is "MLO";
  attribute XILINX_LEGACY_PRIM of fmuxcy0_CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of fmuxcy0_CARRY4 : label is "LO:O";
  attribute BOX_TYPE of fmuxcy4_CARRY4 : label is "PRIMITIVE";
  attribute OPT_MODIFIED of fmuxcy4_CARRY4 : label is "MLO";
  attribute XILINX_LEGACY_PRIM of fmuxcy4_CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of fmuxcy4_CARRY4 : label is "LO:O";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \rag_writesync0_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \rag_writesync0_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync0_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync0_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync0_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync0_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync0_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync0_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync0_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync0_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync0_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync0_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync0_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync0_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync0_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync1_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync1_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync1_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync1_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync1_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync1_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync1_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync1_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync1_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync1_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync2_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync2_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync2_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync2_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync2_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync2_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync2_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync2_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync2_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync2_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync_reg[4]\ : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rd_addr[1]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \rd_addr[2]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \rd_addr[3]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \rd_addr[4]_i_2\ : label is "soft_lutpair5";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk0_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk0_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk0_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk0_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk0_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk0_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk0_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk0_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk0_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk0_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk0_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk0_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk0_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk0_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk0_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk1_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk1_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk1_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk1_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk1_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk1_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk1_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk1_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk1_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk1_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk2_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk2_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk2_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk2_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk2_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk2_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk2_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk2_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk2_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk2_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk_reg[4]\ : label is "no";
  attribute SOFT_HLUTNM of \rd_truegray[1]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \rd_truegray[2]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \wr_addr[3]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \wr_addr[4]_i_2\ : label is "soft_lutpair6";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk0_reg[0]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk0_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk0_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk0_reg[1]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk0_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk0_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk0_reg[2]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk0_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk0_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk0_reg[3]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk0_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk0_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk0_reg[4]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk0_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk0_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk1_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk1_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk1_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk1_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk1_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk1_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk1_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk1_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk1_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk1_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk2_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk2_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk2_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk2_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk2_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk2_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk2_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk2_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk2_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk2_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk_reg[0]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk_reg[1]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk_reg[2]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk_reg[3]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk_reg[4]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk_reg[4]\ : label is "no";
begin
  empty <= \^empty\;
  fifo_rd_addr(4 downto 0) <= \^fifo_rd_addr\(4 downto 0);
  fifo_wr_addr(4 downto 0) <= \^fifo_wr_addr\(4 downto 0);
  full <= \^full\;
dp_ram_i: entity work.\ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_dp_ram__parameterized0\
     port map (
      ADDRA(4 downto 0) => \^fifo_rd_addr\(4 downto 0),
      ADDRD(4 downto 0) => \^fifo_wr_addr\(4 downto 0),
      E(0) => ram_wr_en,
      rd_clk => rd_clk,
      rd_clk_en => rd_clk_en,
      rd_data(73 downto 0) => rd_data(73 downto 0),
      \rd_data_reg[0]_0\ => \^empty\,
      rd_en => rd_en,
      \wr_addr_reg[4]\ => \^full\,
      wr_clk => wr_clk,
      wr_clk_en => wr_clk_en,
      wr_data(73 downto 0) => wr_data(73 downto 0),
      wr_en => wr_en
    );
empty_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8CC"
    )
        port map (
      I0 => emptyg,
      I1 => \^empty\,
      I2 => rd_en,
      I3 => rd_clk_en,
      O => empty_int_i_1_n_0
    );
empty_int_reg: unisim.vcomponents.FDSE
     port map (
      C => rd_clk,
      CE => '1',
      D => empty_int_i_1_n_0,
      Q => \^empty\,
      S => rd_reset
    );
emuxcy0_CARRY4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => emuxcyo_3,
      CO(2) => emuxcyo_2,
      CO(1) => emuxcyo_1,
      CO(0) => emuxcyo_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_emuxcy0_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3) => ecomp_3,
      S(2) => ecomp_2,
      S(1) => ecomp_1,
      S(0) => ecomp_0
    );
emuxcy0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => \rd_gray_reg_n_0_[0]\,
      I1 => \^empty\,
      I2 => \^fifo_rd_addr\(1),
      I3 => wr_gray_rdclk(0),
      O => ecomp_0
    );
emuxcy1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => p_3_in56_in,
      I1 => \^empty\,
      I2 => p_0_in54_in,
      I3 => wr_gray_rdclk(1),
      O => ecomp_1
    );
emuxcy2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => p_3_in52_in,
      I1 => \^empty\,
      I2 => p_0_in50_in,
      I3 => wr_gray_rdclk(2),
      O => ecomp_2
    );
emuxcy3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => p_3_in48_in,
      I1 => \^empty\,
      I2 => p_0_in46_in,
      I3 => wr_gray_rdclk(3),
      O => ecomp_3
    );
emuxcy4_CARRY4: unisim.vcomponents.CARRY4
     port map (
      CI => emuxcyo_3,
      CO(3 downto 1) => NLW_emuxcy4_CARRY4_CO_UNCONNECTED(3 downto 1),
      CO(0) => emptyg,
      CYINIT => '0',
      DI(3 downto 1) => NLW_emuxcy4_CARRY4_DI_UNCONNECTED(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => NLW_emuxcy4_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => NLW_emuxcy4_CARRY4_S_UNCONNECTED(3 downto 1),
      S(0) => ecomp_4
    );
emuxcy4_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => p_3_in44_in,
      I1 => \^empty\,
      I2 => p_0_in42_in,
      I3 => wr_gray_rdclk(4),
      O => ecomp_4
    );
fmuxcy0_CARRY4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => fmuxcyo_3,
      CO(2) => fmuxcyo_2,
      CO(1) => fmuxcyo_1,
      CO(0) => fmuxcyo_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_fmuxcy0_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3) => fcomp_3,
      S(2) => fcomp_2,
      S(1) => fcomp_1,
      S(0) => fcomp_0
    );
fmuxcy0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => wr_gray(0),
      I1 => \^full\,
      I2 => \^fifo_wr_addr\(1),
      I3 => rd_lastgray_wrclk(0),
      O => fcomp_0
    );
fmuxcy1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => wr_gray(1),
      I1 => \^full\,
      I2 => p_0_in35_in,
      I3 => rd_lastgray_wrclk(1),
      O => fcomp_1
    );
fmuxcy2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => wr_gray(2),
      I1 => \^full\,
      I2 => p_0_in31_in,
      I3 => rd_lastgray_wrclk(2),
      O => fcomp_2
    );
fmuxcy3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => wr_gray(3),
      I1 => \^full\,
      I2 => p_0_in27_in,
      I3 => rd_lastgray_wrclk(3),
      O => fcomp_3
    );
fmuxcy4_CARRY4: unisim.vcomponents.CARRY4
     port map (
      CI => fmuxcyo_3,
      CO(3 downto 1) => NLW_fmuxcy4_CARRY4_CO_UNCONNECTED(3 downto 1),
      CO(0) => fullg,
      CYINIT => '0',
      DI(3 downto 1) => NLW_fmuxcy4_CARRY4_DI_UNCONNECTED(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => NLW_fmuxcy4_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => NLW_fmuxcy4_CARRY4_S_UNCONNECTED(3 downto 1),
      S(0) => fcomp_4
    );
fmuxcy4_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => wr_gray(4),
      I1 => \^full\,
      I2 => p_0_in23_in,
      I3 => rd_lastgray_wrclk(4),
      O => fcomp_4
    );
full_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8A0"
    )
        port map (
      I0 => fullg,
      I1 => wr_clk_en,
      I2 => \^full\,
      I3 => wr_en,
      O => full_int_i_1_n_0
    );
full_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => full_int_i_1_n_0,
      Q => \^full\,
      R => wr_reset
    );
\rag_writesync0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_truegray(0),
      Q => rag_writesync0(0),
      R => wr_reset
    );
\rag_writesync0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_truegray(1),
      Q => rag_writesync0(1),
      R => wr_reset
    );
\rag_writesync0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_truegray(2),
      Q => rag_writesync0(2),
      R => wr_reset
    );
\rag_writesync0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_truegray(3),
      Q => rag_writesync0(3),
      R => wr_reset
    );
\rag_writesync0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_truegray(4),
      Q => rag_writesync0(4),
      R => wr_reset
    );
\rag_writesync1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync0(0),
      Q => rag_writesync1(0),
      R => wr_reset
    );
\rag_writesync1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync0(1),
      Q => rag_writesync1(1),
      R => wr_reset
    );
\rag_writesync1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync0(2),
      Q => rag_writesync1(2),
      R => wr_reset
    );
\rag_writesync1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync0(3),
      Q => rag_writesync1(3),
      R => wr_reset
    );
\rag_writesync1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync0(4),
      Q => rag_writesync1(4),
      R => wr_reset
    );
\rag_writesync2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync1(0),
      Q => rag_writesync2(0),
      R => wr_reset
    );
\rag_writesync2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync1(1),
      Q => rag_writesync2(1),
      R => wr_reset
    );
\rag_writesync2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync1(2),
      Q => rag_writesync2(2),
      R => wr_reset
    );
\rag_writesync2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync1(3),
      Q => rag_writesync2(3),
      R => wr_reset
    );
\rag_writesync2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync1(4),
      Q => rag_writesync2(4),
      R => wr_reset
    );
\rag_writesync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync2(0),
      Q => rag_writesync(0),
      R => wr_reset
    );
\rag_writesync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync2(1),
      Q => rag_writesync(1),
      R => wr_reset
    );
\rag_writesync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync2(2),
      Q => rag_writesync(2),
      R => wr_reset
    );
\rag_writesync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync2(3),
      Q => rag_writesync(3),
      R => wr_reset
    );
\rag_writesync_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync2(4),
      Q => rag_writesync(4),
      R => wr_reset
    );
\rd_addr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^fifo_rd_addr\(0),
      O => \p_0_in__1\(0)
    );
\rd_addr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^fifo_rd_addr\(0),
      I1 => \^fifo_rd_addr\(1),
      O => rd_nextgray0
    );
\rd_addr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^fifo_rd_addr\(0),
      I1 => \^fifo_rd_addr\(1),
      I2 => \^fifo_rd_addr\(2),
      O => \p_0_in__1\(2)
    );
\rd_addr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^fifo_rd_addr\(1),
      I1 => \^fifo_rd_addr\(0),
      I2 => \^fifo_rd_addr\(2),
      I3 => \^fifo_rd_addr\(3),
      O => \p_0_in__1\(3)
    );
\rd_addr[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^empty\,
      I1 => rd_en,
      I2 => rd_clk_en,
      O => empty_allow0
    );
\rd_addr[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^fifo_rd_addr\(2),
      I1 => \^fifo_rd_addr\(0),
      I2 => \^fifo_rd_addr\(1),
      I3 => \^fifo_rd_addr\(3),
      I4 => \^fifo_rd_addr\(4),
      O => \p_0_in__1\(4)
    );
\rd_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => \p_0_in__1\(0),
      Q => \^fifo_rd_addr\(0),
      R => rd_reset
    );
\rd_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => rd_nextgray0,
      Q => \^fifo_rd_addr\(1),
      R => rd_reset
    );
\rd_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => \p_0_in__1\(2),
      Q => \^fifo_rd_addr\(2),
      R => rd_reset
    );
\rd_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => \p_0_in__1\(3),
      Q => \^fifo_rd_addr\(3),
      R => rd_reset
    );
\rd_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => \p_0_in__1\(4),
      Q => \^fifo_rd_addr\(4),
      R => rd_reset
    );
\rd_gray_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => \^fifo_rd_addr\(1),
      Q => \rd_gray_reg_n_0_[0]\,
      S => rd_reset
    );
\rd_gray_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => p_0_in54_in,
      Q => p_3_in56_in,
      R => rd_reset
    );
\rd_gray_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => p_0_in50_in,
      Q => p_3_in52_in,
      R => rd_reset
    );
\rd_gray_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => p_0_in46_in,
      Q => p_3_in48_in,
      R => rd_reset
    );
\rd_gray_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => p_0_in42_in,
      Q => p_3_in44_in,
      S => rd_reset
    );
\rd_lastgray_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => \rd_gray_reg_n_0_[0]\,
      Q => rd_lastgray(0),
      S => rd_reset
    );
\rd_lastgray_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => p_3_in56_in,
      Q => rd_lastgray(1),
      S => rd_reset
    );
\rd_lastgray_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => p_3_in52_in,
      Q => rd_lastgray(2),
      R => rd_reset
    );
\rd_lastgray_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => p_3_in48_in,
      Q => rd_lastgray(3),
      R => rd_reset
    );
\rd_lastgray_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => p_3_in44_in,
      Q => rd_lastgray(4),
      S => rd_reset
    );
\rd_lastgray_wrclk0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray(0),
      Q => rd_lastgray_wrclk0(0),
      R => '0'
    );
\rd_lastgray_wrclk0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray(1),
      Q => rd_lastgray_wrclk0(1),
      R => '0'
    );
\rd_lastgray_wrclk0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray(2),
      Q => rd_lastgray_wrclk0(2),
      R => '0'
    );
\rd_lastgray_wrclk0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray(3),
      Q => rd_lastgray_wrclk0(3),
      R => '0'
    );
\rd_lastgray_wrclk0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray(4),
      Q => rd_lastgray_wrclk0(4),
      R => '0'
    );
\rd_lastgray_wrclk1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk0(0),
      Q => rd_lastgray_wrclk1(0),
      R => '0'
    );
\rd_lastgray_wrclk1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk0(1),
      Q => rd_lastgray_wrclk1(1),
      R => '0'
    );
\rd_lastgray_wrclk1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk0(2),
      Q => rd_lastgray_wrclk1(2),
      R => '0'
    );
\rd_lastgray_wrclk1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk0(3),
      Q => rd_lastgray_wrclk1(3),
      R => '0'
    );
\rd_lastgray_wrclk1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk0(4),
      Q => rd_lastgray_wrclk1(4),
      R => '0'
    );
\rd_lastgray_wrclk2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk1(0),
      Q => rd_lastgray_wrclk2(0),
      R => '0'
    );
\rd_lastgray_wrclk2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk1(1),
      Q => rd_lastgray_wrclk2(1),
      R => '0'
    );
\rd_lastgray_wrclk2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk1(2),
      Q => rd_lastgray_wrclk2(2),
      R => '0'
    );
\rd_lastgray_wrclk2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk1(3),
      Q => rd_lastgray_wrclk2(3),
      R => '0'
    );
\rd_lastgray_wrclk2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk1(4),
      Q => rd_lastgray_wrclk2(4),
      R => '0'
    );
\rd_lastgray_wrclk_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk2(0),
      Q => rd_lastgray_wrclk(0),
      R => '0'
    );
\rd_lastgray_wrclk_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk2(1),
      Q => rd_lastgray_wrclk(1),
      R => '0'
    );
\rd_lastgray_wrclk_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk2(2),
      Q => rd_lastgray_wrclk(2),
      R => '0'
    );
\rd_lastgray_wrclk_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk2(3),
      Q => rd_lastgray_wrclk(3),
      R => '0'
    );
\rd_lastgray_wrclk_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk2(4),
      Q => rd_lastgray_wrclk(4),
      R => '0'
    );
\rd_nextgray_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => rd_nextgray018_out,
      Q => p_0_in54_in,
      R => rd_reset
    );
\rd_nextgray_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => rd_nextgray020_out,
      Q => p_0_in50_in,
      R => rd_reset
    );
\rd_nextgray_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => rd_nextgray022_out,
      Q => p_0_in46_in,
      R => rd_reset
    );
\rd_nextgray_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => \^fifo_rd_addr\(4),
      Q => p_0_in42_in,
      S => rd_reset
    );
\rd_truegray[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^fifo_rd_addr\(1),
      I1 => \^fifo_rd_addr\(2),
      O => rd_nextgray018_out
    );
\rd_truegray[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^fifo_rd_addr\(2),
      I1 => \^fifo_rd_addr\(3),
      O => rd_nextgray020_out
    );
\rd_truegray[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^fifo_rd_addr\(3),
      I1 => \^fifo_rd_addr\(4),
      O => rd_nextgray022_out
    );
\rd_truegray_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => rd_clk_en,
      D => rd_nextgray0,
      Q => rd_truegray(0),
      R => rd_reset
    );
\rd_truegray_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => rd_clk_en,
      D => rd_nextgray018_out,
      Q => rd_truegray(1),
      R => rd_reset
    );
\rd_truegray_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => rd_clk_en,
      D => rd_nextgray020_out,
      Q => rd_truegray(2),
      R => rd_reset
    );
\rd_truegray_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => rd_clk_en,
      D => rd_nextgray022_out,
      Q => rd_truegray(3),
      R => rd_reset
    );
\rd_truegray_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => rd_clk_en,
      D => \^fifo_rd_addr\(4),
      Q => rd_truegray(4),
      R => rd_reset
    );
\status[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => wr_addr_pipe(0),
      I1 => rag_writesync(1),
      I2 => rag_writesync(3),
      I3 => rag_writesync(4),
      I4 => rag_writesync(2),
      I5 => rag_writesync(0),
      O => status0(0)
    );
\status[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => rag_writesync(0),
      I1 => wr_addr_pipe(0),
      I2 => p_7_in,
      I3 => wr_addr_pipe(1),
      O => status0(1)
    );
\status[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => rag_writesync(1),
      I1 => rag_writesync(3),
      I2 => rag_writesync(4),
      I3 => rag_writesync(2),
      O => p_7_in
    );
\status[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0547AF8BFAB85074"
    )
        port map (
      I0 => wr_addr_pipe(1),
      I1 => rag_writesync(0),
      I2 => rag_writesync(1),
      I3 => wr_addr_pipe(0),
      I4 => p_4_in,
      I5 => wr_addr_pipe(2),
      O => status0(2)
    );
\status[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => rag_writesync(2),
      I1 => rag_writesync(4),
      I2 => rag_writesync(3),
      O => p_4_in
    );
\status[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \status[4]_i_3_n_0\,
      I1 => rag_writesync(3),
      I2 => rag_writesync(4),
      I3 => wr_addr_pipe(3),
      O => status0(3)
    );
\status[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^full\,
      O => fcomp_01
    );
\status[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"178EE871"
    )
        port map (
      I0 => wr_addr_pipe(3),
      I1 => \status[4]_i_3_n_0\,
      I2 => rag_writesync(3),
      I3 => rag_writesync(4),
      I4 => wr_addr_pipe(4),
      O => status0(4)
    );
\status[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF8FCF0F0B0203"
    )
        port map (
      I0 => wr_addr_pipe(0),
      I1 => rag_writesync(1),
      I2 => p_4_in,
      I3 => rag_writesync(0),
      I4 => wr_addr_pipe(1),
      I5 => wr_addr_pipe(2),
      O => \status[4]_i_3_n_0\
    );
\status_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => fcomp_01,
      D => status0(0),
      Q => status(0),
      R => wr_reset
    );
\status_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => fcomp_01,
      D => status0(1),
      Q => status(1),
      R => wr_reset
    );
\status_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => fcomp_01,
      D => status0(2),
      Q => status(2),
      R => wr_reset
    );
\status_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => fcomp_01,
      D => status0(3),
      Q => status(3),
      R => wr_reset
    );
\status_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => fcomp_01,
      D => status0(4),
      Q => status(4),
      R => wr_reset
    );
\wr_addr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^fifo_wr_addr\(0),
      O => \p_0_in__0\(0)
    );
\wr_addr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^fifo_wr_addr\(0),
      I1 => \^fifo_wr_addr\(1),
      O => p_4_out(0)
    );
\wr_addr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^fifo_wr_addr\(0),
      I1 => \^fifo_wr_addr\(1),
      I2 => \^fifo_wr_addr\(2),
      O => \p_0_in__0\(2)
    );
\wr_addr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^fifo_wr_addr\(1),
      I1 => \^fifo_wr_addr\(0),
      I2 => \^fifo_wr_addr\(2),
      I3 => \^fifo_wr_addr\(3),
      O => \p_0_in__0\(3)
    );
\wr_addr[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^fifo_wr_addr\(2),
      I1 => \^fifo_wr_addr\(0),
      I2 => \^fifo_wr_addr\(1),
      I3 => \^fifo_wr_addr\(3),
      I4 => \^fifo_wr_addr\(4),
      O => \p_0_in__0\(4)
    );
\wr_addr_pipe0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \^fifo_wr_addr\(0),
      Q => wr_addr_pipe0(0),
      R => wr_reset
    );
\wr_addr_pipe0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \^fifo_wr_addr\(1),
      Q => wr_addr_pipe0(1),
      R => wr_reset
    );
\wr_addr_pipe0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \^fifo_wr_addr\(2),
      Q => wr_addr_pipe0(2),
      R => wr_reset
    );
\wr_addr_pipe0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \^fifo_wr_addr\(3),
      Q => wr_addr_pipe0(3),
      R => wr_reset
    );
\wr_addr_pipe0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \^fifo_wr_addr\(4),
      Q => wr_addr_pipe0(4),
      R => wr_reset
    );
\wr_addr_pipe1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => wr_addr_pipe0(0),
      Q => wr_addr_pipe1(0),
      R => wr_reset
    );
\wr_addr_pipe1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => wr_addr_pipe0(1),
      Q => wr_addr_pipe1(1),
      R => wr_reset
    );
\wr_addr_pipe1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => wr_addr_pipe0(2),
      Q => wr_addr_pipe1(2),
      R => wr_reset
    );
\wr_addr_pipe1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => wr_addr_pipe0(3),
      Q => wr_addr_pipe1(3),
      R => wr_reset
    );
\wr_addr_pipe1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => wr_addr_pipe0(4),
      Q => wr_addr_pipe1(4),
      R => wr_reset
    );
\wr_addr_pipe_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => wr_addr_pipe1(0),
      Q => wr_addr_pipe(0),
      R => wr_reset
    );
\wr_addr_pipe_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => wr_addr_pipe1(1),
      Q => wr_addr_pipe(1),
      R => wr_reset
    );
\wr_addr_pipe_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => wr_addr_pipe1(2),
      Q => wr_addr_pipe(2),
      R => wr_reset
    );
\wr_addr_pipe_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => wr_addr_pipe1(3),
      Q => wr_addr_pipe(3),
      R => wr_reset
    );
\wr_addr_pipe_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => wr_addr_pipe1(4),
      Q => wr_addr_pipe(4),
      R => wr_reset
    );
\wr_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \p_0_in__0\(0),
      Q => \^fifo_wr_addr\(0),
      R => wr_reset
    );
\wr_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => p_4_out(0),
      Q => \^fifo_wr_addr\(1),
      R => wr_reset
    );
\wr_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \p_0_in__0\(2),
      Q => \^fifo_wr_addr\(2),
      R => wr_reset
    );
\wr_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \p_0_in__0\(3),
      Q => \^fifo_wr_addr\(3),
      R => wr_reset
    );
\wr_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \p_0_in__0\(4),
      Q => \^fifo_wr_addr\(4),
      R => wr_reset
    );
\wr_gray_rdclk0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray(0),
      Q => wr_gray_rdclk0(0),
      R => '0'
    );
\wr_gray_rdclk0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray(1),
      Q => wr_gray_rdclk0(1),
      R => '0'
    );
\wr_gray_rdclk0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray(2),
      Q => wr_gray_rdclk0(2),
      R => '0'
    );
\wr_gray_rdclk0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray(3),
      Q => wr_gray_rdclk0(3),
      R => '0'
    );
\wr_gray_rdclk0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray(4),
      Q => wr_gray_rdclk0(4),
      R => '0'
    );
\wr_gray_rdclk1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk0(0),
      Q => wr_gray_rdclk1(0),
      R => '0'
    );
\wr_gray_rdclk1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk0(1),
      Q => wr_gray_rdclk1(1),
      R => '0'
    );
\wr_gray_rdclk1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk0(2),
      Q => wr_gray_rdclk1(2),
      R => '0'
    );
\wr_gray_rdclk1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk0(3),
      Q => wr_gray_rdclk1(3),
      R => '0'
    );
\wr_gray_rdclk1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk0(4),
      Q => wr_gray_rdclk1(4),
      R => '0'
    );
\wr_gray_rdclk2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk1(0),
      Q => wr_gray_rdclk2(0),
      R => '0'
    );
\wr_gray_rdclk2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk1(1),
      Q => wr_gray_rdclk2(1),
      R => '0'
    );
\wr_gray_rdclk2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk1(2),
      Q => wr_gray_rdclk2(2),
      R => '0'
    );
\wr_gray_rdclk2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk1(3),
      Q => wr_gray_rdclk2(3),
      R => '0'
    );
\wr_gray_rdclk2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk1(4),
      Q => wr_gray_rdclk2(4),
      R => '0'
    );
\wr_gray_rdclk_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk2(0),
      Q => wr_gray_rdclk(0),
      R => '0'
    );
\wr_gray_rdclk_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk2(1),
      Q => wr_gray_rdclk(1),
      R => '0'
    );
\wr_gray_rdclk_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk2(2),
      Q => wr_gray_rdclk(2),
      R => '0'
    );
\wr_gray_rdclk_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk2(3),
      Q => wr_gray_rdclk(3),
      R => '0'
    );
\wr_gray_rdclk_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk2(4),
      Q => wr_gray_rdclk(4),
      R => '0'
    );
\wr_gray_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \^fifo_wr_addr\(1),
      Q => wr_gray(0),
      S => wr_reset
    );
\wr_gray_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => p_0_in35_in,
      Q => wr_gray(1),
      R => wr_reset
    );
\wr_gray_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => p_0_in31_in,
      Q => wr_gray(2),
      R => wr_reset
    );
\wr_gray_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => p_0_in27_in,
      Q => wr_gray(3),
      R => wr_reset
    );
\wr_gray_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => p_0_in23_in,
      Q => wr_gray(4),
      S => wr_reset
    );
\wr_nextgray[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^fifo_wr_addr\(1),
      I1 => \^fifo_wr_addr\(2),
      O => p_4_out(1)
    );
\wr_nextgray[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^fifo_wr_addr\(2),
      I1 => \^fifo_wr_addr\(3),
      O => p_4_out(2)
    );
\wr_nextgray[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^fifo_wr_addr\(3),
      I1 => \^fifo_wr_addr\(4),
      O => p_4_out(3)
    );
\wr_nextgray_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => p_4_out(1),
      Q => p_0_in35_in,
      R => wr_reset
    );
\wr_nextgray_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => p_4_out(2),
      Q => p_0_in31_in,
      R => wr_reset
    );
\wr_nextgray_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => p_4_out(3),
      Q => p_0_in27_in,
      R => wr_reset
    );
\wr_nextgray_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \^fifo_wr_addr\(4),
      Q => p_0_in23_in,
      S => wr_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_coherent_resyncs_en is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxusrclk2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \d5_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \comp_res_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_coherent_resyncs_en : entity is "ten_gig_eth_pcs_pma_v6_0_15_coherent_resyncs_en";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_coherent_resyncs_en;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_coherent_resyncs_en is
  signal comp_res : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal d4 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of d4 : signal is "true";
  signal d5 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute RTL_KEEP of d5 : signal is "true";
  signal outreg : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute RTL_KEEP of outreg : signal is "true";
  signal outreg_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal stable : STD_LOGIC;
  signal \stable_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \stable_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \stable_carry__0_n_3\ : STD_LOGIC;
  signal stable_carry_i_1_n_0 : STD_LOGIC;
  signal stable_carry_i_2_n_0 : STD_LOGIC;
  signal stable_carry_i_3_n_0 : STD_LOGIC;
  signal stable_carry_i_4_n_0 : STD_LOGIC;
  signal stable_carry_n_0 : STD_LOGIC;
  signal stable_carry_n_1 : STD_LOGIC;
  signal stable_carry_n_2 : STD_LOGIC;
  signal stable_carry_n_3 : STD_LOGIC;
  signal NLW_stable_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_stable_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_stable_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute KEEP : string;
  attribute KEEP of \d5_reg[0]\ : label is "yes";
  attribute KEEP of \d5_reg[10]\ : label is "yes";
  attribute KEEP of \d5_reg[11]\ : label is "yes";
  attribute KEEP of \d5_reg[12]\ : label is "yes";
  attribute KEEP of \d5_reg[13]\ : label is "yes";
  attribute KEEP of \d5_reg[14]\ : label is "yes";
  attribute KEEP of \d5_reg[15]\ : label is "yes";
  attribute KEEP of \d5_reg[1]\ : label is "yes";
  attribute KEEP of \d5_reg[2]\ : label is "yes";
  attribute KEEP of \d5_reg[3]\ : label is "yes";
  attribute KEEP of \d5_reg[4]\ : label is "yes";
  attribute KEEP of \d5_reg[5]\ : label is "yes";
  attribute KEEP of \d5_reg[6]\ : label is "yes";
  attribute KEEP of \d5_reg[7]\ : label is "yes";
  attribute KEEP of \d5_reg[8]\ : label is "yes";
  attribute KEEP of \d5_reg[9]\ : label is "yes";
  attribute KEEP of \outreg_reg[0]\ : label is "yes";
  attribute KEEP of \outreg_reg[10]\ : label is "yes";
  attribute KEEP of \outreg_reg[11]\ : label is "yes";
  attribute KEEP of \outreg_reg[12]\ : label is "yes";
  attribute KEEP of \outreg_reg[13]\ : label is "yes";
  attribute KEEP of \outreg_reg[14]\ : label is "yes";
  attribute KEEP of \outreg_reg[15]\ : label is "yes";
  attribute KEEP of \outreg_reg[1]\ : label is "yes";
  attribute KEEP of \outreg_reg[2]\ : label is "yes";
  attribute KEEP of \outreg_reg[3]\ : label is "yes";
  attribute KEEP of \outreg_reg[4]\ : label is "yes";
  attribute KEEP of \outreg_reg[5]\ : label is "yes";
  attribute KEEP of \outreg_reg[6]\ : label is "yes";
  attribute KEEP of \outreg_reg[7]\ : label is "yes";
  attribute KEEP of \outreg_reg[8]\ : label is "yes";
  attribute KEEP of \outreg_reg[9]\ : label is "yes";
begin
  \out\(15 downto 0) <= outreg(15 downto 0);
\comp_res_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \comp_res_reg[0]_0\(0),
      D => stable,
      Q => comp_res(0),
      R => '0'
    );
\comp_res_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \comp_res_reg[0]_0\(0),
      D => comp_res(0),
      Q => comp_res(1),
      R => '0'
    );
\d5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \d5_reg[15]_0\(0),
      D => d4(0),
      Q => d5(0),
      R => '0'
    );
\d5_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \d5_reg[15]_0\(0),
      D => d4(10),
      Q => d5(10),
      R => '0'
    );
\d5_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \d5_reg[15]_0\(0),
      D => d4(11),
      Q => d5(11),
      R => '0'
    );
\d5_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \d5_reg[15]_0\(0),
      D => d4(12),
      Q => d5(12),
      R => '0'
    );
\d5_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \d5_reg[15]_0\(0),
      D => d4(13),
      Q => d5(13),
      R => '0'
    );
\d5_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \d5_reg[15]_0\(0),
      D => d4(14),
      Q => d5(14),
      R => '0'
    );
\d5_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \d5_reg[15]_0\(0),
      D => d4(15),
      Q => d5(15),
      R => '0'
    );
\d5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \d5_reg[15]_0\(0),
      D => d4(1),
      Q => d5(1),
      R => '0'
    );
\d5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \d5_reg[15]_0\(0),
      D => d4(2),
      Q => d5(2),
      R => '0'
    );
\d5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \d5_reg[15]_0\(0),
      D => d4(3),
      Q => d5(3),
      R => '0'
    );
\d5_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \d5_reg[15]_0\(0),
      D => d4(4),
      Q => d5(4),
      R => '0'
    );
\d5_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \d5_reg[15]_0\(0),
      D => d4(5),
      Q => d5(5),
      R => '0'
    );
\d5_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \d5_reg[15]_0\(0),
      D => d4(6),
      Q => d5(6),
      R => '0'
    );
\d5_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \d5_reg[15]_0\(0),
      D => d4(7),
      Q => d5(7),
      R => '0'
    );
\d5_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \d5_reg[15]_0\(0),
      D => d4(8),
      Q => d5(8),
      R => '0'
    );
\d5_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \d5_reg[15]_0\(0),
      D => d4(9),
      Q => d5(9),
      R => '0'
    );
\outreg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => d5(0),
      I1 => comp_res(1),
      I2 => comp_res(0),
      I3 => outreg(0),
      O => outreg_in(0)
    );
\outreg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => d5(10),
      I1 => comp_res(1),
      I2 => comp_res(0),
      I3 => outreg(10),
      O => outreg_in(10)
    );
\outreg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => d5(11),
      I1 => comp_res(1),
      I2 => comp_res(0),
      I3 => outreg(11),
      O => outreg_in(11)
    );
\outreg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => d5(12),
      I1 => comp_res(1),
      I2 => comp_res(0),
      I3 => outreg(12),
      O => outreg_in(12)
    );
\outreg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => d5(13),
      I1 => comp_res(1),
      I2 => comp_res(0),
      I3 => outreg(13),
      O => outreg_in(13)
    );
\outreg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => d5(14),
      I1 => comp_res(1),
      I2 => comp_res(0),
      I3 => outreg(14),
      O => outreg_in(14)
    );
\outreg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => d5(15),
      I1 => comp_res(1),
      I2 => comp_res(0),
      I3 => outreg(15),
      O => outreg_in(15)
    );
\outreg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => d5(1),
      I1 => comp_res(1),
      I2 => comp_res(0),
      I3 => outreg(1),
      O => outreg_in(1)
    );
\outreg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => d5(2),
      I1 => comp_res(1),
      I2 => comp_res(0),
      I3 => outreg(2),
      O => outreg_in(2)
    );
\outreg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => d5(3),
      I1 => comp_res(1),
      I2 => comp_res(0),
      I3 => outreg(3),
      O => outreg_in(3)
    );
\outreg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => d5(4),
      I1 => comp_res(1),
      I2 => comp_res(0),
      I3 => outreg(4),
      O => outreg_in(4)
    );
\outreg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => d5(5),
      I1 => comp_res(1),
      I2 => comp_res(0),
      I3 => outreg(5),
      O => outreg_in(5)
    );
\outreg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => d5(6),
      I1 => comp_res(1),
      I2 => comp_res(0),
      I3 => outreg(6),
      O => outreg_in(6)
    );
\outreg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => d5(7),
      I1 => comp_res(1),
      I2 => comp_res(0),
      I3 => outreg(7),
      O => outreg_in(7)
    );
\outreg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => d5(8),
      I1 => comp_res(1),
      I2 => comp_res(0),
      I3 => outreg(8),
      O => outreg_in(8)
    );
\outreg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => d5(9),
      I1 => comp_res(1),
      I2 => comp_res(0),
      I3 => outreg(9),
      O => outreg_in(9)
    );
\outreg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \d5_reg[15]_0\(0),
      D => outreg_in(0),
      Q => outreg(0),
      R => '0'
    );
\outreg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \d5_reg[15]_0\(0),
      D => outreg_in(10),
      Q => outreg(10),
      R => '0'
    );
\outreg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \d5_reg[15]_0\(0),
      D => outreg_in(11),
      Q => outreg(11),
      R => '0'
    );
\outreg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \d5_reg[15]_0\(0),
      D => outreg_in(12),
      Q => outreg(12),
      R => '0'
    );
\outreg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \d5_reg[15]_0\(0),
      D => outreg_in(13),
      Q => outreg(13),
      R => '0'
    );
\outreg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \d5_reg[15]_0\(0),
      D => outreg_in(14),
      Q => outreg(14),
      R => '0'
    );
\outreg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \d5_reg[15]_0\(0),
      D => outreg_in(15),
      Q => outreg(15),
      R => '0'
    );
\outreg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \d5_reg[15]_0\(0),
      D => outreg_in(1),
      Q => outreg(1),
      R => '0'
    );
\outreg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \d5_reg[15]_0\(0),
      D => outreg_in(2),
      Q => outreg(2),
      R => '0'
    );
\outreg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \d5_reg[15]_0\(0),
      D => outreg_in(3),
      Q => outreg(3),
      R => '0'
    );
\outreg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \d5_reg[15]_0\(0),
      D => outreg_in(4),
      Q => outreg(4),
      R => '0'
    );
\outreg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \d5_reg[15]_0\(0),
      D => outreg_in(5),
      Q => outreg(5),
      R => '0'
    );
\outreg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \d5_reg[15]_0\(0),
      D => outreg_in(6),
      Q => outreg(6),
      R => '0'
    );
\outreg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \d5_reg[15]_0\(0),
      D => outreg_in(7),
      Q => outreg(7),
      R => '0'
    );
\outreg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \d5_reg[15]_0\(0),
      D => outreg_in(8),
      Q => outreg(8),
      R => '0'
    );
\outreg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \d5_reg[15]_0\(0),
      D => outreg_in(9),
      Q => outreg(9),
      R => '0'
    );
\resynch[0].synchc_inst\: entity work.\ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__1\
     port map (
      clk => rxusrclk2,
      d => Q(0),
      en => E(0),
      q => d4(0)
    );
\resynch[10].synchc_inst\: entity work.\ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__11\
     port map (
      clk => rxusrclk2,
      d => Q(10),
      en => E(0),
      q => d4(10)
    );
\resynch[11].synchc_inst\: entity work.\ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__12\
     port map (
      clk => rxusrclk2,
      d => Q(11),
      en => E(0),
      q => d4(11)
    );
\resynch[12].synchc_inst\: entity work.\ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__13\
     port map (
      clk => rxusrclk2,
      d => Q(12),
      en => E(0),
      q => d4(12)
    );
\resynch[13].synchc_inst\: entity work.\ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__14\
     port map (
      clk => rxusrclk2,
      d => Q(13),
      en => E(0),
      q => d4(13)
    );
\resynch[14].synchc_inst\: entity work.\ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__15\
     port map (
      clk => rxusrclk2,
      d => Q(14),
      en => E(0),
      q => d4(14)
    );
\resynch[15].synchc_inst\: entity work.\ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__16\
     port map (
      clk => rxusrclk2,
      d => Q(15),
      en => E(0),
      q => d4(15)
    );
\resynch[1].synchc_inst\: entity work.\ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__2\
     port map (
      clk => rxusrclk2,
      d => Q(1),
      en => E(0),
      q => d4(1)
    );
\resynch[2].synchc_inst\: entity work.\ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__3\
     port map (
      clk => rxusrclk2,
      d => Q(2),
      en => E(0),
      q => d4(2)
    );
\resynch[3].synchc_inst\: entity work.\ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__4\
     port map (
      clk => rxusrclk2,
      d => Q(3),
      en => E(0),
      q => d4(3)
    );
\resynch[4].synchc_inst\: entity work.\ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__5\
     port map (
      clk => rxusrclk2,
      d => Q(4),
      en => E(0),
      q => d4(4)
    );
\resynch[5].synchc_inst\: entity work.\ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__6\
     port map (
      clk => rxusrclk2,
      d => Q(5),
      en => E(0),
      q => d4(5)
    );
\resynch[6].synchc_inst\: entity work.\ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__7\
     port map (
      clk => rxusrclk2,
      d => Q(6),
      en => E(0),
      q => d4(6)
    );
\resynch[7].synchc_inst\: entity work.\ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__8\
     port map (
      clk => rxusrclk2,
      d => Q(7),
      en => E(0),
      q => d4(7)
    );
\resynch[8].synchc_inst\: entity work.\ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__9\
     port map (
      clk => rxusrclk2,
      d => Q(8),
      en => E(0),
      q => d4(8)
    );
\resynch[9].synchc_inst\: entity work.\ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__10\
     port map (
      clk => rxusrclk2,
      d => Q(9),
      en => E(0),
      q => d4(9)
    );
stable_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => stable_carry_n_0,
      CO(2) => stable_carry_n_1,
      CO(1) => stable_carry_n_2,
      CO(0) => stable_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_stable_carry_O_UNCONNECTED(3 downto 0),
      S(3) => stable_carry_i_1_n_0,
      S(2) => stable_carry_i_2_n_0,
      S(1) => stable_carry_i_3_n_0,
      S(0) => stable_carry_i_4_n_0
    );
\stable_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => stable_carry_n_0,
      CO(3 downto 2) => \NLW_stable_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => stable,
      CO(0) => \stable_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_stable_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \stable_carry__0_i_1_n_0\,
      S(0) => \stable_carry__0_i_2_n_0\
    );
\stable_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => d5(15),
      I1 => d4(15),
      O => \stable_carry__0_i_1_n_0\
    );
\stable_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => d4(12),
      I1 => d5(12),
      I2 => d4(13),
      I3 => d5(13),
      I4 => d5(14),
      I5 => d4(14),
      O => \stable_carry__0_i_2_n_0\
    );
stable_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => d4(9),
      I1 => d5(9),
      I2 => d4(10),
      I3 => d5(10),
      I4 => d5(11),
      I5 => d4(11),
      O => stable_carry_i_1_n_0
    );
stable_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => d4(6),
      I1 => d5(6),
      I2 => d4(7),
      I3 => d5(7),
      I4 => d5(8),
      I5 => d4(8),
      O => stable_carry_i_2_n_0
    );
stable_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => d4(3),
      I1 => d5(3),
      I2 => d4(4),
      I3 => d5(4),
      I4 => d5(5),
      I5 => d4(5),
      O => stable_carry_i_3_n_0
    );
stable_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => d4(1),
      I1 => d5(1),
      I2 => d4(0),
      I3 => d5(0),
      I4 => d5(2),
      I5 => d4(2),
      O => stable_carry_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_coherent_resyncs_en__parameterized0\ is
  port (
    \outreg_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \outreg_reg[2]_0\ : out STD_LOGIC;
    clear_rx_prbs_err_count0 : out STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    data_pattern_select_core : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    test_pattern_select_core : in STD_LOGIC;
    rx_test_pattern_enable_core : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    in0 : in STD_LOGIC;
    \d5_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pcs_rxreset_int : in STD_LOGIC;
    rxreset_rxusrclk2 : in STD_LOGIC;
    q : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_coherent_resyncs_en__parameterized0\ : entity is "ten_gig_eth_pcs_pma_v6_0_15_coherent_resyncs_en";
end \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_coherent_resyncs_en__parameterized0\;

architecture STRUCTURE of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_coherent_resyncs_en__parameterized0\ is
  signal comp_res : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \comp_res[0]_i_2_n_0\ : STD_LOGIC;
  signal d4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of d4 : signal is "true";
  signal d5 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of d5 : signal is "true";
  signal outreg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of outreg : signal is "true";
  signal outreg_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal stable : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \d5_reg[0]\ : label is "yes";
  attribute KEEP of \d5_reg[1]\ : label is "yes";
  attribute KEEP of \d5_reg[2]\ : label is "yes";
  attribute KEEP of \d5_reg[3]\ : label is "yes";
  attribute KEEP of \outreg_reg[0]\ : label is "yes";
  attribute KEEP of \outreg_reg[1]\ : label is "yes";
  attribute KEEP of \outreg_reg[2]\ : label is "yes";
  attribute KEEP of \outreg_reg[3]\ : label is "yes";
begin
  \outreg_reg[3]_0\(3 downto 0) <= outreg(3 downto 0);
clear_rx_prbs_err_count_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => pcs_rxreset_int,
      I1 => rxreset_rxusrclk2,
      I2 => outreg(2),
      I3 => q,
      I4 => outreg(3),
      O => clear_rx_prbs_err_count0
    );
\comp_res[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => d4(3),
      I1 => d5(3),
      I2 => \comp_res[0]_i_2_n_0\,
      O => stable
    );
\comp_res[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => d4(0),
      I1 => d5(0),
      I2 => d5(2),
      I3 => d4(2),
      I4 => d5(1),
      I5 => d4(1),
      O => \comp_res[0]_i_2_n_0\
    );
\comp_res_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \d5_reg[0]_0\(0),
      D => stable,
      Q => comp_res(0),
      R => '0'
    );
\comp_res_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \d5_reg[0]_0\(0),
      D => comp_res(0),
      Q => comp_res(1),
      R => '0'
    );
\d5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \d5_reg[0]_0\(1),
      D => d4(0),
      Q => d5(0),
      R => '0'
    );
\d5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \d5_reg[0]_0\(1),
      D => d4(1),
      Q => d5(1),
      R => '0'
    );
\d5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \d5_reg[0]_0\(1),
      D => d4(2),
      Q => d5(2),
      R => '0'
    );
\d5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \d5_reg[0]_0\(1),
      D => d4(3),
      Q => d5(3),
      R => '0'
    );
mcp1_err_block_count_inc_out_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => outreg(2),
      I1 => in0,
      O => \outreg_reg[2]_0\
    );
\outreg[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => d5(0),
      I1 => outreg(0),
      I2 => comp_res(0),
      I3 => comp_res(1),
      O => outreg_in(0)
    );
\outreg[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => d5(1),
      I1 => outreg(1),
      I2 => comp_res(0),
      I3 => comp_res(1),
      O => outreg_in(1)
    );
\outreg[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => d5(2),
      I1 => outreg(2),
      I2 => comp_res(0),
      I3 => comp_res(1),
      O => outreg_in(2)
    );
\outreg[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => d5(3),
      I1 => outreg(3),
      I2 => comp_res(0),
      I3 => comp_res(1),
      O => outreg_in(3)
    );
\outreg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \d5_reg[0]_0\(0),
      D => outreg_in(0),
      Q => outreg(0),
      R => '0'
    );
\outreg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \d5_reg[0]_0\(0),
      D => outreg_in(1),
      Q => outreg(1),
      R => '0'
    );
\outreg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \d5_reg[0]_0\(0),
      D => outreg_in(2),
      Q => outreg(2),
      R => '0'
    );
\outreg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \d5_reg[0]_0\(0),
      D => outreg_in(3),
      Q => outreg(3),
      R => '0'
    );
\resynch[0].synchc_inst\: entity work.\ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__17\
     port map (
      clk => rxusrclk2,
      d => data_pattern_select_core,
      en => E(0),
      q => d4(0)
    );
\resynch[1].synchc_inst\: entity work.\ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__18\
     port map (
      clk => rxusrclk2,
      d => test_pattern_select_core,
      en => E(0),
      q => d4(1)
    );
\resynch[2].synchc_inst\: entity work.\ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__19\
     port map (
      clk => rxusrclk2,
      d => rx_test_pattern_enable_core,
      en => E(0),
      q => d4(2)
    );
\resynch[3].synchc_inst\: entity work.\ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable__20\
     port map (
      clk => rxusrclk2,
      d => \out\,
      en => E(0),
      q => d4(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_common_ieee_registers is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    regs_rdack : out STD_LOGIC;
    regs_wrack : out STD_LOGIC;
    \q_reg[0]\ : out STD_LOGIC;
    loopback_ctrl : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[0]_0\ : out STD_LOGIC;
    in0 : out STD_LOGIC;
    \q_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \addr_reg_reg[9]\ : out STD_LOGIC;
    pseudo_rand_seeds_int : out STD_LOGIC_VECTOR ( 115 downto 0 );
    core_in_testmode_wire : out STD_LOGIC;
    \q_reg[5]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \q_reg[3]\ : out STD_LOGIC;
    \q_reg[1]\ : out STD_LOGIC;
    tx_66_fifo : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    clear_test_pattern_err_count : out STD_LOGIC;
    pma_resetout : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    prbs31_rx_enable_core_int : out STD_LOGIC;
    prbs31_tx_enable_core_int : out STD_LOGIC;
    \rddata_out_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    core_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    coreclk : in STD_LOGIC;
    pcs_hi_ber_core_int : in STD_LOGIC;
    pcs_rx_link_up_core_sync_int : in STD_LOGIC;
    rdack0 : in STD_LOGIC;
    wrack0 : in STD_LOGIC;
    reset : in STD_LOGIC;
    \q_reg[0]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    re_prev_reg : in STD_LOGIC;
    re_prev_reg_0 : in STD_LOGIC;
    fifo_full : in STD_LOGIC;
    signal_detect_sync : in STD_LOGIC;
    re_prev_reg_1 : in STD_LOGIC;
    re_prev_reg_2 : in STD_LOGIC;
    \q_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC;
    new_tx_test_seed : in STD_LOGIC;
    asynch_fifo_i_i_68 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_data_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcs_reset_clear_core_intr : in STD_LOGIC;
    resetdone : in STD_LOGIC;
    \q_reg[0]_2\ : in STD_LOGIC;
    re_prev_reg_3 : in STD_LOGIC;
    \q_reg[0]_3\ : in STD_LOGIC;
    pma_pmd_type : in STD_LOGIC_VECTOR ( 2 downto 0 );
    re_prev_reg_4 : in STD_LOGIC;
    re_prev_reg_5 : in STD_LOGIC;
    \prbs_err_count_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pcs_test_pattern_error_count : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \q_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \q_reg[15]_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_common_ieee_registers : entity is "ten_gig_eth_pcs_pma_v6_0_15_common_ieee_registers";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_common_ieee_registers;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_common_ieee_registers is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^addr_reg_reg[9]\ : STD_LOGIC;
  signal \^in0\ : STD_LOGIC;
  signal \^loopback_ctrl\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^pseudo_rand_seeds_int\ : STD_LOGIC_VECTOR ( 115 downto 0 );
  signal \^q_reg[0]\ : STD_LOGIC;
  signal \^q_reg[0]_0\ : STD_LOGIC;
  signal \^q_reg[15]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^q_reg[5]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rddata : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \rddata_out[10]_i_10_n_0\ : STD_LOGIC;
  signal \rddata_out[10]_i_11_n_0\ : STD_LOGIC;
  signal \rddata_out[10]_i_13_n_0\ : STD_LOGIC;
  signal \rddata_out[10]_i_14_n_0\ : STD_LOGIC;
  signal \rddata_out[10]_i_15_n_0\ : STD_LOGIC;
  signal \rddata_out[10]_i_16_n_0\ : STD_LOGIC;
  signal \rddata_out[10]_i_4_n_0\ : STD_LOGIC;
  signal \rddata_out[10]_i_6_n_0\ : STD_LOGIC;
  signal \rddata_out[10]_i_8_n_0\ : STD_LOGIC;
  signal \rddata_out[10]_i_9_n_0\ : STD_LOGIC;
  signal \rddata_out[11]_i_10_n_0\ : STD_LOGIC;
  signal \rddata_out[11]_i_11_n_0\ : STD_LOGIC;
  signal \rddata_out[11]_i_8_n_0\ : STD_LOGIC;
  signal \rddata_out[11]_i_9_n_0\ : STD_LOGIC;
  signal \rddata_out[12]_i_10_n_0\ : STD_LOGIC;
  signal \rddata_out[12]_i_11_n_0\ : STD_LOGIC;
  signal \rddata_out[12]_i_13_n_0\ : STD_LOGIC;
  signal \rddata_out[12]_i_14_n_0\ : STD_LOGIC;
  signal \rddata_out[12]_i_15_n_0\ : STD_LOGIC;
  signal \rddata_out[12]_i_8_n_0\ : STD_LOGIC;
  signal \rddata_out[12]_i_9_n_0\ : STD_LOGIC;
  signal \rddata_out[13]_i_10_n_0\ : STD_LOGIC;
  signal \rddata_out[13]_i_11_n_0\ : STD_LOGIC;
  signal \rddata_out[13]_i_4_n_0\ : STD_LOGIC;
  signal \rddata_out[13]_i_8_n_0\ : STD_LOGIC;
  signal \rddata_out[14]_i_13_n_0\ : STD_LOGIC;
  signal \rddata_out[14]_i_14_n_0\ : STD_LOGIC;
  signal \rddata_out[14]_i_5_n_0\ : STD_LOGIC;
  signal \rddata_out[14]_i_7_n_0\ : STD_LOGIC;
  signal \rddata_out[14]_i_9_n_0\ : STD_LOGIC;
  signal \rddata_out[15]_i_10_n_0\ : STD_LOGIC;
  signal \rddata_out[15]_i_13_n_0\ : STD_LOGIC;
  signal \rddata_out[15]_i_15_n_0\ : STD_LOGIC;
  signal \rddata_out[15]_i_16_n_0\ : STD_LOGIC;
  signal \rddata_out[15]_i_17_n_0\ : STD_LOGIC;
  signal \rddata_out[15]_i_18_n_0\ : STD_LOGIC;
  signal \rddata_out[15]_i_19_n_0\ : STD_LOGIC;
  signal \rddata_out[15]_i_7_n_0\ : STD_LOGIC;
  signal \rddata_out[15]_i_8_n_0\ : STD_LOGIC;
  signal \rddata_out[15]_i_9_n_0\ : STD_LOGIC;
  signal \rddata_out[1]_i_11_n_0\ : STD_LOGIC;
  signal \rddata_out[1]_i_13_n_0\ : STD_LOGIC;
  signal \rddata_out[1]_i_9_n_0\ : STD_LOGIC;
  signal \rddata_out[2]_i_6_n_0\ : STD_LOGIC;
  signal \rddata_out[3]_i_10_n_0\ : STD_LOGIC;
  signal \rddata_out[3]_i_12_n_0\ : STD_LOGIC;
  signal \rddata_out[3]_i_4_n_0\ : STD_LOGIC;
  signal \rddata_out[4]_i_4_n_0\ : STD_LOGIC;
  signal \rddata_out[4]_i_8_n_0\ : STD_LOGIC;
  signal \rddata_out[5]_i_8_n_0\ : STD_LOGIC;
  signal \rddata_out[5]_i_9_n_0\ : STD_LOGIC;
  signal \rddata_out[6]_i_5_n_0\ : STD_LOGIC;
  signal \rddata_out[6]_i_9_n_0\ : STD_LOGIC;
  signal \rddata_out[7]_i_6_n_0\ : STD_LOGIC;
  signal \rddata_out[9]_i_2_n_0\ : STD_LOGIC;
  signal \rddata_out[9]_i_6_n_0\ : STD_LOGIC;
  signal re_prev : STD_LOGIC;
  signal re_prev_0 : STD_LOGIC;
  signal reg_1_0_0_n_1 : STD_LOGIC;
  signal reg_1_0_11_n_0 : STD_LOGIC;
  signal reg_1_0_11_n_2 : STD_LOGIC;
  signal reg_1_0_11_n_3 : STD_LOGIC;
  signal reg_1_0_15_n_1 : STD_LOGIC;
  signal reg_1_0_15_n_14 : STD_LOGIC;
  signal reg_1_0_15_n_15 : STD_LOGIC;
  signal reg_1_0_15_n_17 : STD_LOGIC;
  signal reg_1_0_15_n_18 : STD_LOGIC;
  signal reg_1_0_15_n_2 : STD_LOGIC;
  signal reg_1_0_15_n_3 : STD_LOGIC;
  signal reg_1_0_15_n_4 : STD_LOGIC;
  signal reg_1_0_15_n_5 : STD_LOGIC;
  signal reg_1_0_15_n_6 : STD_LOGIC;
  signal reg_1_0_15_n_7 : STD_LOGIC;
  signal reg_1_0_15_we : STD_LOGIC;
  signal reg_1_10_0_n_0 : STD_LOGIC;
  signal reg_1_1_2_n_0 : STD_LOGIC;
  signal reg_1_1_2_n_1 : STD_LOGIC;
  signal \reg_1_8_11__0\ : STD_LOGIC;
  signal reg_1_9_0_n_1 : STD_LOGIC;
  signal reg_1_9_0_n_2 : STD_LOGIC;
  signal reg_1_9_0_n_3 : STD_LOGIC;
  signal reg_1_9_0_n_4 : STD_LOGIC;
  signal reg_1_9_0_n_5 : STD_LOGIC;
  signal reg_3_0_11_n_0 : STD_LOGIC;
  signal reg_3_0_14_n_1 : STD_LOGIC;
  signal reg_3_0_14_n_4 : STD_LOGIC;
  signal reg_3_0_14_n_5 : STD_LOGIC;
  signal \reg_3_0_15__0\ : STD_LOGIC;
  signal reg_3_0_15_n_11 : STD_LOGIC;
  signal reg_3_0_15_n_3 : STD_LOGIC;
  signal reg_3_0_15_n_4 : STD_LOGIC;
  signal reg_3_0_15_n_5 : STD_LOGIC;
  signal reg_3_0_15_n_7 : STD_LOGIC;
  signal reg_3_0_15_n_9 : STD_LOGIC;
  signal reg_3_0_15_we : STD_LOGIC;
  signal reg_3_1_2_n_0 : STD_LOGIC;
  signal \reg_3_32_0__0\ : STD_LOGIC;
  signal reg_3_32_0_n_1 : STD_LOGIC;
  signal \reg_3_32_12__0\ : STD_LOGIC;
  signal reg_3_32_12_n_1 : STD_LOGIC;
  signal reg_3_32_1_n_0 : STD_LOGIC;
  signal reg_3_32_1_n_1 : STD_LOGIC;
  signal reg_3_33 : STD_LOGIC_VECTOR ( 15 downto 14 );
  signal reg_3_33_13_8_n_0 : STD_LOGIC;
  signal reg_3_33_13_8_n_1 : STD_LOGIC;
  signal reg_3_33_13_8_n_2 : STD_LOGIC;
  signal reg_3_33_13_8_n_3 : STD_LOGIC;
  signal reg_3_33_13_8_n_4 : STD_LOGIC;
  signal reg_3_33_13_8_n_5 : STD_LOGIC;
  signal reg_3_33_15_n_3 : STD_LOGIC;
  signal reg_3_33_7_0_n_0 : STD_LOGIC;
  signal reg_3_33_7_0_n_1 : STD_LOGIC;
  signal reg_3_33_7_0_n_2 : STD_LOGIC;
  signal reg_3_33_7_0_n_3 : STD_LOGIC;
  signal reg_3_33_7_0_n_4 : STD_LOGIC;
  signal reg_3_33_7_0_n_5 : STD_LOGIC;
  signal reg_3_33_7_0_n_6 : STD_LOGIC;
  signal reg_3_33_7_0_n_7 : STD_LOGIC;
  signal reg_3_33_re : STD_LOGIC;
  signal reg_3_34_all_n_1 : STD_LOGIC;
  signal reg_3_34_all_n_2 : STD_LOGIC;
  signal reg_3_34_all_n_20 : STD_LOGIC;
  signal reg_3_34_all_n_21 : STD_LOGIC;
  signal reg_3_34_all_n_3 : STD_LOGIC;
  signal reg_3_35_all_n_0 : STD_LOGIC;
  signal reg_3_35_all_n_1 : STD_LOGIC;
  signal reg_3_35_all_n_2 : STD_LOGIC;
  signal reg_3_35_all_n_23 : STD_LOGIC;
  signal reg_3_35_all_n_24 : STD_LOGIC;
  signal reg_3_35_all_n_25 : STD_LOGIC;
  signal reg_3_35_all_n_26 : STD_LOGIC;
  signal reg_3_35_all_n_3 : STD_LOGIC;
  signal reg_3_35_all_n_4 : STD_LOGIC;
  signal reg_3_35_all_n_5 : STD_LOGIC;
  signal reg_3_35_all_n_6 : STD_LOGIC;
  signal reg_3_36_all_n_0 : STD_LOGIC;
  signal reg_3_36_all_n_17 : STD_LOGIC;
  signal reg_3_36_all_n_18 : STD_LOGIC;
  signal reg_3_37_9_0_n_0 : STD_LOGIC;
  signal reg_3_37_9_0_n_1 : STD_LOGIC;
  signal reg_3_37_9_0_n_2 : STD_LOGIC;
  signal reg_3_37_9_0_n_3 : STD_LOGIC;
  signal reg_3_38_all_n_1 : STD_LOGIC;
  signal reg_3_38_all_n_19 : STD_LOGIC;
  signal reg_3_38_all_n_2 : STD_LOGIC;
  signal reg_3_38_all_n_20 : STD_LOGIC;
  signal reg_3_38_all_n_21 : STD_LOGIC;
  signal reg_3_38_all_n_22 : STD_LOGIC;
  signal reg_3_38_we : STD_LOGIC;
  signal reg_3_39_all_n_0 : STD_LOGIC;
  signal reg_3_39_all_n_1 : STD_LOGIC;
  signal reg_3_39_all_n_19 : STD_LOGIC;
  signal reg_3_39_all_n_2 : STD_LOGIC;
  signal reg_3_39_all_n_20 : STD_LOGIC;
  signal reg_3_39_all_n_21 : STD_LOGIC;
  signal reg_3_39_all_n_22 : STD_LOGIC;
  signal reg_3_39_all_n_23 : STD_LOGIC;
  signal reg_3_39_all_n_24 : STD_LOGIC;
  signal reg_3_39_all_n_25 : STD_LOGIC;
  signal reg_3_39_all_n_26 : STD_LOGIC;
  signal reg_3_40_all_n_0 : STD_LOGIC;
  signal reg_3_40_all_n_17 : STD_LOGIC;
  signal reg_3_40_all_n_18 : STD_LOGIC;
  signal reg_3_40_all_n_19 : STD_LOGIC;
  signal reg_3_40_all_n_20 : STD_LOGIC;
  signal reg_3_40_we : STD_LOGIC;
  signal reg_3_41_9_0_n_0 : STD_LOGIC;
  signal reg_3_41_9_0_n_1 : STD_LOGIC;
  signal reg_3_41_9_0_n_13 : STD_LOGIC;
  signal reg_3_42_5_0_n_10 : STD_LOGIC;
  signal reg_3_42_5_0_n_2 : STD_LOGIC;
  signal reg_3_42_we : STD_LOGIC;
  signal reg_3_43_all_n_1 : STD_LOGIC;
  signal reg_3_43_all_n_10 : STD_LOGIC;
  signal reg_3_43_all_n_11 : STD_LOGIC;
  signal reg_3_43_all_n_12 : STD_LOGIC;
  signal reg_3_43_all_n_13 : STD_LOGIC;
  signal reg_3_43_all_n_14 : STD_LOGIC;
  signal reg_3_43_all_n_15 : STD_LOGIC;
  signal reg_3_43_all_n_16 : STD_LOGIC;
  signal reg_3_43_all_n_17 : STD_LOGIC;
  signal reg_3_43_all_n_18 : STD_LOGIC;
  signal reg_3_43_all_n_19 : STD_LOGIC;
  signal reg_3_43_all_n_2 : STD_LOGIC;
  signal reg_3_43_all_n_20 : STD_LOGIC;
  signal reg_3_43_all_n_3 : STD_LOGIC;
  signal reg_3_43_all_n_7 : STD_LOGIC;
  signal reg_3_43_all_n_8 : STD_LOGIC;
  signal reg_3_43_all_n_9 : STD_LOGIC;
  signal reg_3_65535_all_n_0 : STD_LOGIC;
  signal reg_3_65535_all_n_17 : STD_LOGIC;
  signal reg_3_65535_all_n_18 : STD_LOGIC;
  signal reg_3_65535_all_n_19 : STD_LOGIC;
  signal reg_3_65535_all_n_20 : STD_LOGIC;
  signal reg_3_65535_all_n_21 : STD_LOGIC;
  signal reg_3_8 : STD_LOGIC_VECTOR ( 10 to 10 );
  signal reg_3_8_10_n_1 : STD_LOGIC;
  signal reg_3_8_10_n_3 : STD_LOGIC;
  signal reg_3_8_11_n_0 : STD_LOGIC;
  signal reg_3_8_re : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rddata_out[10]_i_13\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \rddata_out[10]_i_14\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \rddata_out[10]_i_15\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \rddata_out[10]_i_16\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \rddata_out[10]_i_6\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \rddata_out[11]_i_10\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \rddata_out[11]_i_11\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \rddata_out[11]_i_8\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \rddata_out[12]_i_10\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \rddata_out[12]_i_11\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \rddata_out[12]_i_15\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \rddata_out[12]_i_9\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \rddata_out[13]_i_8\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \rddata_out[14]_i_5\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \rddata_out[15]_i_10\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \rddata_out[15]_i_16\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \rddata_out[15]_i_8\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \rddata_out[15]_i_9\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \rddata_out[1]_i_9\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \rddata_out[3]_i_12\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \rddata_out[4]_i_8\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \rddata_out[5]_i_8\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \rddata_out[6]_i_5\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \rddata_out[6]_i_9\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \rddata_out[7]_i_6\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \rddata_out[9]_i_6\ : label is "soft_lutpair86";
begin
  SR(0) <= \^sr\(0);
  \addr_reg_reg[9]\ <= \^addr_reg_reg[9]\;
  in0 <= \^in0\;
  loopback_ctrl(0) <= \^loopback_ctrl\(0);
  pseudo_rand_seeds_int(115 downto 0) <= \^pseudo_rand_seeds_int\(115 downto 0);
  \q_reg[0]\ <= \^q_reg[0]\;
  \q_reg[0]_0\ <= \^q_reg[0]_0\;
  \q_reg[15]\(15 downto 0) <= \^q_reg[15]\(15 downto 0);
  \q_reg[5]\(4 downto 0) <= \^q_reg[5]\(4 downto 0);
rdack_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => rdack0,
      Q => regs_rdack,
      R => '0'
    );
\rddata_out[10]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF7E"
    )
        port map (
      I0 => Q(13),
      I1 => Q(14),
      I2 => Q(15),
      I3 => \rddata_out[15]_i_16_n_0\,
      I4 => \rddata_out[10]_i_15_n_0\,
      O => \rddata_out[10]_i_10_n_0\
    );
\rddata_out[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \rddata_out[4]_i_8_n_0\,
      I1 => Q(11),
      I2 => Q(10),
      I3 => Q(9),
      I4 => Q(8),
      I5 => \rddata_out[10]_i_16_n_0\,
      O => \rddata_out[10]_i_11_n_0\
    );
\rddata_out[10]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFAE"
    )
        port map (
      I0 => \rddata_out[14]_i_13_n_0\,
      I1 => Q(1),
      I2 => Q(5),
      I3 => Q(4),
      I4 => Q(6),
      O => \rddata_out[10]_i_13_n_0\
    );
\rddata_out[10]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(10),
      I1 => Q(8),
      I2 => Q(9),
      I3 => Q(7),
      O => \rddata_out[10]_i_14_n_0\
    );
\rddata_out[10]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFE"
    )
        port map (
      I0 => Q(6),
      I1 => Q(4),
      I2 => Q(9),
      I3 => Q(8),
      I4 => Q(7),
      O => \rddata_out[10]_i_15_n_0\
    );
\rddata_out[10]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => Q(13),
      I3 => Q(12),
      O => \rddata_out[10]_i_16_n_0\
    );
\rddata_out[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF70000FFF7FFF7"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      I2 => \rddata_out[10]_i_9_n_0\,
      I3 => \rddata_out[10]_i_10_n_0\,
      I4 => \rddata_out[10]_i_6_n_0\,
      I5 => \rddata_out[3]_i_4_n_0\,
      O => \rddata_out[10]_i_4_n_0\
    );
\rddata_out[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA9FFFF"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \rddata_out[10]_i_11_n_0\,
      O => \rddata_out[10]_i_6_n_0\
    );
\rddata_out[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFFFFFFFEFEEF"
    )
        port map (
      I0 => \rddata_out[10]_i_13_n_0\,
      I1 => \rddata_out[10]_i_14_n_0\,
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(5),
      O => \rddata_out[10]_i_8_n_0\
    );
\rddata_out[10]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFE"
    )
        port map (
      I0 => Q(13),
      I1 => Q(12),
      I2 => Q(11),
      I3 => Q(10),
      I4 => Q(9),
      O => \rddata_out[10]_i_9_n_0\
    );
\rddata_out[11]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => Q(9),
      I3 => Q(8),
      O => \rddata_out[11]_i_10_n_0\
    );
\rddata_out[11]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      O => \rddata_out[11]_i_11_n_0\
    );
\rddata_out[11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(12),
      I1 => Q(13),
      I2 => Q(14),
      I3 => Q(15),
      I4 => \rddata_out[11]_i_10_n_0\,
      O => \rddata_out[11]_i_8_n_0\
    );
\rddata_out[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      I2 => Q(5),
      I3 => Q(4),
      I4 => Q(0),
      I5 => \rddata_out[11]_i_11_n_0\,
      O => \rddata_out[11]_i_9_n_0\
    );
\rddata_out[12]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rddata_out[14]_i_9_n_0\,
      I1 => \rddata_out[10]_i_8_n_0\,
      O => \rddata_out[12]_i_10_n_0\
    );
\rddata_out[12]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rddata_out[14]_i_9_n_0\,
      I1 => \rddata_out[12]_i_13_n_0\,
      O => \rddata_out[12]_i_11_n_0\
    );
\rddata_out[12]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F10E"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(5),
      I3 => Q(0),
      I4 => \rddata_out[12]_i_14_n_0\,
      I5 => \rddata_out[14]_i_13_n_0\,
      O => \rddata_out[12]_i_13_n_0\
    );
\rddata_out[12]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBA"
    )
        port map (
      I0 => \rddata_out[10]_i_14_n_0\,
      I1 => Q(5),
      I2 => Q(1),
      I3 => \rddata_out[12]_i_15_n_0\,
      I4 => Q(4),
      I5 => Q(6),
      O => \rddata_out[12]_i_14_n_0\
    );
\rddata_out[12]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => \rddata_out[12]_i_15_n_0\
    );
\rddata_out[12]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rddata_out[15]_i_15_n_0\,
      I1 => \rddata_out[15]_i_7_n_0\,
      O => \rddata_out[12]_i_8_n_0\
    );
\rddata_out[12]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \rddata_out[14]_i_9_n_0\,
      I1 => \rddata_out[12]_i_13_n_0\,
      O => \rddata_out[12]_i_9_n_0\
    );
\rddata_out[13]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFFFFFFFFFFFF7E"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => Q(13),
      I3 => Q(9),
      I4 => Q(8),
      I5 => Q(7),
      O => \rddata_out[13]_i_10_n_0\
    );
\rddata_out[13]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFEE"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => \rddata_out[13]_i_11_n_0\
    );
\rddata_out[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFFFFFE"
    )
        port map (
      I0 => Q(9),
      I1 => Q(10),
      I2 => Q(11),
      I3 => Q(12),
      I4 => Q(13),
      I5 => \rddata_out[13]_i_10_n_0\,
      O => \rddata_out[13]_i_4_n_0\
    );
\rddata_out[13]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rddata_out[14]_i_9_n_0\,
      I1 => \rddata_out[10]_i_8_n_0\,
      O => \rddata_out[13]_i_8_n_0\
    );
\rddata_out[14]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => Q(12),
      I3 => Q(13),
      I4 => Q(11),
      O => \rddata_out[14]_i_13_n_0\
    );
\rddata_out[14]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFC7C2C6"
    )
        port map (
      I0 => Q(5),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \rddata_out[10]_i_14_n_0\,
      O => \rddata_out[14]_i_14_n_0\
    );
\rddata_out[14]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      O => \rddata_out[14]_i_5_n_0\
    );
\rddata_out[14]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => Q(5),
      I3 => Q(4),
      O => \rddata_out[14]_i_7_n_0\
    );
\rddata_out[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEE"
    )
        port map (
      I0 => Q(6),
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(1),
      I4 => \rddata_out[14]_i_13_n_0\,
      I5 => \rddata_out[14]_i_14_n_0\,
      O => \rddata_out[14]_i_9_n_0\
    );
\rddata_out[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \rddata_out[14]_i_9_n_0\,
      I1 => \rddata_out[10]_i_8_n_0\,
      O => \rddata_out[15]_i_10_n_0\
    );
\rddata_out[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE0000FFFEFFFE"
    )
        port map (
      I0 => \rddata_out[15]_i_16_n_0\,
      I1 => \rddata_out[13]_i_10_n_0\,
      I2 => \rddata_out[9]_i_6_n_0\,
      I3 => \rddata_out[10]_i_9_n_0\,
      I4 => \rddata_out[4]_i_4_n_0\,
      I5 => \rddata_out[15]_i_17_n_0\,
      O => \rddata_out[15]_i_13_n_0\
    );
\rddata_out[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \rddata_out[15]_i_18_n_0\,
      I1 => Q(6),
      I2 => Q(5),
      I3 => Q(4),
      I4 => Q(7),
      I5 => \rddata_out[15]_i_19_n_0\,
      O => \rddata_out[15]_i_15_n_0\
    );
\rddata_out[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6EEF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      O => \rddata_out[15]_i_16_n_0\
    );
\rddata_out[15]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000001110110"
    )
        port map (
      I0 => \rddata_out[3]_i_10_n_0\,
      I1 => \rddata_out[11]_i_8_n_0\,
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(5),
      I5 => Q(1),
      O => \rddata_out[15]_i_17_n_0\
    );
\rddata_out[15]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(14),
      I1 => Q(15),
      I2 => Q(13),
      I3 => Q(10),
      I4 => Q(11),
      I5 => Q(12),
      O => \rddata_out[15]_i_18_n_0\
    );
\rddata_out[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(8),
      I1 => Q(9),
      O => \rddata_out[15]_i_19_n_0\
    );
\rddata_out[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => re_prev_reg_4,
      I1 => re_prev_reg_0,
      I2 => Q(18),
      I3 => Q(20),
      I4 => Q(19),
      I5 => Q(16),
      O => \rddata_out[15]_i_7_n_0\
    );
\rddata_out[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \rddata_out[15]_i_15_n_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      O => \rddata_out[15]_i_8_n_0\
    );
\rddata_out[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \rddata_out[9]_i_2_n_0\,
      I1 => \rddata_out[4]_i_4_n_0\,
      I2 => \rddata_out[3]_i_4_n_0\,
      O => \rddata_out[15]_i_9_n_0\
    );
\rddata_out[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFFFFFE"
    )
        port map (
      I0 => Q(7),
      I1 => Q(8),
      I2 => Q(6),
      I3 => Q(10),
      I4 => Q(9),
      I5 => \rddata_out[1]_i_13_n_0\,
      O => \rddata_out[1]_i_11_n_0\
    );
\rddata_out[1]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFE"
    )
        port map (
      I0 => Q(13),
      I1 => Q(14),
      I2 => Q(11),
      I3 => Q(10),
      I4 => Q(12),
      O => \rddata_out[1]_i_13_n_0\
    );
\rddata_out[1]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FFFFF4C"
    )
        port map (
      I0 => pma_pmd_type(1),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(4),
      O => \rddata_out[1]_i_9_n_0\
    );
\rddata_out[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      O => \rddata_out[2]_i_6_n_0\
    );
\rddata_out[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFEFEEEEEEEFEE"
    )
        port map (
      I0 => \rddata_out[3]_i_12_n_0\,
      I1 => Q(7),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => Q(5),
      O => \rddata_out[3]_i_10_n_0\
    );
\rddata_out[3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(4),
      I1 => Q(6),
      O => \rddata_out[3]_i_12_n_0\
    );
\rddata_out[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000005D4"
    )
        port map (
      I0 => Q(1),
      I1 => Q(5),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \rddata_out[11]_i_8_n_0\,
      I5 => \rddata_out[3]_i_10_n_0\,
      O => \rddata_out[3]_i_4_n_0\
    );
\rddata_out[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEAAAB"
    )
        port map (
      I0 => \rddata_out[11]_i_8_n_0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(3),
      I5 => \rddata_out[4]_i_8_n_0\,
      O => \rddata_out[4]_i_4_n_0\
    );
\rddata_out[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(6),
      I2 => Q(7),
      I3 => Q(5),
      O => \rddata_out[4]_i_8_n_0\
    );
\rddata_out[5]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(4),
      I1 => Q(1),
      O => \rddata_out[5]_i_8_n_0\
    );
\rddata_out[5]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pma_pmd_type(2),
      I1 => pma_pmd_type(1),
      O => \rddata_out[5]_i_9_n_0\
    );
\rddata_out[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \rddata_out[3]_i_4_n_0\,
      I1 => \rddata_out[9]_i_2_n_0\,
      I2 => \rddata_out[14]_i_9_n_0\,
      O => \rddata_out[6]_i_5_n_0\
    );
\rddata_out[6]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      O => \rddata_out[6]_i_9_n_0\
    );
\rddata_out[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \rddata_out[10]_i_8_n_0\,
      I1 => \rddata_out[14]_i_9_n_0\,
      I2 => \rddata_out[3]_i_4_n_0\,
      O => \rddata_out[7]_i_6_n_0\
    );
\rddata_out[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000041010100"
    )
        port map (
      I0 => \rddata_out[9]_i_6_n_0\,
      I1 => Q(4),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \rddata_out[13]_i_4_n_0\,
      O => \rddata_out[9]_i_2_n_0\
    );
\rddata_out[9]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFF7"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      I2 => Q(7),
      I3 => Q(6),
      I4 => Q(4),
      O => \rddata_out[9]_i_6_n_0\
    );
\rddata_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => rddata(0),
      Q => \rddata_out_reg[15]_0\(0),
      R => '0'
    );
\rddata_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => rddata(10),
      Q => \rddata_out_reg[15]_0\(10),
      R => '0'
    );
\rddata_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => rddata(11),
      Q => \rddata_out_reg[15]_0\(11),
      R => '0'
    );
\rddata_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => rddata(12),
      Q => \rddata_out_reg[15]_0\(12),
      R => '0'
    );
\rddata_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => rddata(13),
      Q => \rddata_out_reg[15]_0\(13),
      R => '0'
    );
\rddata_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => rddata(14),
      Q => \rddata_out_reg[15]_0\(14),
      R => '0'
    );
\rddata_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => rddata(15),
      Q => \rddata_out_reg[15]_0\(15),
      R => '0'
    );
\rddata_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => rddata(1),
      Q => \rddata_out_reg[15]_0\(1),
      R => '0'
    );
\rddata_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => rddata(2),
      Q => \rddata_out_reg[15]_0\(2),
      R => '0'
    );
\rddata_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => rddata(3),
      Q => \rddata_out_reg[15]_0\(3),
      R => '0'
    );
\rddata_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => reg_3_0_15_n_3,
      Q => \rddata_out_reg[15]_0\(4),
      R => '0'
    );
\rddata_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => rddata(5),
      Q => \rddata_out_reg[15]_0\(5),
      R => '0'
    );
\rddata_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => rddata(6),
      Q => \rddata_out_reg[15]_0\(6),
      R => '0'
    );
\rddata_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => rddata(7),
      Q => \rddata_out_reg[15]_0\(7),
      R => '0'
    );
\rddata_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => rddata(8),
      Q => \rddata_out_reg[15]_0\(8),
      R => '0'
    );
\rddata_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => rddata(9),
      Q => \rddata_out_reg[15]_0\(9),
      R => '0'
    );
reg_1_0_0: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register
     port map (
      Q(3 downto 0) => Q(3 downto 0),
      \addr_reg_reg[0]\ => reg_1_0_0_n_1,
      coreclk => coreclk,
      loopback_ctrl(0) => \^loopback_ctrl\(0),
      \q_reg[0]_0\ => reg_1_0_15_n_2,
      \rddata_out[0]_i_2\ => reg_1_10_0_n_0,
      reset => reset
    );
reg_1_0_11: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register_39
     port map (
      Q(9 downto 5) => Q(20 downto 16),
      Q(4 downto 0) => Q(4 downto 0),
      \addr_reg_reg[3]\ => reg_1_0_11_n_2,
      coreclk => coreclk,
      \q[0]_i_2__1_0\ => \^addr_reg_reg[9]\,
      \q_reg[0]_0\ => reg_1_0_11_n_0,
      \q_reg[0]_1\ => reg_1_0_11_n_3,
      \q_reg[0]_2\ => reg_1_0_15_n_3,
      \q_reg[0]_3\ => re_prev_reg_0,
      \rddata_out_reg[11]\ => \rddata_out[11]_i_8_n_0\,
      \rddata_out_reg[11]_0\ => \rddata_out[11]_i_9_n_0\,
      \rddata_out_reg[11]_1\ => reg_1_0_15_n_15,
      re_prev_reg => reg_1_9_0_n_3,
      reg_1_0_15_we => reg_1_0_15_we,
      \reg_1_8_11__0\ => \reg_1_8_11__0\
    );
reg_1_0_15: entity work.\ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized0\
     port map (
      D(5) => rddata(14),
      D(4) => rddata(12),
      D(3 downto 2) => rddata(9 downto 8),
      D(1) => rddata(2),
      D(0) => rddata(0),
      Q(10) => Q(17),
      Q(9 downto 8) => Q(15 downto 14),
      Q(7 downto 0) => Q(7 downto 0),
      \addr_reg_reg[0]\ => reg_1_0_15_n_14,
      \addr_reg_reg[17]\ => reg_1_0_15_n_1,
      \addr_reg_reg[18]\ => reg_1_0_15_n_5,
      \addr_reg_reg[18]_0\ => reg_1_0_15_n_6,
      \addr_reg_reg[3]\ => reg_1_0_15_n_7,
      coreclk => coreclk,
      in0 => \^in0\,
      loopback_ctrl(0) => \^loopback_ctrl\(0),
      pcs_reset_clear_core_intr => pcs_reset_clear_core_intr,
      pma_pmd_type(2 downto 0) => pma_pmd_type(2 downto 0),
      pma_resetout => pma_resetout,
      \q_reg[0]_0\ => \^q_reg[0]_0\,
      \q_reg[0]_1\ => reg_1_0_15_n_2,
      \q_reg[0]_10\ => \^addr_reg_reg[9]\,
      \q_reg[0]_11\ => reg_1_9_0_n_4,
      \q_reg[0]_12\ => reg_1_9_0_n_1,
      \q_reg[0]_13\ => reg_1_9_0_n_2,
      \q_reg[0]_2\ => reg_1_0_15_n_3,
      \q_reg[0]_3\ => reg_1_0_15_n_4,
      \q_reg[0]_4\ => reg_1_0_15_n_15,
      \q_reg[0]_5\ => reg_1_0_15_n_17,
      \q_reg[0]_6\ => reg_1_0_15_n_18,
      \q_reg[0]_7\(2) => \q_reg[15]_0\(15),
      \q_reg[0]_7\(1) => \q_reg[15]_0\(11),
      \q_reg[0]_7\(0) => \q_reg[15]_0\(0),
      \q_reg[0]_8\ => reg_1_0_11_n_0,
      \q_reg[0]_9\ => re_prev_reg_0,
      \rddata_out_reg[0]\ => reg_3_41_9_0_n_0,
      \rddata_out_reg[0]_0\ => \rddata_out[9]_i_2_n_0\,
      \rddata_out_reg[0]_1\ => reg_3_37_9_0_n_2,
      \rddata_out_reg[0]_2\ => \rddata_out[3]_i_4_n_0\,
      \rddata_out_reg[0]_3\ => reg_3_36_all_n_18,
      \rddata_out_reg[0]_4\ => reg_1_9_0_n_5,
      \rddata_out_reg[0]_5\ => reg_1_0_0_n_1,
      \rddata_out_reg[12]\ => reg_3_65535_all_n_0,
      \rddata_out_reg[12]_0\ => reg_3_39_all_n_23,
      \rddata_out_reg[12]_1\ => reg_3_36_all_n_17,
      \rddata_out_reg[12]_2\ => reg_3_34_all_n_21,
      \rddata_out_reg[12]_3\ => reg_3_32_12_n_1,
      \rddata_out_reg[13]\ => \rddata_out[13]_i_11_n_0\,
      \rddata_out_reg[14]\ => \rddata_out[15]_i_7_n_0\,
      \rddata_out_reg[14]_0\ => reg_3_43_all_n_8,
      \rddata_out_reg[14]_1\ => reg_3_35_all_n_4,
      \rddata_out_reg[14]_2\ => reg_3_65535_all_n_17,
      \rddata_out_reg[14]_3\ => \rddata_out[14]_i_5_n_0\,
      \rddata_out_reg[14]_4\ => \rddata_out[14]_i_7_n_0\,
      \rddata_out_reg[15]\ => \rddata_out[15]_i_8_n_0\,
      \rddata_out_reg[1]\ => \rddata_out[1]_i_9_n_0\,
      \rddata_out_reg[1]_0\ => \rddata_out[1]_i_11_n_0\,
      \rddata_out_reg[2]\ => reg_3_42_5_0_n_10,
      \rddata_out_reg[2]_0\ => reg_3_1_2_n_0,
      \rddata_out_reg[2]_1\ => \rddata_out[4]_i_4_n_0\,
      \rddata_out_reg[2]_2\ => reg_3_0_15_n_4,
      \rddata_out_reg[2]_3\ => reg_3_33_7_0_n_0,
      \rddata_out_reg[2]_4\ => reg_1_1_2_n_0,
      \rddata_out_reg[2]_5\ => \rddata_out[2]_i_6_n_0\,
      \rddata_out_reg[5]\ => reg_1_9_0_n_3,
      \rddata_out_reg[5]_0\ => \rddata_out[5]_i_8_n_0\,
      \rddata_out_reg[5]_1\ => \rddata_out[5]_i_9_n_0\,
      \rddata_out_reg[5]_2\ => reg_3_0_14_n_4,
      \rddata_out_reg[6]\ => \rddata_out[6]_i_9_n_0\,
      \rddata_out_reg[7]\ => \rddata_out[12]_i_8_n_0\,
      \rddata_out_reg[8]\ => reg_3_65535_all_n_20,
      \rddata_out_reg[8]_0\ => reg_3_34_all_n_2,
      \rddata_out_reg[8]_1\ => reg_3_39_all_n_21,
      \rddata_out_reg[9]\ => reg_3_41_9_0_n_1,
      \rddata_out_reg[9]_0\ => reg_3_34_all_n_3,
      \rddata_out_reg[9]_1\ => reg_3_39_all_n_22,
      reg_1_0_15_we => reg_1_0_15_we,
      \reg_3_0_15__0\ => \reg_3_0_15__0\,
      reset => reset,
      resetdone => resetdone
    );
reg_1_10_0: entity work.\ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized10\
     port map (
      coreclk => coreclk,
      \q_reg[0]_0\ => reg_1_10_0_n_0,
      \q_reg[0]_1\ => \q_reg[0]_1\
    );
reg_1_1_2: entity work.\ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized1\
     port map (
      Q(5 downto 2) => Q(19 downto 16),
      Q(1 downto 0) => Q(1 downto 0),
      \addr_reg_reg[17]\ => reg_1_1_2_n_1,
      coreclk => coreclk,
      \q_reg[0]_0\ => reg_1_1_2_n_0,
      \q_reg[0]_1\ => \^q_reg[0]_0\,
      re_prev_reg_0 => re_prev_reg_1,
      re_prev_reg_1 => re_prev_reg_2,
      re_prev_reg_2 => re_prev_reg_4,
      re_prev_reg_3 => reg_3_0_14_n_5,
      re_prev_reg_4 => \^addr_reg_reg[9]\,
      reset => reset,
      signal_detect_sync => signal_detect_sync
    );
reg_1_8_11: entity work.\ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized2\
     port map (
      D(0) => rddata(7),
      Q(5) => Q(20),
      Q(4 downto 0) => Q(4 downto 0),
      coreclk => coreclk,
      fifo_full => fifo_full,
      pma_pmd_type(2 downto 0) => pma_pmd_type(2 downto 0),
      \q_reg[0]_0\ => \^q_reg[0]_0\,
      \rddata_out_reg[7]\ => reg_1_0_15_n_1,
      \rddata_out_reg[7]_0\ => reg_3_8_10_n_1,
      \rddata_out_reg[7]_1\ => reg_3_39_all_n_1,
      re_prev_reg_0 => reg_1_1_2_n_1,
      re_prev_reg_1 => reg_1_9_0_n_3,
      re_prev_reg_2 => re_prev_reg,
      re_prev_reg_3 => re_prev_reg_0,
      \reg_1_8_11__0\ => \reg_1_8_11__0\,
      reset => reset
    );
reg_1_9_0: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register_40
     port map (
      Q(13 downto 9) => Q(20 downto 16),
      Q(8 downto 0) => Q(8 downto 0),
      \addr_reg_reg[17]\ => reg_1_9_0_n_4,
      \addr_reg_reg[19]\ => reg_1_9_0_n_1,
      \addr_reg_reg[4]\ => reg_1_9_0_n_2,
      \addr_reg_reg[8]\ => reg_1_9_0_n_3,
      coreclk => coreclk,
      in0 => \^in0\,
      pma_pmd_type(0) => pma_pmd_type(0),
      \q_reg[0]_0\ => reg_1_9_0_n_5,
      \q_reg[0]_1\ => reg_1_0_15_n_4
    );
reg_3_0_11: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register_41
     port map (
      coreclk => coreclk,
      \q_reg[0]_0\ => reg_3_0_11_n_0,
      \q_reg[0]_1\ => \^sr\(0),
      \q_reg[0]_2\ => reg_3_0_15_n_5
    );
reg_3_0_14: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register_42
     port map (
      Q(16 downto 5) => Q(20 downto 9),
      Q(4 downto 0) => Q(4 downto 0),
      \addr_reg_reg[0]\ => reg_3_0_14_n_4,
      \addr_reg_reg[16]\ => reg_3_0_14_n_1,
      \addr_reg_reg[20]\ => reg_3_0_14_n_5,
      \addr_reg_reg[9]\ => \^addr_reg_reg[9]\,
      coreclk => coreclk,
      \q_reg[0]_0\ => \^q_reg[0]\,
      \q_reg[0]_1\ => reg_3_0_15_n_7,
      \q_reg[0]_2\ => re_prev_reg_0,
      re_prev_reg => reg_1_9_0_n_3,
      reg_3_0_15_we => reg_3_0_15_we,
      reset => reset
    );
reg_3_0_15: entity work.\ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized0_43\
     port map (
      D(2) => rddata(15),
      D(1) => rddata(10),
      D(0) => reg_3_0_15_n_3,
      E(0) => reg_3_40_we,
      Q(10 downto 6) => Q(20 downto 16),
      Q(5 downto 0) => Q(5 downto 0),
      SR(0) => reg_3_0_15_n_9,
      \addr_reg_reg[17]\ => reg_3_0_15_n_4,
      \addr_reg_reg[2]\(0) => reg_3_38_we,
      \addr_reg_reg[5]\(0) => reg_3_42_we,
      clear_test_pattern_err_count => clear_test_pattern_err_count,
      coreclk => coreclk,
      data_out_reg => \^sr\(0),
      data_out_reg_0(0) => data_out_reg(0),
      pcs_reset_clear_core_intr => pcs_reset_clear_core_intr,
      \pcs_test_pattern_error_count_reg[0]\ => reg_3_43_all_n_1,
      \q_reg[0]_0\ => re_prev_reg_1,
      \q_reg[0]_1\ => re_prev_reg_2,
      \q_reg[0]_2\(2 downto 1) => \q_reg[15]_0\(15 downto 14),
      \q_reg[0]_2\(0) => \q_reg[15]_0\(11),
      \q_reg[0]_3\ => reg_3_0_11_n_0,
      \q_reg[0]_4\ => \^q_reg[0]\,
      \q_reg[0]_5\ => re_prev_reg_0,
      \q_reg[15]\ => re_prev_reg_3,
      \q_reg[15]_0\ => reg_3_43_all_n_11,
      \q_reg[15]_1\ => reg_3_35_all_n_1,
      \q_reg[15]_2\ => reg_3_35_all_n_2,
      \q_reg[5]\ => \q_reg[0]_3\,
      \q_reg[5]_0\ => reg_3_43_all_n_2,
      \rddata_out_reg[10]\ => reg_3_39_all_n_25,
      \rddata_out_reg[10]_0\ => \rddata_out[10]_i_4_n_0\,
      \rddata_out_reg[10]_1\ => reg_3_35_all_n_24,
      \rddata_out_reg[10]_2\ => \rddata_out[10]_i_6_n_0\,
      \rddata_out_reg[10]_3\ => reg_3_8_10_n_3,
      \rddata_out_reg[15]\ => \rddata_out[15]_i_15_n_0\,
      \rddata_out_reg[15]_0\ => \rddata_out[15]_i_7_n_0\,
      \rddata_out_reg[15]_1\ => reg_1_0_15_n_17,
      \rddata_out_reg[15]_2\ => reg_3_35_all_n_5,
      \rddata_out_reg[15]_3\ => reg_3_39_all_n_2,
      \rddata_out_reg[15]_4\ => \rddata_out[15]_i_9_n_0\,
      \rddata_out_reg[15]_5\ => \rddata_out[15]_i_10_n_0\,
      \rddata_out_reg[15]_6\ => \rddata_out[3]_i_4_n_0\,
      \rddata_out_reg[15]_7\ => reg_3_65535_all_n_21,
      \rddata_out_reg[4]\ => reg_3_39_all_n_19,
      \rddata_out_reg[4]_0\ => reg_3_36_all_n_0,
      \rddata_out_reg[4]_1\ => \rddata_out[4]_i_4_n_0\,
      \rddata_out_reg[4]_2\ => reg_3_43_all_n_9,
      \rddata_out_reg[4]_3\ => \rddata_out[9]_i_2_n_0\,
      re_prev => re_prev,
      re_prev_0 => re_prev_0,
      re_prev_reg(0) => reg_3_0_15_n_11,
      \reg_3_0_15__0\ => \reg_3_0_15__0\,
      reg_3_0_15_we => reg_3_0_15_we,
      reg_3_33_re => reg_3_33_re,
      reset => reset,
      resetdone => resetdone,
      \state_reg[2]\ => reg_3_0_15_n_5,
      \state_reg[2]_0\ => reg_3_0_15_n_7
    );
reg_3_1_2: entity work.\ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized1_44\
     port map (
      Q(1 downto 0) => Q(2 downto 1),
      coreclk => coreclk,
      \q_reg[0]_0\ => reg_3_1_2_n_0,
      \q_reg[0]_1\ => \^sr\(0),
      \rddata_out_reg[2]\ => \rddata_out[10]_i_8_n_0\,
      \rddata_out_reg[2]_0\ => \rddata_out[12]_i_13_n_0\,
      \rddata_out_reg[2]_1\ => \rddata_out[14]_i_9_n_0\,
      \rddata_out_reg[2]_2\ => \rddata_out[3]_i_4_n_0\,
      \rddata_out_reg[2]_3\ => \rddata_out[15]_i_9_n_0\,
      re_prev_reg_0 => \^addr_reg_reg[9]\,
      re_prev_reg_1 => reg_1_0_11_n_2,
      re_prev_reg_2 => reg_3_0_14_n_1,
      re_prev_reg_3 => re_prev_reg_5,
      \reg_3_32_12__0\ => \reg_3_32_12__0\
    );
reg_3_32_0: entity work.\ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized10_45\
     port map (
      core_status(0) => core_status(0),
      coreclk => coreclk,
      \q_reg[0]_0\ => reg_3_32_0_n_1,
      \q_reg[0]_1\ => \^sr\(0),
      \rddata_out[0]_i_4\ => \rddata_out[14]_i_9_n_0\,
      \rddata_out[0]_i_4_0\ => \rddata_out[4]_i_4_n_0\,
      \rddata_out[0]_i_4_1\ => \rddata_out[10]_i_8_n_0\,
      \reg_3_32_0__0\ => \reg_3_32_0__0\
    );
reg_3_32_1: entity work.\ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized10_46\
     port map (
      coreclk => coreclk,
      pcs_hi_ber_core_int => pcs_hi_ber_core_int,
      \q_reg[0]_0\ => reg_3_32_1_n_0,
      \q_reg[0]_1\ => reg_3_32_1_n_1,
      \q_reg[0]_2\ => \^sr\(0),
      \rddata_out_reg[1]\ => \rddata_out[14]_i_9_n_0\,
      \rddata_out_reg[1]_0\ => \rddata_out[3]_i_4_n_0\,
      \rddata_out_reg[1]_1\ => \rddata_out[10]_i_8_n_0\,
      \rddata_out_reg[1]_2\ => \rddata_out[15]_i_9_n_0\,
      re_prev => re_prev,
      reg_3_33(0) => reg_3_33(14),
      reg_3_33_re => reg_3_33_re
    );
reg_3_32_12: entity work.\ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized10_47\
     port map (
      coreclk => coreclk,
      pcs_rx_link_up_core_sync_int => pcs_rx_link_up_core_sync_int,
      \q_reg[0]_0\ => reg_3_32_12_n_1,
      \q_reg[0]_1\ => \^sr\(0),
      \rddata_out_reg[12]\ => \rddata_out[9]_i_2_n_0\,
      \rddata_out_reg[12]_0\ => \rddata_out[4]_i_4_n_0\,
      \rddata_out_reg[12]_1\ => \rddata_out[12]_i_13_n_0\,
      \rddata_out_reg[12]_2\ => \rddata_out[14]_i_9_n_0\,
      \rddata_out_reg[12]_3\ => \rddata_out[3]_i_4_n_0\,
      \reg_3_32_12__0\ => \reg_3_32_12__0\
    );
reg_3_33_13_8: entity work.\ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized3\
     port map (
      Q(5) => reg_3_33_13_8_n_0,
      Q(4) => reg_3_33_13_8_n_1,
      Q(3) => reg_3_33_13_8_n_2,
      Q(2) => reg_3_33_13_8_n_3,
      Q(1) => reg_3_33_13_8_n_4,
      Q(0) => reg_3_33_13_8_n_5,
      SR(0) => reg_3_0_15_n_9,
      coreclk => coreclk,
      \q_reg[5]_0\(5 downto 0) => \q_reg[5]_0\(5 downto 0)
    );
reg_3_33_14: entity work.\ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized2_48\
     port map (
      coreclk => coreclk,
      \q_reg[0]_0\ => reg_3_32_1_n_0,
      reg_3_33(0) => reg_3_33(14)
    );
reg_3_33_15: entity work.\ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized1_49\
     port map (
      Q(9) => Q(19),
      Q(8 downto 7) => Q(17 downto 16),
      Q(6 downto 3) => Q(8 downto 5),
      Q(2 downto 0) => Q(2 downto 0),
      \addr_reg_reg[2]\ => reg_3_33_15_n_3,
      coreclk => coreclk,
      \q_reg[0]_0\ => \^sr\(0),
      re_prev => re_prev,
      re_prev_reg_0 => re_prev_reg_0,
      re_prev_reg_1 => \^addr_reg_reg[9]\,
      re_prev_reg_2 => re_prev_reg,
      re_prev_reg_3 => reg_3_39_all_n_0,
      \reg_3_32_0__0\ => \reg_3_32_0__0\,
      reg_3_33(0) => reg_3_33(15),
      reg_3_33_re => reg_3_33_re
    );
reg_3_33_7_0: entity work.\ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized4\
     port map (
      Q(6) => reg_3_33_7_0_n_1,
      Q(5) => reg_3_33_7_0_n_2,
      Q(4) => reg_3_33_7_0_n_3,
      Q(3) => reg_3_33_7_0_n_4,
      Q(2) => reg_3_33_7_0_n_5,
      Q(1) => reg_3_33_7_0_n_6,
      Q(0) => reg_3_33_7_0_n_7,
      SR(0) => reg_3_0_15_n_9,
      coreclk => coreclk,
      pseudo_rand_seeds_int(3) => \^pseudo_rand_seeds_int\(92),
      pseudo_rand_seeds_int(2) => \^pseudo_rand_seeds_int\(34),
      pseudo_rand_seeds_int(1) => \^pseudo_rand_seeds_int\(18),
      pseudo_rand_seeds_int(0) => \^pseudo_rand_seeds_int\(2),
      \q_reg[2]_0\ => reg_3_33_7_0_n_0,
      \q_reg[7]_0\(7 downto 0) => \q_reg[7]\(7 downto 0),
      \rddata_out[2]_i_5_0\ => \rddata_out[10]_i_8_n_0\,
      \rddata_out[2]_i_5_1\ => \rddata_out[14]_i_9_n_0\,
      \rddata_out[2]_i_5_2\ => \rddata_out[12]_i_13_n_0\,
      \rddata_out_reg[2]\ => reg_3_38_all_n_21,
      \rddata_out_reg[2]_0\ => \rddata_out[3]_i_4_n_0\,
      \rddata_out_reg[2]_1\ => \rddata_out[12]_i_9_n_0\
    );
reg_3_34_all: entity work.\ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized5\
     port map (
      D(0) => rddata(1),
      Q(1) => Q(5),
      Q(0) => Q(1),
      coreclk => coreclk,
      pseudo_rand_seeds_int(11) => \^pseudo_rand_seeds_int\(91),
      pseudo_rand_seeds_int(10) => \^pseudo_rand_seeds_int\(45),
      pseudo_rand_seeds_int(9 downto 8) => \^pseudo_rand_seeds_int\(41 downto 40),
      pseudo_rand_seeds_int(7) => \^pseudo_rand_seeds_int\(37),
      pseudo_rand_seeds_int(6) => \^pseudo_rand_seeds_int\(33),
      pseudo_rand_seeds_int(5 downto 4) => \^pseudo_rand_seeds_int\(29 downto 28),
      pseudo_rand_seeds_int(3 downto 2) => \^pseudo_rand_seeds_int\(25 downto 24),
      pseudo_rand_seeds_int(1) => \^pseudo_rand_seeds_int\(21),
      pseudo_rand_seeds_int(0) => \^pseudo_rand_seeds_int\(17),
      \q_reg[0]_0\ => reg_3_33_15_n_3,
      \q_reg[0]_1\ => \q_reg[0]_2\,
      \q_reg[0]_2\ => reg_3_0_14_n_1,
      \q_reg[0]_3\ => reg_3_0_14_n_4,
      \q_reg[12]_0\ => reg_3_34_all_n_21,
      \q_reg[13]_0\ => reg_3_34_all_n_20,
      \q_reg[15]_0\(15 downto 0) => \^pseudo_rand_seeds_int\(15 downto 0),
      \q_reg[15]_1\ => \^sr\(0),
      \q_reg[15]_2\(15 downto 0) => \q_reg[15]_1\(15 downto 0),
      \q_reg[1]_0\ => reg_3_34_all_n_3,
      \q_reg[5]_0\ => reg_3_34_all_n_1,
      \q_reg[8]_0\ => reg_3_34_all_n_2,
      \rddata_out[1]_i_2_0\ => \rddata_out[14]_i_9_n_0\,
      \rddata_out[1]_i_2_1\ => \rddata_out[12]_i_13_n_0\,
      \rddata_out[1]_i_2_2\ => \rddata_out[10]_i_8_n_0\,
      \rddata_out_reg[12]\(2) => reg_3_33_13_8_n_1,
      \rddata_out_reg[12]\(1) => reg_3_33_13_8_n_4,
      \rddata_out_reg[12]\(0) => reg_3_33_13_8_n_5,
      \rddata_out_reg[12]_0\ => \rddata_out[12]_i_11_n_0\,
      \rddata_out_reg[1]\ => \rddata_out[4]_i_4_n_0\,
      \rddata_out_reg[1]_0\ => reg_3_0_15_n_4,
      \rddata_out_reg[1]_1\ => reg_3_65535_all_n_18,
      \rddata_out_reg[1]_2\ => reg_3_32_1_n_1,
      \rddata_out_reg[1]_3\ => reg_1_0_15_n_5,
      \rddata_out_reg[1]_4\ => reg_3_39_all_n_26,
      \rddata_out_reg[1]_5\ => \rddata_out[12]_i_9_n_0\,
      \rddata_out_reg[5]\ => \rddata_out[3]_i_4_n_0\,
      \rddata_out_reg[5]_0\ => \rddata_out[13]_i_8_n_0\,
      \rddata_out_reg[5]_1\(1) => reg_3_33_7_0_n_3,
      \rddata_out_reg[5]_1\(0) => reg_3_33_7_0_n_6,
      \rddata_out_reg[8]\ => \rddata_out[15]_i_10_n_0\
    );
reg_3_35_all: entity work.\ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized5_50\
     port map (
      Q(12) => Q(20),
      Q(11 downto 9) => Q(18 downto 16),
      Q(8 downto 0) => Q(8 downto 0),
      \addr_reg_reg[17]\ => reg_3_35_all_n_2,
      \addr_reg_reg[18]\ => reg_3_35_all_n_1,
      \addr_reg_reg[3]\ => reg_3_35_all_n_0,
      coreclk => coreclk,
      pseudo_rand_seeds_int(13 downto 12) => \^pseudo_rand_seeds_int\(47 downto 46),
      pseudo_rand_seeds_int(11 downto 10) => \^pseudo_rand_seeds_int\(43 downto 42),
      pseudo_rand_seeds_int(9 downto 8) => \^pseudo_rand_seeds_int\(39 downto 38),
      pseudo_rand_seeds_int(7) => \^pseudo_rand_seeds_int\(35),
      pseudo_rand_seeds_int(6 downto 5) => \^pseudo_rand_seeds_int\(15 downto 14),
      pseudo_rand_seeds_int(4 downto 3) => \^pseudo_rand_seeds_int\(11 downto 10),
      pseudo_rand_seeds_int(2 downto 1) => \^pseudo_rand_seeds_int\(7 downto 6),
      pseudo_rand_seeds_int(0) => \^pseudo_rand_seeds_int\(3),
      \q_reg[0]_0\ => \q_reg[0]_3\,
      \q_reg[0]_1\ => \q_reg[0]_2\,
      \q_reg[0]_2\ => \^sr\(0),
      \q_reg[10]_0\ => reg_3_35_all_n_24,
      \q_reg[11]_0\ => reg_3_35_all_n_25,
      \q_reg[14]_0\ => reg_3_35_all_n_4,
      \q_reg[15]_0\ => reg_3_35_all_n_5,
      \q_reg[15]_1\(15 downto 0) => \^pseudo_rand_seeds_int\(31 downto 16),
      \q_reg[15]_2\(15 downto 0) => \q_reg[15]_0\(15 downto 0),
      \q_reg[3]_0\ => reg_3_35_all_n_6,
      \q_reg[4]_0\ => reg_3_35_all_n_26,
      \q_reg[6]_0\ => reg_3_35_all_n_3,
      \q_reg[7]_0\ => reg_3_35_all_n_23,
      \rddata_out[11]_i_2\(1) => reg_3_33_13_8_n_2,
      \rddata_out[11]_i_2\(0) => reg_3_33_13_8_n_3,
      \rddata_out[4]_i_3\ => \rddata_out[10]_i_8_n_0\,
      \rddata_out[7]_i_5\(3) => reg_3_33_7_0_n_1,
      \rddata_out[7]_i_5\(2) => reg_3_33_7_0_n_2,
      \rddata_out[7]_i_5\(1) => reg_3_33_7_0_n_4,
      \rddata_out[7]_i_5\(0) => reg_3_33_7_0_n_5,
      \rddata_out_reg[10]\ => \rddata_out[14]_i_9_n_0\,
      \rddata_out_reg[10]_0\ => \rddata_out[12]_i_13_n_0\,
      \rddata_out_reg[14]\ => \rddata_out[15]_i_13_n_0\,
      \rddata_out_reg[14]_0\ => reg_3_40_all_n_19,
      \rddata_out_reg[14]_1\ => \rddata_out[15]_i_9_n_0\,
      \rddata_out_reg[14]_2\ => reg_3_38_all_n_22,
      \rddata_out_reg[14]_3\ => \rddata_out[4]_i_4_n_0\,
      \rddata_out_reg[3]\ => \rddata_out[12]_i_9_n_0\,
      \rddata_out_reg[3]_0\ => \rddata_out[13]_i_8_n_0\,
      \rddata_out_reg[6]\ => \rddata_out[10]_i_4_n_0\,
      \rddata_out_reg[6]_0\ => reg_3_39_all_n_24,
      reg_3_33(1 downto 0) => reg_3_33(15 downto 14)
    );
reg_3_36_all: entity work.\ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized5_51\
     port map (
      Q(5 downto 2) => Q(8 downto 5),
      Q(1 downto 0) => Q(2 downto 1),
      coreclk => coreclk,
      pseudo_rand_seeds_int(15 downto 0) => \^pseudo_rand_seeds_int\(47 downto 32),
      \q_reg[0]_0\ => reg_3_36_all_n_18,
      \q_reg[0]_1\ => re_prev_reg_3,
      \q_reg[0]_2\ => reg_3_0_14_n_1,
      \q_reg[0]_3\ => \q_reg[0]_2\,
      \q_reg[0]_4\ => reg_3_39_all_n_0,
      \q_reg[12]_0\ => reg_3_36_all_n_17,
      \q_reg[15]_0\ => \^sr\(0),
      \q_reg[15]_1\(15 downto 0) => \q_reg[15]_0\(15 downto 0),
      \q_reg[4]_0\ => reg_3_36_all_n_0,
      \rddata_out[0]_i_5_0\ => \rddata_out[14]_i_9_n_0\,
      \rddata_out[0]_i_5_1\ => \rddata_out[12]_i_13_n_0\,
      \rddata_out_reg[0]\(2) => \^pseudo_rand_seeds_int\(16),
      \rddata_out_reg[0]\(1) => \^pseudo_rand_seeds_int\(4),
      \rddata_out_reg[0]\(0) => \^pseudo_rand_seeds_int\(0),
      \rddata_out_reg[0]_0\ => \rddata_out[4]_i_4_n_0\,
      \rddata_out_reg[0]_1\ => \rddata_out[15]_i_10_n_0\,
      \rddata_out_reg[0]_2\ => \rddata_out[13]_i_8_n_0\,
      \rddata_out_reg[0]_3\(0) => reg_3_33_7_0_n_7,
      \rddata_out_reg[4]\ => \rddata_out[12]_i_9_n_0\,
      \rddata_out_reg[4]_0\ => \rddata_out[3]_i_4_n_0\,
      \rddata_out_reg[4]_1\ => reg_3_35_all_n_26,
      \rddata_out_reg[4]_2\ => \rddata_out[12]_i_11_n_0\
    );
reg_3_37_9_0: entity work.\ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized6\
     port map (
      Q(8) => Q(20),
      Q(7 downto 5) => Q(18 downto 16),
      Q(4 downto 3) => Q(5 downto 4),
      Q(2 downto 0) => Q(2 downto 0),
      \addr_reg_reg[16]\ => reg_3_37_9_0_n_0,
      \addr_reg_reg[4]\ => reg_3_37_9_0_n_1,
      coreclk => coreclk,
      pseudo_rand_seeds_int(3) => \^pseudo_rand_seeds_int\(93),
      pseudo_rand_seeds_int(2) => \^pseudo_rand_seeds_int\(90),
      pseudo_rand_seeds_int(1) => \^pseudo_rand_seeds_int\(74),
      pseudo_rand_seeds_int(0) => \^pseudo_rand_seeds_int\(58),
      \q_reg[0]_0\ => reg_3_37_9_0_n_2,
      \q_reg[0]_1\ => \q_reg[0]_2\,
      \q_reg[0]_2\ => reg_3_35_all_n_0,
      \q_reg[0]_3\ => \q_reg[0]_3\,
      \q_reg[0]_4\ => \^sr\(0),
      \q_reg[3]_0\ => reg_3_37_9_0_n_3,
      \q_reg[9]_0\(9 downto 0) => \^pseudo_rand_seeds_int\(57 downto 48),
      \q_reg[9]_1\(9 downto 0) => \q_reg[15]_0\(9 downto 0),
      \rddata_out[0]_i_4_0\ => \rddata_out[10]_i_8_n_0\,
      \rddata_out[0]_i_4_1\ => \rddata_out[14]_i_9_n_0\,
      \rddata_out[0]_i_4_2\ => \rddata_out[12]_i_13_n_0\,
      \rddata_out_reg[0]\ => \rddata_out[4]_i_4_n_0\,
      \rddata_out_reg[0]_0\ => \rddata_out[3]_i_4_n_0\,
      \rddata_out_reg[0]_1\ => \rddata_out[12]_i_9_n_0\,
      \rddata_out_reg[0]_2\ => reg_3_32_0_n_1
    );
reg_3_38_all: entity work.\ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized5_52\
     port map (
      D(0) => rddata(11),
      E(0) => reg_3_38_we,
      Q(0) => Q(17),
      coreclk => coreclk,
      pseudo_rand_seeds_int(10) => \^pseudo_rand_seeds_int\(103),
      pseudo_rand_seeds_int(9) => \^pseudo_rand_seeds_int\(101),
      pseudo_rand_seeds_int(8 downto 7) => \^pseudo_rand_seeds_int\(95 downto 94),
      pseudo_rand_seeds_int(6) => \^pseudo_rand_seeds_int\(87),
      pseudo_rand_seeds_int(5) => \^pseudo_rand_seeds_int\(85),
      pseudo_rand_seeds_int(4 downto 3) => \^pseudo_rand_seeds_int\(77 downto 76),
      pseudo_rand_seeds_int(2 downto 1) => \^pseudo_rand_seeds_int\(53 downto 52),
      pseudo_rand_seeds_int(0) => \^pseudo_rand_seeds_int\(50),
      \q_reg[14]_0\ => reg_3_38_all_n_22,
      \q_reg[15]_0\(15 downto 0) => \^pseudo_rand_seeds_int\(73 downto 58),
      \q_reg[15]_1\ => \^sr\(0),
      \q_reg[15]_2\(15 downto 0) => \q_reg[15]_0\(15 downto 0),
      \q_reg[2]_0\ => reg_3_38_all_n_21,
      \q_reg[3]_0\ => reg_3_38_all_n_1,
      \q_reg[4]_0\ => reg_3_38_all_n_19,
      \q_reg[5]_0\ => reg_3_38_all_n_2,
      \q_reg[5]_1\ => reg_3_38_all_n_20,
      \rddata_out[14]_i_4\ => \rddata_out[14]_i_9_n_0\,
      \rddata_out[14]_i_4_0\ => \rddata_out[12]_i_13_n_0\,
      \rddata_out[2]_i_5\ => \rddata_out[10]_i_8_n_0\,
      \rddata_out_reg[11]\ => \rddata_out[15]_i_7_n_0\,
      \rddata_out_reg[11]_0\ => reg_3_43_all_n_7,
      \rddata_out_reg[11]_1\ => reg_1_0_11_n_3,
      \rddata_out_reg[11]_2\ => \rddata_out[4]_i_4_n_0\,
      \rddata_out_reg[11]_3\ => \rddata_out[10]_i_4_n_0\,
      \rddata_out_reg[11]_4\ => reg_3_35_all_n_25,
      \rddata_out_reg[13]\(0) => reg_3_33_13_8_n_0,
      \rddata_out_reg[13]_0\ => \rddata_out[13]_i_8_n_0\,
      \rddata_out_reg[13]_1\ => reg_3_34_all_n_20,
      \rddata_out_reg[3]\ => \rddata_out[15]_i_10_n_0\,
      \rddata_out_reg[3]_0\ => \rddata_out[3]_i_4_n_0\,
      \rddata_out_reg[3]_1\ => reg_3_37_9_0_n_3,
      \reg_3_0_15__0\ => \reg_3_0_15__0\
    );
reg_3_39_all: entity work.\ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized5_53\
     port map (
      Q(5) => Q(20),
      Q(4) => Q(18),
      Q(3 downto 0) => Q(4 downto 1),
      \addr_reg_reg[18]\ => reg_3_39_all_n_0,
      \addr_reg_reg[2]\ => reg_3_39_all_n_1,
      coreclk => coreclk,
      pseudo_rand_seeds_int(15 downto 0) => \^pseudo_rand_seeds_int\(89 downto 74),
      \q_reg[0]_0\ => reg_3_43_all_n_3,
      \q_reg[0]_1\ => \q_reg[0]_2\,
      \q_reg[0]_2\ => reg_3_37_9_0_n_0,
      \q_reg[0]_3\ => \^sr\(0),
      \q_reg[10]_0\ => reg_3_39_all_n_25,
      \q_reg[12]_0\ => reg_3_39_all_n_23,
      \q_reg[15]_0\ => reg_3_39_all_n_2,
      \q_reg[15]_1\(15 downto 0) => \q_reg[15]_0\(15 downto 0),
      \q_reg[1]_0\ => reg_3_39_all_n_26,
      \q_reg[4]_0\ => reg_3_39_all_n_19,
      \q_reg[5]_0\ => reg_3_39_all_n_20,
      \q_reg[6]_0\ => reg_3_39_all_n_24,
      \q_reg[8]_0\ => reg_3_39_all_n_21,
      \q_reg[9]_0\ => reg_3_39_all_n_22,
      \rddata_out_reg[10]\(10) => \^pseudo_rand_seeds_int\(100),
      \rddata_out_reg[10]\(9 downto 8) => \^pseudo_rand_seeds_int\(97 downto 96),
      \rddata_out_reg[10]\(7) => \^pseudo_rand_seeds_int\(70),
      \rddata_out_reg[10]\(6) => \^pseudo_rand_seeds_int\(68),
      \rddata_out_reg[10]\(5 downto 4) => \^pseudo_rand_seeds_int\(65 downto 64),
      \rddata_out_reg[10]\(3) => \^pseudo_rand_seeds_int\(59),
      \rddata_out_reg[10]\(2 downto 1) => \^pseudo_rand_seeds_int\(55 downto 54),
      \rddata_out_reg[10]\(0) => \^pseudo_rand_seeds_int\(49),
      \rddata_out_reg[10]_0\ => \rddata_out[14]_i_9_n_0\,
      \rddata_out_reg[10]_1\ => \rddata_out[12]_i_13_n_0\,
      \rddata_out_reg[10]_2\ => \rddata_out[10]_i_8_n_0\,
      \rddata_out_reg[12]\ => \rddata_out[12]_i_11_n_0\,
      \rddata_out_reg[12]_0\ => reg_3_40_all_n_0,
      \rddata_out_reg[15]\ => \rddata_out[15]_i_10_n_0\,
      \rddata_out_reg[15]_0\ => \rddata_out[15]_i_9_n_0\,
      \rddata_out_reg[15]_1\ => reg_3_40_all_n_20,
      \rddata_out_reg[4]\ => \rddata_out[3]_i_4_n_0\,
      \rddata_out_reg[4]_0\ => reg_3_38_all_n_19,
      \rddata_out_reg[5]\ => reg_3_38_all_n_20,
      \rddata_out_reg[7]\ => \rddata_out[4]_i_4_n_0\,
      \rddata_out_reg[7]_0\ => \rddata_out[10]_i_4_n_0\,
      \rddata_out_reg[7]_1\ => reg_3_35_all_n_23,
      \rddata_out_reg[8]\ => reg_3_40_all_n_17,
      \rddata_out_reg[9]\ => reg_3_40_all_n_18
    );
reg_3_40_all: entity work.\ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized5_54\
     port map (
      E(0) => reg_3_40_we,
      coreclk => coreclk,
      pseudo_rand_seeds_int(15 downto 0) => \^pseudo_rand_seeds_int\(105 downto 90),
      \q_reg[12]_0\ => reg_3_40_all_n_0,
      \q_reg[14]_0\ => reg_3_40_all_n_19,
      \q_reg[15]_0\ => reg_3_40_all_n_20,
      \q_reg[15]_1\ => \^sr\(0),
      \q_reg[15]_2\(15 downto 0) => \q_reg[15]_0\(15 downto 0),
      \q_reg[8]_0\ => reg_3_40_all_n_17,
      \q_reg[9]_0\ => reg_3_40_all_n_18,
      \rddata_out[12]_i_4\ => \rddata_out[3]_i_4_n_0\,
      \rddata_out[14]_i_4\(5) => \^pseudo_rand_seeds_int\(88),
      \rddata_out[14]_i_4\(4) => \^pseudo_rand_seeds_int\(73),
      \rddata_out[14]_i_4\(3 downto 2) => \^pseudo_rand_seeds_int\(67 downto 66),
      \rddata_out[14]_i_4\(1 downto 0) => \^pseudo_rand_seeds_int\(57 downto 56),
      \rddata_out[15]_i_5\ => \rddata_out[14]_i_9_n_0\,
      \rddata_out[15]_i_5_0\ => \rddata_out[12]_i_13_n_0\,
      \rddata_out[9]_i_5\ => \rddata_out[10]_i_8_n_0\
    );
reg_3_41_9_0: entity work.\ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized6_55\
     port map (
      D(0) => rddata(6),
      Q(5 downto 2) => Q(8 downto 5),
      Q(1 downto 0) => Q(3 downto 2),
      coreclk => coreclk,
      pseudo_rand_seeds_int(9 downto 0) => \^pseudo_rand_seeds_int\(115 downto 106),
      \q_reg[0]_0\ => reg_3_41_9_0_n_0,
      \q_reg[0]_1\ => \q_reg[0]_2\,
      \q_reg[0]_2\ => reg_3_37_9_0_n_0,
      \q_reg[0]_3\ => reg_3_37_9_0_n_1,
      \q_reg[0]_4\ => \^sr\(0),
      \q_reg[7]_0\ => reg_3_41_9_0_n_13,
      \q_reg[9]_0\ => reg_3_41_9_0_n_1,
      \q_reg[9]_1\(9 downto 0) => \q_reg[15]_0\(9 downto 0),
      \rddata_out[0]_i_3_0\ => \rddata_out[10]_i_8_n_0\,
      \rddata_out[0]_i_3_1\(0) => \^q_reg[5]\(0),
      \rddata_out_reg[0]\ => \rddata_out[9]_i_2_n_0\,
      \rddata_out_reg[0]_0\ => \rddata_out[12]_i_9_n_0\,
      \rddata_out_reg[6]\ => reg_3_0_15_n_4,
      \rddata_out_reg[6]_0\ => \rddata_out[6]_i_5_n_0\,
      \rddata_out_reg[6]_1\ => reg_3_43_all_n_10,
      \rddata_out_reg[6]_2\ => \rddata_out[15]_i_9_n_0\,
      \rddata_out_reg[6]_3\ => \rddata_out[10]_i_6_n_0\,
      \rddata_out_reg[6]_4\ => reg_3_35_all_n_3,
      \rddata_out_reg[6]_5\ => reg_1_0_15_n_7,
      \rddata_out_reg[9]\(2) => \^q_reg[15]\(9),
      \rddata_out_reg[9]\(1) => \^q_reg[15]\(7),
      \rddata_out_reg[9]\(0) => \^q_reg[15]\(0),
      \rddata_out_reg[9]_0\ => \rddata_out[14]_i_9_n_0\,
      \rddata_out_reg[9]_1\ => \rddata_out[13]_i_8_n_0\,
      \rddata_out_reg[9]_2\(2) => reg_3_43_all_n_15,
      \rddata_out_reg[9]_2\(1) => reg_3_43_all_n_17,
      \rddata_out_reg[9]_2\(0) => reg_3_43_all_n_20,
      \rddata_out_reg[9]_3\ => \rddata_out[12]_i_13_n_0\
    );
reg_3_42_5_0: entity work.\ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized7\
     port map (
      D(15 downto 0) => D(15 downto 0),
      E(0) => reg_3_42_we,
      Q(5) => \^q_reg[5]\(4),
      Q(4) => reg_3_42_5_0_n_2,
      Q(3 downto 0) => \^q_reg[5]\(3 downto 0),
      asynch_fifo_i_i_68(0) => asynch_fifo_i_i_68(0),
      core_in_testmode_reg => \^q_reg[0]\,
      core_in_testmode_wire => core_in_testmode_wire,
      coreclk => coreclk,
      new_tx_test_seed => new_tx_test_seed,
      \out\ => \out\,
      pcs_test_pattern_error_count(15 downto 0) => pcs_test_pattern_error_count(15 downto 0),
      prbs31_rx_enable_core_int => prbs31_rx_enable_core_int,
      prbs31_tx_enable_core_int => prbs31_tx_enable_core_int,
      \prbs_err_count_reg[15]\(15 downto 0) => \prbs_err_count_reg[15]\(15 downto 0),
      pseudo_rand_seeds_int(0) => \^pseudo_rand_seeds_int\(108),
      \q_reg[1]_0\ => \q_reg[1]\,
      \q_reg[2]_0\ => reg_3_42_5_0_n_10,
      \q_reg[3]_0\ => \q_reg[3]\,
      \q_reg[5]_0\ => \^sr\(0),
      \q_reg[5]_1\(5 downto 0) => \q_reg[15]_0\(5 downto 0),
      \rd_data_reg[1]\(0) => \rd_data_reg[1]\(0),
      \rddata_out[2]_i_3_0\ => \rddata_out[14]_i_9_n_0\,
      \rddata_out[2]_i_3_1\ => \rddata_out[12]_i_13_n_0\,
      \rddata_out[2]_i_3_2\(0) => \^q_reg[15]\(2),
      \rddata_out_reg[2]\ => \rddata_out[15]_i_10_n_0\,
      \rddata_out_reg[2]_0\(0) => reg_3_43_all_n_18,
      \rddata_out_reg[2]_1\ => \rddata_out[15]_i_9_n_0\,
      \rddata_out_reg[2]_2\ => \rddata_out[13]_i_8_n_0\,
      tx_66_fifo(0) => tx_66_fifo(0)
    );
reg_3_43_all: entity work.\ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized8\
     port map (
      D(2) => rddata(13),
      D(1) => rddata(5),
      D(0) => rddata(3),
      Q(20 downto 0) => Q(20 downto 0),
      SR(0) => reg_3_0_15_n_11,
      \addr_reg_reg[0]\ => reg_3_43_all_n_1,
      \addr_reg_reg[17]\ => reg_3_43_all_n_2,
      \addr_reg_reg[6]\ => reg_3_43_all_n_11,
      \addr_reg_reg[7]\ => reg_3_43_all_n_3,
      coreclk => coreclk,
      \pcs_test_pattern_error_count_reg[0]\ => re_prev_reg,
      \pcs_test_pattern_error_count_reg[0]_0\ => re_prev_reg_0,
      pseudo_rand_seeds_int(2 downto 0) => \^pseudo_rand_seeds_int\(111 downto 109),
      \q_reg[0]_0\ => reg_3_43_all_n_7,
      \q_reg[0]_1\ => reg_3_43_all_n_8,
      \q_reg[15]_0\(8) => reg_3_43_all_n_12,
      \q_reg[15]_0\(7) => reg_3_43_all_n_13,
      \q_reg[15]_0\(6) => reg_3_43_all_n_14,
      \q_reg[15]_0\(5) => reg_3_43_all_n_15,
      \q_reg[15]_0\(4) => reg_3_43_all_n_16,
      \q_reg[15]_0\(3) => reg_3_43_all_n_17,
      \q_reg[15]_0\(2) => reg_3_43_all_n_18,
      \q_reg[15]_0\(1) => reg_3_43_all_n_19,
      \q_reg[15]_0\(0) => reg_3_43_all_n_20,
      \q_reg[15]_1\(15 downto 0) => \q_reg[15]_2\(15 downto 0),
      \q_reg[4]_0\ => reg_3_43_all_n_9,
      \q_reg[6]_0\ => reg_3_43_all_n_10,
      \rddata_out[14]_i_3_0\(6 downto 5) => \^q_reg[15]\(14 downto 13),
      \rddata_out[14]_i_3_0\(4) => \^q_reg[15]\(11),
      \rddata_out[14]_i_3_0\(3 downto 0) => \^q_reg[15]\(6 downto 3),
      \rddata_out[3]_i_2_0\ => \rddata_out[10]_i_8_n_0\,
      \rddata_out_reg[11]\ => reg_3_0_11_n_0,
      \rddata_out_reg[13]\ => \rddata_out[14]_i_9_n_0\,
      \rddata_out_reg[13]_0\ => \rddata_out[4]_i_4_n_0\,
      \rddata_out_reg[13]_1\ => reg_3_38_all_n_2,
      \rddata_out_reg[13]_2\ => \rddata_out[13]_i_4_n_0\,
      \rddata_out_reg[13]_3\ => reg_1_0_15_n_18,
      \rddata_out_reg[13]_4\ => \rddata_out[15]_i_7_n_0\,
      \rddata_out_reg[14]\ => \^q_reg[0]\,
      \rddata_out_reg[3]\ => \rddata_out[3]_i_4_n_0\,
      \rddata_out_reg[3]_0\ => \rddata_out[12]_i_9_n_0\,
      \rddata_out_reg[3]_1\ => reg_3_38_all_n_1,
      \rddata_out_reg[3]_2\ => reg_3_35_all_n_6,
      \rddata_out_reg[3]_3\ => reg_1_0_15_n_14,
      \rddata_out_reg[4]\ => \rddata_out[12]_i_13_n_0\,
      \rddata_out_reg[5]\ => \rddata_out[9]_i_2_n_0\,
      \rddata_out_reg[5]_0\ => reg_3_0_15_n_4,
      \rddata_out_reg[5]_1\ => reg_3_34_all_n_1,
      \rddata_out_reg[5]_2\ => reg_3_39_all_n_20,
      \rddata_out_reg[5]_3\ => reg_1_0_15_n_6,
      \rddata_out_reg[5]_4\(2) => \^q_reg[5]\(4),
      \rddata_out_reg[5]_4\(1) => reg_3_42_5_0_n_2,
      \rddata_out_reg[5]_4\(0) => \^q_reg[5]\(3),
      re_prev => re_prev_0,
      re_prev_reg_0 => reg_3_35_all_n_1,
      re_prev_reg_1 => re_prev_reg_2,
      re_prev_reg_2 => re_prev_reg_1,
      re_prev_reg_3 => \q_reg[0]_3\
    );
reg_3_65535_all: entity work.\ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized9\
     port map (
      Q(17) => Q(20),
      Q(16) => Q(18),
      Q(15 downto 0) => Q(15 downto 0),
      \addr_reg_reg[14]\ => reg_3_65535_all_n_17,
      coreclk => coreclk,
      pseudo_rand_seeds_int(1) => \^pseudo_rand_seeds_int\(114),
      pseudo_rand_seeds_int(0) => \^pseudo_rand_seeds_int\(107),
      \q_reg[0]_0\ => \q_reg[0]_2\,
      \q_reg[0]_1\ => reg_3_0_14_n_1,
      \q_reg[10]_0\ => reg_3_65535_all_n_19,
      \q_reg[12]_0\ => reg_3_65535_all_n_0,
      \q_reg[15]_0\(15 downto 0) => \^q_reg[15]\(15 downto 0),
      \q_reg[15]_1\ => reg_3_65535_all_n_21,
      \q_reg[15]_2\(15 downto 0) => \q_reg[15]_0\(15 downto 0),
      \q_reg[1]_0\ => reg_3_65535_all_n_18,
      \q_reg[2]_0\ => \^sr\(0),
      \q_reg[8]_0\ => reg_3_65535_all_n_20,
      \rddata_out[15]_i_3\(4) => reg_3_43_all_n_12,
      \rddata_out[15]_i_3\(3) => reg_3_43_all_n_13,
      \rddata_out[15]_i_3\(2) => reg_3_43_all_n_14,
      \rddata_out[15]_i_3\(1) => reg_3_43_all_n_16,
      \rddata_out[15]_i_3\(0) => reg_3_43_all_n_19,
      \rddata_out[15]_i_3_0\ => \rddata_out[14]_i_9_n_0\,
      \rddata_out[15]_i_3_1\ => \rddata_out[12]_i_13_n_0\,
      \rddata_out_reg[12]\ => \rddata_out[12]_i_9_n_0\,
      \rddata_out_reg[12]_0\ => \rddata_out[9]_i_2_n_0\,
      \rddata_out_reg[12]_1\ => \rddata_out[12]_i_10_n_0\,
      \rddata_out_reg[12]_2\ => reg_3_0_15_n_4,
      \rddata_out_reg[1]\ => \rddata_out[15]_i_9_n_0\,
      \rddata_out_reg[1]_0\ => \rddata_out[12]_i_11_n_0\,
      \rddata_out_reg[1]_1\(0) => \^q_reg[5]\(1),
      \rddata_out_reg[1]_2\ => \rddata_out[13]_i_8_n_0\,
      \rddata_out_reg[8]\ => \rddata_out[15]_i_10_n_0\
    );
reg_3_8_10: entity work.\ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized2_56\
     port map (
      Q(1 downto 0) => Q(3 downto 2),
      coreclk => coreclk,
      \q_reg[0]_0\ => reg_3_8_10_n_1,
      \q_reg[0]_1\ => reg_3_8_10_n_3,
      \q_reg[0]_2\ => reg_3_8_11_n_0,
      \rddata_out_reg[10]\ => \rddata_out[15]_i_10_n_0\,
      \rddata_out_reg[10]_0\ => \rddata_out[3]_i_4_n_0\,
      \rddata_out_reg[10]_1\ => reg_3_65535_all_n_19,
      \rddata_out_reg[7]\ => \rddata_out[7]_i_6_n_0\,
      \rddata_out_reg[7]_0\ => \rddata_out[15]_i_9_n_0\,
      \rddata_out_reg[7]_1\ => \rddata_out[4]_i_4_n_0\,
      \rddata_out_reg[7]_2\ => reg_3_41_9_0_n_13,
      \rddata_out_reg[7]_3\ => reg_3_0_15_n_4,
      re_prev_reg => re_prev_reg_3,
      re_prev_reg_0 => re_prev_reg_0,
      re_prev_reg_1 => reg_3_0_14_n_1,
      re_prev_reg_2 => reg_1_9_0_n_2,
      reg_3_8(0) => reg_3_8(10),
      reg_3_8_re => reg_3_8_re
    );
reg_3_8_11: entity work.\ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_register__parameterized2_57\
     port map (
      coreclk => coreclk,
      pcs_rx_link_up_core_sync_int => pcs_rx_link_up_core_sync_int,
      \q_reg[0]\ => \^sr\(0),
      re_prev_reg_0 => reg_3_8_11_n_0,
      reg_3_8(0) => reg_3_8(10),
      reg_3_8_re => reg_3_8_re
    );
wrack_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => wrack0,
      Q => regs_wrack,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_resyncs is
  port (
    core_status : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcs_hi_ber_core_int : out STD_LOGIC;
    pcs_rx_link_up_core_sync_int : out STD_LOGIC;
    b_lock : in STD_LOGIC;
    hiber : in STD_LOGIC;
    in0 : in STD_LOGIC;
    coreclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_resyncs : entity is "ten_gig_eth_pcs_pma_v6_0_15_g_resyncs";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_resyncs;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_resyncs is
begin
\resynch[0].synch_inst\: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_29
     port map (
      b_lock => b_lock,
      core_status(0) => core_status(0),
      coreclk => coreclk
    );
\resynch[1].synch_inst\: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_30
     port map (
      coreclk => coreclk,
      hiber => hiber,
      pcs_hi_ber_core_int => pcs_hi_ber_core_int
    );
\resynch[2].synch_inst\: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_31
     port map (
      coreclk => coreclk,
      in0 => in0,
      pcs_rx_link_up_core_sync_int => pcs_rx_link_up_core_sync_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_resyncs__parameterized0\ is
  port (
    tx_prbs31_en : out STD_LOGIC;
    q : out STD_LOGIC;
    in0 : in STD_LOGIC;
    pcs_loopback_core_int : in STD_LOGIC;
    txusrclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_resyncs__parameterized0\ : entity is "ten_gig_eth_pcs_pma_v6_0_15_g_resyncs";
end \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_resyncs__parameterized0\;

architecture STRUCTURE of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_resyncs__parameterized0\ is
begin
\resynch[0].synch_inst\: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_63
     port map (
      in0 => in0,
      tx_prbs31_en => tx_prbs31_en,
      txusrclk2 => txusrclk2
    );
\resynch[1].synch_inst\: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_64
     port map (
      pcs_loopback_core_int => pcs_loopback_core_int,
      q => q,
      txusrclk2 => txusrclk2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_resyncs_en is
  port (
    q : out STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    d : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_resyncs_en : entity is "ten_gig_eth_pcs_pma_v6_0_15_g_resyncs_en";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_resyncs_en;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_resyncs_en is
begin
\resynch[0].synch_inst\: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_enable
     port map (
      clk => rxusrclk2,
      d => d,
      en => E(0),
      q => q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_idle_delete is
  port (
    wr_en : out STD_LOGIC;
    wr_data : out STD_LOGIC_VECTOR ( 73 downto 0 );
    comp_0 : in STD_LOGIC;
    comp_1 : in STD_LOGIC;
    comp_8 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    comp_0_0 : in STD_LOGIC;
    comp_1_1 : in STD_LOGIC;
    comp_8_2 : in STD_LOGIC;
    comp_0_3 : in STD_LOGIC;
    comp_1_4 : in STD_LOGIC;
    comp_2 : in STD_LOGIC;
    comp_0_5 : in STD_LOGIC;
    comp_1_6 : in STD_LOGIC;
    comp_2_7 : in STD_LOGIC;
    rxreset_rxusrclk2 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    status : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_ctrl_pipe_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_idle_delete : entity is "ten_gig_eth_pcs_pma_v6_0_15_idle_delete";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_idle_delete;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_idle_delete is
  signal \FSM_sequential_mcp1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mcp1_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mcp1_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mcp1_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mcp1_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mcp1_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mcp1_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mcp1_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mcp1_state[2]_i_2_n_0\ : STD_LOGIC;
  signal input_is_idle_comb : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal input_is_seq_comb : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mcp1_ctrl_delay : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal mcp1_ctrl_pipe : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mcp1_data_delay : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal mcp1_data_pipe : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \mcp1_fifo_cc_seq_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_cc_seq_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_ctrl_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_ctrl_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_ctrl_out[2]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_ctrl_out[3]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_ctrl_out[4]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_ctrl_out[5]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_ctrl_out[6]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_ctrl_out[7]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[10]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[11]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[12]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[13]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[14]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[15]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[16]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[17]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[18]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[19]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[20]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[21]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[22]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[23]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[24]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[25]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[26]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[27]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[28]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[29]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[2]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[30]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[31]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[32]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[33]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[34]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[35]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[36]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[37]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[38]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[39]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[3]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[40]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[41]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[42]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[43]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[44]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[45]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[46]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[47]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[48]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[49]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[4]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[50]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[51]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[52]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[53]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[54]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[55]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[56]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[57]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[58]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[59]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[5]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[60]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[61]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[62]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[63]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[63]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[63]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[6]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[7]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[8]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[9]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_input_is_idle_reg_n_0_[0]\ : STD_LOGIC;
  signal \mcp1_input_is_idle_reg_n_0_[1]\ : STD_LOGIC;
  signal mcp1_input_is_seq_or_idle : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mcp1_input_is_seq_or_idle[0]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_input_is_seq_or_idle[1]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_input_is_seq_reg_n_0_[0]\ : STD_LOGIC;
  signal \mcp1_input_is_seq_reg_n_0_[1]\ : STD_LOGIC;
  signal mcp1_input_was_idle : STD_LOGIC;
  signal mcp1_input_was_seq : STD_LOGIC;
  signal mcp1_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_0_in : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_mcp1_state_reg[0]\ : label is "DELETE3:001,DELETE1:010,POSSIBLE_DELETE4:100,TWISTED:011,STRAIGHT:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_mcp1_state_reg[1]\ : label is "DELETE3:001,DELETE1:010,POSSIBLE_DELETE4:100,TWISTED:011,STRAIGHT:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_mcp1_state_reg[2]\ : label is "DELETE3:001,DELETE1:010,POSSIBLE_DELETE4:100,TWISTED:011,STRAIGHT:000";
begin
\FSM_sequential_mcp1_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDCDFEFCCDCD3E3C"
    )
        port map (
      I0 => \FSM_sequential_mcp1_state[0]_i_2_n_0\,
      I1 => mcp1_state(0),
      I2 => mcp1_state(1),
      I3 => \FSM_sequential_mcp1_state[0]_i_3_n_0\,
      I4 => mcp1_state(2),
      I5 => \FSM_sequential_mcp1_state[1]_i_2_n_0\,
      O => \FSM_sequential_mcp1_state[0]_i_1_n_0\
    );
\FSM_sequential_mcp1_state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mcp1_input_was_seq,
      I1 => \mcp1_input_is_seq_reg_n_0_[0]\,
      I2 => mcp1_input_was_idle,
      I3 => \mcp1_input_is_idle_reg_n_0_[0]\,
      O => \FSM_sequential_mcp1_state[0]_i_2_n_0\
    );
\FSM_sequential_mcp1_state[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out\,
      I1 => status(0),
      O => \FSM_sequential_mcp1_state[0]_i_3_n_0\
    );
\FSM_sequential_mcp1_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCE6FFFFCCE6FFE6"
    )
        port map (
      I0 => mcp1_state(0),
      I1 => mcp1_state(1),
      I2 => \FSM_sequential_mcp1_state[1]_i_2_n_0\,
      I3 => mcp1_state(2),
      I4 => \FSM_sequential_mcp1_state[1]_i_3_n_0\,
      I5 => \FSM_sequential_mcp1_state[1]_i_4_n_0\,
      O => \FSM_sequential_mcp1_state[1]_i_1_n_0\
    );
\FSM_sequential_mcp1_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FFF"
    )
        port map (
      I0 => \mcp1_input_is_seq_reg_n_0_[1]\,
      I1 => \mcp1_input_is_idle_reg_n_0_[1]\,
      I2 => \out\,
      I3 => status(0),
      O => \FSM_sequential_mcp1_state[1]_i_2_n_0\
    );
\FSM_sequential_mcp1_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \mcp1_input_is_idle_reg_n_0_[0]\,
      I1 => mcp1_input_was_idle,
      I2 => \mcp1_input_is_seq_reg_n_0_[0]\,
      I3 => mcp1_input_was_seq,
      I4 => mcp1_state(0),
      I5 => mcp1_state(1),
      O => \FSM_sequential_mcp1_state[1]_i_3_n_0\
    );
\FSM_sequential_mcp1_state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800080008000"
    )
        port map (
      I0 => status(0),
      I1 => \out\,
      I2 => \mcp1_input_is_idle_reg_n_0_[0]\,
      I3 => \mcp1_input_is_idle_reg_n_0_[1]\,
      I4 => \mcp1_input_is_seq_reg_n_0_[0]\,
      I5 => \mcp1_input_is_seq_reg_n_0_[1]\,
      O => \FSM_sequential_mcp1_state[1]_i_4_n_0\
    );
\FSM_sequential_mcp1_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCC0"
    )
        port map (
      I0 => \FSM_sequential_mcp1_state[2]_i_2_n_0\,
      I1 => mcp1_state(2),
      I2 => mcp1_state(0),
      I3 => mcp1_state(1),
      O => \FSM_sequential_mcp1_state[2]_i_1_n_0\
    );
\FSM_sequential_mcp1_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB0BFFFFFFFFFFFF"
    )
        port map (
      I0 => \mcp1_input_is_seq_reg_n_0_[0]\,
      I1 => \mcp1_input_is_seq_reg_n_0_[1]\,
      I2 => \mcp1_input_is_idle_reg_n_0_[1]\,
      I3 => \mcp1_input_is_idle_reg_n_0_[0]\,
      I4 => status(0),
      I5 => \out\,
      O => \FSM_sequential_mcp1_state[2]_i_2_n_0\
    );
\FSM_sequential_mcp1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \FSM_sequential_mcp1_state[0]_i_1_n_0\,
      Q => mcp1_state(0),
      R => rxreset_rxusrclk2
    );
\FSM_sequential_mcp1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \FSM_sequential_mcp1_state[1]_i_1_n_0\,
      Q => mcp1_state(1),
      R => rxreset_rxusrclk2
    );
\FSM_sequential_mcp1_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \FSM_sequential_mcp1_state[2]_i_1_n_0\,
      Q => mcp1_state(2),
      R => rxreset_rxusrclk2
    );
asynch_fifo_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"19"
    )
        port map (
      I0 => mcp1_state(1),
      I1 => mcp1_state(0),
      I2 => mcp1_state(2),
      O => wr_en
    );
idle_detect_i0: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_idle_detect
     port map (
      D(0) => input_is_idle_comb(0),
      Q(23 downto 0) => Q(31 downto 8),
      comp_0 => comp_0,
      comp_1 => comp_1,
      comp_8 => comp_8
    );
idle_detect_i1: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_idle_detect_61
     port map (
      D(0) => input_is_idle_comb(1),
      Q(23 downto 0) => Q(63 downto 40),
      comp_0_0 => comp_0_0,
      comp_1_1 => comp_1_1,
      comp_8_2 => comp_8_2
    );
\mcp1_ctrl_delay_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => mcp1_ctrl_pipe(4),
      Q => mcp1_ctrl_delay(4),
      S => rxreset_rxusrclk2
    );
\mcp1_ctrl_delay_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => mcp1_ctrl_pipe(5),
      Q => mcp1_ctrl_delay(5),
      R => rxreset_rxusrclk2
    );
\mcp1_ctrl_delay_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => mcp1_ctrl_pipe(6),
      Q => mcp1_ctrl_delay(6),
      R => rxreset_rxusrclk2
    );
\mcp1_ctrl_delay_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => mcp1_ctrl_pipe(7),
      Q => mcp1_ctrl_delay(7),
      R => rxreset_rxusrclk2
    );
\mcp1_ctrl_pipe_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_ctrl_pipe_reg[7]_0\(0),
      Q => mcp1_ctrl_pipe(0),
      S => rxreset_rxusrclk2
    );
\mcp1_ctrl_pipe_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_ctrl_pipe_reg[7]_0\(1),
      Q => mcp1_ctrl_pipe(1),
      R => rxreset_rxusrclk2
    );
\mcp1_ctrl_pipe_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_ctrl_pipe_reg[7]_0\(2),
      Q => mcp1_ctrl_pipe(2),
      R => rxreset_rxusrclk2
    );
\mcp1_ctrl_pipe_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_ctrl_pipe_reg[7]_0\(3),
      Q => mcp1_ctrl_pipe(3),
      R => rxreset_rxusrclk2
    );
\mcp1_ctrl_pipe_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_ctrl_pipe_reg[7]_0\(4),
      Q => mcp1_ctrl_pipe(4),
      S => rxreset_rxusrclk2
    );
\mcp1_ctrl_pipe_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_ctrl_pipe_reg[7]_0\(5),
      Q => mcp1_ctrl_pipe(5),
      R => rxreset_rxusrclk2
    );
\mcp1_ctrl_pipe_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_ctrl_pipe_reg[7]_0\(6),
      Q => mcp1_ctrl_pipe(6),
      R => rxreset_rxusrclk2
    );
\mcp1_ctrl_pipe_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_ctrl_pipe_reg[7]_0\(7),
      Q => mcp1_ctrl_pipe(7),
      R => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => mcp1_data_pipe(32),
      Q => mcp1_data_delay(32),
      R => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => mcp1_data_pipe(33),
      Q => mcp1_data_delay(33),
      R => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[34]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => mcp1_data_pipe(34),
      Q => mcp1_data_delay(34),
      S => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[35]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => mcp1_data_pipe(35),
      Q => mcp1_data_delay(35),
      S => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[36]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => mcp1_data_pipe(36),
      Q => mcp1_data_delay(36),
      S => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => mcp1_data_pipe(37),
      Q => mcp1_data_delay(37),
      R => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => mcp1_data_pipe(38),
      Q => mcp1_data_delay(38),
      R => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[39]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => mcp1_data_pipe(39),
      Q => mcp1_data_delay(39),
      S => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => mcp1_data_pipe(40),
      Q => mcp1_data_delay(40),
      R => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => mcp1_data_pipe(41),
      Q => mcp1_data_delay(41),
      R => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => mcp1_data_pipe(42),
      Q => mcp1_data_delay(42),
      R => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => mcp1_data_pipe(43),
      Q => mcp1_data_delay(43),
      R => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => mcp1_data_pipe(44),
      Q => mcp1_data_delay(44),
      R => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => mcp1_data_pipe(45),
      Q => mcp1_data_delay(45),
      R => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => mcp1_data_pipe(46),
      Q => mcp1_data_delay(46),
      R => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => mcp1_data_pipe(47),
      Q => mcp1_data_delay(47),
      R => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => mcp1_data_pipe(48),
      Q => mcp1_data_delay(48),
      R => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => mcp1_data_pipe(49),
      Q => mcp1_data_delay(49),
      R => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => mcp1_data_pipe(50),
      Q => mcp1_data_delay(50),
      R => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => mcp1_data_pipe(51),
      Q => mcp1_data_delay(51),
      R => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => mcp1_data_pipe(52),
      Q => mcp1_data_delay(52),
      R => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => mcp1_data_pipe(53),
      Q => mcp1_data_delay(53),
      R => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => mcp1_data_pipe(54),
      Q => mcp1_data_delay(54),
      R => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => mcp1_data_pipe(55),
      Q => mcp1_data_delay(55),
      R => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[56]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => mcp1_data_pipe(56),
      Q => mcp1_data_delay(56),
      S => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => mcp1_data_pipe(57),
      Q => mcp1_data_delay(57),
      R => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => mcp1_data_pipe(58),
      Q => mcp1_data_delay(58),
      R => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => mcp1_data_pipe(59),
      Q => mcp1_data_delay(59),
      R => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => mcp1_data_pipe(60),
      Q => mcp1_data_delay(60),
      R => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => mcp1_data_pipe(61),
      Q => mcp1_data_delay(61),
      R => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => mcp1_data_pipe(62),
      Q => mcp1_data_delay(62),
      R => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => mcp1_data_pipe(63),
      Q => mcp1_data_delay(63),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(0),
      Q => mcp1_data_pipe(0),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(10),
      Q => mcp1_data_pipe(10),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(11),
      Q => mcp1_data_pipe(11),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(12),
      Q => mcp1_data_pipe(12),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(13),
      Q => mcp1_data_pipe(13),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(14),
      Q => mcp1_data_pipe(14),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(15),
      Q => mcp1_data_pipe(15),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(16),
      Q => mcp1_data_pipe(16),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(17),
      Q => mcp1_data_pipe(17),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(18),
      Q => mcp1_data_pipe(18),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(19),
      Q => mcp1_data_pipe(19),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(1),
      Q => mcp1_data_pipe(1),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(20),
      Q => mcp1_data_pipe(20),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(21),
      Q => mcp1_data_pipe(21),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(22),
      Q => mcp1_data_pipe(22),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(23),
      Q => mcp1_data_pipe(23),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(24),
      Q => mcp1_data_pipe(24),
      S => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(25),
      Q => mcp1_data_pipe(25),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(26),
      Q => mcp1_data_pipe(26),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(27),
      Q => mcp1_data_pipe(27),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(28),
      Q => mcp1_data_pipe(28),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(29),
      Q => mcp1_data_pipe(29),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(2),
      Q => mcp1_data_pipe(2),
      S => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(30),
      Q => mcp1_data_pipe(30),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(31),
      Q => mcp1_data_pipe(31),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(32),
      Q => mcp1_data_pipe(32),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(33),
      Q => mcp1_data_pipe(33),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[34]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(34),
      Q => mcp1_data_pipe(34),
      S => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[35]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(35),
      Q => mcp1_data_pipe(35),
      S => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[36]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(36),
      Q => mcp1_data_pipe(36),
      S => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(37),
      Q => mcp1_data_pipe(37),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(38),
      Q => mcp1_data_pipe(38),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[39]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(39),
      Q => mcp1_data_pipe(39),
      S => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(3),
      Q => mcp1_data_pipe(3),
      S => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(40),
      Q => mcp1_data_pipe(40),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(41),
      Q => mcp1_data_pipe(41),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(42),
      Q => mcp1_data_pipe(42),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(43),
      Q => mcp1_data_pipe(43),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(44),
      Q => mcp1_data_pipe(44),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(45),
      Q => mcp1_data_pipe(45),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(46),
      Q => mcp1_data_pipe(46),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(47),
      Q => mcp1_data_pipe(47),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(48),
      Q => mcp1_data_pipe(48),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(49),
      Q => mcp1_data_pipe(49),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(4),
      Q => mcp1_data_pipe(4),
      S => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(50),
      Q => mcp1_data_pipe(50),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(51),
      Q => mcp1_data_pipe(51),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(52),
      Q => mcp1_data_pipe(52),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(53),
      Q => mcp1_data_pipe(53),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(54),
      Q => mcp1_data_pipe(54),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(55),
      Q => mcp1_data_pipe(55),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[56]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(56),
      Q => mcp1_data_pipe(56),
      S => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(57),
      Q => mcp1_data_pipe(57),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(58),
      Q => mcp1_data_pipe(58),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(59),
      Q => mcp1_data_pipe(59),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(5),
      Q => mcp1_data_pipe(5),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(60),
      Q => mcp1_data_pipe(60),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(61),
      Q => mcp1_data_pipe(61),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(62),
      Q => mcp1_data_pipe(62),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(63),
      Q => mcp1_data_pipe(63),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(6),
      Q => mcp1_data_pipe(6),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(7),
      Q => mcp1_data_pipe(7),
      S => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(8),
      Q => mcp1_data_pipe(8),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => Q(9),
      Q => mcp1_data_pipe(9),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_cc_seq_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in,
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_input_is_seq_or_idle(0),
      O => \mcp1_fifo_cc_seq_out[0]_i_1_n_0\
    );
\mcp1_fifo_cc_seq_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_input_is_seq_or_idle(0),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_input_is_seq_or_idle(1),
      O => \mcp1_fifo_cc_seq_out[1]_i_1_n_0\
    );
\mcp1_fifo_cc_seq_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_cc_seq_out[0]_i_1_n_0\,
      Q => wr_data(72),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_cc_seq_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_cc_seq_out[1]_i_1_n_0\,
      Q => wr_data(73),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_ctrl_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_ctrl_delay(4),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_ctrl_pipe(0),
      O => \mcp1_fifo_ctrl_out[0]_i_1_n_0\
    );
\mcp1_fifo_ctrl_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_ctrl_delay(5),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_ctrl_pipe(1),
      O => \mcp1_fifo_ctrl_out[1]_i_1_n_0\
    );
\mcp1_fifo_ctrl_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_ctrl_delay(6),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_ctrl_pipe(2),
      O => \mcp1_fifo_ctrl_out[2]_i_1_n_0\
    );
\mcp1_fifo_ctrl_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_ctrl_delay(7),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_ctrl_pipe(3),
      O => \mcp1_fifo_ctrl_out[3]_i_1_n_0\
    );
\mcp1_fifo_ctrl_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_ctrl_pipe(0),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_ctrl_pipe(4),
      O => \mcp1_fifo_ctrl_out[4]_i_1_n_0\
    );
\mcp1_fifo_ctrl_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_ctrl_pipe(1),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_ctrl_pipe(5),
      O => \mcp1_fifo_ctrl_out[5]_i_1_n_0\
    );
\mcp1_fifo_ctrl_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_ctrl_pipe(2),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_ctrl_pipe(6),
      O => \mcp1_fifo_ctrl_out[6]_i_1_n_0\
    );
\mcp1_fifo_ctrl_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_ctrl_pipe(3),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_ctrl_pipe(7),
      O => \mcp1_fifo_ctrl_out[7]_i_1_n_0\
    );
\mcp1_fifo_ctrl_out_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_ctrl_out[0]_i_1_n_0\,
      Q => wr_data(64),
      S => rxreset_rxusrclk2
    );
\mcp1_fifo_ctrl_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_ctrl_out[1]_i_1_n_0\,
      Q => wr_data(65),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_ctrl_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_ctrl_out[2]_i_1_n_0\,
      Q => wr_data(66),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_ctrl_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_ctrl_out[3]_i_1_n_0\,
      Q => wr_data(67),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_ctrl_out_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_ctrl_out[4]_i_1_n_0\,
      Q => wr_data(68),
      S => rxreset_rxusrclk2
    );
\mcp1_fifo_ctrl_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_ctrl_out[5]_i_1_n_0\,
      Q => wr_data(69),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_ctrl_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_ctrl_out[6]_i_1_n_0\,
      Q => wr_data(70),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_ctrl_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_ctrl_out[7]_i_1_n_0\,
      Q => wr_data(71),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_delay(32),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(0),
      O => \mcp1_fifo_data_out[0]_i_1_n_0\
    );
\mcp1_fifo_data_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_delay(42),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(10),
      O => \mcp1_fifo_data_out[10]_i_1_n_0\
    );
\mcp1_fifo_data_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_delay(43),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(11),
      O => \mcp1_fifo_data_out[11]_i_1_n_0\
    );
\mcp1_fifo_data_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_delay(44),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(12),
      O => \mcp1_fifo_data_out[12]_i_1_n_0\
    );
\mcp1_fifo_data_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_delay(45),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(13),
      O => \mcp1_fifo_data_out[13]_i_1_n_0\
    );
\mcp1_fifo_data_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_delay(46),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(14),
      O => \mcp1_fifo_data_out[14]_i_1_n_0\
    );
\mcp1_fifo_data_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_delay(47),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(15),
      O => \mcp1_fifo_data_out[15]_i_1_n_0\
    );
\mcp1_fifo_data_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_delay(48),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(16),
      O => \mcp1_fifo_data_out[16]_i_1_n_0\
    );
\mcp1_fifo_data_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_delay(49),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(17),
      O => \mcp1_fifo_data_out[17]_i_1_n_0\
    );
\mcp1_fifo_data_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_delay(50),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(18),
      O => \mcp1_fifo_data_out[18]_i_1_n_0\
    );
\mcp1_fifo_data_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_delay(51),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(19),
      O => \mcp1_fifo_data_out[19]_i_1_n_0\
    );
\mcp1_fifo_data_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_delay(33),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(1),
      O => \mcp1_fifo_data_out[1]_i_1_n_0\
    );
\mcp1_fifo_data_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_delay(52),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(20),
      O => \mcp1_fifo_data_out[20]_i_1_n_0\
    );
\mcp1_fifo_data_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_delay(53),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(21),
      O => \mcp1_fifo_data_out[21]_i_1_n_0\
    );
\mcp1_fifo_data_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_delay(54),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(22),
      O => \mcp1_fifo_data_out[22]_i_1_n_0\
    );
\mcp1_fifo_data_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_delay(55),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(23),
      O => \mcp1_fifo_data_out[23]_i_1_n_0\
    );
\mcp1_fifo_data_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_delay(56),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(24),
      O => \mcp1_fifo_data_out[24]_i_1_n_0\
    );
\mcp1_fifo_data_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_delay(57),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(25),
      O => \mcp1_fifo_data_out[25]_i_1_n_0\
    );
\mcp1_fifo_data_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_delay(58),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(26),
      O => \mcp1_fifo_data_out[26]_i_1_n_0\
    );
\mcp1_fifo_data_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_delay(59),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(27),
      O => \mcp1_fifo_data_out[27]_i_1_n_0\
    );
\mcp1_fifo_data_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_delay(60),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(28),
      O => \mcp1_fifo_data_out[28]_i_1_n_0\
    );
\mcp1_fifo_data_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_delay(61),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(29),
      O => \mcp1_fifo_data_out[29]_i_1_n_0\
    );
\mcp1_fifo_data_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_delay(34),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(2),
      O => \mcp1_fifo_data_out[2]_i_1_n_0\
    );
\mcp1_fifo_data_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_delay(62),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(30),
      O => \mcp1_fifo_data_out[30]_i_1_n_0\
    );
\mcp1_fifo_data_out[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_delay(63),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(31),
      O => \mcp1_fifo_data_out[31]_i_1_n_0\
    );
\mcp1_fifo_data_out[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(0),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(32),
      O => \mcp1_fifo_data_out[32]_i_1_n_0\
    );
\mcp1_fifo_data_out[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(1),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(33),
      O => \mcp1_fifo_data_out[33]_i_1_n_0\
    );
\mcp1_fifo_data_out[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(2),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(34),
      O => \mcp1_fifo_data_out[34]_i_1_n_0\
    );
\mcp1_fifo_data_out[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(3),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(35),
      O => \mcp1_fifo_data_out[35]_i_1_n_0\
    );
\mcp1_fifo_data_out[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(4),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(36),
      O => \mcp1_fifo_data_out[36]_i_1_n_0\
    );
\mcp1_fifo_data_out[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(5),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(37),
      O => \mcp1_fifo_data_out[37]_i_1_n_0\
    );
\mcp1_fifo_data_out[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(6),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(38),
      O => \mcp1_fifo_data_out[38]_i_1_n_0\
    );
\mcp1_fifo_data_out[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(7),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(39),
      O => \mcp1_fifo_data_out[39]_i_1_n_0\
    );
\mcp1_fifo_data_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_delay(35),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(3),
      O => \mcp1_fifo_data_out[3]_i_1_n_0\
    );
\mcp1_fifo_data_out[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(8),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(40),
      O => \mcp1_fifo_data_out[40]_i_1_n_0\
    );
\mcp1_fifo_data_out[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(9),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(41),
      O => \mcp1_fifo_data_out[41]_i_1_n_0\
    );
\mcp1_fifo_data_out[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(10),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(42),
      O => \mcp1_fifo_data_out[42]_i_1_n_0\
    );
\mcp1_fifo_data_out[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(11),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(43),
      O => \mcp1_fifo_data_out[43]_i_1_n_0\
    );
\mcp1_fifo_data_out[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(12),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(44),
      O => \mcp1_fifo_data_out[44]_i_1_n_0\
    );
\mcp1_fifo_data_out[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(13),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(45),
      O => \mcp1_fifo_data_out[45]_i_1_n_0\
    );
\mcp1_fifo_data_out[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(14),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(46),
      O => \mcp1_fifo_data_out[46]_i_1_n_0\
    );
\mcp1_fifo_data_out[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(15),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(47),
      O => \mcp1_fifo_data_out[47]_i_1_n_0\
    );
\mcp1_fifo_data_out[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(16),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(48),
      O => \mcp1_fifo_data_out[48]_i_1_n_0\
    );
\mcp1_fifo_data_out[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(17),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(49),
      O => \mcp1_fifo_data_out[49]_i_1_n_0\
    );
\mcp1_fifo_data_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_delay(36),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(4),
      O => \mcp1_fifo_data_out[4]_i_1_n_0\
    );
\mcp1_fifo_data_out[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(18),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(50),
      O => \mcp1_fifo_data_out[50]_i_1_n_0\
    );
\mcp1_fifo_data_out[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(19),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(51),
      O => \mcp1_fifo_data_out[51]_i_1_n_0\
    );
\mcp1_fifo_data_out[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(20),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(52),
      O => \mcp1_fifo_data_out[52]_i_1_n_0\
    );
\mcp1_fifo_data_out[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(21),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(53),
      O => \mcp1_fifo_data_out[53]_i_1_n_0\
    );
\mcp1_fifo_data_out[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(22),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(54),
      O => \mcp1_fifo_data_out[54]_i_1_n_0\
    );
\mcp1_fifo_data_out[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(23),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(55),
      O => \mcp1_fifo_data_out[55]_i_1_n_0\
    );
\mcp1_fifo_data_out[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(24),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(56),
      O => \mcp1_fifo_data_out[56]_i_1_n_0\
    );
\mcp1_fifo_data_out[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(25),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(57),
      O => \mcp1_fifo_data_out[57]_i_1_n_0\
    );
\mcp1_fifo_data_out[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(26),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(58),
      O => \mcp1_fifo_data_out[58]_i_1_n_0\
    );
\mcp1_fifo_data_out[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(27),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(59),
      O => \mcp1_fifo_data_out[59]_i_1_n_0\
    );
\mcp1_fifo_data_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_delay(37),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(5),
      O => \mcp1_fifo_data_out[5]_i_1_n_0\
    );
\mcp1_fifo_data_out[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(28),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(60),
      O => \mcp1_fifo_data_out[60]_i_1_n_0\
    );
\mcp1_fifo_data_out[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(29),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(61),
      O => \mcp1_fifo_data_out[61]_i_1_n_0\
    );
\mcp1_fifo_data_out[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(30),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(62),
      O => \mcp1_fifo_data_out[62]_i_1_n_0\
    );
\mcp1_fifo_data_out[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(31),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(63),
      O => \mcp1_fifo_data_out[63]_i_1_n_0\
    );
\mcp1_fifo_data_out[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"077700000000FFFF"
    )
        port map (
      I0 => \mcp1_input_is_idle_reg_n_0_[0]\,
      I1 => mcp1_input_was_idle,
      I2 => \mcp1_input_is_seq_reg_n_0_[0]\,
      I3 => mcp1_input_was_seq,
      I4 => \mcp1_fifo_data_out[63]_i_3_n_0\,
      I5 => mcp1_state(2),
      O => \mcp1_fifo_data_out[63]_i_2_n_0\
    );
\mcp1_fifo_data_out[63]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mcp1_state(1),
      I1 => mcp1_state(0),
      O => \mcp1_fifo_data_out[63]_i_3_n_0\
    );
\mcp1_fifo_data_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_delay(38),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(6),
      O => \mcp1_fifo_data_out[6]_i_1_n_0\
    );
\mcp1_fifo_data_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_delay(39),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(7),
      O => \mcp1_fifo_data_out[7]_i_1_n_0\
    );
\mcp1_fifo_data_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_delay(40),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(8),
      O => \mcp1_fifo_data_out[8]_i_1_n_0\
    );
\mcp1_fifo_data_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_delay(41),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(9),
      O => \mcp1_fifo_data_out[9]_i_1_n_0\
    );
\mcp1_fifo_data_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[0]_i_1_n_0\,
      Q => wr_data(0),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[10]_i_1_n_0\,
      Q => wr_data(10),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[11]_i_1_n_0\,
      Q => wr_data(11),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[12]_i_1_n_0\,
      Q => wr_data(12),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[13]_i_1_n_0\,
      Q => wr_data(13),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[14]_i_1_n_0\,
      Q => wr_data(14),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[15]_i_1_n_0\,
      Q => wr_data(15),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[16]_i_1_n_0\,
      Q => wr_data(16),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[17]_i_1_n_0\,
      Q => wr_data(17),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[18]_i_1_n_0\,
      Q => wr_data(18),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[19]_i_1_n_0\,
      Q => wr_data(19),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[1]_i_1_n_0\,
      Q => wr_data(1),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[20]_i_1_n_0\,
      Q => wr_data(20),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[21]_i_1_n_0\,
      Q => wr_data(21),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[22]_i_1_n_0\,
      Q => wr_data(22),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[23]_i_1_n_0\,
      Q => wr_data(23),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[24]_i_1_n_0\,
      Q => wr_data(24),
      S => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[25]_i_1_n_0\,
      Q => wr_data(25),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[26]_i_1_n_0\,
      Q => wr_data(26),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[27]_i_1_n_0\,
      Q => wr_data(27),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[28]_i_1_n_0\,
      Q => wr_data(28),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[29]_i_1_n_0\,
      Q => wr_data(29),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[2]_i_1_n_0\,
      Q => wr_data(2),
      S => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[30]_i_1_n_0\,
      Q => wr_data(30),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[31]_i_1_n_0\,
      Q => wr_data(31),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[32]_i_1_n_0\,
      Q => wr_data(32),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[33]_i_1_n_0\,
      Q => wr_data(33),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[34]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[34]_i_1_n_0\,
      Q => wr_data(34),
      S => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[35]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[35]_i_1_n_0\,
      Q => wr_data(35),
      S => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[36]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[36]_i_1_n_0\,
      Q => wr_data(36),
      S => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[37]_i_1_n_0\,
      Q => wr_data(37),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[38]_i_1_n_0\,
      Q => wr_data(38),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[39]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[39]_i_1_n_0\,
      Q => wr_data(39),
      S => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[3]_i_1_n_0\,
      Q => wr_data(3),
      S => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[40]_i_1_n_0\,
      Q => wr_data(40),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[41]_i_1_n_0\,
      Q => wr_data(41),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[42]_i_1_n_0\,
      Q => wr_data(42),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[43]_i_1_n_0\,
      Q => wr_data(43),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[44]_i_1_n_0\,
      Q => wr_data(44),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[45]_i_1_n_0\,
      Q => wr_data(45),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[46]_i_1_n_0\,
      Q => wr_data(46),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[47]_i_1_n_0\,
      Q => wr_data(47),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[48]_i_1_n_0\,
      Q => wr_data(48),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[49]_i_1_n_0\,
      Q => wr_data(49),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[4]_i_1_n_0\,
      Q => wr_data(4),
      S => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[50]_i_1_n_0\,
      Q => wr_data(50),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[51]_i_1_n_0\,
      Q => wr_data(51),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[52]_i_1_n_0\,
      Q => wr_data(52),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[53]_i_1_n_0\,
      Q => wr_data(53),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[54]_i_1_n_0\,
      Q => wr_data(54),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[55]_i_1_n_0\,
      Q => wr_data(55),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[56]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[56]_i_1_n_0\,
      Q => wr_data(56),
      S => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[57]_i_1_n_0\,
      Q => wr_data(57),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[58]_i_1_n_0\,
      Q => wr_data(58),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[59]_i_1_n_0\,
      Q => wr_data(59),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[5]_i_1_n_0\,
      Q => wr_data(5),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[60]_i_1_n_0\,
      Q => wr_data(60),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[61]_i_1_n_0\,
      Q => wr_data(61),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[62]_i_1_n_0\,
      Q => wr_data(62),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[63]_i_1_n_0\,
      Q => wr_data(63),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[6]_i_1_n_0\,
      Q => wr_data(6),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[7]_i_1_n_0\,
      Q => wr_data(7),
      S => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[8]_i_1_n_0\,
      Q => wr_data(8),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_fifo_data_out[9]_i_1_n_0\,
      Q => wr_data(9),
      R => rxreset_rxusrclk2
    );
\mcp1_input_is_idle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => input_is_idle_comb(0),
      Q => \mcp1_input_is_idle_reg_n_0_[0]\,
      R => rxreset_rxusrclk2
    );
\mcp1_input_is_idle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => input_is_idle_comb(1),
      Q => \mcp1_input_is_idle_reg_n_0_[1]\,
      R => rxreset_rxusrclk2
    );
\mcp1_input_is_seq_or_idle[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => input_is_idle_comb(0),
      I1 => input_is_seq_comb(0),
      O => \mcp1_input_is_seq_or_idle[0]_i_1_n_0\
    );
\mcp1_input_is_seq_or_idle[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => input_is_idle_comb(1),
      I1 => input_is_seq_comb(1),
      O => \mcp1_input_is_seq_or_idle[1]_i_1_n_0\
    );
\mcp1_input_is_seq_or_idle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_input_is_seq_or_idle[0]_i_1_n_0\,
      Q => mcp1_input_is_seq_or_idle(0),
      R => rxreset_rxusrclk2
    );
\mcp1_input_is_seq_or_idle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_input_is_seq_or_idle[1]_i_1_n_0\,
      Q => mcp1_input_is_seq_or_idle(1),
      R => rxreset_rxusrclk2
    );
\mcp1_input_is_seq_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => input_is_seq_comb(0),
      Q => \mcp1_input_is_seq_reg_n_0_[0]\,
      S => rxreset_rxusrclk2
    );
\mcp1_input_is_seq_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => input_is_seq_comb(1),
      Q => \mcp1_input_is_seq_reg_n_0_[1]\,
      S => rxreset_rxusrclk2
    );
mcp1_input_was_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_input_is_idle_reg_n_0_[1]\,
      Q => mcp1_input_was_idle,
      R => rxreset_rxusrclk2
    );
\mcp1_input_was_seq_or_idle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => mcp1_input_is_seq_or_idle(1),
      Q => p_0_in,
      R => rxreset_rxusrclk2
    );
mcp1_input_was_seq_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \out\,
      D => \mcp1_input_is_seq_reg_n_0_[1]\,
      Q => mcp1_input_was_seq,
      R => rxreset_rxusrclk2
    );
seq_detect_i0: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_seq_detect
     port map (
      D(0) => input_is_seq_comb(0),
      comp_0_3 => comp_0_3,
      comp_1_4 => comp_1_4,
      comp_2 => comp_2
    );
seq_detect_i1: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_seq_detect_62
     port map (
      D(0) => input_is_seq_comb(1),
      comp_0_5 => comp_0_5,
      comp_1_6 => comp_1_6,
      comp_2_7 => comp_2_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_management_mdio is
  port (
    mdio_out : out STD_LOGIC;
    mdio_tri : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \state_reg[2]\ : out STD_LOGIC;
    \state_reg[2]_0\ : out STD_LOGIC;
    \state_reg[1]\ : out STD_LOGIC;
    mgmt_drp_cs : out STD_LOGIC;
    control_reg_reg : out STD_LOGIC;
    \devad_reg_reg[4]\ : out STD_LOGIC_VECTOR ( 20 downto 0 );
    read_reg_reg : out STD_LOGIC;
    read_reg_reg_0 : out STD_LOGIC;
    rdack0 : out STD_LOGIC;
    \addr_reg_reg[0]\ : out STD_LOGIC;
    read_reg_reg_1 : out STD_LOGIC;
    wrack0 : out STD_LOGIC;
    \state_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \state_reg[2]_1\ : out STD_LOGIC;
    \state_reg[2]_2\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \prbs31_err_count_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    areset_coreclk : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    mdc : in STD_LOGIC;
    mdio_in : in STD_LOGIC;
    regs_wrack : in STD_LOGIC;
    drp_ack : in STD_LOGIC;
    regs_rdack : in STD_LOGIC;
    control_reg : in STD_LOGIC;
    in0 : in STD_LOGIC;
    prtad : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \prbs31_err_count_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \prbs31_err_count_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \q_reg[0]\ : in STD_LOGIC;
    \q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg_reg[8]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_management_mdio : entity is "ten_gig_eth_pcs_pma_v6_0_15_management_mdio";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_management_mdio;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_management_mdio is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mdc_reg1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of mdc_reg1 : signal is "true";
  signal mdc_reg2 : STD_LOGIC;
  attribute async_reg of mdc_reg2 : signal is "true";
  signal mdc_reg3 : STD_LOGIC;
  attribute async_reg of mdc_reg3 : signal is "true";
  signal mdc_reg4 : STD_LOGIC;
  attribute async_reg of mdc_reg4 : signal is "true";
  signal mdc_reg5 : STD_LOGIC;
  attribute async_reg of mdc_reg5 : signal is "true";
  signal mdc_rising : STD_LOGIC;
  signal mdc_rising0 : STD_LOGIC;
  signal mdio_in_reg1 : STD_LOGIC;
  attribute async_reg of mdio_in_reg1 : signal is "true";
  signal mdio_in_reg2 : STD_LOGIC;
  attribute async_reg of mdio_in_reg2 : signal is "true";
  signal mdio_in_reg3 : STD_LOGIC;
  attribute async_reg of mdio_in_reg3 : signal is "true";
  signal mdio_in_reg4 : STD_LOGIC;
  attribute async_reg of mdio_in_reg4 : signal is "true";
  signal mdio_in_reg5 : STD_LOGIC;
  attribute async_reg of mdio_in_reg5 : signal is "true";
  signal mdio_rd : STD_LOGIC;
  signal mdio_we : STD_LOGIC;
  signal mdio_we_reg : STD_LOGIC;
  signal mdio_we_rising : STD_LOGIC;
  signal mdio_we_rising0 : STD_LOGIC;
  signal \^mgmt_drp_cs\ : STD_LOGIC;
  signal mgmt_rddata : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal read_reg : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of mdc_reg1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of mdc_reg1_reg : label is "yes";
  attribute ASYNC_REG_boolean of mdc_reg2_reg : label is std.standard.true;
  attribute KEEP of mdc_reg2_reg : label is "yes";
  attribute ASYNC_REG_boolean of mdc_reg3_reg : label is std.standard.true;
  attribute KEEP of mdc_reg3_reg : label is "yes";
  attribute ASYNC_REG_boolean of mdc_reg4_reg : label is std.standard.true;
  attribute KEEP of mdc_reg4_reg : label is "yes";
  attribute ASYNC_REG_boolean of mdc_reg5_reg : label is std.standard.true;
  attribute KEEP of mdc_reg5_reg : label is "yes";
  attribute ASYNC_REG_boolean of mdio_in_reg1_reg : label is std.standard.true;
  attribute KEEP of mdio_in_reg1_reg : label is "yes";
  attribute ASYNC_REG_boolean of mdio_in_reg2_reg : label is std.standard.true;
  attribute KEEP of mdio_in_reg2_reg : label is "yes";
  attribute ASYNC_REG_boolean of mdio_in_reg3_reg : label is std.standard.true;
  attribute KEEP of mdio_in_reg3_reg : label is "yes";
  attribute ASYNC_REG_boolean of mdio_in_reg4_reg : label is std.standard.true;
  attribute KEEP of mdio_in_reg4_reg : label is "yes";
  attribute ASYNC_REG_boolean of mdio_in_reg5_reg : label is std.standard.true;
  attribute KEEP of mdio_in_reg5_reg : label is "yes";
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  mgmt_drp_cs <= \^mgmt_drp_cs\;
ipif_access_inst: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_ipif_access
     port map (
      D(15 downto 0) => mgmt_rddata(15 downto 0),
      Q(15 downto 0) => \^q\(15 downto 0),
      SR(0) => SR(0),
      \addr_reg_reg[0]\ => \addr_reg_reg[0]\,
      areset_coreclk => areset_coreclk,
      control_reg => control_reg,
      control_reg_reg => control_reg_reg,
      coreclk => coreclk,
      drp_ack => drp_ack,
      in0 => in0,
      mdio_rd => mdio_rd,
      mdio_we_rising => mdio_we_rising,
      p_0_in => p_0_in,
      \prbs31_err_count_reg[15]_0\(15 downto 0) => \prbs31_err_count_reg[15]\(15 downto 0),
      \prbs31_err_count_reg[15]_1\(15 downto 0) => \prbs31_err_count_reg[15]_0\(15 downto 0),
      \prbs31_err_count_reg[15]_2\(15 downto 0) => \prbs31_err_count_reg[15]_1\(15 downto 0),
      \q_reg[0]\ => \q_reg[0]\,
      \q_reg[0]_0\(1 downto 0) => \q_reg[0]_0\(1 downto 0),
      rdack0 => rdack0,
      read_reg => read_reg,
      read_reg_reg_0 => \^mgmt_drp_cs\,
      read_reg_reg_1 => read_reg_reg,
      read_reg_reg_2 => read_reg_reg_0,
      read_reg_reg_3 => read_reg_reg_1,
      regs_rdack => regs_rdack,
      regs_wrack => regs_wrack,
      \state_reg[1]_0\ => \state_reg[1]\,
      \state_reg[1]_1\ => \state_reg[1]_0\,
      \state_reg[1]_2\(16 downto 0) => D(16 downto 0),
      \state_reg[2]_0\ => \state_reg[2]\,
      \state_reg[2]_1\ => \state_reg[2]_0\,
      \state_reg[2]_2\ => \state_reg[2]_1\,
      \state_reg[2]_3\(15 downto 0) => \state_reg[2]_2\(15 downto 0),
      wrack0 => wrack0
    );
mdc_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => mdc,
      Q => mdc_reg1,
      R => areset_coreclk
    );
mdc_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => mdc_reg1,
      Q => mdc_reg2,
      R => areset_coreclk
    );
mdc_reg3_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => mdc_reg2,
      Q => mdc_reg3,
      R => areset_coreclk
    );
mdc_reg4_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => mdc_reg3,
      Q => mdc_reg4,
      R => areset_coreclk
    );
mdc_reg5_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => mdc_reg4,
      Q => mdc_reg5,
      R => areset_coreclk
    );
mdc_rising_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mdc_reg4,
      I1 => mdc_reg5,
      O => mdc_rising0
    );
mdc_rising_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => mdc_rising0,
      Q => mdc_rising,
      R => areset_coreclk
    );
mdio_in_reg1_reg: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => mdio_in,
      Q => mdio_in_reg1,
      S => areset_coreclk
    );
mdio_in_reg2_reg: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => mdio_in_reg1,
      Q => mdio_in_reg2,
      S => areset_coreclk
    );
mdio_in_reg3_reg: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => mdio_in_reg2,
      Q => mdio_in_reg3,
      S => areset_coreclk
    );
mdio_in_reg4_reg: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => mdio_in_reg3,
      Q => mdio_in_reg4,
      S => areset_coreclk
    );
mdio_in_reg5_reg: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => mdio_in_reg4,
      Q => mdio_in_reg5,
      S => areset_coreclk
    );
mdio_interface_i: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_mdio_interface
     port map (
      D(15 downto 0) => mgmt_rddata(15 downto 0),
      Q(15 downto 0) => \^q\(15 downto 0),
      \addr_reg_reg[8]\(1 downto 0) => \addr_reg_reg[8]\(1 downto 0),
      areset_coreclk => areset_coreclk,
      coreclk => coreclk,
      \devad_reg_reg[4]_0\(20 downto 0) => \devad_reg_reg[4]\(20 downto 0),
      drp_ack => drp_ack,
      mdc_rising => mdc_rising,
      mdio_out => mdio_out,
      mdio_rd => mdio_rd,
      mdio_tri => mdio_tri,
      mdio_we => mdio_we,
      mdio_we_reg => mdio_we_reg,
      mdio_we_rising0 => mdio_we_rising0,
      mgmt_drp_cs => \^mgmt_drp_cs\,
      \out\ => mdio_in_reg5,
      p_0_in => p_0_in,
      prtad(4 downto 0) => prtad(4 downto 0),
      read_reg => read_reg,
      regs_rdack => regs_rdack
    );
mdio_we_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => mdio_we,
      Q => mdio_we_reg,
      R => areset_coreclk
    );
mdio_we_rising_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => mdio_we_rising0,
      Q => mdio_we_rising,
      R => areset_coreclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_rx_pcs is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    b_lock_mod_reg : out STD_LOGIC;
    gt_slip_int : out STD_LOGIC;
    ber_count_inc : out STD_LOGIC;
    mcp1_hiber_reg : out STD_LOGIC;
    err_block_count_inc : out STD_LOGIC;
    cable_pull : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_66_enc_reg_reg[17]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_66_enc_reg_reg[29]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_66_enc_reg_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_66_enc_reg_reg[39]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_66_enc_reg_reg[47]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_66_enc_reg_reg[53]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_66_enc_reg_reg[61]_0\ : out STD_LOGIC;
    \mcp1_rx_ebuff_ctrl_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mcp1_rx_ebuff_data_reg[63]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    comp_8 : out STD_LOGIC;
    comp_2 : out STD_LOGIC;
    comp_1 : out STD_LOGIC;
    comp_1_0 : out STD_LOGIC;
    comp_0 : out STD_LOGIC;
    comp_0_1 : out STD_LOGIC;
    comp_8_2 : out STD_LOGIC;
    comp_2_3 : out STD_LOGIC;
    comp_1_4 : out STD_LOGIC;
    comp_1_5 : out STD_LOGIC;
    comp_0_6 : out STD_LOGIC;
    comp_0_7 : out STD_LOGIC;
    signal_detect : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \mcp1_rx_ebuff_data_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \mcp1_descr_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 65 downto 0 );
    \FSM_sequential_mcp1_state_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mcp1_err_block_count_inc_out_reg : in STD_LOGIC;
    \mcp1_timer_125us_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mcp1_err_block_count_inc_out_reg_0 : in STD_LOGIC;
    \mcp1_rx_66_enc_reg_reg[65]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \mcp1_r_type_next_reg_reg[2]\ : in STD_LOGIC;
    \mcp1_rx_66_enc_reg_reg[22]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mcp1_dec_c0_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_dec_c0_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_dec_c1_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_dec_c2_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_dec_c3_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_dec_c4_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_dec_c5_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_dec_c7_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_rx_pcs : entity is "ten_gig_eth_pcs_pma_v6_0_15_rx_pcs";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_rx_pcs;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_rx_pcs is
  signal b_lock_mod : STD_LOGIC;
  signal \^b_lock_mod_reg\ : STD_LOGIC;
  signal block_field : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mcp1_err_block_count_inc_out1 : STD_LOGIC;
  signal mcp1_err_block_count_inc_out10_out : STD_LOGIC;
  signal \^mcp1_hiber_reg\ : STD_LOGIC;
  signal mcp1_state0 : STD_LOGIC;
  signal \mcp1_state__0\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \next_state__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal r_type : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rx_66_enc : STD_LOGIC_VECTOR ( 65 downto 2 );
  signal rx_66_enc_reg : STD_LOGIC_VECTOR ( 65 downto 0 );
  signal rx_ber_mon_fsm_i_n_2 : STD_LOGIC;
  signal rx_block_lock_fsm_i_n_2 : STD_LOGIC;
  signal rx_decoder_i_n_0 : STD_LOGIC;
  signal rx_decoder_i_n_85 : STD_LOGIC;
  signal rx_ebuff_ctrl_t : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rx_ebuff_data_t : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal rx_pcs_fsm_i_n_2 : STD_LOGIC;
  signal rx_pcs_fsm_i_n_3 : STD_LOGIC;
  signal rx_pcs_fsm_i_n_5 : STD_LOGIC;
  signal rx_pcs_fsm_i_n_6 : STD_LOGIC;
  signal rxreset_1 : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of rxreset_1 : signal is std.standard.true;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of rxreset_1 : signal is "no";
  signal rxreset_2 : STD_LOGIC;
  attribute DONT_TOUCH of rxreset_2 : signal is std.standard.true;
  attribute equivalent_register_removal of rxreset_2 : signal is "no";
  signal rxreset_3 : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of rxreset_3 : signal is "true";
  attribute equivalent_register_removal of rxreset_3 : signal is "no";
  signal rxreset_4 : STD_LOGIC;
  attribute DONT_TOUCH of rxreset_4 : signal is std.standard.true;
  attribute equivalent_register_removal of rxreset_4 : signal is "no";
  signal rxreset_5 : STD_LOGIC;
  attribute DONT_TOUCH of rxreset_5 : signal is std.standard.true;
  attribute equivalent_register_removal of rxreset_5 : signal is "no";
  signal rxreset_6 : STD_LOGIC;
  attribute DONT_TOUCH of rxreset_6 : signal is std.standard.true;
  attribute equivalent_register_removal of rxreset_6 : signal is "no";
  attribute DONT_TOUCH of rxreset_1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rxreset_1_reg : label is "yes";
  attribute equivalent_register_removal of rxreset_1_reg : label is "no";
  attribute DONT_TOUCH of rxreset_2_reg : label is std.standard.true;
  attribute KEEP of rxreset_2_reg : label is "yes";
  attribute equivalent_register_removal of rxreset_2_reg : label is "no";
  attribute KEEP of rxreset_3_reg : label is "yes";
  attribute equivalent_register_removal of rxreset_3_reg : label is "no";
  attribute DONT_TOUCH of rxreset_4_reg : label is std.standard.true;
  attribute KEEP of rxreset_4_reg : label is "yes";
  attribute equivalent_register_removal of rxreset_4_reg : label is "no";
  attribute DONT_TOUCH of rxreset_5_reg : label is std.standard.true;
  attribute KEEP of rxreset_5_reg : label is "yes";
  attribute equivalent_register_removal of rxreset_5_reg : label is "no";
  attribute DONT_TOUCH of rxreset_6_reg : label is std.standard.true;
  attribute KEEP of rxreset_6_reg : label is "yes";
  attribute equivalent_register_removal of rxreset_6_reg : label is "no";
begin
  SR(0) <= rxreset_5;
  b_lock_mod_reg <= \^b_lock_mod_reg\;
  mcp1_hiber_reg <= \^mcp1_hiber_reg\;
pcs_descramble_i: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pcs_descramble
     port map (
      SR(0) => rxreset_4,
      \mcp1_descr_reg_reg[0]_0\(63 downto 0) => \mcp1_descr_reg_reg[0]\(65 downto 2),
      \mcp1_descr_reg_reg[31]_0\(2 downto 0) => \mcp1_rx_ebuff_data_reg[0]\(2 downto 0),
      rx_66_enc(57 downto 0) => rx_66_enc(59 downto 2),
      rxusrclk2 => rxusrclk2
    );
\rx_66_enc_reg[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_descr_reg_reg[0]\(21),
      I1 => \mcp1_descr_reg_reg[0]\(60),
      I2 => \mcp1_descr_reg_reg[0]\(2),
      O => rx_66_enc(60)
    );
\rx_66_enc_reg[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_descr_reg_reg[0]\(22),
      I1 => \mcp1_descr_reg_reg[0]\(61),
      I2 => \mcp1_descr_reg_reg[0]\(3),
      O => rx_66_enc(61)
    );
\rx_66_enc_reg[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_descr_reg_reg[0]\(23),
      I1 => \mcp1_descr_reg_reg[0]\(62),
      I2 => \mcp1_descr_reg_reg[0]\(4),
      O => rx_66_enc(62)
    );
\rx_66_enc_reg[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_descr_reg_reg[0]\(24),
      I1 => \mcp1_descr_reg_reg[0]\(63),
      I2 => \mcp1_descr_reg_reg[0]\(5),
      O => rx_66_enc(63)
    );
\rx_66_enc_reg[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_descr_reg_reg[0]\(25),
      I1 => \mcp1_descr_reg_reg[0]\(64),
      I2 => \mcp1_descr_reg_reg[0]\(6),
      O => rx_66_enc(64)
    );
\rx_66_enc_reg[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_descr_reg_reg[0]\(26),
      I1 => \mcp1_descr_reg_reg[0]\(65),
      I2 => \mcp1_descr_reg_reg[0]\(7),
      O => rx_66_enc(65)
    );
\rx_66_enc_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(0),
      D => \mcp1_descr_reg_reg[0]\(0),
      Q => rx_66_enc_reg(0),
      R => '0'
    );
\rx_66_enc_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(1),
      D => rx_66_enc(10),
      Q => rx_66_enc_reg(10),
      R => '0'
    );
\rx_66_enc_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(1),
      D => rx_66_enc(11),
      Q => rx_66_enc_reg(11),
      R => '0'
    );
\rx_66_enc_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(1),
      D => rx_66_enc(12),
      Q => rx_66_enc_reg(12),
      R => '0'
    );
\rx_66_enc_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(1),
      D => rx_66_enc(13),
      Q => rx_66_enc_reg(13),
      R => '0'
    );
\rx_66_enc_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(1),
      D => rx_66_enc(14),
      Q => rx_66_enc_reg(14),
      R => '0'
    );
\rx_66_enc_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(1),
      D => rx_66_enc(15),
      Q => rx_66_enc_reg(15),
      R => '0'
    );
\rx_66_enc_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(1),
      D => rx_66_enc(16),
      Q => rx_66_enc_reg(16),
      R => '0'
    );
\rx_66_enc_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(1),
      D => rx_66_enc(17),
      Q => rx_66_enc_reg(17),
      R => '0'
    );
\rx_66_enc_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(1),
      D => rx_66_enc(18),
      Q => rx_66_enc_reg(18),
      R => '0'
    );
\rx_66_enc_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(1),
      D => rx_66_enc(19),
      Q => rx_66_enc_reg(19),
      R => '0'
    );
\rx_66_enc_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(0),
      D => \mcp1_descr_reg_reg[0]\(1),
      Q => rx_66_enc_reg(1),
      R => '0'
    );
\rx_66_enc_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(1),
      D => rx_66_enc(20),
      Q => rx_66_enc_reg(20),
      R => '0'
    );
\rx_66_enc_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(1),
      D => rx_66_enc(21),
      Q => rx_66_enc_reg(21),
      R => '0'
    );
\rx_66_enc_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(1),
      D => rx_66_enc(22),
      Q => rx_66_enc_reg(22),
      R => '0'
    );
\rx_66_enc_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(1),
      D => rx_66_enc(23),
      Q => rx_66_enc_reg(23),
      R => '0'
    );
\rx_66_enc_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(1),
      D => rx_66_enc(24),
      Q => rx_66_enc_reg(24),
      R => '0'
    );
\rx_66_enc_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(1),
      D => rx_66_enc(25),
      Q => rx_66_enc_reg(25),
      R => '0'
    );
\rx_66_enc_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(1),
      D => rx_66_enc(26),
      Q => rx_66_enc_reg(26),
      R => '0'
    );
\rx_66_enc_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(1),
      D => rx_66_enc(27),
      Q => rx_66_enc_reg(27),
      R => '0'
    );
\rx_66_enc_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(1),
      D => rx_66_enc(28),
      Q => rx_66_enc_reg(28),
      R => '0'
    );
\rx_66_enc_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(1),
      D => rx_66_enc(29),
      Q => rx_66_enc_reg(29),
      R => '0'
    );
\rx_66_enc_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(0),
      D => rx_66_enc(2),
      Q => block_field(0),
      R => '0'
    );
\rx_66_enc_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(1),
      D => rx_66_enc(30),
      Q => rx_66_enc_reg(30),
      R => '0'
    );
\rx_66_enc_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(1),
      D => rx_66_enc(31),
      Q => rx_66_enc_reg(31),
      R => '0'
    );
\rx_66_enc_reg_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(1),
      D => rx_66_enc(32),
      Q => rx_66_enc_reg(32),
      R => '0'
    );
\rx_66_enc_reg_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(1),
      D => rx_66_enc(33),
      Q => rx_66_enc_reg(33),
      R => '0'
    );
\rx_66_enc_reg_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(1),
      D => rx_66_enc(34),
      Q => rx_66_enc_reg(34),
      R => '0'
    );
\rx_66_enc_reg_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(1),
      D => rx_66_enc(35),
      Q => rx_66_enc_reg(35),
      R => '0'
    );
\rx_66_enc_reg_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(1),
      D => rx_66_enc(36),
      Q => rx_66_enc_reg(36),
      R => '0'
    );
\rx_66_enc_reg_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(1),
      D => rx_66_enc(37),
      Q => rx_66_enc_reg(37),
      R => '0'
    );
\rx_66_enc_reg_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(1),
      D => rx_66_enc(38),
      Q => rx_66_enc_reg(38),
      R => '0'
    );
\rx_66_enc_reg_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(1),
      D => rx_66_enc(39),
      Q => rx_66_enc_reg(39),
      R => '0'
    );
\rx_66_enc_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(0),
      D => rx_66_enc(3),
      Q => block_field(1),
      R => '0'
    );
\rx_66_enc_reg_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(1),
      D => rx_66_enc(40),
      Q => rx_66_enc_reg(40),
      R => '0'
    );
\rx_66_enc_reg_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(1),
      D => rx_66_enc(41),
      Q => rx_66_enc_reg(41),
      R => '0'
    );
\rx_66_enc_reg_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(1),
      D => rx_66_enc(42),
      Q => rx_66_enc_reg(42),
      R => '0'
    );
\rx_66_enc_reg_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(1),
      D => rx_66_enc(43),
      Q => rx_66_enc_reg(43),
      R => '0'
    );
\rx_66_enc_reg_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(1),
      D => rx_66_enc(44),
      Q => rx_66_enc_reg(44),
      R => '0'
    );
\rx_66_enc_reg_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(1),
      D => rx_66_enc(45),
      Q => rx_66_enc_reg(45),
      R => '0'
    );
\rx_66_enc_reg_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(1),
      D => rx_66_enc(46),
      Q => rx_66_enc_reg(46),
      R => '0'
    );
\rx_66_enc_reg_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(1),
      D => rx_66_enc(47),
      Q => rx_66_enc_reg(47),
      R => '0'
    );
\rx_66_enc_reg_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(1),
      D => rx_66_enc(48),
      Q => rx_66_enc_reg(48),
      R => '0'
    );
\rx_66_enc_reg_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(1),
      D => rx_66_enc(49),
      Q => rx_66_enc_reg(49),
      R => '0'
    );
\rx_66_enc_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(0),
      D => rx_66_enc(4),
      Q => block_field(2),
      R => '0'
    );
\rx_66_enc_reg_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(1),
      D => rx_66_enc(50),
      Q => rx_66_enc_reg(50),
      R => '0'
    );
\rx_66_enc_reg_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(1),
      D => rx_66_enc(51),
      Q => rx_66_enc_reg(51),
      R => '0'
    );
\rx_66_enc_reg_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(1),
      D => rx_66_enc(52),
      Q => rx_66_enc_reg(52),
      R => '0'
    );
\rx_66_enc_reg_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(1),
      D => rx_66_enc(53),
      Q => rx_66_enc_reg(53),
      R => '0'
    );
\rx_66_enc_reg_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(1),
      D => rx_66_enc(54),
      Q => rx_66_enc_reg(54),
      R => '0'
    );
\rx_66_enc_reg_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(1),
      D => rx_66_enc(55),
      Q => rx_66_enc_reg(55),
      R => '0'
    );
\rx_66_enc_reg_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(1),
      D => rx_66_enc(56),
      Q => rx_66_enc_reg(56),
      R => '0'
    );
\rx_66_enc_reg_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(1),
      D => rx_66_enc(57),
      Q => rx_66_enc_reg(57),
      R => '0'
    );
\rx_66_enc_reg_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(1),
      D => rx_66_enc(58),
      Q => rx_66_enc_reg(58),
      R => '0'
    );
\rx_66_enc_reg_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(2),
      D => rx_66_enc(59),
      Q => rx_66_enc_reg(59),
      R => '0'
    );
\rx_66_enc_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(0),
      D => rx_66_enc(5),
      Q => block_field(3),
      R => '0'
    );
\rx_66_enc_reg_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(2),
      D => rx_66_enc(60),
      Q => rx_66_enc_reg(60),
      R => '0'
    );
\rx_66_enc_reg_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(2),
      D => rx_66_enc(61),
      Q => rx_66_enc_reg(61),
      R => '0'
    );
\rx_66_enc_reg_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(2),
      D => rx_66_enc(62),
      Q => rx_66_enc_reg(62),
      R => '0'
    );
\rx_66_enc_reg_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(2),
      D => rx_66_enc(63),
      Q => rx_66_enc_reg(63),
      R => '0'
    );
\rx_66_enc_reg_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(2),
      D => rx_66_enc(64),
      Q => rx_66_enc_reg(64),
      R => '0'
    );
\rx_66_enc_reg_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(2),
      D => rx_66_enc(65),
      Q => rx_66_enc_reg(65),
      R => '0'
    );
\rx_66_enc_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(0),
      D => rx_66_enc(6),
      Q => block_field(4),
      R => '0'
    );
\rx_66_enc_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(0),
      D => rx_66_enc(7),
      Q => block_field(5),
      R => '0'
    );
\rx_66_enc_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(0),
      D => rx_66_enc(8),
      Q => block_field(6),
      R => '0'
    );
\rx_66_enc_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_rx_66_enc_reg_reg[65]\(1),
      D => rx_66_enc(9),
      Q => block_field(7),
      R => '0'
    );
rx_ber_mon_fsm_i: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_rx_ber_mon_fsm
     port map (
      \FSM_sequential_mcp1_state_reg[1]_0\(1 downto 0) => \mcp1_descr_reg_reg[0]\(1 downto 0),
      \FSM_sequential_mcp1_state_reg[2]_0\ => rxreset_6,
      \FSM_sequential_mcp1_state_reg[2]_1\(0) => \FSM_sequential_mcp1_state_reg[0]\(2),
      \FSM_sequential_mcp1_state_reg[2]_2\ => rx_pcs_fsm_i_n_5,
      b_lock_mod => b_lock_mod,
      ber_count_inc => ber_count_inc,
      mcp1_ber_count_inc_reg_0 => mcp1_err_block_count_inc_out_reg,
      mcp1_hiber_reg_0 => \^mcp1_hiber_reg\,
      \mcp1_timer_125us_reg[15]_0\(15 downto 0) => \mcp1_timer_125us_reg[15]\(15 downto 0),
      \out\ => rxreset_2,
      rxreset_6_reg => rx_ber_mon_fsm_i_n_2,
      rxusrclk2 => rxusrclk2
    );
rx_block_lock_fsm_i: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_rx_block_lock_fsm
     port map (
      E(0) => E(0),
      \FSM_sequential_mcp1_state_reg[0]_0\(1 downto 0) => \mcp1_descr_reg_reg[0]\(1 downto 0),
      S(0) => rx_block_lock_fsm_i_n_2,
      \b_lock_count_reg[3]\ => rx_pcs_fsm_i_n_2,
      b_lock_mod => b_lock_mod,
      gt_slip_int => gt_slip_int,
      mcp1_state0 => mcp1_state0,
      mcp1_test_sh_reg_0 => mcp1_err_block_count_inc_out_reg,
      rxusrclk2 => rxusrclk2
    );
rx_decoder_i: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_rx_decoder
     port map (
      D(63 downto 0) => rx_ebuff_data_t(63 downto 0),
      E(1) => \mcp1_rx_66_enc_reg_reg[65]\(2),
      E(0) => \mcp1_rx_66_enc_reg_reg[22]\(1),
      Q(65 downto 10) => rx_66_enc_reg(65 downto 10),
      Q(9 downto 2) => block_field(7 downto 0),
      Q(1 downto 0) => rx_66_enc_reg(1 downto 0),
      SS(0) => SS(0),
      \mcp1_dec_c0_reg[6]_0\(0) => \mcp1_dec_c0_reg[6]\(0),
      \mcp1_dec_c0_reg[7]_0\(0) => \mcp1_dec_c0_reg[7]\(0),
      \mcp1_dec_c1_reg[7]_0\(0) => \mcp1_dec_c1_reg[7]\(0),
      \mcp1_dec_c2_reg[6]_0\(0) => \mcp1_dec_c2_reg[6]\(0),
      \mcp1_dec_c3_reg[5]_0\(0) => \mcp1_dec_c3_reg[5]\(0),
      \mcp1_dec_c4_reg[7]_0\(1 downto 0) => \mcp1_rx_ebuff_data_reg[0]\(1 downto 0),
      \mcp1_dec_c4_reg[7]_1\(0) => \mcp1_dec_c4_reg[7]\(0),
      \mcp1_dec_c5_reg[5]_0\(0) => \mcp1_dec_c5_reg[5]\(0),
      \mcp1_dec_c5_reg[7]_0\(0) => E(0),
      \mcp1_dec_c7_reg[7]_0\(0) => \mcp1_dec_c7_reg[7]\(0),
      \mcp1_r_type_next_reg_reg[0]_0\ => rx_decoder_i_n_85,
      \mcp1_r_type_next_reg_reg[2]_0\ => \mcp1_r_type_next_reg_reg[2]\,
      \mcp1_r_type_reg_reg[0]_0\ => rx_decoder_i_n_0,
      \mcp1_r_type_reg_reg[2]_0\(2 downto 0) => r_type(2 downto 0),
      \mcp1_rx_64_ctrl_out_reg[1]_0\ => mcp1_err_block_count_inc_out_reg,
      \mcp1_rx_64_ctrl_out_reg[7]_0\(7 downto 0) => rx_ebuff_ctrl_t(7 downto 0),
      \mcp1_rx_64_data_out_reg[28]_0\(0) => \mcp1_rx_66_enc_reg_reg[22]\(0),
      \mcp1_rx_ebuff_ctrl_reg[7]\ => rx_pcs_fsm_i_n_3,
      \mcp1_state__0\(0) => \mcp1_state__0\(2),
      \next_state__0\(0) => \next_state__0\(1),
      \out\ => rxreset_5,
      \rx_66_enc_reg_reg[11]\ => D(0),
      \rx_66_enc_reg_reg[17]\ => \rx_66_enc_reg_reg[17]_0\(0),
      \rx_66_enc_reg_reg[29]\ => \rx_66_enc_reg_reg[29]_0\(0),
      \rx_66_enc_reg_reg[31]\ => \rx_66_enc_reg_reg[31]_0\(0),
      \rx_66_enc_reg_reg[39]\ => \rx_66_enc_reg_reg[39]_0\(0),
      \rx_66_enc_reg_reg[47]\ => \rx_66_enc_reg_reg[47]_0\(0),
      \rx_66_enc_reg_reg[53]\ => \rx_66_enc_reg_reg[53]_0\(0),
      \rx_66_enc_reg_reg[61]\ => \rx_66_enc_reg_reg[61]_0\,
      rxusrclk2 => rxusrclk2
    );
rx_pcs_fsm_i: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_rx_pcs_fsm
     port map (
      CO(0) => mcp1_err_block_count_inc_out1,
      D(7 downto 0) => rx_ebuff_ctrl_t(7 downto 0),
      \FSM_sequential_mcp1_state_reg[0]_0\(0) => \FSM_sequential_mcp1_state_reg[0]\(2),
      \FSM_sequential_mcp1_state_reg[0]_1\ => \^mcp1_hiber_reg\,
      \FSM_sequential_mcp1_state_reg[0]_2\ => rx_decoder_i_n_85,
      \FSM_sequential_mcp1_state_reg[1]_0\ => rx_pcs_fsm_i_n_6,
      \FSM_sequential_mcp1_state_reg[1]_1\(0) => \next_state__0\(1),
      \FSM_sequential_mcp1_state_reg[2]_0\ => rx_pcs_fsm_i_n_3,
      \FSM_sequential_mcp1_state_reg[2]_1\(0) => \mcp1_state__0\(2),
      \FSM_sequential_mcp1_state_reg[2]_2\ => rxreset_2,
      \FSM_sequential_mcp1_state_reg[2]_3\(2 downto 0) => r_type(2 downto 0),
      \FSM_sequential_mcp1_state_reg[2]_4\ => rx_ber_mon_fsm_i_n_2,
      S(0) => rx_block_lock_fsm_i_n_2,
      \b_lock_count_reg[0]_0\ => rx_pcs_fsm_i_n_2,
      \b_lock_count_reg[19]_0\ => rx_decoder_i_n_0,
      b_lock_mod => b_lock_mod,
      b_lock_mod_reg_0 => \^b_lock_mod_reg\,
      cable_pull => cable_pull,
      comp_0 => comp_0,
      comp_0_1 => comp_0_1,
      comp_0_6 => comp_0_6,
      comp_0_7 => comp_0_7,
      comp_1 => comp_1,
      comp_1_0 => comp_1_0,
      comp_1_4 => comp_1_4,
      comp_1_5 => comp_1_5,
      comp_2 => comp_2,
      comp_2_3 => comp_2_3,
      comp_8 => comp_8,
      comp_8_2 => comp_8_2,
      mcp1_err_block_count_inc_out_reg(0) => mcp1_err_block_count_inc_out10_out,
      mcp1_err_block_count_inc_out_reg_0 => mcp1_err_block_count_inc_out_reg_0,
      \mcp1_rx_ebuff_ctrl_reg[7]_0\(7 downto 0) => \mcp1_rx_ebuff_ctrl_reg[7]\(7 downto 0),
      \mcp1_rx_ebuff_data_reg[0]_0\ => mcp1_err_block_count_inc_out_reg,
      \mcp1_rx_ebuff_data_reg[0]_1\(1) => \mcp1_rx_ebuff_data_reg[0]\(2),
      \mcp1_rx_ebuff_data_reg[0]_1\(0) => \mcp1_rx_ebuff_data_reg[0]\(0),
      \mcp1_rx_ebuff_data_reg[23]_0\(0) => \mcp1_rx_66_enc_reg_reg[65]\(0),
      \mcp1_rx_ebuff_data_reg[63]_0\(63 downto 0) => \mcp1_rx_ebuff_data_reg[63]\(63 downto 0),
      \mcp1_rx_ebuff_data_reg[63]_1\(63 downto 0) => rx_ebuff_data_t(63 downto 0),
      \out\ => rxreset_6,
      rxreset_2_reg => rx_pcs_fsm_i_n_5,
      rxusrclk2 => rxusrclk2
    );
rx_pcs_test_i: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_rx_pcs_test
     port map (
      CO(0) => mcp1_err_block_count_inc_out1,
      E(0) => E(0),
      Q(63 downto 8) => rx_66_enc_reg(65 downto 10),
      Q(7 downto 0) => block_field(7 downto 0),
      SR(0) => rxreset_3,
      err_block_count_inc => err_block_count_inc,
      mcp1_err_block_count_inc_out_reg_0 => rx_pcs_fsm_i_n_6,
      mcp1_err_block_count_inc_out_reg_1 => mcp1_err_block_count_inc_out_reg,
      mcp1_ignore_next_mismatch_reg_0(2 downto 0) => \FSM_sequential_mcp1_state_reg[0]\(2 downto 0),
      mcp1_ignore_next_mismatch_reg_1 => \^b_lock_mod_reg\,
      \rx_66_enc_reg_reg[65]\(0) => mcp1_err_block_count_inc_out10_out,
      rxusrclk2 => rxusrclk2
    );
rxreset_1_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \out\,
      Q => rxreset_1,
      R => '0'
    );
rxreset_2_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \out\,
      Q => rxreset_2,
      R => '0'
    );
rxreset_3_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \out\,
      Q => rxreset_3,
      R => '0'
    );
rxreset_4_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \out\,
      Q => rxreset_4,
      R => '0'
    );
rxreset_5_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \out\,
      Q => rxreset_5,
      R => '0'
    );
rxreset_6_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \out\,
      Q => rxreset_6,
      R => '0'
    );
synch_signal_ok: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_32
     port map (
      mcp1_state0 => mcp1_state0,
      \out\ => rxreset_1,
      rxusrclk2 => rxusrclk2,
      signal_detect => signal_detect
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_rxusrclk2_coreclk_counter_resync is
  port (
    counter_out : out STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    mcp1_counter_3_reg_0 : in STD_LOGIC;
    rx_test_mode_int_reg : in STD_LOGIC;
    err_block_count_inc : in STD_LOGIC;
    rxreset_rxusrclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_rxusrclk2_coreclk_counter_resync : entity is "ten_gig_eth_pcs_pma_v6_0_15_rxusrclk2_coreclk_counter_resync";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_rxusrclk2_coreclk_counter_resync;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_rxusrclk2_coreclk_counter_resync is
  signal counter_out0 : STD_LOGIC;
  signal counter_sync_1 : STD_LOGIC;
  signal counter_sync_2 : STD_LOGIC;
  signal counter_sync_3 : STD_LOGIC;
  signal counter_sync_extra : STD_LOGIC;
  signal \mcp1_counter_1_i_1__0_n_0\ : STD_LOGIC;
  signal mcp1_counter_1_reg_n_0 : STD_LOGIC;
  signal \mcp1_counter_2_i_1__0_n_0\ : STD_LOGIC;
  signal mcp1_counter_2_reg_n_0 : STD_LOGIC;
  signal \mcp1_counter_3_i_1__0_n_0\ : STD_LOGIC;
  signal mcp1_counter_3_reg_n_0 : STD_LOGIC;
  signal psynch_1_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mcp1_counter_1_i_1__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \mcp1_counter_2_i_1__0\ : label is "soft_lutpair153";
begin
counter_out_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => counter_out0,
      Q => counter_out,
      R => '0'
    );
counter_sync_extra_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => psynch_1_n_1,
      Q => counter_sync_extra,
      R => '0'
    );
\mcp1_counter_1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55550020"
    )
        port map (
      I0 => mcp1_counter_3_reg_0,
      I1 => rx_test_mode_int_reg,
      I2 => err_block_count_inc,
      I3 => mcp1_counter_2_reg_n_0,
      I4 => mcp1_counter_1_reg_n_0,
      O => \mcp1_counter_1_i_1__0_n_0\
    );
mcp1_counter_1_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \mcp1_counter_1_i_1__0_n_0\,
      Q => mcp1_counter_1_reg_n_0,
      R => rxreset_rxusrclk2
    );
\mcp1_counter_2_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55552000"
    )
        port map (
      I0 => mcp1_counter_3_reg_0,
      I1 => rx_test_mode_int_reg,
      I2 => err_block_count_inc,
      I3 => mcp1_counter_1_reg_n_0,
      I4 => mcp1_counter_2_reg_n_0,
      O => \mcp1_counter_2_i_1__0_n_0\
    );
mcp1_counter_2_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \mcp1_counter_2_i_1__0_n_0\,
      Q => mcp1_counter_2_reg_n_0,
      R => rxreset_rxusrclk2
    );
\mcp1_counter_3_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55552000"
    )
        port map (
      I0 => mcp1_counter_3_reg_0,
      I1 => rx_test_mode_int_reg,
      I2 => err_block_count_inc,
      I3 => mcp1_counter_2_reg_n_0,
      I4 => mcp1_counter_3_reg_n_0,
      O => \mcp1_counter_3_i_1__0_n_0\
    );
mcp1_counter_3_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \mcp1_counter_3_i_1__0_n_0\,
      Q => mcp1_counter_3_reg_n_0,
      R => rxreset_rxusrclk2
    );
psynch_1: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pulse_synchronizer_36
     port map (
      coreclk => coreclk,
      counter_sync_1 => counter_sync_1,
      counter_sync_2 => counter_sync_2,
      counter_sync_3 => counter_sync_3,
      counter_sync_extra => counter_sync_extra,
      counter_sync_extra_reg => psynch_1_n_1,
      dcapture_reg_0 => mcp1_counter_1_reg_n_0,
      rxusrclk2 => rxusrclk2
    );
psynch_2: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pulse_synchronizer_37
     port map (
      coreclk => coreclk,
      counter_sync_2 => counter_sync_2,
      dcapture_reg_0 => mcp1_counter_2_reg_n_0,
      rxusrclk2 => rxusrclk2
    );
psynch_3: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pulse_synchronizer_38
     port map (
      coreclk => coreclk,
      counter_out0 => counter_out0,
      counter_sync_1 => counter_sync_1,
      counter_sync_2 => counter_sync_2,
      counter_sync_3 => counter_sync_3,
      counter_sync_extra => counter_sync_extra,
      dcapture_reg_0 => mcp1_counter_3_reg_n_0,
      rxusrclk2 => rxusrclk2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_rxusrclk2_coreclk_counter_resync_23 is
  port (
    counter_out : out STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    mcp1_counter_3_reg_0 : in STD_LOGIC;
    ber_count_inc : in STD_LOGIC;
    rxreset_rxusrclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_rxusrclk2_coreclk_counter_resync_23 : entity is "ten_gig_eth_pcs_pma_v6_0_15_rxusrclk2_coreclk_counter_resync";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_rxusrclk2_coreclk_counter_resync_23;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_rxusrclk2_coreclk_counter_resync_23 is
  signal counter_out0 : STD_LOGIC;
  signal counter_sync_1 : STD_LOGIC;
  signal counter_sync_2 : STD_LOGIC;
  signal counter_sync_3 : STD_LOGIC;
  signal counter_sync_extra : STD_LOGIC;
  signal mcp1_counter_1_i_1_n_0 : STD_LOGIC;
  signal mcp1_counter_1_reg_n_0 : STD_LOGIC;
  signal mcp1_counter_2_i_1_n_0 : STD_LOGIC;
  signal mcp1_counter_2_reg_n_0 : STD_LOGIC;
  signal mcp1_counter_3_i_1_n_0 : STD_LOGIC;
  signal mcp1_counter_3_reg_n_0 : STD_LOGIC;
  signal psynch_1_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of mcp1_counter_1_i_1 : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of mcp1_counter_2_i_1 : label is "soft_lutpair154";
begin
counter_out_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => counter_out0,
      Q => counter_out,
      R => '0'
    );
counter_sync_extra_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => psynch_1_n_1,
      Q => counter_sync_extra,
      R => '0'
    );
mcp1_counter_1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5508"
    )
        port map (
      I0 => mcp1_counter_3_reg_0,
      I1 => ber_count_inc,
      I2 => mcp1_counter_2_reg_n_0,
      I3 => mcp1_counter_1_reg_n_0,
      O => mcp1_counter_1_i_1_n_0
    );
mcp1_counter_1_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => mcp1_counter_1_i_1_n_0,
      Q => mcp1_counter_1_reg_n_0,
      R => rxreset_rxusrclk2
    );
mcp1_counter_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5580"
    )
        port map (
      I0 => mcp1_counter_3_reg_0,
      I1 => ber_count_inc,
      I2 => mcp1_counter_1_reg_n_0,
      I3 => mcp1_counter_2_reg_n_0,
      O => mcp1_counter_2_i_1_n_0
    );
mcp1_counter_2_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => mcp1_counter_2_i_1_n_0,
      Q => mcp1_counter_2_reg_n_0,
      R => rxreset_rxusrclk2
    );
mcp1_counter_3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5580"
    )
        port map (
      I0 => mcp1_counter_3_reg_0,
      I1 => ber_count_inc,
      I2 => mcp1_counter_2_reg_n_0,
      I3 => mcp1_counter_3_reg_n_0,
      O => mcp1_counter_3_i_1_n_0
    );
mcp1_counter_3_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => mcp1_counter_3_i_1_n_0,
      Q => mcp1_counter_3_reg_n_0,
      R => rxreset_rxusrclk2
    );
psynch_1: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pulse_synchronizer_33
     port map (
      coreclk => coreclk,
      counter_sync_1 => counter_sync_1,
      counter_sync_2 => counter_sync_2,
      counter_sync_3 => counter_sync_3,
      counter_sync_extra => counter_sync_extra,
      counter_sync_extra_reg => psynch_1_n_1,
      dcapture_reg_0 => mcp1_counter_1_reg_n_0,
      rxusrclk2 => rxusrclk2
    );
psynch_2: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pulse_synchronizer_34
     port map (
      coreclk => coreclk,
      counter_sync_2 => counter_sync_2,
      dcapture_reg_0 => mcp1_counter_2_reg_n_0,
      rxusrclk2 => rxusrclk2
    );
psynch_3: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pulse_synchronizer_35
     port map (
      coreclk => coreclk,
      counter_out0 => counter_out0,
      counter_sync_1 => counter_sync_1,
      counter_sync_2 => counter_sync_2,
      counter_sync_3 => counter_sync_3,
      counter_sync_extra => counter_sync_extra,
      dcapture_reg_0 => mcp1_counter_3_reg_n_0,
      rxusrclk2 => rxusrclk2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_rxusrclk2_coreclk_counter_resync_26 is
  port (
    counter_out : out STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    mcp1_counter_3_reg_0 : in STD_LOGIC;
    rx_test_mode_int_reg : in STD_LOGIC;
    mcp1_counter_3_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    err_block_count_inc : in STD_LOGIC;
    rxreset_rxusrclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_rxusrclk2_coreclk_counter_resync_26 : entity is "ten_gig_eth_pcs_pma_v6_0_15_rxusrclk2_coreclk_counter_resync";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_rxusrclk2_coreclk_counter_resync_26;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_rxusrclk2_coreclk_counter_resync_26 is
  signal counter_out0 : STD_LOGIC;
  signal counter_sync_1 : STD_LOGIC;
  signal counter_sync_2 : STD_LOGIC;
  signal counter_sync_3 : STD_LOGIC;
  signal counter_sync_extra : STD_LOGIC;
  signal \mcp1_counter_1_i_1__1_n_0\ : STD_LOGIC;
  signal mcp1_counter_1_reg_n_0 : STD_LOGIC;
  signal \mcp1_counter_2_i_1__1_n_0\ : STD_LOGIC;
  signal mcp1_counter_2_reg_n_0 : STD_LOGIC;
  signal \mcp1_counter_3_i_1__1_n_0\ : STD_LOGIC;
  signal mcp1_counter_3_reg_n_0 : STD_LOGIC;
  signal psynch_1_n_1 : STD_LOGIC;
begin
counter_out_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => counter_out0,
      Q => counter_out,
      R => '0'
    );
counter_sync_extra_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => psynch_1_n_1,
      Q => counter_sync_extra,
      R => '0'
    );
\mcp1_counter_1_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500000800"
    )
        port map (
      I0 => mcp1_counter_3_reg_0,
      I1 => rx_test_mode_int_reg,
      I2 => mcp1_counter_3_reg_1(0),
      I3 => err_block_count_inc,
      I4 => mcp1_counter_2_reg_n_0,
      I5 => mcp1_counter_1_reg_n_0,
      O => \mcp1_counter_1_i_1__1_n_0\
    );
mcp1_counter_1_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \mcp1_counter_1_i_1__1_n_0\,
      Q => mcp1_counter_1_reg_n_0,
      R => rxreset_rxusrclk2
    );
\mcp1_counter_2_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555508000000"
    )
        port map (
      I0 => mcp1_counter_3_reg_0,
      I1 => rx_test_mode_int_reg,
      I2 => mcp1_counter_3_reg_1(0),
      I3 => err_block_count_inc,
      I4 => mcp1_counter_1_reg_n_0,
      I5 => mcp1_counter_2_reg_n_0,
      O => \mcp1_counter_2_i_1__1_n_0\
    );
mcp1_counter_2_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \mcp1_counter_2_i_1__1_n_0\,
      Q => mcp1_counter_2_reg_n_0,
      R => rxreset_rxusrclk2
    );
\mcp1_counter_3_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555508000000"
    )
        port map (
      I0 => mcp1_counter_3_reg_0,
      I1 => rx_test_mode_int_reg,
      I2 => mcp1_counter_3_reg_1(0),
      I3 => err_block_count_inc,
      I4 => mcp1_counter_2_reg_n_0,
      I5 => mcp1_counter_3_reg_n_0,
      O => \mcp1_counter_3_i_1__1_n_0\
    );
mcp1_counter_3_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \mcp1_counter_3_i_1__1_n_0\,
      Q => mcp1_counter_3_reg_n_0,
      R => rxreset_rxusrclk2
    );
psynch_1: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pulse_synchronizer
     port map (
      coreclk => coreclk,
      counter_sync_1 => counter_sync_1,
      counter_sync_2 => counter_sync_2,
      counter_sync_3 => counter_sync_3,
      counter_sync_extra => counter_sync_extra,
      counter_sync_extra_reg => psynch_1_n_1,
      dcapture_reg_0 => mcp1_counter_1_reg_n_0,
      rxusrclk2 => rxusrclk2
    );
psynch_2: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pulse_synchronizer_27
     port map (
      coreclk => coreclk,
      counter_sync_2 => counter_sync_2,
      dcapture_reg_0 => mcp1_counter_2_reg_n_0,
      rxusrclk2 => rxusrclk2
    );
psynch_3: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pulse_synchronizer_28
     port map (
      coreclk => coreclk,
      counter_out0 => counter_out0,
      counter_sync_1 => counter_sync_1,
      counter_sync_2 => counter_sync_2,
      counter_sync_3 => counter_sync_3,
      counter_sync_extra => counter_sync_extra,
      dcapture_reg_0 => mcp1_counter_3_reg_n_0,
      rxusrclk2 => rxusrclk2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_toggle_synchronizer is
  port (
    in0 : out STD_LOGIC;
    control_reg : out STD_LOGIC;
    control_out_reg_0 : out STD_LOGIC;
    drp_gnt_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    dclk : in STD_LOGIC;
    mgmt_drp_cs : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    toggle_reg_reg_0 : in STD_LOGIC;
    dclk_reset : in STD_LOGIC;
    drp_gnt : in STD_LOGIC;
    state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    drp_drdy : in STD_LOGIC;
    ipif_cs_dclk_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_toggle_synchronizer : entity is "ten_gig_eth_pcs_pma_v6_0_15_toggle_synchronizer";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_toggle_synchronizer;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_toggle_synchronizer is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal d_reg : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \^in0\ : STD_LOGIC;
  signal ipif_cs_dclk : STD_LOGIC;
  signal toggle_rdclk : STD_LOGIC;
  signal toggle_rdclk_reg : STD_LOGIC;
  signal toggle_sync_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ipif_cs_dclk_reg_i_1 : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of ipif_rnw_dclk_i_1 : label is "soft_lutpair54";
begin
  E(0) <= \^e\(0);
  in0 <= \^in0\;
\FSM_sequential_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003734F7F4"
    )
        port map (
      I0 => drp_gnt,
      I1 => state(0),
      I2 => state(1),
      I3 => \^e\(0),
      I4 => drp_drdy,
      I5 => dclk_reset,
      O => drp_gnt_0
    );
control_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => toggle_sync_n_1,
      Q => ipif_cs_dclk,
      R => '0'
    );
control_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => mgmt_drp_cs,
      Q => control_reg,
      R => '0'
    );
\d_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(0),
      Q => d_reg(0),
      R => '0'
    );
\d_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(10),
      Q => d_reg(10),
      R => '0'
    );
\d_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(11),
      Q => d_reg(11),
      R => '0'
    );
\d_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(12),
      Q => d_reg(12),
      R => '0'
    );
\d_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(13),
      Q => d_reg(13),
      R => '0'
    );
\d_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(14),
      Q => d_reg(14),
      R => '0'
    );
\d_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(15),
      Q => d_reg(15),
      R => '0'
    );
\d_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(16),
      Q => d_reg(16),
      R => '0'
    );
\d_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(17),
      Q => d_reg(17),
      R => '0'
    );
\d_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(18),
      Q => d_reg(18),
      R => '0'
    );
\d_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(19),
      Q => d_reg(19),
      R => '0'
    );
\d_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(1),
      Q => d_reg(1),
      R => '0'
    );
\d_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(20),
      Q => d_reg(20),
      R => '0'
    );
\d_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(21),
      Q => d_reg(21),
      R => '0'
    );
\d_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(22),
      Q => d_reg(22),
      R => '0'
    );
\d_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(23),
      Q => d_reg(23),
      R => '0'
    );
\d_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(24),
      Q => d_reg(24),
      R => '0'
    );
\d_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(25),
      Q => d_reg(25),
      R => '0'
    );
\d_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(26),
      Q => d_reg(26),
      R => '0'
    );
\d_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(27),
      Q => d_reg(27),
      R => '0'
    );
\d_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(28),
      Q => d_reg(28),
      R => '0'
    );
\d_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(29),
      Q => d_reg(29),
      R => '0'
    );
\d_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(2),
      Q => d_reg(2),
      R => '0'
    );
\d_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(30),
      Q => d_reg(30),
      R => '0'
    );
\d_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(31),
      Q => d_reg(31),
      R => '0'
    );
\d_reg_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(32),
      Q => d_reg(32),
      R => '0'
    );
\d_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(3),
      Q => d_reg(3),
      R => '0'
    );
\d_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(4),
      Q => d_reg(4),
      R => '0'
    );
\d_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(5),
      Q => d_reg(5),
      R => '0'
    );
\d_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(6),
      Q => d_reg(6),
      R => '0'
    );
\d_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(7),
      Q => d_reg(7),
      R => '0'
    );
\d_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(8),
      Q => d_reg(8),
      R => '0'
    );
\d_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(9),
      Q => d_reg(9),
      R => '0'
    );
ipif_cs_dclk_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ipif_cs_dclk,
      I1 => dclk_reset,
      O => control_out_reg_0
    );
ipif_rnw_dclk_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ipif_cs_dclk,
      I1 => ipif_cs_dclk_reg,
      O => \^e\(0)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(0),
      Q => Q(0),
      R => '0'
    );
\q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(10),
      Q => Q(10),
      R => '0'
    );
\q_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(11),
      Q => Q(11),
      R => '0'
    );
\q_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(12),
      Q => Q(12),
      R => '0'
    );
\q_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(13),
      Q => Q(13),
      R => '0'
    );
\q_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(14),
      Q => Q(14),
      R => '0'
    );
\q_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(15),
      Q => Q(15),
      R => '0'
    );
\q_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(16),
      Q => Q(16),
      R => '0'
    );
\q_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(17),
      Q => Q(17),
      R => '0'
    );
\q_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(18),
      Q => Q(18),
      R => '0'
    );
\q_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(19),
      Q => Q(19),
      R => '0'
    );
\q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(1),
      Q => Q(1),
      R => '0'
    );
\q_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(20),
      Q => Q(20),
      R => '0'
    );
\q_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(21),
      Q => Q(21),
      R => '0'
    );
\q_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(22),
      Q => Q(22),
      R => '0'
    );
\q_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(23),
      Q => Q(23),
      R => '0'
    );
\q_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(24),
      Q => Q(24),
      R => '0'
    );
\q_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(25),
      Q => Q(25),
      R => '0'
    );
\q_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(26),
      Q => Q(26),
      R => '0'
    );
\q_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(27),
      Q => Q(27),
      R => '0'
    );
\q_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(28),
      Q => Q(28),
      R => '0'
    );
\q_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(29),
      Q => Q(29),
      R => '0'
    );
\q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(2),
      Q => Q(2),
      R => '0'
    );
\q_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(30),
      Q => Q(30),
      R => '0'
    );
\q_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(31),
      Q => Q(31),
      R => '0'
    );
\q_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(32),
      Q => Q(32),
      R => '0'
    );
\q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(3),
      Q => Q(3),
      R => '0'
    );
\q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(4),
      Q => Q(4),
      R => '0'
    );
\q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(5),
      Q => Q(5),
      R => '0'
    );
\q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(6),
      Q => Q(6),
      R => '0'
    );
\q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(7),
      Q => Q(7),
      R => '0'
    );
\q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(8),
      Q => Q(8),
      R => '0'
    );
\q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(9),
      Q => Q(9),
      R => '0'
    );
toggle_rdclk_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => '1',
      D => toggle_rdclk,
      Q => toggle_rdclk_reg,
      R => '0'
    );
toggle_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => toggle_reg_reg_0,
      Q => \^in0\,
      R => '0'
    );
toggle_sync: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_59
     port map (
      E(0) => toggle_sync_n_1,
      dclk => dclk,
      in0 => \^in0\,
      toggle_rdclk => toggle_rdclk,
      toggle_rdclk_reg => toggle_rdclk_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_toggle_synchronizer__parameterized0\ is
  port (
    drp_ack : out STD_LOGIC;
    \q_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    coreclk : in STD_LOGIC;
    drp_drdy : in STD_LOGIC;
    dclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_toggle_synchronizer__parameterized0\ : entity is "ten_gig_eth_pcs_pma_v6_0_15_toggle_synchronizer";
end \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_toggle_synchronizer__parameterized0\;

architecture STRUCTURE of \ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_toggle_synchronizer__parameterized0\ is
  signal control_reg : STD_LOGIC;
  signal \d_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \d_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \d_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \d_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \d_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \d_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \d_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \d_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \d_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \d_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \d_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \d_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \d_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \d_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \d_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \d_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal toggle_rdclk : STD_LOGIC;
  signal toggle_rdclk_reg : STD_LOGIC;
  signal toggle_reg : STD_LOGIC;
  signal \toggle_reg_i_1__0_n_0\ : STD_LOGIC;
  signal toggle_sync_n_1 : STD_LOGIC;
begin
control_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => toggle_sync_n_1,
      Q => drp_ack,
      R => '0'
    );
control_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => drp_drdy,
      Q => control_reg,
      R => '0'
    );
\d_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => '1',
      D => Q(0),
      Q => \d_reg_reg_n_0_[0]\,
      R => '0'
    );
\d_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => '1',
      D => Q(10),
      Q => \d_reg_reg_n_0_[10]\,
      R => '0'
    );
\d_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => '1',
      D => Q(11),
      Q => \d_reg_reg_n_0_[11]\,
      R => '0'
    );
\d_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => '1',
      D => Q(12),
      Q => \d_reg_reg_n_0_[12]\,
      R => '0'
    );
\d_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => '1',
      D => Q(13),
      Q => \d_reg_reg_n_0_[13]\,
      R => '0'
    );
\d_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => '1',
      D => Q(14),
      Q => \d_reg_reg_n_0_[14]\,
      R => '0'
    );
\d_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => '1',
      D => Q(15),
      Q => \d_reg_reg_n_0_[15]\,
      R => '0'
    );
\d_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => '1',
      D => Q(1),
      Q => \d_reg_reg_n_0_[1]\,
      R => '0'
    );
\d_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => '1',
      D => Q(2),
      Q => \d_reg_reg_n_0_[2]\,
      R => '0'
    );
\d_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => '1',
      D => Q(3),
      Q => \d_reg_reg_n_0_[3]\,
      R => '0'
    );
\d_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => '1',
      D => Q(4),
      Q => \d_reg_reg_n_0_[4]\,
      R => '0'
    );
\d_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => '1',
      D => Q(5),
      Q => \d_reg_reg_n_0_[5]\,
      R => '0'
    );
\d_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => '1',
      D => Q(6),
      Q => \d_reg_reg_n_0_[6]\,
      R => '0'
    );
\d_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => '1',
      D => Q(7),
      Q => \d_reg_reg_n_0_[7]\,
      R => '0'
    );
\d_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => '1',
      D => Q(8),
      Q => \d_reg_reg_n_0_[8]\,
      R => '0'
    );
\d_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => '1',
      D => Q(9),
      Q => \d_reg_reg_n_0_[9]\,
      R => '0'
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => toggle_sync_n_1,
      D => \d_reg_reg_n_0_[0]\,
      Q => \q_reg[15]_0\(0),
      R => '0'
    );
\q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => toggle_sync_n_1,
      D => \d_reg_reg_n_0_[10]\,
      Q => \q_reg[15]_0\(10),
      R => '0'
    );
\q_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => toggle_sync_n_1,
      D => \d_reg_reg_n_0_[11]\,
      Q => \q_reg[15]_0\(11),
      R => '0'
    );
\q_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => toggle_sync_n_1,
      D => \d_reg_reg_n_0_[12]\,
      Q => \q_reg[15]_0\(12),
      R => '0'
    );
\q_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => toggle_sync_n_1,
      D => \d_reg_reg_n_0_[13]\,
      Q => \q_reg[15]_0\(13),
      R => '0'
    );
\q_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => toggle_sync_n_1,
      D => \d_reg_reg_n_0_[14]\,
      Q => \q_reg[15]_0\(14),
      R => '0'
    );
\q_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => toggle_sync_n_1,
      D => \d_reg_reg_n_0_[15]\,
      Q => \q_reg[15]_0\(15),
      R => '0'
    );
\q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => toggle_sync_n_1,
      D => \d_reg_reg_n_0_[1]\,
      Q => \q_reg[15]_0\(1),
      R => '0'
    );
\q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => toggle_sync_n_1,
      D => \d_reg_reg_n_0_[2]\,
      Q => \q_reg[15]_0\(2),
      R => '0'
    );
\q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => toggle_sync_n_1,
      D => \d_reg_reg_n_0_[3]\,
      Q => \q_reg[15]_0\(3),
      R => '0'
    );
\q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => toggle_sync_n_1,
      D => \d_reg_reg_n_0_[4]\,
      Q => \q_reg[15]_0\(4),
      R => '0'
    );
\q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => toggle_sync_n_1,
      D => \d_reg_reg_n_0_[5]\,
      Q => \q_reg[15]_0\(5),
      R => '0'
    );
\q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => toggle_sync_n_1,
      D => \d_reg_reg_n_0_[6]\,
      Q => \q_reg[15]_0\(6),
      R => '0'
    );
\q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => toggle_sync_n_1,
      D => \d_reg_reg_n_0_[7]\,
      Q => \q_reg[15]_0\(7),
      R => '0'
    );
\q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => toggle_sync_n_1,
      D => \d_reg_reg_n_0_[8]\,
      Q => \q_reg[15]_0\(8),
      R => '0'
    );
\q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => toggle_sync_n_1,
      D => \d_reg_reg_n_0_[9]\,
      Q => \q_reg[15]_0\(9),
      R => '0'
    );
toggle_rdclk_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => toggle_rdclk,
      Q => toggle_rdclk_reg,
      R => '0'
    );
\toggle_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => control_reg,
      I1 => drp_drdy,
      I2 => toggle_reg,
      O => \toggle_reg_i_1__0_n_0\
    );
toggle_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => \toggle_reg_i_1__0_n_0\,
      Q => toggle_reg,
      R => '0'
    );
toggle_sync: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_58
     port map (
      E(0) => toggle_sync_n_1,
      coreclk => coreclk,
      in0 => toggle_reg,
      toggle_rdclk => toggle_rdclk,
      toggle_rdclk_reg => toggle_rdclk_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_tx_pcs is
  port (
    new_tx_test_seed : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_66_fifo : out STD_LOGIC_VECTOR ( 64 downto 0 );
    tx_66_enc_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    coreclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    new_tx_test_seed_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pseudo_rand_seeds_int : in STD_LOGIC_VECTOR ( 115 downto 0 );
    \scr_reg_reg[56]\ : in STD_LOGIC;
    \rd_data_reg[7]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tx_xgmii_data_reg2_reg[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_tx_pcs : entity is "ten_gig_eth_pcs_pma_v6_0_15_tx_pcs";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_tx_pcs;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_tx_pcs is
  signal \next_state__0\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal t_type : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tx_66_enc_fsm : STD_LOGIC_VECTOR ( 65 downto 2 );
  signal tx_66_enc_out_t : STD_LOGIC_VECTOR ( 65 downto 0 );
  signal tx_pcs_fsm_i_n_66 : STD_LOGIC;
begin
pcs_scramble_i: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pcs_scramble
     port map (
      Q(0) => Q(0),
      coreclk => coreclk,
      new_tx_test_seed => new_tx_test_seed,
      new_tx_test_seed_reg_0(1 downto 0) => new_tx_test_seed_reg(1 downto 0),
      \out\ => \out\,
      pseudo_rand_seeds_int(115 downto 0) => pseudo_rand_seeds_int(115 downto 0),
      \rd_data_reg[61]\(63 downto 0) => tx_66_enc_fsm(65 downto 2),
      \rd_data_reg[7]\ => \rd_data_reg[7]\,
      \scr_reg_reg[56]_0\ => \scr_reg_reg[56]\,
      tx_66_fifo(63 downto 0) => tx_66_fifo(64 downto 1)
    );
tx_encoder_i: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_tx_encoder
     port map (
      D(65 downto 0) => tx_66_enc_out_t(65 downto 0),
      \FSM_sequential_state_reg[0]\(0) => \next_state__0\(2),
      Q(1) => state(2),
      Q(0) => state(0),
      coreclk => coreclk,
      \out\ => \out\,
      \t_type_reg[2]_0\(2 downto 0) => t_type(2 downto 0),
      \tx_66_enc_out_reg[0]\ => tx_pcs_fsm_i_n_66,
      \tx_xgmii_ctrl_reg2_reg[7]_0\(7 downto 0) => D(7 downto 0),
      \tx_xgmii_data_reg2_reg[63]_0\(63 downto 0) => \tx_xgmii_data_reg2_reg[63]\(63 downto 0)
    );
tx_pcs_fsm_i: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_tx_pcs_fsm
     port map (
      D(0) => \next_state__0\(2),
      \FSM_sequential_state_reg[0]_0\(2 downto 0) => t_type(2 downto 0),
      \FSM_sequential_state_reg[1]_0\ => tx_pcs_fsm_i_n_66,
      \FSM_sequential_state_reg[2]_0\(1) => state(2),
      \FSM_sequential_state_reg[2]_0\(0) => state(0),
      Q(64 downto 1) => tx_66_enc_fsm(65 downto 2),
      Q(0) => tx_66_enc_out(0),
      coreclk => coreclk,
      \out\ => \out\,
      \rd_data_reg[1]\(0) => new_tx_test_seed_reg(1),
      \tx_66_enc_out_reg[65]_0\(65 downto 0) => tx_66_enc_out_t(65 downto 0),
      tx_66_fifo(0) => tx_66_fifo(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_drp_ipif is
  port (
    in0 : out STD_LOGIC;
    control_reg : out STD_LOGIC;
    drp_ack : out STD_LOGIC;
    drp_den : out STD_LOGIC;
    drp_di : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_daddr : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_req : out STD_LOGIC;
    drp_dwe : out STD_LOGIC;
    dclk : in STD_LOGIC;
    mgmt_drp_cs : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    drp_drdy : in STD_LOGIC;
    toggle_reg_reg : in STD_LOGIC;
    dclk_reset : in STD_LOGIC;
    drp_gnt : in STD_LOGIC;
    drp_drpdo : in STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_drp_ipif : entity is "ten_gig_eth_pcs_pma_v6_0_15_drp_ipif";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_drp_ipif;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_drp_ipif is
  signal \FSM_sequential_state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal ipif_addr_dclk : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ipif_addr_dclk0 : STD_LOGIC;
  signal ipif_cs_dclk_reg : STD_LOGIC;
  signal ipif_rddata_dclk : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ipif_rddata_dclk0 : STD_LOGIC;
  signal ipif_rnw_dclk : STD_LOGIC;
  signal ipif_wrdata_dclk : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal synch_1_n_10 : STD_LOGIC;
  signal synch_1_n_11 : STD_LOGIC;
  signal synch_1_n_12 : STD_LOGIC;
  signal synch_1_n_13 : STD_LOGIC;
  signal synch_1_n_14 : STD_LOGIC;
  signal synch_1_n_15 : STD_LOGIC;
  signal synch_1_n_16 : STD_LOGIC;
  signal synch_1_n_17 : STD_LOGIC;
  signal synch_1_n_18 : STD_LOGIC;
  signal synch_1_n_19 : STD_LOGIC;
  signal synch_1_n_2 : STD_LOGIC;
  signal synch_1_n_20 : STD_LOGIC;
  signal synch_1_n_21 : STD_LOGIC;
  signal synch_1_n_22 : STD_LOGIC;
  signal synch_1_n_23 : STD_LOGIC;
  signal synch_1_n_24 : STD_LOGIC;
  signal synch_1_n_25 : STD_LOGIC;
  signal synch_1_n_26 : STD_LOGIC;
  signal synch_1_n_27 : STD_LOGIC;
  signal synch_1_n_28 : STD_LOGIC;
  signal synch_1_n_29 : STD_LOGIC;
  signal synch_1_n_3 : STD_LOGIC;
  signal synch_1_n_30 : STD_LOGIC;
  signal synch_1_n_31 : STD_LOGIC;
  signal synch_1_n_32 : STD_LOGIC;
  signal synch_1_n_33 : STD_LOGIC;
  signal synch_1_n_34 : STD_LOGIC;
  signal synch_1_n_35 : STD_LOGIC;
  signal synch_1_n_36 : STD_LOGIC;
  signal synch_1_n_37 : STD_LOGIC;
  signal synch_1_n_6 : STD_LOGIC;
  signal synch_1_n_7 : STD_LOGIC;
  signal synch_1_n_8 : STD_LOGIC;
  signal synch_1_n_9 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__0\ : label is "soft_lutpair55";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "REQ:01,GNT:10,GNT1:11,IDLE:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "REQ:01,GNT:10,GNT1:11,IDLE:00";
  attribute SOFT_HLUTNM of \drp_daddr[0]_INST_0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \drp_daddr[10]_INST_0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \drp_daddr[11]_INST_0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \drp_daddr[12]_INST_0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \drp_daddr[13]_INST_0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \drp_daddr[14]_INST_0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \drp_daddr[15]_INST_0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \drp_daddr[1]_INST_0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \drp_daddr[2]_INST_0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \drp_daddr[3]_INST_0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \drp_daddr[4]_INST_0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \drp_daddr[5]_INST_0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \drp_daddr[6]_INST_0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \drp_daddr[7]_INST_0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \drp_daddr[8]_INST_0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \drp_daddr[9]_INST_0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of drp_den_INST_0 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \drp_di[0]_INST_0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \drp_di[10]_INST_0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \drp_di[11]_INST_0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \drp_di[12]_INST_0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \drp_di[13]_INST_0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \drp_di[14]_INST_0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \drp_di[15]_INST_0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \drp_di[1]_INST_0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \drp_di[2]_INST_0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \drp_di[3]_INST_0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \drp_di[4]_INST_0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \drp_di[5]_INST_0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \drp_di[6]_INST_0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \drp_di[7]_INST_0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \drp_di[8]_INST_0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \drp_di[9]_INST_0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of drp_dwe_INST_0 : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of drp_req_INST_0 : label is "soft_lutpair56";
begin
\FSM_sequential_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000038F8"
    )
        port map (
      I0 => drp_gnt,
      I1 => state(0),
      I2 => state(1),
      I3 => drp_drdy,
      I4 => dclk_reset,
      O => \FSM_sequential_state[1]_i_1__0_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => '1',
      D => synch_1_n_3,
      Q => state(0),
      R => '0'
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => '1',
      D => \FSM_sequential_state[1]_i_1__0_n_0\,
      Q => state(1),
      R => '0'
    );
\drp_daddr[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_addr_dclk(0),
      O => drp_daddr(0)
    );
\drp_daddr[10]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_addr_dclk(10),
      O => drp_daddr(10)
    );
\drp_daddr[11]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_addr_dclk(11),
      O => drp_daddr(11)
    );
\drp_daddr[12]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_addr_dclk(12),
      O => drp_daddr(12)
    );
\drp_daddr[13]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_addr_dclk(13),
      O => drp_daddr(13)
    );
\drp_daddr[14]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_addr_dclk(14),
      O => drp_daddr(14)
    );
\drp_daddr[15]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_addr_dclk(15),
      O => drp_daddr(15)
    );
\drp_daddr[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_addr_dclk(1),
      O => drp_daddr(1)
    );
\drp_daddr[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_addr_dclk(2),
      O => drp_daddr(2)
    );
\drp_daddr[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_addr_dclk(3),
      O => drp_daddr(3)
    );
\drp_daddr[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_addr_dclk(4),
      O => drp_daddr(4)
    );
\drp_daddr[5]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_addr_dclk(5),
      O => drp_daddr(5)
    );
\drp_daddr[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_addr_dclk(6),
      O => drp_daddr(6)
    );
\drp_daddr[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_addr_dclk(7),
      O => drp_daddr(7)
    );
\drp_daddr[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_addr_dclk(8),
      O => drp_daddr(8)
    );
\drp_daddr[9]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_addr_dclk(9),
      O => drp_daddr(9)
    );
drp_den_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      O => drp_den
    );
\drp_di[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_wrdata_dclk(0),
      O => drp_di(0)
    );
\drp_di[10]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_wrdata_dclk(10),
      O => drp_di(10)
    );
\drp_di[11]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_wrdata_dclk(11),
      O => drp_di(11)
    );
\drp_di[12]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_wrdata_dclk(12),
      O => drp_di(12)
    );
\drp_di[13]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_wrdata_dclk(13),
      O => drp_di(13)
    );
\drp_di[14]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_wrdata_dclk(14),
      O => drp_di(14)
    );
\drp_di[15]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_wrdata_dclk(15),
      O => drp_di(15)
    );
\drp_di[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_wrdata_dclk(1),
      O => drp_di(1)
    );
\drp_di[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_wrdata_dclk(2),
      O => drp_di(2)
    );
\drp_di[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_wrdata_dclk(3),
      O => drp_di(3)
    );
\drp_di[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_wrdata_dclk(4),
      O => drp_di(4)
    );
\drp_di[5]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_wrdata_dclk(5),
      O => drp_di(5)
    );
\drp_di[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_wrdata_dclk(6),
      O => drp_di(6)
    );
\drp_di[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_wrdata_dclk(7),
      O => drp_di(7)
    );
\drp_di[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_wrdata_dclk(8),
      O => drp_di(8)
    );
\drp_di[9]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_wrdata_dclk(9),
      O => drp_di(9)
    );
drp_dwe_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => ipif_rnw_dclk,
      O => drp_dwe
    );
drp_req_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      O => drp_req
    );
\ipif_addr_dclk_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_addr_dclk0,
      D => synch_1_n_21,
      Q => ipif_addr_dclk(0),
      R => '0'
    );
\ipif_addr_dclk_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_addr_dclk0,
      D => synch_1_n_11,
      Q => ipif_addr_dclk(10),
      R => '0'
    );
\ipif_addr_dclk_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_addr_dclk0,
      D => synch_1_n_10,
      Q => ipif_addr_dclk(11),
      R => '0'
    );
\ipif_addr_dclk_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_addr_dclk0,
      D => synch_1_n_9,
      Q => ipif_addr_dclk(12),
      R => '0'
    );
\ipif_addr_dclk_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_addr_dclk0,
      D => synch_1_n_8,
      Q => ipif_addr_dclk(13),
      R => '0'
    );
\ipif_addr_dclk_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_addr_dclk0,
      D => synch_1_n_7,
      Q => ipif_addr_dclk(14),
      R => '0'
    );
\ipif_addr_dclk_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_addr_dclk0,
      D => synch_1_n_6,
      Q => ipif_addr_dclk(15),
      R => '0'
    );
\ipif_addr_dclk_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_addr_dclk0,
      D => synch_1_n_20,
      Q => ipif_addr_dclk(1),
      R => '0'
    );
\ipif_addr_dclk_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_addr_dclk0,
      D => synch_1_n_19,
      Q => ipif_addr_dclk(2),
      R => '0'
    );
\ipif_addr_dclk_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_addr_dclk0,
      D => synch_1_n_18,
      Q => ipif_addr_dclk(3),
      R => '0'
    );
\ipif_addr_dclk_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_addr_dclk0,
      D => synch_1_n_17,
      Q => ipif_addr_dclk(4),
      R => '0'
    );
\ipif_addr_dclk_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_addr_dclk0,
      D => synch_1_n_16,
      Q => ipif_addr_dclk(5),
      R => '0'
    );
\ipif_addr_dclk_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_addr_dclk0,
      D => synch_1_n_15,
      Q => ipif_addr_dclk(6),
      R => '0'
    );
\ipif_addr_dclk_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_addr_dclk0,
      D => synch_1_n_14,
      Q => ipif_addr_dclk(7),
      R => '0'
    );
\ipif_addr_dclk_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_addr_dclk0,
      D => synch_1_n_13,
      Q => ipif_addr_dclk(8),
      R => '0'
    );
\ipif_addr_dclk_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_addr_dclk0,
      D => synch_1_n_12,
      Q => ipif_addr_dclk(9),
      R => '0'
    );
ipif_cs_dclk_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => synch_1_n_2,
      Q => ipif_cs_dclk_reg,
      R => '0'
    );
\ipif_rddata_dclk[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => drp_drdy,
      I1 => ipif_rnw_dclk,
      O => ipif_rddata_dclk0
    );
\ipif_rddata_dclk_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_rddata_dclk0,
      D => drp_drpdo(0),
      Q => ipif_rddata_dclk(0),
      R => '0'
    );
\ipif_rddata_dclk_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_rddata_dclk0,
      D => drp_drpdo(10),
      Q => ipif_rddata_dclk(10),
      R => '0'
    );
\ipif_rddata_dclk_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_rddata_dclk0,
      D => drp_drpdo(11),
      Q => ipif_rddata_dclk(11),
      R => '0'
    );
\ipif_rddata_dclk_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_rddata_dclk0,
      D => drp_drpdo(12),
      Q => ipif_rddata_dclk(12),
      R => '0'
    );
\ipif_rddata_dclk_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_rddata_dclk0,
      D => drp_drpdo(13),
      Q => ipif_rddata_dclk(13),
      R => '0'
    );
\ipif_rddata_dclk_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_rddata_dclk0,
      D => drp_drpdo(14),
      Q => ipif_rddata_dclk(14),
      R => '0'
    );
\ipif_rddata_dclk_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_rddata_dclk0,
      D => drp_drpdo(15),
      Q => ipif_rddata_dclk(15),
      R => '0'
    );
\ipif_rddata_dclk_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_rddata_dclk0,
      D => drp_drpdo(1),
      Q => ipif_rddata_dclk(1),
      R => '0'
    );
\ipif_rddata_dclk_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_rddata_dclk0,
      D => drp_drpdo(2),
      Q => ipif_rddata_dclk(2),
      R => '0'
    );
\ipif_rddata_dclk_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_rddata_dclk0,
      D => drp_drpdo(3),
      Q => ipif_rddata_dclk(3),
      R => '0'
    );
\ipif_rddata_dclk_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_rddata_dclk0,
      D => drp_drpdo(4),
      Q => ipif_rddata_dclk(4),
      R => '0'
    );
\ipif_rddata_dclk_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_rddata_dclk0,
      D => drp_drpdo(5),
      Q => ipif_rddata_dclk(5),
      R => '0'
    );
\ipif_rddata_dclk_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_rddata_dclk0,
      D => drp_drpdo(6),
      Q => ipif_rddata_dclk(6),
      R => '0'
    );
\ipif_rddata_dclk_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_rddata_dclk0,
      D => drp_drpdo(7),
      Q => ipif_rddata_dclk(7),
      R => '0'
    );
\ipif_rddata_dclk_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_rddata_dclk0,
      D => drp_drpdo(8),
      Q => ipif_rddata_dclk(8),
      R => '0'
    );
\ipif_rddata_dclk_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_rddata_dclk0,
      D => drp_drpdo(9),
      Q => ipif_rddata_dclk(9),
      R => '0'
    );
ipif_rnw_dclk_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_addr_dclk0,
      D => p_1_in,
      Q => ipif_rnw_dclk,
      R => '0'
    );
\ipif_wrdata_dclk_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_addr_dclk0,
      D => synch_1_n_37,
      Q => ipif_wrdata_dclk(0),
      R => '0'
    );
\ipif_wrdata_dclk_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_addr_dclk0,
      D => synch_1_n_27,
      Q => ipif_wrdata_dclk(10),
      R => '0'
    );
\ipif_wrdata_dclk_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_addr_dclk0,
      D => synch_1_n_26,
      Q => ipif_wrdata_dclk(11),
      R => '0'
    );
\ipif_wrdata_dclk_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_addr_dclk0,
      D => synch_1_n_25,
      Q => ipif_wrdata_dclk(12),
      R => '0'
    );
\ipif_wrdata_dclk_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_addr_dclk0,
      D => synch_1_n_24,
      Q => ipif_wrdata_dclk(13),
      R => '0'
    );
\ipif_wrdata_dclk_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_addr_dclk0,
      D => synch_1_n_23,
      Q => ipif_wrdata_dclk(14),
      R => '0'
    );
\ipif_wrdata_dclk_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_addr_dclk0,
      D => synch_1_n_22,
      Q => ipif_wrdata_dclk(15),
      R => '0'
    );
\ipif_wrdata_dclk_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_addr_dclk0,
      D => synch_1_n_36,
      Q => ipif_wrdata_dclk(1),
      R => '0'
    );
\ipif_wrdata_dclk_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_addr_dclk0,
      D => synch_1_n_35,
      Q => ipif_wrdata_dclk(2),
      R => '0'
    );
\ipif_wrdata_dclk_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_addr_dclk0,
      D => synch_1_n_34,
      Q => ipif_wrdata_dclk(3),
      R => '0'
    );
\ipif_wrdata_dclk_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_addr_dclk0,
      D => synch_1_n_33,
      Q => ipif_wrdata_dclk(4),
      R => '0'
    );
\ipif_wrdata_dclk_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_addr_dclk0,
      D => synch_1_n_32,
      Q => ipif_wrdata_dclk(5),
      R => '0'
    );
\ipif_wrdata_dclk_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_addr_dclk0,
      D => synch_1_n_31,
      Q => ipif_wrdata_dclk(6),
      R => '0'
    );
\ipif_wrdata_dclk_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_addr_dclk0,
      D => synch_1_n_30,
      Q => ipif_wrdata_dclk(7),
      R => '0'
    );
\ipif_wrdata_dclk_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_addr_dclk0,
      D => synch_1_n_29,
      Q => ipif_wrdata_dclk(8),
      R => '0'
    );
\ipif_wrdata_dclk_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_addr_dclk0,
      D => synch_1_n_28,
      Q => ipif_wrdata_dclk(9),
      R => '0'
    );
synch_1: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_toggle_synchronizer
     port map (
      D(32 downto 0) => D(32 downto 0),
      E(0) => ipif_addr_dclk0,
      Q(32) => p_1_in,
      Q(31) => synch_1_n_6,
      Q(30) => synch_1_n_7,
      Q(29) => synch_1_n_8,
      Q(28) => synch_1_n_9,
      Q(27) => synch_1_n_10,
      Q(26) => synch_1_n_11,
      Q(25) => synch_1_n_12,
      Q(24) => synch_1_n_13,
      Q(23) => synch_1_n_14,
      Q(22) => synch_1_n_15,
      Q(21) => synch_1_n_16,
      Q(20) => synch_1_n_17,
      Q(19) => synch_1_n_18,
      Q(18) => synch_1_n_19,
      Q(17) => synch_1_n_20,
      Q(16) => synch_1_n_21,
      Q(15) => synch_1_n_22,
      Q(14) => synch_1_n_23,
      Q(13) => synch_1_n_24,
      Q(12) => synch_1_n_25,
      Q(11) => synch_1_n_26,
      Q(10) => synch_1_n_27,
      Q(9) => synch_1_n_28,
      Q(8) => synch_1_n_29,
      Q(7) => synch_1_n_30,
      Q(6) => synch_1_n_31,
      Q(5) => synch_1_n_32,
      Q(4) => synch_1_n_33,
      Q(3) => synch_1_n_34,
      Q(2) => synch_1_n_35,
      Q(1) => synch_1_n_36,
      Q(0) => synch_1_n_37,
      control_out_reg_0 => synch_1_n_2,
      control_reg => control_reg,
      coreclk => coreclk,
      dclk => dclk,
      dclk_reset => dclk_reset,
      drp_drdy => drp_drdy,
      drp_gnt => drp_gnt,
      drp_gnt_0 => synch_1_n_3,
      in0 => in0,
      ipif_cs_dclk_reg => ipif_cs_dclk_reg,
      mgmt_drp_cs => mgmt_drp_cs,
      state(1 downto 0) => state(1 downto 0),
      toggle_reg_reg_0 => toggle_reg_reg
    );
synch_2: entity work.\ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_toggle_synchronizer__parameterized0\
     port map (
      Q(15 downto 0) => ipif_rddata_dclk(15 downto 0),
      coreclk => coreclk,
      dclk => dclk,
      drp_ack => drp_ack,
      drp_drdy => drp_drdy,
      \q_reg[15]_0\(15 downto 0) => Q(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_elastic_buffer is
  port (
    xgmii_rxd : out STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_rxc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    comp_0 : in STD_LOGIC;
    comp_1 : in STD_LOGIC;
    comp_8 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    comp_0_0 : in STD_LOGIC;
    comp_1_1 : in STD_LOGIC;
    comp_8_2 : in STD_LOGIC;
    comp_0_3 : in STD_LOGIC;
    comp_1_4 : in STD_LOGIC;
    comp_2 : in STD_LOGIC;
    comp_0_5 : in STD_LOGIC;
    comp_1_6 : in STD_LOGIC;
    comp_2_7 : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    rxreset_rxusrclk2 : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    reset : in STD_LOGIC;
    \mcp1_ctrl_pipe_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xgmii_rxd[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    pcs_loopback_core_int : in STD_LOGIC;
    \xgmii_rxc[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_elastic_buffer : entity is "ten_gig_eth_pcs_pma_v6_0_15_elastic_buffer";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_elastic_buffer;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_elastic_buffer is
  signal asynch_fifo_i_i_3_n_0 : STD_LOGIC;
  signal asynch_fifo_i_n_76 : STD_LOGIC;
  signal asynch_fifo_i_n_77 : STD_LOGIC;
  signal asynch_fifo_i_n_78 : STD_LOGIC;
  signal asynch_fifo_i_n_79 : STD_LOGIC;
  signal asynch_fifo_i_n_80 : STD_LOGIC;
  signal asynch_fifo_i_n_81 : STD_LOGIC;
  signal asynch_fifo_i_n_82 : STD_LOGIC;
  signal asynch_fifo_i_n_83 : STD_LOGIC;
  signal asynch_fifo_i_n_84 : STD_LOGIC;
  signal asynch_fifo_i_n_85 : STD_LOGIC;
  signal can_insert : STD_LOGIC;
  signal can_insert_rd : STD_LOGIC;
  signal can_insert_wra : STD_LOGIC;
  signal can_insert_wra2 : STD_LOGIC;
  signal can_insert_wra_comb : STD_LOGIC;
  signal can_insert_wra_comb_i_1_n_0 : STD_LOGIC;
  signal empty : STD_LOGIC;
  signal fifo_rd_data : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal fifo_status : STD_LOGIC_VECTOR ( 4 to 4 );
  signal fifo_wr_data : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal idle_delete_i_n_0 : STD_LOGIC;
  signal idle_insert_i_n_0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  signal NLW_asynch_fifo_i_full_UNCONNECTED : STD_LOGIC;
  signal NLW_asynch_fifo_i_status_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of asynch_fifo_i : label is "yes";
  attribute WIDTH : integer;
  attribute WIDTH of asynch_fifo_i : label is 74;
begin
asynch_fifo_i: entity work.\ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_asynch_fifo__parameterized0\
     port map (
      empty => empty,
      fifo_rd_addr(4) => asynch_fifo_i_n_81,
      fifo_rd_addr(3) => asynch_fifo_i_n_82,
      fifo_rd_addr(2) => asynch_fifo_i_n_83,
      fifo_rd_addr(1) => asynch_fifo_i_n_84,
      fifo_rd_addr(0) => asynch_fifo_i_n_85,
      fifo_wr_addr(4) => asynch_fifo_i_n_76,
      fifo_wr_addr(3) => asynch_fifo_i_n_77,
      fifo_wr_addr(2) => asynch_fifo_i_n_78,
      fifo_wr_addr(1) => asynch_fifo_i_n_79,
      fifo_wr_addr(0) => asynch_fifo_i_n_80,
      full => NLW_asynch_fifo_i_full_UNCONNECTED,
      rd_clk => coreclk,
      rd_clk_en => '1',
      rd_data(73 downto 0) => fifo_rd_data(73 downto 0),
      rd_en => idle_insert_i_n_0,
      rd_reset => reset,
      status(4) => fifo_status(4),
      status(3 downto 0) => NLW_asynch_fifo_i_status_UNCONNECTED(3 downto 0),
      wr_clk => rxusrclk2,
      wr_clk_en => \out\,
      wr_data(73 downto 0) => fifo_wr_data(73 downto 0),
      wr_en => idle_delete_i_n_0,
      wr_reset => rxreset_rxusrclk2
    );
asynch_fifo_i_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => fifo_rd_data(72),
      I1 => can_insert_rd,
      I2 => fifo_rd_data(73),
      O => asynch_fifo_i_i_3_n_0
    );
can_insert_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \^q\,
      Q => can_insert_rd,
      R => reset
    );
can_insert_synch: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_60
     port map (
      coreclk => coreclk,
      in0 => can_insert_wra_comb,
      q => \^q\
    );
can_insert_wra2_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => can_insert_wra,
      Q => can_insert_wra2,
      R => rxreset_rxusrclk2
    );
can_insert_wra_comb_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => can_insert_wra,
      I1 => can_insert_wra2,
      O => can_insert_wra_comb_i_1_n_0
    );
can_insert_wra_comb_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => can_insert_wra_comb_i_1_n_0,
      Q => can_insert_wra_comb,
      R => rxreset_rxusrclk2
    );
can_insert_wra_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fifo_status(4),
      O => can_insert
    );
can_insert_wra_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => can_insert,
      Q => can_insert_wra,
      R => rxreset_rxusrclk2
    );
idle_delete_i: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_idle_delete
     port map (
      Q(63 downto 0) => Q(63 downto 0),
      comp_0 => comp_0,
      comp_0_0 => comp_0_0,
      comp_0_3 => comp_0_3,
      comp_0_5 => comp_0_5,
      comp_1 => comp_1,
      comp_1_1 => comp_1_1,
      comp_1_4 => comp_1_4,
      comp_1_6 => comp_1_6,
      comp_2 => comp_2,
      comp_2_7 => comp_2_7,
      comp_8 => comp_8,
      comp_8_2 => comp_8_2,
      \mcp1_ctrl_pipe_reg[7]_0\(7 downto 0) => \mcp1_ctrl_pipe_reg[7]\(7 downto 0),
      \out\ => \out\,
      rxreset_rxusrclk2 => rxreset_rxusrclk2,
      rxusrclk2 => rxusrclk2,
      status(0) => fifo_status(4),
      wr_data(73 downto 0) => fifo_wr_data(73 downto 0),
      wr_en => idle_delete_i_n_0
    );
idle_insert_i: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_idle_insert
     port map (
      can_insert_rd => can_insert_rd,
      coreclk => coreclk,
      empty => empty,
      pcs_loopback_core_int => pcs_loopback_core_int,
      rd_data(73 downto 0) => fifo_rd_data(73 downto 0),
      \rd_data_reg[0]\ => asynch_fifo_i_i_3_n_0,
      rd_en => idle_insert_i_n_0,
      reset => reset,
      xgmii_rxc(7 downto 0) => xgmii_rxc(7 downto 0),
      \xgmii_rxc[7]\(7 downto 0) => \xgmii_rxc[7]\(7 downto 0),
      xgmii_rxd(63 downto 0) => xgmii_rxd(63 downto 0),
      \xgmii_rxd[63]\(63 downto 0) => \xgmii_rxd[63]\(63 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_ieee_registers is
  port (
    data_out_reg : out STD_LOGIC;
    regs_rdack : out STD_LOGIC;
    regs_wrack : out STD_LOGIC;
    \q_reg[0]\ : out STD_LOGIC;
    loopback_ctrl : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[0]_0\ : out STD_LOGIC;
    in0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \addr_reg_reg[9]_0\ : out STD_LOGIC;
    pseudo_rand_seeds_int : out STD_LOGIC_VECTOR ( 115 downto 0 );
    core_in_testmode_wire : out STD_LOGIC;
    \q_reg[5]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \q_reg[3]\ : out STD_LOGIC;
    \q_reg[1]\ : out STD_LOGIC;
    tx_66_fifo : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    clear_test_pattern_err_count : out STD_LOGIC;
    pma_resetout : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    prbs31_rx_enable_core_int : out STD_LOGIC;
    prbs31_tx_enable_core_int : out STD_LOGIC;
    \rddata_out_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    core_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    coreclk : in STD_LOGIC;
    pcs_hi_ber_core_int : in STD_LOGIC;
    pcs_rx_link_up_core_sync_int : in STD_LOGIC;
    rdack0 : in STD_LOGIC;
    wrack0 : in STD_LOGIC;
    reset : in STD_LOGIC;
    \q_reg[0]_1\ : in STD_LOGIC;
    re_prev_reg : in STD_LOGIC;
    re_prev_reg_0 : in STD_LOGIC;
    fifo_full : in STD_LOGIC;
    signal_detect_sync : in STD_LOGIC;
    re_prev_reg_1 : in STD_LOGIC;
    re_prev_reg_2 : in STD_LOGIC;
    \q_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC;
    new_tx_test_seed : in STD_LOGIC;
    asynch_fifo_i_i_68 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_data_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcs_reset_clear_core_intr : in STD_LOGIC;
    resetdone : in STD_LOGIC;
    \q_reg[0]_2\ : in STD_LOGIC;
    re_prev_reg_3 : in STD_LOGIC;
    \q_reg[0]_3\ : in STD_LOGIC;
    pma_pmd_type : in STD_LOGIC_VECTOR ( 2 downto 0 );
    re_prev_reg_4 : in STD_LOGIC;
    re_prev_reg_5 : in STD_LOGIC;
    \prbs_err_count_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pcs_test_pattern_error_count : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \addr_reg_reg[20]_0\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \q_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \q_reg[15]_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_ieee_registers : entity is "ten_gig_eth_pcs_pma_v6_0_15_ieee_registers";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_ieee_registers;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_ieee_registers is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal addr_reg : STD_LOGIC_VECTOR ( 20 downto 1 );
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\addr_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \addr_reg_reg[20]_0\(0),
      Q => \^q\(0),
      R => reset
    );
\addr_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \addr_reg_reg[20]_0\(10),
      Q => addr_reg(10),
      R => reset
    );
\addr_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \addr_reg_reg[20]_0\(11),
      Q => addr_reg(11),
      R => reset
    );
\addr_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \addr_reg_reg[20]_0\(12),
      Q => addr_reg(12),
      R => reset
    );
\addr_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \addr_reg_reg[20]_0\(13),
      Q => addr_reg(13),
      R => reset
    );
\addr_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \addr_reg_reg[20]_0\(14),
      Q => addr_reg(14),
      R => reset
    );
\addr_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \addr_reg_reg[20]_0\(15),
      Q => addr_reg(15),
      R => reset
    );
\addr_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \addr_reg_reg[20]_0\(16),
      Q => addr_reg(16),
      R => reset
    );
\addr_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \addr_reg_reg[20]_0\(17),
      Q => addr_reg(17),
      R => reset
    );
\addr_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \addr_reg_reg[20]_0\(18),
      Q => addr_reg(18),
      R => reset
    );
\addr_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \addr_reg_reg[20]_0\(19),
      Q => \^q\(1),
      R => reset
    );
\addr_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \addr_reg_reg[20]_0\(1),
      Q => addr_reg(1),
      R => reset
    );
\addr_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \addr_reg_reg[20]_0\(20),
      Q => addr_reg(20),
      R => reset
    );
\addr_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \addr_reg_reg[20]_0\(2),
      Q => addr_reg(2),
      R => reset
    );
\addr_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \addr_reg_reg[20]_0\(3),
      Q => addr_reg(3),
      R => reset
    );
\addr_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \addr_reg_reg[20]_0\(4),
      Q => addr_reg(4),
      R => reset
    );
\addr_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \addr_reg_reg[20]_0\(5),
      Q => addr_reg(5),
      R => reset
    );
\addr_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \addr_reg_reg[20]_0\(6),
      Q => addr_reg(6),
      R => reset
    );
\addr_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \addr_reg_reg[20]_0\(7),
      Q => addr_reg(7),
      R => reset
    );
\addr_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \addr_reg_reg[20]_0\(8),
      Q => addr_reg(8),
      R => reset
    );
\addr_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \addr_reg_reg[20]_0\(9),
      Q => addr_reg(9),
      R => reset
    );
common_reg_block: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_common_ieee_registers
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(20) => addr_reg(20),
      Q(19) => \^q\(1),
      Q(18 downto 1) => addr_reg(18 downto 1),
      Q(0) => \^q\(0),
      SR(0) => data_out_reg,
      \addr_reg_reg[9]\ => \addr_reg_reg[9]_0\,
      asynch_fifo_i_i_68(0) => asynch_fifo_i_i_68(0),
      clear_test_pattern_err_count => clear_test_pattern_err_count,
      core_in_testmode_wire => core_in_testmode_wire,
      core_status(0) => core_status(0),
      coreclk => coreclk,
      data_out_reg(0) => SR(0),
      fifo_full => fifo_full,
      in0 => in0,
      loopback_ctrl(0) => loopback_ctrl(0),
      new_tx_test_seed => new_tx_test_seed,
      \out\ => \out\,
      pcs_hi_ber_core_int => pcs_hi_ber_core_int,
      pcs_reset_clear_core_intr => pcs_reset_clear_core_intr,
      pcs_rx_link_up_core_sync_int => pcs_rx_link_up_core_sync_int,
      pcs_test_pattern_error_count(15 downto 0) => pcs_test_pattern_error_count(15 downto 0),
      pma_pmd_type(2 downto 0) => pma_pmd_type(2 downto 0),
      pma_resetout => pma_resetout,
      prbs31_rx_enable_core_int => prbs31_rx_enable_core_int,
      prbs31_tx_enable_core_int => prbs31_tx_enable_core_int,
      \prbs_err_count_reg[15]\(15 downto 0) => \prbs_err_count_reg[15]\(15 downto 0),
      pseudo_rand_seeds_int(115 downto 0) => pseudo_rand_seeds_int(115 downto 0),
      \q_reg[0]\ => \q_reg[0]\,
      \q_reg[0]_0\ => \q_reg[0]_0\,
      \q_reg[0]_1\ => \q_reg[0]_1\,
      \q_reg[0]_2\ => \q_reg[0]_2\,
      \q_reg[0]_3\ => \q_reg[0]_3\,
      \q_reg[15]\(15 downto 0) => \q_reg[15]\(15 downto 0),
      \q_reg[15]_0\(15 downto 0) => \q_reg[15]_0\(15 downto 0),
      \q_reg[15]_1\(15 downto 0) => \q_reg[15]_1\(15 downto 0),
      \q_reg[15]_2\(15 downto 0) => \q_reg[15]_2\(15 downto 0),
      \q_reg[1]\ => \q_reg[1]\,
      \q_reg[3]\ => \q_reg[3]\,
      \q_reg[5]\(4 downto 0) => \q_reg[5]\(4 downto 0),
      \q_reg[5]_0\(5 downto 0) => \q_reg[5]_0\(5 downto 0),
      \q_reg[7]\(7 downto 0) => \q_reg[7]\(7 downto 0),
      \rd_data_reg[1]\(0) => \rd_data_reg[1]\(0),
      rdack0 => rdack0,
      \rddata_out_reg[15]_0\(15 downto 0) => \rddata_out_reg[15]\(15 downto 0),
      re_prev_reg => re_prev_reg,
      re_prev_reg_0 => re_prev_reg_0,
      re_prev_reg_1 => re_prev_reg_1,
      re_prev_reg_2 => re_prev_reg_2,
      re_prev_reg_3 => re_prev_reg_3,
      re_prev_reg_4 => re_prev_reg_4,
      re_prev_reg_5 => re_prev_reg_5,
      regs_rdack => regs_rdack,
      regs_wrack => regs_wrack,
      reset => reset,
      resetdone => resetdone,
      signal_detect_sync => signal_detect_sync,
      tx_66_fifo(0) => tx_66_fifo(0),
      wrack0 => wrack0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pcs_top is
  port (
    new_tx_test_seed : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    in0 : out STD_LOGIC;
    gt_slip_int : out STD_LOGIC;
    ber_count_inc : out STD_LOGIC;
    mcp1_hiber_reg : out STD_LOGIC;
    err_block_count_inc : out STD_LOGIC;
    cable_pull : out STD_LOGIC;
    \rx_66_enc_reg_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_66_enc_reg_reg[17]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_66_enc_reg_reg[29]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_66_enc_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_66_enc_reg_reg[39]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_66_enc_reg_reg[47]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_66_enc_reg_reg[53]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_66_enc_reg_reg[61]\ : out STD_LOGIC;
    \tx_test_patt_seed_sel_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_66_fifo : out STD_LOGIC_VECTOR ( 64 downto 0 );
    tx_66_enc_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_rx_ebuff_ctrl_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mcp1_rx_ebuff_data_reg[63]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    comp_8 : out STD_LOGIC;
    comp_2 : out STD_LOGIC;
    comp_1 : out STD_LOGIC;
    comp_1_0 : out STD_LOGIC;
    comp_0 : out STD_LOGIC;
    comp_0_1 : out STD_LOGIC;
    comp_8_2 : out STD_LOGIC;
    comp_2_3 : out STD_LOGIC;
    comp_1_4 : out STD_LOGIC;
    comp_1_5 : out STD_LOGIC;
    comp_0_6 : out STD_LOGIC;
    comp_0_7 : out STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    coreclk : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    \mcp1_rx_ebuff_data_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    reset_local_reg_0 : in STD_LOGIC;
    reset : in STD_LOGIC;
    rxreset_rxusrclk2 : in STD_LOGIC;
    pcs_rxreset_int : in STD_LOGIC;
    \mcp1_descr_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 65 downto 0 );
    \FSM_sequential_mcp1_state_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    new_tx_test_seed_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pseudo_rand_seeds_int : in STD_LOGIC_VECTOR ( 115 downto 0 );
    \scr_reg_reg[56]\ : in STD_LOGIC;
    \rd_data_reg[7]\ : in STD_LOGIC;
    mcp1_err_block_count_inc_out_reg : in STD_LOGIC;
    mcp1_err_block_count_inc_out_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tx_xgmii_data_reg2_reg[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \mcp1_dec_c0_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_rx_66_enc_reg_reg[65]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \mcp1_r_type_next_reg_reg[2]\ : in STD_LOGIC;
    \mcp1_rx_66_enc_reg_reg[22]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_dec_c1_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_dec_c2_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_dec_c3_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_dec_c4_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_dec_c5_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_dec_c7_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pcs_top : entity is "ten_gig_eth_pcs_pma_v6_0_15_pcs_top";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pcs_top;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pcs_top is
  signal mcp1_timer_125us_cycles_sync : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal reset_local : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of reset_local : signal is std.standard.true;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of reset_local : signal is "no";
  signal rxreset_local : STD_LOGIC;
  attribute DONT_TOUCH of rxreset_local : signal is std.standard.true;
  attribute equivalent_register_removal of rxreset_local : signal is "no";
  attribute DONT_TOUCH of reset_local_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of reset_local_reg : label is "yes";
  attribute equivalent_register_removal of reset_local_reg : label is "no";
  attribute DONT_TOUCH of rxreset_local_reg : label is std.standard.true;
  attribute KEEP of rxreset_local_reg : label is "yes";
  attribute equivalent_register_removal of rxreset_local_reg : label is "no";
begin
coreclk_rxusrclk2_timer_125us_resync: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_coherent_resyncs_en
     port map (
      E(0) => E(0),
      Q(15 downto 0) => Q(15 downto 0),
      \comp_res_reg[0]_0\(0) => \mcp1_rx_ebuff_data_reg[0]\(0),
      \d5_reg[15]_0\(0) => \mcp1_dec_c0_reg[7]\(0),
      \out\(15 downto 0) => mcp1_timer_125us_cycles_sync(15 downto 0),
      rxusrclk2 => rxusrclk2
    );
reset_local_reg: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => reset,
      Q => reset_local,
      S => reset_local_reg_0
    );
rx_pcs_i: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_rx_pcs
     port map (
      D(0) => \rx_66_enc_reg_reg[11]\(0),
      E(0) => E(0),
      \FSM_sequential_mcp1_state_reg[0]\(2 downto 0) => \FSM_sequential_mcp1_state_reg[0]\(2 downto 0),
      SR(0) => \out\,
      SS(0) => SS(0),
      b_lock_mod_reg => in0,
      ber_count_inc => ber_count_inc,
      cable_pull => cable_pull,
      comp_0 => comp_0,
      comp_0_1 => comp_0_1,
      comp_0_6 => comp_0_6,
      comp_0_7 => comp_0_7,
      comp_1 => comp_1,
      comp_1_0 => comp_1_0,
      comp_1_4 => comp_1_4,
      comp_1_5 => comp_1_5,
      comp_2 => comp_2,
      comp_2_3 => comp_2_3,
      comp_8 => comp_8,
      comp_8_2 => comp_8_2,
      err_block_count_inc => err_block_count_inc,
      gt_slip_int => gt_slip_int,
      \mcp1_dec_c0_reg[6]\(0) => SR(0),
      \mcp1_dec_c0_reg[7]\(0) => \mcp1_dec_c0_reg[7]\(0),
      \mcp1_dec_c1_reg[7]\(0) => \mcp1_dec_c1_reg[7]\(0),
      \mcp1_dec_c2_reg[6]\(0) => \mcp1_dec_c2_reg[6]\(0),
      \mcp1_dec_c3_reg[5]\(0) => \mcp1_dec_c3_reg[5]\(0),
      \mcp1_dec_c4_reg[7]\(0) => \mcp1_dec_c4_reg[7]\(0),
      \mcp1_dec_c5_reg[5]\(0) => \mcp1_dec_c5_reg[5]\(0),
      \mcp1_dec_c7_reg[7]\(0) => \mcp1_dec_c7_reg[7]\(0),
      \mcp1_descr_reg_reg[0]\(65 downto 0) => \mcp1_descr_reg_reg[0]\(65 downto 0),
      mcp1_err_block_count_inc_out_reg => mcp1_err_block_count_inc_out_reg,
      mcp1_err_block_count_inc_out_reg_0 => mcp1_err_block_count_inc_out_reg_0,
      mcp1_hiber_reg => mcp1_hiber_reg,
      \mcp1_r_type_next_reg_reg[2]\ => \mcp1_r_type_next_reg_reg[2]\,
      \mcp1_rx_66_enc_reg_reg[22]\(1 downto 0) => \mcp1_rx_66_enc_reg_reg[22]\(1 downto 0),
      \mcp1_rx_66_enc_reg_reg[65]\(2 downto 0) => \mcp1_rx_66_enc_reg_reg[65]\(2 downto 0),
      \mcp1_rx_ebuff_ctrl_reg[7]\(7 downto 0) => \mcp1_rx_ebuff_ctrl_reg[7]\(7 downto 0),
      \mcp1_rx_ebuff_data_reg[0]\(2 downto 0) => \mcp1_rx_ebuff_data_reg[0]\(2 downto 0),
      \mcp1_rx_ebuff_data_reg[63]\(63 downto 0) => \mcp1_rx_ebuff_data_reg[63]\(63 downto 0),
      \mcp1_timer_125us_reg[15]\(15 downto 0) => mcp1_timer_125us_cycles_sync(15 downto 0),
      \out\ => rxreset_local,
      \rx_66_enc_reg_reg[17]_0\(0) => \rx_66_enc_reg_reg[17]\(0),
      \rx_66_enc_reg_reg[29]_0\(0) => \rx_66_enc_reg_reg[29]\(0),
      \rx_66_enc_reg_reg[31]_0\(0) => \rx_66_enc_reg_reg[31]\(0),
      \rx_66_enc_reg_reg[39]_0\(0) => \rx_66_enc_reg_reg[39]\(0),
      \rx_66_enc_reg_reg[47]_0\(0) => \rx_66_enc_reg_reg[47]\(0),
      \rx_66_enc_reg_reg[53]_0\(0) => \rx_66_enc_reg_reg[53]\(0),
      \rx_66_enc_reg_reg[61]_0\ => \rx_66_enc_reg_reg[61]\,
      rxusrclk2 => rxusrclk2,
      signal_detect => signal_detect
    );
rxreset_local_reg: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => pcs_rxreset_int,
      Q => rxreset_local,
      S => rxreset_rxusrclk2
    );
tx_pcs_i: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_tx_pcs
     port map (
      D(7 downto 0) => D(7 downto 0),
      Q(0) => \tx_test_patt_seed_sel_reg[0]\(0),
      coreclk => coreclk,
      new_tx_test_seed => new_tx_test_seed,
      new_tx_test_seed_reg(1 downto 0) => new_tx_test_seed_reg(1 downto 0),
      \out\ => reset_local,
      pseudo_rand_seeds_int(115 downto 0) => pseudo_rand_seeds_int(115 downto 0),
      \rd_data_reg[7]\ => \rd_data_reg[7]\,
      \scr_reg_reg[56]\ => \scr_reg_reg[56]\,
      tx_66_enc_out(0) => tx_66_enc_out(0),
      tx_66_fifo(64 downto 0) => tx_66_fifo(64 downto 0),
      \tx_xgmii_data_reg2_reg[63]\(63 downto 0) => \tx_xgmii_data_reg2_reg[63]\(63 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_txratefifo is
  port (
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \txsequence_int_reg[6]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    fifo_full : out STD_LOGIC;
    \^q\ : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    reset : in STD_LOGIC;
    tx_66_fifo : in STD_LOGIC_VECTOR ( 65 downto 0 );
    txusrclk2 : in STD_LOGIC;
    txreset_txusrclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_txratefifo : entity is "ten_gig_eth_pcs_pma_v6_0_15_txratefifo";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_txratefifo;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_txratefifo is
  signal \^q_1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \gt_txd[22]_i_2_n_0\ : STD_LOGIC;
  signal \gt_txd[26]_i_2_n_0\ : STD_LOGIC;
  signal \gt_txd[27]_i_2_n_0\ : STD_LOGIC;
  signal \gt_txd[29]_i_2_n_0\ : STD_LOGIC;
  signal \gt_txd[30]_i_2_n_0\ : STD_LOGIC;
  signal \gt_txd[31]_i_2_n_0\ : STD_LOGIC;
  signal gt_txd_mux0 : STD_LOGIC;
  signal rd_data : STD_LOGIC_VECTOR ( 65 downto 2 );
  signal read_enable : STD_LOGIC;
  signal read_enable_i_1_n_0 : STD_LOGIC;
  signal read_enable_i_2_n_0 : STD_LOGIC;
  signal tx_gt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txsequence_int : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal txsequence_int0 : STD_LOGIC;
  signal \txsequence_int[1]_i_2_n_0\ : STD_LOGIC;
  signal \txsequence_int[6]_i_3_n_0\ : STD_LOGIC;
  signal \txsequence_int[6]_i_4_n_0\ : STD_LOGIC;
  signal \txsequence_int[6]_i_5_n_0\ : STD_LOGIC;
  signal \txsequence_int_reg_n_0_[0]\ : STD_LOGIC;
  signal NLW_asynch_fifo_i_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_asynch_fifo_i_fifo_rd_addr_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_asynch_fifo_i_fifo_wr_addr_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_asynch_fifo_i_status_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of asynch_fifo_i : label is "yes";
  attribute WIDTH : integer;
  attribute WIDTH of asynch_fifo_i : label is 66;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \txsequence_int[3]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \txsequence_int[4]_i_1\ : label is "soft_lutpair4";
begin
  Q(5 downto 0) <= \^q_1\(5 downto 0);
asynch_fifo_i: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_asynch_fifo
     port map (
      empty => NLW_asynch_fifo_i_empty_UNCONNECTED,
      fifo_rd_addr(4 downto 0) => NLW_asynch_fifo_i_fifo_rd_addr_UNCONNECTED(4 downto 0),
      fifo_wr_addr(4 downto 0) => NLW_asynch_fifo_i_fifo_wr_addr_UNCONNECTED(4 downto 0),
      full => fifo_full,
      rd_clk => txusrclk2,
      rd_clk_en => '1',
      rd_data(65 downto 2) => rd_data(65 downto 2),
      rd_data(1 downto 0) => tx_gt(1 downto 0),
      rd_en => read_enable,
      rd_reset => txreset_txusrclk2,
      status(4 downto 0) => NLW_asynch_fifo_i_status_UNCONNECTED(4 downto 0),
      wr_clk => coreclk,
      wr_clk_en => '1',
      wr_data(65 downto 0) => tx_66_fifo(65 downto 0),
      wr_en => '1',
      wr_reset => reset
    );
\gt_txc[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4441FFFF44410000"
    )
        port map (
      I0 => \^q_1\(5),
      I1 => \^q_1\(2),
      I2 => \^q_1\(1),
      I3 => \^q_1\(0),
      I4 => \^q\,
      I5 => tx_gt(0),
      O => \txsequence_int_reg[6]_0\(0)
    );
\gt_txc[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEBFFFFFAEB0000"
    )
        port map (
      I0 => \^q_1\(5),
      I1 => \^q_1\(1),
      I2 => \^q_1\(2),
      I3 => \^q_1\(0),
      I4 => \^q\,
      I5 => tx_gt(1),
      O => \txsequence_int_reg[6]_0\(1)
    );
\gt_txd[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEFEFE0E0E0"
    )
        port map (
      I0 => \^q_1\(5),
      I1 => \^q_1\(2),
      I2 => \^q\,
      I3 => rd_data(34),
      I4 => \txsequence_int_reg_n_0_[0]\,
      I5 => rd_data(2),
      O => D(0)
    );
\gt_txd[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74777444"
    )
        port map (
      I0 => \gt_txd[26]_i_2_n_0\,
      I1 => \^q\,
      I2 => rd_data(44),
      I3 => \txsequence_int_reg_n_0_[0]\,
      I4 => rd_data(12),
      O => D(10)
    );
\gt_txd[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74777444"
    )
        port map (
      I0 => \gt_txd[27]_i_2_n_0\,
      I1 => \^q\,
      I2 => rd_data(45),
      I3 => \txsequence_int_reg_n_0_[0]\,
      I4 => rd_data(13),
      O => D(11)
    );
\gt_txd[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBFBFB0B0B0"
    )
        port map (
      I0 => \^q_1\(5),
      I1 => \gt_txd[29]_i_2_n_0\,
      I2 => \^q\,
      I3 => rd_data(46),
      I4 => \txsequence_int_reg_n_0_[0]\,
      I5 => rd_data(14),
      O => D(12)
    );
\gt_txd[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F101F1F1F101010"
    )
        port map (
      I0 => \gt_txd[29]_i_2_n_0\,
      I1 => \^q_1\(5),
      I2 => \^q\,
      I3 => rd_data(47),
      I4 => \txsequence_int_reg_n_0_[0]\,
      I5 => rd_data(15),
      O => D(13)
    );
\gt_txd[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \gt_txd[30]_i_2_n_0\,
      I1 => \^q\,
      I2 => rd_data(48),
      I3 => \txsequence_int_reg_n_0_[0]\,
      I4 => rd_data(16),
      O => D(14)
    );
\gt_txd[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \gt_txd[31]_i_2_n_0\,
      I1 => \^q\,
      I2 => rd_data(49),
      I3 => \txsequence_int_reg_n_0_[0]\,
      I4 => rd_data(17),
      O => D(15)
    );
\gt_txd[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEFEFE0E0E0"
    )
        port map (
      I0 => \^q_1\(5),
      I1 => \^q_1\(2),
      I2 => \^q\,
      I3 => rd_data(50),
      I4 => \txsequence_int_reg_n_0_[0]\,
      I5 => rd_data(18),
      O => D(16)
    );
\gt_txd[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \^q_1\(2),
      I1 => \^q_1\(5),
      I2 => \^q\,
      I3 => rd_data(51),
      I4 => \txsequence_int_reg_n_0_[0]\,
      I5 => rd_data(19),
      O => D(17)
    );
\gt_txd[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \gt_txd[27]_i_2_n_0\,
      I1 => \^q\,
      I2 => rd_data(52),
      I3 => \txsequence_int_reg_n_0_[0]\,
      I4 => rd_data(20),
      O => D(18)
    );
\gt_txd[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \gt_txd[26]_i_2_n_0\,
      I1 => \^q\,
      I2 => rd_data(53),
      I3 => \txsequence_int_reg_n_0_[0]\,
      I4 => rd_data(21),
      O => D(19)
    );
\gt_txd[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \^q_1\(2),
      I1 => \^q_1\(5),
      I2 => \^q\,
      I3 => rd_data(35),
      I4 => \txsequence_int_reg_n_0_[0]\,
      I5 => rd_data(3),
      O => D(1)
    );
\gt_txd[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEFEFE0E0E0"
    )
        port map (
      I0 => \^q_1\(5),
      I1 => \gt_txd[29]_i_2_n_0\,
      I2 => \^q\,
      I3 => rd_data(54),
      I4 => \txsequence_int_reg_n_0_[0]\,
      I5 => rd_data(22),
      O => D(20)
    );
\gt_txd[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \gt_txd[29]_i_2_n_0\,
      I1 => \^q_1\(5),
      I2 => \^q\,
      I3 => rd_data(55),
      I4 => \txsequence_int_reg_n_0_[0]\,
      I5 => rd_data(23),
      O => D(21)
    );
\gt_txd[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74777444"
    )
        port map (
      I0 => \gt_txd[22]_i_2_n_0\,
      I1 => \^q\,
      I2 => rd_data(56),
      I3 => \txsequence_int_reg_n_0_[0]\,
      I4 => rd_data(24),
      O => D(22)
    );
\gt_txd[22]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4441"
    )
        port map (
      I0 => \^q_1\(5),
      I1 => \^q_1\(2),
      I2 => \^q_1\(1),
      I3 => \^q_1\(0),
      O => \gt_txd[22]_i_2_n_0\
    );
\gt_txd[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gt_txd_mux0,
      I1 => \^q\,
      I2 => rd_data(57),
      I3 => \txsequence_int_reg_n_0_[0]\,
      I4 => rd_data(25),
      O => D(23)
    );
\gt_txd[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0056"
    )
        port map (
      I0 => \^q_1\(2),
      I1 => \^q_1\(1),
      I2 => \^q_1\(0),
      I3 => \^q_1\(5),
      O => gt_txd_mux0
    );
\gt_txd[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBFBFB0B0B0"
    )
        port map (
      I0 => \^q_1\(5),
      I1 => \^q_1\(2),
      I2 => \^q\,
      I3 => rd_data(58),
      I4 => \txsequence_int_reg_n_0_[0]\,
      I5 => rd_data(26),
      O => D(24)
    );
\gt_txd[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F101F1F1F101010"
    )
        port map (
      I0 => \^q_1\(2),
      I1 => \^q_1\(5),
      I2 => \^q\,
      I3 => rd_data(59),
      I4 => \txsequence_int_reg_n_0_[0]\,
      I5 => rd_data(27),
      O => D(25)
    );
\gt_txd[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74777444"
    )
        port map (
      I0 => \gt_txd[26]_i_2_n_0\,
      I1 => \^q\,
      I2 => rd_data(60),
      I3 => \txsequence_int_reg_n_0_[0]\,
      I4 => rd_data(28),
      O => D(26)
    );
\gt_txd[26]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => \^q_1\(2),
      I1 => \^q_1\(0),
      I2 => \^q_1\(1),
      I3 => \^q_1\(5),
      O => \gt_txd[26]_i_2_n_0\
    );
\gt_txd[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74777444"
    )
        port map (
      I0 => \gt_txd[27]_i_2_n_0\,
      I1 => \^q\,
      I2 => rd_data(61),
      I3 => \txsequence_int_reg_n_0_[0]\,
      I4 => rd_data(29),
      O => D(27)
    );
\gt_txd[27]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BEEE"
    )
        port map (
      I0 => \^q_1\(5),
      I1 => \^q_1\(2),
      I2 => \^q_1\(0),
      I3 => \^q_1\(1),
      O => \gt_txd[27]_i_2_n_0\
    );
\gt_txd[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBFBFB0B0B0"
    )
        port map (
      I0 => \^q_1\(5),
      I1 => \gt_txd[29]_i_2_n_0\,
      I2 => \^q\,
      I3 => rd_data(62),
      I4 => \txsequence_int_reg_n_0_[0]\,
      I5 => rd_data(30),
      O => D(28)
    );
\gt_txd[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F101F1F1F101010"
    )
        port map (
      I0 => \gt_txd[29]_i_2_n_0\,
      I1 => \^q_1\(5),
      I2 => \^q\,
      I3 => rd_data(63),
      I4 => \txsequence_int_reg_n_0_[0]\,
      I5 => rd_data(31),
      O => D(29)
    );
\gt_txd[29]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q_1\(1),
      I1 => \^q_1\(2),
      O => \gt_txd[29]_i_2_n_0\
    );
\gt_txd[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \gt_txd[27]_i_2_n_0\,
      I1 => \^q\,
      I2 => rd_data(36),
      I3 => \txsequence_int_reg_n_0_[0]\,
      I4 => rd_data(4),
      O => D(2)
    );
\gt_txd[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \gt_txd[30]_i_2_n_0\,
      I1 => \^q\,
      I2 => rd_data(64),
      I3 => \txsequence_int_reg_n_0_[0]\,
      I4 => rd_data(32),
      O => D(30)
    );
\gt_txd[30]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FAEB"
    )
        port map (
      I0 => \^q_1\(5),
      I1 => \^q_1\(1),
      I2 => \^q_1\(2),
      I3 => \^q_1\(0),
      O => \gt_txd[30]_i_2_n_0\
    );
\gt_txd[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \gt_txd[31]_i_2_n_0\,
      I1 => \^q\,
      I2 => rd_data(65),
      I3 => \txsequence_int_reg_n_0_[0]\,
      I4 => rd_data(33),
      O => D(31)
    );
\gt_txd[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00C9"
    )
        port map (
      I0 => \^q_1\(1),
      I1 => \^q_1\(2),
      I2 => \^q_1\(0),
      I3 => \^q_1\(5),
      O => \gt_txd[31]_i_2_n_0\
    );
\gt_txd[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \gt_txd[26]_i_2_n_0\,
      I1 => \^q\,
      I2 => rd_data(37),
      I3 => \txsequence_int_reg_n_0_[0]\,
      I4 => rd_data(5),
      O => D(3)
    );
\gt_txd[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEFEFE0E0E0"
    )
        port map (
      I0 => \^q_1\(5),
      I1 => \gt_txd[29]_i_2_n_0\,
      I2 => \^q\,
      I3 => rd_data(38),
      I4 => \txsequence_int_reg_n_0_[0]\,
      I5 => rd_data(6),
      O => D(4)
    );
\gt_txd[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \gt_txd[29]_i_2_n_0\,
      I1 => \^q_1\(5),
      I2 => \^q\,
      I3 => rd_data(39),
      I4 => \txsequence_int_reg_n_0_[0]\,
      I5 => rd_data(7),
      O => D(5)
    );
\gt_txd[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74777444"
    )
        port map (
      I0 => \gt_txd[22]_i_2_n_0\,
      I1 => \^q\,
      I2 => rd_data(40),
      I3 => \txsequence_int_reg_n_0_[0]\,
      I4 => rd_data(8),
      O => D(6)
    );
\gt_txd[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gt_txd_mux0,
      I1 => \^q\,
      I2 => rd_data(41),
      I3 => \txsequence_int_reg_n_0_[0]\,
      I4 => rd_data(9),
      O => D(7)
    );
\gt_txd[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBFBFB0B0B0"
    )
        port map (
      I0 => \^q_1\(5),
      I1 => \^q_1\(2),
      I2 => \^q\,
      I3 => rd_data(42),
      I4 => \txsequence_int_reg_n_0_[0]\,
      I5 => rd_data(10),
      O => D(8)
    );
\gt_txd[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F101F1F1F101010"
    )
        port map (
      I0 => \^q_1\(2),
      I1 => \^q_1\(5),
      I2 => \^q\,
      I3 => rd_data(43),
      I4 => \txsequence_int_reg_n_0_[0]\,
      I5 => rd_data(11),
      O => D(9)
    );
read_enable_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => txreset_txusrclk2,
      I1 => read_enable_i_2_n_0,
      I2 => read_enable,
      O => read_enable_i_1_n_0
    );
read_enable_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFFFFFF"
    )
        port map (
      I0 => \^q_1\(4),
      I1 => \^q_1\(2),
      I2 => \^q_1\(0),
      I3 => \^q_1\(1),
      I4 => \^q_1\(3),
      I5 => \^q_1\(5),
      O => read_enable_i_2_n_0
    );
read_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => txusrclk2,
      CE => '1',
      D => read_enable_i_1_n_0,
      Q => read_enable,
      R => '0'
    );
\txsequence_int[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \txsequence_int_reg_n_0_[0]\,
      O => txsequence_int(0)
    );
\txsequence_int[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \txsequence_int[1]_i_2_n_0\,
      I1 => \^q_1\(5),
      I2 => \txsequence_int_reg_n_0_[0]\,
      I3 => \^q_1\(0),
      O => txsequence_int(1)
    );
\txsequence_int[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFEFFFF0000"
    )
        port map (
      I0 => \^q_1\(4),
      I1 => \^q_1\(3),
      I2 => \^q_1\(2),
      I3 => \^q_1\(1),
      I4 => \^q_1\(0),
      I5 => \txsequence_int_reg_n_0_[0]\,
      O => \txsequence_int[1]_i_2_n_0\
    );
\txsequence_int[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q_1\(1),
      I1 => \txsequence_int_reg_n_0_[0]\,
      I2 => \^q_1\(0),
      O => txsequence_int(2)
    );
\txsequence_int[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q_1\(2),
      I1 => \txsequence_int_reg_n_0_[0]\,
      I2 => \^q_1\(0),
      I3 => \^q_1\(1),
      O => txsequence_int(3)
    );
\txsequence_int[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q_1\(3),
      I1 => \^q_1\(1),
      I2 => \^q_1\(0),
      I3 => \txsequence_int_reg_n_0_[0]\,
      I4 => \^q_1\(2),
      O => txsequence_int(4)
    );
\txsequence_int[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q_1\(4),
      I1 => \^q_1\(2),
      I2 => \txsequence_int_reg_n_0_[0]\,
      I3 => \^q_1\(0),
      I4 => \^q_1\(1),
      I5 => \^q_1\(3),
      O => txsequence_int(5)
    );
\txsequence_int[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => read_enable,
      I1 => \^q_1\(5),
      I2 => \txsequence_int[6]_i_3_n_0\,
      I3 => txreset_txusrclk2,
      O => txsequence_int0
    );
\txsequence_int[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^q_1\(3),
      I1 => \^q_1\(1),
      I2 => \txsequence_int_reg_n_0_[0]\,
      I3 => \^q_1\(0),
      I4 => \^q_1\(2),
      I5 => \^q_1\(4),
      O => \txsequence_int[6]_i_3_n_0\
    );
\txsequence_int[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q_1\(3),
      I1 => \^q_1\(1),
      I2 => \^q_1\(0),
      I3 => \txsequence_int_reg_n_0_[0]\,
      I4 => \^q_1\(2),
      I5 => \^q_1\(4),
      O => \txsequence_int[6]_i_4_n_0\
    );
\txsequence_int[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \^q_1\(4),
      I1 => \^q_1\(2),
      I2 => \txsequence_int_reg_n_0_[0]\,
      I3 => \^q_1\(0),
      I4 => \^q_1\(1),
      I5 => \^q_1\(3),
      O => \txsequence_int[6]_i_5_n_0\
    );
\txsequence_int_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => txusrclk2,
      CE => '1',
      D => txsequence_int(0),
      Q => \txsequence_int_reg_n_0_[0]\,
      S => txsequence_int0
    );
\txsequence_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => txusrclk2,
      CE => '1',
      D => txsequence_int(1),
      Q => \^q_1\(0),
      R => txsequence_int0
    );
\txsequence_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => txusrclk2,
      CE => '1',
      D => txsequence_int(2),
      Q => \^q_1\(1),
      R => txsequence_int0
    );
\txsequence_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => txusrclk2,
      CE => '1',
      D => txsequence_int(3),
      Q => \^q_1\(2),
      R => txsequence_int0
    );
\txsequence_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => txusrclk2,
      CE => '1',
      D => txsequence_int(4),
      Q => \^q_1\(3),
      R => txsequence_int0
    );
\txsequence_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => txusrclk2,
      CE => '1',
      D => txsequence_int(5),
      Q => \^q_1\(4),
      R => txsequence_int0
    );
\txsequence_int_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => txusrclk2,
      CE => '1',
      D => txsequence_int(6),
      Q => \^q_1\(5),
      S => txsequence_int0
    );
\txsequence_int_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \txsequence_int[6]_i_4_n_0\,
      I1 => \txsequence_int[6]_i_5_n_0\,
      O => txsequence_int(6),
      S => \^q_1\(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_elastic_buffer_wrapper is
  port (
    xgmii_rxd : out STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_rxc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    comp_0 : in STD_LOGIC;
    comp_1 : in STD_LOGIC;
    comp_8 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    comp_0_0 : in STD_LOGIC;
    comp_1_1 : in STD_LOGIC;
    comp_8_2 : in STD_LOGIC;
    comp_0_3 : in STD_LOGIC;
    comp_1_4 : in STD_LOGIC;
    comp_2 : in STD_LOGIC;
    comp_0_5 : in STD_LOGIC;
    comp_1_6 : in STD_LOGIC;
    comp_2_7 : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    rxreset_rxusrclk2 : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    reset : in STD_LOGIC;
    \mcp1_ctrl_pipe_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xgmii_rxd[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    pcs_loopback_core_int : in STD_LOGIC;
    \xgmii_rxc[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_elastic_buffer_wrapper : entity is "ten_gig_eth_pcs_pma_v6_0_15_elastic_buffer_wrapper";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_elastic_buffer_wrapper;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_elastic_buffer_wrapper is
begin
rx_elastic_buffer_i: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_elastic_buffer
     port map (
      Q(63 downto 0) => Q(63 downto 0),
      comp_0 => comp_0,
      comp_0_0 => comp_0_0,
      comp_0_3 => comp_0_3,
      comp_0_5 => comp_0_5,
      comp_1 => comp_1,
      comp_1_1 => comp_1_1,
      comp_1_4 => comp_1_4,
      comp_1_6 => comp_1_6,
      comp_2 => comp_2,
      comp_2_7 => comp_2_7,
      comp_8 => comp_8,
      comp_8_2 => comp_8_2,
      coreclk => coreclk,
      \mcp1_ctrl_pipe_reg[7]\(7 downto 0) => \mcp1_ctrl_pipe_reg[7]\(7 downto 0),
      \out\ => \out\,
      pcs_loopback_core_int => pcs_loopback_core_int,
      reset => reset,
      rxreset_rxusrclk2 => rxreset_rxusrclk2,
      rxusrclk2 => rxusrclk2,
      xgmii_rxc(7 downto 0) => xgmii_rxc(7 downto 0),
      \xgmii_rxc[7]\(7 downto 0) => \xgmii_rxc[7]\(7 downto 0),
      xgmii_rxd(63 downto 0) => xgmii_rxd(63 downto 0),
      \xgmii_rxd[63]\(63 downto 0) => \xgmii_rxd[63]\(63 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_management_top is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    mdio_out : out STD_LOGIC;
    mdio_tri : out STD_LOGIC;
    pcs_loopback_core_int : out STD_LOGIC;
    loopback_ctrl : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_1_0_15__0\ : out STD_LOGIC;
    in0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_den : out STD_LOGIC;
    drp_di : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_daddr : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pseudo_rand_seeds_int : out STD_LOGIC_VECTOR ( 115 downto 0 );
    core_in_testmode_wire : out STD_LOGIC;
    \q_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q_reg[3]_0\ : out STD_LOGIC;
    \q_reg[1]\ : out STD_LOGIC;
    tx_66_fifo : out STD_LOGIC_VECTOR ( 0 to 0 );
    drp_req : out STD_LOGIC;
    drp_dwe : out STD_LOGIC;
    clear_test_pattern_err_count : out STD_LOGIC;
    pma_resetout : out STD_LOGIC;
    prbs31_rx_enable_core_int : out STD_LOGIC;
    prbs31_tx_enable_core_int : out STD_LOGIC;
    areset_coreclk : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    core_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcs_hi_ber_core_int : in STD_LOGIC;
    pcs_rx_link_up_core_sync_int : in STD_LOGIC;
    mdc : in STD_LOGIC;
    mdio_in : in STD_LOGIC;
    dclk : in STD_LOGIC;
    drp_drdy : in STD_LOGIC;
    reset : in STD_LOGIC;
    \q_reg[0]\ : in STD_LOGIC;
    fifo_full : in STD_LOGIC;
    signal_detect_sync : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    new_tx_test_seed : in STD_LOGIC;
    asynch_fifo_i_i_68 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_data_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcs_reset_clear_core_intr : in STD_LOGIC;
    resetdone : in STD_LOGIC;
    dclk_reset : in STD_LOGIC;
    drp_gnt : in STD_LOGIC;
    drp_drpdo : in STD_LOGIC_VECTOR ( 15 downto 0 );
    prtad : in STD_LOGIC_VECTOR ( 4 downto 0 );
    pma_pmd_type : in STD_LOGIC_VECTOR ( 2 downto 0 );
    counter_out : in STD_LOGIC;
    \pcs_ber_count_reg[0]\ : in STD_LOGIC;
    \pcs_test_pattern_error_count_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_management_top : entity is "ten_gig_eth_pcs_pma_v6_0_15_management_top";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_management_top;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_management_top is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal addr : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal addr_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \^clear_test_pattern_err_count\ : STD_LOGIC;
  signal \common_reg_block/rdack0\ : STD_LOGIC;
  signal \common_reg_block/wrack0\ : STD_LOGIC;
  signal data_wr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal drp_ack : STD_LOGIC;
  signal drp_ipif_i_n_36 : STD_LOGIC;
  signal drp_ipif_i_n_37 : STD_LOGIC;
  signal drp_ipif_i_n_38 : STD_LOGIC;
  signal drp_ipif_i_n_39 : STD_LOGIC;
  signal drp_ipif_i_n_40 : STD_LOGIC;
  signal drp_ipif_i_n_41 : STD_LOGIC;
  signal drp_ipif_i_n_42 : STD_LOGIC;
  signal drp_ipif_i_n_43 : STD_LOGIC;
  signal drp_ipif_i_n_44 : STD_LOGIC;
  signal drp_ipif_i_n_45 : STD_LOGIC;
  signal drp_ipif_i_n_46 : STD_LOGIC;
  signal drp_ipif_i_n_47 : STD_LOGIC;
  signal drp_ipif_i_n_48 : STD_LOGIC;
  signal drp_ipif_i_n_49 : STD_LOGIC;
  signal drp_ipif_i_n_50 : STD_LOGIC;
  signal drp_ipif_i_n_51 : STD_LOGIC;
  signal ieee_registers_i_n_143 : STD_LOGIC;
  signal ieee_registers_i_n_151 : STD_LOGIC;
  signal ieee_registers_i_n_154 : STD_LOGIC;
  signal ieee_registers_i_n_155 : STD_LOGIC;
  signal ieee_registers_i_n_156 : STD_LOGIC;
  signal ieee_registers_i_n_157 : STD_LOGIC;
  signal ieee_registers_i_n_158 : STD_LOGIC;
  signal ieee_registers_i_n_159 : STD_LOGIC;
  signal ieee_registers_i_n_160 : STD_LOGIC;
  signal ieee_registers_i_n_161 : STD_LOGIC;
  signal ieee_registers_i_n_162 : STD_LOGIC;
  signal ieee_registers_i_n_163 : STD_LOGIC;
  signal ieee_registers_i_n_164 : STD_LOGIC;
  signal ieee_registers_i_n_165 : STD_LOGIC;
  signal ieee_registers_i_n_166 : STD_LOGIC;
  signal ieee_registers_i_n_167 : STD_LOGIC;
  signal ieee_registers_i_n_168 : STD_LOGIC;
  signal ieee_registers_i_n_169 : STD_LOGIC;
  signal ieee_registers_i_n_25 : STD_LOGIC;
  signal management_mdio_i_n_10 : STD_LOGIC;
  signal management_mdio_i_n_11 : STD_LOGIC;
  signal management_mdio_i_n_12 : STD_LOGIC;
  signal management_mdio_i_n_13 : STD_LOGIC;
  signal management_mdio_i_n_18 : STD_LOGIC;
  signal management_mdio_i_n_19 : STD_LOGIC;
  signal management_mdio_i_n_20 : STD_LOGIC;
  signal management_mdio_i_n_22 : STD_LOGIC;
  signal management_mdio_i_n_3 : STD_LOGIC;
  signal management_mdio_i_n_4 : STD_LOGIC;
  signal management_mdio_i_n_44 : STD_LOGIC;
  signal management_mdio_i_n_45 : STD_LOGIC;
  signal management_mdio_i_n_47 : STD_LOGIC;
  signal management_mdio_i_n_48 : STD_LOGIC;
  signal management_mdio_i_n_5 : STD_LOGIC;
  signal management_mdio_i_n_50 : STD_LOGIC;
  signal management_mdio_i_n_52 : STD_LOGIC;
  signal management_mdio_i_n_54 : STD_LOGIC;
  signal management_mdio_i_n_55 : STD_LOGIC;
  signal management_mdio_i_n_57 : STD_LOGIC;
  signal management_mdio_i_n_58 : STD_LOGIC;
  signal management_mdio_i_n_59 : STD_LOGIC;
  signal management_mdio_i_n_6 : STD_LOGIC;
  signal management_mdio_i_n_60 : STD_LOGIC;
  signal management_mdio_i_n_61 : STD_LOGIC;
  signal management_mdio_i_n_68 : STD_LOGIC;
  signal management_mdio_i_n_69 : STD_LOGIC;
  signal management_mdio_i_n_7 : STD_LOGIC;
  signal management_mdio_i_n_70 : STD_LOGIC;
  signal management_mdio_i_n_71 : STD_LOGIC;
  signal management_mdio_i_n_72 : STD_LOGIC;
  signal management_mdio_i_n_73 : STD_LOGIC;
  signal management_mdio_i_n_74 : STD_LOGIC;
  signal management_mdio_i_n_75 : STD_LOGIC;
  signal management_mdio_i_n_76 : STD_LOGIC;
  signal management_mdio_i_n_77 : STD_LOGIC;
  signal management_mdio_i_n_78 : STD_LOGIC;
  signal management_mdio_i_n_79 : STD_LOGIC;
  signal management_mdio_i_n_8 : STD_LOGIC;
  signal management_mdio_i_n_80 : STD_LOGIC;
  signal management_mdio_i_n_81 : STD_LOGIC;
  signal management_mdio_i_n_82 : STD_LOGIC;
  signal management_mdio_i_n_83 : STD_LOGIC;
  signal management_mdio_i_n_84 : STD_LOGIC;
  signal management_mdio_i_n_9 : STD_LOGIC;
  signal mgmt_drp_cs : STD_LOGIC;
  signal mgmt_rnw : STD_LOGIC;
  signal mgmt_wrdata : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal pcs_ber_count : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pcs_error_block_count : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pcs_test_pattern_error_count : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal prbs31_err_count : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal prbs_err_count : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^q_reg[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rddata_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal regs_rdack : STD_LOGIC;
  signal regs_wrack : STD_LOGIC;
  signal \synch_1/control_reg\ : STD_LOGIC;
  signal \synch_1/toggle_reg\ : STD_LOGIC;
begin
  SR(0) <= \^sr\(0);
  clear_test_pattern_err_count <= \^clear_test_pattern_err_count\;
  \q_reg[3]\(3 downto 0) <= \^q_reg[3]\(3 downto 0);
drp_ipif_i: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_drp_ipif
     port map (
      D(32) => mgmt_rnw,
      D(31 downto 16) => addr(15 downto 0),
      D(15) => management_mdio_i_n_52,
      D(14) => mgmt_wrdata(14),
      D(13) => management_mdio_i_n_54,
      D(12) => management_mdio_i_n_55,
      D(11) => mgmt_wrdata(11),
      D(10) => management_mdio_i_n_57,
      D(9) => management_mdio_i_n_58,
      D(8) => management_mdio_i_n_59,
      D(7) => management_mdio_i_n_60,
      D(6) => management_mdio_i_n_61,
      D(5 downto 0) => mgmt_wrdata(5 downto 0),
      Q(15) => drp_ipif_i_n_36,
      Q(14) => drp_ipif_i_n_37,
      Q(13) => drp_ipif_i_n_38,
      Q(12) => drp_ipif_i_n_39,
      Q(11) => drp_ipif_i_n_40,
      Q(10) => drp_ipif_i_n_41,
      Q(9) => drp_ipif_i_n_42,
      Q(8) => drp_ipif_i_n_43,
      Q(7) => drp_ipif_i_n_44,
      Q(6) => drp_ipif_i_n_45,
      Q(5) => drp_ipif_i_n_46,
      Q(4) => drp_ipif_i_n_47,
      Q(3) => drp_ipif_i_n_48,
      Q(2) => drp_ipif_i_n_49,
      Q(1) => drp_ipif_i_n_50,
      Q(0) => drp_ipif_i_n_51,
      control_reg => \synch_1/control_reg\,
      coreclk => coreclk,
      dclk => dclk,
      dclk_reset => dclk_reset,
      drp_ack => drp_ack,
      drp_daddr(15 downto 0) => drp_daddr(15 downto 0),
      drp_den => drp_den,
      drp_di(15 downto 0) => drp_di(15 downto 0),
      drp_drdy => drp_drdy,
      drp_drpdo(15 downto 0) => drp_drpdo(15 downto 0),
      drp_dwe => drp_dwe,
      drp_gnt => drp_gnt,
      drp_req => drp_req,
      in0 => \synch_1/toggle_reg\,
      mgmt_drp_cs => mgmt_drp_cs,
      toggle_reg_reg => management_mdio_i_n_22
    );
ieee_counters_i: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_ieee_counters
     port map (
      Q(7 downto 0) => pcs_error_block_count(7 downto 0),
      SR(0) => ieee_registers_i_n_151,
      coreclk => coreclk,
      counter_out => counter_out,
      \pcs_ber_count_reg[0]_0\ => \pcs_ber_count_reg[0]\,
      \pcs_ber_count_reg[5]_0\(5 downto 0) => pcs_ber_count(5 downto 0),
      pcs_test_pattern_error_count(15 downto 0) => pcs_test_pattern_error_count(15 downto 0),
      \pcs_test_pattern_error_count_reg[0]_0\ => \^clear_test_pattern_err_count\,
      \pcs_test_pattern_error_count_reg[0]_1\ => \pcs_test_pattern_error_count_reg[0]\
    );
ieee_registers_i: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_ieee_registers
     port map (
      D(15) => ieee_registers_i_n_154,
      D(14) => ieee_registers_i_n_155,
      D(13) => ieee_registers_i_n_156,
      D(12) => ieee_registers_i_n_157,
      D(11) => ieee_registers_i_n_158,
      D(10) => ieee_registers_i_n_159,
      D(9) => ieee_registers_i_n_160,
      D(8) => ieee_registers_i_n_161,
      D(7) => ieee_registers_i_n_162,
      D(6) => ieee_registers_i_n_163,
      D(5) => ieee_registers_i_n_164,
      D(4) => ieee_registers_i_n_165,
      D(3) => ieee_registers_i_n_166,
      D(2) => ieee_registers_i_n_167,
      D(1) => ieee_registers_i_n_168,
      D(0) => ieee_registers_i_n_169,
      Q(1) => addr_reg(19),
      Q(0) => addr_reg(0),
      SR(0) => ieee_registers_i_n_151,
      \addr_reg_reg[20]_0\(20 downto 0) => addr(20 downto 0),
      \addr_reg_reg[9]_0\ => ieee_registers_i_n_25,
      asynch_fifo_i_i_68(0) => asynch_fifo_i_i_68(0),
      clear_test_pattern_err_count => \^clear_test_pattern_err_count\,
      core_in_testmode_wire => core_in_testmode_wire,
      core_status(0) => core_status(0),
      coreclk => coreclk,
      data_out_reg => \^sr\(0),
      fifo_full => fifo_full,
      in0 => in0,
      loopback_ctrl(0) => loopback_ctrl(0),
      new_tx_test_seed => new_tx_test_seed,
      \out\ => \out\,
      pcs_hi_ber_core_int => pcs_hi_ber_core_int,
      pcs_reset_clear_core_intr => pcs_reset_clear_core_intr,
      pcs_rx_link_up_core_sync_int => pcs_rx_link_up_core_sync_int,
      pcs_test_pattern_error_count(15 downto 0) => pcs_test_pattern_error_count(15 downto 0),
      pma_pmd_type(2 downto 0) => pma_pmd_type(2 downto 0),
      pma_resetout => pma_resetout,
      prbs31_rx_enable_core_int => prbs31_rx_enable_core_int,
      prbs31_tx_enable_core_int => prbs31_tx_enable_core_int,
      \prbs_err_count_reg[15]\(15 downto 0) => prbs31_err_count(15 downto 0),
      pseudo_rand_seeds_int(115 downto 0) => pseudo_rand_seeds_int(115 downto 0),
      \q_reg[0]\ => pcs_loopback_core_int,
      \q_reg[0]_0\ => \reg_1_0_15__0\,
      \q_reg[0]_1\ => \q_reg[0]\,
      \q_reg[0]_2\ => management_mdio_i_n_50,
      \q_reg[0]_3\ => management_mdio_i_n_45,
      \q_reg[15]\(15 downto 0) => Q(15 downto 0),
      \q_reg[15]_0\(15) => data_wr(15),
      \q_reg[15]_0\(14) => management_mdio_i_n_3,
      \q_reg[15]_0\(13) => management_mdio_i_n_4,
      \q_reg[15]_0\(12) => management_mdio_i_n_5,
      \q_reg[15]_0\(11) => management_mdio_i_n_6,
      \q_reg[15]_0\(10) => management_mdio_i_n_7,
      \q_reg[15]_0\(9) => management_mdio_i_n_8,
      \q_reg[15]_0\(8) => management_mdio_i_n_9,
      \q_reg[15]_0\(7) => management_mdio_i_n_10,
      \q_reg[15]_0\(6) => management_mdio_i_n_11,
      \q_reg[15]_0\(5) => management_mdio_i_n_12,
      \q_reg[15]_0\(4) => management_mdio_i_n_13,
      \q_reg[15]_0\(3 downto 0) => data_wr(3 downto 0),
      \q_reg[15]_1\(15) => management_mdio_i_n_69,
      \q_reg[15]_1\(14) => management_mdio_i_n_70,
      \q_reg[15]_1\(13) => management_mdio_i_n_71,
      \q_reg[15]_1\(12) => management_mdio_i_n_72,
      \q_reg[15]_1\(11) => management_mdio_i_n_73,
      \q_reg[15]_1\(10) => management_mdio_i_n_74,
      \q_reg[15]_1\(9) => management_mdio_i_n_75,
      \q_reg[15]_1\(8) => management_mdio_i_n_76,
      \q_reg[15]_1\(7) => management_mdio_i_n_77,
      \q_reg[15]_1\(6) => management_mdio_i_n_78,
      \q_reg[15]_1\(5) => management_mdio_i_n_79,
      \q_reg[15]_1\(4) => management_mdio_i_n_80,
      \q_reg[15]_1\(3) => management_mdio_i_n_81,
      \q_reg[15]_1\(2) => management_mdio_i_n_82,
      \q_reg[15]_1\(1) => management_mdio_i_n_83,
      \q_reg[15]_1\(0) => management_mdio_i_n_84,
      \q_reg[15]_2\(15 downto 0) => prbs_err_count(15 downto 0),
      \q_reg[1]\ => \q_reg[1]\,
      \q_reg[3]\ => \q_reg[3]_0\,
      \q_reg[5]\(4) => ieee_registers_i_n_143,
      \q_reg[5]\(3 downto 0) => \^q_reg[3]\(3 downto 0),
      \q_reg[5]_0\(5 downto 0) => pcs_ber_count(5 downto 0),
      \q_reg[7]\(7 downto 0) => pcs_error_block_count(7 downto 0),
      \rd_data_reg[1]\(0) => \rd_data_reg[1]\(0),
      rdack0 => \common_reg_block/rdack0\,
      \rddata_out_reg[15]\(15 downto 0) => rddata_out(15 downto 0),
      re_prev_reg => management_mdio_i_n_18,
      re_prev_reg_0 => management_mdio_i_n_68,
      re_prev_reg_1 => management_mdio_i_n_19,
      re_prev_reg_2 => management_mdio_i_n_20,
      re_prev_reg_3 => management_mdio_i_n_44,
      re_prev_reg_4 => management_mdio_i_n_48,
      re_prev_reg_5 => management_mdio_i_n_47,
      regs_rdack => regs_rdack,
      regs_wrack => regs_wrack,
      reset => reset,
      resetdone => resetdone,
      signal_detect_sync => signal_detect_sync,
      tx_66_fifo(0) => tx_66_fifo(0),
      wrack0 => \common_reg_block/wrack0\
    );
management_mdio_i: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_management_mdio
     port map (
      D(16) => mgmt_rnw,
      D(15) => management_mdio_i_n_52,
      D(14) => mgmt_wrdata(14),
      D(13) => management_mdio_i_n_54,
      D(12) => management_mdio_i_n_55,
      D(11) => mgmt_wrdata(11),
      D(10) => management_mdio_i_n_57,
      D(9) => management_mdio_i_n_58,
      D(8) => management_mdio_i_n_59,
      D(7) => management_mdio_i_n_60,
      D(6) => management_mdio_i_n_61,
      D(5 downto 0) => mgmt_wrdata(5 downto 0),
      Q(15) => data_wr(15),
      Q(14) => management_mdio_i_n_3,
      Q(13) => management_mdio_i_n_4,
      Q(12) => management_mdio_i_n_5,
      Q(11) => management_mdio_i_n_6,
      Q(10) => management_mdio_i_n_7,
      Q(9) => management_mdio_i_n_8,
      Q(8) => management_mdio_i_n_9,
      Q(7) => management_mdio_i_n_10,
      Q(6) => management_mdio_i_n_11,
      Q(5) => management_mdio_i_n_12,
      Q(4) => management_mdio_i_n_13,
      Q(3 downto 0) => data_wr(3 downto 0),
      SR(0) => \^sr\(0),
      \addr_reg_reg[0]\ => management_mdio_i_n_47,
      \addr_reg_reg[8]\(1) => ieee_registers_i_n_143,
      \addr_reg_reg[8]\(0) => \^q_reg[3]\(2),
      areset_coreclk => areset_coreclk,
      control_reg => \synch_1/control_reg\,
      control_reg_reg => management_mdio_i_n_22,
      coreclk => coreclk,
      \devad_reg_reg[4]\(20 downto 0) => addr(20 downto 0),
      drp_ack => drp_ack,
      in0 => \synch_1/toggle_reg\,
      mdc => mdc,
      mdio_in => mdio_in,
      mdio_out => mdio_out,
      mdio_tri => mdio_tri,
      mgmt_drp_cs => mgmt_drp_cs,
      \prbs31_err_count_reg[15]\(15 downto 0) => prbs31_err_count(15 downto 0),
      \prbs31_err_count_reg[15]_0\(15) => drp_ipif_i_n_36,
      \prbs31_err_count_reg[15]_0\(14) => drp_ipif_i_n_37,
      \prbs31_err_count_reg[15]_0\(13) => drp_ipif_i_n_38,
      \prbs31_err_count_reg[15]_0\(12) => drp_ipif_i_n_39,
      \prbs31_err_count_reg[15]_0\(11) => drp_ipif_i_n_40,
      \prbs31_err_count_reg[15]_0\(10) => drp_ipif_i_n_41,
      \prbs31_err_count_reg[15]_0\(9) => drp_ipif_i_n_42,
      \prbs31_err_count_reg[15]_0\(8) => drp_ipif_i_n_43,
      \prbs31_err_count_reg[15]_0\(7) => drp_ipif_i_n_44,
      \prbs31_err_count_reg[15]_0\(6) => drp_ipif_i_n_45,
      \prbs31_err_count_reg[15]_0\(5) => drp_ipif_i_n_46,
      \prbs31_err_count_reg[15]_0\(4) => drp_ipif_i_n_47,
      \prbs31_err_count_reg[15]_0\(3) => drp_ipif_i_n_48,
      \prbs31_err_count_reg[15]_0\(2) => drp_ipif_i_n_49,
      \prbs31_err_count_reg[15]_0\(1) => drp_ipif_i_n_50,
      \prbs31_err_count_reg[15]_0\(0) => drp_ipif_i_n_51,
      \prbs31_err_count_reg[15]_1\(15 downto 0) => rddata_out(15 downto 0),
      prtad(4 downto 0) => prtad(4 downto 0),
      \q_reg[0]\ => ieee_registers_i_n_25,
      \q_reg[0]_0\(1) => addr_reg(19),
      \q_reg[0]_0\(0) => addr_reg(0),
      rdack0 => \common_reg_block/rdack0\,
      read_reg_reg => management_mdio_i_n_44,
      read_reg_reg_0 => management_mdio_i_n_45,
      read_reg_reg_1 => management_mdio_i_n_48,
      regs_rdack => regs_rdack,
      regs_wrack => regs_wrack,
      \state_reg[1]\ => management_mdio_i_n_20,
      \state_reg[1]_0\ => management_mdio_i_n_50,
      \state_reg[2]\ => management_mdio_i_n_18,
      \state_reg[2]_0\ => management_mdio_i_n_19,
      \state_reg[2]_1\ => management_mdio_i_n_68,
      \state_reg[2]_2\(15) => management_mdio_i_n_69,
      \state_reg[2]_2\(14) => management_mdio_i_n_70,
      \state_reg[2]_2\(13) => management_mdio_i_n_71,
      \state_reg[2]_2\(12) => management_mdio_i_n_72,
      \state_reg[2]_2\(11) => management_mdio_i_n_73,
      \state_reg[2]_2\(10) => management_mdio_i_n_74,
      \state_reg[2]_2\(9) => management_mdio_i_n_75,
      \state_reg[2]_2\(8) => management_mdio_i_n_76,
      \state_reg[2]_2\(7) => management_mdio_i_n_77,
      \state_reg[2]_2\(6) => management_mdio_i_n_78,
      \state_reg[2]_2\(5) => management_mdio_i_n_79,
      \state_reg[2]_2\(4) => management_mdio_i_n_80,
      \state_reg[2]_2\(3) => management_mdio_i_n_81,
      \state_reg[2]_2\(2) => management_mdio_i_n_82,
      \state_reg[2]_2\(1) => management_mdio_i_n_83,
      \state_reg[2]_2\(0) => management_mdio_i_n_84,
      wrack0 => \common_reg_block/wrack0\
    );
\prbs_err_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => ieee_registers_i_n_169,
      Q => prbs_err_count(0),
      R => reset
    );
\prbs_err_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => ieee_registers_i_n_159,
      Q => prbs_err_count(10),
      R => reset
    );
\prbs_err_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => ieee_registers_i_n_158,
      Q => prbs_err_count(11),
      R => reset
    );
\prbs_err_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => ieee_registers_i_n_157,
      Q => prbs_err_count(12),
      R => reset
    );
\prbs_err_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => ieee_registers_i_n_156,
      Q => prbs_err_count(13),
      R => reset
    );
\prbs_err_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => ieee_registers_i_n_155,
      Q => prbs_err_count(14),
      R => reset
    );
\prbs_err_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => ieee_registers_i_n_154,
      Q => prbs_err_count(15),
      R => reset
    );
\prbs_err_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => ieee_registers_i_n_168,
      Q => prbs_err_count(1),
      R => reset
    );
\prbs_err_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => ieee_registers_i_n_167,
      Q => prbs_err_count(2),
      R => reset
    );
\prbs_err_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => ieee_registers_i_n_166,
      Q => prbs_err_count(3),
      R => reset
    );
\prbs_err_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => ieee_registers_i_n_165,
      Q => prbs_err_count(4),
      R => reset
    );
\prbs_err_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => ieee_registers_i_n_164,
      Q => prbs_err_count(5),
      R => reset
    );
\prbs_err_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => ieee_registers_i_n_163,
      Q => prbs_err_count(6),
      R => reset
    );
\prbs_err_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => ieee_registers_i_n_162,
      Q => prbs_err_count(7),
      R => reset
    );
\prbs_err_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => ieee_registers_i_n_161,
      Q => prbs_err_count(8),
      R => reset
    );
\prbs_err_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => ieee_registers_i_n_160,
      Q => prbs_err_count(9),
      R => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_baser_top is
  port (
    b_lock : out STD_LOGIC;
    hiber : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_disable : out STD_LOGIC;
    core_status : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_prbs31_en : out STD_LOGIC;
    mcp1_gt_slip_int_reg : out STD_LOGIC;
    \gt_slip_reg__0\ : out STD_LOGIC;
    gt_slip : out STD_LOGIC;
    core_in_testmode : out STD_LOGIC;
    clear_rx_prbs_err_count : out STD_LOGIC;
    data_out_reg : out STD_LOGIC;
    drp_den : out STD_LOGIC;
    drp_di : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_daddr : out STD_LOGIC_VECTOR ( 15 downto 0 );
    loopback_ctrl : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txd : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt_txc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    xgmii_rxd : out STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_rxc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cable_pull : out STD_LOGIC;
    mdio_out : out STD_LOGIC;
    mdio_tri : out STD_LOGIC;
    pma_resetout : out STD_LOGIC;
    drp_req : out STD_LOGIC;
    drp_dwe : out STD_LOGIC;
    signal_detect : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    txusrclk2 : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    gt_slip0 : in STD_LOGIC;
    resetdone : in STD_LOGIC;
    pcs_rx_link_up_core_int : in STD_LOGIC;
    gt_rxc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    reset : in STD_LOGIC;
    xgmii_txd : in STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_txc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 33 downto 0 );
    rxreset_rxusrclk2 : in STD_LOGIC;
    txreset_txusrclk2 : in STD_LOGIC;
    areset_coreclk : in STD_LOGIC;
    drp_gnt : in STD_LOGIC;
    drp_drdy : in STD_LOGIC;
    dclk_reset : in STD_LOGIC;
    dclk : in STD_LOGIC;
    drp_drpdo : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mdc : in STD_LOGIC;
    mdio_in : in STD_LOGIC;
    prtad : in STD_LOGIC_VECTOR ( 4 downto 0 );
    pma_pmd_type : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_baser_top : entity is "ten_gig_eth_pcs_pma_v6_0_15_baser_top";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_baser_top;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_baser_top is
  signal \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_10\ : STD_LOGIC;
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_10\ : signal is "50";
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_10\ : signal is "found";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_10\ : signal is "no";
  signal \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\ : STD_LOGIC;
  attribute MAX_FANOUT of \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\ : signal is "50";
  attribute RTL_MAX_FANOUT of \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\ : signal is "found";
  attribute equivalent_register_removal of \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\ : signal is "no";
  signal \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\ : STD_LOGIC;
  attribute MAX_FANOUT of \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\ : signal is "50";
  attribute RTL_MAX_FANOUT of \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\ : signal is "found";
  attribute equivalent_register_removal of \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\ : signal is "no";
  signal \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_13\ : STD_LOGIC;
  signal \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_2\ : STD_LOGIC;
  attribute MAX_FANOUT of \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_2\ : signal is "50";
  attribute RTL_MAX_FANOUT of \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_2\ : signal is "found";
  attribute equivalent_register_removal of \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_2\ : signal is "no";
  signal \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_3\ : STD_LOGIC;
  attribute MAX_FANOUT of \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_3\ : signal is "50";
  attribute RTL_MAX_FANOUT of \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_3\ : signal is "found";
  attribute equivalent_register_removal of \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_3\ : signal is "no";
  signal \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_4\ : STD_LOGIC;
  attribute MAX_FANOUT of \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_4\ : signal is "50";
  attribute RTL_MAX_FANOUT of \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_4\ : signal is "found";
  attribute equivalent_register_removal of \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_4\ : signal is "no";
  signal \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_5\ : STD_LOGIC;
  attribute MAX_FANOUT of \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_5\ : signal is "50";
  attribute RTL_MAX_FANOUT of \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_5\ : signal is "found";
  attribute equivalent_register_removal of \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_5\ : signal is "no";
  signal \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_6\ : STD_LOGIC;
  attribute MAX_FANOUT of \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_6\ : signal is "50";
  attribute RTL_MAX_FANOUT of \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_6\ : signal is "found";
  attribute equivalent_register_removal of \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_6\ : signal is "no";
  signal \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_7\ : STD_LOGIC;
  attribute MAX_FANOUT of \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_7\ : signal is "50";
  attribute RTL_MAX_FANOUT of \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_7\ : signal is "found";
  attribute equivalent_register_removal of \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_7\ : signal is "no";
  signal \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_8\ : STD_LOGIC;
  attribute MAX_FANOUT of \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_8\ : signal is "50";
  attribute RTL_MAX_FANOUT of \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_8\ : signal is "found";
  attribute equivalent_register_removal of \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_8\ : signal is "no";
  signal \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_9\ : STD_LOGIC;
  attribute MAX_FANOUT of \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_9\ : signal is "50";
  attribute RTL_MAX_FANOUT of \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_9\ : signal is "found";
  attribute equivalent_register_removal of \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_9\ : signal is "no";
  signal \^b_lock\ : STD_LOGIC;
  signal ber_count_inc : STD_LOGIC;
  signal clear_rx_prbs_err_count0 : STD_LOGIC;
  signal clear_test_pattern_err_count : STD_LOGIC;
  signal clear_test_pattern_err_count_reg : STD_LOGIC;
  signal clear_test_pattern_error_count : STD_LOGIC;
  signal core_in_testmode_wire : STD_LOGIC;
  signal \^core_status\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coreclk_rxusrclk2_resyncs_i_n_3 : STD_LOGIC;
  signal coreclk_rxusrclk2_resyncs_i_n_4 : STD_LOGIC;
  signal \^data_out_reg\ : STD_LOGIC;
  signal eq_rxusrclk2_en156 : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of eq_rxusrclk2_en156 : signal is "true";
  signal err_block_count_inc : STD_LOGIC;
  signal gt_slip_int : STD_LOGIC;
  signal gt_txc_mux : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gt_txd_mux : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^hiber\ : STD_LOGIC;
  signal \ieee_registers_i/common_reg_block/reg_1_0_15__0\ : STD_LOGIC;
  signal management_inst_n_177 : STD_LOGIC;
  signal management_inst_n_178 : STD_LOGIC;
  signal \^mcp1_gt_slip_int_reg\ : STD_LOGIC;
  signal mcp1_rx_66_raw : STD_LOGIC_VECTOR ( 65 downto 0 );
  signal \^out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pcs_ber_count_control_core_int : STD_LOGIC;
  signal pcs_error_block_count_control_core_int : STD_LOGIC;
  signal pcs_hi_ber_core_int : STD_LOGIC;
  signal pcs_loopback_core_int : STD_LOGIC;
  signal pcs_reset_clear_core_intr : STD_LOGIC;
  signal pcs_reset_core_reg : STD_LOGIC;
  signal pcs_rx_link_up_core_reg : STD_LOGIC;
  signal pcs_rx_link_up_core_sync_int : STD_LOGIC;
  signal pcs_rxreset_int : STD_LOGIC;
  signal pcs_test_pattern_error_count_control_core_int : STD_LOGIC;
  signal pcs_top_i_n_1 : STD_LOGIC;
  signal pcs_top_i_n_15 : STD_LOGIC;
  signal pma_pmd_status_tx_fault_core_int : STD_LOGIC;
  signal prbs31_rx_enable_core_int : STD_LOGIC;
  signal prbs31_rx_enable_core_rega : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of prbs31_rx_enable_core_rega : signal is std.standard.true;
  attribute equivalent_register_removal of prbs31_rx_enable_core_rega : signal is "no";
  signal prbs31_rx_enable_core_regb : STD_LOGIC;
  attribute DONT_TOUCH of prbs31_rx_enable_core_regb : signal is std.standard.true;
  attribute equivalent_register_removal of prbs31_rx_enable_core_regb : signal is "no";
  signal prbs31_tx_enable_core_int : STD_LOGIC;
  signal prbs31_tx_enable_core_reg : STD_LOGIC;
  signal pseudo_rand_seeds_int : STD_LOGIC_VECTOR ( 115 downto 0 );
  signal q : STD_LOGIC;
  signal rx_66_raw_int : STD_LOGIC_VECTOR ( 65 downto 0 );
  signal \rx_elastic_buffer_i/idle_delete_i/idle_detect_i0/comp_0\ : STD_LOGIC;
  signal \rx_elastic_buffer_i/idle_delete_i/idle_detect_i0/comp_1\ : STD_LOGIC;
  signal \rx_elastic_buffer_i/idle_delete_i/idle_detect_i0/comp_8\ : STD_LOGIC;
  signal \rx_elastic_buffer_i/idle_delete_i/idle_detect_i1/comp_0\ : STD_LOGIC;
  signal \rx_elastic_buffer_i/idle_delete_i/idle_detect_i1/comp_1\ : STD_LOGIC;
  signal \rx_elastic_buffer_i/idle_delete_i/idle_detect_i1/comp_8\ : STD_LOGIC;
  signal \rx_elastic_buffer_i/idle_delete_i/seq_detect_i0/comp_0\ : STD_LOGIC;
  signal \rx_elastic_buffer_i/idle_delete_i/seq_detect_i0/comp_1\ : STD_LOGIC;
  signal \rx_elastic_buffer_i/idle_delete_i/seq_detect_i0/comp_2\ : STD_LOGIC;
  signal \rx_elastic_buffer_i/idle_delete_i/seq_detect_i1/comp_0\ : STD_LOGIC;
  signal \rx_elastic_buffer_i/idle_delete_i/seq_detect_i1/comp_1\ : STD_LOGIC;
  signal \rx_elastic_buffer_i/idle_delete_i/seq_detect_i1/comp_2\ : STD_LOGIC;
  signal rx_gt : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal \rx_pcs_i/rx_decoder_i/DecodeWord\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \rx_pcs_i/rx_decoder_i/DecodeWord0\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \rx_pcs_i/rx_decoder_i/DecodeWord1\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \rx_pcs_i/rx_decoder_i/DecodeWord2\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \rx_pcs_i/rx_decoder_i/DecodeWord3\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \rx_pcs_i/rx_decoder_i/DecodeWord4\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \rx_pcs_i/rx_decoder_i/DecodeWord5\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \rx_pcs_i/rx_decoder_i/mcp1_dec_c0\ : STD_LOGIC;
  signal \rx_pcs_i/rx_decoder_i/mcp1_dec_c1\ : STD_LOGIC;
  signal \rx_pcs_i/rx_decoder_i/mcp1_dec_c2\ : STD_LOGIC;
  signal \rx_pcs_i/rx_decoder_i/mcp1_dec_c3\ : STD_LOGIC;
  signal \rx_pcs_i/rx_decoder_i/mcp1_dec_c4\ : STD_LOGIC;
  signal \rx_pcs_i/rx_decoder_i/mcp1_dec_c5\ : STD_LOGIC;
  signal \rx_pcs_i/rx_decoder_i/mcp1_dec_c6\ : STD_LOGIC;
  signal \rx_pcs_i/rx_decoder_i/mcp1_dec_c7\ : STD_LOGIC;
  signal rx_test_mode_int : STD_LOGIC;
  signal rx_test_mode_int_reg : STD_LOGIC;
  signal rx_test_patt_sel_int : STD_LOGIC;
  signal rx_test_pattern_enable_core_int : STD_LOGIC;
  signal rx_xgmii_ctrl_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rx_xgmii_data_int : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal rxdatavalid : STD_LOGIC;
  signal rxheadervalid : STD_LOGIC;
  signal rxusrclk2_en156 : STD_LOGIC;
  attribute MAX_FANOUT of rxusrclk2_en156 : signal is "50";
  attribute RTL_MAX_FANOUT of rxusrclk2_en156 : signal is "found";
  attribute equivalent_register_removal of rxusrclk2_en156 : signal is "no";
  signal signal_detect_sync : STD_LOGIC;
  signal synch_5_n_1 : STD_LOGIC;
  signal test_data_patt_sel_int : STD_LOGIC;
  signal test_patt_sel_int : STD_LOGIC;
  signal timer_125us_cycles_core_int : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tx_66_scr_int : STD_LOGIC_VECTOR ( 65 downto 0 );
  signal tx_disable_int : STD_LOGIC;
  signal \tx_pcs_i/pcs_scramble_i/new_tx_test_seed\ : STD_LOGIC;
  signal \tx_pcs_i/pcs_scramble_i/tx_test_patt_seed_sel\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tx_pcs_i/tx_66_enc_fsm\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tx_test_pattern_enable_core_int : STD_LOGIC;
  signal txsequence : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal xgmii_txc_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute DONT_TOUCH of xgmii_txc_reg : signal is std.standard.true;
  attribute equivalent_register_removal of xgmii_txc_reg : signal is "no";
  signal xgmii_txc_reg2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute DONT_TOUCH of xgmii_txc_reg2 : signal is std.standard.true;
  attribute equivalent_register_removal of xgmii_txc_reg2 : signal is "no";
  signal xgmii_txd_reg : STD_LOGIC_VECTOR ( 63 downto 0 );
  attribute DONT_TOUCH of xgmii_txd_reg : signal is std.standard.true;
  attribute equivalent_register_removal of xgmii_txd_reg : signal is "no";
  signal xgmii_txd_reg2 : STD_LOGIC_VECTOR ( 63 downto 0 );
  attribute DONT_TOUCH of xgmii_txd_reg2 : signal is std.standard.true;
  attribute equivalent_register_removal of xgmii_txd_reg2 : signal is "no";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of mcp1_gt_slip_int_reg_reg : label is "no";
  attribute DONT_TOUCH of prbs31_rx_enable_core_rega_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of prbs31_rx_enable_core_rega_reg : label is "yes";
  attribute equivalent_register_removal of prbs31_rx_enable_core_rega_reg : label is "no";
  attribute DONT_TOUCH of prbs31_rx_enable_core_regb_reg : label is std.standard.true;
  attribute KEEP of prbs31_rx_enable_core_regb_reg : label is "yes";
  attribute equivalent_register_removal of prbs31_rx_enable_core_regb_reg : label is "no";
  attribute DONT_TOUCH of \xgmii_txc_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txc_reg2_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txc_reg2_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txc_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txc_reg2_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txc_reg2_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txc_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txc_reg2_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txc_reg2_reg[2]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txc_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txc_reg2_reg[3]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txc_reg2_reg[3]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txc_reg2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txc_reg2_reg[4]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txc_reg2_reg[4]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txc_reg2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txc_reg2_reg[5]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txc_reg2_reg[5]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txc_reg2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txc_reg2_reg[6]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txc_reg2_reg[6]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txc_reg2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txc_reg2_reg[7]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txc_reg2_reg[7]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txc_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txc_reg_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txc_reg_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txc_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txc_reg_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txc_reg_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txc_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txc_reg_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txc_reg_reg[2]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txc_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txc_reg_reg[3]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txc_reg_reg[3]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txc_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txc_reg_reg[4]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txc_reg_reg[4]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txc_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txc_reg_reg[5]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txc_reg_reg[5]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txc_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txc_reg_reg[6]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txc_reg_reg[6]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txc_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txc_reg_reg[7]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txc_reg_reg[7]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[10]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[10]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[10]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[11]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[11]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[11]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[12]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[12]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[12]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[13]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[13]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[13]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[14]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[14]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[14]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[15]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[15]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[15]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[16]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[16]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[16]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[17]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[17]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[17]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[18]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[18]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[18]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[19]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[19]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[19]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[20]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[20]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[20]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[21]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[21]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[21]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[22]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[22]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[22]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[23]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[23]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[23]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[24]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[24]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[24]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[25]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[25]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[25]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[26]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[26]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[26]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[27]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[27]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[27]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[28]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[28]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[28]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[29]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[29]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[29]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[2]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[30]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[30]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[30]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[31]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[31]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[31]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[32]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[32]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[32]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[33]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[33]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[33]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[34]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[34]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[34]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[35]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[35]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[35]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[36]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[36]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[36]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[37]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[37]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[37]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[38]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[38]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[38]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[39]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[39]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[39]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[3]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[3]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[40]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[40]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[40]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[41]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[41]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[41]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[42]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[42]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[42]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[43]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[43]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[43]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[44]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[44]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[44]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[45]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[45]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[45]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[46]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[46]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[46]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[47]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[47]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[47]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[48]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[48]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[48]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[49]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[49]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[49]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[4]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[4]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[50]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[50]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[50]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[51]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[51]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[51]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[52]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[52]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[52]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[53]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[53]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[53]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[54]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[54]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[54]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[55]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[55]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[55]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[56]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[56]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[56]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[57]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[57]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[57]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[58]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[58]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[58]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[59]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[59]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[59]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[5]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[5]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[60]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[60]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[60]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[61]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[61]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[61]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[62]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[62]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[62]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[63]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[63]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[63]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[6]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[6]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[7]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[7]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[8]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[8]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[9]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[9]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[9]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[10]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[10]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[10]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[11]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[11]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[11]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[12]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[12]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[12]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[13]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[13]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[13]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[14]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[14]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[14]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[15]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[15]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[15]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[16]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[16]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[16]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[17]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[17]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[17]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[18]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[18]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[18]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[19]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[19]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[19]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[20]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[20]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[20]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[21]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[21]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[21]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[22]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[22]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[22]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[23]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[23]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[23]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[24]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[24]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[24]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[25]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[25]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[25]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[26]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[26]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[26]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[27]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[27]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[27]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[28]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[28]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[28]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[29]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[29]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[29]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[2]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[30]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[30]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[30]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[31]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[31]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[31]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[32]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[32]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[32]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[33]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[33]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[33]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[34]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[34]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[34]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[35]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[35]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[35]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[36]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[36]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[36]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[37]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[37]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[37]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[38]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[38]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[38]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[39]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[39]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[39]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[3]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[3]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[40]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[40]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[40]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[41]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[41]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[41]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[42]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[42]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[42]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[43]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[43]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[43]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[44]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[44]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[44]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[45]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[45]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[45]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[46]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[46]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[46]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[47]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[47]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[47]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[48]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[48]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[48]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[49]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[49]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[49]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[4]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[4]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[50]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[50]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[50]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[51]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[51]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[51]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[52]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[52]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[52]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[53]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[53]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[53]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[54]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[54]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[54]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[55]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[55]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[55]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[56]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[56]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[56]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[57]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[57]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[57]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[58]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[58]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[58]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[59]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[59]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[59]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[5]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[5]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[60]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[60]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[60]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[61]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[61]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[61]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[62]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[62]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[62]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[63]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[63]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[63]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[6]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[6]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[7]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[7]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[8]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[8]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[9]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[9]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[9]\ : label is "no";
begin
  b_lock <= \^b_lock\;
  core_status(0) <= \^core_status\(0);
  data_out_reg <= \^data_out_reg\;
  hiber <= \^hiber\;
  mcp1_gt_slip_int_reg <= \^mcp1_gt_slip_int_reg\;
  \out\(0) <= \^out\(0);
\G_7SERIES_RXRATECOUNTER.rxratecounter_i\: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_rxratecounter
     port map (
      D(65 downto 0) => rx_66_raw_int(65 downto 0),
      DecodeWord(0) => \rx_pcs_i/rx_decoder_i/DecodeWord\(2),
      DecodeWord0(0) => \rx_pcs_i/rx_decoder_i/DecodeWord0\(2),
      DecodeWord1(0) => \rx_pcs_i/rx_decoder_i/DecodeWord1\(2),
      DecodeWord2(0) => \rx_pcs_i/rx_decoder_i/DecodeWord2\(2),
      DecodeWord3(0) => \rx_pcs_i/rx_decoder_i/DecodeWord3\(2),
      DecodeWord4(0) => \rx_pcs_i/rx_decoder_i/DecodeWord4\(2),
      DecodeWord5(0) => \rx_pcs_i/rx_decoder_i/DecodeWord5\(2),
      E(0) => rxusrclk2_en156,
      Q(33 downto 0) => rx_gt(33 downto 0),
      SR(0) => \rx_pcs_i/rx_decoder_i/mcp1_dec_c0\,
      SS(0) => \rx_pcs_i/rx_decoder_i/mcp1_dec_c6\,
      \mcp1_dec_c7_reg[7]\ => pcs_top_i_n_15,
      \mcp1_r_type_next_reg_reg[2]\ => pcs_top_i_n_1,
      \out\ => eq_rxusrclk2_en156,
      rxdatavalid => rxdatavalid,
      rxheadervalid => rxheadervalid,
      rxusrclk2 => rxusrclk2,
      \rxusrclk2_en156_reg_rep__0_0\(0) => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_5\,
      \rxusrclk2_en156_reg_rep__2_0\(2) => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_2\,
      \rxusrclk2_en156_reg_rep__2_0\(1) => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_3\,
      \rxusrclk2_en156_reg_rep__2_0\(0) => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_4\,
      \rxusrclk2_en156_reg_rep__5_0\(2) => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_6\,
      \rxusrclk2_en156_reg_rep__5_0\(1) => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_7\,
      \rxusrclk2_en156_reg_rep__5_0\(0) => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_8\,
      \rxusrclk2_en156_reg_rep__6_0\(1) => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_9\,
      \rxusrclk2_en156_reg_rep__6_0\(0) => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_10\,
      \rxusrclk2_en156_reg_rep__8_0\(0) => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      \rxusrclk2_en156_reg_rep__9_0\ => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\,
      \rxusrclk2_en156_reg_rep__9_1\ => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_13\,
      \rxusrclk2_en156_reg_rep__9_2\(0) => \rx_pcs_i/rx_decoder_i/mcp1_dec_c1\,
      \rxusrclk2_en156_reg_rep__9_3\(0) => \rx_pcs_i/rx_decoder_i/mcp1_dec_c2\,
      \rxusrclk2_en156_reg_rep__9_4\(0) => \rx_pcs_i/rx_decoder_i/mcp1_dec_c3\,
      \rxusrclk2_en156_reg_rep__9_5\(0) => \rx_pcs_i/rx_decoder_i/mcp1_dec_c4\,
      \rxusrclk2_en156_reg_rep__9_6\(0) => \rx_pcs_i/rx_decoder_i/mcp1_dec_c5\,
      \rxusrclk2_en156_reg_rep__9_7\(0) => \rx_pcs_i/rx_decoder_i/mcp1_dec_c7\
    );
\G_7SERIES_TXFIFO.txratefifo_i\: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_txratefifo
     port map (
      D(31 downto 0) => gt_txd_mux(31 downto 0),
      Q(5 downto 0) => txsequence(5 downto 0),
      coreclk => coreclk,
      fifo_full => pma_pmd_status_tx_fault_core_int,
      \^q\ => q,
      reset => reset,
      tx_66_fifo(65 downto 0) => tx_66_scr_int(65 downto 0),
      txreset_txusrclk2 => txreset_txusrclk2,
      \txsequence_int_reg[6]_0\(1 downto 0) => gt_txc_mux(1 downto 0),
      txusrclk2 => txusrclk2
    );
clear_rx_prbs_err_count_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => clear_rx_prbs_err_count0,
      Q => clear_rx_prbs_err_count,
      R => '0'
    );
clear_test_pattern_err_count_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => clear_test_pattern_err_count,
      Q => clear_test_pattern_err_count_reg,
      R => '0'
    );
core_in_testmode_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => core_in_testmode_wire,
      Q => core_in_testmode,
      R => '0'
    );
coreclk_rxusrclk2_resets_resyncs_i: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer
     port map (
      in0 => pcs_reset_core_reg,
      pcs_rxreset_int => pcs_rxreset_int,
      rxusrclk2 => rxusrclk2
    );
coreclk_rxusrclk2_resyncs2_i: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_resyncs_en
     port map (
      E(0) => rxusrclk2_en156,
      d => clear_test_pattern_err_count_reg,
      q => clear_test_pattern_error_count,
      rxusrclk2 => rxusrclk2
    );
coreclk_rxusrclk2_resyncs_i: entity work.\ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_coherent_resyncs_en__parameterized0\
     port map (
      E(0) => rxusrclk2_en156,
      clear_rx_prbs_err_count0 => clear_rx_prbs_err_count0,
      \d5_reg[0]_0\(1) => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_3\,
      \d5_reg[0]_0\(0) => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_4\,
      data_pattern_select_core => test_data_patt_sel_int,
      in0 => \^b_lock\,
      \out\ => prbs31_rx_enable_core_rega,
      \outreg_reg[2]_0\ => coreclk_rxusrclk2_resyncs_i_n_4,
      \outreg_reg[3]_0\(3) => \^out\(0),
      \outreg_reg[3]_0\(2) => rx_test_mode_int,
      \outreg_reg[3]_0\(1) => rx_test_patt_sel_int,
      \outreg_reg[3]_0\(0) => coreclk_rxusrclk2_resyncs_i_n_3,
      pcs_rxreset_int => pcs_rxreset_int,
      q => clear_test_pattern_error_count,
      rx_test_pattern_enable_core => rx_test_pattern_enable_core_int,
      rxreset_rxusrclk2 => rxreset_rxusrclk2,
      rxusrclk2 => rxusrclk2,
      test_pattern_select_core => test_patt_sel_int
    );
coreclk_txusrclk2_resyncs_i: entity work.\ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_resyncs__parameterized0\
     port map (
      in0 => prbs31_tx_enable_core_reg,
      pcs_loopback_core_int => pcs_loopback_core_int,
      q => q,
      tx_prbs31_en => tx_prbs31_en,
      txusrclk2 => txusrclk2
    );
\ebuff_gen.rx_elastic_buffer_i\: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_elastic_buffer_wrapper
     port map (
      Q(63 downto 0) => rx_xgmii_data_int(63 downto 0),
      comp_0 => \rx_elastic_buffer_i/idle_delete_i/idle_detect_i0/comp_0\,
      comp_0_0 => \rx_elastic_buffer_i/idle_delete_i/idle_detect_i1/comp_0\,
      comp_0_3 => \rx_elastic_buffer_i/idle_delete_i/seq_detect_i0/comp_0\,
      comp_0_5 => \rx_elastic_buffer_i/idle_delete_i/seq_detect_i1/comp_0\,
      comp_1 => \rx_elastic_buffer_i/idle_delete_i/idle_detect_i0/comp_1\,
      comp_1_1 => \rx_elastic_buffer_i/idle_delete_i/idle_detect_i1/comp_1\,
      comp_1_4 => \rx_elastic_buffer_i/idle_delete_i/seq_detect_i0/comp_1\,
      comp_1_6 => \rx_elastic_buffer_i/idle_delete_i/seq_detect_i1/comp_1\,
      comp_2 => \rx_elastic_buffer_i/idle_delete_i/seq_detect_i0/comp_2\,
      comp_2_7 => \rx_elastic_buffer_i/idle_delete_i/seq_detect_i1/comp_2\,
      comp_8 => \rx_elastic_buffer_i/idle_delete_i/idle_detect_i0/comp_8\,
      comp_8_2 => \rx_elastic_buffer_i/idle_delete_i/idle_detect_i1/comp_8\,
      coreclk => coreclk,
      \mcp1_ctrl_pipe_reg[7]\(7 downto 0) => rx_xgmii_ctrl_int(7 downto 0),
      \out\ => eq_rxusrclk2_en156,
      pcs_loopback_core_int => pcs_loopback_core_int,
      reset => reset,
      rxreset_rxusrclk2 => rxreset_rxusrclk2,
      rxusrclk2 => rxusrclk2,
      xgmii_rxc(7 downto 0) => xgmii_rxc(7 downto 0),
      \xgmii_rxc[7]\(7 downto 0) => xgmii_txc_reg2(7 downto 0),
      xgmii_rxd(63 downto 0) => xgmii_rxd(63 downto 0),
      \xgmii_rxd[63]\(63 downto 0) => xgmii_txd_reg2(63 downto 0)
    );
gt_slip_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => gt_slip0,
      Q => gt_slip,
      R => '0'
    );
gt_slip_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => \^mcp1_gt_slip_int_reg\,
      Q => \gt_slip_reg__0\,
      R => '0'
    );
\gt_txc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => gt_txc_mux(0),
      Q => gt_txc(0),
      R => '0'
    );
\gt_txc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => gt_txc_mux(1),
      Q => gt_txc(1),
      R => '0'
    );
\gt_txc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => txsequence(0),
      Q => gt_txc(2),
      R => '0'
    );
\gt_txc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => txsequence(1),
      Q => gt_txc(3),
      R => '0'
    );
\gt_txc_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => txsequence(2),
      Q => gt_txc(4),
      R => '0'
    );
\gt_txc_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => txsequence(3),
      Q => gt_txc(5),
      R => '0'
    );
\gt_txc_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => txsequence(4),
      Q => gt_txc(6),
      R => '0'
    );
\gt_txc_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => txsequence(5),
      Q => gt_txc(7),
      R => '0'
    );
\gt_txd_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => gt_txd_mux(0),
      Q => gt_txd(0),
      R => '0'
    );
\gt_txd_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => gt_txd_mux(10),
      Q => gt_txd(10),
      R => '0'
    );
\gt_txd_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => gt_txd_mux(11),
      Q => gt_txd(11),
      R => '0'
    );
\gt_txd_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => gt_txd_mux(12),
      Q => gt_txd(12),
      R => '0'
    );
\gt_txd_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => gt_txd_mux(13),
      Q => gt_txd(13),
      R => '0'
    );
\gt_txd_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => gt_txd_mux(14),
      Q => gt_txd(14),
      R => '0'
    );
\gt_txd_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => gt_txd_mux(15),
      Q => gt_txd(15),
      R => '0'
    );
\gt_txd_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => gt_txd_mux(16),
      Q => gt_txd(16),
      R => '0'
    );
\gt_txd_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => gt_txd_mux(17),
      Q => gt_txd(17),
      R => '0'
    );
\gt_txd_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => gt_txd_mux(18),
      Q => gt_txd(18),
      R => '0'
    );
\gt_txd_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => gt_txd_mux(19),
      Q => gt_txd(19),
      R => '0'
    );
\gt_txd_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => gt_txd_mux(1),
      Q => gt_txd(1),
      R => '0'
    );
\gt_txd_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => gt_txd_mux(20),
      Q => gt_txd(20),
      R => '0'
    );
\gt_txd_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => gt_txd_mux(21),
      Q => gt_txd(21),
      R => '0'
    );
\gt_txd_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => gt_txd_mux(22),
      Q => gt_txd(22),
      R => '0'
    );
\gt_txd_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => gt_txd_mux(23),
      Q => gt_txd(23),
      R => '0'
    );
\gt_txd_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => gt_txd_mux(24),
      Q => gt_txd(24),
      R => '0'
    );
\gt_txd_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => gt_txd_mux(25),
      Q => gt_txd(25),
      R => '0'
    );
\gt_txd_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => gt_txd_mux(26),
      Q => gt_txd(26),
      R => '0'
    );
\gt_txd_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => gt_txd_mux(27),
      Q => gt_txd(27),
      R => '0'
    );
\gt_txd_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => gt_txd_mux(28),
      Q => gt_txd(28),
      R => '0'
    );
\gt_txd_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => gt_txd_mux(29),
      Q => gt_txd(29),
      R => '0'
    );
\gt_txd_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => gt_txd_mux(2),
      Q => gt_txd(2),
      R => '0'
    );
\gt_txd_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => gt_txd_mux(30),
      Q => gt_txd(30),
      R => '0'
    );
\gt_txd_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => gt_txd_mux(31),
      Q => gt_txd(31),
      R => '0'
    );
\gt_txd_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => gt_txd_mux(3),
      Q => gt_txd(3),
      R => '0'
    );
\gt_txd_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => gt_txd_mux(4),
      Q => gt_txd(4),
      R => '0'
    );
\gt_txd_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => gt_txd_mux(5),
      Q => gt_txd(5),
      R => '0'
    );
\gt_txd_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => gt_txd_mux(6),
      Q => gt_txd(6),
      R => '0'
    );
\gt_txd_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => gt_txd_mux(7),
      Q => gt_txd(7),
      R => '0'
    );
\gt_txd_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => gt_txd_mux(8),
      Q => gt_txd(8),
      R => '0'
    );
\gt_txd_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => gt_txd_mux(9),
      Q => gt_txd(9),
      R => '0'
    );
management_inst: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_management_top
     port map (
      Q(15 downto 0) => timer_125us_cycles_core_int(15 downto 0),
      SR(0) => \^data_out_reg\,
      areset_coreclk => areset_coreclk,
      asynch_fifo_i_i_68(0) => \tx_pcs_i/pcs_scramble_i/tx_test_patt_seed_sel\(0),
      clear_test_pattern_err_count => clear_test_pattern_err_count,
      core_in_testmode_wire => core_in_testmode_wire,
      core_status(0) => \^core_status\(0),
      coreclk => coreclk,
      counter_out => pcs_error_block_count_control_core_int,
      dclk => dclk,
      dclk_reset => dclk_reset,
      drp_daddr(15 downto 0) => drp_daddr(15 downto 0),
      drp_den => drp_den,
      drp_di(15 downto 0) => drp_di(15 downto 0),
      drp_drdy => drp_drdy,
      drp_drpdo(15 downto 0) => drp_drpdo(15 downto 0),
      drp_dwe => drp_dwe,
      drp_gnt => drp_gnt,
      drp_req => drp_req,
      fifo_full => pma_pmd_status_tx_fault_core_int,
      in0 => tx_disable_int,
      loopback_ctrl(0) => loopback_ctrl(0),
      mdc => mdc,
      mdio_in => mdio_in,
      mdio_out => mdio_out,
      mdio_tri => mdio_tri,
      new_tx_test_seed => \tx_pcs_i/pcs_scramble_i/new_tx_test_seed\,
      \out\ => prbs31_rx_enable_core_regb,
      \pcs_ber_count_reg[0]\ => pcs_ber_count_control_core_int,
      pcs_hi_ber_core_int => pcs_hi_ber_core_int,
      pcs_loopback_core_int => pcs_loopback_core_int,
      pcs_reset_clear_core_intr => pcs_reset_clear_core_intr,
      pcs_rx_link_up_core_sync_int => pcs_rx_link_up_core_sync_int,
      \pcs_test_pattern_error_count_reg[0]\ => pcs_test_pattern_error_count_control_core_int,
      pma_pmd_type(2 downto 0) => pma_pmd_type(2 downto 0),
      pma_resetout => pma_resetout,
      prbs31_rx_enable_core_int => prbs31_rx_enable_core_int,
      prbs31_tx_enable_core_int => prbs31_tx_enable_core_int,
      prtad(4 downto 0) => prtad(4 downto 0),
      pseudo_rand_seeds_int(115 downto 0) => pseudo_rand_seeds_int(115 downto 0),
      \q_reg[0]\ => synch_5_n_1,
      \q_reg[1]\ => management_inst_n_178,
      \q_reg[3]\(3) => tx_test_pattern_enable_core_int,
      \q_reg[3]\(2) => rx_test_pattern_enable_core_int,
      \q_reg[3]\(1) => test_patt_sel_int,
      \q_reg[3]\(0) => test_data_patt_sel_int,
      \q_reg[3]_0\ => management_inst_n_177,
      \rd_data_reg[1]\(0) => \tx_pcs_i/tx_66_enc_fsm\(0),
      \reg_1_0_15__0\ => \ieee_registers_i/common_reg_block/reg_1_0_15__0\,
      reset => reset,
      resetdone => resetdone,
      signal_detect_sync => signal_detect_sync,
      tx_66_fifo(0) => tx_66_scr_int(0)
    );
mcp1_gt_slip_int_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_5\,
      D => gt_slip_int,
      Q => \^mcp1_gt_slip_int_reg\,
      R => '0'
    );
\mcp1_rx_66_raw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_10\,
      D => rx_66_raw_int(0),
      Q => mcp1_rx_66_raw(0),
      R => '0'
    );
\mcp1_rx_66_raw_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_10\,
      D => rx_66_raw_int(10),
      Q => mcp1_rx_66_raw(10),
      R => '0'
    );
\mcp1_rx_66_raw_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_10\,
      D => rx_66_raw_int(11),
      Q => mcp1_rx_66_raw(11),
      R => '0'
    );
\mcp1_rx_66_raw_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_10\,
      D => rx_66_raw_int(12),
      Q => mcp1_rx_66_raw(12),
      R => '0'
    );
\mcp1_rx_66_raw_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_10\,
      D => rx_66_raw_int(13),
      Q => mcp1_rx_66_raw(13),
      R => '0'
    );
\mcp1_rx_66_raw_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_10\,
      D => rx_66_raw_int(14),
      Q => mcp1_rx_66_raw(14),
      R => '0'
    );
\mcp1_rx_66_raw_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_10\,
      D => rx_66_raw_int(15),
      Q => mcp1_rx_66_raw(15),
      R => '0'
    );
\mcp1_rx_66_raw_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_10\,
      D => rx_66_raw_int(16),
      Q => mcp1_rx_66_raw(16),
      R => '0'
    );
\mcp1_rx_66_raw_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_10\,
      D => rx_66_raw_int(17),
      Q => mcp1_rx_66_raw(17),
      R => '0'
    );
\mcp1_rx_66_raw_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_10\,
      D => rx_66_raw_int(18),
      Q => mcp1_rx_66_raw(18),
      R => '0'
    );
\mcp1_rx_66_raw_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_10\,
      D => rx_66_raw_int(19),
      Q => mcp1_rx_66_raw(19),
      R => '0'
    );
\mcp1_rx_66_raw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_10\,
      D => rx_66_raw_int(1),
      Q => mcp1_rx_66_raw(1),
      R => '0'
    );
\mcp1_rx_66_raw_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_10\,
      D => rx_66_raw_int(20),
      Q => mcp1_rx_66_raw(20),
      R => '0'
    );
\mcp1_rx_66_raw_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(21),
      Q => mcp1_rx_66_raw(21),
      R => '0'
    );
\mcp1_rx_66_raw_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(22),
      Q => mcp1_rx_66_raw(22),
      R => '0'
    );
\mcp1_rx_66_raw_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(23),
      Q => mcp1_rx_66_raw(23),
      R => '0'
    );
\mcp1_rx_66_raw_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(24),
      Q => mcp1_rx_66_raw(24),
      R => '0'
    );
\mcp1_rx_66_raw_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(25),
      Q => mcp1_rx_66_raw(25),
      R => '0'
    );
\mcp1_rx_66_raw_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(26),
      Q => mcp1_rx_66_raw(26),
      R => '0'
    );
\mcp1_rx_66_raw_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(27),
      Q => mcp1_rx_66_raw(27),
      R => '0'
    );
\mcp1_rx_66_raw_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(28),
      Q => mcp1_rx_66_raw(28),
      R => '0'
    );
\mcp1_rx_66_raw_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(29),
      Q => mcp1_rx_66_raw(29),
      R => '0'
    );
\mcp1_rx_66_raw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_10\,
      D => rx_66_raw_int(2),
      Q => mcp1_rx_66_raw(2),
      R => '0'
    );
\mcp1_rx_66_raw_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(30),
      Q => mcp1_rx_66_raw(30),
      R => '0'
    );
\mcp1_rx_66_raw_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(31),
      Q => mcp1_rx_66_raw(31),
      R => '0'
    );
\mcp1_rx_66_raw_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(32),
      Q => mcp1_rx_66_raw(32),
      R => '0'
    );
\mcp1_rx_66_raw_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(33),
      Q => mcp1_rx_66_raw(33),
      R => '0'
    );
\mcp1_rx_66_raw_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(34),
      Q => mcp1_rx_66_raw(34),
      R => '0'
    );
\mcp1_rx_66_raw_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(35),
      Q => mcp1_rx_66_raw(35),
      R => '0'
    );
\mcp1_rx_66_raw_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(36),
      Q => mcp1_rx_66_raw(36),
      R => '0'
    );
\mcp1_rx_66_raw_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(37),
      Q => mcp1_rx_66_raw(37),
      R => '0'
    );
\mcp1_rx_66_raw_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(38),
      Q => mcp1_rx_66_raw(38),
      R => '0'
    );
\mcp1_rx_66_raw_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(39),
      Q => mcp1_rx_66_raw(39),
      R => '0'
    );
\mcp1_rx_66_raw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_10\,
      D => rx_66_raw_int(3),
      Q => mcp1_rx_66_raw(3),
      R => '0'
    );
\mcp1_rx_66_raw_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(40),
      Q => mcp1_rx_66_raw(40),
      R => '0'
    );
\mcp1_rx_66_raw_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(41),
      Q => mcp1_rx_66_raw(41),
      R => '0'
    );
\mcp1_rx_66_raw_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(42),
      Q => mcp1_rx_66_raw(42),
      R => '0'
    );
\mcp1_rx_66_raw_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(43),
      Q => mcp1_rx_66_raw(43),
      R => '0'
    );
\mcp1_rx_66_raw_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(44),
      Q => mcp1_rx_66_raw(44),
      R => '0'
    );
\mcp1_rx_66_raw_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(45),
      Q => mcp1_rx_66_raw(45),
      R => '0'
    );
\mcp1_rx_66_raw_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(46),
      Q => mcp1_rx_66_raw(46),
      R => '0'
    );
\mcp1_rx_66_raw_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(47),
      Q => mcp1_rx_66_raw(47),
      R => '0'
    );
\mcp1_rx_66_raw_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(48),
      Q => mcp1_rx_66_raw(48),
      R => '0'
    );
\mcp1_rx_66_raw_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(49),
      Q => mcp1_rx_66_raw(49),
      R => '0'
    );
\mcp1_rx_66_raw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_10\,
      D => rx_66_raw_int(4),
      Q => mcp1_rx_66_raw(4),
      R => '0'
    );
\mcp1_rx_66_raw_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(50),
      Q => mcp1_rx_66_raw(50),
      R => '0'
    );
\mcp1_rx_66_raw_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(51),
      Q => mcp1_rx_66_raw(51),
      R => '0'
    );
\mcp1_rx_66_raw_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(52),
      Q => mcp1_rx_66_raw(52),
      R => '0'
    );
\mcp1_rx_66_raw_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(53),
      Q => mcp1_rx_66_raw(53),
      R => '0'
    );
\mcp1_rx_66_raw_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(54),
      Q => mcp1_rx_66_raw(54),
      R => '0'
    );
\mcp1_rx_66_raw_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(55),
      Q => mcp1_rx_66_raw(55),
      R => '0'
    );
\mcp1_rx_66_raw_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(56),
      Q => mcp1_rx_66_raw(56),
      R => '0'
    );
\mcp1_rx_66_raw_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(57),
      Q => mcp1_rx_66_raw(57),
      R => '0'
    );
\mcp1_rx_66_raw_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(58),
      Q => mcp1_rx_66_raw(58),
      R => '0'
    );
\mcp1_rx_66_raw_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(59),
      Q => mcp1_rx_66_raw(59),
      R => '0'
    );
\mcp1_rx_66_raw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_10\,
      D => rx_66_raw_int(5),
      Q => mcp1_rx_66_raw(5),
      R => '0'
    );
\mcp1_rx_66_raw_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(60),
      Q => mcp1_rx_66_raw(60),
      R => '0'
    );
\mcp1_rx_66_raw_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(61),
      Q => mcp1_rx_66_raw(61),
      R => '0'
    );
\mcp1_rx_66_raw_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(62),
      Q => mcp1_rx_66_raw(62),
      R => '0'
    );
\mcp1_rx_66_raw_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(63),
      Q => mcp1_rx_66_raw(63),
      R => '0'
    );
\mcp1_rx_66_raw_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(64),
      Q => mcp1_rx_66_raw(64),
      R => '0'
    );
\mcp1_rx_66_raw_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(65),
      Q => mcp1_rx_66_raw(65),
      R => '0'
    );
\mcp1_rx_66_raw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_10\,
      D => rx_66_raw_int(6),
      Q => mcp1_rx_66_raw(6),
      R => '0'
    );
\mcp1_rx_66_raw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_10\,
      D => rx_66_raw_int(7),
      Q => mcp1_rx_66_raw(7),
      R => '0'
    );
\mcp1_rx_66_raw_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_10\,
      D => rx_66_raw_int(8),
      Q => mcp1_rx_66_raw(8),
      R => '0'
    );
\mcp1_rx_66_raw_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_10\,
      D => rx_66_raw_int(9),
      Q => mcp1_rx_66_raw(9),
      R => '0'
    );
norm_err_block_counter_i: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_rxusrclk2_coreclk_counter_resync
     port map (
      coreclk => coreclk,
      counter_out => pcs_error_block_count_control_core_int,
      err_block_count_inc => err_block_count_inc,
      mcp1_counter_3_reg_0 => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\,
      rx_test_mode_int_reg => rx_test_mode_int_reg,
      rxreset_rxusrclk2 => rxreset_rxusrclk2,
      rxusrclk2 => rxusrclk2
    );
pcs_ber_counter_i: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_rxusrclk2_coreclk_counter_resync_23
     port map (
      ber_count_inc => ber_count_inc,
      coreclk => coreclk,
      counter_out => pcs_ber_count_control_core_int,
      mcp1_counter_3_reg_0 => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\,
      rxreset_rxusrclk2 => rxreset_rxusrclk2,
      rxusrclk2 => rxusrclk2
    );
pcs_reset_core_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \^data_out_reg\,
      Q => pcs_reset_core_reg,
      R => '0'
    );
pcs_rx_link_up_core_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_5\,
      D => pcs_rx_link_up_core_int,
      Q => pcs_rx_link_up_core_reg,
      R => '0'
    );
pcs_top_i: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_pcs_top
     port map (
      D(7 downto 0) => xgmii_txc_reg(7 downto 0),
      E(0) => rxusrclk2_en156,
      \FSM_sequential_mcp1_state_reg[0]\(2) => rx_test_mode_int,
      \FSM_sequential_mcp1_state_reg[0]\(1) => rx_test_patt_sel_int,
      \FSM_sequential_mcp1_state_reg[0]\(0) => coreclk_rxusrclk2_resyncs_i_n_3,
      Q(15 downto 0) => timer_125us_cycles_core_int(15 downto 0),
      SR(0) => \rx_pcs_i/rx_decoder_i/mcp1_dec_c0\,
      SS(0) => \rx_pcs_i/rx_decoder_i/mcp1_dec_c6\,
      ber_count_inc => ber_count_inc,
      cable_pull => cable_pull,
      comp_0 => \rx_elastic_buffer_i/idle_delete_i/idle_detect_i0/comp_0\,
      comp_0_1 => \rx_elastic_buffer_i/idle_delete_i/seq_detect_i0/comp_0\,
      comp_0_6 => \rx_elastic_buffer_i/idle_delete_i/idle_detect_i1/comp_0\,
      comp_0_7 => \rx_elastic_buffer_i/idle_delete_i/seq_detect_i1/comp_0\,
      comp_1 => \rx_elastic_buffer_i/idle_delete_i/idle_detect_i0/comp_1\,
      comp_1_0 => \rx_elastic_buffer_i/idle_delete_i/seq_detect_i0/comp_1\,
      comp_1_4 => \rx_elastic_buffer_i/idle_delete_i/idle_detect_i1/comp_1\,
      comp_1_5 => \rx_elastic_buffer_i/idle_delete_i/seq_detect_i1/comp_1\,
      comp_2 => \rx_elastic_buffer_i/idle_delete_i/seq_detect_i0/comp_2\,
      comp_2_3 => \rx_elastic_buffer_i/idle_delete_i/seq_detect_i1/comp_2\,
      comp_8 => \rx_elastic_buffer_i/idle_delete_i/idle_detect_i0/comp_8\,
      comp_8_2 => \rx_elastic_buffer_i/idle_delete_i/idle_detect_i1/comp_8\,
      coreclk => coreclk,
      err_block_count_inc => err_block_count_inc,
      gt_slip_int => gt_slip_int,
      in0 => \^b_lock\,
      \mcp1_dec_c0_reg[7]\(0) => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_5\,
      \mcp1_dec_c1_reg[7]\(0) => \rx_pcs_i/rx_decoder_i/mcp1_dec_c1\,
      \mcp1_dec_c2_reg[6]\(0) => \rx_pcs_i/rx_decoder_i/mcp1_dec_c2\,
      \mcp1_dec_c3_reg[5]\(0) => \rx_pcs_i/rx_decoder_i/mcp1_dec_c3\,
      \mcp1_dec_c4_reg[7]\(0) => \rx_pcs_i/rx_decoder_i/mcp1_dec_c4\,
      \mcp1_dec_c5_reg[5]\(0) => \rx_pcs_i/rx_decoder_i/mcp1_dec_c5\,
      \mcp1_dec_c7_reg[7]\(0) => \rx_pcs_i/rx_decoder_i/mcp1_dec_c7\,
      \mcp1_descr_reg_reg[0]\(65 downto 0) => mcp1_rx_66_raw(65 downto 0),
      mcp1_err_block_count_inc_out_reg => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\,
      mcp1_err_block_count_inc_out_reg_0 => coreclk_rxusrclk2_resyncs_i_n_4,
      mcp1_hiber_reg => \^hiber\,
      \mcp1_r_type_next_reg_reg[2]\ => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_13\,
      \mcp1_rx_66_enc_reg_reg[22]\(1) => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_9\,
      \mcp1_rx_66_enc_reg_reg[22]\(0) => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_10\,
      \mcp1_rx_66_enc_reg_reg[65]\(2) => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_6\,
      \mcp1_rx_66_enc_reg_reg[65]\(1) => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_7\,
      \mcp1_rx_66_enc_reg_reg[65]\(0) => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_8\,
      \mcp1_rx_ebuff_ctrl_reg[7]\(7 downto 0) => rx_xgmii_ctrl_int(7 downto 0),
      \mcp1_rx_ebuff_data_reg[0]\(2) => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_2\,
      \mcp1_rx_ebuff_data_reg[0]\(1) => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_3\,
      \mcp1_rx_ebuff_data_reg[0]\(0) => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_4\,
      \mcp1_rx_ebuff_data_reg[63]\(63 downto 0) => rx_xgmii_data_int(63 downto 0),
      new_tx_test_seed => \tx_pcs_i/pcs_scramble_i/new_tx_test_seed\,
      new_tx_test_seed_reg(1) => tx_test_pattern_enable_core_int,
      new_tx_test_seed_reg(0) => test_patt_sel_int,
      \out\ => pcs_top_i_n_1,
      pcs_rxreset_int => pcs_rxreset_int,
      pseudo_rand_seeds_int(115 downto 0) => pseudo_rand_seeds_int(115 downto 0),
      \rd_data_reg[7]\ => management_inst_n_178,
      reset => reset,
      reset_local_reg_0 => \^data_out_reg\,
      \rx_66_enc_reg_reg[11]\(0) => \rx_pcs_i/rx_decoder_i/DecodeWord\(2),
      \rx_66_enc_reg_reg[17]\(0) => \rx_pcs_i/rx_decoder_i/DecodeWord0\(2),
      \rx_66_enc_reg_reg[29]\(0) => \rx_pcs_i/rx_decoder_i/DecodeWord1\(2),
      \rx_66_enc_reg_reg[31]\(0) => \rx_pcs_i/rx_decoder_i/DecodeWord2\(2),
      \rx_66_enc_reg_reg[39]\(0) => \rx_pcs_i/rx_decoder_i/DecodeWord3\(2),
      \rx_66_enc_reg_reg[47]\(0) => \rx_pcs_i/rx_decoder_i/DecodeWord4\(2),
      \rx_66_enc_reg_reg[53]\(0) => \rx_pcs_i/rx_decoder_i/DecodeWord5\(2),
      \rx_66_enc_reg_reg[61]\ => pcs_top_i_n_15,
      rxreset_rxusrclk2 => rxreset_rxusrclk2,
      rxusrclk2 => rxusrclk2,
      \scr_reg_reg[56]\ => management_inst_n_177,
      signal_detect => signal_detect,
      tx_66_enc_out(0) => \tx_pcs_i/tx_66_enc_fsm\(0),
      tx_66_fifo(64 downto 0) => tx_66_scr_int(65 downto 1),
      \tx_test_patt_seed_sel_reg[0]\(0) => \tx_pcs_i/pcs_scramble_i/tx_test_patt_seed_sel\(0),
      \tx_xgmii_data_reg2_reg[63]\(63 downto 0) => xgmii_txd_reg(63 downto 0)
    );
pma_pmd_reset_clear_core_intr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => resetdone,
      Q => pcs_reset_clear_core_intr,
      R => '0'
    );
prbs31_rx_enable_core_rega_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => prbs31_rx_enable_core_int,
      Q => prbs31_rx_enable_core_rega,
      R => '0'
    );
prbs31_rx_enable_core_regb_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => prbs31_rx_enable_core_int,
      Q => prbs31_rx_enable_core_regb,
      R => '0'
    );
prbs31_tx_enable_core_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => prbs31_tx_enable_core_int,
      Q => prbs31_tx_enable_core_reg,
      R => '0'
    );
\rx_gt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => D(0),
      Q => rx_gt(0),
      R => '0'
    );
\rx_gt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => D(10),
      Q => rx_gt(10),
      R => '0'
    );
\rx_gt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => D(11),
      Q => rx_gt(11),
      R => '0'
    );
\rx_gt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => D(12),
      Q => rx_gt(12),
      R => '0'
    );
\rx_gt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => D(13),
      Q => rx_gt(13),
      R => '0'
    );
\rx_gt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => D(14),
      Q => rx_gt(14),
      R => '0'
    );
\rx_gt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => D(15),
      Q => rx_gt(15),
      R => '0'
    );
\rx_gt_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => D(16),
      Q => rx_gt(16),
      R => '0'
    );
\rx_gt_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => D(17),
      Q => rx_gt(17),
      R => '0'
    );
\rx_gt_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => D(18),
      Q => rx_gt(18),
      R => '0'
    );
\rx_gt_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => D(19),
      Q => rx_gt(19),
      R => '0'
    );
\rx_gt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => D(1),
      Q => rx_gt(1),
      R => '0'
    );
\rx_gt_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => D(20),
      Q => rx_gt(20),
      R => '0'
    );
\rx_gt_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => D(21),
      Q => rx_gt(21),
      R => '0'
    );
\rx_gt_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => D(22),
      Q => rx_gt(22),
      R => '0'
    );
\rx_gt_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => D(23),
      Q => rx_gt(23),
      R => '0'
    );
\rx_gt_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => D(24),
      Q => rx_gt(24),
      R => '0'
    );
\rx_gt_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => D(25),
      Q => rx_gt(25),
      R => '0'
    );
\rx_gt_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => D(26),
      Q => rx_gt(26),
      R => '0'
    );
\rx_gt_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => D(27),
      Q => rx_gt(27),
      R => '0'
    );
\rx_gt_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => D(28),
      Q => rx_gt(28),
      R => '0'
    );
\rx_gt_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => D(29),
      Q => rx_gt(29),
      R => '0'
    );
\rx_gt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => D(2),
      Q => rx_gt(2),
      R => '0'
    );
\rx_gt_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => D(30),
      Q => rx_gt(30),
      R => '0'
    );
\rx_gt_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => D(31),
      Q => rx_gt(31),
      R => '0'
    );
\rx_gt_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => D(32),
      Q => rx_gt(32),
      R => '0'
    );
\rx_gt_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => D(33),
      Q => rx_gt(33),
      R => '0'
    );
\rx_gt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => D(3),
      Q => rx_gt(3),
      R => '0'
    );
\rx_gt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => D(4),
      Q => rx_gt(4),
      R => '0'
    );
\rx_gt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => D(5),
      Q => rx_gt(5),
      R => '0'
    );
\rx_gt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => D(6),
      Q => rx_gt(6),
      R => '0'
    );
\rx_gt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => D(7),
      Q => rx_gt(7),
      R => '0'
    );
\rx_gt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => D(8),
      Q => rx_gt(8),
      R => '0'
    );
\rx_gt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => D(9),
      Q => rx_gt(9),
      R => '0'
    );
rx_test_mode_int_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156,
      D => rx_test_mode_int,
      Q => rx_test_mode_int_reg,
      R => '0'
    );
rxdatavalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => gt_rxc(0),
      Q => rxdatavalid,
      R => '0'
    );
rxheadervalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => gt_rxc(1),
      Q => rxheadervalid,
      R => '0'
    );
rxusrclk2_coreclk_resyncs_i: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_g_resyncs
     port map (
      b_lock => \^b_lock\,
      core_status(0) => \^core_status\(0),
      coreclk => coreclk,
      hiber => \^hiber\,
      in0 => pcs_rx_link_up_core_reg,
      pcs_hi_ber_core_int => pcs_hi_ber_core_int,
      pcs_rx_link_up_core_sync_int => pcs_rx_link_up_core_sync_int
    );
synch_4: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_24
     port map (
      in0 => tx_disable_int,
      tx_disable => tx_disable,
      txusrclk2 => txusrclk2
    );
synch_5: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_synchronizer_25
     port map (
      coreclk => coreclk,
      q_reg_0 => synch_5_n_1,
      \reg_1_0_15__0\ => \ieee_registers_i/common_reg_block/reg_1_0_15__0\,
      reset => reset,
      signal_detect => signal_detect,
      signal_detect_sync => signal_detect_sync
    );
test_err_block_counter_i: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_rxusrclk2_coreclk_counter_resync_26
     port map (
      coreclk => coreclk,
      counter_out => pcs_test_pattern_error_count_control_core_int,
      err_block_count_inc => err_block_count_inc,
      mcp1_counter_3_reg_0 => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\,
      mcp1_counter_3_reg_1(0) => \^out\(0),
      rx_test_mode_int_reg => rx_test_mode_int_reg,
      rxreset_rxusrclk2 => rxreset_rxusrclk2,
      rxusrclk2 => rxusrclk2
    );
\xgmii_txc_reg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txc(0),
      Q => xgmii_txc_reg2(0),
      R => '0'
    );
\xgmii_txc_reg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txc(1),
      Q => xgmii_txc_reg2(1),
      R => '0'
    );
\xgmii_txc_reg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txc(2),
      Q => xgmii_txc_reg2(2),
      R => '0'
    );
\xgmii_txc_reg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txc(3),
      Q => xgmii_txc_reg2(3),
      R => '0'
    );
\xgmii_txc_reg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txc(4),
      Q => xgmii_txc_reg2(4),
      R => '0'
    );
\xgmii_txc_reg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txc(5),
      Q => xgmii_txc_reg2(5),
      R => '0'
    );
\xgmii_txc_reg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txc(6),
      Q => xgmii_txc_reg2(6),
      R => '0'
    );
\xgmii_txc_reg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txc(7),
      Q => xgmii_txc_reg2(7),
      R => '0'
    );
\xgmii_txc_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txc(0),
      Q => xgmii_txc_reg(0),
      R => '0'
    );
\xgmii_txc_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txc(1),
      Q => xgmii_txc_reg(1),
      R => '0'
    );
\xgmii_txc_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txc(2),
      Q => xgmii_txc_reg(2),
      R => '0'
    );
\xgmii_txc_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txc(3),
      Q => xgmii_txc_reg(3),
      R => '0'
    );
\xgmii_txc_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txc(4),
      Q => xgmii_txc_reg(4),
      R => '0'
    );
\xgmii_txc_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txc(5),
      Q => xgmii_txc_reg(5),
      R => '0'
    );
\xgmii_txc_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txc(6),
      Q => xgmii_txc_reg(6),
      R => '0'
    );
\xgmii_txc_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txc(7),
      Q => xgmii_txc_reg(7),
      R => '0'
    );
\xgmii_txd_reg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(0),
      Q => xgmii_txd_reg2(0),
      R => '0'
    );
\xgmii_txd_reg2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(10),
      Q => xgmii_txd_reg2(10),
      R => '0'
    );
\xgmii_txd_reg2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(11),
      Q => xgmii_txd_reg2(11),
      R => '0'
    );
\xgmii_txd_reg2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(12),
      Q => xgmii_txd_reg2(12),
      R => '0'
    );
\xgmii_txd_reg2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(13),
      Q => xgmii_txd_reg2(13),
      R => '0'
    );
\xgmii_txd_reg2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(14),
      Q => xgmii_txd_reg2(14),
      R => '0'
    );
\xgmii_txd_reg2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(15),
      Q => xgmii_txd_reg2(15),
      R => '0'
    );
\xgmii_txd_reg2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(16),
      Q => xgmii_txd_reg2(16),
      R => '0'
    );
\xgmii_txd_reg2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(17),
      Q => xgmii_txd_reg2(17),
      R => '0'
    );
\xgmii_txd_reg2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(18),
      Q => xgmii_txd_reg2(18),
      R => '0'
    );
\xgmii_txd_reg2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(19),
      Q => xgmii_txd_reg2(19),
      R => '0'
    );
\xgmii_txd_reg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(1),
      Q => xgmii_txd_reg2(1),
      R => '0'
    );
\xgmii_txd_reg2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(20),
      Q => xgmii_txd_reg2(20),
      R => '0'
    );
\xgmii_txd_reg2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(21),
      Q => xgmii_txd_reg2(21),
      R => '0'
    );
\xgmii_txd_reg2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(22),
      Q => xgmii_txd_reg2(22),
      R => '0'
    );
\xgmii_txd_reg2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(23),
      Q => xgmii_txd_reg2(23),
      R => '0'
    );
\xgmii_txd_reg2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(24),
      Q => xgmii_txd_reg2(24),
      R => '0'
    );
\xgmii_txd_reg2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(25),
      Q => xgmii_txd_reg2(25),
      R => '0'
    );
\xgmii_txd_reg2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(26),
      Q => xgmii_txd_reg2(26),
      R => '0'
    );
\xgmii_txd_reg2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(27),
      Q => xgmii_txd_reg2(27),
      R => '0'
    );
\xgmii_txd_reg2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(28),
      Q => xgmii_txd_reg2(28),
      R => '0'
    );
\xgmii_txd_reg2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(29),
      Q => xgmii_txd_reg2(29),
      R => '0'
    );
\xgmii_txd_reg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(2),
      Q => xgmii_txd_reg2(2),
      R => '0'
    );
\xgmii_txd_reg2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(30),
      Q => xgmii_txd_reg2(30),
      R => '0'
    );
\xgmii_txd_reg2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(31),
      Q => xgmii_txd_reg2(31),
      R => '0'
    );
\xgmii_txd_reg2_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(32),
      Q => xgmii_txd_reg2(32),
      R => '0'
    );
\xgmii_txd_reg2_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(33),
      Q => xgmii_txd_reg2(33),
      R => '0'
    );
\xgmii_txd_reg2_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(34),
      Q => xgmii_txd_reg2(34),
      R => '0'
    );
\xgmii_txd_reg2_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(35),
      Q => xgmii_txd_reg2(35),
      R => '0'
    );
\xgmii_txd_reg2_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(36),
      Q => xgmii_txd_reg2(36),
      R => '0'
    );
\xgmii_txd_reg2_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(37),
      Q => xgmii_txd_reg2(37),
      R => '0'
    );
\xgmii_txd_reg2_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(38),
      Q => xgmii_txd_reg2(38),
      R => '0'
    );
\xgmii_txd_reg2_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(39),
      Q => xgmii_txd_reg2(39),
      R => '0'
    );
\xgmii_txd_reg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(3),
      Q => xgmii_txd_reg2(3),
      R => '0'
    );
\xgmii_txd_reg2_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(40),
      Q => xgmii_txd_reg2(40),
      R => '0'
    );
\xgmii_txd_reg2_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(41),
      Q => xgmii_txd_reg2(41),
      R => '0'
    );
\xgmii_txd_reg2_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(42),
      Q => xgmii_txd_reg2(42),
      R => '0'
    );
\xgmii_txd_reg2_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(43),
      Q => xgmii_txd_reg2(43),
      R => '0'
    );
\xgmii_txd_reg2_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(44),
      Q => xgmii_txd_reg2(44),
      R => '0'
    );
\xgmii_txd_reg2_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(45),
      Q => xgmii_txd_reg2(45),
      R => '0'
    );
\xgmii_txd_reg2_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(46),
      Q => xgmii_txd_reg2(46),
      R => '0'
    );
\xgmii_txd_reg2_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(47),
      Q => xgmii_txd_reg2(47),
      R => '0'
    );
\xgmii_txd_reg2_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(48),
      Q => xgmii_txd_reg2(48),
      R => '0'
    );
\xgmii_txd_reg2_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(49),
      Q => xgmii_txd_reg2(49),
      R => '0'
    );
\xgmii_txd_reg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(4),
      Q => xgmii_txd_reg2(4),
      R => '0'
    );
\xgmii_txd_reg2_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(50),
      Q => xgmii_txd_reg2(50),
      R => '0'
    );
\xgmii_txd_reg2_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(51),
      Q => xgmii_txd_reg2(51),
      R => '0'
    );
\xgmii_txd_reg2_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(52),
      Q => xgmii_txd_reg2(52),
      R => '0'
    );
\xgmii_txd_reg2_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(53),
      Q => xgmii_txd_reg2(53),
      R => '0'
    );
\xgmii_txd_reg2_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(54),
      Q => xgmii_txd_reg2(54),
      R => '0'
    );
\xgmii_txd_reg2_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(55),
      Q => xgmii_txd_reg2(55),
      R => '0'
    );
\xgmii_txd_reg2_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(56),
      Q => xgmii_txd_reg2(56),
      R => '0'
    );
\xgmii_txd_reg2_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(57),
      Q => xgmii_txd_reg2(57),
      R => '0'
    );
\xgmii_txd_reg2_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(58),
      Q => xgmii_txd_reg2(58),
      R => '0'
    );
\xgmii_txd_reg2_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(59),
      Q => xgmii_txd_reg2(59),
      R => '0'
    );
\xgmii_txd_reg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(5),
      Q => xgmii_txd_reg2(5),
      R => '0'
    );
\xgmii_txd_reg2_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(60),
      Q => xgmii_txd_reg2(60),
      R => '0'
    );
\xgmii_txd_reg2_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(61),
      Q => xgmii_txd_reg2(61),
      R => '0'
    );
\xgmii_txd_reg2_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(62),
      Q => xgmii_txd_reg2(62),
      R => '0'
    );
\xgmii_txd_reg2_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(63),
      Q => xgmii_txd_reg2(63),
      R => '0'
    );
\xgmii_txd_reg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(6),
      Q => xgmii_txd_reg2(6),
      R => '0'
    );
\xgmii_txd_reg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(7),
      Q => xgmii_txd_reg2(7),
      R => '0'
    );
\xgmii_txd_reg2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(8),
      Q => xgmii_txd_reg2(8),
      R => '0'
    );
\xgmii_txd_reg2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(9),
      Q => xgmii_txd_reg2(9),
      R => '0'
    );
\xgmii_txd_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(0),
      Q => xgmii_txd_reg(0),
      R => '0'
    );
\xgmii_txd_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(10),
      Q => xgmii_txd_reg(10),
      R => '0'
    );
\xgmii_txd_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(11),
      Q => xgmii_txd_reg(11),
      R => '0'
    );
\xgmii_txd_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(12),
      Q => xgmii_txd_reg(12),
      R => '0'
    );
\xgmii_txd_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(13),
      Q => xgmii_txd_reg(13),
      R => '0'
    );
\xgmii_txd_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(14),
      Q => xgmii_txd_reg(14),
      R => '0'
    );
\xgmii_txd_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(15),
      Q => xgmii_txd_reg(15),
      R => '0'
    );
\xgmii_txd_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(16),
      Q => xgmii_txd_reg(16),
      R => '0'
    );
\xgmii_txd_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(17),
      Q => xgmii_txd_reg(17),
      R => '0'
    );
\xgmii_txd_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(18),
      Q => xgmii_txd_reg(18),
      R => '0'
    );
\xgmii_txd_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(19),
      Q => xgmii_txd_reg(19),
      R => '0'
    );
\xgmii_txd_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(1),
      Q => xgmii_txd_reg(1),
      R => '0'
    );
\xgmii_txd_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(20),
      Q => xgmii_txd_reg(20),
      R => '0'
    );
\xgmii_txd_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(21),
      Q => xgmii_txd_reg(21),
      R => '0'
    );
\xgmii_txd_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(22),
      Q => xgmii_txd_reg(22),
      R => '0'
    );
\xgmii_txd_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(23),
      Q => xgmii_txd_reg(23),
      R => '0'
    );
\xgmii_txd_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(24),
      Q => xgmii_txd_reg(24),
      R => '0'
    );
\xgmii_txd_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(25),
      Q => xgmii_txd_reg(25),
      R => '0'
    );
\xgmii_txd_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(26),
      Q => xgmii_txd_reg(26),
      R => '0'
    );
\xgmii_txd_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(27),
      Q => xgmii_txd_reg(27),
      R => '0'
    );
\xgmii_txd_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(28),
      Q => xgmii_txd_reg(28),
      R => '0'
    );
\xgmii_txd_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(29),
      Q => xgmii_txd_reg(29),
      R => '0'
    );
\xgmii_txd_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(2),
      Q => xgmii_txd_reg(2),
      R => '0'
    );
\xgmii_txd_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(30),
      Q => xgmii_txd_reg(30),
      R => '0'
    );
\xgmii_txd_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(31),
      Q => xgmii_txd_reg(31),
      R => '0'
    );
\xgmii_txd_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(32),
      Q => xgmii_txd_reg(32),
      R => '0'
    );
\xgmii_txd_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(33),
      Q => xgmii_txd_reg(33),
      R => '0'
    );
\xgmii_txd_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(34),
      Q => xgmii_txd_reg(34),
      R => '0'
    );
\xgmii_txd_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(35),
      Q => xgmii_txd_reg(35),
      R => '0'
    );
\xgmii_txd_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(36),
      Q => xgmii_txd_reg(36),
      R => '0'
    );
\xgmii_txd_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(37),
      Q => xgmii_txd_reg(37),
      R => '0'
    );
\xgmii_txd_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(38),
      Q => xgmii_txd_reg(38),
      R => '0'
    );
\xgmii_txd_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(39),
      Q => xgmii_txd_reg(39),
      R => '0'
    );
\xgmii_txd_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(3),
      Q => xgmii_txd_reg(3),
      R => '0'
    );
\xgmii_txd_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(40),
      Q => xgmii_txd_reg(40),
      R => '0'
    );
\xgmii_txd_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(41),
      Q => xgmii_txd_reg(41),
      R => '0'
    );
\xgmii_txd_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(42),
      Q => xgmii_txd_reg(42),
      R => '0'
    );
\xgmii_txd_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(43),
      Q => xgmii_txd_reg(43),
      R => '0'
    );
\xgmii_txd_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(44),
      Q => xgmii_txd_reg(44),
      R => '0'
    );
\xgmii_txd_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(45),
      Q => xgmii_txd_reg(45),
      R => '0'
    );
\xgmii_txd_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(46),
      Q => xgmii_txd_reg(46),
      R => '0'
    );
\xgmii_txd_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(47),
      Q => xgmii_txd_reg(47),
      R => '0'
    );
\xgmii_txd_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(48),
      Q => xgmii_txd_reg(48),
      R => '0'
    );
\xgmii_txd_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(49),
      Q => xgmii_txd_reg(49),
      R => '0'
    );
\xgmii_txd_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(4),
      Q => xgmii_txd_reg(4),
      R => '0'
    );
\xgmii_txd_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(50),
      Q => xgmii_txd_reg(50),
      R => '0'
    );
\xgmii_txd_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(51),
      Q => xgmii_txd_reg(51),
      R => '0'
    );
\xgmii_txd_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(52),
      Q => xgmii_txd_reg(52),
      R => '0'
    );
\xgmii_txd_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(53),
      Q => xgmii_txd_reg(53),
      R => '0'
    );
\xgmii_txd_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(54),
      Q => xgmii_txd_reg(54),
      R => '0'
    );
\xgmii_txd_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(55),
      Q => xgmii_txd_reg(55),
      R => '0'
    );
\xgmii_txd_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(56),
      Q => xgmii_txd_reg(56),
      R => '0'
    );
\xgmii_txd_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(57),
      Q => xgmii_txd_reg(57),
      R => '0'
    );
\xgmii_txd_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(58),
      Q => xgmii_txd_reg(58),
      R => '0'
    );
\xgmii_txd_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(59),
      Q => xgmii_txd_reg(59),
      R => '0'
    );
\xgmii_txd_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(5),
      Q => xgmii_txd_reg(5),
      R => '0'
    );
\xgmii_txd_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(60),
      Q => xgmii_txd_reg(60),
      R => '0'
    );
\xgmii_txd_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(61),
      Q => xgmii_txd_reg(61),
      R => '0'
    );
\xgmii_txd_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(62),
      Q => xgmii_txd_reg(62),
      R => '0'
    );
\xgmii_txd_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(63),
      Q => xgmii_txd_reg(63),
      R => '0'
    );
\xgmii_txd_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(6),
      Q => xgmii_txd_reg(6),
      R => '0'
    );
\xgmii_txd_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(7),
      Q => xgmii_txd_reg(7),
      R => '0'
    );
\xgmii_txd_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(8),
      Q => xgmii_txd_reg(8),
      R => '0'
    );
\xgmii_txd_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(9),
      Q => xgmii_txd_reg(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_baser_gen is
  port (
    drp_den : out STD_LOGIC;
    drp_di : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_daddr : out STD_LOGIC_VECTOR ( 15 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    loopback_ctrl : out STD_LOGIC_VECTOR ( 0 to 0 );
    cable_pull : out STD_LOGIC;
    core_status : out STD_LOGIC_VECTOR ( 0 to 0 );
    mdio_out : out STD_LOGIC;
    mdio_tri : out STD_LOGIC;
    pma_resetout : out STD_LOGIC;
    drp_req : out STD_LOGIC;
    drp_dwe : out STD_LOGIC;
    rx_prbs31_en : out STD_LOGIC;
    tx_disable : out STD_LOGIC;
    tx_prbs31_en : out STD_LOGIC;
    gt_txd : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt_txc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_slip : out STD_LOGIC;
    core_in_testmode : out STD_LOGIC;
    clear_rx_prbs_err_count : out STD_LOGIC;
    xgmii_rxd : out STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_rxc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    txusrclk2 : in STD_LOGIC;
    txreset_txusrclk2 : in STD_LOGIC;
    rxreset_rxusrclk2 : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    areset_coreclk : in STD_LOGIC;
    drp_gnt : in STD_LOGIC;
    drp_drdy : in STD_LOGIC;
    dclk_reset : in STD_LOGIC;
    dclk : in STD_LOGIC;
    drp_drpdo : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mdc : in STD_LOGIC;
    mdio_in : in STD_LOGIC;
    prtad : in STD_LOGIC_VECTOR ( 4 downto 0 );
    pma_pmd_type : in STD_LOGIC_VECTOR ( 2 downto 0 );
    resetdone : in STD_LOGIC;
    xgmii_txd : in STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_txc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 33 downto 0 );
    gt_rxc : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_baser_gen : entity is "ten_gig_eth_pcs_pma_v6_0_15_baser_gen";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_baser_gen;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_baser_gen is
  signal b_lock : STD_LOGIC;
  signal gt_slip0 : STD_LOGIC;
  signal \gt_slip_reg__0\ : STD_LOGIC;
  signal hiber : STD_LOGIC;
  signal mcp1_gt_slip_int_reg : STD_LOGIC;
  signal pcs_rx_link_up_core_int : STD_LOGIC;
begin
\BASER.ten_gig_eth_pcs_pma_inst\: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_baser_top
     port map (
      D(33 downto 0) => D(33 downto 0),
      areset_coreclk => areset_coreclk,
      b_lock => b_lock,
      cable_pull => cable_pull,
      clear_rx_prbs_err_count => clear_rx_prbs_err_count,
      core_in_testmode => core_in_testmode,
      core_status(0) => core_status(0),
      coreclk => coreclk,
      data_out_reg => SR(0),
      dclk => dclk,
      dclk_reset => dclk_reset,
      drp_daddr(15 downto 0) => drp_daddr(15 downto 0),
      drp_den => drp_den,
      drp_di(15 downto 0) => drp_di(15 downto 0),
      drp_drdy => drp_drdy,
      drp_drpdo(15 downto 0) => drp_drpdo(15 downto 0),
      drp_dwe => drp_dwe,
      drp_gnt => drp_gnt,
      drp_req => drp_req,
      gt_rxc(1 downto 0) => gt_rxc(1 downto 0),
      gt_slip => gt_slip,
      gt_slip0 => gt_slip0,
      \gt_slip_reg__0\ => \gt_slip_reg__0\,
      gt_txc(7 downto 0) => gt_txc(7 downto 0),
      gt_txd(31 downto 0) => gt_txd(31 downto 0),
      hiber => hiber,
      loopback_ctrl(0) => loopback_ctrl(0),
      mcp1_gt_slip_int_reg => mcp1_gt_slip_int_reg,
      mdc => mdc,
      mdio_in => mdio_in,
      mdio_out => mdio_out,
      mdio_tri => mdio_tri,
      \out\(0) => rx_prbs31_en,
      pcs_rx_link_up_core_int => pcs_rx_link_up_core_int,
      pma_pmd_type(2 downto 0) => pma_pmd_type(2 downto 0),
      pma_resetout => pma_resetout,
      prtad(4 downto 0) => prtad(4 downto 0),
      reset => reset,
      resetdone => resetdone,
      rxreset_rxusrclk2 => rxreset_rxusrclk2,
      rxusrclk2 => rxusrclk2,
      signal_detect => signal_detect,
      tx_disable => tx_disable,
      tx_prbs31_en => tx_prbs31_en,
      txreset_txusrclk2 => txreset_txusrclk2,
      txusrclk2 => txusrclk2,
      xgmii_rxc(7 downto 0) => xgmii_rxc(7 downto 0),
      xgmii_rxd(63 downto 0) => xgmii_rxd(63 downto 0),
      xgmii_txc(7 downto 0) => xgmii_txc(7 downto 0),
      xgmii_txd(63 downto 0) => xgmii_txd(63 downto 0)
    );
gt_slip_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mcp1_gt_slip_int_reg,
      I1 => \gt_slip_reg__0\,
      O => gt_slip0
    );
pcs_rx_link_up_core_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => b_lock,
      I1 => hiber,
      O => pcs_rx_link_up_core_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_wrapper is
  port (
    drp_den : out STD_LOGIC;
    drp_di : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_daddr : out STD_LOGIC_VECTOR ( 15 downto 0 );
    data_out_reg : out STD_LOGIC;
    loopback_ctrl : out STD_LOGIC_VECTOR ( 0 to 0 );
    cable_pull : out STD_LOGIC;
    core_status : out STD_LOGIC_VECTOR ( 0 to 0 );
    mdio_out : out STD_LOGIC;
    mdio_tri : out STD_LOGIC;
    pma_resetout : out STD_LOGIC;
    drp_req : out STD_LOGIC;
    drp_dwe : out STD_LOGIC;
    rx_prbs31_en : out STD_LOGIC;
    tx_disable : out STD_LOGIC;
    tx_prbs31_en : out STD_LOGIC;
    gt_txd : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt_txc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_slip : out STD_LOGIC;
    core_in_testmode : out STD_LOGIC;
    clear_rx_prbs_err_count : out STD_LOGIC;
    xgmii_rxd : out STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_rxc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    txusrclk2 : in STD_LOGIC;
    txreset_txusrclk2 : in STD_LOGIC;
    rxreset_rxusrclk2 : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    areset_coreclk : in STD_LOGIC;
    drp_gnt : in STD_LOGIC;
    drp_drdy : in STD_LOGIC;
    dclk_reset : in STD_LOGIC;
    dclk : in STD_LOGIC;
    drp_drpdo : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mdc : in STD_LOGIC;
    mdio_in : in STD_LOGIC;
    prtad : in STD_LOGIC_VECTOR ( 4 downto 0 );
    pma_pmd_type : in STD_LOGIC_VECTOR ( 2 downto 0 );
    resetdone : in STD_LOGIC;
    xgmii_txd : in STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_txc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_rxd : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt_rxc : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_wrapper : entity is "ten_gig_eth_pcs_pma_v6_0_15_wrapper";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_wrapper;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_wrapper is
begin
\G_IS_BASER.ten_gig_eth_pcs_pma_inst\: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_baser_gen
     port map (
      D(33 downto 2) => gt_rxd(31 downto 0),
      D(1 downto 0) => gt_rxc(1 downto 0),
      SR(0) => data_out_reg,
      areset_coreclk => areset_coreclk,
      cable_pull => cable_pull,
      clear_rx_prbs_err_count => clear_rx_prbs_err_count,
      core_in_testmode => core_in_testmode,
      core_status(0) => core_status(0),
      coreclk => coreclk,
      dclk => dclk,
      dclk_reset => dclk_reset,
      drp_daddr(15 downto 0) => drp_daddr(15 downto 0),
      drp_den => drp_den,
      drp_di(15 downto 0) => drp_di(15 downto 0),
      drp_drdy => drp_drdy,
      drp_drpdo(15 downto 0) => drp_drpdo(15 downto 0),
      drp_dwe => drp_dwe,
      drp_gnt => drp_gnt,
      drp_req => drp_req,
      gt_rxc(1 downto 0) => gt_rxc(3 downto 2),
      gt_slip => gt_slip,
      gt_txc(7 downto 0) => gt_txc(7 downto 0),
      gt_txd(31 downto 0) => gt_txd(31 downto 0),
      loopback_ctrl(0) => loopback_ctrl(0),
      mdc => mdc,
      mdio_in => mdio_in,
      mdio_out => mdio_out,
      mdio_tri => mdio_tri,
      pma_pmd_type(2 downto 0) => pma_pmd_type(2 downto 0),
      pma_resetout => pma_resetout,
      prtad(4 downto 0) => prtad(4 downto 0),
      reset => reset,
      resetdone => resetdone,
      rx_prbs31_en => rx_prbs31_en,
      rxreset_rxusrclk2 => rxreset_rxusrclk2,
      rxusrclk2 => rxusrclk2,
      signal_detect => signal_detect,
      tx_disable => tx_disable,
      tx_prbs31_en => tx_prbs31_en,
      txreset_txusrclk2 => txreset_txusrclk2,
      txusrclk2 => txusrclk2,
      xgmii_rxc(7 downto 0) => xgmii_rxc(7 downto 0),
      xgmii_rxd(63 downto 0) => xgmii_rxd(63 downto 0),
      xgmii_txc(7 downto 0) => xgmii_txc(7 downto 0),
      xgmii_txd(63 downto 0) => xgmii_txd(63 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15 is
  port (
    reset : in STD_LOGIC;
    areset_coreclk : in STD_LOGIC;
    txreset_txusrclk2 : in STD_LOGIC;
    rxreset_rxusrclk2 : in STD_LOGIC;
    areset_rxusrclk2 : in STD_LOGIC;
    dclk_reset : in STD_LOGIC;
    lfreset : in STD_LOGIC;
    pma_resetout : out STD_LOGIC;
    pcs_resetout : out STD_LOGIC;
    coreclk : in STD_LOGIC;
    txusrclk2 : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    dclk : in STD_LOGIC;
    fr_clk : in STD_LOGIC;
    sim_speedup_control : in STD_LOGIC;
    xgmii_txd : in STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_txc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    xgmii_rxd : out STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_rxc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    mdc : in STD_LOGIC;
    mdio_in : in STD_LOGIC;
    mdio_out : out STD_LOGIC;
    mdio_tri : out STD_LOGIC;
    prtad : in STD_LOGIC_VECTOR ( 4 downto 0 );
    pma_pmd_type : in STD_LOGIC_VECTOR ( 2 downto 0 );
    configuration_vector : in STD_LOGIC_VECTOR ( 535 downto 0 );
    status_vector : out STD_LOGIC_VECTOR ( 447 downto 0 );
    core_status : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cable_pull : out STD_LOGIC;
    resetdone : in STD_LOGIC;
    gt_txd : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt_txc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_rxd : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt_rxc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_slip : out STD_LOGIC;
    drp_req : out STD_LOGIC;
    drp_gnt : in STD_LOGIC;
    drp_den : out STD_LOGIC;
    drp_dwe : out STD_LOGIC;
    drp_daddr : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_di : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_drdy : in STD_LOGIC;
    drp_drpdo : in STD_LOGIC_VECTOR ( 15 downto 0 );
    signal_detect : in STD_LOGIC;
    tx_fault : in STD_LOGIC;
    tx_disable : out STD_LOGIC;
    is_eval : out STD_LOGIC;
    gt_progdiv_reset : out STD_LOGIC;
    tx_prbs31_en : out STD_LOGIC;
    rx_prbs31_en : out STD_LOGIC;
    core_in_testmode : out STD_LOGIC;
    clear_rx_prbs_err_count : out STD_LOGIC;
    loopback_ctrl : out STD_LOGIC_VECTOR ( 2 downto 0 );
    an_enable : in STD_LOGIC;
    coeff_minus_1 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    coeff_plus_1 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    coeff_zero : out STD_LOGIC_VECTOR ( 6 downto 0 );
    txdiffctrl : out STD_LOGIC_VECTOR ( 4 downto 0 );
    training_enable : in STD_LOGIC;
    training_addr : in STD_LOGIC_VECTOR ( 20 downto 0 );
    training_rnw : in STD_LOGIC;
    training_wrdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    training_ipif_cs : in STD_LOGIC;
    training_drp_cs : in STD_LOGIC;
    training_rddata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    training_rdack : out STD_LOGIC;
    training_wrack : out STD_LOGIC;
    systemtimer_s_field : in STD_LOGIC_VECTOR ( 47 downto 0 );
    systemtimer_ns_field : in STD_LOGIC_VECTOR ( 31 downto 0 );
    correction_timer : in STD_LOGIC_VECTOR ( 63 downto 0 );
    rxphy_s_field : out STD_LOGIC_VECTOR ( 47 downto 0 );
    rxphy_ns_field : out STD_LOGIC_VECTOR ( 35 downto 0 );
    rxphy_correction_timer : out STD_LOGIC_VECTOR ( 63 downto 0 );
    txphy_async_gb_latency : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt_rxstartofseq : in STD_LOGIC;
    gt_latclk : in STD_LOGIC
  );
  attribute C_1588 : integer;
  attribute C_1588 of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15 : entity is 0;
  attribute C_DP_WIDTH : integer;
  attribute C_DP_WIDTH of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15 : entity is 64;
  attribute C_GTIF_WIDTH : integer;
  attribute C_GTIF_WIDTH of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15 : entity is 32;
  attribute C_GTTYPE : integer;
  attribute C_GTTYPE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15 : entity is 0;
  attribute C_HAS_AN : string;
  attribute C_HAS_AN of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15 : entity is "1'b0";
  attribute C_HAS_FEC : string;
  attribute C_HAS_FEC of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15 : entity is "1'b0";
  attribute C_HAS_MDIO : string;
  attribute C_HAS_MDIO of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15 : entity is "1'b1";
  attribute C_IS_32BIT : string;
  attribute C_IS_32BIT of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15 : entity is "1'b0";
  attribute C_IS_KR : string;
  attribute C_IS_KR of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15 : entity is "1'b0";
  attribute C_NO_EBUFF : string;
  attribute C_NO_EBUFF of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15 : entity is "1'b0";
  attribute C_REFCLKRATE : integer;
  attribute C_REFCLKRATE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15 : entity is 156;
  attribute C_SPEED10_25 : integer;
  attribute C_SPEED10_25 of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15 : entity is 10;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15 : entity is "ten_gig_eth_pcs_pma_v6_0_15";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15 is
  signal \<const0>\ : STD_LOGIC;
  signal \^core_status\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^loopback_ctrl\ : STD_LOGIC_VECTOR ( 1 to 1 );
begin
  coeff_minus_1(4) <= \<const0>\;
  coeff_minus_1(3) <= \<const0>\;
  coeff_minus_1(2) <= \<const0>\;
  coeff_minus_1(1) <= \<const0>\;
  coeff_minus_1(0) <= \<const0>\;
  coeff_plus_1(4) <= \<const0>\;
  coeff_plus_1(3) <= \<const0>\;
  coeff_plus_1(2) <= \<const0>\;
  coeff_plus_1(1) <= \<const0>\;
  coeff_plus_1(0) <= \<const0>\;
  coeff_zero(6) <= \<const0>\;
  coeff_zero(5) <= \<const0>\;
  coeff_zero(4) <= \<const0>\;
  coeff_zero(3) <= \<const0>\;
  coeff_zero(2) <= \<const0>\;
  coeff_zero(1) <= \<const0>\;
  coeff_zero(0) <= \<const0>\;
  core_status(7) <= \<const0>\;
  core_status(6) <= \<const0>\;
  core_status(5) <= \<const0>\;
  core_status(4) <= \<const0>\;
  core_status(3) <= \<const0>\;
  core_status(2) <= \<const0>\;
  core_status(1) <= \<const0>\;
  core_status(0) <= \^core_status\(0);
  gt_progdiv_reset <= \<const0>\;
  is_eval <= \<const0>\;
  loopback_ctrl(2) <= \<const0>\;
  loopback_ctrl(1) <= \^loopback_ctrl\(1);
  loopback_ctrl(0) <= \<const0>\;
  rxphy_correction_timer(63) <= \<const0>\;
  rxphy_correction_timer(62) <= \<const0>\;
  rxphy_correction_timer(61) <= \<const0>\;
  rxphy_correction_timer(60) <= \<const0>\;
  rxphy_correction_timer(59) <= \<const0>\;
  rxphy_correction_timer(58) <= \<const0>\;
  rxphy_correction_timer(57) <= \<const0>\;
  rxphy_correction_timer(56) <= \<const0>\;
  rxphy_correction_timer(55) <= \<const0>\;
  rxphy_correction_timer(54) <= \<const0>\;
  rxphy_correction_timer(53) <= \<const0>\;
  rxphy_correction_timer(52) <= \<const0>\;
  rxphy_correction_timer(51) <= \<const0>\;
  rxphy_correction_timer(50) <= \<const0>\;
  rxphy_correction_timer(49) <= \<const0>\;
  rxphy_correction_timer(48) <= \<const0>\;
  rxphy_correction_timer(47) <= \<const0>\;
  rxphy_correction_timer(46) <= \<const0>\;
  rxphy_correction_timer(45) <= \<const0>\;
  rxphy_correction_timer(44) <= \<const0>\;
  rxphy_correction_timer(43) <= \<const0>\;
  rxphy_correction_timer(42) <= \<const0>\;
  rxphy_correction_timer(41) <= \<const0>\;
  rxphy_correction_timer(40) <= \<const0>\;
  rxphy_correction_timer(39) <= \<const0>\;
  rxphy_correction_timer(38) <= \<const0>\;
  rxphy_correction_timer(37) <= \<const0>\;
  rxphy_correction_timer(36) <= \<const0>\;
  rxphy_correction_timer(35) <= \<const0>\;
  rxphy_correction_timer(34) <= \<const0>\;
  rxphy_correction_timer(33) <= \<const0>\;
  rxphy_correction_timer(32) <= \<const0>\;
  rxphy_correction_timer(31) <= \<const0>\;
  rxphy_correction_timer(30) <= \<const0>\;
  rxphy_correction_timer(29) <= \<const0>\;
  rxphy_correction_timer(28) <= \<const0>\;
  rxphy_correction_timer(27) <= \<const0>\;
  rxphy_correction_timer(26) <= \<const0>\;
  rxphy_correction_timer(25) <= \<const0>\;
  rxphy_correction_timer(24) <= \<const0>\;
  rxphy_correction_timer(23) <= \<const0>\;
  rxphy_correction_timer(22) <= \<const0>\;
  rxphy_correction_timer(21) <= \<const0>\;
  rxphy_correction_timer(20) <= \<const0>\;
  rxphy_correction_timer(19) <= \<const0>\;
  rxphy_correction_timer(18) <= \<const0>\;
  rxphy_correction_timer(17) <= \<const0>\;
  rxphy_correction_timer(16) <= \<const0>\;
  rxphy_correction_timer(15) <= \<const0>\;
  rxphy_correction_timer(14) <= \<const0>\;
  rxphy_correction_timer(13) <= \<const0>\;
  rxphy_correction_timer(12) <= \<const0>\;
  rxphy_correction_timer(11) <= \<const0>\;
  rxphy_correction_timer(10) <= \<const0>\;
  rxphy_correction_timer(9) <= \<const0>\;
  rxphy_correction_timer(8) <= \<const0>\;
  rxphy_correction_timer(7) <= \<const0>\;
  rxphy_correction_timer(6) <= \<const0>\;
  rxphy_correction_timer(5) <= \<const0>\;
  rxphy_correction_timer(4) <= \<const0>\;
  rxphy_correction_timer(3) <= \<const0>\;
  rxphy_correction_timer(2) <= \<const0>\;
  rxphy_correction_timer(1) <= \<const0>\;
  rxphy_correction_timer(0) <= \<const0>\;
  rxphy_ns_field(35) <= \<const0>\;
  rxphy_ns_field(34) <= \<const0>\;
  rxphy_ns_field(33) <= \<const0>\;
  rxphy_ns_field(32) <= \<const0>\;
  rxphy_ns_field(31) <= \<const0>\;
  rxphy_ns_field(30) <= \<const0>\;
  rxphy_ns_field(29) <= \<const0>\;
  rxphy_ns_field(28) <= \<const0>\;
  rxphy_ns_field(27) <= \<const0>\;
  rxphy_ns_field(26) <= \<const0>\;
  rxphy_ns_field(25) <= \<const0>\;
  rxphy_ns_field(24) <= \<const0>\;
  rxphy_ns_field(23) <= \<const0>\;
  rxphy_ns_field(22) <= \<const0>\;
  rxphy_ns_field(21) <= \<const0>\;
  rxphy_ns_field(20) <= \<const0>\;
  rxphy_ns_field(19) <= \<const0>\;
  rxphy_ns_field(18) <= \<const0>\;
  rxphy_ns_field(17) <= \<const0>\;
  rxphy_ns_field(16) <= \<const0>\;
  rxphy_ns_field(15) <= \<const0>\;
  rxphy_ns_field(14) <= \<const0>\;
  rxphy_ns_field(13) <= \<const0>\;
  rxphy_ns_field(12) <= \<const0>\;
  rxphy_ns_field(11) <= \<const0>\;
  rxphy_ns_field(10) <= \<const0>\;
  rxphy_ns_field(9) <= \<const0>\;
  rxphy_ns_field(8) <= \<const0>\;
  rxphy_ns_field(7) <= \<const0>\;
  rxphy_ns_field(6) <= \<const0>\;
  rxphy_ns_field(5) <= \<const0>\;
  rxphy_ns_field(4) <= \<const0>\;
  rxphy_ns_field(3) <= \<const0>\;
  rxphy_ns_field(2) <= \<const0>\;
  rxphy_ns_field(1) <= \<const0>\;
  rxphy_ns_field(0) <= \<const0>\;
  rxphy_s_field(47) <= \<const0>\;
  rxphy_s_field(46) <= \<const0>\;
  rxphy_s_field(45) <= \<const0>\;
  rxphy_s_field(44) <= \<const0>\;
  rxphy_s_field(43) <= \<const0>\;
  rxphy_s_field(42) <= \<const0>\;
  rxphy_s_field(41) <= \<const0>\;
  rxphy_s_field(40) <= \<const0>\;
  rxphy_s_field(39) <= \<const0>\;
  rxphy_s_field(38) <= \<const0>\;
  rxphy_s_field(37) <= \<const0>\;
  rxphy_s_field(36) <= \<const0>\;
  rxphy_s_field(35) <= \<const0>\;
  rxphy_s_field(34) <= \<const0>\;
  rxphy_s_field(33) <= \<const0>\;
  rxphy_s_field(32) <= \<const0>\;
  rxphy_s_field(31) <= \<const0>\;
  rxphy_s_field(30) <= \<const0>\;
  rxphy_s_field(29) <= \<const0>\;
  rxphy_s_field(28) <= \<const0>\;
  rxphy_s_field(27) <= \<const0>\;
  rxphy_s_field(26) <= \<const0>\;
  rxphy_s_field(25) <= \<const0>\;
  rxphy_s_field(24) <= \<const0>\;
  rxphy_s_field(23) <= \<const0>\;
  rxphy_s_field(22) <= \<const0>\;
  rxphy_s_field(21) <= \<const0>\;
  rxphy_s_field(20) <= \<const0>\;
  rxphy_s_field(19) <= \<const0>\;
  rxphy_s_field(18) <= \<const0>\;
  rxphy_s_field(17) <= \<const0>\;
  rxphy_s_field(16) <= \<const0>\;
  rxphy_s_field(15) <= \<const0>\;
  rxphy_s_field(14) <= \<const0>\;
  rxphy_s_field(13) <= \<const0>\;
  rxphy_s_field(12) <= \<const0>\;
  rxphy_s_field(11) <= \<const0>\;
  rxphy_s_field(10) <= \<const0>\;
  rxphy_s_field(9) <= \<const0>\;
  rxphy_s_field(8) <= \<const0>\;
  rxphy_s_field(7) <= \<const0>\;
  rxphy_s_field(6) <= \<const0>\;
  rxphy_s_field(5) <= \<const0>\;
  rxphy_s_field(4) <= \<const0>\;
  rxphy_s_field(3) <= \<const0>\;
  rxphy_s_field(2) <= \<const0>\;
  rxphy_s_field(1) <= \<const0>\;
  rxphy_s_field(0) <= \<const0>\;
  status_vector(447) <= \<const0>\;
  status_vector(446) <= \<const0>\;
  status_vector(445) <= \<const0>\;
  status_vector(444) <= \<const0>\;
  status_vector(443) <= \<const0>\;
  status_vector(442) <= \<const0>\;
  status_vector(441) <= \<const0>\;
  status_vector(440) <= \<const0>\;
  status_vector(439) <= \<const0>\;
  status_vector(438) <= \<const0>\;
  status_vector(437) <= \<const0>\;
  status_vector(436) <= \<const0>\;
  status_vector(435) <= \<const0>\;
  status_vector(434) <= \<const0>\;
  status_vector(433) <= \<const0>\;
  status_vector(432) <= \<const0>\;
  status_vector(431) <= \<const0>\;
  status_vector(430) <= \<const0>\;
  status_vector(429) <= \<const0>\;
  status_vector(428) <= \<const0>\;
  status_vector(427) <= \<const0>\;
  status_vector(426) <= \<const0>\;
  status_vector(425) <= \<const0>\;
  status_vector(424) <= \<const0>\;
  status_vector(423) <= \<const0>\;
  status_vector(422) <= \<const0>\;
  status_vector(421) <= \<const0>\;
  status_vector(420) <= \<const0>\;
  status_vector(419) <= \<const0>\;
  status_vector(418) <= \<const0>\;
  status_vector(417) <= \<const0>\;
  status_vector(416) <= \<const0>\;
  status_vector(415) <= \<const0>\;
  status_vector(414) <= \<const0>\;
  status_vector(413) <= \<const0>\;
  status_vector(412) <= \<const0>\;
  status_vector(411) <= \<const0>\;
  status_vector(410) <= \<const0>\;
  status_vector(409) <= \<const0>\;
  status_vector(408) <= \<const0>\;
  status_vector(407) <= \<const0>\;
  status_vector(406) <= \<const0>\;
  status_vector(405) <= \<const0>\;
  status_vector(404) <= \<const0>\;
  status_vector(403) <= \<const0>\;
  status_vector(402) <= \<const0>\;
  status_vector(401) <= \<const0>\;
  status_vector(400) <= \<const0>\;
  status_vector(399) <= \<const0>\;
  status_vector(398) <= \<const0>\;
  status_vector(397) <= \<const0>\;
  status_vector(396) <= \<const0>\;
  status_vector(395) <= \<const0>\;
  status_vector(394) <= \<const0>\;
  status_vector(393) <= \<const0>\;
  status_vector(392) <= \<const0>\;
  status_vector(391) <= \<const0>\;
  status_vector(390) <= \<const0>\;
  status_vector(389) <= \<const0>\;
  status_vector(388) <= \<const0>\;
  status_vector(387) <= \<const0>\;
  status_vector(386) <= \<const0>\;
  status_vector(385) <= \<const0>\;
  status_vector(384) <= \<const0>\;
  status_vector(383) <= \<const0>\;
  status_vector(382) <= \<const0>\;
  status_vector(381) <= \<const0>\;
  status_vector(380) <= \<const0>\;
  status_vector(379) <= \<const0>\;
  status_vector(378) <= \<const0>\;
  status_vector(377) <= \<const0>\;
  status_vector(376) <= \<const0>\;
  status_vector(375) <= \<const0>\;
  status_vector(374) <= \<const0>\;
  status_vector(373) <= \<const0>\;
  status_vector(372) <= \<const0>\;
  status_vector(371) <= \<const0>\;
  status_vector(370) <= \<const0>\;
  status_vector(369) <= \<const0>\;
  status_vector(368) <= \<const0>\;
  status_vector(367) <= \<const0>\;
  status_vector(366) <= \<const0>\;
  status_vector(365) <= \<const0>\;
  status_vector(364) <= \<const0>\;
  status_vector(363) <= \<const0>\;
  status_vector(362) <= \<const0>\;
  status_vector(361) <= \<const0>\;
  status_vector(360) <= \<const0>\;
  status_vector(359) <= \<const0>\;
  status_vector(358) <= \<const0>\;
  status_vector(357) <= \<const0>\;
  status_vector(356) <= \<const0>\;
  status_vector(355) <= \<const0>\;
  status_vector(354) <= \<const0>\;
  status_vector(353) <= \<const0>\;
  status_vector(352) <= \<const0>\;
  status_vector(351) <= \<const0>\;
  status_vector(350) <= \<const0>\;
  status_vector(349) <= \<const0>\;
  status_vector(348) <= \<const0>\;
  status_vector(347) <= \<const0>\;
  status_vector(346) <= \<const0>\;
  status_vector(345) <= \<const0>\;
  status_vector(344) <= \<const0>\;
  status_vector(343) <= \<const0>\;
  status_vector(342) <= \<const0>\;
  status_vector(341) <= \<const0>\;
  status_vector(340) <= \<const0>\;
  status_vector(339) <= \<const0>\;
  status_vector(338) <= \<const0>\;
  status_vector(337) <= \<const0>\;
  status_vector(336) <= \<const0>\;
  status_vector(335) <= \<const0>\;
  status_vector(334) <= \<const0>\;
  status_vector(333) <= \<const0>\;
  status_vector(332) <= \<const0>\;
  status_vector(331) <= \<const0>\;
  status_vector(330) <= \<const0>\;
  status_vector(329) <= \<const0>\;
  status_vector(328) <= \<const0>\;
  status_vector(327) <= \<const0>\;
  status_vector(326) <= \<const0>\;
  status_vector(325) <= \<const0>\;
  status_vector(324) <= \<const0>\;
  status_vector(323) <= \<const0>\;
  status_vector(322) <= \<const0>\;
  status_vector(321) <= \<const0>\;
  status_vector(320) <= \<const0>\;
  status_vector(319) <= \<const0>\;
  status_vector(318) <= \<const0>\;
  status_vector(317) <= \<const0>\;
  status_vector(316) <= \<const0>\;
  status_vector(315) <= \<const0>\;
  status_vector(314) <= \<const0>\;
  status_vector(313) <= \<const0>\;
  status_vector(312) <= \<const0>\;
  status_vector(311) <= \<const0>\;
  status_vector(310) <= \<const0>\;
  status_vector(309) <= \<const0>\;
  status_vector(308) <= \<const0>\;
  status_vector(307) <= \<const0>\;
  status_vector(306) <= \<const0>\;
  status_vector(305) <= \<const0>\;
  status_vector(304) <= \<const0>\;
  status_vector(303) <= \<const0>\;
  status_vector(302) <= \<const0>\;
  status_vector(301) <= \<const0>\;
  status_vector(300) <= \<const0>\;
  status_vector(299) <= \<const0>\;
  status_vector(298) <= \<const0>\;
  status_vector(297) <= \<const0>\;
  status_vector(296) <= \<const0>\;
  status_vector(295) <= \<const0>\;
  status_vector(294) <= \<const0>\;
  status_vector(293) <= \<const0>\;
  status_vector(292) <= \<const0>\;
  status_vector(291) <= \<const0>\;
  status_vector(290) <= \<const0>\;
  status_vector(289) <= \<const0>\;
  status_vector(288) <= \<const0>\;
  status_vector(287) <= \<const0>\;
  status_vector(286) <= \<const0>\;
  status_vector(285) <= \<const0>\;
  status_vector(284) <= \<const0>\;
  status_vector(283) <= \<const0>\;
  status_vector(282) <= \<const0>\;
  status_vector(281) <= \<const0>\;
  status_vector(280) <= \<const0>\;
  status_vector(279) <= \<const0>\;
  status_vector(278) <= \<const0>\;
  status_vector(277) <= \<const0>\;
  status_vector(276) <= \<const0>\;
  status_vector(275) <= \<const0>\;
  status_vector(274) <= \<const0>\;
  status_vector(273) <= \<const0>\;
  status_vector(272) <= \<const0>\;
  status_vector(271) <= \<const0>\;
  status_vector(270) <= \<const0>\;
  status_vector(269) <= \<const0>\;
  status_vector(268) <= \<const0>\;
  status_vector(267) <= \<const0>\;
  status_vector(266) <= \<const0>\;
  status_vector(265) <= \<const0>\;
  status_vector(264) <= \<const0>\;
  status_vector(263) <= \<const0>\;
  status_vector(262) <= \<const0>\;
  status_vector(261) <= \<const0>\;
  status_vector(260) <= \<const0>\;
  status_vector(259) <= \<const0>\;
  status_vector(258) <= \<const0>\;
  status_vector(257) <= \<const0>\;
  status_vector(256) <= \<const0>\;
  status_vector(255) <= \<const0>\;
  status_vector(254) <= \<const0>\;
  status_vector(253) <= \<const0>\;
  status_vector(252) <= \<const0>\;
  status_vector(251) <= \<const0>\;
  status_vector(250) <= \<const0>\;
  status_vector(249) <= \<const0>\;
  status_vector(248) <= \<const0>\;
  status_vector(247) <= \<const0>\;
  status_vector(246) <= \<const0>\;
  status_vector(245) <= \<const0>\;
  status_vector(244) <= \<const0>\;
  status_vector(243) <= \<const0>\;
  status_vector(242) <= \<const0>\;
  status_vector(241) <= \<const0>\;
  status_vector(240) <= \<const0>\;
  status_vector(239) <= \<const0>\;
  status_vector(238) <= \<const0>\;
  status_vector(237) <= \<const0>\;
  status_vector(236) <= \<const0>\;
  status_vector(235) <= \<const0>\;
  status_vector(234) <= \<const0>\;
  status_vector(233) <= \<const0>\;
  status_vector(232) <= \<const0>\;
  status_vector(231) <= \<const0>\;
  status_vector(230) <= \<const0>\;
  status_vector(229) <= \<const0>\;
  status_vector(228) <= \<const0>\;
  status_vector(227) <= \<const0>\;
  status_vector(226) <= \<const0>\;
  status_vector(225) <= \<const0>\;
  status_vector(224) <= \<const0>\;
  status_vector(223) <= \<const0>\;
  status_vector(222) <= \<const0>\;
  status_vector(221) <= \<const0>\;
  status_vector(220) <= \<const0>\;
  status_vector(219) <= \<const0>\;
  status_vector(218) <= \<const0>\;
  status_vector(217) <= \<const0>\;
  status_vector(216) <= \<const0>\;
  status_vector(215) <= \<const0>\;
  status_vector(214) <= \<const0>\;
  status_vector(213) <= \<const0>\;
  status_vector(212) <= \<const0>\;
  status_vector(211) <= \<const0>\;
  status_vector(210) <= \<const0>\;
  status_vector(209) <= \<const0>\;
  status_vector(208) <= \<const0>\;
  status_vector(207) <= \<const0>\;
  status_vector(206) <= \<const0>\;
  status_vector(205) <= \<const0>\;
  status_vector(204) <= \<const0>\;
  status_vector(203) <= \<const0>\;
  status_vector(202) <= \<const0>\;
  status_vector(201) <= \<const0>\;
  status_vector(200) <= \<const0>\;
  status_vector(199) <= \<const0>\;
  status_vector(198) <= \<const0>\;
  status_vector(197) <= \<const0>\;
  status_vector(196) <= \<const0>\;
  status_vector(195) <= \<const0>\;
  status_vector(194) <= \<const0>\;
  status_vector(193) <= \<const0>\;
  status_vector(192) <= \<const0>\;
  status_vector(191) <= \<const0>\;
  status_vector(190) <= \<const0>\;
  status_vector(189) <= \<const0>\;
  status_vector(188) <= \<const0>\;
  status_vector(187) <= \<const0>\;
  status_vector(186) <= \<const0>\;
  status_vector(185) <= \<const0>\;
  status_vector(184) <= \<const0>\;
  status_vector(183) <= \<const0>\;
  status_vector(182) <= \<const0>\;
  status_vector(181) <= \<const0>\;
  status_vector(180) <= \<const0>\;
  status_vector(179) <= \<const0>\;
  status_vector(178) <= \<const0>\;
  status_vector(177) <= \<const0>\;
  status_vector(176) <= \<const0>\;
  status_vector(175) <= \<const0>\;
  status_vector(174) <= \<const0>\;
  status_vector(173) <= \<const0>\;
  status_vector(172) <= \<const0>\;
  status_vector(171) <= \<const0>\;
  status_vector(170) <= \<const0>\;
  status_vector(169) <= \<const0>\;
  status_vector(168) <= \<const0>\;
  status_vector(167) <= \<const0>\;
  status_vector(166) <= \<const0>\;
  status_vector(165) <= \<const0>\;
  status_vector(164) <= \<const0>\;
  status_vector(163) <= \<const0>\;
  status_vector(162) <= \<const0>\;
  status_vector(161) <= \<const0>\;
  status_vector(160) <= \<const0>\;
  status_vector(159) <= \<const0>\;
  status_vector(158) <= \<const0>\;
  status_vector(157) <= \<const0>\;
  status_vector(156) <= \<const0>\;
  status_vector(155) <= \<const0>\;
  status_vector(154) <= \<const0>\;
  status_vector(153) <= \<const0>\;
  status_vector(152) <= \<const0>\;
  status_vector(151) <= \<const0>\;
  status_vector(150) <= \<const0>\;
  status_vector(149) <= \<const0>\;
  status_vector(148) <= \<const0>\;
  status_vector(147) <= \<const0>\;
  status_vector(146) <= \<const0>\;
  status_vector(145) <= \<const0>\;
  status_vector(144) <= \<const0>\;
  status_vector(143) <= \<const0>\;
  status_vector(142) <= \<const0>\;
  status_vector(141) <= \<const0>\;
  status_vector(140) <= \<const0>\;
  status_vector(139) <= \<const0>\;
  status_vector(138) <= \<const0>\;
  status_vector(137) <= \<const0>\;
  status_vector(136) <= \<const0>\;
  status_vector(135) <= \<const0>\;
  status_vector(134) <= \<const0>\;
  status_vector(133) <= \<const0>\;
  status_vector(132) <= \<const0>\;
  status_vector(131) <= \<const0>\;
  status_vector(130) <= \<const0>\;
  status_vector(129) <= \<const0>\;
  status_vector(128) <= \<const0>\;
  status_vector(127) <= \<const0>\;
  status_vector(126) <= \<const0>\;
  status_vector(125) <= \<const0>\;
  status_vector(124) <= \<const0>\;
  status_vector(123) <= \<const0>\;
  status_vector(122) <= \<const0>\;
  status_vector(121) <= \<const0>\;
  status_vector(120) <= \<const0>\;
  status_vector(119) <= \<const0>\;
  status_vector(118) <= \<const0>\;
  status_vector(117) <= \<const0>\;
  status_vector(116) <= \<const0>\;
  status_vector(115) <= \<const0>\;
  status_vector(114) <= \<const0>\;
  status_vector(113) <= \<const0>\;
  status_vector(112) <= \<const0>\;
  status_vector(111) <= \<const0>\;
  status_vector(110) <= \<const0>\;
  status_vector(109) <= \<const0>\;
  status_vector(108) <= \<const0>\;
  status_vector(107) <= \<const0>\;
  status_vector(106) <= \<const0>\;
  status_vector(105) <= \<const0>\;
  status_vector(104) <= \<const0>\;
  status_vector(103) <= \<const0>\;
  status_vector(102) <= \<const0>\;
  status_vector(101) <= \<const0>\;
  status_vector(100) <= \<const0>\;
  status_vector(99) <= \<const0>\;
  status_vector(98) <= \<const0>\;
  status_vector(97) <= \<const0>\;
  status_vector(96) <= \<const0>\;
  status_vector(95) <= \<const0>\;
  status_vector(94) <= \<const0>\;
  status_vector(93) <= \<const0>\;
  status_vector(92) <= \<const0>\;
  status_vector(91) <= \<const0>\;
  status_vector(90) <= \<const0>\;
  status_vector(89) <= \<const0>\;
  status_vector(88) <= \<const0>\;
  status_vector(87) <= \<const0>\;
  status_vector(86) <= \<const0>\;
  status_vector(85) <= \<const0>\;
  status_vector(84) <= \<const0>\;
  status_vector(83) <= \<const0>\;
  status_vector(82) <= \<const0>\;
  status_vector(81) <= \<const0>\;
  status_vector(80) <= \<const0>\;
  status_vector(79) <= \<const0>\;
  status_vector(78) <= \<const0>\;
  status_vector(77) <= \<const0>\;
  status_vector(76) <= \<const0>\;
  status_vector(75) <= \<const0>\;
  status_vector(74) <= \<const0>\;
  status_vector(73) <= \<const0>\;
  status_vector(72) <= \<const0>\;
  status_vector(71) <= \<const0>\;
  status_vector(70) <= \<const0>\;
  status_vector(69) <= \<const0>\;
  status_vector(68) <= \<const0>\;
  status_vector(67) <= \<const0>\;
  status_vector(66) <= \<const0>\;
  status_vector(65) <= \<const0>\;
  status_vector(64) <= \<const0>\;
  status_vector(63) <= \<const0>\;
  status_vector(62) <= \<const0>\;
  status_vector(61) <= \<const0>\;
  status_vector(60) <= \<const0>\;
  status_vector(59) <= \<const0>\;
  status_vector(58) <= \<const0>\;
  status_vector(57) <= \<const0>\;
  status_vector(56) <= \<const0>\;
  status_vector(55) <= \<const0>\;
  status_vector(54) <= \<const0>\;
  status_vector(53) <= \<const0>\;
  status_vector(52) <= \<const0>\;
  status_vector(51) <= \<const0>\;
  status_vector(50) <= \<const0>\;
  status_vector(49) <= \<const0>\;
  status_vector(48) <= \<const0>\;
  status_vector(47) <= \<const0>\;
  status_vector(46) <= \<const0>\;
  status_vector(45) <= \<const0>\;
  status_vector(44) <= \<const0>\;
  status_vector(43) <= \<const0>\;
  status_vector(42) <= \<const0>\;
  status_vector(41) <= \<const0>\;
  status_vector(40) <= \<const0>\;
  status_vector(39) <= \<const0>\;
  status_vector(38) <= \<const0>\;
  status_vector(37) <= \<const0>\;
  status_vector(36) <= \<const0>\;
  status_vector(35) <= \<const0>\;
  status_vector(34) <= \<const0>\;
  status_vector(33) <= \<const0>\;
  status_vector(32) <= \<const0>\;
  status_vector(31) <= \<const0>\;
  status_vector(30) <= \<const0>\;
  status_vector(29) <= \<const0>\;
  status_vector(28) <= \<const0>\;
  status_vector(27) <= \<const0>\;
  status_vector(26) <= \<const0>\;
  status_vector(25) <= \<const0>\;
  status_vector(24) <= \<const0>\;
  status_vector(23) <= \<const0>\;
  status_vector(22) <= \<const0>\;
  status_vector(21) <= \<const0>\;
  status_vector(20) <= \<const0>\;
  status_vector(19) <= \<const0>\;
  status_vector(18) <= \<const0>\;
  status_vector(17) <= \<const0>\;
  status_vector(16) <= \<const0>\;
  status_vector(15) <= \<const0>\;
  status_vector(14) <= \<const0>\;
  status_vector(13) <= \<const0>\;
  status_vector(12) <= \<const0>\;
  status_vector(11) <= \<const0>\;
  status_vector(10) <= \<const0>\;
  status_vector(9) <= \<const0>\;
  status_vector(8) <= \<const0>\;
  status_vector(7) <= \<const0>\;
  status_vector(6) <= \<const0>\;
  status_vector(5) <= \<const0>\;
  status_vector(4) <= \<const0>\;
  status_vector(3) <= \<const0>\;
  status_vector(2) <= \<const0>\;
  status_vector(1) <= \<const0>\;
  status_vector(0) <= \<const0>\;
  training_rdack <= \<const0>\;
  training_rddata(15) <= \<const0>\;
  training_rddata(14) <= \<const0>\;
  training_rddata(13) <= \<const0>\;
  training_rddata(12) <= \<const0>\;
  training_rddata(11) <= \<const0>\;
  training_rddata(10) <= \<const0>\;
  training_rddata(9) <= \<const0>\;
  training_rddata(8) <= \<const0>\;
  training_rddata(7) <= \<const0>\;
  training_rddata(6) <= \<const0>\;
  training_rddata(5) <= \<const0>\;
  training_rddata(4) <= \<const0>\;
  training_rddata(3) <= \<const0>\;
  training_rddata(2) <= \<const0>\;
  training_rddata(1) <= \<const0>\;
  training_rddata(0) <= \<const0>\;
  training_wrack <= \<const0>\;
  txdiffctrl(4) <= \<const0>\;
  txdiffctrl(3) <= \<const0>\;
  txdiffctrl(2) <= \<const0>\;
  txdiffctrl(1) <= \<const0>\;
  txdiffctrl(0) <= \<const0>\;
  txphy_async_gb_latency(15) <= \<const0>\;
  txphy_async_gb_latency(14) <= \<const0>\;
  txphy_async_gb_latency(13) <= \<const0>\;
  txphy_async_gb_latency(12) <= \<const0>\;
  txphy_async_gb_latency(11) <= \<const0>\;
  txphy_async_gb_latency(10) <= \<const0>\;
  txphy_async_gb_latency(9) <= \<const0>\;
  txphy_async_gb_latency(8) <= \<const0>\;
  txphy_async_gb_latency(7) <= \<const0>\;
  txphy_async_gb_latency(6) <= \<const0>\;
  txphy_async_gb_latency(5) <= \<const0>\;
  txphy_async_gb_latency(4) <= \<const0>\;
  txphy_async_gb_latency(3) <= \<const0>\;
  txphy_async_gb_latency(2) <= \<const0>\;
  txphy_async_gb_latency(1) <= \<const0>\;
  txphy_async_gb_latency(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
ten_gig_eth_pcs_pma_inst: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15_wrapper
     port map (
      areset_coreclk => areset_coreclk,
      cable_pull => cable_pull,
      clear_rx_prbs_err_count => clear_rx_prbs_err_count,
      core_in_testmode => core_in_testmode,
      core_status(0) => \^core_status\(0),
      coreclk => coreclk,
      data_out_reg => pcs_resetout,
      dclk => dclk,
      dclk_reset => dclk_reset,
      drp_daddr(15 downto 0) => drp_daddr(15 downto 0),
      drp_den => drp_den,
      drp_di(15 downto 0) => drp_di(15 downto 0),
      drp_drdy => drp_drdy,
      drp_drpdo(15 downto 0) => drp_drpdo(15 downto 0),
      drp_dwe => drp_dwe,
      drp_gnt => drp_gnt,
      drp_req => drp_req,
      gt_rxc(3 downto 0) => gt_rxc(3 downto 0),
      gt_rxd(31 downto 0) => gt_rxd(31 downto 0),
      gt_slip => gt_slip,
      gt_txc(7 downto 0) => gt_txc(7 downto 0),
      gt_txd(31 downto 0) => gt_txd(31 downto 0),
      loopback_ctrl(0) => \^loopback_ctrl\(1),
      mdc => mdc,
      mdio_in => mdio_in,
      mdio_out => mdio_out,
      mdio_tri => mdio_tri,
      pma_pmd_type(2 downto 0) => pma_pmd_type(2 downto 0),
      pma_resetout => pma_resetout,
      prtad(4 downto 0) => prtad(4 downto 0),
      reset => reset,
      resetdone => resetdone,
      rx_prbs31_en => rx_prbs31_en,
      rxreset_rxusrclk2 => rxreset_rxusrclk2,
      rxusrclk2 => rxusrclk2,
      signal_detect => signal_detect,
      tx_disable => tx_disable,
      tx_prbs31_en => tx_prbs31_en,
      txreset_txusrclk2 => txreset_txusrclk2,
      txusrclk2 => txusrclk2,
      xgmii_rxc(7 downto 0) => xgmii_rxc(7 downto 0),
      xgmii_rxd(63 downto 0) => xgmii_rxd(63 downto 0),
      xgmii_txc(7 downto 0) => xgmii_txc(7 downto 0),
      xgmii_txd(63 downto 0) => xgmii_txd(63 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_block is
  port (
    dclk : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    txusrclk : in STD_LOGIC;
    txusrclk2 : in STD_LOGIC;
    rxrecclk_out : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    areset : in STD_LOGIC;
    areset_coreclk : in STD_LOGIC;
    txuserrdy : in STD_LOGIC;
    gttxreset : in STD_LOGIC;
    gtrxreset : in STD_LOGIC;
    sim_speedup_control : in STD_LOGIC;
    qplllock : in STD_LOGIC;
    qplloutclk : in STD_LOGIC;
    qplloutrefclk : in STD_LOGIC;
    reset_counter_done : in STD_LOGIC;
    xgmii_txd : in STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_txc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    xgmii_rxd : out STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_rxc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txp : out STD_LOGIC;
    txn : out STD_LOGIC;
    rxp : in STD_LOGIC;
    rxn : in STD_LOGIC;
    mdc : in STD_LOGIC;
    mdio_in : in STD_LOGIC;
    mdio_out : out STD_LOGIC;
    mdio_tri : out STD_LOGIC;
    prtad : in STD_LOGIC_VECTOR ( 4 downto 0 );
    core_status : out STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_resetdone : out STD_LOGIC;
    rx_resetdone : out STD_LOGIC;
    signal_detect : in STD_LOGIC;
    tx_fault : in STD_LOGIC;
    drp_req : out STD_LOGIC;
    drp_gnt : in STD_LOGIC;
    drp_den_o : out STD_LOGIC;
    drp_dwe_o : out STD_LOGIC;
    drp_daddr_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_di_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_drdy_o : out STD_LOGIC;
    drp_drpdo_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_den_i : in STD_LOGIC;
    drp_dwe_i : in STD_LOGIC;
    drp_daddr_i : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_di_i : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_drdy_i : in STD_LOGIC;
    drp_drpdo_i : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pma_pmd_type : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tx_disable : out STD_LOGIC
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_block : entity is "yes";
  attribute MASTER_WATCHDOG_TIMER_RESET : string;
  attribute MASTER_WATCHDOG_TIMER_RESET of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_block : entity is "29'b00110111111000010010110100000";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_block : entity is "ten_gig_eth_pcs_pma_block";
end ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_block;

architecture STRUCTURE of ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_block is
  signal \<const0>\ : STD_LOGIC;
  signal areset_rxusrclk2 : STD_LOGIC;
  signal cable_is_pulled : STD_LOGIC;
  signal cable_pull : STD_LOGIC;
  signal cable_pull_coreclk_sync : STD_LOGIC;
  signal cable_pull_falling : STD_LOGIC;
  signal cable_pull_falling0 : STD_LOGIC;
  signal cable_pull_reg : STD_LOGIC;
  signal cable_pull_reset_rising_reg : STD_LOGIC;
  signal cable_pull_rising : STD_LOGIC;
  signal cable_pull_rising0 : STD_LOGIC;
  signal cable_unpull_reset_rising_reg : STD_LOGIC;
  signal core_in_testmode : STD_LOGIC;
  signal \^core_status\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coreclk_reset_tx : STD_LOGIC;
  signal dclk_reset : STD_LOGIC;
  signal gt0_clear_rx_prbs_err_count_i : STD_LOGIC;
  signal gt0_gtrxreset_c : STD_LOGIC;
  signal gt0_gtrxreset_i : STD_LOGIC;
  signal gt0_gttxreset_c : STD_LOGIC;
  signal gt0_gttxreset_i : STD_LOGIC;
  signal gt0_loopback_i : STD_LOGIC_VECTOR ( 1 to 1 );
  signal gt0_rxbufreset_i : STD_LOGIC;
  signal gt0_rxbufreset_i0 : STD_LOGIC;
  signal gt0_rxdata_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal gt0_rxdatavalid_i : STD_LOGIC;
  signal gt0_rxgearboxslip_i : STD_LOGIC;
  signal gt0_rxheader_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gt0_rxheadervalid_i : STD_LOGIC;
  signal gt0_rxresetdone_i_reg_rxusrclk2 : STD_LOGIC;
  signal gt0_rxresetdone_reg : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of gt0_rxresetdone_reg : signal is std.standard.true;
  signal gt0_rxresetdone_reg1 : STD_LOGIC;
  signal gt0_rxresetdone_reg_dup : STD_LOGIC;
  attribute DONT_TOUCH of gt0_rxresetdone_reg_dup : signal is std.standard.true;
  signal gt0_rxresetdone_reg_reg0 : STD_LOGIC;
  signal gt0_rxuserrdy_i : STD_LOGIC;
  signal gt0_txresetdone_i_sync_i_n_1 : STD_LOGIC;
  signal gt0_txresetdone_reg : STD_LOGIC;
  signal gt0_txresetdone_reg0 : STD_LOGIC;
  signal gt0_txresetdone_reg1 : STD_LOGIC;
  signal gt_rxc_d1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal gt_rxd_d1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal gt_txc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gt_txd : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal gtrxreset_coreclk : STD_LOGIC;
  signal \master_watchdog[0]_i_3_n_0\ : STD_LOGIC;
  signal \master_watchdog[0]_i_4_n_0\ : STD_LOGIC;
  signal \master_watchdog[0]_i_5_n_0\ : STD_LOGIC;
  signal \master_watchdog[0]_i_6_n_0\ : STD_LOGIC;
  signal \master_watchdog[12]_i_2_n_0\ : STD_LOGIC;
  signal \master_watchdog[12]_i_3_n_0\ : STD_LOGIC;
  signal \master_watchdog[12]_i_4_n_0\ : STD_LOGIC;
  signal \master_watchdog[12]_i_5_n_0\ : STD_LOGIC;
  signal \master_watchdog[16]_i_2_n_0\ : STD_LOGIC;
  signal \master_watchdog[16]_i_3_n_0\ : STD_LOGIC;
  signal \master_watchdog[16]_i_4_n_0\ : STD_LOGIC;
  signal \master_watchdog[16]_i_5_n_0\ : STD_LOGIC;
  signal \master_watchdog[20]_i_2_n_0\ : STD_LOGIC;
  signal \master_watchdog[20]_i_3_n_0\ : STD_LOGIC;
  signal \master_watchdog[20]_i_4_n_0\ : STD_LOGIC;
  signal \master_watchdog[20]_i_5_n_0\ : STD_LOGIC;
  signal \master_watchdog[24]_i_2_n_0\ : STD_LOGIC;
  signal \master_watchdog[24]_i_3_n_0\ : STD_LOGIC;
  signal \master_watchdog[24]_i_4_n_0\ : STD_LOGIC;
  signal \master_watchdog[24]_i_5_n_0\ : STD_LOGIC;
  signal \master_watchdog[28]_i_2_n_0\ : STD_LOGIC;
  signal \master_watchdog[4]_i_2_n_0\ : STD_LOGIC;
  signal \master_watchdog[4]_i_3_n_0\ : STD_LOGIC;
  signal \master_watchdog[4]_i_4_n_0\ : STD_LOGIC;
  signal \master_watchdog[4]_i_5_n_0\ : STD_LOGIC;
  signal \master_watchdog[8]_i_2_n_0\ : STD_LOGIC;
  signal \master_watchdog[8]_i_3_n_0\ : STD_LOGIC;
  signal \master_watchdog[8]_i_4_n_0\ : STD_LOGIC;
  signal \master_watchdog[8]_i_5_n_0\ : STD_LOGIC;
  signal master_watchdog_barking_i_1_n_0 : STD_LOGIC;
  signal master_watchdog_barking_i_2_n_0 : STD_LOGIC;
  signal master_watchdog_barking_i_3_n_0 : STD_LOGIC;
  signal master_watchdog_barking_i_4_n_0 : STD_LOGIC;
  signal master_watchdog_barking_i_5_n_0 : STD_LOGIC;
  signal master_watchdog_barking_i_6_n_0 : STD_LOGIC;
  signal master_watchdog_barking_reg_n_0 : STD_LOGIC;
  signal master_watchdog_reg : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \master_watchdog_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \master_watchdog_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \master_watchdog_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \master_watchdog_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \master_watchdog_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \master_watchdog_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \master_watchdog_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \master_watchdog_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \master_watchdog_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \master_watchdog_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \master_watchdog_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \master_watchdog_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \master_watchdog_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \master_watchdog_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \master_watchdog_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \master_watchdog_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \master_watchdog_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \master_watchdog_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \master_watchdog_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \master_watchdog_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \master_watchdog_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \master_watchdog_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \master_watchdog_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \master_watchdog_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \master_watchdog_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \master_watchdog_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \master_watchdog_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \master_watchdog_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \master_watchdog_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \master_watchdog_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \master_watchdog_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \master_watchdog_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \master_watchdog_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \master_watchdog_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \master_watchdog_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \master_watchdog_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \master_watchdog_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \master_watchdog_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \master_watchdog_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \master_watchdog_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \master_watchdog_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \master_watchdog_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \master_watchdog_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \master_watchdog_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \master_watchdog_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \master_watchdog_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \master_watchdog_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \master_watchdog_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \master_watchdog_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \master_watchdog_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \master_watchdog_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \master_watchdog_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \master_watchdog_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \master_watchdog_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \master_watchdog_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \master_watchdog_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \master_watchdog_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal pcs_resetout : STD_LOGIC;
  signal pcs_resetout_reg : STD_LOGIC;
  signal pcs_resetout_rising : STD_LOGIC;
  signal pcs_resetout_rising0 : STD_LOGIC;
  signal pma_resetout : STD_LOGIC;
  signal pma_resetout_reg : STD_LOGIC;
  signal pma_resetout_rising : STD_LOGIC;
  signal pma_resetout_rising0 : STD_LOGIC;
  signal pma_resetout_rising_rxusrclk2 : STD_LOGIC;
  signal qplllock_coreclk_sync_i_n_0 : STD_LOGIC;
  signal qplllock_rxusrclk2 : STD_LOGIC;
  signal qplllock_txusrclk2 : STD_LOGIC;
  signal resetdone : STD_LOGIC;
  signal rst0 : STD_LOGIC;
  signal rx_prbs31_en : STD_LOGIC;
  signal \^rx_resetdone\ : STD_LOGIC;
  signal \^rxrecclk_out\ : STD_LOGIC;
  signal rxreset_rxusrclk2 : STD_LOGIC;
  signal rxusrclk2 : STD_LOGIC;
  signal signal_detect_comb : STD_LOGIC;
  signal signal_detect_comb0 : STD_LOGIC;
  signal \^tx_disable\ : STD_LOGIC;
  signal tx_prbs31_en : STD_LOGIC;
  signal \^tx_resetdone\ : STD_LOGIC;
  signal txreset_txusrclk2 : STD_LOGIC;
  signal \NLW_master_watchdog_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_master_watchdog_reg[28]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ten_gig_eth_pcs_pma_core_gt_progdiv_reset_UNCONNECTED : STD_LOGIC;
  signal NLW_ten_gig_eth_pcs_pma_core_is_eval_UNCONNECTED : STD_LOGIC;
  signal NLW_ten_gig_eth_pcs_pma_core_training_rdack_UNCONNECTED : STD_LOGIC;
  signal NLW_ten_gig_eth_pcs_pma_core_training_wrack_UNCONNECTED : STD_LOGIC;
  signal NLW_ten_gig_eth_pcs_pma_core_coeff_minus_1_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_ten_gig_eth_pcs_pma_core_coeff_plus_1_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_ten_gig_eth_pcs_pma_core_coeff_zero_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_ten_gig_eth_pcs_pma_core_core_status_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_ten_gig_eth_pcs_pma_core_loopback_ctrl_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_ten_gig_eth_pcs_pma_core_rxphy_correction_timer_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_ten_gig_eth_pcs_pma_core_rxphy_ns_field_UNCONNECTED : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal NLW_ten_gig_eth_pcs_pma_core_rxphy_s_field_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_ten_gig_eth_pcs_pma_core_status_vector_UNCONNECTED : STD_LOGIC_VECTOR ( 447 downto 0 );
  signal NLW_ten_gig_eth_pcs_pma_core_training_rddata_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ten_gig_eth_pcs_pma_core_txdiffctrl_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_ten_gig_eth_pcs_pma_core_txphy_async_gb_latency_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of gt0_rxresetdone_reg_dup_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of gt0_rxresetdone_reg_dup_reg : label is "yes";
  attribute DONT_TOUCH of gt0_rxresetdone_reg_reg : label is std.standard.true;
  attribute KEEP of gt0_rxresetdone_reg_reg : label is "yes";
  attribute C_1588 : integer;
  attribute C_1588 of ten_gig_eth_pcs_pma_core : label is 0;
  attribute C_DP_WIDTH : integer;
  attribute C_DP_WIDTH of ten_gig_eth_pcs_pma_core : label is 64;
  attribute C_GTIF_WIDTH : integer;
  attribute C_GTIF_WIDTH of ten_gig_eth_pcs_pma_core : label is 32;
  attribute C_GTTYPE : integer;
  attribute C_GTTYPE of ten_gig_eth_pcs_pma_core : label is 0;
  attribute C_HAS_AN : string;
  attribute C_HAS_AN of ten_gig_eth_pcs_pma_core : label is "1'b0";
  attribute C_HAS_FEC : string;
  attribute C_HAS_FEC of ten_gig_eth_pcs_pma_core : label is "1'b0";
  attribute C_HAS_MDIO : string;
  attribute C_HAS_MDIO of ten_gig_eth_pcs_pma_core : label is "1'b1";
  attribute C_IS_32BIT : string;
  attribute C_IS_32BIT of ten_gig_eth_pcs_pma_core : label is "1'b0";
  attribute C_IS_KR : string;
  attribute C_IS_KR of ten_gig_eth_pcs_pma_core : label is "1'b0";
  attribute C_NO_EBUFF : string;
  attribute C_NO_EBUFF of ten_gig_eth_pcs_pma_core : label is "1'b0";
  attribute C_REFCLKRATE : integer;
  attribute C_REFCLKRATE of ten_gig_eth_pcs_pma_core : label is 156;
  attribute C_SPEED10_25 : integer;
  attribute C_SPEED10_25 of ten_gig_eth_pcs_pma_core : label is 10;
  attribute DowngradeIPIdentifiedWarnings of ten_gig_eth_pcs_pma_core : label is "yes";
begin
  core_status(7) <= \<const0>\;
  core_status(6) <= \<const0>\;
  core_status(5) <= \<const0>\;
  core_status(4) <= \<const0>\;
  core_status(3) <= \<const0>\;
  core_status(2) <= \<const0>\;
  core_status(1) <= \<const0>\;
  core_status(0) <= \^core_status\(0);
  rx_resetdone <= \^rx_resetdone\;
  rxrecclk_out <= \^rxrecclk_out\;
  tx_disable <= \^tx_disable\;
  tx_resetdone <= \^tx_resetdone\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
cable_pull_coreclk_sync_i: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer
     port map (
      D(0) => cable_pull,
      cable_pull_coreclk_sync => cable_pull_coreclk_sync,
      cable_pull_falling0 => cable_pull_falling0,
      cable_pull_reg => cable_pull_reg,
      cable_pull_rising0 => cable_pull_rising0,
      coreclk => coreclk
    );
cable_pull_falling_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => cable_pull_falling0,
      Q => cable_pull_falling,
      R => areset_coreclk
    );
cable_pull_logic_i: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_cable_pull_logic
     port map (
      CLK => rxusrclk2,
      D(3) => gt0_rxdata_i(24),
      D(2) => gt0_rxdata_i(25),
      D(1) => gt0_rxdata_i(26),
      D(0) => gt0_rxdata_i(27),
      SS(0) => gt0_rxgearboxslip_i,
      areset_rxusrclk2 => areset_rxusrclk2,
      cable_is_pulled => cable_is_pulled,
      cable_pull_reset_rising_reg => cable_pull_reset_rising_reg,
      cable_unpull_reset_rising_reg => cable_unpull_reset_rising_reg,
      coreclk => coreclk,
      gt0_rxresetdone_i_reg_rxusrclk2 => gt0_rxresetdone_i_reg_rxusrclk2,
      pma_resetout_rising_rxusrclk2 => pma_resetout_rising_rxusrclk2
    );
cable_pull_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => cable_pull_coreclk_sync,
      Q => cable_pull_reg,
      R => areset_coreclk
    );
cable_pull_rising_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => cable_pull_rising0,
      Q => cable_pull_rising,
      R => areset_coreclk
    );
gt0_gtrxreset_i_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => gt0_gtrxreset_c,
      Q => gt0_gtrxreset_i,
      R => '0'
    );
gt0_gttxreset_i_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => gt0_gttxreset_c,
      Q => gt0_gttxreset_i,
      R => '0'
    );
gt0_gtwizard_10gbaser_multi_gt_i: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_gtwizard_10gbaser_multi_GT
     port map (
      AS(0) => gt0_gtrxreset_i,
      CLK => rxusrclk2,
      D(3) => gt0_rxheadervalid_i,
      D(2) => gt0_rxdatavalid_i,
      D(1) => gt0_rxheader_i(0),
      D(0) => gt0_rxheader_i(1),
      clear_rx_prbs_err_count => gt0_clear_rx_prbs_err_count_i,
      dclk => dclk,
      dclk_0(31) => gt0_rxdata_i(0),
      dclk_0(30) => gt0_rxdata_i(1),
      dclk_0(29) => gt0_rxdata_i(2),
      dclk_0(28) => gt0_rxdata_i(3),
      dclk_0(27) => gt0_rxdata_i(4),
      dclk_0(26) => gt0_rxdata_i(5),
      dclk_0(25) => gt0_rxdata_i(6),
      dclk_0(24) => gt0_rxdata_i(7),
      dclk_0(23) => gt0_rxdata_i(8),
      dclk_0(22) => gt0_rxdata_i(9),
      dclk_0(21) => gt0_rxdata_i(10),
      dclk_0(20) => gt0_rxdata_i(11),
      dclk_0(19) => gt0_rxdata_i(12),
      dclk_0(18) => gt0_rxdata_i(13),
      dclk_0(17) => gt0_rxdata_i(14),
      dclk_0(16) => gt0_rxdata_i(15),
      dclk_0(15) => gt0_rxdata_i(16),
      dclk_0(14) => gt0_rxdata_i(17),
      dclk_0(13) => gt0_rxdata_i(18),
      dclk_0(12) => gt0_rxdata_i(19),
      dclk_0(11) => gt0_rxdata_i(20),
      dclk_0(10) => gt0_rxdata_i(21),
      dclk_0(9) => gt0_rxdata_i(22),
      dclk_0(8) => gt0_rxdata_i(23),
      dclk_0(7) => gt0_rxdata_i(24),
      dclk_0(6) => gt0_rxdata_i(25),
      dclk_0(5) => gt0_rxdata_i(26),
      dclk_0(4) => gt0_rxdata_i(27),
      dclk_0(3) => gt0_rxdata_i(28),
      dclk_0(2) => gt0_rxdata_i(29),
      dclk_0(1) => gt0_rxdata_i(30),
      dclk_0(0) => gt0_rxdata_i(31),
      drp_daddr_i(8 downto 0) => drp_daddr_i(8 downto 0),
      drp_den_i => drp_den_i,
      drp_di_i(15 downto 0) => drp_di_i(15 downto 0),
      drp_drdy_o => drp_drdy_o,
      drp_drpdo_o(15 downto 0) => drp_drpdo_o(15 downto 0),
      drp_dwe_i => drp_dwe_i,
      gt0_gttxreset_i => gt0_gttxreset_i,
      gt0_rxbufreset_i => gt0_rxbufreset_i,
      gt0_rxbufreset_i0 => gt0_rxbufreset_i0,
      gt0_rxresetdone_i_reg_rxusrclk2 => gt0_rxresetdone_i_reg_rxusrclk2,
      gt0_rxresetdone_reg_reg0 => gt0_rxresetdone_reg_reg0,
      gt0_rxuserrdy_i => gt0_rxuserrdy_i,
      gt0_txresetdone_reg0 => gt0_txresetdone_reg0,
      gt_slip => gt0_rxgearboxslip_i,
      gt_txc(7 downto 0) => gt_txc(7 downto 0),
      gt_txd(31 downto 0) => gt_txd(31 downto 0),
      loopback_ctrl(0) => gt0_loopback_i(1),
      pcs_resetout_rising => pcs_resetout_rising,
      qplllock_rxusrclk2 => qplllock_rxusrclk2,
      qplllock_txusrclk2 => qplllock_txusrclk2,
      qplloutclk => qplloutclk,
      qplloutrefclk => qplloutrefclk,
      rx_prbs31_en => rx_prbs31_en,
      rxn => rxn,
      rxp => rxp,
      rxrecclk_out => \^rxrecclk_out\,
      tx_disable => \^tx_disable\,
      tx_prbs31_en => tx_prbs31_en,
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      txuserrdy => txuserrdy,
      txusrclk => txusrclk,
      txusrclk2 => txusrclk2
    );
gt0_rxbufreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => gt0_rxbufreset_i0,
      Q => gt0_rxbufreset_i,
      R => '0'
    );
gt0_rxresetdone_i_reg_rxusrclk2_sync_i: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_0
     port map (
      CLK => rxusrclk2,
      D(0) => gt0_rxresetdone_reg_dup,
      gt0_rxresetdone_i_reg_rxusrclk2 => gt0_rxresetdone_i_reg_rxusrclk2
    );
gt0_rxresetdone_i_sync_i: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_1
     port map (
      D(0) => gt0_rxresetdone_reg1,
      coreclk => coreclk,
      data_out_reg_0 => \^rx_resetdone\,
      pma_pmd_reset_clear_core_intr_reg => \^tx_resetdone\,
      resetdone => resetdone
    );
gt0_rxresetdone_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => gt0_rxresetdone_reg,
      Q => gt0_rxresetdone_reg1,
      R => '0'
    );
gt0_rxresetdone_reg_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => gt0_rxresetdone_reg_reg0,
      Q => gt0_rxresetdone_reg_dup,
      R => '0'
    );
gt0_rxresetdone_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => gt0_rxresetdone_reg_reg0,
      Q => gt0_rxresetdone_reg,
      R => '0'
    );
gt0_txresetdone_i_sync_i: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_2
     port map (
      D(0) => \^rx_resetdone\,
      core_in_testmode => core_in_testmode,
      core_in_testmode_reg => gt0_txresetdone_i_sync_i_n_1,
      core_status(0) => \^core_status\(0),
      coreclk => coreclk,
      data_out_reg_0 => \^tx_resetdone\,
      \sync1_r_reg[0]_0\(0) => gt0_txresetdone_reg1
    );
gt0_txresetdone_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => gt0_txresetdone_reg,
      Q => gt0_txresetdone_reg1,
      R => '0'
    );
gt0_txresetdone_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => gt0_txresetdone_reg0,
      Q => gt0_txresetdone_reg,
      R => '0'
    );
\gt_rxc_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => gt0_rxheader_i(1),
      Q => gt_rxc_d1(0),
      R => '0'
    );
\gt_rxc_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => gt0_rxheader_i(0),
      Q => gt_rxc_d1(1),
      R => '0'
    );
\gt_rxc_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => gt0_rxdatavalid_i,
      Q => gt_rxc_d1(2),
      R => '0'
    );
\gt_rxc_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => gt0_rxheadervalid_i,
      Q => gt_rxc_d1(3),
      R => '0'
    );
\gt_rxd_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => gt0_rxdata_i(31),
      Q => gt_rxd_d1(0),
      R => '0'
    );
\gt_rxd_d1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => gt0_rxdata_i(21),
      Q => gt_rxd_d1(10),
      R => '0'
    );
\gt_rxd_d1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => gt0_rxdata_i(20),
      Q => gt_rxd_d1(11),
      R => '0'
    );
\gt_rxd_d1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => gt0_rxdata_i(19),
      Q => gt_rxd_d1(12),
      R => '0'
    );
\gt_rxd_d1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => gt0_rxdata_i(18),
      Q => gt_rxd_d1(13),
      R => '0'
    );
\gt_rxd_d1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => gt0_rxdata_i(17),
      Q => gt_rxd_d1(14),
      R => '0'
    );
\gt_rxd_d1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => gt0_rxdata_i(16),
      Q => gt_rxd_d1(15),
      R => '0'
    );
\gt_rxd_d1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => gt0_rxdata_i(15),
      Q => gt_rxd_d1(16),
      R => '0'
    );
\gt_rxd_d1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => gt0_rxdata_i(14),
      Q => gt_rxd_d1(17),
      R => '0'
    );
\gt_rxd_d1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => gt0_rxdata_i(13),
      Q => gt_rxd_d1(18),
      R => '0'
    );
\gt_rxd_d1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => gt0_rxdata_i(12),
      Q => gt_rxd_d1(19),
      R => '0'
    );
\gt_rxd_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => gt0_rxdata_i(30),
      Q => gt_rxd_d1(1),
      R => '0'
    );
\gt_rxd_d1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => gt0_rxdata_i(11),
      Q => gt_rxd_d1(20),
      R => '0'
    );
\gt_rxd_d1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => gt0_rxdata_i(10),
      Q => gt_rxd_d1(21),
      R => '0'
    );
\gt_rxd_d1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => gt0_rxdata_i(9),
      Q => gt_rxd_d1(22),
      R => '0'
    );
\gt_rxd_d1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => gt0_rxdata_i(8),
      Q => gt_rxd_d1(23),
      R => '0'
    );
\gt_rxd_d1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => gt0_rxdata_i(7),
      Q => gt_rxd_d1(24),
      R => '0'
    );
\gt_rxd_d1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => gt0_rxdata_i(6),
      Q => gt_rxd_d1(25),
      R => '0'
    );
\gt_rxd_d1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => gt0_rxdata_i(5),
      Q => gt_rxd_d1(26),
      R => '0'
    );
\gt_rxd_d1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => gt0_rxdata_i(4),
      Q => gt_rxd_d1(27),
      R => '0'
    );
\gt_rxd_d1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => gt0_rxdata_i(3),
      Q => gt_rxd_d1(28),
      R => '0'
    );
\gt_rxd_d1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => gt0_rxdata_i(2),
      Q => gt_rxd_d1(29),
      R => '0'
    );
\gt_rxd_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => gt0_rxdata_i(29),
      Q => gt_rxd_d1(2),
      R => '0'
    );
\gt_rxd_d1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => gt0_rxdata_i(1),
      Q => gt_rxd_d1(30),
      R => '0'
    );
\gt_rxd_d1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => gt0_rxdata_i(0),
      Q => gt_rxd_d1(31),
      R => '0'
    );
\gt_rxd_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => gt0_rxdata_i(28),
      Q => gt_rxd_d1(3),
      R => '0'
    );
\gt_rxd_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => gt0_rxdata_i(27),
      Q => gt_rxd_d1(4),
      R => '0'
    );
\gt_rxd_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => gt0_rxdata_i(26),
      Q => gt_rxd_d1(5),
      R => '0'
    );
\gt_rxd_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => gt0_rxdata_i(25),
      Q => gt_rxd_d1(6),
      R => '0'
    );
\gt_rxd_d1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => gt0_rxdata_i(24),
      Q => gt_rxd_d1(7),
      R => '0'
    );
\gt_rxd_d1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => gt0_rxdata_i(23),
      Q => gt_rxd_d1(8),
      R => '0'
    );
\gt_rxd_d1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => gt0_rxdata_i(22),
      Q => gt_rxd_d1(9),
      R => '0'
    );
gtrxreset_coreclk_sync_i: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst
     port map (
      coreclk => coreclk,
      gtrxreset => gtrxreset,
      gtrxreset_coreclk => gtrxreset_coreclk
    );
\master_watchdog[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(3),
      O => \master_watchdog[0]_i_3_n_0\
    );
\master_watchdog[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(2),
      O => \master_watchdog[0]_i_4_n_0\
    );
\master_watchdog[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(1),
      O => \master_watchdog[0]_i_5_n_0\
    );
\master_watchdog[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(0),
      O => \master_watchdog[0]_i_6_n_0\
    );
\master_watchdog[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(15),
      O => \master_watchdog[12]_i_2_n_0\
    );
\master_watchdog[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(14),
      O => \master_watchdog[12]_i_3_n_0\
    );
\master_watchdog[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(13),
      O => \master_watchdog[12]_i_4_n_0\
    );
\master_watchdog[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(12),
      O => \master_watchdog[12]_i_5_n_0\
    );
\master_watchdog[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(19),
      O => \master_watchdog[16]_i_2_n_0\
    );
\master_watchdog[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(18),
      O => \master_watchdog[16]_i_3_n_0\
    );
\master_watchdog[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(17),
      O => \master_watchdog[16]_i_4_n_0\
    );
\master_watchdog[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(16),
      O => \master_watchdog[16]_i_5_n_0\
    );
\master_watchdog[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(23),
      O => \master_watchdog[20]_i_2_n_0\
    );
\master_watchdog[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(22),
      O => \master_watchdog[20]_i_3_n_0\
    );
\master_watchdog[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(21),
      O => \master_watchdog[20]_i_4_n_0\
    );
\master_watchdog[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(20),
      O => \master_watchdog[20]_i_5_n_0\
    );
\master_watchdog[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(27),
      O => \master_watchdog[24]_i_2_n_0\
    );
\master_watchdog[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(26),
      O => \master_watchdog[24]_i_3_n_0\
    );
\master_watchdog[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(25),
      O => \master_watchdog[24]_i_4_n_0\
    );
\master_watchdog[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(24),
      O => \master_watchdog[24]_i_5_n_0\
    );
\master_watchdog[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(28),
      O => \master_watchdog[28]_i_2_n_0\
    );
\master_watchdog[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(7),
      O => \master_watchdog[4]_i_2_n_0\
    );
\master_watchdog[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(6),
      O => \master_watchdog[4]_i_3_n_0\
    );
\master_watchdog[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(5),
      O => \master_watchdog[4]_i_4_n_0\
    );
\master_watchdog[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(4),
      O => \master_watchdog[4]_i_5_n_0\
    );
\master_watchdog[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(11),
      O => \master_watchdog[8]_i_2_n_0\
    );
\master_watchdog[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(10),
      O => \master_watchdog[8]_i_3_n_0\
    );
\master_watchdog[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(9),
      O => \master_watchdog[8]_i_4_n_0\
    );
\master_watchdog[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(8),
      O => \master_watchdog[8]_i_5_n_0\
    );
master_watchdog_barking_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => master_watchdog_barking_i_2_n_0,
      I1 => master_watchdog_barking_i_3_n_0,
      I2 => master_watchdog_barking_i_4_n_0,
      I3 => master_watchdog_barking_i_5_n_0,
      I4 => master_watchdog_barking_i_6_n_0,
      O => master_watchdog_barking_i_1_n_0
    );
master_watchdog_barking_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => master_watchdog_reg(25),
      I1 => master_watchdog_reg(26),
      I2 => master_watchdog_reg(23),
      I3 => master_watchdog_reg(24),
      I4 => master_watchdog_reg(28),
      I5 => master_watchdog_reg(27),
      O => master_watchdog_barking_i_2_n_0
    );
master_watchdog_barking_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => master_watchdog_reg(19),
      I1 => master_watchdog_reg(20),
      I2 => master_watchdog_reg(17),
      I3 => master_watchdog_reg(18),
      I4 => master_watchdog_reg(22),
      I5 => master_watchdog_reg(21),
      O => master_watchdog_barking_i_3_n_0
    );
master_watchdog_barking_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => master_watchdog_reg(13),
      I1 => master_watchdog_reg(14),
      I2 => master_watchdog_reg(11),
      I3 => master_watchdog_reg(12),
      I4 => master_watchdog_reg(16),
      I5 => master_watchdog_reg(15),
      O => master_watchdog_barking_i_4_n_0
    );
master_watchdog_barking_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => master_watchdog_reg(7),
      I1 => master_watchdog_reg(8),
      I2 => master_watchdog_reg(5),
      I3 => master_watchdog_reg(6),
      I4 => master_watchdog_reg(10),
      I5 => master_watchdog_reg(9),
      O => master_watchdog_barking_i_5_n_0
    );
master_watchdog_barking_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => master_watchdog_reg(0),
      I1 => master_watchdog_reg(1),
      I2 => master_watchdog_reg(2),
      I3 => master_watchdog_reg(4),
      I4 => master_watchdog_reg(3),
      O => master_watchdog_barking_i_6_n_0
    );
master_watchdog_barking_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => master_watchdog_barking_i_1_n_0,
      Q => master_watchdog_barking_reg_n_0,
      R => '0'
    );
\master_watchdog_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[0]_i_2_n_7\,
      Q => master_watchdog_reg(0),
      R => gt0_txresetdone_i_sync_i_n_1
    );
\master_watchdog_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \master_watchdog_reg[0]_i_2_n_0\,
      CO(2) => \master_watchdog_reg[0]_i_2_n_1\,
      CO(1) => \master_watchdog_reg[0]_i_2_n_2\,
      CO(0) => \master_watchdog_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \master_watchdog_reg[0]_i_2_n_4\,
      O(2) => \master_watchdog_reg[0]_i_2_n_5\,
      O(1) => \master_watchdog_reg[0]_i_2_n_6\,
      O(0) => \master_watchdog_reg[0]_i_2_n_7\,
      S(3) => \master_watchdog[0]_i_3_n_0\,
      S(2) => \master_watchdog[0]_i_4_n_0\,
      S(1) => \master_watchdog[0]_i_5_n_0\,
      S(0) => \master_watchdog[0]_i_6_n_0\
    );
\master_watchdog_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[8]_i_1_n_5\,
      Q => master_watchdog_reg(10),
      S => gt0_txresetdone_i_sync_i_n_1
    );
\master_watchdog_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[8]_i_1_n_4\,
      Q => master_watchdog_reg(11),
      R => gt0_txresetdone_i_sync_i_n_1
    );
\master_watchdog_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[12]_i_1_n_7\,
      Q => master_watchdog_reg(12),
      R => gt0_txresetdone_i_sync_i_n_1
    );
\master_watchdog_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \master_watchdog_reg[8]_i_1_n_0\,
      CO(3) => \master_watchdog_reg[12]_i_1_n_0\,
      CO(2) => \master_watchdog_reg[12]_i_1_n_1\,
      CO(1) => \master_watchdog_reg[12]_i_1_n_2\,
      CO(0) => \master_watchdog_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \master_watchdog_reg[12]_i_1_n_4\,
      O(2) => \master_watchdog_reg[12]_i_1_n_5\,
      O(1) => \master_watchdog_reg[12]_i_1_n_6\,
      O(0) => \master_watchdog_reg[12]_i_1_n_7\,
      S(3) => \master_watchdog[12]_i_2_n_0\,
      S(2) => \master_watchdog[12]_i_3_n_0\,
      S(1) => \master_watchdog[12]_i_4_n_0\,
      S(0) => \master_watchdog[12]_i_5_n_0\
    );
\master_watchdog_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[12]_i_1_n_6\,
      Q => master_watchdog_reg(13),
      S => gt0_txresetdone_i_sync_i_n_1
    );
\master_watchdog_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[12]_i_1_n_5\,
      Q => master_watchdog_reg(14),
      R => gt0_txresetdone_i_sync_i_n_1
    );
\master_watchdog_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[12]_i_1_n_4\,
      Q => master_watchdog_reg(15),
      R => gt0_txresetdone_i_sync_i_n_1
    );
\master_watchdog_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[16]_i_1_n_7\,
      Q => master_watchdog_reg(16),
      R => gt0_txresetdone_i_sync_i_n_1
    );
\master_watchdog_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \master_watchdog_reg[12]_i_1_n_0\,
      CO(3) => \master_watchdog_reg[16]_i_1_n_0\,
      CO(2) => \master_watchdog_reg[16]_i_1_n_1\,
      CO(1) => \master_watchdog_reg[16]_i_1_n_2\,
      CO(0) => \master_watchdog_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \master_watchdog_reg[16]_i_1_n_4\,
      O(2) => \master_watchdog_reg[16]_i_1_n_5\,
      O(1) => \master_watchdog_reg[16]_i_1_n_6\,
      O(0) => \master_watchdog_reg[16]_i_1_n_7\,
      S(3) => \master_watchdog[16]_i_2_n_0\,
      S(2) => \master_watchdog[16]_i_3_n_0\,
      S(1) => \master_watchdog[16]_i_4_n_0\,
      S(0) => \master_watchdog[16]_i_5_n_0\
    );
\master_watchdog_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[16]_i_1_n_6\,
      Q => master_watchdog_reg(17),
      R => gt0_txresetdone_i_sync_i_n_1
    );
\master_watchdog_reg[18]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[16]_i_1_n_5\,
      Q => master_watchdog_reg(18),
      S => gt0_txresetdone_i_sync_i_n_1
    );
\master_watchdog_reg[19]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[16]_i_1_n_4\,
      Q => master_watchdog_reg(19),
      S => gt0_txresetdone_i_sync_i_n_1
    );
\master_watchdog_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[0]_i_2_n_6\,
      Q => master_watchdog_reg(1),
      R => gt0_txresetdone_i_sync_i_n_1
    );
\master_watchdog_reg[20]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[20]_i_1_n_7\,
      Q => master_watchdog_reg(20),
      S => gt0_txresetdone_i_sync_i_n_1
    );
\master_watchdog_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \master_watchdog_reg[16]_i_1_n_0\,
      CO(3) => \master_watchdog_reg[20]_i_1_n_0\,
      CO(2) => \master_watchdog_reg[20]_i_1_n_1\,
      CO(1) => \master_watchdog_reg[20]_i_1_n_2\,
      CO(0) => \master_watchdog_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \master_watchdog_reg[20]_i_1_n_4\,
      O(2) => \master_watchdog_reg[20]_i_1_n_5\,
      O(1) => \master_watchdog_reg[20]_i_1_n_6\,
      O(0) => \master_watchdog_reg[20]_i_1_n_7\,
      S(3) => \master_watchdog[20]_i_2_n_0\,
      S(2) => \master_watchdog[20]_i_3_n_0\,
      S(1) => \master_watchdog[20]_i_4_n_0\,
      S(0) => \master_watchdog[20]_i_5_n_0\
    );
\master_watchdog_reg[21]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[20]_i_1_n_6\,
      Q => master_watchdog_reg(21),
      S => gt0_txresetdone_i_sync_i_n_1
    );
\master_watchdog_reg[22]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[20]_i_1_n_5\,
      Q => master_watchdog_reg(22),
      S => gt0_txresetdone_i_sync_i_n_1
    );
\master_watchdog_reg[23]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[20]_i_1_n_4\,
      Q => master_watchdog_reg(23),
      S => gt0_txresetdone_i_sync_i_n_1
    );
\master_watchdog_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[24]_i_1_n_7\,
      Q => master_watchdog_reg(24),
      R => gt0_txresetdone_i_sync_i_n_1
    );
\master_watchdog_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \master_watchdog_reg[20]_i_1_n_0\,
      CO(3) => \master_watchdog_reg[24]_i_1_n_0\,
      CO(2) => \master_watchdog_reg[24]_i_1_n_1\,
      CO(1) => \master_watchdog_reg[24]_i_1_n_2\,
      CO(0) => \master_watchdog_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \master_watchdog_reg[24]_i_1_n_4\,
      O(2) => \master_watchdog_reg[24]_i_1_n_5\,
      O(1) => \master_watchdog_reg[24]_i_1_n_6\,
      O(0) => \master_watchdog_reg[24]_i_1_n_7\,
      S(3) => \master_watchdog[24]_i_2_n_0\,
      S(2) => \master_watchdog[24]_i_3_n_0\,
      S(1) => \master_watchdog[24]_i_4_n_0\,
      S(0) => \master_watchdog[24]_i_5_n_0\
    );
\master_watchdog_reg[25]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[24]_i_1_n_6\,
      Q => master_watchdog_reg(25),
      S => gt0_txresetdone_i_sync_i_n_1
    );
\master_watchdog_reg[26]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[24]_i_1_n_5\,
      Q => master_watchdog_reg(26),
      S => gt0_txresetdone_i_sync_i_n_1
    );
\master_watchdog_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[24]_i_1_n_4\,
      Q => master_watchdog_reg(27),
      R => gt0_txresetdone_i_sync_i_n_1
    );
\master_watchdog_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[28]_i_1_n_7\,
      Q => master_watchdog_reg(28),
      R => gt0_txresetdone_i_sync_i_n_1
    );
\master_watchdog_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \master_watchdog_reg[24]_i_1_n_0\,
      CO(3 downto 0) => \NLW_master_watchdog_reg[28]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_master_watchdog_reg[28]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \master_watchdog_reg[28]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \master_watchdog[28]_i_2_n_0\
    );
\master_watchdog_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[0]_i_2_n_5\,
      Q => master_watchdog_reg(2),
      R => gt0_txresetdone_i_sync_i_n_1
    );
\master_watchdog_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[0]_i_2_n_4\,
      Q => master_watchdog_reg(3),
      R => gt0_txresetdone_i_sync_i_n_1
    );
\master_watchdog_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[4]_i_1_n_7\,
      Q => master_watchdog_reg(4),
      R => gt0_txresetdone_i_sync_i_n_1
    );
\master_watchdog_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \master_watchdog_reg[0]_i_2_n_0\,
      CO(3) => \master_watchdog_reg[4]_i_1_n_0\,
      CO(2) => \master_watchdog_reg[4]_i_1_n_1\,
      CO(1) => \master_watchdog_reg[4]_i_1_n_2\,
      CO(0) => \master_watchdog_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \master_watchdog_reg[4]_i_1_n_4\,
      O(2) => \master_watchdog_reg[4]_i_1_n_5\,
      O(1) => \master_watchdog_reg[4]_i_1_n_6\,
      O(0) => \master_watchdog_reg[4]_i_1_n_7\,
      S(3) => \master_watchdog[4]_i_2_n_0\,
      S(2) => \master_watchdog[4]_i_3_n_0\,
      S(1) => \master_watchdog[4]_i_4_n_0\,
      S(0) => \master_watchdog[4]_i_5_n_0\
    );
\master_watchdog_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[4]_i_1_n_6\,
      Q => master_watchdog_reg(5),
      S => gt0_txresetdone_i_sync_i_n_1
    );
\master_watchdog_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[4]_i_1_n_5\,
      Q => master_watchdog_reg(6),
      R => gt0_txresetdone_i_sync_i_n_1
    );
\master_watchdog_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[4]_i_1_n_4\,
      Q => master_watchdog_reg(7),
      S => gt0_txresetdone_i_sync_i_n_1
    );
\master_watchdog_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[8]_i_1_n_7\,
      Q => master_watchdog_reg(8),
      S => gt0_txresetdone_i_sync_i_n_1
    );
\master_watchdog_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \master_watchdog_reg[4]_i_1_n_0\,
      CO(3) => \master_watchdog_reg[8]_i_1_n_0\,
      CO(2) => \master_watchdog_reg[8]_i_1_n_1\,
      CO(1) => \master_watchdog_reg[8]_i_1_n_2\,
      CO(0) => \master_watchdog_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \master_watchdog_reg[8]_i_1_n_4\,
      O(2) => \master_watchdog_reg[8]_i_1_n_5\,
      O(1) => \master_watchdog_reg[8]_i_1_n_6\,
      O(0) => \master_watchdog_reg[8]_i_1_n_7\,
      S(3) => \master_watchdog[8]_i_2_n_0\,
      S(2) => \master_watchdog[8]_i_3_n_0\,
      S(1) => \master_watchdog[8]_i_4_n_0\,
      S(0) => \master_watchdog[8]_i_5_n_0\
    );
\master_watchdog_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[8]_i_1_n_6\,
      Q => master_watchdog_reg(9),
      R => gt0_txresetdone_i_sync_i_n_1
    );
pcs_resetout_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => pcs_resetout,
      Q => pcs_resetout_reg,
      R => areset_coreclk
    );
pcs_resetout_rising_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pcs_resetout,
      I1 => pcs_resetout_reg,
      O => pcs_resetout_rising0
    );
pcs_resetout_rising_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => pcs_resetout_rising0,
      Q => pcs_resetout_rising,
      R => areset_coreclk
    );
pma_resetout_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => pma_resetout,
      Q => pma_resetout_reg,
      R => areset_coreclk
    );
pma_resetout_rising_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pma_resetout,
      I1 => pma_resetout_reg,
      O => pma_resetout_rising0
    );
pma_resetout_rising_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => pma_resetout_rising0,
      Q => pma_resetout_rising,
      R => areset_coreclk
    );
qplllock_coreclk_sync_i: entity work.\ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst__parameterized1\
     port map (
      AR(0) => rst0,
      AS(0) => pma_resetout_rising,
      cable_pull_falling => cable_pull_falling,
      cable_pull_falling_reg => qplllock_coreclk_sync_i_n_0,
      cable_pull_rising => cable_pull_rising,
      cable_unpull_reset_rising_reg => cable_unpull_reset_rising_reg,
      coreclk => coreclk,
      gt0_gttxreset_c => gt0_gttxreset_c,
      gttxreset => gttxreset,
      reset_counter_done => reset_counter_done
    );
qplllock_rxusrclk2_sync_i: entity work.\ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst__parameterized1_3\
     port map (
      AR(0) => rst0,
      CLK => rxusrclk2,
      qplllock => qplllock,
      qplllock_rxusrclk2 => qplllock_rxusrclk2
    );
qplllock_txusrclk2_sync_i: entity work.\ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_rst__parameterized1_4\
     port map (
      AR(0) => rst0,
      qplllock_txusrclk2 => qplllock_txusrclk2,
      txusrclk2 => txusrclk2
    );
signal_detect_comb_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => signal_detect_comb0,
      Q => signal_detect_comb,
      R => '0'
    );
signal_detect_coreclk_sync_i: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_5
     port map (
      cable_pull_reset_rising_reg => cable_pull_reset_rising_reg,
      coreclk => coreclk,
      gt0_gtrxreset_c => gt0_gtrxreset_c,
      gt0_gtrxreset_i_reg => master_watchdog_barking_reg_n_0,
      gt0_gtrxreset_i_reg_0 => qplllock_coreclk_sync_i_n_0,
      gtrxreset_coreclk => gtrxreset_coreclk,
      reset_counter_done => reset_counter_done,
      signal_detect => signal_detect
    );
signal_detect_rxusrclk2_sync_i: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_ff_synchronizer_6
     port map (
      CLK => rxusrclk2,
      cable_is_pulled => cable_is_pulled,
      signal_detect => signal_detect,
      signal_detect_comb0 => signal_detect_comb0
    );
ten_gig_eth_pcs_pma_core: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_v6_0_15
     port map (
      an_enable => '0',
      areset_coreclk => areset_coreclk,
      areset_rxusrclk2 => '0',
      cable_pull => cable_pull,
      clear_rx_prbs_err_count => gt0_clear_rx_prbs_err_count_i,
      coeff_minus_1(4 downto 0) => NLW_ten_gig_eth_pcs_pma_core_coeff_minus_1_UNCONNECTED(4 downto 0),
      coeff_plus_1(4 downto 0) => NLW_ten_gig_eth_pcs_pma_core_coeff_plus_1_UNCONNECTED(4 downto 0),
      coeff_zero(6 downto 0) => NLW_ten_gig_eth_pcs_pma_core_coeff_zero_UNCONNECTED(6 downto 0),
      configuration_vector(535 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      core_in_testmode => core_in_testmode,
      core_status(7 downto 1) => NLW_ten_gig_eth_pcs_pma_core_core_status_UNCONNECTED(7 downto 1),
      core_status(0) => \^core_status\(0),
      coreclk => coreclk,
      correction_timer(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      dclk => dclk,
      dclk_reset => dclk_reset,
      drp_daddr(15 downto 0) => drp_daddr_o(15 downto 0),
      drp_den => drp_den_o,
      drp_di(15 downto 0) => drp_di_o(15 downto 0),
      drp_drdy => drp_drdy_i,
      drp_drpdo(15 downto 0) => drp_drpdo_i(15 downto 0),
      drp_dwe => drp_dwe_o,
      drp_gnt => drp_gnt,
      drp_req => drp_req,
      fr_clk => '0',
      gt_latclk => '0',
      gt_progdiv_reset => NLW_ten_gig_eth_pcs_pma_core_gt_progdiv_reset_UNCONNECTED,
      gt_rxc(7 downto 4) => B"0000",
      gt_rxc(3 downto 0) => gt_rxc_d1(3 downto 0),
      gt_rxd(31 downto 0) => gt_rxd_d1(31 downto 0),
      gt_rxstartofseq => '0',
      gt_slip => gt0_rxgearboxslip_i,
      gt_txc(7 downto 0) => gt_txc(7 downto 0),
      gt_txd(31 downto 0) => gt_txd(31 downto 0),
      is_eval => NLW_ten_gig_eth_pcs_pma_core_is_eval_UNCONNECTED,
      lfreset => '0',
      loopback_ctrl(2) => NLW_ten_gig_eth_pcs_pma_core_loopback_ctrl_UNCONNECTED(2),
      loopback_ctrl(1) => gt0_loopback_i(1),
      loopback_ctrl(0) => NLW_ten_gig_eth_pcs_pma_core_loopback_ctrl_UNCONNECTED(0),
      mdc => mdc,
      mdio_in => mdio_in,
      mdio_out => mdio_out,
      mdio_tri => mdio_tri,
      pcs_resetout => pcs_resetout,
      pma_pmd_type(2 downto 0) => pma_pmd_type(2 downto 0),
      pma_resetout => pma_resetout,
      prtad(4 downto 0) => prtad(4 downto 0),
      reset => coreclk_reset_tx,
      resetdone => resetdone,
      rx_prbs31_en => rx_prbs31_en,
      rxphy_correction_timer(63 downto 0) => NLW_ten_gig_eth_pcs_pma_core_rxphy_correction_timer_UNCONNECTED(63 downto 0),
      rxphy_ns_field(35 downto 0) => NLW_ten_gig_eth_pcs_pma_core_rxphy_ns_field_UNCONNECTED(35 downto 0),
      rxphy_s_field(47 downto 0) => NLW_ten_gig_eth_pcs_pma_core_rxphy_s_field_UNCONNECTED(47 downto 0),
      rxreset_rxusrclk2 => rxreset_rxusrclk2,
      rxusrclk2 => rxusrclk2,
      signal_detect => signal_detect_comb,
      sim_speedup_control => '0',
      status_vector(447 downto 0) => NLW_ten_gig_eth_pcs_pma_core_status_vector_UNCONNECTED(447 downto 0),
      systemtimer_ns_field(31 downto 0) => B"00000000000000000000000000000000",
      systemtimer_s_field(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      training_addr(20 downto 0) => B"000000000000000000000",
      training_drp_cs => '0',
      training_enable => '0',
      training_ipif_cs => '0',
      training_rdack => NLW_ten_gig_eth_pcs_pma_core_training_rdack_UNCONNECTED,
      training_rddata(15 downto 0) => NLW_ten_gig_eth_pcs_pma_core_training_rddata_UNCONNECTED(15 downto 0),
      training_rnw => '0',
      training_wrack => NLW_ten_gig_eth_pcs_pma_core_training_wrack_UNCONNECTED,
      training_wrdata(15 downto 0) => B"0000000000000000",
      tx_disable => \^tx_disable\,
      tx_fault => '0',
      tx_prbs31_en => tx_prbs31_en,
      txdiffctrl(4 downto 0) => NLW_ten_gig_eth_pcs_pma_core_txdiffctrl_UNCONNECTED(4 downto 0),
      txphy_async_gb_latency(15 downto 0) => NLW_ten_gig_eth_pcs_pma_core_txphy_async_gb_latency_UNCONNECTED(15 downto 0),
      txreset_txusrclk2 => txreset_txusrclk2,
      txusrclk2 => txusrclk2,
      xgmii_rxc(7 downto 0) => xgmii_rxc(7 downto 0),
      xgmii_rxd(63 downto 0) => xgmii_rxd(63 downto 0),
      xgmii_txc(7 downto 0) => xgmii_txc(7 downto 0),
      xgmii_txd(63 downto 0) => xgmii_txd(63 downto 0)
    );
ten_gig_eth_pcs_pma_local_clock_reset_block: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_local_clock_and_reset
     port map (
      AS(0) => coreclk_reset_tx,
      CLK => rxusrclk2,
      D(0) => \^rx_resetdone\,
      areset => areset,
      areset_rxusrclk2 => areset_rxusrclk2,
      coreclk => coreclk,
      dclk => dclk,
      dclk_reset => dclk_reset,
      gt0_rxuserrdy_i => gt0_rxuserrdy_i,
      pma_resetout_rising_rxusrclk2 => pma_resetout_rising_rxusrclk2,
      qplllock_rxusrclk2 => qplllock_rxusrclk2,
      rxrecclk_out => \^rxrecclk_out\,
      rxreset_rxusrclk2 => rxreset_rxusrclk2,
      signal_detect => signal_detect,
      sim_speedup_control => sim_speedup_control,
      \sync1_r_reg[0]\(0) => pma_resetout_rising,
      \sync1_r_reg[0]_0\(0) => gt0_gtrxreset_i,
      tx_resetdone => \^tx_resetdone\,
      txreset_txusrclk2 => txreset_txusrclk2,
      txusrclk2 => txusrclk2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma is
  port (
    dclk : in STD_LOGIC;
    rxrecclk_out : out STD_LOGIC;
    coreclk : in STD_LOGIC;
    txusrclk : in STD_LOGIC;
    txusrclk2 : in STD_LOGIC;
    txoutclk : out STD_LOGIC;
    areset : in STD_LOGIC;
    areset_coreclk : in STD_LOGIC;
    gttxreset : in STD_LOGIC;
    gtrxreset : in STD_LOGIC;
    sim_speedup_control : in STD_LOGIC;
    txuserrdy : in STD_LOGIC;
    qplllock : in STD_LOGIC;
    qplloutclk : in STD_LOGIC;
    qplloutrefclk : in STD_LOGIC;
    reset_counter_done : in STD_LOGIC;
    xgmii_txd : in STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_txc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    xgmii_rxd : out STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_rxc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txp : out STD_LOGIC;
    txn : out STD_LOGIC;
    rxp : in STD_LOGIC;
    rxn : in STD_LOGIC;
    mdc : in STD_LOGIC;
    mdio_in : in STD_LOGIC;
    mdio_out : out STD_LOGIC;
    mdio_tri : out STD_LOGIC;
    prtad : in STD_LOGIC_VECTOR ( 4 downto 0 );
    core_status : out STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_resetdone : out STD_LOGIC;
    rx_resetdone : out STD_LOGIC;
    signal_detect : in STD_LOGIC;
    tx_fault : in STD_LOGIC;
    drp_req : out STD_LOGIC;
    drp_gnt : in STD_LOGIC;
    drp_den_o : out STD_LOGIC;
    drp_dwe_o : out STD_LOGIC;
    drp_daddr_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_di_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_drdy_o : out STD_LOGIC;
    drp_drpdo_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_den_i : in STD_LOGIC;
    drp_dwe_i : in STD_LOGIC;
    drp_daddr_i : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_di_i : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_drdy_i : in STD_LOGIC;
    drp_drpdo_i : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pma_pmd_type : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tx_disable : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of ten_gig_eth_pcs_pma : entity is true;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of ten_gig_eth_pcs_pma : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of ten_gig_eth_pcs_pma : entity is "ten_gig_eth_pcs_pma_v6_0_15,Vivado 2019.1";
end ten_gig_eth_pcs_pma;

architecture STRUCTURE of ten_gig_eth_pcs_pma is
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute MASTER_WATCHDOG_TIMER_RESET : string;
  attribute MASTER_WATCHDOG_TIMER_RESET of inst : label is "29'b00110111111000010010110100000";
begin
inst: entity work.ten_gig_eth_pcs_pmaten_gig_eth_pcs_pma_block
     port map (
      areset => areset,
      areset_coreclk => areset_coreclk,
      core_status(7 downto 0) => core_status(7 downto 0),
      coreclk => coreclk,
      dclk => dclk,
      drp_daddr_i(15 downto 0) => drp_daddr_i(15 downto 0),
      drp_daddr_o(15 downto 0) => drp_daddr_o(15 downto 0),
      drp_den_i => drp_den_i,
      drp_den_o => drp_den_o,
      drp_di_i(15 downto 0) => drp_di_i(15 downto 0),
      drp_di_o(15 downto 0) => drp_di_o(15 downto 0),
      drp_drdy_i => drp_drdy_i,
      drp_drdy_o => drp_drdy_o,
      drp_drpdo_i(15 downto 0) => drp_drpdo_i(15 downto 0),
      drp_drpdo_o(15 downto 0) => drp_drpdo_o(15 downto 0),
      drp_dwe_i => drp_dwe_i,
      drp_dwe_o => drp_dwe_o,
      drp_gnt => drp_gnt,
      drp_req => drp_req,
      gtrxreset => gtrxreset,
      gttxreset => gttxreset,
      mdc => mdc,
      mdio_in => mdio_in,
      mdio_out => mdio_out,
      mdio_tri => mdio_tri,
      pma_pmd_type(2 downto 0) => pma_pmd_type(2 downto 0),
      prtad(4 downto 0) => prtad(4 downto 0),
      qplllock => qplllock,
      qplloutclk => qplloutclk,
      qplloutrefclk => qplloutrefclk,
      reset_counter_done => reset_counter_done,
      rx_resetdone => rx_resetdone,
      rxn => rxn,
      rxp => rxp,
      rxrecclk_out => rxrecclk_out,
      signal_detect => signal_detect,
      sim_speedup_control => sim_speedup_control,
      tx_disable => tx_disable,
      tx_fault => tx_fault,
      tx_resetdone => tx_resetdone,
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      txuserrdy => txuserrdy,
      txusrclk => txusrclk,
      txusrclk2 => txusrclk2,
      xgmii_rxc(7 downto 0) => xgmii_rxc(7 downto 0),
      xgmii_rxd(63 downto 0) => xgmii_rxd(63 downto 0),
      xgmii_txc(7 downto 0) => xgmii_txc(7 downto 0),
      xgmii_txd(63 downto 0) => xgmii_txd(63 downto 0)
    );
end STRUCTURE;
