-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLTx/full_tx_ip_src_payload_rep.vhd
-- Created: 2024-08-11 18:37:15
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: full_tx_ip_src_payload_rep
-- Source Path: HDLTx/full_tx/payload_full/payload_rep
-- Hierarchy Level: 2
-- Model version: 4.91
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY full_tx_ip_src_payload_rep IS
  PORT( data_in                           :   IN    std_logic;
        ctrl_in_start                     :   IN    std_logic;
        ctrl_in_end                       :   IN    std_logic;
        ctrl_in_valid                     :   IN    std_logic;
        data_out                          :   OUT   std_logic;
        ctrl_out_start                    :   OUT   std_logic;
        ctrl_out_end                      :   OUT   std_logic;
        ctrl_out_valid                    :   OUT   std_logic
        );
END full_tx_ip_src_payload_rep;


ARCHITECTURE rtl OF full_tx_ip_src_payload_rep IS

BEGIN
  data_out <= data_in;

  ctrl_out_start <= ctrl_in_start;

  ctrl_out_end <= ctrl_in_end;

  ctrl_out_valid <= ctrl_in_valid;

END rtl;

