{
  "comments": [
    {
      "unresolved": true,
      "key": {
        "uuid": "479a5ab5_884cf620",
        "filename": "tftf/tests/extensions/sme/test_sme.c",
        "patchSetId": 1
      },
      "lineNbr": 51,
      "author": {
        "id": 1000098
      },
      "writtenOn": "2022-10-26T13:21:44Z",
      "side": 1,
      "message": "Curious why isnt this isb placed immediately after enabling SME i.e., at line 39?",
      "revId": "96c2d185a7e352956deaf5f349ffa131846a1d3a",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "3ea73a33_c8a83f3b",
        "filename": "tftf/tests/extensions/sme/test_sme.c",
        "patchSetId": 1
      },
      "lineNbr": 51,
      "author": {
        "id": 1000883
      },
      "writtenOn": "2022-10-26T13:44:05Z",
      "side": 1,
      "message": "the thinking was that the sme_enable doesn\u0027t affect tpidr2_el0 accesses and I wanted the isb() to cover the write to it as well. But it has no effects it could be immediately after too I suppose",
      "parentUuid": "479a5ab5_884cf620",
      "revId": "96c2d185a7e352956deaf5f349ffa131846a1d3a",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    }
  ]
}