#-- Synopsys, Inc.
#-- Version E-2011.03-SP2
#-- Project file H:\ese382\lab08s14\sequential_system\synplify\rev_1\run_options.txt
#-- Written on Tue Apr 08 14:09:14 2014


#project files
add_file -vhdl -lib work "../src/counter.vhd"
add_file -vhdl -lib work "../src/flipflop.vhd"
add_file -vhdl -lib work "../src/right_shift_reg.vhd"
add_file -vhdl -lib work "../src/seq_sys.vhd"
add_file -vhdl -lib work "../src/seq_sys_TB-2.vhd"


#implementation: "rev_1"
impl -add rev_1 -type fpga

#
#implementation attributes

set_option -vlog_std v2001
set_option -project_relative_includes 1

#device options
set_option -technology mach
set_option -part M4A5-64
set_option -package ""
set_option -speed_grade ""
set_option -part_companion ""

#compilation/mapping options

# mapper_options
set_option -frequency 1.000000
set_option -write_verilog 1
set_option -write_vhdl 0

# Lattice ispMACH4000
set_option -maxfanin 20
set_option -maxterms 16
set_option -areadelay 0
set_option -disable_io_insertion 0

# NFilter
set_option -popfeed 0
set_option -constprop 0
set_option -createhierarchy 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "./rev_1/seq.edf"
impl -active "rev_1"
