#-----------------------------------------------------------
# Vivado v2013.1.0 (64-bit)
# Build 237167 by xbuild on Tue Feb 12 21:40:19 MST 2013
# Start of session at: Mon Mar  4 16:49:09 2013
# Process ID: 9564
# Log file: /home/shep/projects/hotline/vivado/hkp2/hkp2.runs/synth_1/fpgaTop.rds
# Journal file: /home/shep/projects/hotline/vivado/hkp2/hkp2.runs/synth_1/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-81] Feature available: Implementation
INFO: [Common 17-81] Feature available: Synthesis
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/Vivado/2013.1/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/Vivado/2013.1/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/Vivado/2013.1/data/parts/xilinx/rtl/prims/rtl_prims.xml]
INFO: [Common 17-201] Sourcing tcl script '/home/shep/.Xilinx/Vivado/init.tcl'
source "/home/shep/.Xilinx/Vivado/init.tcl"
# load_features ipintegrator
# device_enable -enable xc7z020clg484-1
# proc SplitBus {bus} {
#     set res_list ""
#     if {[regexp {([\w]+)\[([\d]+):([\d]+)\]} $bus match bus_name msb lsb]} {
#         for {set i $lsb} {$i <= $msb} {incr i} {
#             lappend res_list "$bus_name\[$i\]"
#         }
#     }
#     return $res_list
# }
source fpgaTop.tcl
# set_param gui.test TreeTableDev
# create_project -in_memory
# set_property part xc7k325tffg900-2 [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property ip_repo_paths {
#   /home/shep/projects/hotline/ip/a4ls
#   /home/shep/projects/hotline/ip/l2HCrt
# } [current_fileset]
# add_files /home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/design_1.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user repository '/home/shep/projects/hotline/ip/a4ls'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/shep/projects/hotline/ip/l2HCrt'.
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/opt/Xilinx/Vivado/2013.1/data/ip'.
# set_property is_locked true [get_files /home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/design_1.bd]
# read_verilog /home/shep/projects/hotline/rtl/fpgaTop.v
# read_xdc /home/shep/projects/hotline/constrs/fpgaTop.xdc
# set_property used_in_implementation false [get_files /home/shep/projects/hotline/constrs/fpgaTop.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /home/shep/projects/hotline/vivado/hkp2/hkp2.data/wt [current_project]
# set_property parent.project_dir /home/shep/projects/hotline/vivado/hkp2 [current_project]
# synth_design -top fpgaTop -part xc7k325tffg900-2
Command: synth_design -top fpgaTop -part xc7k325tffg900-2

Starting synthesis...

INFO: [Common 17-347] Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
Using Xilinx IP Search Path: /opt/Xilinx/Vivado/2013.1/data/ip/xilinx /opt/Xilinx/Vivado/2013.1/ids_lite/ISE/coregen/ip/xilinx/primary/com/xilinx/ip
WARNING: [Synth 8-2490] overwriting previous definition of module FIFO2 [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v:51]
starting Rtl Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 197.203 ; gain = 82.711
INFO: [Synth 8-638] synthesizing module 'fpgaTop' [/home/shep/projects/hotline/rtl/fpgaTop.v:5]
INFO: [Synth 8-638] synthesizing module 'IBUFGDS' [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:11172]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS' (1#24) [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:11172]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:529]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (2#24) [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:529]
INFO: [Synth 8-638] synthesizing module 'IDELAYCTRL' [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:12720]
INFO: [Synth 8-256] done synthesizing module 'IDELAYCTRL' (3#24) [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:12720]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/hdl/design_1.v:4]
INFO: [Synth 8-638] synthesizing module 'design_1_mkA4LS_1_0' [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_1_0/synth/design_1_mkA4LS_1_0.v:55]
INFO: [Synth 8-638] synthesizing module 'mkA4LS' [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_1_0/work/hdl/mkA4LS.v:448]
	Parameter hasDebugLogic bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'FIFO2' [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v:51]
	Parameter width bound to: 35 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2' (4#24) [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized0' [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v:51]
	Parameter width bound to: 36 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized0' (4#24) [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v:51]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_1_0/work/hdl/mkA4LS.v:967]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_1_0/work/hdl/mkA4LS.v:993]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_1_0/work/hdl/mkA4LS.v:1027]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_1_0/work/hdl/mkA4LS.v:913]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_1_0/work/hdl/mkA4LS.v:913]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_1_0/work/hdl/mkA4LS.v:913]
INFO: [Synth 8-256] done synthesizing module 'mkA4LS' (5#24) [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_1_0/work/hdl/mkA4LS.v:448]
INFO: [Synth 8-256] done synthesizing module 'design_1_mkA4LS_1_0' (6#24) [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_1_0/synth/design_1_mkA4LS_1_0.v:55]
INFO: [Synth 8-638] synthesizing module 'design_1_mkL2HCrt_1_0' [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/synth/design_1_mkL2HCrt_1_0.v:55]
INFO: [Synth 8-638] synthesizing module 'mkL2HCrt' [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2HCrt.v:969]
INFO: [Synth 8-638] synthesizing module 'mkHCrtCompleter2Axi' [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:454]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized1' [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v:51]
	Parameter width bound to: 34 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized1' (6#24) [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized2' [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v:51]
	Parameter width bound to: 2 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized2' (6#24) [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized3' [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized3' (6#24) [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized4' [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized4' (6#24) [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'SizedFIFO' [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SizedFIFO.v:58]
	Parameter p1width bound to: 40 - type: integer 
	Parameter p2depth bound to: 16 - type: integer 
	Parameter p3cntr_width bound to: 4 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
	Parameter p2depth2 bound to: 14 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SizedFIFO.v:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SizedFIFO.v:200]
INFO: [Synth 8-256] done synthesizing module 'SizedFIFO' (7#24) [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SizedFIFO.v:58]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1343]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1369]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1404]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1430]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1465]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1491]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1521]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1623]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1676]
INFO: [Synth 8-3888] merging register 'modFaulted_reg' into 'modActive_reg' in module 'mkHCrtCompleter2Axi' [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:952]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1180]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1180]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1180]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1217]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1215]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1192]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1192]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1192]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1202]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1202]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1202]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1225]
INFO: [Synth 8-256] done synthesizing module 'mkHCrtCompleter2Axi' (8#24) [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:454]
INFO: [Synth 8-638] synthesizing module 'mkGMAC' [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkGMAC.v:385]
INFO: [Synth 8-638] synthesizing module 'SyncBit' [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncBit.v:42]
	Parameter init bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'SyncBit' (9#24) [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncBit.v:42]
INFO: [Synth 8-638] synthesizing module 'BUFIO' [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:717]
INFO: [Synth 8-256] done synthesizing module 'BUFIO' (10#24) [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:717]
INFO: [Synth 8-638] synthesizing module 'IODELAY' [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:14959]
	Parameter DELAY_SRC bound to: I - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter SIGNAL_PATTERN bound to: CLOCK - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter ODELAY_VALUE bound to: 0 - type: integer 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'IODELAY' (11#24) [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:14959]
INFO: [Synth 8-638] synthesizing module 'SyncResetA' [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncResetA.v:43]
	Parameter RSTDELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA' (12#24) [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncResetA.v:43]
INFO: [Synth 8-638] synthesizing module 'BUFR' [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:856]
	Parameter BUFR_DIVIDE bound to: BYPASS - type: string 
	Parameter SIM_DEVICE bound to: VIRTEX4 - type: string 
INFO: [Synth 8-256] done synthesizing module 'BUFR' (13#24) [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:856]
INFO: [Synth 8-638] synthesizing module 'mkCRC32' [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkCRC32.v:55]
INFO: [Synth 8-256] done synthesizing module 'mkCRC32' (14#24) [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkCRC32.v:55]
INFO: [Synth 8-638] synthesizing module 'SyncFIFO' [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncFIFO.v:47]
	Parameter dataWidth bound to: 10 - type: integer 
	Parameter depth bound to: 8 - type: integer 
	Parameter indxWidth bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncFIFO' (15#24) [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncFIFO.v:47]
INFO: [Synth 8-638] synthesizing module 'SyncResetA__parameterized0' [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncResetA.v:43]
	Parameter RSTDELAY bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA__parameterized0' (15#24) [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncResetA.v:43]
INFO: [Synth 8-638] synthesizing module 'ODDR' [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:20997]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (16#24) [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:20997]
INFO: [Synth 8-638] synthesizing module 'ResetInverter' [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/ResetInverter.v:30]
INFO: [Synth 8-256] done synthesizing module 'ResetInverter' (17#24) [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/ResetInverter.v:30]
INFO: [Synth 8-638] synthesizing module 'SyncFIFO__parameterized0' [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncFIFO.v:47]
	Parameter dataWidth bound to: 10 - type: integer 
	Parameter depth bound to: 16 - type: integer 
	Parameter indxWidth bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncFIFO__parameterized0' (17#24) [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncFIFO.v:47]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkGMAC.v:1574]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkGMAC.v:1506]
INFO: [Synth 8-256] done synthesizing module 'mkGMAC' (18#24) [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkGMAC.v:385]
INFO: [Synth 8-638] synthesizing module 'mkL2Proc' [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2Proc.v:112]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized5' [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v:51]
	Parameter width bound to: 10 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized5' (18#24) [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized6' [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v:51]
	Parameter width bound to: 48 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized6' (18#24) [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v:51]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2Proc.v:470]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2Proc.v:466]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2Proc.v:466]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2Proc.v:466]
INFO: [Synth 8-256] done synthesizing module 'mkL2Proc' (19#24) [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2Proc.v:112]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE2' [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:10936]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE2' (20#24) [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:10936]
INFO: [Synth 8-638] synthesizing module 'SyncResetA__parameterized1' [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncResetA.v:43]
	Parameter RSTDELAY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA__parameterized1' (20#24) [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncResetA.v:43]
INFO: [Synth 8-256] done synthesizing module 'mkL2HCrt' (21#24) [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2HCrt.v:969]
WARNING: [Synth 8-350] instance 'inst' of module 'mkL2HCrt' requires 42 connections, but only 36 given [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/synth/design_1_mkL2HCrt_1_0.v:131]
INFO: [Synth 8-256] done synthesizing module 'design_1_mkL2HCrt_1_0' (22#24) [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/synth/design_1_mkL2HCrt_1_0.v:55]
INFO: [Synth 8-256] done synthesizing module 'design_1' (23#24) [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/hdl/design_1.v:4]
WARNING: [Synth 8-350] instance 'd1_i' of module 'design_1' requires 15 connections, but only 13 given [/home/shep/projects/hotline/rtl/fpgaTop.v:340]
INFO: [Synth 8-155] case statement is not full and has no default [/home/shep/projects/hotline/rtl/fpgaTop.v:266]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/rtl/fpgaTop.v:249]
WARNING: [Synth 8-3848] Net mdio_mdc in module/entity fpgaTop does not have driver.
WARNING: [Synth 8-3848] Net led in module/entity fpgaTop does not have driver.
WARNING: [Synth 8-3848] Net lcd_db in module/entity fpgaTop does not have driver.
WARNING: [Synth 8-3848] Net lcd_e in module/entity fpgaTop does not have driver.
WARNING: [Synth 8-3848] Net lcd_rs in module/entity fpgaTop does not have driver.
WARNING: [Synth 8-3848] Net lcd_rw in module/entity fpgaTop does not have driver.
WARNING: [Synth 8-3848] Net i2c_scl in module/entity fpgaTop does not have driver.
INFO: [Synth 8-256] done synthesizing module 'fpgaTop' (24#24) [/home/shep/projects/hotline/rtl/fpgaTop.v:5]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port mdio_mdc
WARNING: [Synth 8-3331] design fpgaTop has unconnected port led[7]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port led[6]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port led[5]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port led[4]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port led[3]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port led[2]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port led[1]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port led[0]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port lcd_db[3]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port lcd_db[2]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port lcd_db[1]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port lcd_db[0]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port lcd_e
WARNING: [Synth 8-3331] design fpgaTop has unconnected port lcd_rs
WARNING: [Synth 8-3331] design fpgaTop has unconnected port lcd_rw
WARNING: [Synth 8-3917] design fpgaTop has port gpix_n driven by constant 0
WARNING: [Synth 8-3917] design fpgaTop has port gpiy_p driven by constant 0
WARNING: [Synth 8-3917] design fpgaTop has port gpiy_n driven by constant 0
WARNING: [Synth 8-3331] design fpgaTop has unconnected port i2c_scl
WARNING: [Synth 8-3917] design fpgaTop has port i2c_rstb driven by constant 1
WARNING: [Synth 8-3331] design fpgaTop has unconnected port mdio_mdd
WARNING: [Synth 8-3331] design fpgaTop has unconnected port i2c_sda
WARNING: [Synth 8-3331] design fpgaTop has unconnected port gmii_col
WARNING: [Synth 8-3331] design fpgaTop has unconnected port gmii_crs
WARNING: [Synth 8-3331] design fpgaTop has unconnected port gmii_intr
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_clk0_p
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la00_p
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la01_p
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la02_p
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la03_p
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la04_p
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la05_p
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la06_p
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la07_p
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la08_p
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la09_p
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la10_p
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la11_p
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la12_p
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la13_p
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la14_p
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la15_p
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la16_p
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la17_p
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la18_p
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la19_p
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la20_p
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la21_p
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la22_p
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la23_p
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la24_p
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la25_p
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la26_p
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la27_p
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la28_p
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la29_p
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la30_p
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la31_p
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la32_p
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_clk1_p
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la00_n
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la01_n
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la02_n
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la03_n
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la04_n
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la05_n
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la06_n
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la07_n
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la08_n
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la09_n
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la10_n
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la11_n
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la12_n
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la13_n
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la14_n
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la15_n
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la16_n
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la17_n
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la18_n
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la19_n
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la20_n
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la21_n
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la22_n
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la23_n
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la24_n
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la25_n
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la26_n
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la27_n
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la28_n
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la29_n
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la30_n
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la31_n
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmch_la32_n
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmcl_clk0_p
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmcl_la00_p
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmcl_la01_p
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmcl_la02_p
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmcl_la03_p
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmcl_la04_p
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmcl_la05_p
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmcl_la06_p
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmcl_la07_p
WARNING: [Synth 8-3331] design fpgaTop has unconnected port fmcl_la08_p
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
finished Rtl Elaboration : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 392.453 ; gain = 277.961
-------> Message [Synth 8-3331] suppressed 41 times
Report Check Netlist: 
-----+-----------------+------+--------+------+-----------------
     |Item             |Errors|Warnings|Status|Description      
-----+-----------------+------+--------+------+-----------------
1    |multi_driven_nets|     0|       0|Passed|Multi driven nets
-----+-----------------+------+--------+------+-----------------
WARNING: [Synth 8-3295] tying undriven pin inst:gmii_int to constant 0
WARNING: [Synth 8-3295] tying undriven pin d1_i:gmii_col to constant 0
WARNING: [Synth 8-3295] tying undriven pin d1_i:gmii_crs to constant 0
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/Vivado/2013.1/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2013.1/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2013.1/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2013.1/data/parts/xilinx/kintex7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2013.1/data/parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2013.1/data/./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2013.1/data/parts/xilinx/kintex7/ConfigModes.xml
Loading list of drcs for the architecture : /opt/Xilinx/Vivado/2013.1/data/./parts/xilinx/kintex7/drc.xml

Processing XDC Constraints
Parsing XDC File [/home/shep/projects/hotline/constrs/fpgaTop.xdc]
Finished Parsing XDC File [/home/shep/projects/hotline/constrs/fpgaTop.xdc]
Parsing XDC File [/home/shep/projects/hotline/vivado/hkp2/hkp2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/shep/projects/hotline/vivado/hkp2/hkp2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IBUFGDS => IBUFDS: 2 instances
  IODELAY => IDELAYE2: 1 instances

Phase 0 | Netlist Checksum: 5dbde124
Using Xilinx IP Search Path: /opt/Xilinx/Vivado/2013.1/data/ip/xilinx /opt/Xilinx/Vivado/2013.1/ids_lite/ISE/coregen/ip/xilinx/primary/com/xilinx/ip
WARNING: [Synth 8-2490] overwriting previous definition of module FIFO2 [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v:51]
starting synthesize : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 846.621 ; gain = 732.129
INFO: [Synth 8-638] synthesizing module 'fpgaTop' [/home/shep/projects/hotline/rtl/fpgaTop.v:5]
INFO: [Synth 8-638] synthesizing module 'IBUFGDS' [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:11172]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS' (1#24) [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:11172]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:529]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (2#24) [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:529]
INFO: [Synth 8-638] synthesizing module 'IDELAYCTRL' [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:12720]
INFO: [Synth 8-256] done synthesizing module 'IDELAYCTRL' (3#24) [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:12720]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/hdl/design_1.v:4]
INFO: [Synth 8-638] synthesizing module 'design_1_mkA4LS_1_0' [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_1_0/synth/design_1_mkA4LS_1_0.v:55]
INFO: [Synth 8-638] synthesizing module 'mkA4LS' [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_1_0/work/hdl/mkA4LS.v:448]
	Parameter hasDebugLogic bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'FIFO2' [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v:51]
	Parameter width bound to: 35 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2' (4#24) [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized0' [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v:51]
	Parameter width bound to: 36 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized0' (4#24) [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v:51]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_1_0/work/hdl/mkA4LS.v:967]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_1_0/work/hdl/mkA4LS.v:993]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_1_0/work/hdl/mkA4LS.v:1027]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_1_0/work/hdl/mkA4LS.v:913]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_1_0/work/hdl/mkA4LS.v:913]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_1_0/work/hdl/mkA4LS.v:913]
INFO: [Synth 8-256] done synthesizing module 'mkA4LS' (5#24) [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_1_0/work/hdl/mkA4LS.v:448]
INFO: [Synth 8-256] done synthesizing module 'design_1_mkA4LS_1_0' (6#24) [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_1_0/synth/design_1_mkA4LS_1_0.v:55]
INFO: [Synth 8-638] synthesizing module 'design_1_mkL2HCrt_1_0' [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/synth/design_1_mkL2HCrt_1_0.v:55]
INFO: [Synth 8-638] synthesizing module 'mkL2HCrt' [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2HCrt.v:969]
INFO: [Synth 8-638] synthesizing module 'mkHCrtCompleter2Axi' [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:454]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized1' [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v:51]
	Parameter width bound to: 34 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized1' (6#24) [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized2' [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v:51]
	Parameter width bound to: 2 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized2' (6#24) [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized3' [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized3' (6#24) [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized4' [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized4' (6#24) [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'SizedFIFO' [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SizedFIFO.v:58]
	Parameter p1width bound to: 40 - type: integer 
	Parameter p2depth bound to: 16 - type: integer 
	Parameter p3cntr_width bound to: 4 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
	Parameter p2depth2 bound to: 14 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SizedFIFO.v:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SizedFIFO.v:200]
INFO: [Synth 8-256] done synthesizing module 'SizedFIFO' (7#24) [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SizedFIFO.v:58]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1343]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1369]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1404]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1430]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1465]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1491]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1521]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1623]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1676]
INFO: [Synth 8-3888] merging register 'modFaulted_reg' into 'modActive_reg' in module 'mkHCrtCompleter2Axi' [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:952]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1180]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1180]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1180]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1217]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1215]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1192]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1192]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1192]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1202]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1202]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1202]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1225]
INFO: [Synth 8-256] done synthesizing module 'mkHCrtCompleter2Axi' (8#24) [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:454]
INFO: [Synth 8-638] synthesizing module 'mkGMAC' [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkGMAC.v:385]
INFO: [Synth 8-638] synthesizing module 'SyncBit' [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncBit.v:42]
	Parameter init bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'SyncBit' (9#24) [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncBit.v:42]
INFO: [Synth 8-638] synthesizing module 'BUFIO' [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:717]
INFO: [Synth 8-256] done synthesizing module 'BUFIO' (10#24) [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:717]
INFO: [Synth 8-638] synthesizing module 'IODELAY' [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:14959]
	Parameter DELAY_SRC bound to: I - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter SIGNAL_PATTERN bound to: CLOCK - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter ODELAY_VALUE bound to: 0 - type: integer 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'IODELAY' (11#24) [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:14959]
INFO: [Synth 8-638] synthesizing module 'SyncResetA' [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncResetA.v:43]
	Parameter RSTDELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA' (12#24) [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncResetA.v:43]
INFO: [Synth 8-638] synthesizing module 'BUFR' [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:856]
	Parameter BUFR_DIVIDE bound to: BYPASS - type: string 
	Parameter SIM_DEVICE bound to: VIRTEX4 - type: string 
INFO: [Synth 8-256] done synthesizing module 'BUFR' (13#24) [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:856]
INFO: [Synth 8-638] synthesizing module 'mkCRC32' [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkCRC32.v:55]
INFO: [Synth 8-256] done synthesizing module 'mkCRC32' (14#24) [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkCRC32.v:55]
INFO: [Synth 8-638] synthesizing module 'SyncFIFO' [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncFIFO.v:47]
	Parameter dataWidth bound to: 10 - type: integer 
	Parameter depth bound to: 8 - type: integer 
	Parameter indxWidth bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncFIFO' (15#24) [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncFIFO.v:47]
INFO: [Synth 8-638] synthesizing module 'SyncResetA__parameterized0' [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncResetA.v:43]
	Parameter RSTDELAY bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA__parameterized0' (15#24) [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncResetA.v:43]
INFO: [Synth 8-638] synthesizing module 'ODDR' [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:20997]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (16#24) [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:20997]
INFO: [Synth 8-638] synthesizing module 'ResetInverter' [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/ResetInverter.v:30]
INFO: [Synth 8-256] done synthesizing module 'ResetInverter' (17#24) [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/ResetInverter.v:30]
INFO: [Synth 8-638] synthesizing module 'SyncFIFO__parameterized0' [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncFIFO.v:47]
	Parameter dataWidth bound to: 10 - type: integer 
	Parameter depth bound to: 16 - type: integer 
	Parameter indxWidth bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncFIFO__parameterized0' (17#24) [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncFIFO.v:47]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkGMAC.v:1574]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkGMAC.v:1506]
INFO: [Synth 8-256] done synthesizing module 'mkGMAC' (18#24) [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkGMAC.v:385]
INFO: [Synth 8-638] synthesizing module 'mkL2Proc' [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2Proc.v:112]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized5' [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v:51]
	Parameter width bound to: 10 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized5' (18#24) [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized6' [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v:51]
	Parameter width bound to: 48 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized6' (18#24) [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v:51]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2Proc.v:470]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2Proc.v:466]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2Proc.v:466]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2Proc.v:466]
INFO: [Synth 8-256] done synthesizing module 'mkL2Proc' (19#24) [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2Proc.v:112]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE2' [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:10936]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE2' (20#24) [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:10936]
INFO: [Synth 8-638] synthesizing module 'SyncResetA__parameterized1' [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncResetA.v:43]
	Parameter RSTDELAY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA__parameterized1' (20#24) [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncResetA.v:43]
INFO: [Synth 8-256] done synthesizing module 'mkL2HCrt' (21#24) [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2HCrt.v:969]
WARNING: [Synth 8-350] instance 'inst' of module 'mkL2HCrt' requires 42 connections, but only 36 given [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/synth/design_1_mkL2HCrt_1_0.v:131]
INFO: [Synth 8-256] done synthesizing module 'design_1_mkL2HCrt_1_0' (22#24) [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/synth/design_1_mkL2HCrt_1_0.v:55]
INFO: [Synth 8-256] done synthesizing module 'design_1' (23#24) [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/hdl/design_1.v:4]
WARNING: [Synth 8-350] instance 'd1_i' of module 'design_1' requires 15 connections, but only 13 given [/home/shep/projects/hotline/rtl/fpgaTop.v:340]
INFO: [Synth 8-155] case statement is not full and has no default [/home/shep/projects/hotline/rtl/fpgaTop.v:266]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/rtl/fpgaTop.v:249]
WARNING: [Synth 8-3848] Net mdio_mdc in module/entity fpgaTop does not have driver.
WARNING: [Synth 8-3848] Net led in module/entity fpgaTop does not have driver.
WARNING: [Synth 8-3848] Net lcd_db in module/entity fpgaTop does not have driver.
WARNING: [Synth 8-3848] Net lcd_e in module/entity fpgaTop does not have driver.
WARNING: [Synth 8-3848] Net lcd_rs in module/entity fpgaTop does not have driver.
WARNING: [Synth 8-3848] Net lcd_rw in module/entity fpgaTop does not have driver.
WARNING: [Synth 8-3848] Net i2c_scl in module/entity fpgaTop does not have driver.
INFO: [Synth 8-256] done synthesizing module 'fpgaTop' (24#24) [/home/shep/projects/hotline/rtl/fpgaTop.v:5]
WARNING: [Synth 8-3917] design fpgaTop has port gpix_n driven by constant 0
WARNING: [Synth 8-3917] design fpgaTop has port gpiy_p driven by constant 0
WARNING: [Synth 8-3917] design fpgaTop has port gpiy_n driven by constant 0
WARNING: [Synth 8-3917] design fpgaTop has port i2c_rstb driven by constant 1
DF_module type graph has attr IBUFGDS
DF_module type graph has attr BUFG
DF_module type graph has attr IBUFGDS
DF_module type graph has attr IDELAYCTRL
DF_module type graph has attr design_1
DF_module type graph has attr design_1_mkA4LS_1_0
DF_module type graph has attr mkA4LS
DF_module type graph has attr FIFO2
DF_module type graph has attr FIFO2
DF_module type graph has attr FIFO2__parameterized0
DF_module type graph has attr design_1_mkL2HCrt_1_0
DF_module type graph has attr mkL2HCrt
DF_module type graph has attr mkHCrtCompleter2Axi
DF_module type graph has attr FIFO2__parameterized1
DF_module type graph has attr FIFO2__parameterized2
DF_module type graph has attr FIFO2__parameterized3
DF_module type graph has attr FIFO2__parameterized4
DF_module type graph has attr SizedFIFO
DF_module type graph has attr mkGMAC
DF_module type graph has attr SyncBit
DF_module type graph has attr SyncBit
DF_module type graph has attr BUFIO
DF_module type graph has attr IODELAY
DF_module type graph has attr SyncBit
DF_module type graph has attr SyncResetA
DF_module type graph has attr BUFR
DF_module type graph has attr mkCRC32
DF_module type graph has attr SyncBit
DF_module type graph has attr SyncFIFO
DF_module type graph has attr SyncBit
DF_module type graph has attr SyncResetA__parameterized0
DF_module type graph has attr mkCRC32
DF_module type graph has attr ODDR
DF_module type graph has attr ResetInverter
DF_module type graph has attr ODDR
DF_module type graph has attr ODDR
DF_module type graph has attr ODDR
DF_module type graph has attr ODDR
DF_module type graph has attr ODDR
DF_module type graph has attr ODDR
DF_module type graph has attr ODDR
DF_module type graph has attr ODDR
DF_module type graph has attr ResetInverter
DF_module type graph has attr ODDR
DF_module type graph has attr ResetInverter
DF_module type graph has attr ODDR
DF_module type graph has attr ResetInverter
DF_module type graph has attr SyncFIFO__parameterized0
DF_module type graph has attr SyncBit
DF_module type graph has attr SyncResetA__parameterized0
DF_module type graph has attr SyncBit
DF_module type graph has attr mkL2Proc
DF_module type graph has attr FIFO2__parameterized5
DF_module type graph has attr FIFO2__parameterized5
DF_module type graph has attr FIFO2__parameterized6
DF_module type graph has attr FIFO2__parameterized5
DF_module type graph has attr FIFO2__parameterized5
WARNING: [Synth 8-3936] Found unconnected internal register 'igSR_reg' and it is trimmed from '48' to '40' bits. [/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2Proc.v:558]
-------> Message [Synth 8-3331] suppressed 41 times
DF_module type graph has attr FIFO2__parameterized5
DF_module type graph has attr FIFO2__parameterized4
DF_module type graph has attr FIFO2__parameterized4
DF_module type graph has attr FIFO2__parameterized5
DF_module type graph has attr BUFG
DF_module type graph has attr IBUFDS_GTE2
DF_module type graph has attr SyncResetA__parameterized1
WARNING: [Synth 8-3848] Net mdio_mdc in module/entity fpgaTop does not have driver.
WARNING: [Synth 8-3848] Net led in module/entity fpgaTop does not have driver.
WARNING: [Synth 8-3848] Net lcd_db in module/entity fpgaTop does not have driver.
WARNING: [Synth 8-3848] Net lcd_e in module/entity fpgaTop does not have driver.
WARNING: [Synth 8-3848] Net lcd_rs in module/entity fpgaTop does not have driver.
WARNING: [Synth 8-3848] Net lcd_rw in module/entity fpgaTop does not have driver.
WARNING: [Synth 8-3848] Net i2c_scl in module/entity fpgaTop does not have driver.
module fpgaTop first visited, remove its graph
module design_1 first visited, remove its graph
module design_1_mkA4LS_1_0 first visited, remove its graph
module mkA4LS first visited, remove its graph
module FIFO2 first visited, remove its graph
module FIFO2__parameterized0 first visited, remove its graph
module design_1_mkL2HCrt_1_0 first visited, remove its graph
module mkL2HCrt first visited, remove its graph
module mkHCrtCompleter2Axi first visited, remove its graph
module FIFO2__parameterized1 first visited, remove its graph
module FIFO2__parameterized2 first visited, remove its graph
module FIFO2__parameterized3 first visited, remove its graph
module FIFO2__parameterized4 first visited, remove its graph
module SizedFIFO first visited, remove its graph
module mkGMAC first visited, remove its graph
module SyncBit first visited, remove its graph
module SyncResetA first visited, remove its graph
module mkCRC32 first visited, remove its graph
module SyncFIFO first visited, remove its graph
module SyncResetA__parameterized0 first visited, remove its graph
module ResetInverter first visited, remove its graph
module SyncFIFO__parameterized0 first visited, remove its graph
module mkL2Proc first visited, remove its graph
module FIFO2__parameterized5 first visited, remove its graph
module FIFO2__parameterized6 first visited, remove its graph
module SyncResetA__parameterized1 first visited, remove its graph
finished synthesize : Time (s): cpu = 00:01:23 ; elapsed = 00:01:25 . Memory (MB): peak = 846.621 ; gain = 732.129

---------------------------------------------------------------------------------
Applying 'set_property' XDC Constraints...
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:24 ; elapsed = 00:01:25 . Memory (MB): peak = 846.621 ; gain = 732.129
---------------------------------------------------------------------------------

INFO: [Synth 8-223] decloning instance 'd1_i/mkL2HCrt_1/inst/gmac/txRS_iobTxClk_reset' (ResetInverter) to 'd1_i/mkL2HCrt_1/inst/gmac/txRS_iobTxData_reset'
INFO: [Synth 8-223] decloning instance 'd1_i/mkL2HCrt_1/inst/gmac/txRS_iobTxClk_reset' (ResetInverter) to 'd1_i/mkL2HCrt_1/inst/gmac/txRS_iobTxEna_reset'
INFO: [Synth 8-223] decloning instance 'd1_i/mkL2HCrt_1/inst/gmac/txRS_iobTxClk_reset' (ResetInverter) to 'd1_i/mkL2HCrt_1/inst/gmac/txRS_iobTxErr_reset'
Report RTL Partitions: 
-----+-------------+-----------+---------
     |RTL Partition|Replication|Instances
-----+-------------+-----------+---------
-----+-------------+-----------+---------

---------------------------------------------------------------------------------
Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB8 0 RAMB16 0 RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:29 ; elapsed = 00:01:31 . Memory (MB): peak = 846.621 ; gain = 732.129
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 13    
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      5 Bit         XORs := 4     
	   2 Input      4 Bit         XORs := 4     
+---Registers : 
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 8     
	               40 Bit    Registers := 8     
	               36 Bit    Registers := 4     
	               35 Bit    Registers := 10    
	               34 Bit    Registers := 4     
	               32 Bit    Registers := 8     
	               30 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 14    
	                8 Bit    Registers := 7     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 14    
	                1 Bit    Registers := 96    
+---RAMs : 
	              600 Bit         RAMs := 1     
	              160 Bit         RAMs := 1     
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   5 Input     40 Bit        Muxes := 1     
	   4 Input     40 Bit        Muxes := 1     
	   4 Input     36 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 2     
	   2 Input     35 Bit        Muxes := 3     
	   5 Input     35 Bit        Muxes := 1     
	   4 Input     35 Bit        Muxes := 2     
	   4 Input     34 Bit        Muxes := 4     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 23    
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 6     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   7 Input      4 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 13    
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 92    
	   5 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fpgaTop 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	  11 Input      1 Bit        Muxes := 1     
Module SyncResetA 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FIFO2__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module SyncBit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module design_1 
Detailed RTL Component Info : 
Module FIFO2__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module SyncFIFO__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 4     
+---Registers : 
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---RAMs : 
	              160 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module mkL2HCrt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module SizedFIFO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               40 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---RAMs : 
	              600 Bit         RAMs := 1     
+---Muxes : 
	   5 Input     40 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module SyncFIFO 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 4     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO2__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module design_1_mkA4LS_1_0 
Detailed RTL Component Info : 
Module mkCRC32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
Module FIFO2__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module SyncResetA__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FIFO2__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ResetInverter 
Detailed RTL Component Info : 
Module mkHCrtCompleter2Axi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 7     
+---Registers : 
	               64 Bit    Registers := 1     
	               36 Bit    Registers := 2     
	               35 Bit    Registers := 6     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     40 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 2     
	   4 Input     36 Bit        Muxes := 2     
	   4 Input     35 Bit        Muxes := 2     
	   5 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 3     
	   4 Input     34 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 1     
Module design_1_mkL2HCrt_1_0 
Detailed RTL Component Info : 
Module mkL2Proc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               48 Bit    Registers := 5     
	               40 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module SyncResetA__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module FIFO2 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module mkA4LS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               34 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   4 Input     34 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module mkGMAC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    

---------------------------------------------------------------------------------
Finished RTL Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4rdAddr_fifof/data1_reg_reg[34] ) is unused and will be removed from module reg__198.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4rdAddr_fifof/data1_reg_reg[33] ) is unused and will be removed from module reg__198.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4rdAddr_fifof/data1_reg_reg[32] ) is unused and will be removed from module reg__198.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4rdAddr_fifof/data0_reg_reg[34] ) is unused and will be removed from module reg__197.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4rdAddr_fifof/data0_reg_reg[33] ) is unused and will be removed from module reg__197.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4rdAddr_fifof/data0_reg_reg[32] ) is unused and will be removed from module reg__197.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4wrAddr_fifof/data1_reg_reg[34] ) is unused and will be removed from module reg__2.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4wrAddr_fifof/data1_reg_reg[33] ) is unused and will be removed from module reg__2.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4wrAddr_fifof/data1_reg_reg[32] ) is unused and will be removed from module reg__2.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4wrAddr_fifof/data0_reg_reg[34] ) is unused and will be removed from module reg__3.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4wrAddr_fifof/data0_reg_reg[33] ) is unused and will be removed from module reg__3.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4wrAddr_fifof/data0_reg_reg[32] ) is unused and will be removed from module reg__3.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4rdAddr_fifof/data1_reg_reg[34] ) is unused and will be removed from module design_1_mkA4LS_1_0.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4rdAddr_fifof/data1_reg_reg[33] ) is unused and will be removed from module design_1_mkA4LS_1_0.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4rdAddr_fifof/data1_reg_reg[32] ) is unused and will be removed from module design_1_mkA4LS_1_0.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4rdAddr_fifof/data0_reg_reg[34] ) is unused and will be removed from module design_1_mkA4LS_1_0.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4rdAddr_fifof/data0_reg_reg[33] ) is unused and will be removed from module design_1_mkA4LS_1_0.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4rdAddr_fifof/data0_reg_reg[32] ) is unused and will be removed from module design_1_mkA4LS_1_0.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4wrAddr_fifof/data1_reg_reg[34] ) is unused and will be removed from module design_1_mkA4LS_1_0.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4wrAddr_fifof/data1_reg_reg[33] ) is unused and will be removed from module design_1_mkA4LS_1_0.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4wrAddr_fifof/data1_reg_reg[32] ) is unused and will be removed from module design_1_mkA4LS_1_0.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4wrAddr_fifof/data0_reg_reg[34] ) is unused and will be removed from module design_1_mkA4LS_1_0.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4wrAddr_fifof/data0_reg_reg[33] ) is unused and will be removed from module design_1_mkA4LS_1_0.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4wrAddr_fifof/data0_reg_reg[32] ) is unused and will be removed from module design_1_mkA4LS_1_0.
WARNING: [Synth 8-3332] Sequential element (\cmdCRH_reg[31] ) is unused and will be removed from module reg__49.
WARNING: [Synth 8-3332] Sequential element (\cmdCRH_reg[30] ) is unused and will be removed from module reg__49.
WARNING: [Synth 8-3332] Sequential element (\cmdCRH_reg[29] ) is unused and will be removed from module reg__49.
WARNING: [Synth 8-3332] Sequential element (\cmdCRH_reg[28] ) is unused and will be removed from module reg__49.
WARNING: [Synth 8-3332] Sequential element (\cmdCRH_reg[15] ) is unused and will be removed from module reg__49.
WARNING: [Synth 8-3332] Sequential element (\cmdCRH_reg[14] ) is unused and will be removed from module reg__49.
WARNING: [Synth 8-3332] Sequential element (\cmdCRH_reg[13] ) is unused and will be removed from module reg__49.
WARNING: [Synth 8-3332] Sequential element (\cmdCRH_reg[12] ) is unused and will be removed from module reg__49.
WARNING: [Synth 8-3332] Sequential element (\cmdCRH_reg[6] ) is unused and will be removed from module reg__49.
WARNING: [Synth 8-3332] Sequential element (\cmdCRH_reg[5] ) is unused and will be removed from module reg__49.
WARNING: [Synth 8-3332] Sequential element (\cmdCRH_reg[4] ) is unused and will be removed from module reg__49.
WARNING: [Synth 8-3332] Sequential element (\cmdAddrV_reg[31] ) is unused and will be removed from module reg__52.
WARNING: [Synth 8-3332] Sequential element (\cmdAddrV_reg[30] ) is unused and will be removed from module reg__52.
WARNING: [Synth 8-3332] Sequential element (\cmdAddrV_reg[29] ) is unused and will be removed from module reg__52.
WARNING: [Synth 8-3332] Sequential element (\cmdAddrV_reg[28] ) is unused and will be removed from module reg__52.
WARNING: [Synth 8-3332] Sequential element (\cmdAddrV_reg[27] ) is unused and will be removed from module reg__52.
WARNING: [Synth 8-3332] Sequential element (\cmdAddrV_reg[26] ) is unused and will be removed from module reg__52.
WARNING: [Synth 8-3332] Sequential element (\cmdAddrV_reg[25] ) is unused and will be removed from module reg__52.
WARNING: [Synth 8-3332] Sequential element (\cmdAddrV_reg[24] ) is unused and will be removed from module reg__52.
WARNING: [Synth 8-3332] Sequential element (\cmdAddrV_reg[23] ) is unused and will be removed from module reg__52.
WARNING: [Synth 8-3332] Sequential element (\cmdAddrV_reg[22] ) is unused and will be removed from module reg__52.
WARNING: [Synth 8-3332] Sequential element (\cmdAddrV_reg[21] ) is unused and will be removed from module reg__52.
WARNING: [Synth 8-3332] Sequential element (\cmdAddrV_reg[20] ) is unused and will be removed from module reg__52.
WARNING: [Synth 8-3332] Sequential element (\cmdAddrV_reg[19] ) is unused and will be removed from module reg__52.
WARNING: [Synth 8-3332] Sequential element (\cmdAddrV_reg[18] ) is unused and will be removed from module reg__52.
WARNING: [Synth 8-3332] Sequential element (\cmdAddrV_reg[17] ) is unused and will be removed from module reg__52.
WARNING: [Synth 8-3332] Sequential element (\cmdAddrV_reg[16] ) is unused and will be removed from module reg__52.
WARNING: [Synth 8-3332] Sequential element (\cmdAddrV_reg[15] ) is unused and will be removed from module reg__52.
WARNING: [Synth 8-3332] Sequential element (\cmdAddrV_reg[14] ) is unused and will be removed from module reg__52.
WARNING: [Synth 8-3332] Sequential element (\cmdAddrV_reg[13] ) is unused and will be removed from module reg__52.
WARNING: [Synth 8-3332] Sequential element (\cmdAddrV_reg[12] ) is unused and will be removed from module reg__52.
WARNING: [Synth 8-3332] Sequential element (\cmdAddrV_reg[11] ) is unused and will be removed from module reg__52.
WARNING: [Synth 8-3332] Sequential element (\cmdAddrV_reg[10] ) is unused and will be removed from module reg__52.
WARNING: [Synth 8-3332] Sequential element (\cmdAddrV_reg[9] ) is unused and will be removed from module reg__52.
WARNING: [Synth 8-3332] Sequential element (\cmdAddrV_reg[8] ) is unused and will be removed from module reg__52.
WARNING: [Synth 8-3332] Sequential element (\cmdAddrV_reg[7] ) is unused and will be removed from module reg__52.
WARNING: [Synth 8-3332] Sequential element (\cmdAddrV_reg[6] ) is unused and will be removed from module reg__52.
WARNING: [Synth 8-3332] Sequential element (\cmdAddrV_reg[5] ) is unused and will be removed from module reg__52.
WARNING: [Synth 8-3332] Sequential element (\cmdAddrV_reg[4] ) is unused and will be removed from module reg__52.
WARNING: [Synth 8-3332] Sequential element (\cmdAddrV_reg[3] ) is unused and will be removed from module reg__52.
WARNING: [Synth 8-3332] Sequential element (\cmdAddrV_reg[2] ) is unused and will be removed from module reg__52.
WARNING: [Synth 8-3332] Sequential element (\cmdAddrV_reg[1] ) is unused and will be removed from module reg__52.
WARNING: [Synth 8-3332] Sequential element (\cmdAddrV_reg[0] ) is unused and will be removed from module reg__52.
WARNING: [Synth 8-3332] Sequential element (\cmdCRH_reg[31] ) is unused and will be removed from module mkHCrtCompleter2Axi.
WARNING: [Synth 8-3332] Sequential element (\cmdCRH_reg[30] ) is unused and will be removed from module mkHCrtCompleter2Axi.
WARNING: [Synth 8-3332] Sequential element (\cmdCRH_reg[29] ) is unused and will be removed from module mkHCrtCompleter2Axi.
WARNING: [Synth 8-3332] Sequential element (\cmdCRH_reg[28] ) is unused and will be removed from module mkHCrtCompleter2Axi.
WARNING: [Synth 8-3332] Sequential element (\cmdCRH_reg[15] ) is unused and will be removed from module mkHCrtCompleter2Axi.
WARNING: [Synth 8-3332] Sequential element (\cmdCRH_reg[14] ) is unused and will be removed from module mkHCrtCompleter2Axi.
WARNING: [Synth 8-3332] Sequential element (\cmdCRH_reg[13] ) is unused and will be removed from module mkHCrtCompleter2Axi.
WARNING: [Synth 8-3332] Sequential element (\cmdCRH_reg[12] ) is unused and will be removed from module mkHCrtCompleter2Axi.
WARNING: [Synth 8-3332] Sequential element (\cmdCRH_reg[6] ) is unused and will be removed from module mkHCrtCompleter2Axi.
WARNING: [Synth 8-3332] Sequential element (\cmdCRH_reg[5] ) is unused and will be removed from module mkHCrtCompleter2Axi.
WARNING: [Synth 8-3332] Sequential element (\cmdCRH_reg[4] ) is unused and will be removed from module mkHCrtCompleter2Axi.
WARNING: [Synth 8-3332] Sequential element (\cmdAddrV_reg[31] ) is unused and will be removed from module mkHCrtCompleter2Axi.
WARNING: [Synth 8-3332] Sequential element (\cmdAddrV_reg[30] ) is unused and will be removed from module mkHCrtCompleter2Axi.
WARNING: [Synth 8-3332] Sequential element (\cmdAddrV_reg[29] ) is unused and will be removed from module mkHCrtCompleter2Axi.
WARNING: [Synth 8-3332] Sequential element (\cmdAddrV_reg[28] ) is unused and will be removed from module mkHCrtCompleter2Axi.
WARNING: [Synth 8-3332] Sequential element (\cmdAddrV_reg[27] ) is unused and will be removed from module mkHCrtCompleter2Axi.
WARNING: [Synth 8-3332] Sequential element (\cmdAddrV_reg[26] ) is unused and will be removed from module mkHCrtCompleter2Axi.
WARNING: [Synth 8-3332] Sequential element (\cmdAddrV_reg[25] ) is unused and will be removed from module mkHCrtCompleter2Axi.
WARNING: [Synth 8-3332] Sequential element (\cmdAddrV_reg[24] ) is unused and will be removed from module mkHCrtCompleter2Axi.
WARNING: [Synth 8-3332] Sequential element (\cmdAddrV_reg[23] ) is unused and will be removed from module mkHCrtCompleter2Axi.
WARNING: [Synth 8-3332] Sequential element (\cmdAddrV_reg[22] ) is unused and will be removed from module mkHCrtCompleter2Axi.
WARNING: [Synth 8-3332] Sequential element (\cmdAddrV_reg[21] ) is unused and will be removed from module mkHCrtCompleter2Axi.
WARNING: [Synth 8-3332] Sequential element (\cmdAddrV_reg[20] ) is unused and will be removed from module mkHCrtCompleter2Axi.
WARNING: [Synth 8-3332] Sequential element (\cmdAddrV_reg[19] ) is unused and will be removed from module mkHCrtCompleter2Axi.
WARNING: [Synth 8-3332] Sequential element (\cmdAddrV_reg[18] ) is unused and will be removed from module mkHCrtCompleter2Axi.
WARNING: [Synth 8-3332] Sequential element (\cmdAddrV_reg[17] ) is unused and will be removed from module mkHCrtCompleter2Axi.
WARNING: [Synth 8-3332] Sequential element (\cmdAddrV_reg[16] ) is unused and will be removed from module mkHCrtCompleter2Axi.
WARNING: [Synth 8-3332] Sequential element (\cmdAddrV_reg[15] ) is unused and will be removed from module mkHCrtCompleter2Axi.
WARNING: [Synth 8-3332] Sequential element (\cmdAddrV_reg[14] ) is unused and will be removed from module mkHCrtCompleter2Axi.
WARNING: [Synth 8-3332] Sequential element (\cmdAddrV_reg[13] ) is unused and will be removed from module mkHCrtCompleter2Axi.
WARNING: [Synth 8-3332] Sequential element (\cmdAddrV_reg[12] ) is unused and will be removed from module mkHCrtCompleter2Axi.
WARNING: [Synth 8-3332] Sequential element (\cmdAddrV_reg[11] ) is unused and will be removed from module mkHCrtCompleter2Axi.
WARNING: [Synth 8-3332] Sequential element (\cmdAddrV_reg[10] ) is unused and will be removed from module mkHCrtCompleter2Axi.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
-------> Message [Synth 8-3332] suppressed 56 times
WARNING: [Synth 8-3917] design fpgaTop has port gpix_n driven by constant 0
WARNING: [Synth 8-3917] design fpgaTop has port gpiy_p driven by constant 0
WARNING: [Synth 8-3917] design fpgaTop has port gpiy_n driven by constant 0
WARNING: [Synth 8-3917] design fpgaTop has port i2c_rstb driven by constant 1
-------> Message [Synth 8-3331] suppressed 41 times
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:30 ; elapsed = 00:01:32 . Memory (MB): peak = 846.621 ; gain = 732.129
---------------------------------------------------------------------------------

INFO: [Synth 8-3967] The signal rxRS_rxF/fifoMem_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
INFO: [Synth 8-3967] The signal txRS_txF/fifoMem_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
---------------------------------------------------------------------------------
 Start RAM, DSP and Shift Register Reporting 
---------------------------------------------------------------------------------

Distributed RAM:
|Module Name|RTL Object          |Inference Criteria|Size (depth X width)|Primitives  |Hierarchical Name                                                 |
|-----------|--------------------|------------------|--------------------|------------|------------------------------------------------------------------|
|not found  |rxRS_rxF/fifoMem_reg|Implied           |8 X 10              |RAM32M x 2  |ram__3->mkGMAC->mkL2HCrt->design_1_mkL2HCrt_1_0->design_1->fpgaTop|
|not found  |txRS_txF/fifoMem_reg|Implied           |16 X 10             |RAM32M x 2  |ram__4->mkGMAC->mkL2HCrt->design_1_mkL2HCrt_1_0->design_1->fpgaTop|
|-----------|--------------------|------------------|--------------------|------------|------------------------------------------------------------------|

---------------------------------------------------------------------------------
 Finished RAM, DSP and Shift Register Reporting 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mux_data_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mux_data_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmir_data_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hdmir_data_reg[15] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:34 ; elapsed = 00:01:35 . Memory (MB): peak = 846.621 ; gain = 732.129
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:34 ; elapsed = 00:01:36 . Memory (MB): peak = 846.621 ; gain = 732.129
---------------------------------------------------------------------------------

info: (0) optimizing 'hs_reg/D' (path group default) @ 3721.0ps(1/1) (1 secs)
info: (1) optimizing 'hs_reg/D' (path group default) @ 3721.0ps(1/1) (0 secs)
info: (2) optimizing 'ha_reg/D' (path group default) @ 3721.0ps(1/1) (0 secs)
info: (3) optimizing 'hs_reg/D' (path group default) @ 3731.0ps(1/1) (0 secs)
info: (4) optimizing 'i_12/fcnt_reg_inferred/\fcnt_reg[7] /CE' (path group default) @ 3806.0ps(1/1) (0 secs)
info: (5) optimizing 'i_12/vcnt_reg_inferred/\vcnt_reg[11] /D' (path group default) @ 3857.0ps(1/1) (0 secs)
info: (6) optimizing 'htc_reg/D' (path group default) @ 3867.0ps(1/1) (0 secs)
info: (7) optimizing 'd1_i/mkL2HCrt_1/inst/crt2axi/\a4l_a4wrAddr_fifof_q_1_reg[33] /D' (path group default) @ 4013.0ps(1/1) (0 secs)
info: (8) optimizing 'd1_i/mkL2HCrt_1/inst/l2P/\l2RxF/empty_reg_reg /D' (path group default) @ 4069.0ps(1/1) (0 secs)
info: start optimizing equally critical endpoints ...
info: done optimizing (1) equally critical endpoints.
info: (9) optimizing 'd1_i/mkL2HCrt_1/inst/l2P/\l2RxF/empty_reg_reg /D' (path group default) @ 4069.0ps(1/1) (0 secs)
info: done optimizing path group default
info: start optimizing sub-critical range ...
info: done optimizing sub-critical range for path group default.
info: done optimizing sub-critical range.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:35 ; elapsed = 00:01:37 . Memory (MB): peak = 846.621 ; gain = 732.129
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
-------> Message [Synth 8-3332] suppressed 105 times
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:38 ; elapsed = 00:01:40 . Memory (MB): peak = 846.621 ; gain = 732.129
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4163] Replicating register \hdmir_data_reg[7]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \hdmir_data_reg[6]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \hdmir_data_reg[5]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \hdmir_data_reg[4]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \hdmir_data_reg[3]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \hdmir_data_reg[2]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \hdmir_data_reg[1]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \hdmir_data_reg[0]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register hdmir_de_reg to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register hdmir_hs_reg to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register hdmir_vs_reg to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \dipsw_r_reg[3]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \dipsw_r_reg[2]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \dipsw_r_reg[1]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \dipsw_r_reg[0]  to handle IOB=TRUE attribute

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin d1_i:gmii_col to constant 0
WARNING: [Synth 8-3295] tying undriven pin d1_i:gmii_crs to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:39 ; elapsed = 00:01:41 . Memory (MB): peak = 846.621 ; gain = 732.129
---------------------------------------------------------------------------------

Report Check Netlist: 
-----+-----------------+------+--------+------+-----------------
     |Item             |Errors|Warnings|Status|Description      
-----+-----------------+------+--------+------+-----------------
1    |multi_driven_nets|     0|       0|Passed|Multi driven nets
-----+-----------------+------+--------+------+-----------------

---------------------------------------------------------------------------------
Start renaming generated instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:39 ; elapsed = 00:01:41 . Memory (MB): peak = 846.621 ; gain = 732.129
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:39 ; elapsed = 00:01:41 . Memory (MB): peak = 846.621 ; gain = 732.129
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
 Start RAM, DSP and Shift Register Reporting 
---------------------------------------------------------------------------------

Static Shift Register:
|Module Name          |RTL Name             |Length|Width|Reset Signal|Pull out first Reg|Pull out last Reg|SRL16E|SRLC32E|
|---------------------|---------------------|------|-----|------------|------------------|-----------------|------|-------|
|design_1_mkL2HCrt_1_0|inst/l2P/egSA_reg[47]|5     |1    |YES         |NO                |NO               |1     |0      |
|design_1_mkL2HCrt_1_0|inst/l2P/egSA_reg[46]|4     |2    |YES         |NO                |NO               |2     |0      |
|---------------------|---------------------|------|-----|------------|------------------|-----------------|------|-------|

---------------------------------------------------------------------------------
 Finished RAM, DSP and Shift Register Reporting 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Writing Synthesis Report
---------------------------------------------------------------------------------
Report BlackBoxes: 
-----+-------------+---------
     |BlackBox name|Instances
-----+-------------+---------
-----+-------------+---------
Report Cell Usage: 
-----+-----------+-----
     |Cell       |Count
-----+-----------+-----
1    |BUFG       |    2
2    |BUFIO      |    1
3    |BUFR_1     |    1
4    |CARRY4     |   25
5    |IBUFDS_GTE2|    1
6    |IDELAYCTRL |    1
7    |IODELAY    |    1
8    |LUT1       |  196
9    |LUT2       |  153
10   |LUT3       |  134
11   |LUT4       |  213
12   |LUT5       |  403
13   |LUT6       |  904
14   |MUXF7      |    2
15   |ODDR_1     |   11
16   |RAM32M     |    4
17   |SRL16E     |    3
18   |FDCE       |  110
19   |FDPE       |    8
20   |FDRE       | 1748
21   |FDSE       |  117
22   |IBUF       |   18
23   |IBUFGDS    |    2
24   |OBUF       |   37
-----+-----------+-----
Report Instance Areas: 
-----+--------------+---------------------+-----
     |Instance      |Module               |Cells
-----+--------------+---------------------+-----
1    |top           |                     | 4095
2    |  d1_i        |design_1             | 3853
3    |    mkA4LS_1  |design_1_mkA4LS_1_0  |  891
4    |    mkL2HCrt_1|design_1_mkL2HCrt_1_0| 2962
-----+--------------+---------------------+-----
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:40 ; elapsed = 00:01:41 . Memory (MB): peak = 846.621 ; gain = 732.129
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 725 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:01:40 ; elapsed = 00:01:41 . Memory (MB): peak = 846.621 ; gain = 732.129
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Implementation'. Expected 'Generated', got 'Stale' for source '/home/shep/projects/hotline/vivado/hkp2/hkp2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  IBUFGDS => IBUFDS: 2 instances
  IODELAY => IDELAYE2: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

Phase 0 | Netlist Checksum: bdfc6590
INFO: [Common 17-83] Releasing license: Synthesis
245 Infos, 246 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:42 ; elapsed = 00:01:44 . Memory (MB): peak = 949.715 ; gain = 787.660
# write_checkpoint fpgaTop.dcp
# report_utilization -file fpgaTop_utilization_synth.rpt -pb fpgaTop_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 949.715 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Mar  4 16:50:56 2013...
