INFO: [VRFC 10-2263] Analyzing Verilog file "/home/orithu/桌面/第三次/c_1/c_2.srcs/sources_1/new/c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c
WARNING: [VRFC 10-1315] redeclaration of ansi port q1 is not allowed [/home/orithu/桌面/第三次/c_1/c_2.srcs/sources_1/new/c.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port q2 is not allowed [/home/orithu/桌面/第三次/c_1/c_2.srcs/sources_1/new/c.v:31]
WARNING: [VRFC 10-1315] redeclaration of ansi port sig_syn is not allowed [/home/orithu/桌面/第三次/c_1/c_2.srcs/sources_1/new/c.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/orithu/桌面/第三次/c_1/c_2.srcs/sim_1/new/c_fz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_fz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/orithu/桌面/第三次/c_1/c_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
