/*
 * Copyright (C) 2018 Arm Limited or its affiliates. All rights reserved.
 *
 * SPDX-License-Identifier: Apache-2.0
 *
 * Licensed under the Apache License, Version 2.0 (the License); you may
 * not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 * www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an AS IS BASIS, WITHOUT
 * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

#ifndef KWS_DNN_H
#define KWS_DNN_H

#include "weights_v2_80.h"
#include "Include/arm_nnfunctions.h"
#include "arm_math.h"
#include "../MFCC/mfcc.h"

/* Network Structure

  10x25 input features
    |
   IP1 : Innerproduct (weights: 250x144)
    |
   IP2 : Innerproduct (weights: 144x144)
    |
   IP3 : Innerproduct (weights: 144x144)
    |
   IP4 : Innerproduct (weights: 144x12)
    |
   12 outputs

*/

#define IN_DIM (NUM_FRAMES*NUM_MFCC_COEFFS)
#define OUT_DIM 12
#define IP1_OUT_DIM 144
#define IP2_OUT_DIM 144
#define IP3_OUT_DIM 144
#define IP1_WT_DIM (IP1_OUT_DIM*IN_DIM)
#define IP2_WT_DIM (IP2_OUT_DIM*IP1_OUT_DIM)
#define IP3_WT_DIM (IP3_OUT_DIM*IP2_OUT_DIM)
#define IP4_WT_DIM (OUT_DIM*IP3_OUT_DIM)
#define SCRATCH_BUFFER_SIZE (IN_DIM+3*IP1_OUT_DIM)

typedef struct NN_Inst_ {
    q7_t* ip1_out;
    q7_t* ip2_out;
    q7_t* ip3_out;
    q15_t* vec_buffer;
    q7_t const ip1_wt[IP1_WT_DIM];
    q7_t const ip1_bias[IP1_OUT_DIM];
    q7_t const ip2_wt[IP2_WT_DIM];
    q7_t const ip2_bias[IP2_OUT_DIM];
    q7_t const ip3_wt[IP3_WT_DIM];
    q7_t const ip3_bias[IP3_OUT_DIM];
    q7_t const ip4_wt[IP4_WT_DIM];
    q7_t const ip4_bias[OUT_DIM];
}NN_Inst;

NN_Inst* create_nn(q7_t* scratch_pad);
void run_nn(q7_t* in_data, q7_t* out_data, NN_Inst* handle);

#endif/*dnn*/
