design_1_fifo_generator_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v,incdir="$ref_dir/../../../../CipherComm_FPGA.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../CipherComm_FPGA.gen/sources_1/bd/design_1/ipshared/6dcf"
design_1_clk_wiz_1_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_clk_wiz.v,incdir="$ref_dir/../../../../CipherComm_FPGA.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../CipherComm_FPGA.gen/sources_1/bd/design_1/ipshared/6dcf"
design_1_clk_wiz_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.v,incdir="$ref_dir/../../../../CipherComm_FPGA.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../CipherComm_FPGA.gen/sources_1/bd/design_1/ipshared/6dcf"
design_1_reset_inv_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_reset_inv_0_0/sim/design_1_reset_inv_0_0.v,incdir="$ref_dir/../../../../CipherComm_FPGA.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../CipherComm_FPGA.gen/sources_1/bd/design_1/ipshared/6dcf"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="$ref_dir/../../../../CipherComm_FPGA.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../CipherComm_FPGA.gen/sources_1/bd/design_1/ipshared/6dcf"
glbl.v,Verilog,xil_defaultlib,glbl.v
