// Seed: 2231771597
module module_0 ();
  tri0 id_2;
  id_3 :
  assert property (@(posedge 1'd0) 1'b0)
  else $display(1, id_2, 1);
  assign id_3 = 1'b0;
  wire id_4;
  wire id_5;
  assign {(id_3), 1} = id_3;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1
);
  supply1 id_3;
  assign id_3 = 1'b0;
  wire id_4;
  module_0();
endmodule
module module_2 (
    input wor id_0,
    input supply1 id_1,
    input tri0 id_2,
    output logic id_3,
    output wor id_4,
    input wor id_5,
    input tri id_6,
    output supply1 id_7,
    input uwire id_8,
    output wand id_9,
    input supply0 id_10
    , id_15,
    output supply1 id_11,
    input tri1 id_12,
    input tri id_13
);
  wire id_16 = ~id_13;
  module_0();
  tri  id_17 = 1;
  always @(posedge 1'h0, posedge !id_17) begin
    id_15 = id_16;
    id_3 <= 1'b0;
  end
  final begin
    disable id_18;
  end
endmodule
