Physical Blocks Graph
--------------------------------------------

type EMPTY
type io
	Physical Block: type "io"  index 0  num_children 1
	Input Ports: total ports 1
		Port "outpad": num_pins 1 type 0 parent name "io"
		Pin 0 port name "outpad" num input edges 0 num output edges 1 parent type "io" parent index 0
			pin class 0 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "outpad"
				Output edge outputs
				pin number 0 port_name "outpad" parent type "outpad" parent index 0
	Output Ports: total ports 1
		Port "inpad": num_pins 1 type 1 parent name "io"
		Pin 0 port name "inpad" num input edges 1 num output edges 0 parent type "io" parent index 0
			pin class 0 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 0 port_name "inpad"
				Input edge outputs
				pin number 0 port_name "inpad" parent type "io" parent index 0
	Clock Ports: total ports 1
		Port "clock": num_pins 1 type 0 parent name "io"
		Pin 0 port name "clock" num input edges 0 num output edges 0 parent type "io" parent index 0
			pin class -1 
	Input class 0: 1 pins, Input class 1: 0 pins, 
	Output class 0: 1 pins, Output class 1: 0 pins, 
	Children:
		Physical Block: type "inpad"  index 0  num_children 1
			Parent Block: type "io" index 0 
		Input Ports: total ports 0
				Output Ports: total ports 1
				Port "inpad": num_pins 1 type 1 parent name "inpad"
			Pin 0 port name "inpad" num input edges 0 num output edges 1 parent type "inpad" parent index 0
				pin class (depth, pin class): (0 0), 
				connectable input pins within depth 0: 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "inpad"
					Output edge outputs
					pin number 0 port_name "inpad" parent type "io" parent index 0
		Clock Ports: total ports 0
				
		
		Physical Block: type "outpad"  index 0  num_children 1
			Parent Block: type "io" index 0 
		Input Ports: total ports 1
				Port "outpad": num_pins 1 type 0 parent name "outpad"
			Pin 0 port name "outpad" num input edges 1 num output edges 0 parent type "outpad" parent index 0
				pin class (depth, pin class): (0 0), 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "outpad"
					Input edge outputs
					pin number 0 port_name "outpad" parent type "outpad" parent index 0
		Output Ports: total ports 0
				Clock Ports: total ports 0
				
		
type clb
	Physical Block: type "clb"  index 0  num_children 1
	Input Ports: total ports 8
		Port "I0": num_pins 4 type 0 parent name "clb"
		Pin 0 port name "I0" num input edges 0 num output edges 4 parent type "clb" parent index 0
			pin class 0 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I0"
				Output edge outputs
				pin number 0 port_name "in" parent type "ble4" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I0"
				Output edge outputs
				pin number 1 port_name "in" parent type "ble4" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I0"
				Output edge outputs
				pin number 2 port_name "in" parent type "ble4" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I0"
				Output edge outputs
				pin number 3 port_name "in" parent type "ble4" parent index 0
		Pin 1 port name "I0" num input edges 0 num output edges 4 parent type "clb" parent index 0
			pin class 0 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I0"
				Output edge outputs
				pin number 0 port_name "in" parent type "ble4" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I0"
				Output edge outputs
				pin number 1 port_name "in" parent type "ble4" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I0"
				Output edge outputs
				pin number 2 port_name "in" parent type "ble4" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I0"
				Output edge outputs
				pin number 3 port_name "in" parent type "ble4" parent index 0
		Pin 2 port name "I0" num input edges 0 num output edges 4 parent type "clb" parent index 0
			pin class 0 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I0"
				Output edge outputs
				pin number 0 port_name "in" parent type "ble4" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I0"
				Output edge outputs
				pin number 1 port_name "in" parent type "ble4" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I0"
				Output edge outputs
				pin number 2 port_name "in" parent type "ble4" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I0"
				Output edge outputs
				pin number 3 port_name "in" parent type "ble4" parent index 0
		Pin 3 port name "I0" num input edges 0 num output edges 4 parent type "clb" parent index 0
			pin class 0 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I0"
				Output edge outputs
				pin number 0 port_name "in" parent type "ble4" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I0"
				Output edge outputs
				pin number 1 port_name "in" parent type "ble4" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I0"
				Output edge outputs
				pin number 2 port_name "in" parent type "ble4" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I0"
				Output edge outputs
				pin number 3 port_name "in" parent type "ble4" parent index 0
	Port "I1": num_pins 4 type 0 parent name "clb"
		Pin 0 port name "I1" num input edges 0 num output edges 4 parent type "clb" parent index 0
			pin class 2 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I1"
				Output edge outputs
				pin number 0 port_name "in" parent type "ble4" parent index 1
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I1"
				Output edge outputs
				pin number 1 port_name "in" parent type "ble4" parent index 1
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I1"
				Output edge outputs
				pin number 2 port_name "in" parent type "ble4" parent index 1
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I1"
				Output edge outputs
				pin number 3 port_name "in" parent type "ble4" parent index 1
		Pin 1 port name "I1" num input edges 0 num output edges 4 parent type "clb" parent index 0
			pin class 2 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I1"
				Output edge outputs
				pin number 0 port_name "in" parent type "ble4" parent index 1
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I1"
				Output edge outputs
				pin number 1 port_name "in" parent type "ble4" parent index 1
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I1"
				Output edge outputs
				pin number 2 port_name "in" parent type "ble4" parent index 1
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I1"
				Output edge outputs
				pin number 3 port_name "in" parent type "ble4" parent index 1
		Pin 2 port name "I1" num input edges 0 num output edges 4 parent type "clb" parent index 0
			pin class 2 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I1"
				Output edge outputs
				pin number 0 port_name "in" parent type "ble4" parent index 1
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I1"
				Output edge outputs
				pin number 1 port_name "in" parent type "ble4" parent index 1
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I1"
				Output edge outputs
				pin number 2 port_name "in" parent type "ble4" parent index 1
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I1"
				Output edge outputs
				pin number 3 port_name "in" parent type "ble4" parent index 1
		Pin 3 port name "I1" num input edges 0 num output edges 4 parent type "clb" parent index 0
			pin class 2 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I1"
				Output edge outputs
				pin number 0 port_name "in" parent type "ble4" parent index 1
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I1"
				Output edge outputs
				pin number 1 port_name "in" parent type "ble4" parent index 1
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I1"
				Output edge outputs
				pin number 2 port_name "in" parent type "ble4" parent index 1
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I1"
				Output edge outputs
				pin number 3 port_name "in" parent type "ble4" parent index 1
	Port "I2": num_pins 4 type 0 parent name "clb"
		Pin 0 port name "I2" num input edges 0 num output edges 4 parent type "clb" parent index 0
			pin class 3 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I2"
				Output edge outputs
				pin number 0 port_name "in" parent type "ble4" parent index 2
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I2"
				Output edge outputs
				pin number 1 port_name "in" parent type "ble4" parent index 2
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I2"
				Output edge outputs
				pin number 2 port_name "in" parent type "ble4" parent index 2
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I2"
				Output edge outputs
				pin number 3 port_name "in" parent type "ble4" parent index 2
		Pin 1 port name "I2" num input edges 0 num output edges 4 parent type "clb" parent index 0
			pin class 3 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I2"
				Output edge outputs
				pin number 0 port_name "in" parent type "ble4" parent index 2
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I2"
				Output edge outputs
				pin number 1 port_name "in" parent type "ble4" parent index 2
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I2"
				Output edge outputs
				pin number 2 port_name "in" parent type "ble4" parent index 2
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I2"
				Output edge outputs
				pin number 3 port_name "in" parent type "ble4" parent index 2
		Pin 2 port name "I2" num input edges 0 num output edges 4 parent type "clb" parent index 0
			pin class 3 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I2"
				Output edge outputs
				pin number 0 port_name "in" parent type "ble4" parent index 2
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I2"
				Output edge outputs
				pin number 1 port_name "in" parent type "ble4" parent index 2
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I2"
				Output edge outputs
				pin number 2 port_name "in" parent type "ble4" parent index 2
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I2"
				Output edge outputs
				pin number 3 port_name "in" parent type "ble4" parent index 2
		Pin 3 port name "I2" num input edges 0 num output edges 4 parent type "clb" parent index 0
			pin class 3 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I2"
				Output edge outputs
				pin number 0 port_name "in" parent type "ble4" parent index 2
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I2"
				Output edge outputs
				pin number 1 port_name "in" parent type "ble4" parent index 2
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I2"
				Output edge outputs
				pin number 2 port_name "in" parent type "ble4" parent index 2
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I2"
				Output edge outputs
				pin number 3 port_name "in" parent type "ble4" parent index 2
	Port "I3": num_pins 4 type 0 parent name "clb"
		Pin 0 port name "I3" num input edges 0 num output edges 4 parent type "clb" parent index 0
			pin class 4 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I3"
				Output edge outputs
				pin number 0 port_name "in" parent type "ble4" parent index 3
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I3"
				Output edge outputs
				pin number 1 port_name "in" parent type "ble4" parent index 3
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I3"
				Output edge outputs
				pin number 2 port_name "in" parent type "ble4" parent index 3
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I3"
				Output edge outputs
				pin number 3 port_name "in" parent type "ble4" parent index 3
		Pin 1 port name "I3" num input edges 0 num output edges 4 parent type "clb" parent index 0
			pin class 4 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I3"
				Output edge outputs
				pin number 0 port_name "in" parent type "ble4" parent index 3
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I3"
				Output edge outputs
				pin number 1 port_name "in" parent type "ble4" parent index 3
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I3"
				Output edge outputs
				pin number 2 port_name "in" parent type "ble4" parent index 3
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I3"
				Output edge outputs
				pin number 3 port_name "in" parent type "ble4" parent index 3
		Pin 2 port name "I3" num input edges 0 num output edges 4 parent type "clb" parent index 0
			pin class 4 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I3"
				Output edge outputs
				pin number 0 port_name "in" parent type "ble4" parent index 3
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I3"
				Output edge outputs
				pin number 1 port_name "in" parent type "ble4" parent index 3
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I3"
				Output edge outputs
				pin number 2 port_name "in" parent type "ble4" parent index 3
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I3"
				Output edge outputs
				pin number 3 port_name "in" parent type "ble4" parent index 3
		Pin 3 port name "I3" num input edges 0 num output edges 4 parent type "clb" parent index 0
			pin class 4 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I3"
				Output edge outputs
				pin number 0 port_name "in" parent type "ble4" parent index 3
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I3"
				Output edge outputs
				pin number 1 port_name "in" parent type "ble4" parent index 3
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I3"
				Output edge outputs
				pin number 2 port_name "in" parent type "ble4" parent index 3
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I3"
				Output edge outputs
				pin number 3 port_name "in" parent type "ble4" parent index 3
	Port "I4": num_pins 4 type 0 parent name "clb"
		Pin 0 port name "I4" num input edges 0 num output edges 4 parent type "clb" parent index 0
			pin class 5 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I4"
				Output edge outputs
				pin number 0 port_name "in" parent type "ble4" parent index 4
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I4"
				Output edge outputs
				pin number 1 port_name "in" parent type "ble4" parent index 4
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I4"
				Output edge outputs
				pin number 2 port_name "in" parent type "ble4" parent index 4
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I4"
				Output edge outputs
				pin number 3 port_name "in" parent type "ble4" parent index 4
		Pin 1 port name "I4" num input edges 0 num output edges 4 parent type "clb" parent index 0
			pin class 5 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I4"
				Output edge outputs
				pin number 0 port_name "in" parent type "ble4" parent index 4
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I4"
				Output edge outputs
				pin number 1 port_name "in" parent type "ble4" parent index 4
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I4"
				Output edge outputs
				pin number 2 port_name "in" parent type "ble4" parent index 4
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I4"
				Output edge outputs
				pin number 3 port_name "in" parent type "ble4" parent index 4
		Pin 2 port name "I4" num input edges 0 num output edges 4 parent type "clb" parent index 0
			pin class 5 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I4"
				Output edge outputs
				pin number 0 port_name "in" parent type "ble4" parent index 4
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I4"
				Output edge outputs
				pin number 1 port_name "in" parent type "ble4" parent index 4
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I4"
				Output edge outputs
				pin number 2 port_name "in" parent type "ble4" parent index 4
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I4"
				Output edge outputs
				pin number 3 port_name "in" parent type "ble4" parent index 4
		Pin 3 port name "I4" num input edges 0 num output edges 4 parent type "clb" parent index 0
			pin class 5 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I4"
				Output edge outputs
				pin number 0 port_name "in" parent type "ble4" parent index 4
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I4"
				Output edge outputs
				pin number 1 port_name "in" parent type "ble4" parent index 4
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I4"
				Output edge outputs
				pin number 2 port_name "in" parent type "ble4" parent index 4
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I4"
				Output edge outputs
				pin number 3 port_name "in" parent type "ble4" parent index 4
	Port "I5": num_pins 4 type 0 parent name "clb"
		Pin 0 port name "I5" num input edges 0 num output edges 4 parent type "clb" parent index 0
			pin class 6 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I5"
				Output edge outputs
				pin number 0 port_name "in" parent type "ble4" parent index 5
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I5"
				Output edge outputs
				pin number 1 port_name "in" parent type "ble4" parent index 5
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I5"
				Output edge outputs
				pin number 2 port_name "in" parent type "ble4" parent index 5
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I5"
				Output edge outputs
				pin number 3 port_name "in" parent type "ble4" parent index 5
		Pin 1 port name "I5" num input edges 0 num output edges 4 parent type "clb" parent index 0
			pin class 6 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I5"
				Output edge outputs
				pin number 0 port_name "in" parent type "ble4" parent index 5
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I5"
				Output edge outputs
				pin number 1 port_name "in" parent type "ble4" parent index 5
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I5"
				Output edge outputs
				pin number 2 port_name "in" parent type "ble4" parent index 5
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I5"
				Output edge outputs
				pin number 3 port_name "in" parent type "ble4" parent index 5
		Pin 2 port name "I5" num input edges 0 num output edges 4 parent type "clb" parent index 0
			pin class 6 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I5"
				Output edge outputs
				pin number 0 port_name "in" parent type "ble4" parent index 5
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I5"
				Output edge outputs
				pin number 1 port_name "in" parent type "ble4" parent index 5
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I5"
				Output edge outputs
				pin number 2 port_name "in" parent type "ble4" parent index 5
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I5"
				Output edge outputs
				pin number 3 port_name "in" parent type "ble4" parent index 5
		Pin 3 port name "I5" num input edges 0 num output edges 4 parent type "clb" parent index 0
			pin class 6 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I5"
				Output edge outputs
				pin number 0 port_name "in" parent type "ble4" parent index 5
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I5"
				Output edge outputs
				pin number 1 port_name "in" parent type "ble4" parent index 5
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I5"
				Output edge outputs
				pin number 2 port_name "in" parent type "ble4" parent index 5
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I5"
				Output edge outputs
				pin number 3 port_name "in" parent type "ble4" parent index 5
	Port "I6": num_pins 4 type 0 parent name "clb"
		Pin 0 port name "I6" num input edges 0 num output edges 4 parent type "clb" parent index 0
			pin class 7 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I6"
				Output edge outputs
				pin number 0 port_name "in" parent type "ble4" parent index 6
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I6"
				Output edge outputs
				pin number 1 port_name "in" parent type "ble4" parent index 6
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I6"
				Output edge outputs
				pin number 2 port_name "in" parent type "ble4" parent index 6
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I6"
				Output edge outputs
				pin number 3 port_name "in" parent type "ble4" parent index 6
		Pin 1 port name "I6" num input edges 0 num output edges 4 parent type "clb" parent index 0
			pin class 7 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I6"
				Output edge outputs
				pin number 0 port_name "in" parent type "ble4" parent index 6
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I6"
				Output edge outputs
				pin number 1 port_name "in" parent type "ble4" parent index 6
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I6"
				Output edge outputs
				pin number 2 port_name "in" parent type "ble4" parent index 6
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I6"
				Output edge outputs
				pin number 3 port_name "in" parent type "ble4" parent index 6
		Pin 2 port name "I6" num input edges 0 num output edges 4 parent type "clb" parent index 0
			pin class 7 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I6"
				Output edge outputs
				pin number 0 port_name "in" parent type "ble4" parent index 6
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I6"
				Output edge outputs
				pin number 1 port_name "in" parent type "ble4" parent index 6
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I6"
				Output edge outputs
				pin number 2 port_name "in" parent type "ble4" parent index 6
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I6"
				Output edge outputs
				pin number 3 port_name "in" parent type "ble4" parent index 6
		Pin 3 port name "I6" num input edges 0 num output edges 4 parent type "clb" parent index 0
			pin class 7 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I6"
				Output edge outputs
				pin number 0 port_name "in" parent type "ble4" parent index 6
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I6"
				Output edge outputs
				pin number 1 port_name "in" parent type "ble4" parent index 6
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I6"
				Output edge outputs
				pin number 2 port_name "in" parent type "ble4" parent index 6
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I6"
				Output edge outputs
				pin number 3 port_name "in" parent type "ble4" parent index 6
	Port "I7": num_pins 4 type 0 parent name "clb"
		Pin 0 port name "I7" num input edges 0 num output edges 4 parent type "clb" parent index 0
			pin class 8 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I7"
				Output edge outputs
				pin number 0 port_name "in" parent type "ble4" parent index 7
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I7"
				Output edge outputs
				pin number 1 port_name "in" parent type "ble4" parent index 7
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I7"
				Output edge outputs
				pin number 2 port_name "in" parent type "ble4" parent index 7
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "I7"
				Output edge outputs
				pin number 3 port_name "in" parent type "ble4" parent index 7
		Pin 1 port name "I7" num input edges 0 num output edges 4 parent type "clb" parent index 0
			pin class 8 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I7"
				Output edge outputs
				pin number 0 port_name "in" parent type "ble4" parent index 7
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I7"
				Output edge outputs
				pin number 1 port_name "in" parent type "ble4" parent index 7
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I7"
				Output edge outputs
				pin number 2 port_name "in" parent type "ble4" parent index 7
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "I7"
				Output edge outputs
				pin number 3 port_name "in" parent type "ble4" parent index 7
		Pin 2 port name "I7" num input edges 0 num output edges 4 parent type "clb" parent index 0
			pin class 8 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I7"
				Output edge outputs
				pin number 0 port_name "in" parent type "ble4" parent index 7
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I7"
				Output edge outputs
				pin number 1 port_name "in" parent type "ble4" parent index 7
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I7"
				Output edge outputs
				pin number 2 port_name "in" parent type "ble4" parent index 7
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "I7"
				Output edge outputs
				pin number 3 port_name "in" parent type "ble4" parent index 7
		Pin 3 port name "I7" num input edges 0 num output edges 4 parent type "clb" parent index 0
			pin class 8 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I7"
				Output edge outputs
				pin number 0 port_name "in" parent type "ble4" parent index 7
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I7"
				Output edge outputs
				pin number 1 port_name "in" parent type "ble4" parent index 7
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I7"
				Output edge outputs
				pin number 2 port_name "in" parent type "ble4" parent index 7
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "I7"
				Output edge outputs
				pin number 3 port_name "in" parent type "ble4" parent index 7
	Output Ports: total ports 1
		Port "O": num_pins 8 type 1 parent name "clb"
		Pin 0 port name "O" num input edges 1 num output edges 0 parent type "clb" parent index 0
			pin class 0 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 0 port_name "out"
				Input edge outputs
				pin number 0 port_name "O" parent type "clb" parent index 0
		Pin 1 port name "O" num input edges 1 num output edges 0 parent type "clb" parent index 0
			pin class 1 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 0 port_name "out"
				Input edge outputs
				pin number 1 port_name "O" parent type "clb" parent index 0
		Pin 2 port name "O" num input edges 1 num output edges 0 parent type "clb" parent index 0
			pin class 2 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 0 port_name "out"
				Input edge outputs
				pin number 2 port_name "O" parent type "clb" parent index 0
		Pin 3 port name "O" num input edges 1 num output edges 0 parent type "clb" parent index 0
			pin class 3 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 0 port_name "out"
				Input edge outputs
				pin number 3 port_name "O" parent type "clb" parent index 0
		Pin 4 port name "O" num input edges 1 num output edges 0 parent type "clb" parent index 0
			pin class 4 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 0 port_name "out"
				Input edge outputs
				pin number 4 port_name "O" parent type "clb" parent index 0
		Pin 5 port name "O" num input edges 1 num output edges 0 parent type "clb" parent index 0
			pin class 5 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 0 port_name "out"
				Input edge outputs
				pin number 5 port_name "O" parent type "clb" parent index 0
		Pin 6 port name "O" num input edges 1 num output edges 0 parent type "clb" parent index 0
			pin class 6 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 0 port_name "out"
				Input edge outputs
				pin number 6 port_name "O" parent type "clb" parent index 0
		Pin 7 port name "O" num input edges 1 num output edges 0 parent type "clb" parent index 0
			pin class 7 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 0 port_name "out"
				Input edge outputs
				pin number 7 port_name "O" parent type "clb" parent index 0
	Clock Ports: total ports 1
		Port "clk": num_pins 1 type 0 parent name "clb"
		Pin 0 port name "clk" num input edges 0 num output edges 8 parent type "clb" parent index 0
			pin class 1 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "clk"
				Output edge outputs
				pin number 0 port_name "clk" parent type "ble4" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "clk"
				Output edge outputs
				pin number 0 port_name "clk" parent type "ble4" parent index 1
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "clk"
				Output edge outputs
				pin number 0 port_name "clk" parent type "ble4" parent index 2
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "clk"
				Output edge outputs
				pin number 0 port_name "clk" parent type "ble4" parent index 3
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "clk"
				Output edge outputs
				pin number 0 port_name "clk" parent type "ble4" parent index 4
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "clk"
				Output edge outputs
				pin number 0 port_name "clk" parent type "ble4" parent index 5
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "clk"
				Output edge outputs
				pin number 0 port_name "clk" parent type "ble4" parent index 6
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "clk"
				Output edge outputs
				pin number 0 port_name "clk" parent type "ble4" parent index 7
	Input class 0: 4 pins, Input class 1: 1 pins, Input class 2: 4 pins, Input class 3: 4 pins, Input class 4: 4 pins, Input class 5: 4 pins, Input class 6: 4 pins, Input class 7: 4 pins, Input class 8: 4 pins, Input class 9: 0 pins, 
	Output class 0: 1 pins, Output class 1: 1 pins, Output class 2: 1 pins, Output class 3: 1 pins, Output class 4: 1 pins, Output class 5: 1 pins, Output class 6: 1 pins, Output class 7: 1 pins, Output class 8: 0 pins, 
	Children:
		Physical Block: type "ble4"  index 0  num_children 8
			Parent Block: type "clb" index 0 
		Input Ports: total ports 1
				Port "in": num_pins 4 type 0 parent name "ble4"
			Pin 0 port name "in" num input edges 4 num output edges 1 parent type "ble4" parent index 0
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I0"
					Input edge outputs
					pin number 0 port_name "in" parent type "ble4" parent index 0
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I0"
					Input edge outputs
					pin number 0 port_name "in" parent type "ble4" parent index 0
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I0"
					Input edge outputs
					pin number 0 port_name "in" parent type "ble4" parent index 0
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I0"
					Input edge outputs
					pin number 0 port_name "in" parent type "ble4" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "in"
					Output edge outputs
					pin number 0 port_name "in" parent type "lut4" parent index 0
			Pin 1 port name "in" num input edges 4 num output edges 1 parent type "ble4" parent index 0
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I0"
					Input edge outputs
					pin number 1 port_name "in" parent type "ble4" parent index 0
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I0"
					Input edge outputs
					pin number 1 port_name "in" parent type "ble4" parent index 0
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I0"
					Input edge outputs
					pin number 1 port_name "in" parent type "ble4" parent index 0
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I0"
					Input edge outputs
					pin number 1 port_name "in" parent type "ble4" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "in"
					Output edge outputs
					pin number 1 port_name "in" parent type "lut4" parent index 0
			Pin 2 port name "in" num input edges 4 num output edges 1 parent type "ble4" parent index 0
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I0"
					Input edge outputs
					pin number 2 port_name "in" parent type "ble4" parent index 0
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I0"
					Input edge outputs
					pin number 2 port_name "in" parent type "ble4" parent index 0
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I0"
					Input edge outputs
					pin number 2 port_name "in" parent type "ble4" parent index 0
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I0"
					Input edge outputs
					pin number 2 port_name "in" parent type "ble4" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "in"
					Output edge outputs
					pin number 2 port_name "in" parent type "lut4" parent index 0
			Pin 3 port name "in" num input edges 4 num output edges 1 parent type "ble4" parent index 0
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I0"
					Input edge outputs
					pin number 3 port_name "in" parent type "ble4" parent index 0
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I0"
					Input edge outputs
					pin number 3 port_name "in" parent type "ble4" parent index 0
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I0"
					Input edge outputs
					pin number 3 port_name "in" parent type "ble4" parent index 0
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I0"
					Input edge outputs
					pin number 3 port_name "in" parent type "ble4" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "in"
					Output edge outputs
					pin number 3 port_name "in" parent type "lut4" parent index 0
		Output Ports: total ports 1
				Port "out": num_pins 1 type 1 parent name "ble4"
			Pin 0 port name "out" num input edges 2 num output edges 1 parent type "ble4" parent index 0
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "Q"
					Input edge outputs
					pin number 0 port_name "out" parent type "ble4" parent index 0
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "out" parent type "ble4" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "O" parent type "clb" parent index 0
		Clock Ports: total ports 1
				Port "clk": num_pins 1 type 0 parent name "ble4"
			Pin 0 port name "clk" num input edges 1 num output edges 1 parent type "ble4" parent index 0
				pin class 1 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "clk"
					Input edge outputs
					pin number 0 port_name "clk" parent type "ble4" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "ff" parent index 0
		Input class 0: 4 pins, Input class 1: 1 pins, Input class 2: 0 pins, 
		Output class 0: 1 pins, Output class 1: 0 pins, 
		Children:
			Physical Block: type "lut4"  index 0  num_children 1
				Parent Block: type "ble4" index 0 
			Input Ports: total ports 1
						Port "in": num_pins 4 type 0 parent name "lut4"
				Pin 0 port name "in" num input edges 1 num output edges 2 parent type "lut4" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "in"
						Input edge outputs
						pin number 0 port_name "in" parent type "lut4" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "in"
						Output edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Output edge 1 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "in"
						Output edge outputs
						pin number 0 port_name "in" parent type "lut" parent index 0
				Pin 1 port name "in" num input edges 1 num output edges 2 parent type "lut4" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "in"
						Input edge outputs
						pin number 1 port_name "in" parent type "lut4" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 1 port_name "in"
						Output edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Output edge 1 num inputs 1 num outputs 1
						Output edge inputs
						pin number 1 port_name "in"
						Output edge outputs
						pin number 1 port_name "in" parent type "lut" parent index 0
				Pin 2 port name "in" num input edges 1 num output edges 2 parent type "lut4" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "in"
						Input edge outputs
						pin number 2 port_name "in" parent type "lut4" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 2 port_name "in"
						Output edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Output edge 1 num inputs 1 num outputs 1
						Output edge inputs
						pin number 2 port_name "in"
						Output edge outputs
						pin number 2 port_name "in" parent type "lut" parent index 0
				Pin 3 port name "in" num input edges 1 num output edges 2 parent type "lut4" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "in"
						Input edge outputs
						pin number 3 port_name "in" parent type "lut4" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 3 port_name "in"
						Output edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Output edge 1 num inputs 1 num outputs 1
						Output edge inputs
						pin number 3 port_name "in"
						Output edge outputs
						pin number 3 port_name "in" parent type "lut" parent index 0
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "lut4"
				Pin 0 port name "out" num input edges 5 num output edges 2 parent type "lut4" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "in"
						Input edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Input edge 1 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "in"
						Input edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Input edge 2 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "in"
						Input edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Input edge 3 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "in"
						Input edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Input edge 4 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "out"
						Input edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 0 port_name "D" parent type "ff" parent index 0
					Output edge 1 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 0 port_name "out" parent type "ble4" parent index 0
			Clock Ports: total ports 0
						Input class 0: 4 pins, Input class 1: 0 pins, 
			Output class 0: 1 pins, Output class 1: 0 pins, 
			Children:
				Physical Block: type "lut"  index 0  num_children 1
					Parent Block: type "lut4" index 0 
				Input Ports: total ports 1
								Port "in": num_pins 4 type 0 parent name "lut"
					Pin 0 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
						pin class (depth, pin class): (0 0), (1 0), (2 0), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "in"
							Input edge outputs
							pin number 0 port_name "in" parent type "lut" parent index 0
					Pin 1 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
						pin class (depth, pin class): (0 0), (1 0), (2 0), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 1 port_name "in"
							Input edge outputs
							pin number 1 port_name "in" parent type "lut" parent index 0
					Pin 2 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
						pin class (depth, pin class): (0 0), (1 0), (2 0), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 2 port_name "in"
							Input edge outputs
							pin number 2 port_name "in" parent type "lut" parent index 0
					Pin 3 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
						pin class (depth, pin class): (0 0), (1 0), (2 0), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 3 port_name "in"
							Input edge outputs
							pin number 3 port_name "in" parent type "lut" parent index 0
				Output Ports: total ports 1
								Port "out": num_pins 1 type 1 parent name "lut"
					Pin 0 port name "out" num input edges 0 num output edges 1 parent type "lut" parent index 0
						pin class (depth, pin class): (0 0), (1 0), (2 0), 
						connectable input pins within depth 0: 1
							pb_graph_node ff[0].D[0] 
						connectable input pins within depth 1: 1
							pb_graph_node ff[0].D[0] 
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "out"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut4" parent index 0
				Clock Ports: total ports 0
								
				
			Physical Block: type "ff"  index 0  num_children 1
				Parent Block: type "ble4" index 0 
			Input Ports: total ports 1
						Port "D": num_pins 1 type 0 parent name "ff"
				Pin 0 port name "D" num input edges 1 num output edges 0 parent type "ff" parent index 0
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "out"
						Input edge outputs
						pin number 0 port_name "D" parent type "ff" parent index 0
			Output Ports: total ports 1
						Port "Q": num_pins 1 type 1 parent name "ff"
				Pin 0 port name "Q" num input edges 0 num output edges 1 parent type "ff" parent index 0
					pin class (depth, pin class): (0 0), (1 0), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "Q"
						Output edge outputs
						pin number 0 port_name "out" parent type "ble4" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "ff"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "ff" parent index 0
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "ff" parent index 0
			
			
		Physical Block: type "ble4"  index 1  num_children 8
			Parent Block: type "clb" index 0 
		Input Ports: total ports 1
				Port "in": num_pins 4 type 0 parent name "ble4"
			Pin 0 port name "in" num input edges 4 num output edges 1 parent type "ble4" parent index 1
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I1"
					Input edge outputs
					pin number 0 port_name "in" parent type "ble4" parent index 1
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I1"
					Input edge outputs
					pin number 0 port_name "in" parent type "ble4" parent index 1
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I1"
					Input edge outputs
					pin number 0 port_name "in" parent type "ble4" parent index 1
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I1"
					Input edge outputs
					pin number 0 port_name "in" parent type "ble4" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "in"
					Output edge outputs
					pin number 0 port_name "in" parent type "lut4" parent index 0
			Pin 1 port name "in" num input edges 4 num output edges 1 parent type "ble4" parent index 1
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I1"
					Input edge outputs
					pin number 1 port_name "in" parent type "ble4" parent index 1
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I1"
					Input edge outputs
					pin number 1 port_name "in" parent type "ble4" parent index 1
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I1"
					Input edge outputs
					pin number 1 port_name "in" parent type "ble4" parent index 1
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I1"
					Input edge outputs
					pin number 1 port_name "in" parent type "ble4" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "in"
					Output edge outputs
					pin number 1 port_name "in" parent type "lut4" parent index 0
			Pin 2 port name "in" num input edges 4 num output edges 1 parent type "ble4" parent index 1
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I1"
					Input edge outputs
					pin number 2 port_name "in" parent type "ble4" parent index 1
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I1"
					Input edge outputs
					pin number 2 port_name "in" parent type "ble4" parent index 1
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I1"
					Input edge outputs
					pin number 2 port_name "in" parent type "ble4" parent index 1
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I1"
					Input edge outputs
					pin number 2 port_name "in" parent type "ble4" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "in"
					Output edge outputs
					pin number 2 port_name "in" parent type "lut4" parent index 0
			Pin 3 port name "in" num input edges 4 num output edges 1 parent type "ble4" parent index 1
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I1"
					Input edge outputs
					pin number 3 port_name "in" parent type "ble4" parent index 1
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I1"
					Input edge outputs
					pin number 3 port_name "in" parent type "ble4" parent index 1
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I1"
					Input edge outputs
					pin number 3 port_name "in" parent type "ble4" parent index 1
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I1"
					Input edge outputs
					pin number 3 port_name "in" parent type "ble4" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "in"
					Output edge outputs
					pin number 3 port_name "in" parent type "lut4" parent index 0
		Output Ports: total ports 1
				Port "out": num_pins 1 type 1 parent name "ble4"
			Pin 0 port name "out" num input edges 2 num output edges 1 parent type "ble4" parent index 1
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "Q"
					Input edge outputs
					pin number 0 port_name "out" parent type "ble4" parent index 1
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "out" parent type "ble4" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 1 port_name "O" parent type "clb" parent index 0
		Clock Ports: total ports 1
				Port "clk": num_pins 1 type 0 parent name "ble4"
			Pin 0 port name "clk" num input edges 1 num output edges 1 parent type "ble4" parent index 1
				pin class 1 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "clk"
					Input edge outputs
					pin number 0 port_name "clk" parent type "ble4" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "ff" parent index 0
		Input class 0: 4 pins, Input class 1: 1 pins, Input class 2: 0 pins, 
		Output class 0: 1 pins, Output class 1: 0 pins, 
		Children:
			Physical Block: type "lut4"  index 0  num_children 1
				Parent Block: type "ble4" index 1 
			Input Ports: total ports 1
						Port "in": num_pins 4 type 0 parent name "lut4"
				Pin 0 port name "in" num input edges 1 num output edges 2 parent type "lut4" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "in"
						Input edge outputs
						pin number 0 port_name "in" parent type "lut4" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "in"
						Output edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Output edge 1 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "in"
						Output edge outputs
						pin number 0 port_name "in" parent type "lut" parent index 0
				Pin 1 port name "in" num input edges 1 num output edges 2 parent type "lut4" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "in"
						Input edge outputs
						pin number 1 port_name "in" parent type "lut4" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 1 port_name "in"
						Output edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Output edge 1 num inputs 1 num outputs 1
						Output edge inputs
						pin number 1 port_name "in"
						Output edge outputs
						pin number 1 port_name "in" parent type "lut" parent index 0
				Pin 2 port name "in" num input edges 1 num output edges 2 parent type "lut4" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "in"
						Input edge outputs
						pin number 2 port_name "in" parent type "lut4" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 2 port_name "in"
						Output edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Output edge 1 num inputs 1 num outputs 1
						Output edge inputs
						pin number 2 port_name "in"
						Output edge outputs
						pin number 2 port_name "in" parent type "lut" parent index 0
				Pin 3 port name "in" num input edges 1 num output edges 2 parent type "lut4" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "in"
						Input edge outputs
						pin number 3 port_name "in" parent type "lut4" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 3 port_name "in"
						Output edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Output edge 1 num inputs 1 num outputs 1
						Output edge inputs
						pin number 3 port_name "in"
						Output edge outputs
						pin number 3 port_name "in" parent type "lut" parent index 0
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "lut4"
				Pin 0 port name "out" num input edges 5 num output edges 2 parent type "lut4" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "in"
						Input edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Input edge 1 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "in"
						Input edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Input edge 2 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "in"
						Input edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Input edge 3 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "in"
						Input edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Input edge 4 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "out"
						Input edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 0 port_name "D" parent type "ff" parent index 0
					Output edge 1 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 0 port_name "out" parent type "ble4" parent index 1
			Clock Ports: total ports 0
						Input class 0: 4 pins, Input class 1: 0 pins, 
			Output class 0: 1 pins, Output class 1: 0 pins, 
			Children:
				Physical Block: type "lut"  index 0  num_children 1
					Parent Block: type "lut4" index 0 
				Input Ports: total ports 1
								Port "in": num_pins 4 type 0 parent name "lut"
					Pin 0 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
						pin class (depth, pin class): (0 2), (1 0), (2 0), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "in"
							Input edge outputs
							pin number 0 port_name "in" parent type "lut" parent index 0
					Pin 1 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
						pin class (depth, pin class): (0 2), (1 0), (2 0), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 1 port_name "in"
							Input edge outputs
							pin number 1 port_name "in" parent type "lut" parent index 0
					Pin 2 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
						pin class (depth, pin class): (0 2), (1 0), (2 0), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 2 port_name "in"
							Input edge outputs
							pin number 2 port_name "in" parent type "lut" parent index 0
					Pin 3 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
						pin class (depth, pin class): (0 2), (1 0), (2 0), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 3 port_name "in"
							Input edge outputs
							pin number 3 port_name "in" parent type "lut" parent index 0
				Output Ports: total ports 1
								Port "out": num_pins 1 type 1 parent name "lut"
					Pin 0 port name "out" num input edges 0 num output edges 1 parent type "lut" parent index 0
						pin class (depth, pin class): (0 1), (1 0), (2 0), 
						connectable input pins within depth 0: 1
							pb_graph_node ff[0].D[0] 
						connectable input pins within depth 1: 1
							pb_graph_node ff[0].D[0] 
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "out"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut4" parent index 0
				Clock Ports: total ports 0
								
				
			Physical Block: type "ff"  index 0  num_children 1
				Parent Block: type "ble4" index 1 
			Input Ports: total ports 1
						Port "D": num_pins 1 type 0 parent name "ff"
				Pin 0 port name "D" num input edges 1 num output edges 0 parent type "ff" parent index 0
					pin class (depth, pin class): (0 2), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "out"
						Input edge outputs
						pin number 0 port_name "D" parent type "ff" parent index 0
			Output Ports: total ports 1
						Port "Q": num_pins 1 type 1 parent name "ff"
				Pin 0 port name "Q" num input edges 0 num output edges 1 parent type "ff" parent index 0
					pin class (depth, pin class): (0 1), (1 0), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "Q"
						Output edge outputs
						pin number 0 port_name "out" parent type "ble4" parent index 1
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "ff"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "ff" parent index 0
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "ff" parent index 0
			
			
		Physical Block: type "ble4"  index 2  num_children 8
			Parent Block: type "clb" index 0 
		Input Ports: total ports 1
				Port "in": num_pins 4 type 0 parent name "ble4"
			Pin 0 port name "in" num input edges 4 num output edges 1 parent type "ble4" parent index 2
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I2"
					Input edge outputs
					pin number 0 port_name "in" parent type "ble4" parent index 2
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I2"
					Input edge outputs
					pin number 0 port_name "in" parent type "ble4" parent index 2
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I2"
					Input edge outputs
					pin number 0 port_name "in" parent type "ble4" parent index 2
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I2"
					Input edge outputs
					pin number 0 port_name "in" parent type "ble4" parent index 2
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "in"
					Output edge outputs
					pin number 0 port_name "in" parent type "lut4" parent index 0
			Pin 1 port name "in" num input edges 4 num output edges 1 parent type "ble4" parent index 2
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I2"
					Input edge outputs
					pin number 1 port_name "in" parent type "ble4" parent index 2
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I2"
					Input edge outputs
					pin number 1 port_name "in" parent type "ble4" parent index 2
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I2"
					Input edge outputs
					pin number 1 port_name "in" parent type "ble4" parent index 2
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I2"
					Input edge outputs
					pin number 1 port_name "in" parent type "ble4" parent index 2
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "in"
					Output edge outputs
					pin number 1 port_name "in" parent type "lut4" parent index 0
			Pin 2 port name "in" num input edges 4 num output edges 1 parent type "ble4" parent index 2
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I2"
					Input edge outputs
					pin number 2 port_name "in" parent type "ble4" parent index 2
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I2"
					Input edge outputs
					pin number 2 port_name "in" parent type "ble4" parent index 2
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I2"
					Input edge outputs
					pin number 2 port_name "in" parent type "ble4" parent index 2
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I2"
					Input edge outputs
					pin number 2 port_name "in" parent type "ble4" parent index 2
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "in"
					Output edge outputs
					pin number 2 port_name "in" parent type "lut4" parent index 0
			Pin 3 port name "in" num input edges 4 num output edges 1 parent type "ble4" parent index 2
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I2"
					Input edge outputs
					pin number 3 port_name "in" parent type "ble4" parent index 2
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I2"
					Input edge outputs
					pin number 3 port_name "in" parent type "ble4" parent index 2
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I2"
					Input edge outputs
					pin number 3 port_name "in" parent type "ble4" parent index 2
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I2"
					Input edge outputs
					pin number 3 port_name "in" parent type "ble4" parent index 2
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "in"
					Output edge outputs
					pin number 3 port_name "in" parent type "lut4" parent index 0
		Output Ports: total ports 1
				Port "out": num_pins 1 type 1 parent name "ble4"
			Pin 0 port name "out" num input edges 2 num output edges 1 parent type "ble4" parent index 2
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "Q"
					Input edge outputs
					pin number 0 port_name "out" parent type "ble4" parent index 2
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "out" parent type "ble4" parent index 2
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 2 port_name "O" parent type "clb" parent index 0
		Clock Ports: total ports 1
				Port "clk": num_pins 1 type 0 parent name "ble4"
			Pin 0 port name "clk" num input edges 1 num output edges 1 parent type "ble4" parent index 2
				pin class 1 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "clk"
					Input edge outputs
					pin number 0 port_name "clk" parent type "ble4" parent index 2
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "ff" parent index 0
		Input class 0: 4 pins, Input class 1: 1 pins, Input class 2: 0 pins, 
		Output class 0: 1 pins, Output class 1: 0 pins, 
		Children:
			Physical Block: type "lut4"  index 0  num_children 1
				Parent Block: type "ble4" index 2 
			Input Ports: total ports 1
						Port "in": num_pins 4 type 0 parent name "lut4"
				Pin 0 port name "in" num input edges 1 num output edges 2 parent type "lut4" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "in"
						Input edge outputs
						pin number 0 port_name "in" parent type "lut4" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "in"
						Output edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Output edge 1 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "in"
						Output edge outputs
						pin number 0 port_name "in" parent type "lut" parent index 0
				Pin 1 port name "in" num input edges 1 num output edges 2 parent type "lut4" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "in"
						Input edge outputs
						pin number 1 port_name "in" parent type "lut4" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 1 port_name "in"
						Output edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Output edge 1 num inputs 1 num outputs 1
						Output edge inputs
						pin number 1 port_name "in"
						Output edge outputs
						pin number 1 port_name "in" parent type "lut" parent index 0
				Pin 2 port name "in" num input edges 1 num output edges 2 parent type "lut4" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "in"
						Input edge outputs
						pin number 2 port_name "in" parent type "lut4" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 2 port_name "in"
						Output edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Output edge 1 num inputs 1 num outputs 1
						Output edge inputs
						pin number 2 port_name "in"
						Output edge outputs
						pin number 2 port_name "in" parent type "lut" parent index 0
				Pin 3 port name "in" num input edges 1 num output edges 2 parent type "lut4" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "in"
						Input edge outputs
						pin number 3 port_name "in" parent type "lut4" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 3 port_name "in"
						Output edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Output edge 1 num inputs 1 num outputs 1
						Output edge inputs
						pin number 3 port_name "in"
						Output edge outputs
						pin number 3 port_name "in" parent type "lut" parent index 0
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "lut4"
				Pin 0 port name "out" num input edges 5 num output edges 2 parent type "lut4" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "in"
						Input edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Input edge 1 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "in"
						Input edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Input edge 2 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "in"
						Input edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Input edge 3 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "in"
						Input edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Input edge 4 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "out"
						Input edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 0 port_name "D" parent type "ff" parent index 0
					Output edge 1 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 0 port_name "out" parent type "ble4" parent index 2
			Clock Ports: total ports 0
						Input class 0: 4 pins, Input class 1: 0 pins, 
			Output class 0: 1 pins, Output class 1: 0 pins, 
			Children:
				Physical Block: type "lut"  index 0  num_children 1
					Parent Block: type "lut4" index 0 
				Input Ports: total ports 1
								Port "in": num_pins 4 type 0 parent name "lut"
					Pin 0 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
						pin class (depth, pin class): (0 3), (1 0), (2 0), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "in"
							Input edge outputs
							pin number 0 port_name "in" parent type "lut" parent index 0
					Pin 1 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
						pin class (depth, pin class): (0 3), (1 0), (2 0), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 1 port_name "in"
							Input edge outputs
							pin number 1 port_name "in" parent type "lut" parent index 0
					Pin 2 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
						pin class (depth, pin class): (0 3), (1 0), (2 0), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 2 port_name "in"
							Input edge outputs
							pin number 2 port_name "in" parent type "lut" parent index 0
					Pin 3 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
						pin class (depth, pin class): (0 3), (1 0), (2 0), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 3 port_name "in"
							Input edge outputs
							pin number 3 port_name "in" parent type "lut" parent index 0
				Output Ports: total ports 1
								Port "out": num_pins 1 type 1 parent name "lut"
					Pin 0 port name "out" num input edges 0 num output edges 1 parent type "lut" parent index 0
						pin class (depth, pin class): (0 2), (1 0), (2 0), 
						connectable input pins within depth 0: 1
							pb_graph_node ff[0].D[0] 
						connectable input pins within depth 1: 1
							pb_graph_node ff[0].D[0] 
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "out"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut4" parent index 0
				Clock Ports: total ports 0
								
				
			Physical Block: type "ff"  index 0  num_children 1
				Parent Block: type "ble4" index 2 
			Input Ports: total ports 1
						Port "D": num_pins 1 type 0 parent name "ff"
				Pin 0 port name "D" num input edges 1 num output edges 0 parent type "ff" parent index 0
					pin class (depth, pin class): (0 3), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "out"
						Input edge outputs
						pin number 0 port_name "D" parent type "ff" parent index 0
			Output Ports: total ports 1
						Port "Q": num_pins 1 type 1 parent name "ff"
				Pin 0 port name "Q" num input edges 0 num output edges 1 parent type "ff" parent index 0
					pin class (depth, pin class): (0 2), (1 0), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "Q"
						Output edge outputs
						pin number 0 port_name "out" parent type "ble4" parent index 2
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "ff"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "ff" parent index 0
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "ff" parent index 0
			
			
		Physical Block: type "ble4"  index 3  num_children 8
			Parent Block: type "clb" index 0 
		Input Ports: total ports 1
				Port "in": num_pins 4 type 0 parent name "ble4"
			Pin 0 port name "in" num input edges 4 num output edges 1 parent type "ble4" parent index 3
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I3"
					Input edge outputs
					pin number 0 port_name "in" parent type "ble4" parent index 3
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I3"
					Input edge outputs
					pin number 0 port_name "in" parent type "ble4" parent index 3
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I3"
					Input edge outputs
					pin number 0 port_name "in" parent type "ble4" parent index 3
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I3"
					Input edge outputs
					pin number 0 port_name "in" parent type "ble4" parent index 3
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "in"
					Output edge outputs
					pin number 0 port_name "in" parent type "lut4" parent index 0
			Pin 1 port name "in" num input edges 4 num output edges 1 parent type "ble4" parent index 3
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I3"
					Input edge outputs
					pin number 1 port_name "in" parent type "ble4" parent index 3
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I3"
					Input edge outputs
					pin number 1 port_name "in" parent type "ble4" parent index 3
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I3"
					Input edge outputs
					pin number 1 port_name "in" parent type "ble4" parent index 3
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I3"
					Input edge outputs
					pin number 1 port_name "in" parent type "ble4" parent index 3
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "in"
					Output edge outputs
					pin number 1 port_name "in" parent type "lut4" parent index 0
			Pin 2 port name "in" num input edges 4 num output edges 1 parent type "ble4" parent index 3
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I3"
					Input edge outputs
					pin number 2 port_name "in" parent type "ble4" parent index 3
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I3"
					Input edge outputs
					pin number 2 port_name "in" parent type "ble4" parent index 3
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I3"
					Input edge outputs
					pin number 2 port_name "in" parent type "ble4" parent index 3
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I3"
					Input edge outputs
					pin number 2 port_name "in" parent type "ble4" parent index 3
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "in"
					Output edge outputs
					pin number 2 port_name "in" parent type "lut4" parent index 0
			Pin 3 port name "in" num input edges 4 num output edges 1 parent type "ble4" parent index 3
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I3"
					Input edge outputs
					pin number 3 port_name "in" parent type "ble4" parent index 3
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I3"
					Input edge outputs
					pin number 3 port_name "in" parent type "ble4" parent index 3
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I3"
					Input edge outputs
					pin number 3 port_name "in" parent type "ble4" parent index 3
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I3"
					Input edge outputs
					pin number 3 port_name "in" parent type "ble4" parent index 3
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "in"
					Output edge outputs
					pin number 3 port_name "in" parent type "lut4" parent index 0
		Output Ports: total ports 1
				Port "out": num_pins 1 type 1 parent name "ble4"
			Pin 0 port name "out" num input edges 2 num output edges 1 parent type "ble4" parent index 3
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "Q"
					Input edge outputs
					pin number 0 port_name "out" parent type "ble4" parent index 3
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "out" parent type "ble4" parent index 3
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 3 port_name "O" parent type "clb" parent index 0
		Clock Ports: total ports 1
				Port "clk": num_pins 1 type 0 parent name "ble4"
			Pin 0 port name "clk" num input edges 1 num output edges 1 parent type "ble4" parent index 3
				pin class 1 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "clk"
					Input edge outputs
					pin number 0 port_name "clk" parent type "ble4" parent index 3
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "ff" parent index 0
		Input class 0: 4 pins, Input class 1: 1 pins, Input class 2: 0 pins, 
		Output class 0: 1 pins, Output class 1: 0 pins, 
		Children:
			Physical Block: type "lut4"  index 0  num_children 1
				Parent Block: type "ble4" index 3 
			Input Ports: total ports 1
						Port "in": num_pins 4 type 0 parent name "lut4"
				Pin 0 port name "in" num input edges 1 num output edges 2 parent type "lut4" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "in"
						Input edge outputs
						pin number 0 port_name "in" parent type "lut4" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "in"
						Output edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Output edge 1 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "in"
						Output edge outputs
						pin number 0 port_name "in" parent type "lut" parent index 0
				Pin 1 port name "in" num input edges 1 num output edges 2 parent type "lut4" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "in"
						Input edge outputs
						pin number 1 port_name "in" parent type "lut4" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 1 port_name "in"
						Output edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Output edge 1 num inputs 1 num outputs 1
						Output edge inputs
						pin number 1 port_name "in"
						Output edge outputs
						pin number 1 port_name "in" parent type "lut" parent index 0
				Pin 2 port name "in" num input edges 1 num output edges 2 parent type "lut4" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "in"
						Input edge outputs
						pin number 2 port_name "in" parent type "lut4" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 2 port_name "in"
						Output edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Output edge 1 num inputs 1 num outputs 1
						Output edge inputs
						pin number 2 port_name "in"
						Output edge outputs
						pin number 2 port_name "in" parent type "lut" parent index 0
				Pin 3 port name "in" num input edges 1 num output edges 2 parent type "lut4" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "in"
						Input edge outputs
						pin number 3 port_name "in" parent type "lut4" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 3 port_name "in"
						Output edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Output edge 1 num inputs 1 num outputs 1
						Output edge inputs
						pin number 3 port_name "in"
						Output edge outputs
						pin number 3 port_name "in" parent type "lut" parent index 0
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "lut4"
				Pin 0 port name "out" num input edges 5 num output edges 2 parent type "lut4" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "in"
						Input edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Input edge 1 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "in"
						Input edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Input edge 2 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "in"
						Input edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Input edge 3 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "in"
						Input edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Input edge 4 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "out"
						Input edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 0 port_name "D" parent type "ff" parent index 0
					Output edge 1 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 0 port_name "out" parent type "ble4" parent index 3
			Clock Ports: total ports 0
						Input class 0: 4 pins, Input class 1: 0 pins, 
			Output class 0: 1 pins, Output class 1: 0 pins, 
			Children:
				Physical Block: type "lut"  index 0  num_children 1
					Parent Block: type "lut4" index 0 
				Input Ports: total ports 1
								Port "in": num_pins 4 type 0 parent name "lut"
					Pin 0 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
						pin class (depth, pin class): (0 4), (1 0), (2 0), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "in"
							Input edge outputs
							pin number 0 port_name "in" parent type "lut" parent index 0
					Pin 1 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
						pin class (depth, pin class): (0 4), (1 0), (2 0), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 1 port_name "in"
							Input edge outputs
							pin number 1 port_name "in" parent type "lut" parent index 0
					Pin 2 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
						pin class (depth, pin class): (0 4), (1 0), (2 0), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 2 port_name "in"
							Input edge outputs
							pin number 2 port_name "in" parent type "lut" parent index 0
					Pin 3 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
						pin class (depth, pin class): (0 4), (1 0), (2 0), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 3 port_name "in"
							Input edge outputs
							pin number 3 port_name "in" parent type "lut" parent index 0
				Output Ports: total ports 1
								Port "out": num_pins 1 type 1 parent name "lut"
					Pin 0 port name "out" num input edges 0 num output edges 1 parent type "lut" parent index 0
						pin class (depth, pin class): (0 3), (1 0), (2 0), 
						connectable input pins within depth 0: 1
							pb_graph_node ff[0].D[0] 
						connectable input pins within depth 1: 1
							pb_graph_node ff[0].D[0] 
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "out"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut4" parent index 0
				Clock Ports: total ports 0
								
				
			Physical Block: type "ff"  index 0  num_children 1
				Parent Block: type "ble4" index 3 
			Input Ports: total ports 1
						Port "D": num_pins 1 type 0 parent name "ff"
				Pin 0 port name "D" num input edges 1 num output edges 0 parent type "ff" parent index 0
					pin class (depth, pin class): (0 4), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "out"
						Input edge outputs
						pin number 0 port_name "D" parent type "ff" parent index 0
			Output Ports: total ports 1
						Port "Q": num_pins 1 type 1 parent name "ff"
				Pin 0 port name "Q" num input edges 0 num output edges 1 parent type "ff" parent index 0
					pin class (depth, pin class): (0 3), (1 0), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "Q"
						Output edge outputs
						pin number 0 port_name "out" parent type "ble4" parent index 3
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "ff"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "ff" parent index 0
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "ff" parent index 0
			
			
		Physical Block: type "ble4"  index 4  num_children 8
			Parent Block: type "clb" index 0 
		Input Ports: total ports 1
				Port "in": num_pins 4 type 0 parent name "ble4"
			Pin 0 port name "in" num input edges 4 num output edges 1 parent type "ble4" parent index 4
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I4"
					Input edge outputs
					pin number 0 port_name "in" parent type "ble4" parent index 4
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I4"
					Input edge outputs
					pin number 0 port_name "in" parent type "ble4" parent index 4
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I4"
					Input edge outputs
					pin number 0 port_name "in" parent type "ble4" parent index 4
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I4"
					Input edge outputs
					pin number 0 port_name "in" parent type "ble4" parent index 4
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "in"
					Output edge outputs
					pin number 0 port_name "in" parent type "lut4" parent index 0
			Pin 1 port name "in" num input edges 4 num output edges 1 parent type "ble4" parent index 4
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I4"
					Input edge outputs
					pin number 1 port_name "in" parent type "ble4" parent index 4
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I4"
					Input edge outputs
					pin number 1 port_name "in" parent type "ble4" parent index 4
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I4"
					Input edge outputs
					pin number 1 port_name "in" parent type "ble4" parent index 4
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I4"
					Input edge outputs
					pin number 1 port_name "in" parent type "ble4" parent index 4
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "in"
					Output edge outputs
					pin number 1 port_name "in" parent type "lut4" parent index 0
			Pin 2 port name "in" num input edges 4 num output edges 1 parent type "ble4" parent index 4
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I4"
					Input edge outputs
					pin number 2 port_name "in" parent type "ble4" parent index 4
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I4"
					Input edge outputs
					pin number 2 port_name "in" parent type "ble4" parent index 4
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I4"
					Input edge outputs
					pin number 2 port_name "in" parent type "ble4" parent index 4
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I4"
					Input edge outputs
					pin number 2 port_name "in" parent type "ble4" parent index 4
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "in"
					Output edge outputs
					pin number 2 port_name "in" parent type "lut4" parent index 0
			Pin 3 port name "in" num input edges 4 num output edges 1 parent type "ble4" parent index 4
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I4"
					Input edge outputs
					pin number 3 port_name "in" parent type "ble4" parent index 4
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I4"
					Input edge outputs
					pin number 3 port_name "in" parent type "ble4" parent index 4
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I4"
					Input edge outputs
					pin number 3 port_name "in" parent type "ble4" parent index 4
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I4"
					Input edge outputs
					pin number 3 port_name "in" parent type "ble4" parent index 4
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "in"
					Output edge outputs
					pin number 3 port_name "in" parent type "lut4" parent index 0
		Output Ports: total ports 1
				Port "out": num_pins 1 type 1 parent name "ble4"
			Pin 0 port name "out" num input edges 2 num output edges 1 parent type "ble4" parent index 4
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "Q"
					Input edge outputs
					pin number 0 port_name "out" parent type "ble4" parent index 4
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "out" parent type "ble4" parent index 4
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 4 port_name "O" parent type "clb" parent index 0
		Clock Ports: total ports 1
				Port "clk": num_pins 1 type 0 parent name "ble4"
			Pin 0 port name "clk" num input edges 1 num output edges 1 parent type "ble4" parent index 4
				pin class 1 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "clk"
					Input edge outputs
					pin number 0 port_name "clk" parent type "ble4" parent index 4
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "ff" parent index 0
		Input class 0: 4 pins, Input class 1: 1 pins, Input class 2: 0 pins, 
		Output class 0: 1 pins, Output class 1: 0 pins, 
		Children:
			Physical Block: type "lut4"  index 0  num_children 1
				Parent Block: type "ble4" index 4 
			Input Ports: total ports 1
						Port "in": num_pins 4 type 0 parent name "lut4"
				Pin 0 port name "in" num input edges 1 num output edges 2 parent type "lut4" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "in"
						Input edge outputs
						pin number 0 port_name "in" parent type "lut4" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "in"
						Output edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Output edge 1 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "in"
						Output edge outputs
						pin number 0 port_name "in" parent type "lut" parent index 0
				Pin 1 port name "in" num input edges 1 num output edges 2 parent type "lut4" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "in"
						Input edge outputs
						pin number 1 port_name "in" parent type "lut4" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 1 port_name "in"
						Output edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Output edge 1 num inputs 1 num outputs 1
						Output edge inputs
						pin number 1 port_name "in"
						Output edge outputs
						pin number 1 port_name "in" parent type "lut" parent index 0
				Pin 2 port name "in" num input edges 1 num output edges 2 parent type "lut4" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "in"
						Input edge outputs
						pin number 2 port_name "in" parent type "lut4" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 2 port_name "in"
						Output edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Output edge 1 num inputs 1 num outputs 1
						Output edge inputs
						pin number 2 port_name "in"
						Output edge outputs
						pin number 2 port_name "in" parent type "lut" parent index 0
				Pin 3 port name "in" num input edges 1 num output edges 2 parent type "lut4" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "in"
						Input edge outputs
						pin number 3 port_name "in" parent type "lut4" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 3 port_name "in"
						Output edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Output edge 1 num inputs 1 num outputs 1
						Output edge inputs
						pin number 3 port_name "in"
						Output edge outputs
						pin number 3 port_name "in" parent type "lut" parent index 0
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "lut4"
				Pin 0 port name "out" num input edges 5 num output edges 2 parent type "lut4" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "in"
						Input edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Input edge 1 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "in"
						Input edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Input edge 2 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "in"
						Input edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Input edge 3 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "in"
						Input edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Input edge 4 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "out"
						Input edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 0 port_name "D" parent type "ff" parent index 0
					Output edge 1 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 0 port_name "out" parent type "ble4" parent index 4
			Clock Ports: total ports 0
						Input class 0: 4 pins, Input class 1: 0 pins, 
			Output class 0: 1 pins, Output class 1: 0 pins, 
			Children:
				Physical Block: type "lut"  index 0  num_children 1
					Parent Block: type "lut4" index 0 
				Input Ports: total ports 1
								Port "in": num_pins 4 type 0 parent name "lut"
					Pin 0 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
						pin class (depth, pin class): (0 5), (1 0), (2 0), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "in"
							Input edge outputs
							pin number 0 port_name "in" parent type "lut" parent index 0
					Pin 1 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
						pin class (depth, pin class): (0 5), (1 0), (2 0), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 1 port_name "in"
							Input edge outputs
							pin number 1 port_name "in" parent type "lut" parent index 0
					Pin 2 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
						pin class (depth, pin class): (0 5), (1 0), (2 0), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 2 port_name "in"
							Input edge outputs
							pin number 2 port_name "in" parent type "lut" parent index 0
					Pin 3 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
						pin class (depth, pin class): (0 5), (1 0), (2 0), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 3 port_name "in"
							Input edge outputs
							pin number 3 port_name "in" parent type "lut" parent index 0
				Output Ports: total ports 1
								Port "out": num_pins 1 type 1 parent name "lut"
					Pin 0 port name "out" num input edges 0 num output edges 1 parent type "lut" parent index 0
						pin class (depth, pin class): (0 4), (1 0), (2 0), 
						connectable input pins within depth 0: 1
							pb_graph_node ff[0].D[0] 
						connectable input pins within depth 1: 1
							pb_graph_node ff[0].D[0] 
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "out"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut4" parent index 0
				Clock Ports: total ports 0
								
				
			Physical Block: type "ff"  index 0  num_children 1
				Parent Block: type "ble4" index 4 
			Input Ports: total ports 1
						Port "D": num_pins 1 type 0 parent name "ff"
				Pin 0 port name "D" num input edges 1 num output edges 0 parent type "ff" parent index 0
					pin class (depth, pin class): (0 5), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "out"
						Input edge outputs
						pin number 0 port_name "D" parent type "ff" parent index 0
			Output Ports: total ports 1
						Port "Q": num_pins 1 type 1 parent name "ff"
				Pin 0 port name "Q" num input edges 0 num output edges 1 parent type "ff" parent index 0
					pin class (depth, pin class): (0 4), (1 0), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "Q"
						Output edge outputs
						pin number 0 port_name "out" parent type "ble4" parent index 4
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "ff"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "ff" parent index 0
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "ff" parent index 0
			
			
		Physical Block: type "ble4"  index 5  num_children 8
			Parent Block: type "clb" index 0 
		Input Ports: total ports 1
				Port "in": num_pins 4 type 0 parent name "ble4"
			Pin 0 port name "in" num input edges 4 num output edges 1 parent type "ble4" parent index 5
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I5"
					Input edge outputs
					pin number 0 port_name "in" parent type "ble4" parent index 5
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I5"
					Input edge outputs
					pin number 0 port_name "in" parent type "ble4" parent index 5
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I5"
					Input edge outputs
					pin number 0 port_name "in" parent type "ble4" parent index 5
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I5"
					Input edge outputs
					pin number 0 port_name "in" parent type "ble4" parent index 5
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "in"
					Output edge outputs
					pin number 0 port_name "in" parent type "lut4" parent index 0
			Pin 1 port name "in" num input edges 4 num output edges 1 parent type "ble4" parent index 5
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I5"
					Input edge outputs
					pin number 1 port_name "in" parent type "ble4" parent index 5
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I5"
					Input edge outputs
					pin number 1 port_name "in" parent type "ble4" parent index 5
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I5"
					Input edge outputs
					pin number 1 port_name "in" parent type "ble4" parent index 5
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I5"
					Input edge outputs
					pin number 1 port_name "in" parent type "ble4" parent index 5
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "in"
					Output edge outputs
					pin number 1 port_name "in" parent type "lut4" parent index 0
			Pin 2 port name "in" num input edges 4 num output edges 1 parent type "ble4" parent index 5
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I5"
					Input edge outputs
					pin number 2 port_name "in" parent type "ble4" parent index 5
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I5"
					Input edge outputs
					pin number 2 port_name "in" parent type "ble4" parent index 5
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I5"
					Input edge outputs
					pin number 2 port_name "in" parent type "ble4" parent index 5
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I5"
					Input edge outputs
					pin number 2 port_name "in" parent type "ble4" parent index 5
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "in"
					Output edge outputs
					pin number 2 port_name "in" parent type "lut4" parent index 0
			Pin 3 port name "in" num input edges 4 num output edges 1 parent type "ble4" parent index 5
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I5"
					Input edge outputs
					pin number 3 port_name "in" parent type "ble4" parent index 5
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I5"
					Input edge outputs
					pin number 3 port_name "in" parent type "ble4" parent index 5
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I5"
					Input edge outputs
					pin number 3 port_name "in" parent type "ble4" parent index 5
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I5"
					Input edge outputs
					pin number 3 port_name "in" parent type "ble4" parent index 5
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "in"
					Output edge outputs
					pin number 3 port_name "in" parent type "lut4" parent index 0
		Output Ports: total ports 1
				Port "out": num_pins 1 type 1 parent name "ble4"
			Pin 0 port name "out" num input edges 2 num output edges 1 parent type "ble4" parent index 5
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "Q"
					Input edge outputs
					pin number 0 port_name "out" parent type "ble4" parent index 5
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "out" parent type "ble4" parent index 5
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 5 port_name "O" parent type "clb" parent index 0
		Clock Ports: total ports 1
				Port "clk": num_pins 1 type 0 parent name "ble4"
			Pin 0 port name "clk" num input edges 1 num output edges 1 parent type "ble4" parent index 5
				pin class 1 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "clk"
					Input edge outputs
					pin number 0 port_name "clk" parent type "ble4" parent index 5
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "ff" parent index 0
		Input class 0: 4 pins, Input class 1: 1 pins, Input class 2: 0 pins, 
		Output class 0: 1 pins, Output class 1: 0 pins, 
		Children:
			Physical Block: type "lut4"  index 0  num_children 1
				Parent Block: type "ble4" index 5 
			Input Ports: total ports 1
						Port "in": num_pins 4 type 0 parent name "lut4"
				Pin 0 port name "in" num input edges 1 num output edges 2 parent type "lut4" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "in"
						Input edge outputs
						pin number 0 port_name "in" parent type "lut4" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "in"
						Output edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Output edge 1 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "in"
						Output edge outputs
						pin number 0 port_name "in" parent type "lut" parent index 0
				Pin 1 port name "in" num input edges 1 num output edges 2 parent type "lut4" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "in"
						Input edge outputs
						pin number 1 port_name "in" parent type "lut4" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 1 port_name "in"
						Output edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Output edge 1 num inputs 1 num outputs 1
						Output edge inputs
						pin number 1 port_name "in"
						Output edge outputs
						pin number 1 port_name "in" parent type "lut" parent index 0
				Pin 2 port name "in" num input edges 1 num output edges 2 parent type "lut4" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "in"
						Input edge outputs
						pin number 2 port_name "in" parent type "lut4" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 2 port_name "in"
						Output edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Output edge 1 num inputs 1 num outputs 1
						Output edge inputs
						pin number 2 port_name "in"
						Output edge outputs
						pin number 2 port_name "in" parent type "lut" parent index 0
				Pin 3 port name "in" num input edges 1 num output edges 2 parent type "lut4" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "in"
						Input edge outputs
						pin number 3 port_name "in" parent type "lut4" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 3 port_name "in"
						Output edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Output edge 1 num inputs 1 num outputs 1
						Output edge inputs
						pin number 3 port_name "in"
						Output edge outputs
						pin number 3 port_name "in" parent type "lut" parent index 0
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "lut4"
				Pin 0 port name "out" num input edges 5 num output edges 2 parent type "lut4" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "in"
						Input edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Input edge 1 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "in"
						Input edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Input edge 2 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "in"
						Input edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Input edge 3 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "in"
						Input edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Input edge 4 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "out"
						Input edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 0 port_name "D" parent type "ff" parent index 0
					Output edge 1 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 0 port_name "out" parent type "ble4" parent index 5
			Clock Ports: total ports 0
						Input class 0: 4 pins, Input class 1: 0 pins, 
			Output class 0: 1 pins, Output class 1: 0 pins, 
			Children:
				Physical Block: type "lut"  index 0  num_children 1
					Parent Block: type "lut4" index 0 
				Input Ports: total ports 1
								Port "in": num_pins 4 type 0 parent name "lut"
					Pin 0 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
						pin class (depth, pin class): (0 6), (1 0), (2 0), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "in"
							Input edge outputs
							pin number 0 port_name "in" parent type "lut" parent index 0
					Pin 1 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
						pin class (depth, pin class): (0 6), (1 0), (2 0), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 1 port_name "in"
							Input edge outputs
							pin number 1 port_name "in" parent type "lut" parent index 0
					Pin 2 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
						pin class (depth, pin class): (0 6), (1 0), (2 0), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 2 port_name "in"
							Input edge outputs
							pin number 2 port_name "in" parent type "lut" parent index 0
					Pin 3 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
						pin class (depth, pin class): (0 6), (1 0), (2 0), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 3 port_name "in"
							Input edge outputs
							pin number 3 port_name "in" parent type "lut" parent index 0
				Output Ports: total ports 1
								Port "out": num_pins 1 type 1 parent name "lut"
					Pin 0 port name "out" num input edges 0 num output edges 1 parent type "lut" parent index 0
						pin class (depth, pin class): (0 5), (1 0), (2 0), 
						connectable input pins within depth 0: 1
							pb_graph_node ff[0].D[0] 
						connectable input pins within depth 1: 1
							pb_graph_node ff[0].D[0] 
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "out"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut4" parent index 0
				Clock Ports: total ports 0
								
				
			Physical Block: type "ff"  index 0  num_children 1
				Parent Block: type "ble4" index 5 
			Input Ports: total ports 1
						Port "D": num_pins 1 type 0 parent name "ff"
				Pin 0 port name "D" num input edges 1 num output edges 0 parent type "ff" parent index 0
					pin class (depth, pin class): (0 6), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "out"
						Input edge outputs
						pin number 0 port_name "D" parent type "ff" parent index 0
			Output Ports: total ports 1
						Port "Q": num_pins 1 type 1 parent name "ff"
				Pin 0 port name "Q" num input edges 0 num output edges 1 parent type "ff" parent index 0
					pin class (depth, pin class): (0 5), (1 0), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "Q"
						Output edge outputs
						pin number 0 port_name "out" parent type "ble4" parent index 5
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "ff"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "ff" parent index 0
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "ff" parent index 0
			
			
		Physical Block: type "ble4"  index 6  num_children 8
			Parent Block: type "clb" index 0 
		Input Ports: total ports 1
				Port "in": num_pins 4 type 0 parent name "ble4"
			Pin 0 port name "in" num input edges 4 num output edges 1 parent type "ble4" parent index 6
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I6"
					Input edge outputs
					pin number 0 port_name "in" parent type "ble4" parent index 6
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I6"
					Input edge outputs
					pin number 0 port_name "in" parent type "ble4" parent index 6
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I6"
					Input edge outputs
					pin number 0 port_name "in" parent type "ble4" parent index 6
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I6"
					Input edge outputs
					pin number 0 port_name "in" parent type "ble4" parent index 6
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "in"
					Output edge outputs
					pin number 0 port_name "in" parent type "lut4" parent index 0
			Pin 1 port name "in" num input edges 4 num output edges 1 parent type "ble4" parent index 6
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I6"
					Input edge outputs
					pin number 1 port_name "in" parent type "ble4" parent index 6
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I6"
					Input edge outputs
					pin number 1 port_name "in" parent type "ble4" parent index 6
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I6"
					Input edge outputs
					pin number 1 port_name "in" parent type "ble4" parent index 6
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I6"
					Input edge outputs
					pin number 1 port_name "in" parent type "ble4" parent index 6
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "in"
					Output edge outputs
					pin number 1 port_name "in" parent type "lut4" parent index 0
			Pin 2 port name "in" num input edges 4 num output edges 1 parent type "ble4" parent index 6
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I6"
					Input edge outputs
					pin number 2 port_name "in" parent type "ble4" parent index 6
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I6"
					Input edge outputs
					pin number 2 port_name "in" parent type "ble4" parent index 6
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I6"
					Input edge outputs
					pin number 2 port_name "in" parent type "ble4" parent index 6
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I6"
					Input edge outputs
					pin number 2 port_name "in" parent type "ble4" parent index 6
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "in"
					Output edge outputs
					pin number 2 port_name "in" parent type "lut4" parent index 0
			Pin 3 port name "in" num input edges 4 num output edges 1 parent type "ble4" parent index 6
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I6"
					Input edge outputs
					pin number 3 port_name "in" parent type "ble4" parent index 6
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I6"
					Input edge outputs
					pin number 3 port_name "in" parent type "ble4" parent index 6
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I6"
					Input edge outputs
					pin number 3 port_name "in" parent type "ble4" parent index 6
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I6"
					Input edge outputs
					pin number 3 port_name "in" parent type "ble4" parent index 6
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "in"
					Output edge outputs
					pin number 3 port_name "in" parent type "lut4" parent index 0
		Output Ports: total ports 1
				Port "out": num_pins 1 type 1 parent name "ble4"
			Pin 0 port name "out" num input edges 2 num output edges 1 parent type "ble4" parent index 6
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "Q"
					Input edge outputs
					pin number 0 port_name "out" parent type "ble4" parent index 6
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "out" parent type "ble4" parent index 6
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 6 port_name "O" parent type "clb" parent index 0
		Clock Ports: total ports 1
				Port "clk": num_pins 1 type 0 parent name "ble4"
			Pin 0 port name "clk" num input edges 1 num output edges 1 parent type "ble4" parent index 6
				pin class 1 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "clk"
					Input edge outputs
					pin number 0 port_name "clk" parent type "ble4" parent index 6
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "ff" parent index 0
		Input class 0: 4 pins, Input class 1: 1 pins, Input class 2: 0 pins, 
		Output class 0: 1 pins, Output class 1: 0 pins, 
		Children:
			Physical Block: type "lut4"  index 0  num_children 1
				Parent Block: type "ble4" index 6 
			Input Ports: total ports 1
						Port "in": num_pins 4 type 0 parent name "lut4"
				Pin 0 port name "in" num input edges 1 num output edges 2 parent type "lut4" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "in"
						Input edge outputs
						pin number 0 port_name "in" parent type "lut4" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "in"
						Output edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Output edge 1 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "in"
						Output edge outputs
						pin number 0 port_name "in" parent type "lut" parent index 0
				Pin 1 port name "in" num input edges 1 num output edges 2 parent type "lut4" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "in"
						Input edge outputs
						pin number 1 port_name "in" parent type "lut4" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 1 port_name "in"
						Output edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Output edge 1 num inputs 1 num outputs 1
						Output edge inputs
						pin number 1 port_name "in"
						Output edge outputs
						pin number 1 port_name "in" parent type "lut" parent index 0
				Pin 2 port name "in" num input edges 1 num output edges 2 parent type "lut4" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "in"
						Input edge outputs
						pin number 2 port_name "in" parent type "lut4" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 2 port_name "in"
						Output edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Output edge 1 num inputs 1 num outputs 1
						Output edge inputs
						pin number 2 port_name "in"
						Output edge outputs
						pin number 2 port_name "in" parent type "lut" parent index 0
				Pin 3 port name "in" num input edges 1 num output edges 2 parent type "lut4" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "in"
						Input edge outputs
						pin number 3 port_name "in" parent type "lut4" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 3 port_name "in"
						Output edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Output edge 1 num inputs 1 num outputs 1
						Output edge inputs
						pin number 3 port_name "in"
						Output edge outputs
						pin number 3 port_name "in" parent type "lut" parent index 0
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "lut4"
				Pin 0 port name "out" num input edges 5 num output edges 2 parent type "lut4" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "in"
						Input edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Input edge 1 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "in"
						Input edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Input edge 2 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "in"
						Input edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Input edge 3 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "in"
						Input edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Input edge 4 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "out"
						Input edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 0 port_name "D" parent type "ff" parent index 0
					Output edge 1 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 0 port_name "out" parent type "ble4" parent index 6
			Clock Ports: total ports 0
						Input class 0: 4 pins, Input class 1: 0 pins, 
			Output class 0: 1 pins, Output class 1: 0 pins, 
			Children:
				Physical Block: type "lut"  index 0  num_children 1
					Parent Block: type "lut4" index 0 
				Input Ports: total ports 1
								Port "in": num_pins 4 type 0 parent name "lut"
					Pin 0 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
						pin class (depth, pin class): (0 7), (1 0), (2 0), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "in"
							Input edge outputs
							pin number 0 port_name "in" parent type "lut" parent index 0
					Pin 1 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
						pin class (depth, pin class): (0 7), (1 0), (2 0), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 1 port_name "in"
							Input edge outputs
							pin number 1 port_name "in" parent type "lut" parent index 0
					Pin 2 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
						pin class (depth, pin class): (0 7), (1 0), (2 0), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 2 port_name "in"
							Input edge outputs
							pin number 2 port_name "in" parent type "lut" parent index 0
					Pin 3 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
						pin class (depth, pin class): (0 7), (1 0), (2 0), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 3 port_name "in"
							Input edge outputs
							pin number 3 port_name "in" parent type "lut" parent index 0
				Output Ports: total ports 1
								Port "out": num_pins 1 type 1 parent name "lut"
					Pin 0 port name "out" num input edges 0 num output edges 1 parent type "lut" parent index 0
						pin class (depth, pin class): (0 6), (1 0), (2 0), 
						connectable input pins within depth 0: 1
							pb_graph_node ff[0].D[0] 
						connectable input pins within depth 1: 1
							pb_graph_node ff[0].D[0] 
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "out"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut4" parent index 0
				Clock Ports: total ports 0
								
				
			Physical Block: type "ff"  index 0  num_children 1
				Parent Block: type "ble4" index 6 
			Input Ports: total ports 1
						Port "D": num_pins 1 type 0 parent name "ff"
				Pin 0 port name "D" num input edges 1 num output edges 0 parent type "ff" parent index 0
					pin class (depth, pin class): (0 7), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "out"
						Input edge outputs
						pin number 0 port_name "D" parent type "ff" parent index 0
			Output Ports: total ports 1
						Port "Q": num_pins 1 type 1 parent name "ff"
				Pin 0 port name "Q" num input edges 0 num output edges 1 parent type "ff" parent index 0
					pin class (depth, pin class): (0 6), (1 0), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "Q"
						Output edge outputs
						pin number 0 port_name "out" parent type "ble4" parent index 6
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "ff"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "ff" parent index 0
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "ff" parent index 0
			
			
		Physical Block: type "ble4"  index 7  num_children 8
			Parent Block: type "clb" index 0 
		Input Ports: total ports 1
				Port "in": num_pins 4 type 0 parent name "ble4"
			Pin 0 port name "in" num input edges 4 num output edges 1 parent type "ble4" parent index 7
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I7"
					Input edge outputs
					pin number 0 port_name "in" parent type "ble4" parent index 7
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I7"
					Input edge outputs
					pin number 0 port_name "in" parent type "ble4" parent index 7
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I7"
					Input edge outputs
					pin number 0 port_name "in" parent type "ble4" parent index 7
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I7"
					Input edge outputs
					pin number 0 port_name "in" parent type "ble4" parent index 7
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "in"
					Output edge outputs
					pin number 0 port_name "in" parent type "lut4" parent index 0
			Pin 1 port name "in" num input edges 4 num output edges 1 parent type "ble4" parent index 7
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I7"
					Input edge outputs
					pin number 1 port_name "in" parent type "ble4" parent index 7
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I7"
					Input edge outputs
					pin number 1 port_name "in" parent type "ble4" parent index 7
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I7"
					Input edge outputs
					pin number 1 port_name "in" parent type "ble4" parent index 7
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I7"
					Input edge outputs
					pin number 1 port_name "in" parent type "ble4" parent index 7
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "in"
					Output edge outputs
					pin number 1 port_name "in" parent type "lut4" parent index 0
			Pin 2 port name "in" num input edges 4 num output edges 1 parent type "ble4" parent index 7
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I7"
					Input edge outputs
					pin number 2 port_name "in" parent type "ble4" parent index 7
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I7"
					Input edge outputs
					pin number 2 port_name "in" parent type "ble4" parent index 7
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I7"
					Input edge outputs
					pin number 2 port_name "in" parent type "ble4" parent index 7
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I7"
					Input edge outputs
					pin number 2 port_name "in" parent type "ble4" parent index 7
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "in"
					Output edge outputs
					pin number 2 port_name "in" parent type "lut4" parent index 0
			Pin 3 port name "in" num input edges 4 num output edges 1 parent type "ble4" parent index 7
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "I7"
					Input edge outputs
					pin number 3 port_name "in" parent type "ble4" parent index 7
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "I7"
					Input edge outputs
					pin number 3 port_name "in" parent type "ble4" parent index 7
				Input edge 2 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "I7"
					Input edge outputs
					pin number 3 port_name "in" parent type "ble4" parent index 7
				Input edge 3 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "I7"
					Input edge outputs
					pin number 3 port_name "in" parent type "ble4" parent index 7
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "in"
					Output edge outputs
					pin number 3 port_name "in" parent type "lut4" parent index 0
		Output Ports: total ports 1
				Port "out": num_pins 1 type 1 parent name "ble4"
			Pin 0 port name "out" num input edges 2 num output edges 1 parent type "ble4" parent index 7
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "Q"
					Input edge outputs
					pin number 0 port_name "out" parent type "ble4" parent index 7
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "out" parent type "ble4" parent index 7
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 7 port_name "O" parent type "clb" parent index 0
		Clock Ports: total ports 1
				Port "clk": num_pins 1 type 0 parent name "ble4"
			Pin 0 port name "clk" num input edges 1 num output edges 1 parent type "ble4" parent index 7
				pin class 1 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "clk"
					Input edge outputs
					pin number 0 port_name "clk" parent type "ble4" parent index 7
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "ff" parent index 0
		Input class 0: 4 pins, Input class 1: 1 pins, Input class 2: 0 pins, 
		Output class 0: 1 pins, Output class 1: 0 pins, 
		Children:
			Physical Block: type "lut4"  index 0  num_children 1
				Parent Block: type "ble4" index 7 
			Input Ports: total ports 1
						Port "in": num_pins 4 type 0 parent name "lut4"
				Pin 0 port name "in" num input edges 1 num output edges 2 parent type "lut4" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "in"
						Input edge outputs
						pin number 0 port_name "in" parent type "lut4" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "in"
						Output edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Output edge 1 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "in"
						Output edge outputs
						pin number 0 port_name "in" parent type "lut" parent index 0
				Pin 1 port name "in" num input edges 1 num output edges 2 parent type "lut4" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "in"
						Input edge outputs
						pin number 1 port_name "in" parent type "lut4" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 1 port_name "in"
						Output edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Output edge 1 num inputs 1 num outputs 1
						Output edge inputs
						pin number 1 port_name "in"
						Output edge outputs
						pin number 1 port_name "in" parent type "lut" parent index 0
				Pin 2 port name "in" num input edges 1 num output edges 2 parent type "lut4" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "in"
						Input edge outputs
						pin number 2 port_name "in" parent type "lut4" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 2 port_name "in"
						Output edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Output edge 1 num inputs 1 num outputs 1
						Output edge inputs
						pin number 2 port_name "in"
						Output edge outputs
						pin number 2 port_name "in" parent type "lut" parent index 0
				Pin 3 port name "in" num input edges 1 num output edges 2 parent type "lut4" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "in"
						Input edge outputs
						pin number 3 port_name "in" parent type "lut4" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 3 port_name "in"
						Output edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Output edge 1 num inputs 1 num outputs 1
						Output edge inputs
						pin number 3 port_name "in"
						Output edge outputs
						pin number 3 port_name "in" parent type "lut" parent index 0
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "lut4"
				Pin 0 port name "out" num input edges 5 num output edges 2 parent type "lut4" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "in"
						Input edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Input edge 1 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "in"
						Input edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Input edge 2 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "in"
						Input edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Input edge 3 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "in"
						Input edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Input edge 4 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "out"
						Input edge outputs
						pin number 0 port_name "out" parent type "lut4" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 0 port_name "D" parent type "ff" parent index 0
					Output edge 1 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 0 port_name "out" parent type "ble4" parent index 7
			Clock Ports: total ports 0
						Input class 0: 4 pins, Input class 1: 0 pins, 
			Output class 0: 1 pins, Output class 1: 0 pins, 
			Children:
				Physical Block: type "lut"  index 0  num_children 1
					Parent Block: type "lut4" index 0 
				Input Ports: total ports 1
								Port "in": num_pins 4 type 0 parent name "lut"
					Pin 0 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
						pin class (depth, pin class): (0 8), (1 0), (2 0), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "in"
							Input edge outputs
							pin number 0 port_name "in" parent type "lut" parent index 0
					Pin 1 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
						pin class (depth, pin class): (0 8), (1 0), (2 0), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 1 port_name "in"
							Input edge outputs
							pin number 1 port_name "in" parent type "lut" parent index 0
					Pin 2 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
						pin class (depth, pin class): (0 8), (1 0), (2 0), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 2 port_name "in"
							Input edge outputs
							pin number 2 port_name "in" parent type "lut" parent index 0
					Pin 3 port name "in" num input edges 1 num output edges 0 parent type "lut" parent index 0
						pin class (depth, pin class): (0 8), (1 0), (2 0), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 3 port_name "in"
							Input edge outputs
							pin number 3 port_name "in" parent type "lut" parent index 0
				Output Ports: total ports 1
								Port "out": num_pins 1 type 1 parent name "lut"
					Pin 0 port name "out" num input edges 0 num output edges 1 parent type "lut" parent index 0
						pin class (depth, pin class): (0 7), (1 0), (2 0), 
						connectable input pins within depth 0: 1
							pb_graph_node ff[0].D[0] 
						connectable input pins within depth 1: 1
							pb_graph_node ff[0].D[0] 
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "out"
							Output edge outputs
							pin number 0 port_name "out" parent type "lut4" parent index 0
				Clock Ports: total ports 0
								
				
			Physical Block: type "ff"  index 0  num_children 1
				Parent Block: type "ble4" index 7 
			Input Ports: total ports 1
						Port "D": num_pins 1 type 0 parent name "ff"
				Pin 0 port name "D" num input edges 1 num output edges 0 parent type "ff" parent index 0
					pin class (depth, pin class): (0 8), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "out"
						Input edge outputs
						pin number 0 port_name "D" parent type "ff" parent index 0
			Output Ports: total ports 1
						Port "Q": num_pins 1 type 1 parent name "ff"
				Pin 0 port name "Q" num input edges 0 num output edges 1 parent type "ff" parent index 0
					pin class (depth, pin class): (0 7), (1 0), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "Q"
						Output edge outputs
						pin number 0 port_name "out" parent type "ble4" parent index 7
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "ff"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "ff" parent index 0
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "ff" parent index 0
			
			
type mult_36
	Physical Block: type "mult_36"  index 0  num_children 1
	Input Ports: total ports 2
		Port "a": num_pins 36 type 0 parent name "mult_36"
		Pin 0 port name "a" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 0 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "a"
				Output edge outputs
				pin number 0 port_name "a" parent type "divisible_mult_18x18" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "a"
				Output edge outputs
				pin number 0 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 1 port name "a" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 1 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "a"
				Output edge outputs
				pin number 1 port_name "a" parent type "divisible_mult_18x18" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "a"
				Output edge outputs
				pin number 1 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 2 port name "a" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 2 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "a"
				Output edge outputs
				pin number 2 port_name "a" parent type "divisible_mult_18x18" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "a"
				Output edge outputs
				pin number 2 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 3 port name "a" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 3 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "a"
				Output edge outputs
				pin number 3 port_name "a" parent type "divisible_mult_18x18" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "a"
				Output edge outputs
				pin number 3 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 4 port name "a" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 4 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "a"
				Output edge outputs
				pin number 4 port_name "a" parent type "divisible_mult_18x18" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "a"
				Output edge outputs
				pin number 4 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 5 port name "a" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 5 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "a"
				Output edge outputs
				pin number 5 port_name "a" parent type "divisible_mult_18x18" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "a"
				Output edge outputs
				pin number 5 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 6 port name "a" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 6 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "a"
				Output edge outputs
				pin number 6 port_name "a" parent type "divisible_mult_18x18" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "a"
				Output edge outputs
				pin number 6 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 7 port name "a" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 7 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "a"
				Output edge outputs
				pin number 7 port_name "a" parent type "divisible_mult_18x18" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "a"
				Output edge outputs
				pin number 7 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 8 port name "a" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 8 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "a"
				Output edge outputs
				pin number 8 port_name "a" parent type "divisible_mult_18x18" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "a"
				Output edge outputs
				pin number 8 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 9 port name "a" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 18 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "a"
				Output edge outputs
				pin number 9 port_name "a" parent type "divisible_mult_18x18" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "a"
				Output edge outputs
				pin number 9 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 10 port name "a" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 19 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "a"
				Output edge outputs
				pin number 10 port_name "a" parent type "divisible_mult_18x18" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "a"
				Output edge outputs
				pin number 10 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 11 port name "a" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 20 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "a"
				Output edge outputs
				pin number 11 port_name "a" parent type "divisible_mult_18x18" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "a"
				Output edge outputs
				pin number 11 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 12 port name "a" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 21 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "a"
				Output edge outputs
				pin number 12 port_name "a" parent type "divisible_mult_18x18" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "a"
				Output edge outputs
				pin number 12 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 13 port name "a" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 22 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "a"
				Output edge outputs
				pin number 13 port_name "a" parent type "divisible_mult_18x18" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "a"
				Output edge outputs
				pin number 13 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 14 port name "a" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 23 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "a"
				Output edge outputs
				pin number 14 port_name "a" parent type "divisible_mult_18x18" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "a"
				Output edge outputs
				pin number 14 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 15 port name "a" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 24 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "a"
				Output edge outputs
				pin number 15 port_name "a" parent type "divisible_mult_18x18" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "a"
				Output edge outputs
				pin number 15 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 16 port name "a" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 25 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "a"
				Output edge outputs
				pin number 16 port_name "a" parent type "divisible_mult_18x18" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "a"
				Output edge outputs
				pin number 16 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 17 port name "a" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 26 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "a"
				Output edge outputs
				pin number 17 port_name "a" parent type "divisible_mult_18x18" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "a"
				Output edge outputs
				pin number 17 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 18 port name "a" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 36 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "a"
				Output edge outputs
				pin number 0 port_name "a" parent type "divisible_mult_18x18" parent index 1
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "a"
				Output edge outputs
				pin number 18 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 19 port name "a" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 37 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "a"
				Output edge outputs
				pin number 1 port_name "a" parent type "divisible_mult_18x18" parent index 1
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "a"
				Output edge outputs
				pin number 19 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 20 port name "a" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 38 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "a"
				Output edge outputs
				pin number 2 port_name "a" parent type "divisible_mult_18x18" parent index 1
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "a"
				Output edge outputs
				pin number 20 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 21 port name "a" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 39 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "a"
				Output edge outputs
				pin number 3 port_name "a" parent type "divisible_mult_18x18" parent index 1
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "a"
				Output edge outputs
				pin number 21 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 22 port name "a" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 40 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "a"
				Output edge outputs
				pin number 4 port_name "a" parent type "divisible_mult_18x18" parent index 1
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "a"
				Output edge outputs
				pin number 22 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 23 port name "a" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 41 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "a"
				Output edge outputs
				pin number 5 port_name "a" parent type "divisible_mult_18x18" parent index 1
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "a"
				Output edge outputs
				pin number 23 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 24 port name "a" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 42 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "a"
				Output edge outputs
				pin number 6 port_name "a" parent type "divisible_mult_18x18" parent index 1
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "a"
				Output edge outputs
				pin number 24 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 25 port name "a" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 43 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "a"
				Output edge outputs
				pin number 7 port_name "a" parent type "divisible_mult_18x18" parent index 1
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "a"
				Output edge outputs
				pin number 25 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 26 port name "a" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 44 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "a"
				Output edge outputs
				pin number 8 port_name "a" parent type "divisible_mult_18x18" parent index 1
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "a"
				Output edge outputs
				pin number 26 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 27 port name "a" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 54 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "a"
				Output edge outputs
				pin number 9 port_name "a" parent type "divisible_mult_18x18" parent index 1
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "a"
				Output edge outputs
				pin number 27 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 28 port name "a" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 55 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "a"
				Output edge outputs
				pin number 10 port_name "a" parent type "divisible_mult_18x18" parent index 1
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "a"
				Output edge outputs
				pin number 28 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 29 port name "a" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 56 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "a"
				Output edge outputs
				pin number 11 port_name "a" parent type "divisible_mult_18x18" parent index 1
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "a"
				Output edge outputs
				pin number 29 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 30 port name "a" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 57 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "a"
				Output edge outputs
				pin number 12 port_name "a" parent type "divisible_mult_18x18" parent index 1
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "a"
				Output edge outputs
				pin number 30 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 31 port name "a" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 58 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "a"
				Output edge outputs
				pin number 13 port_name "a" parent type "divisible_mult_18x18" parent index 1
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "a"
				Output edge outputs
				pin number 31 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 32 port name "a" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 59 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "a"
				Output edge outputs
				pin number 14 port_name "a" parent type "divisible_mult_18x18" parent index 1
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "a"
				Output edge outputs
				pin number 32 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 33 port name "a" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 60 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "a"
				Output edge outputs
				pin number 15 port_name "a" parent type "divisible_mult_18x18" parent index 1
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "a"
				Output edge outputs
				pin number 33 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 34 port name "a" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 61 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "a"
				Output edge outputs
				pin number 16 port_name "a" parent type "divisible_mult_18x18" parent index 1
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "a"
				Output edge outputs
				pin number 34 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 35 port name "a" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 62 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "a"
				Output edge outputs
				pin number 17 port_name "a" parent type "divisible_mult_18x18" parent index 1
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "a"
				Output edge outputs
				pin number 35 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
	Port "b": num_pins 36 type 0 parent name "mult_36"
		Pin 0 port name "b" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 9 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "b"
				Output edge outputs
				pin number 0 port_name "b" parent type "divisible_mult_18x18" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "b"
				Output edge outputs
				pin number 0 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 1 port name "b" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 10 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "b"
				Output edge outputs
				pin number 1 port_name "b" parent type "divisible_mult_18x18" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "b"
				Output edge outputs
				pin number 1 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 2 port name "b" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 11 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "b"
				Output edge outputs
				pin number 2 port_name "b" parent type "divisible_mult_18x18" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "b"
				Output edge outputs
				pin number 2 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 3 port name "b" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 12 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "b"
				Output edge outputs
				pin number 3 port_name "b" parent type "divisible_mult_18x18" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "b"
				Output edge outputs
				pin number 3 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 4 port name "b" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 13 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "b"
				Output edge outputs
				pin number 4 port_name "b" parent type "divisible_mult_18x18" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "b"
				Output edge outputs
				pin number 4 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 5 port name "b" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 14 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "b"
				Output edge outputs
				pin number 5 port_name "b" parent type "divisible_mult_18x18" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "b"
				Output edge outputs
				pin number 5 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 6 port name "b" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 15 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "b"
				Output edge outputs
				pin number 6 port_name "b" parent type "divisible_mult_18x18" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "b"
				Output edge outputs
				pin number 6 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 7 port name "b" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 16 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "b"
				Output edge outputs
				pin number 7 port_name "b" parent type "divisible_mult_18x18" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "b"
				Output edge outputs
				pin number 7 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 8 port name "b" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 17 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "b"
				Output edge outputs
				pin number 8 port_name "b" parent type "divisible_mult_18x18" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "b"
				Output edge outputs
				pin number 8 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 9 port name "b" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 27 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "b"
				Output edge outputs
				pin number 9 port_name "b" parent type "divisible_mult_18x18" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "b"
				Output edge outputs
				pin number 9 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 10 port name "b" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 28 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "b"
				Output edge outputs
				pin number 10 port_name "b" parent type "divisible_mult_18x18" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "b"
				Output edge outputs
				pin number 10 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 11 port name "b" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 29 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "b"
				Output edge outputs
				pin number 11 port_name "b" parent type "divisible_mult_18x18" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "b"
				Output edge outputs
				pin number 11 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 12 port name "b" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 30 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "b"
				Output edge outputs
				pin number 12 port_name "b" parent type "divisible_mult_18x18" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "b"
				Output edge outputs
				pin number 12 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 13 port name "b" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 31 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "b"
				Output edge outputs
				pin number 13 port_name "b" parent type "divisible_mult_18x18" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "b"
				Output edge outputs
				pin number 13 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 14 port name "b" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 32 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "b"
				Output edge outputs
				pin number 14 port_name "b" parent type "divisible_mult_18x18" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "b"
				Output edge outputs
				pin number 14 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 15 port name "b" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 33 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "b"
				Output edge outputs
				pin number 15 port_name "b" parent type "divisible_mult_18x18" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "b"
				Output edge outputs
				pin number 15 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 16 port name "b" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 34 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "b"
				Output edge outputs
				pin number 16 port_name "b" parent type "divisible_mult_18x18" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "b"
				Output edge outputs
				pin number 16 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 17 port name "b" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 35 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "b"
				Output edge outputs
				pin number 17 port_name "b" parent type "divisible_mult_18x18" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "b"
				Output edge outputs
				pin number 17 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 18 port name "b" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 45 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "b"
				Output edge outputs
				pin number 0 port_name "b" parent type "divisible_mult_18x18" parent index 1
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "b"
				Output edge outputs
				pin number 18 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 19 port name "b" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 46 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "b"
				Output edge outputs
				pin number 1 port_name "b" parent type "divisible_mult_18x18" parent index 1
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "b"
				Output edge outputs
				pin number 19 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 20 port name "b" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 47 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "b"
				Output edge outputs
				pin number 2 port_name "b" parent type "divisible_mult_18x18" parent index 1
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "b"
				Output edge outputs
				pin number 20 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 21 port name "b" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 48 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "b"
				Output edge outputs
				pin number 3 port_name "b" parent type "divisible_mult_18x18" parent index 1
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "b"
				Output edge outputs
				pin number 21 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 22 port name "b" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 49 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "b"
				Output edge outputs
				pin number 4 port_name "b" parent type "divisible_mult_18x18" parent index 1
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "b"
				Output edge outputs
				pin number 22 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 23 port name "b" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 50 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "b"
				Output edge outputs
				pin number 5 port_name "b" parent type "divisible_mult_18x18" parent index 1
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "b"
				Output edge outputs
				pin number 23 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 24 port name "b" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 51 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "b"
				Output edge outputs
				pin number 6 port_name "b" parent type "divisible_mult_18x18" parent index 1
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "b"
				Output edge outputs
				pin number 24 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 25 port name "b" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 52 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "b"
				Output edge outputs
				pin number 7 port_name "b" parent type "divisible_mult_18x18" parent index 1
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "b"
				Output edge outputs
				pin number 25 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 26 port name "b" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 53 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "b"
				Output edge outputs
				pin number 8 port_name "b" parent type "divisible_mult_18x18" parent index 1
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "b"
				Output edge outputs
				pin number 26 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 27 port name "b" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 63 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "b"
				Output edge outputs
				pin number 9 port_name "b" parent type "divisible_mult_18x18" parent index 1
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "b"
				Output edge outputs
				pin number 27 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 28 port name "b" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 64 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "b"
				Output edge outputs
				pin number 10 port_name "b" parent type "divisible_mult_18x18" parent index 1
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "b"
				Output edge outputs
				pin number 28 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 29 port name "b" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 65 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "b"
				Output edge outputs
				pin number 11 port_name "b" parent type "divisible_mult_18x18" parent index 1
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "b"
				Output edge outputs
				pin number 29 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 30 port name "b" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 66 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "b"
				Output edge outputs
				pin number 12 port_name "b" parent type "divisible_mult_18x18" parent index 1
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "b"
				Output edge outputs
				pin number 30 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 31 port name "b" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 67 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "b"
				Output edge outputs
				pin number 13 port_name "b" parent type "divisible_mult_18x18" parent index 1
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "b"
				Output edge outputs
				pin number 31 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 32 port name "b" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 68 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "b"
				Output edge outputs
				pin number 14 port_name "b" parent type "divisible_mult_18x18" parent index 1
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "b"
				Output edge outputs
				pin number 32 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 33 port name "b" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 69 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "b"
				Output edge outputs
				pin number 15 port_name "b" parent type "divisible_mult_18x18" parent index 1
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "b"
				Output edge outputs
				pin number 33 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 34 port name "b" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 70 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "b"
				Output edge outputs
				pin number 16 port_name "b" parent type "divisible_mult_18x18" parent index 1
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "b"
				Output edge outputs
				pin number 34 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
		Pin 35 port name "b" num input edges 0 num output edges 2 parent type "mult_36" parent index 0
			pin class 71 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "b"
				Output edge outputs
				pin number 17 port_name "b" parent type "divisible_mult_18x18" parent index 1
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "b"
				Output edge outputs
				pin number 35 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
	Output Ports: total ports 1
		Port "out": num_pins 72 type 1 parent name "mult_36"
		Pin 0 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 0 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 0 port_name "out"
				Input edge outputs
				pin number 0 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 0 port_name "OUT_cfg"
				Input edge outputs
				pin number 0 port_name "out" parent type "mult_36" parent index 0
		Pin 1 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 1 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 1 port_name "out"
				Input edge outputs
				pin number 1 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 1 port_name "OUT_cfg"
				Input edge outputs
				pin number 1 port_name "out" parent type "mult_36" parent index 0
		Pin 2 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 2 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 2 port_name "out"
				Input edge outputs
				pin number 2 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 2 port_name "OUT_cfg"
				Input edge outputs
				pin number 2 port_name "out" parent type "mult_36" parent index 0
		Pin 3 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 3 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 3 port_name "out"
				Input edge outputs
				pin number 3 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 3 port_name "OUT_cfg"
				Input edge outputs
				pin number 3 port_name "out" parent type "mult_36" parent index 0
		Pin 4 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 4 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 4 port_name "out"
				Input edge outputs
				pin number 4 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 4 port_name "OUT_cfg"
				Input edge outputs
				pin number 4 port_name "out" parent type "mult_36" parent index 0
		Pin 5 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 5 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 5 port_name "out"
				Input edge outputs
				pin number 5 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 5 port_name "OUT_cfg"
				Input edge outputs
				pin number 5 port_name "out" parent type "mult_36" parent index 0
		Pin 6 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 6 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 6 port_name "out"
				Input edge outputs
				pin number 6 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 6 port_name "OUT_cfg"
				Input edge outputs
				pin number 6 port_name "out" parent type "mult_36" parent index 0
		Pin 7 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 7 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 7 port_name "out"
				Input edge outputs
				pin number 7 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 7 port_name "OUT_cfg"
				Input edge outputs
				pin number 7 port_name "out" parent type "mult_36" parent index 0
		Pin 8 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 8 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 8 port_name "out"
				Input edge outputs
				pin number 8 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 8 port_name "OUT_cfg"
				Input edge outputs
				pin number 8 port_name "out" parent type "mult_36" parent index 0
		Pin 9 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 9 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 9 port_name "out"
				Input edge outputs
				pin number 9 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 9 port_name "OUT_cfg"
				Input edge outputs
				pin number 9 port_name "out" parent type "mult_36" parent index 0
		Pin 10 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 10 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 10 port_name "out"
				Input edge outputs
				pin number 10 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 10 port_name "OUT_cfg"
				Input edge outputs
				pin number 10 port_name "out" parent type "mult_36" parent index 0
		Pin 11 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 11 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 11 port_name "out"
				Input edge outputs
				pin number 11 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 11 port_name "OUT_cfg"
				Input edge outputs
				pin number 11 port_name "out" parent type "mult_36" parent index 0
		Pin 12 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 12 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 12 port_name "out"
				Input edge outputs
				pin number 12 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 12 port_name "OUT_cfg"
				Input edge outputs
				pin number 12 port_name "out" parent type "mult_36" parent index 0
		Pin 13 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 13 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 13 port_name "out"
				Input edge outputs
				pin number 13 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 13 port_name "OUT_cfg"
				Input edge outputs
				pin number 13 port_name "out" parent type "mult_36" parent index 0
		Pin 14 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 14 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 14 port_name "out"
				Input edge outputs
				pin number 14 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 14 port_name "OUT_cfg"
				Input edge outputs
				pin number 14 port_name "out" parent type "mult_36" parent index 0
		Pin 15 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 15 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 15 port_name "out"
				Input edge outputs
				pin number 15 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 15 port_name "OUT_cfg"
				Input edge outputs
				pin number 15 port_name "out" parent type "mult_36" parent index 0
		Pin 16 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 16 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 16 port_name "out"
				Input edge outputs
				pin number 16 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 16 port_name "OUT_cfg"
				Input edge outputs
				pin number 16 port_name "out" parent type "mult_36" parent index 0
		Pin 17 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 17 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 17 port_name "out"
				Input edge outputs
				pin number 17 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 17 port_name "OUT_cfg"
				Input edge outputs
				pin number 17 port_name "out" parent type "mult_36" parent index 0
		Pin 18 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 18 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 18 port_name "out"
				Input edge outputs
				pin number 18 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 18 port_name "OUT_cfg"
				Input edge outputs
				pin number 18 port_name "out" parent type "mult_36" parent index 0
		Pin 19 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 19 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 19 port_name "out"
				Input edge outputs
				pin number 19 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 19 port_name "OUT_cfg"
				Input edge outputs
				pin number 19 port_name "out" parent type "mult_36" parent index 0
		Pin 20 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 20 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 20 port_name "out"
				Input edge outputs
				pin number 20 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 20 port_name "OUT_cfg"
				Input edge outputs
				pin number 20 port_name "out" parent type "mult_36" parent index 0
		Pin 21 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 21 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 21 port_name "out"
				Input edge outputs
				pin number 21 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 21 port_name "OUT_cfg"
				Input edge outputs
				pin number 21 port_name "out" parent type "mult_36" parent index 0
		Pin 22 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 22 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 22 port_name "out"
				Input edge outputs
				pin number 22 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 22 port_name "OUT_cfg"
				Input edge outputs
				pin number 22 port_name "out" parent type "mult_36" parent index 0
		Pin 23 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 23 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 23 port_name "out"
				Input edge outputs
				pin number 23 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 23 port_name "OUT_cfg"
				Input edge outputs
				pin number 23 port_name "out" parent type "mult_36" parent index 0
		Pin 24 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 24 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 24 port_name "out"
				Input edge outputs
				pin number 24 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 24 port_name "OUT_cfg"
				Input edge outputs
				pin number 24 port_name "out" parent type "mult_36" parent index 0
		Pin 25 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 25 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 25 port_name "out"
				Input edge outputs
				pin number 25 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 25 port_name "OUT_cfg"
				Input edge outputs
				pin number 25 port_name "out" parent type "mult_36" parent index 0
		Pin 26 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 26 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 26 port_name "out"
				Input edge outputs
				pin number 26 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 26 port_name "OUT_cfg"
				Input edge outputs
				pin number 26 port_name "out" parent type "mult_36" parent index 0
		Pin 27 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 27 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 27 port_name "out"
				Input edge outputs
				pin number 27 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 27 port_name "OUT_cfg"
				Input edge outputs
				pin number 27 port_name "out" parent type "mult_36" parent index 0
		Pin 28 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 28 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 28 port_name "out"
				Input edge outputs
				pin number 28 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 28 port_name "OUT_cfg"
				Input edge outputs
				pin number 28 port_name "out" parent type "mult_36" parent index 0
		Pin 29 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 29 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 29 port_name "out"
				Input edge outputs
				pin number 29 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 29 port_name "OUT_cfg"
				Input edge outputs
				pin number 29 port_name "out" parent type "mult_36" parent index 0
		Pin 30 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 30 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 30 port_name "out"
				Input edge outputs
				pin number 30 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 30 port_name "OUT_cfg"
				Input edge outputs
				pin number 30 port_name "out" parent type "mult_36" parent index 0
		Pin 31 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 31 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 31 port_name "out"
				Input edge outputs
				pin number 31 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 31 port_name "OUT_cfg"
				Input edge outputs
				pin number 31 port_name "out" parent type "mult_36" parent index 0
		Pin 32 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 32 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 32 port_name "out"
				Input edge outputs
				pin number 32 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 32 port_name "OUT_cfg"
				Input edge outputs
				pin number 32 port_name "out" parent type "mult_36" parent index 0
		Pin 33 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 33 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 33 port_name "out"
				Input edge outputs
				pin number 33 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 33 port_name "OUT_cfg"
				Input edge outputs
				pin number 33 port_name "out" parent type "mult_36" parent index 0
		Pin 34 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 34 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 34 port_name "out"
				Input edge outputs
				pin number 34 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 34 port_name "OUT_cfg"
				Input edge outputs
				pin number 34 port_name "out" parent type "mult_36" parent index 0
		Pin 35 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 35 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 35 port_name "out"
				Input edge outputs
				pin number 35 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 35 port_name "OUT_cfg"
				Input edge outputs
				pin number 35 port_name "out" parent type "mult_36" parent index 0
		Pin 36 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 36 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 0 port_name "out"
				Input edge outputs
				pin number 36 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 36 port_name "OUT_cfg"
				Input edge outputs
				pin number 36 port_name "out" parent type "mult_36" parent index 0
		Pin 37 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 37 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 1 port_name "out"
				Input edge outputs
				pin number 37 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 37 port_name "OUT_cfg"
				Input edge outputs
				pin number 37 port_name "out" parent type "mult_36" parent index 0
		Pin 38 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 38 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 2 port_name "out"
				Input edge outputs
				pin number 38 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 38 port_name "OUT_cfg"
				Input edge outputs
				pin number 38 port_name "out" parent type "mult_36" parent index 0
		Pin 39 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 39 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 3 port_name "out"
				Input edge outputs
				pin number 39 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 39 port_name "OUT_cfg"
				Input edge outputs
				pin number 39 port_name "out" parent type "mult_36" parent index 0
		Pin 40 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 40 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 4 port_name "out"
				Input edge outputs
				pin number 40 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 40 port_name "OUT_cfg"
				Input edge outputs
				pin number 40 port_name "out" parent type "mult_36" parent index 0
		Pin 41 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 41 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 5 port_name "out"
				Input edge outputs
				pin number 41 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 41 port_name "OUT_cfg"
				Input edge outputs
				pin number 41 port_name "out" parent type "mult_36" parent index 0
		Pin 42 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 42 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 6 port_name "out"
				Input edge outputs
				pin number 42 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 42 port_name "OUT_cfg"
				Input edge outputs
				pin number 42 port_name "out" parent type "mult_36" parent index 0
		Pin 43 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 43 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 7 port_name "out"
				Input edge outputs
				pin number 43 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 43 port_name "OUT_cfg"
				Input edge outputs
				pin number 43 port_name "out" parent type "mult_36" parent index 0
		Pin 44 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 44 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 8 port_name "out"
				Input edge outputs
				pin number 44 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 44 port_name "OUT_cfg"
				Input edge outputs
				pin number 44 port_name "out" parent type "mult_36" parent index 0
		Pin 45 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 45 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 9 port_name "out"
				Input edge outputs
				pin number 45 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 45 port_name "OUT_cfg"
				Input edge outputs
				pin number 45 port_name "out" parent type "mult_36" parent index 0
		Pin 46 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 46 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 10 port_name "out"
				Input edge outputs
				pin number 46 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 46 port_name "OUT_cfg"
				Input edge outputs
				pin number 46 port_name "out" parent type "mult_36" parent index 0
		Pin 47 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 47 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 11 port_name "out"
				Input edge outputs
				pin number 47 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 47 port_name "OUT_cfg"
				Input edge outputs
				pin number 47 port_name "out" parent type "mult_36" parent index 0
		Pin 48 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 48 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 12 port_name "out"
				Input edge outputs
				pin number 48 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 48 port_name "OUT_cfg"
				Input edge outputs
				pin number 48 port_name "out" parent type "mult_36" parent index 0
		Pin 49 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 49 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 13 port_name "out"
				Input edge outputs
				pin number 49 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 49 port_name "OUT_cfg"
				Input edge outputs
				pin number 49 port_name "out" parent type "mult_36" parent index 0
		Pin 50 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 50 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 14 port_name "out"
				Input edge outputs
				pin number 50 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 50 port_name "OUT_cfg"
				Input edge outputs
				pin number 50 port_name "out" parent type "mult_36" parent index 0
		Pin 51 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 51 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 15 port_name "out"
				Input edge outputs
				pin number 51 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 51 port_name "OUT_cfg"
				Input edge outputs
				pin number 51 port_name "out" parent type "mult_36" parent index 0
		Pin 52 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 52 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 16 port_name "out"
				Input edge outputs
				pin number 52 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 52 port_name "OUT_cfg"
				Input edge outputs
				pin number 52 port_name "out" parent type "mult_36" parent index 0
		Pin 53 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 53 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 17 port_name "out"
				Input edge outputs
				pin number 53 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 53 port_name "OUT_cfg"
				Input edge outputs
				pin number 53 port_name "out" parent type "mult_36" parent index 0
		Pin 54 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 54 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 18 port_name "out"
				Input edge outputs
				pin number 54 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 54 port_name "OUT_cfg"
				Input edge outputs
				pin number 54 port_name "out" parent type "mult_36" parent index 0
		Pin 55 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 55 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 19 port_name "out"
				Input edge outputs
				pin number 55 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 55 port_name "OUT_cfg"
				Input edge outputs
				pin number 55 port_name "out" parent type "mult_36" parent index 0
		Pin 56 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 56 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 20 port_name "out"
				Input edge outputs
				pin number 56 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 56 port_name "OUT_cfg"
				Input edge outputs
				pin number 56 port_name "out" parent type "mult_36" parent index 0
		Pin 57 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 57 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 21 port_name "out"
				Input edge outputs
				pin number 57 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 57 port_name "OUT_cfg"
				Input edge outputs
				pin number 57 port_name "out" parent type "mult_36" parent index 0
		Pin 58 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 58 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 22 port_name "out"
				Input edge outputs
				pin number 58 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 58 port_name "OUT_cfg"
				Input edge outputs
				pin number 58 port_name "out" parent type "mult_36" parent index 0
		Pin 59 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 59 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 23 port_name "out"
				Input edge outputs
				pin number 59 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 59 port_name "OUT_cfg"
				Input edge outputs
				pin number 59 port_name "out" parent type "mult_36" parent index 0
		Pin 60 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 60 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 24 port_name "out"
				Input edge outputs
				pin number 60 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 60 port_name "OUT_cfg"
				Input edge outputs
				pin number 60 port_name "out" parent type "mult_36" parent index 0
		Pin 61 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 61 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 25 port_name "out"
				Input edge outputs
				pin number 61 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 61 port_name "OUT_cfg"
				Input edge outputs
				pin number 61 port_name "out" parent type "mult_36" parent index 0
		Pin 62 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 62 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 26 port_name "out"
				Input edge outputs
				pin number 62 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 62 port_name "OUT_cfg"
				Input edge outputs
				pin number 62 port_name "out" parent type "mult_36" parent index 0
		Pin 63 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 63 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 27 port_name "out"
				Input edge outputs
				pin number 63 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 63 port_name "OUT_cfg"
				Input edge outputs
				pin number 63 port_name "out" parent type "mult_36" parent index 0
		Pin 64 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 64 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 28 port_name "out"
				Input edge outputs
				pin number 64 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 64 port_name "OUT_cfg"
				Input edge outputs
				pin number 64 port_name "out" parent type "mult_36" parent index 0
		Pin 65 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 65 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 29 port_name "out"
				Input edge outputs
				pin number 65 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 65 port_name "OUT_cfg"
				Input edge outputs
				pin number 65 port_name "out" parent type "mult_36" parent index 0
		Pin 66 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 66 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 30 port_name "out"
				Input edge outputs
				pin number 66 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 66 port_name "OUT_cfg"
				Input edge outputs
				pin number 66 port_name "out" parent type "mult_36" parent index 0
		Pin 67 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 67 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 31 port_name "out"
				Input edge outputs
				pin number 67 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 67 port_name "OUT_cfg"
				Input edge outputs
				pin number 67 port_name "out" parent type "mult_36" parent index 0
		Pin 68 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 68 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 32 port_name "out"
				Input edge outputs
				pin number 68 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 68 port_name "OUT_cfg"
				Input edge outputs
				pin number 68 port_name "out" parent type "mult_36" parent index 0
		Pin 69 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 69 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 33 port_name "out"
				Input edge outputs
				pin number 69 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 69 port_name "OUT_cfg"
				Input edge outputs
				pin number 69 port_name "out" parent type "mult_36" parent index 0
		Pin 70 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 70 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 34 port_name "out"
				Input edge outputs
				pin number 70 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 70 port_name "OUT_cfg"
				Input edge outputs
				pin number 70 port_name "out" parent type "mult_36" parent index 0
		Pin 71 port name "out" num input edges 2 num output edges 0 parent type "mult_36" parent index 0
			pin class 71 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 35 port_name "out"
				Input edge outputs
				pin number 71 port_name "out" parent type "mult_36" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 71 port_name "OUT_cfg"
				Input edge outputs
				pin number 71 port_name "out" parent type "mult_36" parent index 0
	Clock Ports: total ports 0
		Input class 0: 1 pins, Input class 1: 1 pins, Input class 2: 1 pins, Input class 3: 1 pins, Input class 4: 1 pins, Input class 5: 1 pins, Input class 6: 1 pins, Input class 7: 1 pins, Input class 8: 1 pins, Input class 9: 1 pins, Input class 10: 1 pins, Input class 11: 1 pins, Input class 12: 1 pins, Input class 13: 1 pins, Input class 14: 1 pins, Input class 15: 1 pins, Input class 16: 1 pins, Input class 17: 1 pins, Input class 18: 1 pins, Input class 19: 1 pins, Input class 20: 1 pins, Input class 21: 1 pins, Input class 22: 1 pins, Input class 23: 1 pins, Input class 24: 1 pins, Input class 25: 1 pins, Input class 26: 1 pins, Input class 27: 1 pins, Input class 28: 1 pins, Input class 29: 1 pins, Input class 30: 1 pins, Input class 31: 1 pins, Input class 32: 1 pins, Input class 33: 1 pins, Input class 34: 1 pins, Input class 35: 1 pins, Input class 36: 1 pins, Input class 37: 1 pins, Input class 38: 1 pins, Input class 39: 1 pins, Input class 40: 1 pins, Input class 41: 1 pins, Input class 42: 1 pins, Input class 43: 1 pins, Input class 44: 1 pins, Input class 45: 1 pins, Input class 46: 1 pins, Input class 47: 1 pins, Input class 48: 1 pins, Input class 49: 1 pins, Input class 50: 1 pins, Input class 51: 1 pins, Input class 52: 1 pins, Input class 53: 1 pins, Input class 54: 1 pins, Input class 55: 1 pins, Input class 56: 1 pins, Input class 57: 1 pins, Input class 58: 1 pins, Input class 59: 1 pins, Input class 60: 1 pins, Input class 61: 1 pins, Input class 62: 1 pins, Input class 63: 1 pins, Input class 64: 1 pins, Input class 65: 1 pins, Input class 66: 1 pins, Input class 67: 1 pins, Input class 68: 1 pins, Input class 69: 1 pins, Input class 70: 1 pins, Input class 71: 1 pins, Input class 72: 0 pins, 
	Output class 0: 1 pins, Output class 1: 1 pins, Output class 2: 1 pins, Output class 3: 1 pins, Output class 4: 1 pins, Output class 5: 1 pins, Output class 6: 1 pins, Output class 7: 1 pins, Output class 8: 1 pins, Output class 9: 1 pins, Output class 10: 1 pins, Output class 11: 1 pins, Output class 12: 1 pins, Output class 13: 1 pins, Output class 14: 1 pins, Output class 15: 1 pins, Output class 16: 1 pins, Output class 17: 1 pins, Output class 18: 1 pins, Output class 19: 1 pins, Output class 20: 1 pins, Output class 21: 1 pins, Output class 22: 1 pins, Output class 23: 1 pins, Output class 24: 1 pins, Output class 25: 1 pins, Output class 26: 1 pins, Output class 27: 1 pins, Output class 28: 1 pins, Output class 29: 1 pins, Output class 30: 1 pins, Output class 31: 1 pins, Output class 32: 1 pins, Output class 33: 1 pins, Output class 34: 1 pins, Output class 35: 1 pins, Output class 36: 1 pins, Output class 37: 1 pins, Output class 38: 1 pins, Output class 39: 1 pins, Output class 40: 1 pins, Output class 41: 1 pins, Output class 42: 1 pins, Output class 43: 1 pins, Output class 44: 1 pins, Output class 45: 1 pins, Output class 46: 1 pins, Output class 47: 1 pins, Output class 48: 1 pins, Output class 49: 1 pins, Output class 50: 1 pins, Output class 51: 1 pins, Output class 52: 1 pins, Output class 53: 1 pins, Output class 54: 1 pins, Output class 55: 1 pins, Output class 56: 1 pins, Output class 57: 1 pins, Output class 58: 1 pins, Output class 59: 1 pins, Output class 60: 1 pins, Output class 61: 1 pins, Output class 62: 1 pins, Output class 63: 1 pins, Output class 64: 1 pins, Output class 65: 1 pins, Output class 66: 1 pins, Output class 67: 1 pins, Output class 68: 1 pins, Output class 69: 1 pins, Output class 70: 1 pins, Output class 71: 1 pins, Output class 72: 0 pins, 
	Children:
		Physical Block: type "divisible_mult_18x18"  index 0  num_children 2
			Parent Block: type "mult_36" index 0 
		Input Ports: total ports 2
				Port "a": num_pins 18 type 0 parent name "divisible_mult_18x18"
			Pin 0 port name "a" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 0
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "a"
					Input edge outputs
					pin number 0 port_name "a" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "a"
					Output edge outputs
					pin number 0 port_name "A_cfg" parent type "mult_9x9_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "a"
					Output edge outputs
					pin number 0 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 1 port name "a" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 0
				pin class 1 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "a"
					Input edge outputs
					pin number 1 port_name "a" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "a"
					Output edge outputs
					pin number 1 port_name "A_cfg" parent type "mult_9x9_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "a"
					Output edge outputs
					pin number 1 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 2 port name "a" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 0
				pin class 2 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "a"
					Input edge outputs
					pin number 2 port_name "a" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "a"
					Output edge outputs
					pin number 2 port_name "A_cfg" parent type "mult_9x9_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "a"
					Output edge outputs
					pin number 2 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 3 port name "a" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 0
				pin class 3 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "a"
					Input edge outputs
					pin number 3 port_name "a" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "a"
					Output edge outputs
					pin number 3 port_name "A_cfg" parent type "mult_9x9_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "a"
					Output edge outputs
					pin number 3 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 4 port name "a" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 0
				pin class 4 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "a"
					Input edge outputs
					pin number 4 port_name "a" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "a"
					Output edge outputs
					pin number 4 port_name "A_cfg" parent type "mult_9x9_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "a"
					Output edge outputs
					pin number 4 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 5 port name "a" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 0
				pin class 5 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "a"
					Input edge outputs
					pin number 5 port_name "a" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "a"
					Output edge outputs
					pin number 5 port_name "A_cfg" parent type "mult_9x9_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "a"
					Output edge outputs
					pin number 5 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 6 port name "a" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 0
				pin class 6 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "a"
					Input edge outputs
					pin number 6 port_name "a" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "a"
					Output edge outputs
					pin number 6 port_name "A_cfg" parent type "mult_9x9_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "a"
					Output edge outputs
					pin number 6 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 7 port name "a" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 0
				pin class 7 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "a"
					Input edge outputs
					pin number 7 port_name "a" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "a"
					Output edge outputs
					pin number 7 port_name "A_cfg" parent type "mult_9x9_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "a"
					Output edge outputs
					pin number 7 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 8 port name "a" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 0
				pin class 8 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "a"
					Input edge outputs
					pin number 8 port_name "a" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "a"
					Output edge outputs
					pin number 8 port_name "A_cfg" parent type "mult_9x9_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "a"
					Output edge outputs
					pin number 8 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 9 port name "a" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 0
				pin class 18 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "a"
					Input edge outputs
					pin number 9 port_name "a" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "a"
					Output edge outputs
					pin number 0 port_name "A_cfg" parent type "mult_9x9_slice" parent index 1
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "a"
					Output edge outputs
					pin number 9 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 10 port name "a" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 0
				pin class 19 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "a"
					Input edge outputs
					pin number 10 port_name "a" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "a"
					Output edge outputs
					pin number 1 port_name "A_cfg" parent type "mult_9x9_slice" parent index 1
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "a"
					Output edge outputs
					pin number 10 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 11 port name "a" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 0
				pin class 20 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "a"
					Input edge outputs
					pin number 11 port_name "a" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 11 port_name "a"
					Output edge outputs
					pin number 2 port_name "A_cfg" parent type "mult_9x9_slice" parent index 1
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 11 port_name "a"
					Output edge outputs
					pin number 11 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 12 port name "a" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 0
				pin class 21 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "a"
					Input edge outputs
					pin number 12 port_name "a" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 12 port_name "a"
					Output edge outputs
					pin number 3 port_name "A_cfg" parent type "mult_9x9_slice" parent index 1
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 12 port_name "a"
					Output edge outputs
					pin number 12 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 13 port name "a" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 0
				pin class 22 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "a"
					Input edge outputs
					pin number 13 port_name "a" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 13 port_name "a"
					Output edge outputs
					pin number 4 port_name "A_cfg" parent type "mult_9x9_slice" parent index 1
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 13 port_name "a"
					Output edge outputs
					pin number 13 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 14 port name "a" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 0
				pin class 23 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "a"
					Input edge outputs
					pin number 14 port_name "a" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 14 port_name "a"
					Output edge outputs
					pin number 5 port_name "A_cfg" parent type "mult_9x9_slice" parent index 1
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 14 port_name "a"
					Output edge outputs
					pin number 14 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 15 port name "a" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 0
				pin class 24 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "a"
					Input edge outputs
					pin number 15 port_name "a" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 15 port_name "a"
					Output edge outputs
					pin number 6 port_name "A_cfg" parent type "mult_9x9_slice" parent index 1
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 15 port_name "a"
					Output edge outputs
					pin number 15 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 16 port name "a" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 0
				pin class 25 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "a"
					Input edge outputs
					pin number 16 port_name "a" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 16 port_name "a"
					Output edge outputs
					pin number 7 port_name "A_cfg" parent type "mult_9x9_slice" parent index 1
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 16 port_name "a"
					Output edge outputs
					pin number 16 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 17 port name "a" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 0
				pin class 26 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "a"
					Input edge outputs
					pin number 17 port_name "a" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 17 port_name "a"
					Output edge outputs
					pin number 8 port_name "A_cfg" parent type "mult_9x9_slice" parent index 1
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 17 port_name "a"
					Output edge outputs
					pin number 17 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
		Port "b": num_pins 18 type 0 parent name "divisible_mult_18x18"
			Pin 0 port name "b" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 0
				pin class 9 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "b"
					Input edge outputs
					pin number 0 port_name "b" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "b"
					Output edge outputs
					pin number 0 port_name "B_cfg" parent type "mult_9x9_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "b"
					Output edge outputs
					pin number 0 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 1 port name "b" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 0
				pin class 10 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "b"
					Input edge outputs
					pin number 1 port_name "b" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "b"
					Output edge outputs
					pin number 1 port_name "B_cfg" parent type "mult_9x9_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "b"
					Output edge outputs
					pin number 1 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 2 port name "b" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 0
				pin class 11 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "b"
					Input edge outputs
					pin number 2 port_name "b" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "b"
					Output edge outputs
					pin number 2 port_name "B_cfg" parent type "mult_9x9_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "b"
					Output edge outputs
					pin number 2 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 3 port name "b" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 0
				pin class 12 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "b"
					Input edge outputs
					pin number 3 port_name "b" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "b"
					Output edge outputs
					pin number 3 port_name "B_cfg" parent type "mult_9x9_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "b"
					Output edge outputs
					pin number 3 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 4 port name "b" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 0
				pin class 13 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "b"
					Input edge outputs
					pin number 4 port_name "b" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "b"
					Output edge outputs
					pin number 4 port_name "B_cfg" parent type "mult_9x9_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "b"
					Output edge outputs
					pin number 4 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 5 port name "b" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 0
				pin class 14 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "b"
					Input edge outputs
					pin number 5 port_name "b" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "b"
					Output edge outputs
					pin number 5 port_name "B_cfg" parent type "mult_9x9_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "b"
					Output edge outputs
					pin number 5 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 6 port name "b" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 0
				pin class 15 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "b"
					Input edge outputs
					pin number 6 port_name "b" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "b"
					Output edge outputs
					pin number 6 port_name "B_cfg" parent type "mult_9x9_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "b"
					Output edge outputs
					pin number 6 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 7 port name "b" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 0
				pin class 16 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "b"
					Input edge outputs
					pin number 7 port_name "b" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "b"
					Output edge outputs
					pin number 7 port_name "B_cfg" parent type "mult_9x9_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "b"
					Output edge outputs
					pin number 7 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 8 port name "b" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 0
				pin class 17 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "b"
					Input edge outputs
					pin number 8 port_name "b" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "b"
					Output edge outputs
					pin number 8 port_name "B_cfg" parent type "mult_9x9_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "b"
					Output edge outputs
					pin number 8 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 9 port name "b" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 0
				pin class 27 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "b"
					Input edge outputs
					pin number 9 port_name "b" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "b"
					Output edge outputs
					pin number 0 port_name "B_cfg" parent type "mult_9x9_slice" parent index 1
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "b"
					Output edge outputs
					pin number 9 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 10 port name "b" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 0
				pin class 28 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "b"
					Input edge outputs
					pin number 10 port_name "b" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "b"
					Output edge outputs
					pin number 1 port_name "B_cfg" parent type "mult_9x9_slice" parent index 1
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "b"
					Output edge outputs
					pin number 10 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 11 port name "b" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 0
				pin class 29 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "b"
					Input edge outputs
					pin number 11 port_name "b" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 11 port_name "b"
					Output edge outputs
					pin number 2 port_name "B_cfg" parent type "mult_9x9_slice" parent index 1
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 11 port_name "b"
					Output edge outputs
					pin number 11 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 12 port name "b" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 0
				pin class 30 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "b"
					Input edge outputs
					pin number 12 port_name "b" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 12 port_name "b"
					Output edge outputs
					pin number 3 port_name "B_cfg" parent type "mult_9x9_slice" parent index 1
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 12 port_name "b"
					Output edge outputs
					pin number 12 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 13 port name "b" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 0
				pin class 31 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "b"
					Input edge outputs
					pin number 13 port_name "b" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 13 port_name "b"
					Output edge outputs
					pin number 4 port_name "B_cfg" parent type "mult_9x9_slice" parent index 1
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 13 port_name "b"
					Output edge outputs
					pin number 13 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 14 port name "b" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 0
				pin class 32 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "b"
					Input edge outputs
					pin number 14 port_name "b" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 14 port_name "b"
					Output edge outputs
					pin number 5 port_name "B_cfg" parent type "mult_9x9_slice" parent index 1
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 14 port_name "b"
					Output edge outputs
					pin number 14 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 15 port name "b" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 0
				pin class 33 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "b"
					Input edge outputs
					pin number 15 port_name "b" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 15 port_name "b"
					Output edge outputs
					pin number 6 port_name "B_cfg" parent type "mult_9x9_slice" parent index 1
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 15 port_name "b"
					Output edge outputs
					pin number 15 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 16 port name "b" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 0
				pin class 34 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "b"
					Input edge outputs
					pin number 16 port_name "b" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 16 port_name "b"
					Output edge outputs
					pin number 7 port_name "B_cfg" parent type "mult_9x9_slice" parent index 1
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 16 port_name "b"
					Output edge outputs
					pin number 16 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 17 port name "b" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 0
				pin class 35 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "b"
					Input edge outputs
					pin number 17 port_name "b" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 17 port_name "b"
					Output edge outputs
					pin number 8 port_name "B_cfg" parent type "mult_9x9_slice" parent index 1
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 17 port_name "b"
					Output edge outputs
					pin number 17 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
		Output Ports: total ports 1
				Port "out": num_pins 36 type 1 parent name "divisible_mult_18x18"
			Pin 0 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 0
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "OUT_cfg"
					Input edge outputs
					pin number 0 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "OUT_cfg"
					Input edge outputs
					pin number 0 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "out" parent type "mult_36" parent index 0
			Pin 1 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 0
				pin class 1 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "OUT_cfg"
					Input edge outputs
					pin number 1 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "OUT_cfg"
					Input edge outputs
					pin number 1 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "out"
					Output edge outputs
					pin number 1 port_name "out" parent type "mult_36" parent index 0
			Pin 2 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 0
				pin class 2 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "OUT_cfg"
					Input edge outputs
					pin number 2 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "OUT_cfg"
					Input edge outputs
					pin number 2 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "out"
					Output edge outputs
					pin number 2 port_name "out" parent type "mult_36" parent index 0
			Pin 3 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 0
				pin class 3 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "OUT_cfg"
					Input edge outputs
					pin number 3 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "OUT_cfg"
					Input edge outputs
					pin number 3 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "out"
					Output edge outputs
					pin number 3 port_name "out" parent type "mult_36" parent index 0
			Pin 4 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 0
				pin class 4 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "OUT_cfg"
					Input edge outputs
					pin number 4 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "OUT_cfg"
					Input edge outputs
					pin number 4 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "out"
					Output edge outputs
					pin number 4 port_name "out" parent type "mult_36" parent index 0
			Pin 5 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 0
				pin class 5 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "OUT_cfg"
					Input edge outputs
					pin number 5 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "OUT_cfg"
					Input edge outputs
					pin number 5 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "out"
					Output edge outputs
					pin number 5 port_name "out" parent type "mult_36" parent index 0
			Pin 6 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 0
				pin class 6 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "OUT_cfg"
					Input edge outputs
					pin number 6 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "OUT_cfg"
					Input edge outputs
					pin number 6 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "out"
					Output edge outputs
					pin number 6 port_name "out" parent type "mult_36" parent index 0
			Pin 7 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 0
				pin class 7 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "OUT_cfg"
					Input edge outputs
					pin number 7 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "OUT_cfg"
					Input edge outputs
					pin number 7 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "out"
					Output edge outputs
					pin number 7 port_name "out" parent type "mult_36" parent index 0
			Pin 8 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 0
				pin class 8 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "OUT_cfg"
					Input edge outputs
					pin number 8 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "OUT_cfg"
					Input edge outputs
					pin number 8 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "out"
					Output edge outputs
					pin number 8 port_name "out" parent type "mult_36" parent index 0
			Pin 9 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 0
				pin class 9 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "OUT_cfg"
					Input edge outputs
					pin number 9 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "OUT_cfg"
					Input edge outputs
					pin number 9 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "out"
					Output edge outputs
					pin number 9 port_name "out" parent type "mult_36" parent index 0
			Pin 10 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 0
				pin class 10 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "OUT_cfg"
					Input edge outputs
					pin number 10 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "OUT_cfg"
					Input edge outputs
					pin number 10 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "out"
					Output edge outputs
					pin number 10 port_name "out" parent type "mult_36" parent index 0
			Pin 11 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 0
				pin class 11 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "OUT_cfg"
					Input edge outputs
					pin number 11 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "OUT_cfg"
					Input edge outputs
					pin number 11 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 11 port_name "out"
					Output edge outputs
					pin number 11 port_name "out" parent type "mult_36" parent index 0
			Pin 12 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 0
				pin class 12 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "OUT_cfg"
					Input edge outputs
					pin number 12 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "OUT_cfg"
					Input edge outputs
					pin number 12 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 12 port_name "out"
					Output edge outputs
					pin number 12 port_name "out" parent type "mult_36" parent index 0
			Pin 13 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 0
				pin class 13 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "OUT_cfg"
					Input edge outputs
					pin number 13 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "OUT_cfg"
					Input edge outputs
					pin number 13 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 13 port_name "out"
					Output edge outputs
					pin number 13 port_name "out" parent type "mult_36" parent index 0
			Pin 14 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 0
				pin class 14 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "OUT_cfg"
					Input edge outputs
					pin number 14 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "OUT_cfg"
					Input edge outputs
					pin number 14 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 14 port_name "out"
					Output edge outputs
					pin number 14 port_name "out" parent type "mult_36" parent index 0
			Pin 15 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 0
				pin class 15 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "OUT_cfg"
					Input edge outputs
					pin number 15 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "OUT_cfg"
					Input edge outputs
					pin number 15 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 15 port_name "out"
					Output edge outputs
					pin number 15 port_name "out" parent type "mult_36" parent index 0
			Pin 16 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 0
				pin class 16 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "OUT_cfg"
					Input edge outputs
					pin number 16 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "OUT_cfg"
					Input edge outputs
					pin number 16 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 16 port_name "out"
					Output edge outputs
					pin number 16 port_name "out" parent type "mult_36" parent index 0
			Pin 17 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 0
				pin class 17 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "OUT_cfg"
					Input edge outputs
					pin number 17 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "OUT_cfg"
					Input edge outputs
					pin number 17 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 17 port_name "out"
					Output edge outputs
					pin number 17 port_name "out" parent type "mult_36" parent index 0
			Pin 18 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 0
				pin class 18 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "OUT_cfg"
					Input edge outputs
					pin number 18 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "OUT_cfg"
					Input edge outputs
					pin number 18 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 18 port_name "out"
					Output edge outputs
					pin number 18 port_name "out" parent type "mult_36" parent index 0
			Pin 19 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 0
				pin class 19 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "OUT_cfg"
					Input edge outputs
					pin number 19 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "OUT_cfg"
					Input edge outputs
					pin number 19 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 19 port_name "out"
					Output edge outputs
					pin number 19 port_name "out" parent type "mult_36" parent index 0
			Pin 20 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 0
				pin class 20 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "OUT_cfg"
					Input edge outputs
					pin number 20 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "OUT_cfg"
					Input edge outputs
					pin number 20 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 20 port_name "out"
					Output edge outputs
					pin number 20 port_name "out" parent type "mult_36" parent index 0
			Pin 21 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 0
				pin class 21 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "OUT_cfg"
					Input edge outputs
					pin number 21 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "OUT_cfg"
					Input edge outputs
					pin number 21 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 21 port_name "out"
					Output edge outputs
					pin number 21 port_name "out" parent type "mult_36" parent index 0
			Pin 22 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 0
				pin class 22 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "OUT_cfg"
					Input edge outputs
					pin number 22 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "OUT_cfg"
					Input edge outputs
					pin number 22 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 22 port_name "out"
					Output edge outputs
					pin number 22 port_name "out" parent type "mult_36" parent index 0
			Pin 23 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 0
				pin class 23 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "OUT_cfg"
					Input edge outputs
					pin number 23 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "OUT_cfg"
					Input edge outputs
					pin number 23 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 23 port_name "out"
					Output edge outputs
					pin number 23 port_name "out" parent type "mult_36" parent index 0
			Pin 24 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 0
				pin class 24 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "OUT_cfg"
					Input edge outputs
					pin number 24 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "OUT_cfg"
					Input edge outputs
					pin number 24 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 24 port_name "out"
					Output edge outputs
					pin number 24 port_name "out" parent type "mult_36" parent index 0
			Pin 25 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 0
				pin class 25 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "OUT_cfg"
					Input edge outputs
					pin number 25 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "OUT_cfg"
					Input edge outputs
					pin number 25 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 25 port_name "out"
					Output edge outputs
					pin number 25 port_name "out" parent type "mult_36" parent index 0
			Pin 26 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 0
				pin class 26 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "OUT_cfg"
					Input edge outputs
					pin number 26 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "OUT_cfg"
					Input edge outputs
					pin number 26 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 26 port_name "out"
					Output edge outputs
					pin number 26 port_name "out" parent type "mult_36" parent index 0
			Pin 27 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 0
				pin class 27 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "OUT_cfg"
					Input edge outputs
					pin number 27 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "OUT_cfg"
					Input edge outputs
					pin number 27 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 27 port_name "out"
					Output edge outputs
					pin number 27 port_name "out" parent type "mult_36" parent index 0
			Pin 28 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 0
				pin class 28 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "OUT_cfg"
					Input edge outputs
					pin number 28 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "OUT_cfg"
					Input edge outputs
					pin number 28 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 28 port_name "out"
					Output edge outputs
					pin number 28 port_name "out" parent type "mult_36" parent index 0
			Pin 29 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 0
				pin class 29 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "OUT_cfg"
					Input edge outputs
					pin number 29 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "OUT_cfg"
					Input edge outputs
					pin number 29 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 29 port_name "out"
					Output edge outputs
					pin number 29 port_name "out" parent type "mult_36" parent index 0
			Pin 30 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 0
				pin class 30 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "OUT_cfg"
					Input edge outputs
					pin number 30 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "OUT_cfg"
					Input edge outputs
					pin number 30 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 30 port_name "out"
					Output edge outputs
					pin number 30 port_name "out" parent type "mult_36" parent index 0
			Pin 31 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 0
				pin class 31 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "OUT_cfg"
					Input edge outputs
					pin number 31 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "OUT_cfg"
					Input edge outputs
					pin number 31 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 31 port_name "out"
					Output edge outputs
					pin number 31 port_name "out" parent type "mult_36" parent index 0
			Pin 32 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 0
				pin class 32 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "OUT_cfg"
					Input edge outputs
					pin number 32 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "OUT_cfg"
					Input edge outputs
					pin number 32 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 32 port_name "out"
					Output edge outputs
					pin number 32 port_name "out" parent type "mult_36" parent index 0
			Pin 33 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 0
				pin class 33 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "OUT_cfg"
					Input edge outputs
					pin number 33 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "OUT_cfg"
					Input edge outputs
					pin number 33 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 33 port_name "out"
					Output edge outputs
					pin number 33 port_name "out" parent type "mult_36" parent index 0
			Pin 34 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 0
				pin class 34 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "OUT_cfg"
					Input edge outputs
					pin number 34 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "OUT_cfg"
					Input edge outputs
					pin number 34 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 34 port_name "out"
					Output edge outputs
					pin number 34 port_name "out" parent type "mult_36" parent index 0
			Pin 35 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 0
				pin class 35 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "OUT_cfg"
					Input edge outputs
					pin number 35 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "OUT_cfg"
					Input edge outputs
					pin number 35 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 35 port_name "out"
					Output edge outputs
					pin number 35 port_name "out" parent type "mult_36" parent index 0
		Clock Ports: total ports 0
				Input class 0: 1 pins, Input class 1: 1 pins, Input class 2: 1 pins, Input class 3: 1 pins, Input class 4: 1 pins, Input class 5: 1 pins, Input class 6: 1 pins, Input class 7: 1 pins, Input class 8: 1 pins, Input class 9: 1 pins, Input class 10: 1 pins, Input class 11: 1 pins, Input class 12: 1 pins, Input class 13: 1 pins, Input class 14: 1 pins, Input class 15: 1 pins, Input class 16: 1 pins, Input class 17: 1 pins, Input class 18: 1 pins, Input class 19: 1 pins, Input class 20: 1 pins, Input class 21: 1 pins, Input class 22: 1 pins, Input class 23: 1 pins, Input class 24: 1 pins, Input class 25: 1 pins, Input class 26: 1 pins, Input class 27: 1 pins, Input class 28: 1 pins, Input class 29: 1 pins, Input class 30: 1 pins, Input class 31: 1 pins, Input class 32: 1 pins, Input class 33: 1 pins, Input class 34: 1 pins, Input class 35: 1 pins, Input class 36: 0 pins, 
		Output class 0: 1 pins, Output class 1: 1 pins, Output class 2: 1 pins, Output class 3: 1 pins, Output class 4: 1 pins, Output class 5: 1 pins, Output class 6: 1 pins, Output class 7: 1 pins, Output class 8: 1 pins, Output class 9: 1 pins, Output class 10: 1 pins, Output class 11: 1 pins, Output class 12: 1 pins, Output class 13: 1 pins, Output class 14: 1 pins, Output class 15: 1 pins, Output class 16: 1 pins, Output class 17: 1 pins, Output class 18: 1 pins, Output class 19: 1 pins, Output class 20: 1 pins, Output class 21: 1 pins, Output class 22: 1 pins, Output class 23: 1 pins, Output class 24: 1 pins, Output class 25: 1 pins, Output class 26: 1 pins, Output class 27: 1 pins, Output class 28: 1 pins, Output class 29: 1 pins, Output class 30: 1 pins, Output class 31: 1 pins, Output class 32: 1 pins, Output class 33: 1 pins, Output class 34: 1 pins, Output class 35: 1 pins, Output class 36: 0 pins, 
		Children:
			Physical Block: type "mult_9x9_slice"  index 0  num_children 2
				Parent Block: type "divisible_mult_18x18" index 0 
			Input Ports: total ports 2
						Port "A_cfg": num_pins 9 type 0 parent name "mult_9x9_slice"
				Pin 0 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "a"
						Input edge outputs
						pin number 0 port_name "A_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "A_cfg"
						Output edge outputs
						pin number 0 port_name "a" parent type "mult_9x9" parent index 0
				Pin 1 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 1 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "a"
						Input edge outputs
						pin number 1 port_name "A_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 1 port_name "A_cfg"
						Output edge outputs
						pin number 1 port_name "a" parent type "mult_9x9" parent index 0
				Pin 2 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 2 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "a"
						Input edge outputs
						pin number 2 port_name "A_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 2 port_name "A_cfg"
						Output edge outputs
						pin number 2 port_name "a" parent type "mult_9x9" parent index 0
				Pin 3 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 3 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "a"
						Input edge outputs
						pin number 3 port_name "A_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 3 port_name "A_cfg"
						Output edge outputs
						pin number 3 port_name "a" parent type "mult_9x9" parent index 0
				Pin 4 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 4 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "a"
						Input edge outputs
						pin number 4 port_name "A_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 4 port_name "A_cfg"
						Output edge outputs
						pin number 4 port_name "a" parent type "mult_9x9" parent index 0
				Pin 5 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 5 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "a"
						Input edge outputs
						pin number 5 port_name "A_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 5 port_name "A_cfg"
						Output edge outputs
						pin number 5 port_name "a" parent type "mult_9x9" parent index 0
				Pin 6 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 6 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "a"
						Input edge outputs
						pin number 6 port_name "A_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 6 port_name "A_cfg"
						Output edge outputs
						pin number 6 port_name "a" parent type "mult_9x9" parent index 0
				Pin 7 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 7 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "a"
						Input edge outputs
						pin number 7 port_name "A_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 7 port_name "A_cfg"
						Output edge outputs
						pin number 7 port_name "a" parent type "mult_9x9" parent index 0
				Pin 8 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 8 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "a"
						Input edge outputs
						pin number 8 port_name "A_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 8 port_name "A_cfg"
						Output edge outputs
						pin number 8 port_name "a" parent type "mult_9x9" parent index 0
			Port "B_cfg": num_pins 9 type 0 parent name "mult_9x9_slice"
				Pin 0 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 9 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "b"
						Input edge outputs
						pin number 0 port_name "B_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "B_cfg"
						Output edge outputs
						pin number 0 port_name "b" parent type "mult_9x9" parent index 0
				Pin 1 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 10 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "b"
						Input edge outputs
						pin number 1 port_name "B_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 1 port_name "B_cfg"
						Output edge outputs
						pin number 1 port_name "b" parent type "mult_9x9" parent index 0
				Pin 2 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 11 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "b"
						Input edge outputs
						pin number 2 port_name "B_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 2 port_name "B_cfg"
						Output edge outputs
						pin number 2 port_name "b" parent type "mult_9x9" parent index 0
				Pin 3 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 12 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "b"
						Input edge outputs
						pin number 3 port_name "B_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 3 port_name "B_cfg"
						Output edge outputs
						pin number 3 port_name "b" parent type "mult_9x9" parent index 0
				Pin 4 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 13 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "b"
						Input edge outputs
						pin number 4 port_name "B_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 4 port_name "B_cfg"
						Output edge outputs
						pin number 4 port_name "b" parent type "mult_9x9" parent index 0
				Pin 5 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 14 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "b"
						Input edge outputs
						pin number 5 port_name "B_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 5 port_name "B_cfg"
						Output edge outputs
						pin number 5 port_name "b" parent type "mult_9x9" parent index 0
				Pin 6 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 15 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "b"
						Input edge outputs
						pin number 6 port_name "B_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 6 port_name "B_cfg"
						Output edge outputs
						pin number 6 port_name "b" parent type "mult_9x9" parent index 0
				Pin 7 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 16 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "b"
						Input edge outputs
						pin number 7 port_name "B_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 7 port_name "B_cfg"
						Output edge outputs
						pin number 7 port_name "b" parent type "mult_9x9" parent index 0
				Pin 8 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 17 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "b"
						Input edge outputs
						pin number 8 port_name "B_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 8 port_name "B_cfg"
						Output edge outputs
						pin number 8 port_name "b" parent type "mult_9x9" parent index 0
			Output Ports: total ports 1
						Port "OUT_cfg": num_pins 18 type 1 parent name "mult_9x9_slice"
				Pin 0 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "out"
						Input edge outputs
						pin number 0 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "OUT_cfg"
						Output edge outputs
						pin number 0 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 1 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 1 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "out"
						Input edge outputs
						pin number 1 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 1 port_name "OUT_cfg"
						Output edge outputs
						pin number 1 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 2 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 2 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "out"
						Input edge outputs
						pin number 2 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 2 port_name "OUT_cfg"
						Output edge outputs
						pin number 2 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 3 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 3 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "out"
						Input edge outputs
						pin number 3 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 3 port_name "OUT_cfg"
						Output edge outputs
						pin number 3 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 4 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 4 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "out"
						Input edge outputs
						pin number 4 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 4 port_name "OUT_cfg"
						Output edge outputs
						pin number 4 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 5 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 5 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "out"
						Input edge outputs
						pin number 5 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 5 port_name "OUT_cfg"
						Output edge outputs
						pin number 5 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 6 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 6 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "out"
						Input edge outputs
						pin number 6 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 6 port_name "OUT_cfg"
						Output edge outputs
						pin number 6 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 7 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 7 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "out"
						Input edge outputs
						pin number 7 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 7 port_name "OUT_cfg"
						Output edge outputs
						pin number 7 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 8 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 8 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "out"
						Input edge outputs
						pin number 8 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 8 port_name "OUT_cfg"
						Output edge outputs
						pin number 8 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 9 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 9 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "out"
						Input edge outputs
						pin number 9 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 9 port_name "OUT_cfg"
						Output edge outputs
						pin number 9 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 10 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 10 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "out"
						Input edge outputs
						pin number 10 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 10 port_name "OUT_cfg"
						Output edge outputs
						pin number 10 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 11 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 11 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 11 port_name "out"
						Input edge outputs
						pin number 11 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 11 port_name "OUT_cfg"
						Output edge outputs
						pin number 11 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 12 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 12 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 12 port_name "out"
						Input edge outputs
						pin number 12 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 12 port_name "OUT_cfg"
						Output edge outputs
						pin number 12 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 13 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 13 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 13 port_name "out"
						Input edge outputs
						pin number 13 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 13 port_name "OUT_cfg"
						Output edge outputs
						pin number 13 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 14 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 14 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 14 port_name "out"
						Input edge outputs
						pin number 14 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 14 port_name "OUT_cfg"
						Output edge outputs
						pin number 14 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 15 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 15 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 15 port_name "out"
						Input edge outputs
						pin number 15 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 15 port_name "OUT_cfg"
						Output edge outputs
						pin number 15 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 16 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 16 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 16 port_name "out"
						Input edge outputs
						pin number 16 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 16 port_name "OUT_cfg"
						Output edge outputs
						pin number 16 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 17 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 17 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 17 port_name "out"
						Input edge outputs
						pin number 17 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 17 port_name "OUT_cfg"
						Output edge outputs
						pin number 17 port_name "out" parent type "divisible_mult_18x18" parent index 0
			Clock Ports: total ports 0
						Input class 0: 1 pins, Input class 1: 1 pins, Input class 2: 1 pins, Input class 3: 1 pins, Input class 4: 1 pins, Input class 5: 1 pins, Input class 6: 1 pins, Input class 7: 1 pins, Input class 8: 1 pins, Input class 9: 1 pins, Input class 10: 1 pins, Input class 11: 1 pins, Input class 12: 1 pins, Input class 13: 1 pins, Input class 14: 1 pins, Input class 15: 1 pins, Input class 16: 1 pins, Input class 17: 1 pins, Input class 18: 0 pins, 
			Output class 0: 1 pins, Output class 1: 1 pins, Output class 2: 1 pins, Output class 3: 1 pins, Output class 4: 1 pins, Output class 5: 1 pins, Output class 6: 1 pins, Output class 7: 1 pins, Output class 8: 1 pins, Output class 9: 1 pins, Output class 10: 1 pins, Output class 11: 1 pins, Output class 12: 1 pins, Output class 13: 1 pins, Output class 14: 1 pins, Output class 15: 1 pins, Output class 16: 1 pins, Output class 17: 1 pins, Output class 18: 0 pins, 
			Children:
				Physical Block: type "mult_9x9"  index 0  num_children 1
					Parent Block: type "mult_9x9_slice" index 0 
				Input Ports: total ports 2
								Port "a": num_pins 9 type 0 parent name "mult_9x9"
					Pin 0 port name "a" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 0), (1 0), (2 0), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "A_cfg"
							Input edge outputs
							pin number 0 port_name "a" parent type "mult_9x9" parent index 0
					Pin 1 port name "a" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 1), (1 1), (2 1), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 1 port_name "A_cfg"
							Input edge outputs
							pin number 1 port_name "a" parent type "mult_9x9" parent index 0
					Pin 2 port name "a" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 2), (1 2), (2 2), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 2 port_name "A_cfg"
							Input edge outputs
							pin number 2 port_name "a" parent type "mult_9x9" parent index 0
					Pin 3 port name "a" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 3), (1 3), (2 3), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 3 port_name "A_cfg"
							Input edge outputs
							pin number 3 port_name "a" parent type "mult_9x9" parent index 0
					Pin 4 port name "a" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 4), (1 4), (2 4), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 4 port_name "A_cfg"
							Input edge outputs
							pin number 4 port_name "a" parent type "mult_9x9" parent index 0
					Pin 5 port name "a" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 5), (1 5), (2 5), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 5 port_name "A_cfg"
							Input edge outputs
							pin number 5 port_name "a" parent type "mult_9x9" parent index 0
					Pin 6 port name "a" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 6), (1 6), (2 6), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 6 port_name "A_cfg"
							Input edge outputs
							pin number 6 port_name "a" parent type "mult_9x9" parent index 0
					Pin 7 port name "a" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 7), (1 7), (2 7), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 7 port_name "A_cfg"
							Input edge outputs
							pin number 7 port_name "a" parent type "mult_9x9" parent index 0
					Pin 8 port name "a" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 8), (1 8), (2 8), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 8 port_name "A_cfg"
							Input edge outputs
							pin number 8 port_name "a" parent type "mult_9x9" parent index 0
				Port "b": num_pins 9 type 0 parent name "mult_9x9"
					Pin 0 port name "b" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 9), (1 9), (2 9), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "B_cfg"
							Input edge outputs
							pin number 0 port_name "b" parent type "mult_9x9" parent index 0
					Pin 1 port name "b" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 10), (1 10), (2 10), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 1 port_name "B_cfg"
							Input edge outputs
							pin number 1 port_name "b" parent type "mult_9x9" parent index 0
					Pin 2 port name "b" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 11), (1 11), (2 11), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 2 port_name "B_cfg"
							Input edge outputs
							pin number 2 port_name "b" parent type "mult_9x9" parent index 0
					Pin 3 port name "b" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 12), (1 12), (2 12), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 3 port_name "B_cfg"
							Input edge outputs
							pin number 3 port_name "b" parent type "mult_9x9" parent index 0
					Pin 4 port name "b" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 13), (1 13), (2 13), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 4 port_name "B_cfg"
							Input edge outputs
							pin number 4 port_name "b" parent type "mult_9x9" parent index 0
					Pin 5 port name "b" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 14), (1 14), (2 14), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 5 port_name "B_cfg"
							Input edge outputs
							pin number 5 port_name "b" parent type "mult_9x9" parent index 0
					Pin 6 port name "b" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 15), (1 15), (2 15), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 6 port_name "B_cfg"
							Input edge outputs
							pin number 6 port_name "b" parent type "mult_9x9" parent index 0
					Pin 7 port name "b" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 16), (1 16), (2 16), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 7 port_name "B_cfg"
							Input edge outputs
							pin number 7 port_name "b" parent type "mult_9x9" parent index 0
					Pin 8 port name "b" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 17), (1 17), (2 17), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 8 port_name "B_cfg"
							Input edge outputs
							pin number 8 port_name "b" parent type "mult_9x9" parent index 0
				Output Ports: total ports 1
								Port "out": num_pins 18 type 1 parent name "mult_9x9"
					Pin 0 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 0), (1 0), (2 0), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "out"
							Output edge outputs
							pin number 0 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Pin 1 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 1), (1 1), (2 1), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 1 port_name "out"
							Output edge outputs
							pin number 1 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Pin 2 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 2), (1 2), (2 2), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 2 port_name "out"
							Output edge outputs
							pin number 2 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Pin 3 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 3), (1 3), (2 3), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 3 port_name "out"
							Output edge outputs
							pin number 3 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Pin 4 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 4), (1 4), (2 4), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 4 port_name "out"
							Output edge outputs
							pin number 4 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Pin 5 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 5), (1 5), (2 5), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 5 port_name "out"
							Output edge outputs
							pin number 5 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Pin 6 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 6), (1 6), (2 6), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 6 port_name "out"
							Output edge outputs
							pin number 6 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Pin 7 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 7), (1 7), (2 7), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 7 port_name "out"
							Output edge outputs
							pin number 7 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Pin 8 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 8), (1 8), (2 8), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 8 port_name "out"
							Output edge outputs
							pin number 8 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Pin 9 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 9), (1 9), (2 9), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 9 port_name "out"
							Output edge outputs
							pin number 9 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Pin 10 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 10), (1 10), (2 10), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 10 port_name "out"
							Output edge outputs
							pin number 10 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Pin 11 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 11), (1 11), (2 11), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 11 port_name "out"
							Output edge outputs
							pin number 11 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Pin 12 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 12), (1 12), (2 12), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 12 port_name "out"
							Output edge outputs
							pin number 12 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Pin 13 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 13), (1 13), (2 13), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 13 port_name "out"
							Output edge outputs
							pin number 13 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Pin 14 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 14), (1 14), (2 14), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 14 port_name "out"
							Output edge outputs
							pin number 14 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Pin 15 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 15), (1 15), (2 15), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 15 port_name "out"
							Output edge outputs
							pin number 15 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Pin 16 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 16), (1 16), (2 16), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 16 port_name "out"
							Output edge outputs
							pin number 16 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Pin 17 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 17), (1 17), (2 17), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 17 port_name "out"
							Output edge outputs
							pin number 17 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
				Clock Ports: total ports 0
								
				
			Physical Block: type "mult_9x9_slice"  index 1  num_children 2
				Parent Block: type "divisible_mult_18x18" index 0 
			Input Ports: total ports 2
						Port "A_cfg": num_pins 9 type 0 parent name "mult_9x9_slice"
				Pin 0 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "a"
						Input edge outputs
						pin number 0 port_name "A_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "A_cfg"
						Output edge outputs
						pin number 0 port_name "a" parent type "mult_9x9" parent index 0
				Pin 1 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 1 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "a"
						Input edge outputs
						pin number 1 port_name "A_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 1 port_name "A_cfg"
						Output edge outputs
						pin number 1 port_name "a" parent type "mult_9x9" parent index 0
				Pin 2 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 2 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 11 port_name "a"
						Input edge outputs
						pin number 2 port_name "A_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 2 port_name "A_cfg"
						Output edge outputs
						pin number 2 port_name "a" parent type "mult_9x9" parent index 0
				Pin 3 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 3 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 12 port_name "a"
						Input edge outputs
						pin number 3 port_name "A_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 3 port_name "A_cfg"
						Output edge outputs
						pin number 3 port_name "a" parent type "mult_9x9" parent index 0
				Pin 4 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 4 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 13 port_name "a"
						Input edge outputs
						pin number 4 port_name "A_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 4 port_name "A_cfg"
						Output edge outputs
						pin number 4 port_name "a" parent type "mult_9x9" parent index 0
				Pin 5 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 5 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 14 port_name "a"
						Input edge outputs
						pin number 5 port_name "A_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 5 port_name "A_cfg"
						Output edge outputs
						pin number 5 port_name "a" parent type "mult_9x9" parent index 0
				Pin 6 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 6 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 15 port_name "a"
						Input edge outputs
						pin number 6 port_name "A_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 6 port_name "A_cfg"
						Output edge outputs
						pin number 6 port_name "a" parent type "mult_9x9" parent index 0
				Pin 7 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 7 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 16 port_name "a"
						Input edge outputs
						pin number 7 port_name "A_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 7 port_name "A_cfg"
						Output edge outputs
						pin number 7 port_name "a" parent type "mult_9x9" parent index 0
				Pin 8 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 8 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 17 port_name "a"
						Input edge outputs
						pin number 8 port_name "A_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 8 port_name "A_cfg"
						Output edge outputs
						pin number 8 port_name "a" parent type "mult_9x9" parent index 0
			Port "B_cfg": num_pins 9 type 0 parent name "mult_9x9_slice"
				Pin 0 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 9 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "b"
						Input edge outputs
						pin number 0 port_name "B_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "B_cfg"
						Output edge outputs
						pin number 0 port_name "b" parent type "mult_9x9" parent index 0
				Pin 1 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 10 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "b"
						Input edge outputs
						pin number 1 port_name "B_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 1 port_name "B_cfg"
						Output edge outputs
						pin number 1 port_name "b" parent type "mult_9x9" parent index 0
				Pin 2 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 11 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 11 port_name "b"
						Input edge outputs
						pin number 2 port_name "B_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 2 port_name "B_cfg"
						Output edge outputs
						pin number 2 port_name "b" parent type "mult_9x9" parent index 0
				Pin 3 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 12 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 12 port_name "b"
						Input edge outputs
						pin number 3 port_name "B_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 3 port_name "B_cfg"
						Output edge outputs
						pin number 3 port_name "b" parent type "mult_9x9" parent index 0
				Pin 4 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 13 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 13 port_name "b"
						Input edge outputs
						pin number 4 port_name "B_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 4 port_name "B_cfg"
						Output edge outputs
						pin number 4 port_name "b" parent type "mult_9x9" parent index 0
				Pin 5 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 14 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 14 port_name "b"
						Input edge outputs
						pin number 5 port_name "B_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 5 port_name "B_cfg"
						Output edge outputs
						pin number 5 port_name "b" parent type "mult_9x9" parent index 0
				Pin 6 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 15 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 15 port_name "b"
						Input edge outputs
						pin number 6 port_name "B_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 6 port_name "B_cfg"
						Output edge outputs
						pin number 6 port_name "b" parent type "mult_9x9" parent index 0
				Pin 7 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 16 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 16 port_name "b"
						Input edge outputs
						pin number 7 port_name "B_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 7 port_name "B_cfg"
						Output edge outputs
						pin number 7 port_name "b" parent type "mult_9x9" parent index 0
				Pin 8 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 17 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 17 port_name "b"
						Input edge outputs
						pin number 8 port_name "B_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 8 port_name "B_cfg"
						Output edge outputs
						pin number 8 port_name "b" parent type "mult_9x9" parent index 0
			Output Ports: total ports 1
						Port "OUT_cfg": num_pins 18 type 1 parent name "mult_9x9_slice"
				Pin 0 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "out"
						Input edge outputs
						pin number 0 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "OUT_cfg"
						Output edge outputs
						pin number 18 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 1 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 1 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "out"
						Input edge outputs
						pin number 1 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 1 port_name "OUT_cfg"
						Output edge outputs
						pin number 19 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 2 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 2 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "out"
						Input edge outputs
						pin number 2 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 2 port_name "OUT_cfg"
						Output edge outputs
						pin number 20 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 3 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 3 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "out"
						Input edge outputs
						pin number 3 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 3 port_name "OUT_cfg"
						Output edge outputs
						pin number 21 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 4 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 4 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "out"
						Input edge outputs
						pin number 4 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 4 port_name "OUT_cfg"
						Output edge outputs
						pin number 22 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 5 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 5 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "out"
						Input edge outputs
						pin number 5 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 5 port_name "OUT_cfg"
						Output edge outputs
						pin number 23 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 6 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 6 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "out"
						Input edge outputs
						pin number 6 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 6 port_name "OUT_cfg"
						Output edge outputs
						pin number 24 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 7 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 7 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "out"
						Input edge outputs
						pin number 7 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 7 port_name "OUT_cfg"
						Output edge outputs
						pin number 25 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 8 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 8 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "out"
						Input edge outputs
						pin number 8 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 8 port_name "OUT_cfg"
						Output edge outputs
						pin number 26 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 9 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 9 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "out"
						Input edge outputs
						pin number 9 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 9 port_name "OUT_cfg"
						Output edge outputs
						pin number 27 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 10 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 10 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "out"
						Input edge outputs
						pin number 10 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 10 port_name "OUT_cfg"
						Output edge outputs
						pin number 28 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 11 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 11 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 11 port_name "out"
						Input edge outputs
						pin number 11 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 11 port_name "OUT_cfg"
						Output edge outputs
						pin number 29 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 12 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 12 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 12 port_name "out"
						Input edge outputs
						pin number 12 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 12 port_name "OUT_cfg"
						Output edge outputs
						pin number 30 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 13 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 13 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 13 port_name "out"
						Input edge outputs
						pin number 13 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 13 port_name "OUT_cfg"
						Output edge outputs
						pin number 31 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 14 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 14 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 14 port_name "out"
						Input edge outputs
						pin number 14 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 14 port_name "OUT_cfg"
						Output edge outputs
						pin number 32 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 15 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 15 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 15 port_name "out"
						Input edge outputs
						pin number 15 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 15 port_name "OUT_cfg"
						Output edge outputs
						pin number 33 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 16 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 16 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 16 port_name "out"
						Input edge outputs
						pin number 16 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 16 port_name "OUT_cfg"
						Output edge outputs
						pin number 34 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 17 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 17 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 17 port_name "out"
						Input edge outputs
						pin number 17 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 17 port_name "OUT_cfg"
						Output edge outputs
						pin number 35 port_name "out" parent type "divisible_mult_18x18" parent index 0
			Clock Ports: total ports 0
						Input class 0: 1 pins, Input class 1: 1 pins, Input class 2: 1 pins, Input class 3: 1 pins, Input class 4: 1 pins, Input class 5: 1 pins, Input class 6: 1 pins, Input class 7: 1 pins, Input class 8: 1 pins, Input class 9: 1 pins, Input class 10: 1 pins, Input class 11: 1 pins, Input class 12: 1 pins, Input class 13: 1 pins, Input class 14: 1 pins, Input class 15: 1 pins, Input class 16: 1 pins, Input class 17: 1 pins, Input class 18: 0 pins, 
			Output class 0: 1 pins, Output class 1: 1 pins, Output class 2: 1 pins, Output class 3: 1 pins, Output class 4: 1 pins, Output class 5: 1 pins, Output class 6: 1 pins, Output class 7: 1 pins, Output class 8: 1 pins, Output class 9: 1 pins, Output class 10: 1 pins, Output class 11: 1 pins, Output class 12: 1 pins, Output class 13: 1 pins, Output class 14: 1 pins, Output class 15: 1 pins, Output class 16: 1 pins, Output class 17: 1 pins, Output class 18: 0 pins, 
			Children:
				Physical Block: type "mult_9x9"  index 0  num_children 1
					Parent Block: type "mult_9x9_slice" index 1 
				Input Ports: total ports 2
								Port "a": num_pins 9 type 0 parent name "mult_9x9"
					Pin 0 port name "a" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 18), (1 18), (2 0), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "A_cfg"
							Input edge outputs
							pin number 0 port_name "a" parent type "mult_9x9" parent index 0
					Pin 1 port name "a" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 19), (1 19), (2 1), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 1 port_name "A_cfg"
							Input edge outputs
							pin number 1 port_name "a" parent type "mult_9x9" parent index 0
					Pin 2 port name "a" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 20), (1 20), (2 2), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 2 port_name "A_cfg"
							Input edge outputs
							pin number 2 port_name "a" parent type "mult_9x9" parent index 0
					Pin 3 port name "a" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 21), (1 21), (2 3), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 3 port_name "A_cfg"
							Input edge outputs
							pin number 3 port_name "a" parent type "mult_9x9" parent index 0
					Pin 4 port name "a" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 22), (1 22), (2 4), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 4 port_name "A_cfg"
							Input edge outputs
							pin number 4 port_name "a" parent type "mult_9x9" parent index 0
					Pin 5 port name "a" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 23), (1 23), (2 5), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 5 port_name "A_cfg"
							Input edge outputs
							pin number 5 port_name "a" parent type "mult_9x9" parent index 0
					Pin 6 port name "a" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 24), (1 24), (2 6), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 6 port_name "A_cfg"
							Input edge outputs
							pin number 6 port_name "a" parent type "mult_9x9" parent index 0
					Pin 7 port name "a" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 25), (1 25), (2 7), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 7 port_name "A_cfg"
							Input edge outputs
							pin number 7 port_name "a" parent type "mult_9x9" parent index 0
					Pin 8 port name "a" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 26), (1 26), (2 8), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 8 port_name "A_cfg"
							Input edge outputs
							pin number 8 port_name "a" parent type "mult_9x9" parent index 0
				Port "b": num_pins 9 type 0 parent name "mult_9x9"
					Pin 0 port name "b" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 27), (1 27), (2 9), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "B_cfg"
							Input edge outputs
							pin number 0 port_name "b" parent type "mult_9x9" parent index 0
					Pin 1 port name "b" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 28), (1 28), (2 10), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 1 port_name "B_cfg"
							Input edge outputs
							pin number 1 port_name "b" parent type "mult_9x9" parent index 0
					Pin 2 port name "b" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 29), (1 29), (2 11), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 2 port_name "B_cfg"
							Input edge outputs
							pin number 2 port_name "b" parent type "mult_9x9" parent index 0
					Pin 3 port name "b" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 30), (1 30), (2 12), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 3 port_name "B_cfg"
							Input edge outputs
							pin number 3 port_name "b" parent type "mult_9x9" parent index 0
					Pin 4 port name "b" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 31), (1 31), (2 13), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 4 port_name "B_cfg"
							Input edge outputs
							pin number 4 port_name "b" parent type "mult_9x9" parent index 0
					Pin 5 port name "b" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 32), (1 32), (2 14), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 5 port_name "B_cfg"
							Input edge outputs
							pin number 5 port_name "b" parent type "mult_9x9" parent index 0
					Pin 6 port name "b" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 33), (1 33), (2 15), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 6 port_name "B_cfg"
							Input edge outputs
							pin number 6 port_name "b" parent type "mult_9x9" parent index 0
					Pin 7 port name "b" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 34), (1 34), (2 16), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 7 port_name "B_cfg"
							Input edge outputs
							pin number 7 port_name "b" parent type "mult_9x9" parent index 0
					Pin 8 port name "b" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 35), (1 35), (2 17), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 8 port_name "B_cfg"
							Input edge outputs
							pin number 8 port_name "b" parent type "mult_9x9" parent index 0
				Output Ports: total ports 1
								Port "out": num_pins 18 type 1 parent name "mult_9x9"
					Pin 0 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 18), (1 18), (2 0), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "out"
							Output edge outputs
							pin number 0 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Pin 1 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 19), (1 19), (2 1), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 1 port_name "out"
							Output edge outputs
							pin number 1 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Pin 2 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 20), (1 20), (2 2), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 2 port_name "out"
							Output edge outputs
							pin number 2 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Pin 3 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 21), (1 21), (2 3), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 3 port_name "out"
							Output edge outputs
							pin number 3 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Pin 4 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 22), (1 22), (2 4), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 4 port_name "out"
							Output edge outputs
							pin number 4 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Pin 5 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 23), (1 23), (2 5), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 5 port_name "out"
							Output edge outputs
							pin number 5 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Pin 6 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 24), (1 24), (2 6), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 6 port_name "out"
							Output edge outputs
							pin number 6 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Pin 7 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 25), (1 25), (2 7), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 7 port_name "out"
							Output edge outputs
							pin number 7 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Pin 8 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 26), (1 26), (2 8), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 8 port_name "out"
							Output edge outputs
							pin number 8 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Pin 9 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 27), (1 27), (2 9), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 9 port_name "out"
							Output edge outputs
							pin number 9 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Pin 10 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 28), (1 28), (2 10), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 10 port_name "out"
							Output edge outputs
							pin number 10 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Pin 11 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 29), (1 29), (2 11), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 11 port_name "out"
							Output edge outputs
							pin number 11 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Pin 12 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 30), (1 30), (2 12), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 12 port_name "out"
							Output edge outputs
							pin number 12 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Pin 13 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 31), (1 31), (2 13), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 13 port_name "out"
							Output edge outputs
							pin number 13 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Pin 14 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 32), (1 32), (2 14), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 14 port_name "out"
							Output edge outputs
							pin number 14 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Pin 15 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 33), (1 33), (2 15), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 15 port_name "out"
							Output edge outputs
							pin number 15 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Pin 16 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 34), (1 34), (2 16), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 16 port_name "out"
							Output edge outputs
							pin number 16 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Pin 17 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 35), (1 35), (2 17), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 17 port_name "out"
							Output edge outputs
							pin number 17 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
				Clock Ports: total ports 0
								
				
			Physical Block: type "mult_18x18_slice"  index 0  num_children 1
				Parent Block: type "divisible_mult_18x18" index 0 
			Input Ports: total ports 2
						Port "A_cfg": num_pins 18 type 0 parent name "mult_18x18_slice"
				Pin 0 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "a"
						Input edge outputs
						pin number 0 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "A_cfg"
						Output edge outputs
						pin number 0 port_name "a" parent type "mult_18x18" parent index 0
				Pin 1 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 1 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "a"
						Input edge outputs
						pin number 1 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 1 port_name "A_cfg"
						Output edge outputs
						pin number 1 port_name "a" parent type "mult_18x18" parent index 0
				Pin 2 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 2 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "a"
						Input edge outputs
						pin number 2 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 2 port_name "A_cfg"
						Output edge outputs
						pin number 2 port_name "a" parent type "mult_18x18" parent index 0
				Pin 3 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 3 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "a"
						Input edge outputs
						pin number 3 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 3 port_name "A_cfg"
						Output edge outputs
						pin number 3 port_name "a" parent type "mult_18x18" parent index 0
				Pin 4 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 4 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "a"
						Input edge outputs
						pin number 4 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 4 port_name "A_cfg"
						Output edge outputs
						pin number 4 port_name "a" parent type "mult_18x18" parent index 0
				Pin 5 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 5 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "a"
						Input edge outputs
						pin number 5 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 5 port_name "A_cfg"
						Output edge outputs
						pin number 5 port_name "a" parent type "mult_18x18" parent index 0
				Pin 6 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 6 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "a"
						Input edge outputs
						pin number 6 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 6 port_name "A_cfg"
						Output edge outputs
						pin number 6 port_name "a" parent type "mult_18x18" parent index 0
				Pin 7 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 7 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "a"
						Input edge outputs
						pin number 7 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 7 port_name "A_cfg"
						Output edge outputs
						pin number 7 port_name "a" parent type "mult_18x18" parent index 0
				Pin 8 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 8 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "a"
						Input edge outputs
						pin number 8 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 8 port_name "A_cfg"
						Output edge outputs
						pin number 8 port_name "a" parent type "mult_18x18" parent index 0
				Pin 9 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 9 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "a"
						Input edge outputs
						pin number 9 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 9 port_name "A_cfg"
						Output edge outputs
						pin number 9 port_name "a" parent type "mult_18x18" parent index 0
				Pin 10 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 10 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "a"
						Input edge outputs
						pin number 10 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 10 port_name "A_cfg"
						Output edge outputs
						pin number 10 port_name "a" parent type "mult_18x18" parent index 0
				Pin 11 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 11 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 11 port_name "a"
						Input edge outputs
						pin number 11 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 11 port_name "A_cfg"
						Output edge outputs
						pin number 11 port_name "a" parent type "mult_18x18" parent index 0
				Pin 12 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 12 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 12 port_name "a"
						Input edge outputs
						pin number 12 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 12 port_name "A_cfg"
						Output edge outputs
						pin number 12 port_name "a" parent type "mult_18x18" parent index 0
				Pin 13 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 13 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 13 port_name "a"
						Input edge outputs
						pin number 13 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 13 port_name "A_cfg"
						Output edge outputs
						pin number 13 port_name "a" parent type "mult_18x18" parent index 0
				Pin 14 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 14 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 14 port_name "a"
						Input edge outputs
						pin number 14 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 14 port_name "A_cfg"
						Output edge outputs
						pin number 14 port_name "a" parent type "mult_18x18" parent index 0
				Pin 15 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 15 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 15 port_name "a"
						Input edge outputs
						pin number 15 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 15 port_name "A_cfg"
						Output edge outputs
						pin number 15 port_name "a" parent type "mult_18x18" parent index 0
				Pin 16 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 16 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 16 port_name "a"
						Input edge outputs
						pin number 16 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 16 port_name "A_cfg"
						Output edge outputs
						pin number 16 port_name "a" parent type "mult_18x18" parent index 0
				Pin 17 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 17 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 17 port_name "a"
						Input edge outputs
						pin number 17 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 17 port_name "A_cfg"
						Output edge outputs
						pin number 17 port_name "a" parent type "mult_18x18" parent index 0
			Port "B_cfg": num_pins 18 type 0 parent name "mult_18x18_slice"
				Pin 0 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 18 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "b"
						Input edge outputs
						pin number 0 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "B_cfg"
						Output edge outputs
						pin number 0 port_name "b" parent type "mult_18x18" parent index 0
				Pin 1 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 19 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "b"
						Input edge outputs
						pin number 1 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 1 port_name "B_cfg"
						Output edge outputs
						pin number 1 port_name "b" parent type "mult_18x18" parent index 0
				Pin 2 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 20 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "b"
						Input edge outputs
						pin number 2 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 2 port_name "B_cfg"
						Output edge outputs
						pin number 2 port_name "b" parent type "mult_18x18" parent index 0
				Pin 3 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 21 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "b"
						Input edge outputs
						pin number 3 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 3 port_name "B_cfg"
						Output edge outputs
						pin number 3 port_name "b" parent type "mult_18x18" parent index 0
				Pin 4 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 22 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "b"
						Input edge outputs
						pin number 4 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 4 port_name "B_cfg"
						Output edge outputs
						pin number 4 port_name "b" parent type "mult_18x18" parent index 0
				Pin 5 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 23 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "b"
						Input edge outputs
						pin number 5 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 5 port_name "B_cfg"
						Output edge outputs
						pin number 5 port_name "b" parent type "mult_18x18" parent index 0
				Pin 6 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 24 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "b"
						Input edge outputs
						pin number 6 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 6 port_name "B_cfg"
						Output edge outputs
						pin number 6 port_name "b" parent type "mult_18x18" parent index 0
				Pin 7 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 25 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "b"
						Input edge outputs
						pin number 7 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 7 port_name "B_cfg"
						Output edge outputs
						pin number 7 port_name "b" parent type "mult_18x18" parent index 0
				Pin 8 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 26 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "b"
						Input edge outputs
						pin number 8 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 8 port_name "B_cfg"
						Output edge outputs
						pin number 8 port_name "b" parent type "mult_18x18" parent index 0
				Pin 9 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 27 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "b"
						Input edge outputs
						pin number 9 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 9 port_name "B_cfg"
						Output edge outputs
						pin number 9 port_name "b" parent type "mult_18x18" parent index 0
				Pin 10 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 28 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "b"
						Input edge outputs
						pin number 10 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 10 port_name "B_cfg"
						Output edge outputs
						pin number 10 port_name "b" parent type "mult_18x18" parent index 0
				Pin 11 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 29 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 11 port_name "b"
						Input edge outputs
						pin number 11 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 11 port_name "B_cfg"
						Output edge outputs
						pin number 11 port_name "b" parent type "mult_18x18" parent index 0
				Pin 12 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 30 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 12 port_name "b"
						Input edge outputs
						pin number 12 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 12 port_name "B_cfg"
						Output edge outputs
						pin number 12 port_name "b" parent type "mult_18x18" parent index 0
				Pin 13 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 31 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 13 port_name "b"
						Input edge outputs
						pin number 13 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 13 port_name "B_cfg"
						Output edge outputs
						pin number 13 port_name "b" parent type "mult_18x18" parent index 0
				Pin 14 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 32 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 14 port_name "b"
						Input edge outputs
						pin number 14 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 14 port_name "B_cfg"
						Output edge outputs
						pin number 14 port_name "b" parent type "mult_18x18" parent index 0
				Pin 15 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 33 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 15 port_name "b"
						Input edge outputs
						pin number 15 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 15 port_name "B_cfg"
						Output edge outputs
						pin number 15 port_name "b" parent type "mult_18x18" parent index 0
				Pin 16 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 34 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 16 port_name "b"
						Input edge outputs
						pin number 16 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 16 port_name "B_cfg"
						Output edge outputs
						pin number 16 port_name "b" parent type "mult_18x18" parent index 0
				Pin 17 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 35 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 17 port_name "b"
						Input edge outputs
						pin number 17 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 17 port_name "B_cfg"
						Output edge outputs
						pin number 17 port_name "b" parent type "mult_18x18" parent index 0
			Output Ports: total ports 1
						Port "OUT_cfg": num_pins 36 type 1 parent name "mult_18x18_slice"
				Pin 0 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "out"
						Input edge outputs
						pin number 0 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "OUT_cfg"
						Output edge outputs
						pin number 0 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 1 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 1 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "out"
						Input edge outputs
						pin number 1 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 1 port_name "OUT_cfg"
						Output edge outputs
						pin number 1 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 2 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 2 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "out"
						Input edge outputs
						pin number 2 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 2 port_name "OUT_cfg"
						Output edge outputs
						pin number 2 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 3 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 3 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "out"
						Input edge outputs
						pin number 3 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 3 port_name "OUT_cfg"
						Output edge outputs
						pin number 3 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 4 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 4 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "out"
						Input edge outputs
						pin number 4 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 4 port_name "OUT_cfg"
						Output edge outputs
						pin number 4 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 5 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 5 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "out"
						Input edge outputs
						pin number 5 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 5 port_name "OUT_cfg"
						Output edge outputs
						pin number 5 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 6 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 6 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "out"
						Input edge outputs
						pin number 6 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 6 port_name "OUT_cfg"
						Output edge outputs
						pin number 6 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 7 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 7 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "out"
						Input edge outputs
						pin number 7 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 7 port_name "OUT_cfg"
						Output edge outputs
						pin number 7 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 8 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 8 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "out"
						Input edge outputs
						pin number 8 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 8 port_name "OUT_cfg"
						Output edge outputs
						pin number 8 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 9 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 9 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "out"
						Input edge outputs
						pin number 9 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 9 port_name "OUT_cfg"
						Output edge outputs
						pin number 9 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 10 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 10 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "out"
						Input edge outputs
						pin number 10 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 10 port_name "OUT_cfg"
						Output edge outputs
						pin number 10 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 11 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 11 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 11 port_name "out"
						Input edge outputs
						pin number 11 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 11 port_name "OUT_cfg"
						Output edge outputs
						pin number 11 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 12 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 12 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 12 port_name "out"
						Input edge outputs
						pin number 12 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 12 port_name "OUT_cfg"
						Output edge outputs
						pin number 12 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 13 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 13 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 13 port_name "out"
						Input edge outputs
						pin number 13 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 13 port_name "OUT_cfg"
						Output edge outputs
						pin number 13 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 14 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 14 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 14 port_name "out"
						Input edge outputs
						pin number 14 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 14 port_name "OUT_cfg"
						Output edge outputs
						pin number 14 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 15 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 15 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 15 port_name "out"
						Input edge outputs
						pin number 15 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 15 port_name "OUT_cfg"
						Output edge outputs
						pin number 15 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 16 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 16 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 16 port_name "out"
						Input edge outputs
						pin number 16 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 16 port_name "OUT_cfg"
						Output edge outputs
						pin number 16 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 17 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 17 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 17 port_name "out"
						Input edge outputs
						pin number 17 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 17 port_name "OUT_cfg"
						Output edge outputs
						pin number 17 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 18 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 18 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 18 port_name "out"
						Input edge outputs
						pin number 18 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 18 port_name "OUT_cfg"
						Output edge outputs
						pin number 18 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 19 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 19 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 19 port_name "out"
						Input edge outputs
						pin number 19 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 19 port_name "OUT_cfg"
						Output edge outputs
						pin number 19 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 20 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 20 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 20 port_name "out"
						Input edge outputs
						pin number 20 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 20 port_name "OUT_cfg"
						Output edge outputs
						pin number 20 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 21 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 21 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 21 port_name "out"
						Input edge outputs
						pin number 21 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 21 port_name "OUT_cfg"
						Output edge outputs
						pin number 21 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 22 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 22 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 22 port_name "out"
						Input edge outputs
						pin number 22 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 22 port_name "OUT_cfg"
						Output edge outputs
						pin number 22 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 23 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 23 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 23 port_name "out"
						Input edge outputs
						pin number 23 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 23 port_name "OUT_cfg"
						Output edge outputs
						pin number 23 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 24 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 24 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 24 port_name "out"
						Input edge outputs
						pin number 24 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 24 port_name "OUT_cfg"
						Output edge outputs
						pin number 24 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 25 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 25 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 25 port_name "out"
						Input edge outputs
						pin number 25 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 25 port_name "OUT_cfg"
						Output edge outputs
						pin number 25 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 26 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 26 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 26 port_name "out"
						Input edge outputs
						pin number 26 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 26 port_name "OUT_cfg"
						Output edge outputs
						pin number 26 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 27 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 27 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 27 port_name "out"
						Input edge outputs
						pin number 27 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 27 port_name "OUT_cfg"
						Output edge outputs
						pin number 27 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 28 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 28 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 28 port_name "out"
						Input edge outputs
						pin number 28 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 28 port_name "OUT_cfg"
						Output edge outputs
						pin number 28 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 29 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 29 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 29 port_name "out"
						Input edge outputs
						pin number 29 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 29 port_name "OUT_cfg"
						Output edge outputs
						pin number 29 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 30 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 30 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 30 port_name "out"
						Input edge outputs
						pin number 30 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 30 port_name "OUT_cfg"
						Output edge outputs
						pin number 30 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 31 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 31 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 31 port_name "out"
						Input edge outputs
						pin number 31 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 31 port_name "OUT_cfg"
						Output edge outputs
						pin number 31 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 32 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 32 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 32 port_name "out"
						Input edge outputs
						pin number 32 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 32 port_name "OUT_cfg"
						Output edge outputs
						pin number 32 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 33 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 33 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 33 port_name "out"
						Input edge outputs
						pin number 33 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 33 port_name "OUT_cfg"
						Output edge outputs
						pin number 33 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 34 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 34 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 34 port_name "out"
						Input edge outputs
						pin number 34 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 34 port_name "OUT_cfg"
						Output edge outputs
						pin number 34 port_name "out" parent type "divisible_mult_18x18" parent index 0
				Pin 35 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 35 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 35 port_name "out"
						Input edge outputs
						pin number 35 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 35 port_name "OUT_cfg"
						Output edge outputs
						pin number 35 port_name "out" parent type "divisible_mult_18x18" parent index 0
			Clock Ports: total ports 0
						Input class 0: 1 pins, Input class 1: 1 pins, Input class 2: 1 pins, Input class 3: 1 pins, Input class 4: 1 pins, Input class 5: 1 pins, Input class 6: 1 pins, Input class 7: 1 pins, Input class 8: 1 pins, Input class 9: 1 pins, Input class 10: 1 pins, Input class 11: 1 pins, Input class 12: 1 pins, Input class 13: 1 pins, Input class 14: 1 pins, Input class 15: 1 pins, Input class 16: 1 pins, Input class 17: 1 pins, Input class 18: 1 pins, Input class 19: 1 pins, Input class 20: 1 pins, Input class 21: 1 pins, Input class 22: 1 pins, Input class 23: 1 pins, Input class 24: 1 pins, Input class 25: 1 pins, Input class 26: 1 pins, Input class 27: 1 pins, Input class 28: 1 pins, Input class 29: 1 pins, Input class 30: 1 pins, Input class 31: 1 pins, Input class 32: 1 pins, Input class 33: 1 pins, Input class 34: 1 pins, Input class 35: 1 pins, Input class 36: 0 pins, 
			Output class 0: 1 pins, Output class 1: 1 pins, Output class 2: 1 pins, Output class 3: 1 pins, Output class 4: 1 pins, Output class 5: 1 pins, Output class 6: 1 pins, Output class 7: 1 pins, Output class 8: 1 pins, Output class 9: 1 pins, Output class 10: 1 pins, Output class 11: 1 pins, Output class 12: 1 pins, Output class 13: 1 pins, Output class 14: 1 pins, Output class 15: 1 pins, Output class 16: 1 pins, Output class 17: 1 pins, Output class 18: 1 pins, Output class 19: 1 pins, Output class 20: 1 pins, Output class 21: 1 pins, Output class 22: 1 pins, Output class 23: 1 pins, Output class 24: 1 pins, Output class 25: 1 pins, Output class 26: 1 pins, Output class 27: 1 pins, Output class 28: 1 pins, Output class 29: 1 pins, Output class 30: 1 pins, Output class 31: 1 pins, Output class 32: 1 pins, Output class 33: 1 pins, Output class 34: 1 pins, Output class 35: 1 pins, Output class 36: 0 pins, 
			Children:
				Physical Block: type "mult_18x18"  index 0  num_children 1
					Parent Block: type "mult_18x18_slice" index 0 
				Input Ports: total ports 2
								Port "a": num_pins 18 type 0 parent name "mult_18x18"
					Pin 0 port name "a" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 0), (1 0), (2 0), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "A_cfg"
							Input edge outputs
							pin number 0 port_name "a" parent type "mult_18x18" parent index 0
					Pin 1 port name "a" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 1), (1 1), (2 1), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 1 port_name "A_cfg"
							Input edge outputs
							pin number 1 port_name "a" parent type "mult_18x18" parent index 0
					Pin 2 port name "a" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 2), (1 2), (2 2), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 2 port_name "A_cfg"
							Input edge outputs
							pin number 2 port_name "a" parent type "mult_18x18" parent index 0
					Pin 3 port name "a" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 3), (1 3), (2 3), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 3 port_name "A_cfg"
							Input edge outputs
							pin number 3 port_name "a" parent type "mult_18x18" parent index 0
					Pin 4 port name "a" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 4), (1 4), (2 4), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 4 port_name "A_cfg"
							Input edge outputs
							pin number 4 port_name "a" parent type "mult_18x18" parent index 0
					Pin 5 port name "a" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 5), (1 5), (2 5), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 5 port_name "A_cfg"
							Input edge outputs
							pin number 5 port_name "a" parent type "mult_18x18" parent index 0
					Pin 6 port name "a" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 6), (1 6), (2 6), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 6 port_name "A_cfg"
							Input edge outputs
							pin number 6 port_name "a" parent type "mult_18x18" parent index 0
					Pin 7 port name "a" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 7), (1 7), (2 7), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 7 port_name "A_cfg"
							Input edge outputs
							pin number 7 port_name "a" parent type "mult_18x18" parent index 0
					Pin 8 port name "a" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 8), (1 8), (2 8), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 8 port_name "A_cfg"
							Input edge outputs
							pin number 8 port_name "a" parent type "mult_18x18" parent index 0
					Pin 9 port name "a" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 18), (1 18), (2 9), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 9 port_name "A_cfg"
							Input edge outputs
							pin number 9 port_name "a" parent type "mult_18x18" parent index 0
					Pin 10 port name "a" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 19), (1 19), (2 10), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 10 port_name "A_cfg"
							Input edge outputs
							pin number 10 port_name "a" parent type "mult_18x18" parent index 0
					Pin 11 port name "a" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 20), (1 20), (2 11), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 11 port_name "A_cfg"
							Input edge outputs
							pin number 11 port_name "a" parent type "mult_18x18" parent index 0
					Pin 12 port name "a" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 21), (1 21), (2 12), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 12 port_name "A_cfg"
							Input edge outputs
							pin number 12 port_name "a" parent type "mult_18x18" parent index 0
					Pin 13 port name "a" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 22), (1 22), (2 13), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 13 port_name "A_cfg"
							Input edge outputs
							pin number 13 port_name "a" parent type "mult_18x18" parent index 0
					Pin 14 port name "a" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 23), (1 23), (2 14), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 14 port_name "A_cfg"
							Input edge outputs
							pin number 14 port_name "a" parent type "mult_18x18" parent index 0
					Pin 15 port name "a" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 24), (1 24), (2 15), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 15 port_name "A_cfg"
							Input edge outputs
							pin number 15 port_name "a" parent type "mult_18x18" parent index 0
					Pin 16 port name "a" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 25), (1 25), (2 16), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 16 port_name "A_cfg"
							Input edge outputs
							pin number 16 port_name "a" parent type "mult_18x18" parent index 0
					Pin 17 port name "a" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 26), (1 26), (2 17), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 17 port_name "A_cfg"
							Input edge outputs
							pin number 17 port_name "a" parent type "mult_18x18" parent index 0
				Port "b": num_pins 18 type 0 parent name "mult_18x18"
					Pin 0 port name "b" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 9), (1 9), (2 18), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "B_cfg"
							Input edge outputs
							pin number 0 port_name "b" parent type "mult_18x18" parent index 0
					Pin 1 port name "b" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 10), (1 10), (2 19), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 1 port_name "B_cfg"
							Input edge outputs
							pin number 1 port_name "b" parent type "mult_18x18" parent index 0
					Pin 2 port name "b" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 11), (1 11), (2 20), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 2 port_name "B_cfg"
							Input edge outputs
							pin number 2 port_name "b" parent type "mult_18x18" parent index 0
					Pin 3 port name "b" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 12), (1 12), (2 21), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 3 port_name "B_cfg"
							Input edge outputs
							pin number 3 port_name "b" parent type "mult_18x18" parent index 0
					Pin 4 port name "b" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 13), (1 13), (2 22), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 4 port_name "B_cfg"
							Input edge outputs
							pin number 4 port_name "b" parent type "mult_18x18" parent index 0
					Pin 5 port name "b" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 14), (1 14), (2 23), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 5 port_name "B_cfg"
							Input edge outputs
							pin number 5 port_name "b" parent type "mult_18x18" parent index 0
					Pin 6 port name "b" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 15), (1 15), (2 24), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 6 port_name "B_cfg"
							Input edge outputs
							pin number 6 port_name "b" parent type "mult_18x18" parent index 0
					Pin 7 port name "b" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 16), (1 16), (2 25), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 7 port_name "B_cfg"
							Input edge outputs
							pin number 7 port_name "b" parent type "mult_18x18" parent index 0
					Pin 8 port name "b" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 17), (1 17), (2 26), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 8 port_name "B_cfg"
							Input edge outputs
							pin number 8 port_name "b" parent type "mult_18x18" parent index 0
					Pin 9 port name "b" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 27), (1 27), (2 27), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 9 port_name "B_cfg"
							Input edge outputs
							pin number 9 port_name "b" parent type "mult_18x18" parent index 0
					Pin 10 port name "b" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 28), (1 28), (2 28), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 10 port_name "B_cfg"
							Input edge outputs
							pin number 10 port_name "b" parent type "mult_18x18" parent index 0
					Pin 11 port name "b" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 29), (1 29), (2 29), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 11 port_name "B_cfg"
							Input edge outputs
							pin number 11 port_name "b" parent type "mult_18x18" parent index 0
					Pin 12 port name "b" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 30), (1 30), (2 30), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 12 port_name "B_cfg"
							Input edge outputs
							pin number 12 port_name "b" parent type "mult_18x18" parent index 0
					Pin 13 port name "b" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 31), (1 31), (2 31), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 13 port_name "B_cfg"
							Input edge outputs
							pin number 13 port_name "b" parent type "mult_18x18" parent index 0
					Pin 14 port name "b" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 32), (1 32), (2 32), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 14 port_name "B_cfg"
							Input edge outputs
							pin number 14 port_name "b" parent type "mult_18x18" parent index 0
					Pin 15 port name "b" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 33), (1 33), (2 33), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 15 port_name "B_cfg"
							Input edge outputs
							pin number 15 port_name "b" parent type "mult_18x18" parent index 0
					Pin 16 port name "b" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 34), (1 34), (2 34), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 16 port_name "B_cfg"
							Input edge outputs
							pin number 16 port_name "b" parent type "mult_18x18" parent index 0
					Pin 17 port name "b" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 35), (1 35), (2 35), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 17 port_name "B_cfg"
							Input edge outputs
							pin number 17 port_name "b" parent type "mult_18x18" parent index 0
				Output Ports: total ports 1
								Port "out": num_pins 36 type 1 parent name "mult_18x18"
					Pin 0 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 0), (1 0), (2 0), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "out"
							Output edge outputs
							pin number 0 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 1 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 1), (1 1), (2 1), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 1 port_name "out"
							Output edge outputs
							pin number 1 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 2 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 2), (1 2), (2 2), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 2 port_name "out"
							Output edge outputs
							pin number 2 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 3 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 3), (1 3), (2 3), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 3 port_name "out"
							Output edge outputs
							pin number 3 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 4 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 4), (1 4), (2 4), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 4 port_name "out"
							Output edge outputs
							pin number 4 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 5 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 5), (1 5), (2 5), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 5 port_name "out"
							Output edge outputs
							pin number 5 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 6 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 6), (1 6), (2 6), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 6 port_name "out"
							Output edge outputs
							pin number 6 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 7 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 7), (1 7), (2 7), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 7 port_name "out"
							Output edge outputs
							pin number 7 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 8 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 8), (1 8), (2 8), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 8 port_name "out"
							Output edge outputs
							pin number 8 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 9 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 9), (1 9), (2 9), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 9 port_name "out"
							Output edge outputs
							pin number 9 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 10 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 10), (1 10), (2 10), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 10 port_name "out"
							Output edge outputs
							pin number 10 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 11 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 11), (1 11), (2 11), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 11 port_name "out"
							Output edge outputs
							pin number 11 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 12 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 12), (1 12), (2 12), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 12 port_name "out"
							Output edge outputs
							pin number 12 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 13 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 13), (1 13), (2 13), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 13 port_name "out"
							Output edge outputs
							pin number 13 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 14 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 14), (1 14), (2 14), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 14 port_name "out"
							Output edge outputs
							pin number 14 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 15 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 15), (1 15), (2 15), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 15 port_name "out"
							Output edge outputs
							pin number 15 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 16 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 16), (1 16), (2 16), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 16 port_name "out"
							Output edge outputs
							pin number 16 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 17 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 17), (1 17), (2 17), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 17 port_name "out"
							Output edge outputs
							pin number 17 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 18 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 18), (1 18), (2 18), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 18 port_name "out"
							Output edge outputs
							pin number 18 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 19 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 19), (1 19), (2 19), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 19 port_name "out"
							Output edge outputs
							pin number 19 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 20 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 20), (1 20), (2 20), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 20 port_name "out"
							Output edge outputs
							pin number 20 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 21 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 21), (1 21), (2 21), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 21 port_name "out"
							Output edge outputs
							pin number 21 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 22 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 22), (1 22), (2 22), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 22 port_name "out"
							Output edge outputs
							pin number 22 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 23 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 23), (1 23), (2 23), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 23 port_name "out"
							Output edge outputs
							pin number 23 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 24 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 24), (1 24), (2 24), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 24 port_name "out"
							Output edge outputs
							pin number 24 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 25 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 25), (1 25), (2 25), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 25 port_name "out"
							Output edge outputs
							pin number 25 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 26 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 26), (1 26), (2 26), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 26 port_name "out"
							Output edge outputs
							pin number 26 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 27 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 27), (1 27), (2 27), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 27 port_name "out"
							Output edge outputs
							pin number 27 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 28 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 28), (1 28), (2 28), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 28 port_name "out"
							Output edge outputs
							pin number 28 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 29 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 29), (1 29), (2 29), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 29 port_name "out"
							Output edge outputs
							pin number 29 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 30 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 30), (1 30), (2 30), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 30 port_name "out"
							Output edge outputs
							pin number 30 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 31 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 31), (1 31), (2 31), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 31 port_name "out"
							Output edge outputs
							pin number 31 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 32 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 32), (1 32), (2 32), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 32 port_name "out"
							Output edge outputs
							pin number 32 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 33 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 33), (1 33), (2 33), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 33 port_name "out"
							Output edge outputs
							pin number 33 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 34 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 34), (1 34), (2 34), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 34 port_name "out"
							Output edge outputs
							pin number 34 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 35 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 35), (1 35), (2 35), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 35 port_name "out"
							Output edge outputs
							pin number 35 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
				Clock Ports: total ports 0
								
				
		Physical Block: type "divisible_mult_18x18"  index 1  num_children 2
			Parent Block: type "mult_36" index 0 
		Input Ports: total ports 2
				Port "a": num_pins 18 type 0 parent name "divisible_mult_18x18"
			Pin 0 port name "a" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 1
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "a"
					Input edge outputs
					pin number 0 port_name "a" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "a"
					Output edge outputs
					pin number 0 port_name "A_cfg" parent type "mult_9x9_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "a"
					Output edge outputs
					pin number 0 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 1 port name "a" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 1
				pin class 1 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "a"
					Input edge outputs
					pin number 1 port_name "a" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "a"
					Output edge outputs
					pin number 1 port_name "A_cfg" parent type "mult_9x9_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "a"
					Output edge outputs
					pin number 1 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 2 port name "a" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 1
				pin class 2 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "a"
					Input edge outputs
					pin number 2 port_name "a" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "a"
					Output edge outputs
					pin number 2 port_name "A_cfg" parent type "mult_9x9_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "a"
					Output edge outputs
					pin number 2 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 3 port name "a" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 1
				pin class 3 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "a"
					Input edge outputs
					pin number 3 port_name "a" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "a"
					Output edge outputs
					pin number 3 port_name "A_cfg" parent type "mult_9x9_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "a"
					Output edge outputs
					pin number 3 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 4 port name "a" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 1
				pin class 4 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "a"
					Input edge outputs
					pin number 4 port_name "a" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "a"
					Output edge outputs
					pin number 4 port_name "A_cfg" parent type "mult_9x9_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "a"
					Output edge outputs
					pin number 4 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 5 port name "a" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 1
				pin class 5 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "a"
					Input edge outputs
					pin number 5 port_name "a" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "a"
					Output edge outputs
					pin number 5 port_name "A_cfg" parent type "mult_9x9_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "a"
					Output edge outputs
					pin number 5 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 6 port name "a" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 1
				pin class 6 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "a"
					Input edge outputs
					pin number 6 port_name "a" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "a"
					Output edge outputs
					pin number 6 port_name "A_cfg" parent type "mult_9x9_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "a"
					Output edge outputs
					pin number 6 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 7 port name "a" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 1
				pin class 7 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "a"
					Input edge outputs
					pin number 7 port_name "a" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "a"
					Output edge outputs
					pin number 7 port_name "A_cfg" parent type "mult_9x9_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "a"
					Output edge outputs
					pin number 7 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 8 port name "a" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 1
				pin class 8 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "a"
					Input edge outputs
					pin number 8 port_name "a" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "a"
					Output edge outputs
					pin number 8 port_name "A_cfg" parent type "mult_9x9_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "a"
					Output edge outputs
					pin number 8 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 9 port name "a" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 1
				pin class 18 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "a"
					Input edge outputs
					pin number 9 port_name "a" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "a"
					Output edge outputs
					pin number 0 port_name "A_cfg" parent type "mult_9x9_slice" parent index 1
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "a"
					Output edge outputs
					pin number 9 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 10 port name "a" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 1
				pin class 19 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "a"
					Input edge outputs
					pin number 10 port_name "a" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "a"
					Output edge outputs
					pin number 1 port_name "A_cfg" parent type "mult_9x9_slice" parent index 1
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "a"
					Output edge outputs
					pin number 10 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 11 port name "a" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 1
				pin class 20 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "a"
					Input edge outputs
					pin number 11 port_name "a" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 11 port_name "a"
					Output edge outputs
					pin number 2 port_name "A_cfg" parent type "mult_9x9_slice" parent index 1
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 11 port_name "a"
					Output edge outputs
					pin number 11 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 12 port name "a" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 1
				pin class 21 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "a"
					Input edge outputs
					pin number 12 port_name "a" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 12 port_name "a"
					Output edge outputs
					pin number 3 port_name "A_cfg" parent type "mult_9x9_slice" parent index 1
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 12 port_name "a"
					Output edge outputs
					pin number 12 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 13 port name "a" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 1
				pin class 22 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "a"
					Input edge outputs
					pin number 13 port_name "a" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 13 port_name "a"
					Output edge outputs
					pin number 4 port_name "A_cfg" parent type "mult_9x9_slice" parent index 1
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 13 port_name "a"
					Output edge outputs
					pin number 13 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 14 port name "a" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 1
				pin class 23 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "a"
					Input edge outputs
					pin number 14 port_name "a" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 14 port_name "a"
					Output edge outputs
					pin number 5 port_name "A_cfg" parent type "mult_9x9_slice" parent index 1
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 14 port_name "a"
					Output edge outputs
					pin number 14 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 15 port name "a" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 1
				pin class 24 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "a"
					Input edge outputs
					pin number 15 port_name "a" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 15 port_name "a"
					Output edge outputs
					pin number 6 port_name "A_cfg" parent type "mult_9x9_slice" parent index 1
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 15 port_name "a"
					Output edge outputs
					pin number 15 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 16 port name "a" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 1
				pin class 25 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "a"
					Input edge outputs
					pin number 16 port_name "a" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 16 port_name "a"
					Output edge outputs
					pin number 7 port_name "A_cfg" parent type "mult_9x9_slice" parent index 1
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 16 port_name "a"
					Output edge outputs
					pin number 16 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 17 port name "a" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 1
				pin class 26 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "a"
					Input edge outputs
					pin number 17 port_name "a" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 17 port_name "a"
					Output edge outputs
					pin number 8 port_name "A_cfg" parent type "mult_9x9_slice" parent index 1
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 17 port_name "a"
					Output edge outputs
					pin number 17 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
		Port "b": num_pins 18 type 0 parent name "divisible_mult_18x18"
			Pin 0 port name "b" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 1
				pin class 9 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "b"
					Input edge outputs
					pin number 0 port_name "b" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "b"
					Output edge outputs
					pin number 0 port_name "B_cfg" parent type "mult_9x9_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "b"
					Output edge outputs
					pin number 0 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 1 port name "b" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 1
				pin class 10 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "b"
					Input edge outputs
					pin number 1 port_name "b" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "b"
					Output edge outputs
					pin number 1 port_name "B_cfg" parent type "mult_9x9_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "b"
					Output edge outputs
					pin number 1 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 2 port name "b" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 1
				pin class 11 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "b"
					Input edge outputs
					pin number 2 port_name "b" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "b"
					Output edge outputs
					pin number 2 port_name "B_cfg" parent type "mult_9x9_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "b"
					Output edge outputs
					pin number 2 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 3 port name "b" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 1
				pin class 12 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "b"
					Input edge outputs
					pin number 3 port_name "b" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "b"
					Output edge outputs
					pin number 3 port_name "B_cfg" parent type "mult_9x9_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "b"
					Output edge outputs
					pin number 3 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 4 port name "b" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 1
				pin class 13 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "b"
					Input edge outputs
					pin number 4 port_name "b" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "b"
					Output edge outputs
					pin number 4 port_name "B_cfg" parent type "mult_9x9_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "b"
					Output edge outputs
					pin number 4 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 5 port name "b" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 1
				pin class 14 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "b"
					Input edge outputs
					pin number 5 port_name "b" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "b"
					Output edge outputs
					pin number 5 port_name "B_cfg" parent type "mult_9x9_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "b"
					Output edge outputs
					pin number 5 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 6 port name "b" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 1
				pin class 15 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "b"
					Input edge outputs
					pin number 6 port_name "b" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "b"
					Output edge outputs
					pin number 6 port_name "B_cfg" parent type "mult_9x9_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "b"
					Output edge outputs
					pin number 6 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 7 port name "b" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 1
				pin class 16 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "b"
					Input edge outputs
					pin number 7 port_name "b" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "b"
					Output edge outputs
					pin number 7 port_name "B_cfg" parent type "mult_9x9_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "b"
					Output edge outputs
					pin number 7 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 8 port name "b" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 1
				pin class 17 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "b"
					Input edge outputs
					pin number 8 port_name "b" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "b"
					Output edge outputs
					pin number 8 port_name "B_cfg" parent type "mult_9x9_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "b"
					Output edge outputs
					pin number 8 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 9 port name "b" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 1
				pin class 27 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "b"
					Input edge outputs
					pin number 9 port_name "b" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "b"
					Output edge outputs
					pin number 0 port_name "B_cfg" parent type "mult_9x9_slice" parent index 1
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "b"
					Output edge outputs
					pin number 9 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 10 port name "b" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 1
				pin class 28 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "b"
					Input edge outputs
					pin number 10 port_name "b" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "b"
					Output edge outputs
					pin number 1 port_name "B_cfg" parent type "mult_9x9_slice" parent index 1
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "b"
					Output edge outputs
					pin number 10 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 11 port name "b" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 1
				pin class 29 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "b"
					Input edge outputs
					pin number 11 port_name "b" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 11 port_name "b"
					Output edge outputs
					pin number 2 port_name "B_cfg" parent type "mult_9x9_slice" parent index 1
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 11 port_name "b"
					Output edge outputs
					pin number 11 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 12 port name "b" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 1
				pin class 30 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "b"
					Input edge outputs
					pin number 12 port_name "b" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 12 port_name "b"
					Output edge outputs
					pin number 3 port_name "B_cfg" parent type "mult_9x9_slice" parent index 1
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 12 port_name "b"
					Output edge outputs
					pin number 12 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 13 port name "b" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 1
				pin class 31 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "b"
					Input edge outputs
					pin number 13 port_name "b" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 13 port_name "b"
					Output edge outputs
					pin number 4 port_name "B_cfg" parent type "mult_9x9_slice" parent index 1
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 13 port_name "b"
					Output edge outputs
					pin number 13 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 14 port name "b" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 1
				pin class 32 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "b"
					Input edge outputs
					pin number 14 port_name "b" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 14 port_name "b"
					Output edge outputs
					pin number 5 port_name "B_cfg" parent type "mult_9x9_slice" parent index 1
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 14 port_name "b"
					Output edge outputs
					pin number 14 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 15 port name "b" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 1
				pin class 33 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "b"
					Input edge outputs
					pin number 15 port_name "b" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 15 port_name "b"
					Output edge outputs
					pin number 6 port_name "B_cfg" parent type "mult_9x9_slice" parent index 1
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 15 port_name "b"
					Output edge outputs
					pin number 15 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 16 port name "b" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 1
				pin class 34 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "b"
					Input edge outputs
					pin number 16 port_name "b" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 16 port_name "b"
					Output edge outputs
					pin number 7 port_name "B_cfg" parent type "mult_9x9_slice" parent index 1
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 16 port_name "b"
					Output edge outputs
					pin number 16 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
			Pin 17 port name "b" num input edges 1 num output edges 2 parent type "divisible_mult_18x18" parent index 1
				pin class 35 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "b"
					Input edge outputs
					pin number 17 port_name "b" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 17 port_name "b"
					Output edge outputs
					pin number 8 port_name "B_cfg" parent type "mult_9x9_slice" parent index 1
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 17 port_name "b"
					Output edge outputs
					pin number 17 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
		Output Ports: total ports 1
				Port "out": num_pins 36 type 1 parent name "divisible_mult_18x18"
			Pin 0 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 1
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "OUT_cfg"
					Input edge outputs
					pin number 0 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "OUT_cfg"
					Input edge outputs
					pin number 0 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 36 port_name "out" parent type "mult_36" parent index 0
			Pin 1 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 1
				pin class 1 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "OUT_cfg"
					Input edge outputs
					pin number 1 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "OUT_cfg"
					Input edge outputs
					pin number 1 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "out"
					Output edge outputs
					pin number 37 port_name "out" parent type "mult_36" parent index 0
			Pin 2 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 1
				pin class 2 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "OUT_cfg"
					Input edge outputs
					pin number 2 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "OUT_cfg"
					Input edge outputs
					pin number 2 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "out"
					Output edge outputs
					pin number 38 port_name "out" parent type "mult_36" parent index 0
			Pin 3 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 1
				pin class 3 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "OUT_cfg"
					Input edge outputs
					pin number 3 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "OUT_cfg"
					Input edge outputs
					pin number 3 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "out"
					Output edge outputs
					pin number 39 port_name "out" parent type "mult_36" parent index 0
			Pin 4 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 1
				pin class 4 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "OUT_cfg"
					Input edge outputs
					pin number 4 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "OUT_cfg"
					Input edge outputs
					pin number 4 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "out"
					Output edge outputs
					pin number 40 port_name "out" parent type "mult_36" parent index 0
			Pin 5 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 1
				pin class 5 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "OUT_cfg"
					Input edge outputs
					pin number 5 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "OUT_cfg"
					Input edge outputs
					pin number 5 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "out"
					Output edge outputs
					pin number 41 port_name "out" parent type "mult_36" parent index 0
			Pin 6 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 1
				pin class 6 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "OUT_cfg"
					Input edge outputs
					pin number 6 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "OUT_cfg"
					Input edge outputs
					pin number 6 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "out"
					Output edge outputs
					pin number 42 port_name "out" parent type "mult_36" parent index 0
			Pin 7 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 1
				pin class 7 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "OUT_cfg"
					Input edge outputs
					pin number 7 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "OUT_cfg"
					Input edge outputs
					pin number 7 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "out"
					Output edge outputs
					pin number 43 port_name "out" parent type "mult_36" parent index 0
			Pin 8 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 1
				pin class 8 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "OUT_cfg"
					Input edge outputs
					pin number 8 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "OUT_cfg"
					Input edge outputs
					pin number 8 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "out"
					Output edge outputs
					pin number 44 port_name "out" parent type "mult_36" parent index 0
			Pin 9 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 1
				pin class 9 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "OUT_cfg"
					Input edge outputs
					pin number 9 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "OUT_cfg"
					Input edge outputs
					pin number 9 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "out"
					Output edge outputs
					pin number 45 port_name "out" parent type "mult_36" parent index 0
			Pin 10 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 1
				pin class 10 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "OUT_cfg"
					Input edge outputs
					pin number 10 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "OUT_cfg"
					Input edge outputs
					pin number 10 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "out"
					Output edge outputs
					pin number 46 port_name "out" parent type "mult_36" parent index 0
			Pin 11 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 1
				pin class 11 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "OUT_cfg"
					Input edge outputs
					pin number 11 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "OUT_cfg"
					Input edge outputs
					pin number 11 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 11 port_name "out"
					Output edge outputs
					pin number 47 port_name "out" parent type "mult_36" parent index 0
			Pin 12 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 1
				pin class 12 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "OUT_cfg"
					Input edge outputs
					pin number 12 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "OUT_cfg"
					Input edge outputs
					pin number 12 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 12 port_name "out"
					Output edge outputs
					pin number 48 port_name "out" parent type "mult_36" parent index 0
			Pin 13 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 1
				pin class 13 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "OUT_cfg"
					Input edge outputs
					pin number 13 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "OUT_cfg"
					Input edge outputs
					pin number 13 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 13 port_name "out"
					Output edge outputs
					pin number 49 port_name "out" parent type "mult_36" parent index 0
			Pin 14 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 1
				pin class 14 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "OUT_cfg"
					Input edge outputs
					pin number 14 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "OUT_cfg"
					Input edge outputs
					pin number 14 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 14 port_name "out"
					Output edge outputs
					pin number 50 port_name "out" parent type "mult_36" parent index 0
			Pin 15 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 1
				pin class 15 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "OUT_cfg"
					Input edge outputs
					pin number 15 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "OUT_cfg"
					Input edge outputs
					pin number 15 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 15 port_name "out"
					Output edge outputs
					pin number 51 port_name "out" parent type "mult_36" parent index 0
			Pin 16 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 1
				pin class 16 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "OUT_cfg"
					Input edge outputs
					pin number 16 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "OUT_cfg"
					Input edge outputs
					pin number 16 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 16 port_name "out"
					Output edge outputs
					pin number 52 port_name "out" parent type "mult_36" parent index 0
			Pin 17 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 1
				pin class 17 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "OUT_cfg"
					Input edge outputs
					pin number 17 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "OUT_cfg"
					Input edge outputs
					pin number 17 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 17 port_name "out"
					Output edge outputs
					pin number 53 port_name "out" parent type "mult_36" parent index 0
			Pin 18 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 1
				pin class 18 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "OUT_cfg"
					Input edge outputs
					pin number 18 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "OUT_cfg"
					Input edge outputs
					pin number 18 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 18 port_name "out"
					Output edge outputs
					pin number 54 port_name "out" parent type "mult_36" parent index 0
			Pin 19 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 1
				pin class 19 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "OUT_cfg"
					Input edge outputs
					pin number 19 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "OUT_cfg"
					Input edge outputs
					pin number 19 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 19 port_name "out"
					Output edge outputs
					pin number 55 port_name "out" parent type "mult_36" parent index 0
			Pin 20 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 1
				pin class 20 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "OUT_cfg"
					Input edge outputs
					pin number 20 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "OUT_cfg"
					Input edge outputs
					pin number 20 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 20 port_name "out"
					Output edge outputs
					pin number 56 port_name "out" parent type "mult_36" parent index 0
			Pin 21 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 1
				pin class 21 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "OUT_cfg"
					Input edge outputs
					pin number 21 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "OUT_cfg"
					Input edge outputs
					pin number 21 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 21 port_name "out"
					Output edge outputs
					pin number 57 port_name "out" parent type "mult_36" parent index 0
			Pin 22 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 1
				pin class 22 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "OUT_cfg"
					Input edge outputs
					pin number 22 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "OUT_cfg"
					Input edge outputs
					pin number 22 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 22 port_name "out"
					Output edge outputs
					pin number 58 port_name "out" parent type "mult_36" parent index 0
			Pin 23 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 1
				pin class 23 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "OUT_cfg"
					Input edge outputs
					pin number 23 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "OUT_cfg"
					Input edge outputs
					pin number 23 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 23 port_name "out"
					Output edge outputs
					pin number 59 port_name "out" parent type "mult_36" parent index 0
			Pin 24 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 1
				pin class 24 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "OUT_cfg"
					Input edge outputs
					pin number 24 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "OUT_cfg"
					Input edge outputs
					pin number 24 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 24 port_name "out"
					Output edge outputs
					pin number 60 port_name "out" parent type "mult_36" parent index 0
			Pin 25 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 1
				pin class 25 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "OUT_cfg"
					Input edge outputs
					pin number 25 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "OUT_cfg"
					Input edge outputs
					pin number 25 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 25 port_name "out"
					Output edge outputs
					pin number 61 port_name "out" parent type "mult_36" parent index 0
			Pin 26 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 1
				pin class 26 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "OUT_cfg"
					Input edge outputs
					pin number 26 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "OUT_cfg"
					Input edge outputs
					pin number 26 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 26 port_name "out"
					Output edge outputs
					pin number 62 port_name "out" parent type "mult_36" parent index 0
			Pin 27 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 1
				pin class 27 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "OUT_cfg"
					Input edge outputs
					pin number 27 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "OUT_cfg"
					Input edge outputs
					pin number 27 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 27 port_name "out"
					Output edge outputs
					pin number 63 port_name "out" parent type "mult_36" parent index 0
			Pin 28 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 1
				pin class 28 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "OUT_cfg"
					Input edge outputs
					pin number 28 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "OUT_cfg"
					Input edge outputs
					pin number 28 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 28 port_name "out"
					Output edge outputs
					pin number 64 port_name "out" parent type "mult_36" parent index 0
			Pin 29 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 1
				pin class 29 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "OUT_cfg"
					Input edge outputs
					pin number 29 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "OUT_cfg"
					Input edge outputs
					pin number 29 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 29 port_name "out"
					Output edge outputs
					pin number 65 port_name "out" parent type "mult_36" parent index 0
			Pin 30 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 1
				pin class 30 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "OUT_cfg"
					Input edge outputs
					pin number 30 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "OUT_cfg"
					Input edge outputs
					pin number 30 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 30 port_name "out"
					Output edge outputs
					pin number 66 port_name "out" parent type "mult_36" parent index 0
			Pin 31 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 1
				pin class 31 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "OUT_cfg"
					Input edge outputs
					pin number 31 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "OUT_cfg"
					Input edge outputs
					pin number 31 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 31 port_name "out"
					Output edge outputs
					pin number 67 port_name "out" parent type "mult_36" parent index 0
			Pin 32 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 1
				pin class 32 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "OUT_cfg"
					Input edge outputs
					pin number 32 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "OUT_cfg"
					Input edge outputs
					pin number 32 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 32 port_name "out"
					Output edge outputs
					pin number 68 port_name "out" parent type "mult_36" parent index 0
			Pin 33 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 1
				pin class 33 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "OUT_cfg"
					Input edge outputs
					pin number 33 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "OUT_cfg"
					Input edge outputs
					pin number 33 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 33 port_name "out"
					Output edge outputs
					pin number 69 port_name "out" parent type "mult_36" parent index 0
			Pin 34 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 1
				pin class 34 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "OUT_cfg"
					Input edge outputs
					pin number 34 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "OUT_cfg"
					Input edge outputs
					pin number 34 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 34 port_name "out"
					Output edge outputs
					pin number 70 port_name "out" parent type "mult_36" parent index 0
			Pin 35 port name "out" num input edges 2 num output edges 1 parent type "divisible_mult_18x18" parent index 1
				pin class 35 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "OUT_cfg"
					Input edge outputs
					pin number 35 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Input edge 1 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "OUT_cfg"
					Input edge outputs
					pin number 35 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 35 port_name "out"
					Output edge outputs
					pin number 71 port_name "out" parent type "mult_36" parent index 0
		Clock Ports: total ports 0
				Input class 0: 1 pins, Input class 1: 1 pins, Input class 2: 1 pins, Input class 3: 1 pins, Input class 4: 1 pins, Input class 5: 1 pins, Input class 6: 1 pins, Input class 7: 1 pins, Input class 8: 1 pins, Input class 9: 1 pins, Input class 10: 1 pins, Input class 11: 1 pins, Input class 12: 1 pins, Input class 13: 1 pins, Input class 14: 1 pins, Input class 15: 1 pins, Input class 16: 1 pins, Input class 17: 1 pins, Input class 18: 1 pins, Input class 19: 1 pins, Input class 20: 1 pins, Input class 21: 1 pins, Input class 22: 1 pins, Input class 23: 1 pins, Input class 24: 1 pins, Input class 25: 1 pins, Input class 26: 1 pins, Input class 27: 1 pins, Input class 28: 1 pins, Input class 29: 1 pins, Input class 30: 1 pins, Input class 31: 1 pins, Input class 32: 1 pins, Input class 33: 1 pins, Input class 34: 1 pins, Input class 35: 1 pins, Input class 36: 0 pins, 
		Output class 0: 1 pins, Output class 1: 1 pins, Output class 2: 1 pins, Output class 3: 1 pins, Output class 4: 1 pins, Output class 5: 1 pins, Output class 6: 1 pins, Output class 7: 1 pins, Output class 8: 1 pins, Output class 9: 1 pins, Output class 10: 1 pins, Output class 11: 1 pins, Output class 12: 1 pins, Output class 13: 1 pins, Output class 14: 1 pins, Output class 15: 1 pins, Output class 16: 1 pins, Output class 17: 1 pins, Output class 18: 1 pins, Output class 19: 1 pins, Output class 20: 1 pins, Output class 21: 1 pins, Output class 22: 1 pins, Output class 23: 1 pins, Output class 24: 1 pins, Output class 25: 1 pins, Output class 26: 1 pins, Output class 27: 1 pins, Output class 28: 1 pins, Output class 29: 1 pins, Output class 30: 1 pins, Output class 31: 1 pins, Output class 32: 1 pins, Output class 33: 1 pins, Output class 34: 1 pins, Output class 35: 1 pins, Output class 36: 0 pins, 
		Children:
			Physical Block: type "mult_9x9_slice"  index 0  num_children 2
				Parent Block: type "divisible_mult_18x18" index 1 
			Input Ports: total ports 2
						Port "A_cfg": num_pins 9 type 0 parent name "mult_9x9_slice"
				Pin 0 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "a"
						Input edge outputs
						pin number 0 port_name "A_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "A_cfg"
						Output edge outputs
						pin number 0 port_name "a" parent type "mult_9x9" parent index 0
				Pin 1 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 1 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "a"
						Input edge outputs
						pin number 1 port_name "A_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 1 port_name "A_cfg"
						Output edge outputs
						pin number 1 port_name "a" parent type "mult_9x9" parent index 0
				Pin 2 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 2 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "a"
						Input edge outputs
						pin number 2 port_name "A_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 2 port_name "A_cfg"
						Output edge outputs
						pin number 2 port_name "a" parent type "mult_9x9" parent index 0
				Pin 3 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 3 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "a"
						Input edge outputs
						pin number 3 port_name "A_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 3 port_name "A_cfg"
						Output edge outputs
						pin number 3 port_name "a" parent type "mult_9x9" parent index 0
				Pin 4 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 4 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "a"
						Input edge outputs
						pin number 4 port_name "A_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 4 port_name "A_cfg"
						Output edge outputs
						pin number 4 port_name "a" parent type "mult_9x9" parent index 0
				Pin 5 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 5 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "a"
						Input edge outputs
						pin number 5 port_name "A_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 5 port_name "A_cfg"
						Output edge outputs
						pin number 5 port_name "a" parent type "mult_9x9" parent index 0
				Pin 6 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 6 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "a"
						Input edge outputs
						pin number 6 port_name "A_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 6 port_name "A_cfg"
						Output edge outputs
						pin number 6 port_name "a" parent type "mult_9x9" parent index 0
				Pin 7 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 7 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "a"
						Input edge outputs
						pin number 7 port_name "A_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 7 port_name "A_cfg"
						Output edge outputs
						pin number 7 port_name "a" parent type "mult_9x9" parent index 0
				Pin 8 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 8 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "a"
						Input edge outputs
						pin number 8 port_name "A_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 8 port_name "A_cfg"
						Output edge outputs
						pin number 8 port_name "a" parent type "mult_9x9" parent index 0
			Port "B_cfg": num_pins 9 type 0 parent name "mult_9x9_slice"
				Pin 0 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 9 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "b"
						Input edge outputs
						pin number 0 port_name "B_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "B_cfg"
						Output edge outputs
						pin number 0 port_name "b" parent type "mult_9x9" parent index 0
				Pin 1 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 10 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "b"
						Input edge outputs
						pin number 1 port_name "B_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 1 port_name "B_cfg"
						Output edge outputs
						pin number 1 port_name "b" parent type "mult_9x9" parent index 0
				Pin 2 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 11 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "b"
						Input edge outputs
						pin number 2 port_name "B_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 2 port_name "B_cfg"
						Output edge outputs
						pin number 2 port_name "b" parent type "mult_9x9" parent index 0
				Pin 3 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 12 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "b"
						Input edge outputs
						pin number 3 port_name "B_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 3 port_name "B_cfg"
						Output edge outputs
						pin number 3 port_name "b" parent type "mult_9x9" parent index 0
				Pin 4 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 13 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "b"
						Input edge outputs
						pin number 4 port_name "B_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 4 port_name "B_cfg"
						Output edge outputs
						pin number 4 port_name "b" parent type "mult_9x9" parent index 0
				Pin 5 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 14 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "b"
						Input edge outputs
						pin number 5 port_name "B_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 5 port_name "B_cfg"
						Output edge outputs
						pin number 5 port_name "b" parent type "mult_9x9" parent index 0
				Pin 6 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 15 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "b"
						Input edge outputs
						pin number 6 port_name "B_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 6 port_name "B_cfg"
						Output edge outputs
						pin number 6 port_name "b" parent type "mult_9x9" parent index 0
				Pin 7 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 16 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "b"
						Input edge outputs
						pin number 7 port_name "B_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 7 port_name "B_cfg"
						Output edge outputs
						pin number 7 port_name "b" parent type "mult_9x9" parent index 0
				Pin 8 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 17 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "b"
						Input edge outputs
						pin number 8 port_name "B_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 8 port_name "B_cfg"
						Output edge outputs
						pin number 8 port_name "b" parent type "mult_9x9" parent index 0
			Output Ports: total ports 1
						Port "OUT_cfg": num_pins 18 type 1 parent name "mult_9x9_slice"
				Pin 0 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "out"
						Input edge outputs
						pin number 0 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "OUT_cfg"
						Output edge outputs
						pin number 0 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 1 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 1 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "out"
						Input edge outputs
						pin number 1 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 1 port_name "OUT_cfg"
						Output edge outputs
						pin number 1 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 2 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 2 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "out"
						Input edge outputs
						pin number 2 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 2 port_name "OUT_cfg"
						Output edge outputs
						pin number 2 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 3 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 3 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "out"
						Input edge outputs
						pin number 3 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 3 port_name "OUT_cfg"
						Output edge outputs
						pin number 3 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 4 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 4 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "out"
						Input edge outputs
						pin number 4 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 4 port_name "OUT_cfg"
						Output edge outputs
						pin number 4 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 5 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 5 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "out"
						Input edge outputs
						pin number 5 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 5 port_name "OUT_cfg"
						Output edge outputs
						pin number 5 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 6 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 6 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "out"
						Input edge outputs
						pin number 6 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 6 port_name "OUT_cfg"
						Output edge outputs
						pin number 6 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 7 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 7 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "out"
						Input edge outputs
						pin number 7 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 7 port_name "OUT_cfg"
						Output edge outputs
						pin number 7 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 8 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 8 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "out"
						Input edge outputs
						pin number 8 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 8 port_name "OUT_cfg"
						Output edge outputs
						pin number 8 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 9 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 9 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "out"
						Input edge outputs
						pin number 9 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 9 port_name "OUT_cfg"
						Output edge outputs
						pin number 9 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 10 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 10 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "out"
						Input edge outputs
						pin number 10 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 10 port_name "OUT_cfg"
						Output edge outputs
						pin number 10 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 11 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 11 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 11 port_name "out"
						Input edge outputs
						pin number 11 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 11 port_name "OUT_cfg"
						Output edge outputs
						pin number 11 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 12 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 12 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 12 port_name "out"
						Input edge outputs
						pin number 12 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 12 port_name "OUT_cfg"
						Output edge outputs
						pin number 12 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 13 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 13 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 13 port_name "out"
						Input edge outputs
						pin number 13 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 13 port_name "OUT_cfg"
						Output edge outputs
						pin number 13 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 14 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 14 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 14 port_name "out"
						Input edge outputs
						pin number 14 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 14 port_name "OUT_cfg"
						Output edge outputs
						pin number 14 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 15 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 15 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 15 port_name "out"
						Input edge outputs
						pin number 15 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 15 port_name "OUT_cfg"
						Output edge outputs
						pin number 15 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 16 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 16 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 16 port_name "out"
						Input edge outputs
						pin number 16 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 16 port_name "OUT_cfg"
						Output edge outputs
						pin number 16 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 17 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 0
					pin class 17 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 17 port_name "out"
						Input edge outputs
						pin number 17 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 17 port_name "OUT_cfg"
						Output edge outputs
						pin number 17 port_name "out" parent type "divisible_mult_18x18" parent index 1
			Clock Ports: total ports 0
						Input class 0: 1 pins, Input class 1: 1 pins, Input class 2: 1 pins, Input class 3: 1 pins, Input class 4: 1 pins, Input class 5: 1 pins, Input class 6: 1 pins, Input class 7: 1 pins, Input class 8: 1 pins, Input class 9: 1 pins, Input class 10: 1 pins, Input class 11: 1 pins, Input class 12: 1 pins, Input class 13: 1 pins, Input class 14: 1 pins, Input class 15: 1 pins, Input class 16: 1 pins, Input class 17: 1 pins, Input class 18: 0 pins, 
			Output class 0: 1 pins, Output class 1: 1 pins, Output class 2: 1 pins, Output class 3: 1 pins, Output class 4: 1 pins, Output class 5: 1 pins, Output class 6: 1 pins, Output class 7: 1 pins, Output class 8: 1 pins, Output class 9: 1 pins, Output class 10: 1 pins, Output class 11: 1 pins, Output class 12: 1 pins, Output class 13: 1 pins, Output class 14: 1 pins, Output class 15: 1 pins, Output class 16: 1 pins, Output class 17: 1 pins, Output class 18: 0 pins, 
			Children:
				Physical Block: type "mult_9x9"  index 0  num_children 1
					Parent Block: type "mult_9x9_slice" index 0 
				Input Ports: total ports 2
								Port "a": num_pins 9 type 0 parent name "mult_9x9"
					Pin 0 port name "a" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 36), (1 0), (2 0), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "A_cfg"
							Input edge outputs
							pin number 0 port_name "a" parent type "mult_9x9" parent index 0
					Pin 1 port name "a" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 37), (1 1), (2 1), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 1 port_name "A_cfg"
							Input edge outputs
							pin number 1 port_name "a" parent type "mult_9x9" parent index 0
					Pin 2 port name "a" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 38), (1 2), (2 2), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 2 port_name "A_cfg"
							Input edge outputs
							pin number 2 port_name "a" parent type "mult_9x9" parent index 0
					Pin 3 port name "a" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 39), (1 3), (2 3), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 3 port_name "A_cfg"
							Input edge outputs
							pin number 3 port_name "a" parent type "mult_9x9" parent index 0
					Pin 4 port name "a" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 40), (1 4), (2 4), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 4 port_name "A_cfg"
							Input edge outputs
							pin number 4 port_name "a" parent type "mult_9x9" parent index 0
					Pin 5 port name "a" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 41), (1 5), (2 5), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 5 port_name "A_cfg"
							Input edge outputs
							pin number 5 port_name "a" parent type "mult_9x9" parent index 0
					Pin 6 port name "a" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 42), (1 6), (2 6), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 6 port_name "A_cfg"
							Input edge outputs
							pin number 6 port_name "a" parent type "mult_9x9" parent index 0
					Pin 7 port name "a" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 43), (1 7), (2 7), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 7 port_name "A_cfg"
							Input edge outputs
							pin number 7 port_name "a" parent type "mult_9x9" parent index 0
					Pin 8 port name "a" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 44), (1 8), (2 8), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 8 port_name "A_cfg"
							Input edge outputs
							pin number 8 port_name "a" parent type "mult_9x9" parent index 0
				Port "b": num_pins 9 type 0 parent name "mult_9x9"
					Pin 0 port name "b" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 45), (1 9), (2 9), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "B_cfg"
							Input edge outputs
							pin number 0 port_name "b" parent type "mult_9x9" parent index 0
					Pin 1 port name "b" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 46), (1 10), (2 10), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 1 port_name "B_cfg"
							Input edge outputs
							pin number 1 port_name "b" parent type "mult_9x9" parent index 0
					Pin 2 port name "b" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 47), (1 11), (2 11), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 2 port_name "B_cfg"
							Input edge outputs
							pin number 2 port_name "b" parent type "mult_9x9" parent index 0
					Pin 3 port name "b" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 48), (1 12), (2 12), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 3 port_name "B_cfg"
							Input edge outputs
							pin number 3 port_name "b" parent type "mult_9x9" parent index 0
					Pin 4 port name "b" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 49), (1 13), (2 13), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 4 port_name "B_cfg"
							Input edge outputs
							pin number 4 port_name "b" parent type "mult_9x9" parent index 0
					Pin 5 port name "b" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 50), (1 14), (2 14), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 5 port_name "B_cfg"
							Input edge outputs
							pin number 5 port_name "b" parent type "mult_9x9" parent index 0
					Pin 6 port name "b" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 51), (1 15), (2 15), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 6 port_name "B_cfg"
							Input edge outputs
							pin number 6 port_name "b" parent type "mult_9x9" parent index 0
					Pin 7 port name "b" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 52), (1 16), (2 16), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 7 port_name "B_cfg"
							Input edge outputs
							pin number 7 port_name "b" parent type "mult_9x9" parent index 0
					Pin 8 port name "b" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 53), (1 17), (2 17), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 8 port_name "B_cfg"
							Input edge outputs
							pin number 8 port_name "b" parent type "mult_9x9" parent index 0
				Output Ports: total ports 1
								Port "out": num_pins 18 type 1 parent name "mult_9x9"
					Pin 0 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 36), (1 0), (2 0), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "out"
							Output edge outputs
							pin number 0 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Pin 1 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 37), (1 1), (2 1), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 1 port_name "out"
							Output edge outputs
							pin number 1 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Pin 2 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 38), (1 2), (2 2), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 2 port_name "out"
							Output edge outputs
							pin number 2 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Pin 3 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 39), (1 3), (2 3), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 3 port_name "out"
							Output edge outputs
							pin number 3 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Pin 4 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 40), (1 4), (2 4), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 4 port_name "out"
							Output edge outputs
							pin number 4 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Pin 5 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 41), (1 5), (2 5), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 5 port_name "out"
							Output edge outputs
							pin number 5 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Pin 6 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 42), (1 6), (2 6), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 6 port_name "out"
							Output edge outputs
							pin number 6 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Pin 7 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 43), (1 7), (2 7), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 7 port_name "out"
							Output edge outputs
							pin number 7 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Pin 8 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 44), (1 8), (2 8), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 8 port_name "out"
							Output edge outputs
							pin number 8 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Pin 9 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 45), (1 9), (2 9), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 9 port_name "out"
							Output edge outputs
							pin number 9 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Pin 10 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 46), (1 10), (2 10), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 10 port_name "out"
							Output edge outputs
							pin number 10 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Pin 11 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 47), (1 11), (2 11), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 11 port_name "out"
							Output edge outputs
							pin number 11 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Pin 12 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 48), (1 12), (2 12), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 12 port_name "out"
							Output edge outputs
							pin number 12 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Pin 13 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 49), (1 13), (2 13), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 13 port_name "out"
							Output edge outputs
							pin number 13 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Pin 14 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 50), (1 14), (2 14), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 14 port_name "out"
							Output edge outputs
							pin number 14 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Pin 15 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 51), (1 15), (2 15), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 15 port_name "out"
							Output edge outputs
							pin number 15 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Pin 16 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 52), (1 16), (2 16), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 16 port_name "out"
							Output edge outputs
							pin number 16 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
					Pin 17 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 53), (1 17), (2 17), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 17 port_name "out"
							Output edge outputs
							pin number 17 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 0
				Clock Ports: total ports 0
								
				
			Physical Block: type "mult_9x9_slice"  index 1  num_children 2
				Parent Block: type "divisible_mult_18x18" index 1 
			Input Ports: total ports 2
						Port "A_cfg": num_pins 9 type 0 parent name "mult_9x9_slice"
				Pin 0 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "a"
						Input edge outputs
						pin number 0 port_name "A_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "A_cfg"
						Output edge outputs
						pin number 0 port_name "a" parent type "mult_9x9" parent index 0
				Pin 1 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 1 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "a"
						Input edge outputs
						pin number 1 port_name "A_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 1 port_name "A_cfg"
						Output edge outputs
						pin number 1 port_name "a" parent type "mult_9x9" parent index 0
				Pin 2 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 2 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 11 port_name "a"
						Input edge outputs
						pin number 2 port_name "A_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 2 port_name "A_cfg"
						Output edge outputs
						pin number 2 port_name "a" parent type "mult_9x9" parent index 0
				Pin 3 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 3 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 12 port_name "a"
						Input edge outputs
						pin number 3 port_name "A_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 3 port_name "A_cfg"
						Output edge outputs
						pin number 3 port_name "a" parent type "mult_9x9" parent index 0
				Pin 4 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 4 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 13 port_name "a"
						Input edge outputs
						pin number 4 port_name "A_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 4 port_name "A_cfg"
						Output edge outputs
						pin number 4 port_name "a" parent type "mult_9x9" parent index 0
				Pin 5 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 5 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 14 port_name "a"
						Input edge outputs
						pin number 5 port_name "A_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 5 port_name "A_cfg"
						Output edge outputs
						pin number 5 port_name "a" parent type "mult_9x9" parent index 0
				Pin 6 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 6 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 15 port_name "a"
						Input edge outputs
						pin number 6 port_name "A_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 6 port_name "A_cfg"
						Output edge outputs
						pin number 6 port_name "a" parent type "mult_9x9" parent index 0
				Pin 7 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 7 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 16 port_name "a"
						Input edge outputs
						pin number 7 port_name "A_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 7 port_name "A_cfg"
						Output edge outputs
						pin number 7 port_name "a" parent type "mult_9x9" parent index 0
				Pin 8 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 8 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 17 port_name "a"
						Input edge outputs
						pin number 8 port_name "A_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 8 port_name "A_cfg"
						Output edge outputs
						pin number 8 port_name "a" parent type "mult_9x9" parent index 0
			Port "B_cfg": num_pins 9 type 0 parent name "mult_9x9_slice"
				Pin 0 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 9 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "b"
						Input edge outputs
						pin number 0 port_name "B_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "B_cfg"
						Output edge outputs
						pin number 0 port_name "b" parent type "mult_9x9" parent index 0
				Pin 1 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 10 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "b"
						Input edge outputs
						pin number 1 port_name "B_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 1 port_name "B_cfg"
						Output edge outputs
						pin number 1 port_name "b" parent type "mult_9x9" parent index 0
				Pin 2 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 11 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 11 port_name "b"
						Input edge outputs
						pin number 2 port_name "B_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 2 port_name "B_cfg"
						Output edge outputs
						pin number 2 port_name "b" parent type "mult_9x9" parent index 0
				Pin 3 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 12 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 12 port_name "b"
						Input edge outputs
						pin number 3 port_name "B_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 3 port_name "B_cfg"
						Output edge outputs
						pin number 3 port_name "b" parent type "mult_9x9" parent index 0
				Pin 4 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 13 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 13 port_name "b"
						Input edge outputs
						pin number 4 port_name "B_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 4 port_name "B_cfg"
						Output edge outputs
						pin number 4 port_name "b" parent type "mult_9x9" parent index 0
				Pin 5 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 14 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 14 port_name "b"
						Input edge outputs
						pin number 5 port_name "B_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 5 port_name "B_cfg"
						Output edge outputs
						pin number 5 port_name "b" parent type "mult_9x9" parent index 0
				Pin 6 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 15 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 15 port_name "b"
						Input edge outputs
						pin number 6 port_name "B_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 6 port_name "B_cfg"
						Output edge outputs
						pin number 6 port_name "b" parent type "mult_9x9" parent index 0
				Pin 7 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 16 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 16 port_name "b"
						Input edge outputs
						pin number 7 port_name "B_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 7 port_name "B_cfg"
						Output edge outputs
						pin number 7 port_name "b" parent type "mult_9x9" parent index 0
				Pin 8 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 17 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 17 port_name "b"
						Input edge outputs
						pin number 8 port_name "B_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 8 port_name "B_cfg"
						Output edge outputs
						pin number 8 port_name "b" parent type "mult_9x9" parent index 0
			Output Ports: total ports 1
						Port "OUT_cfg": num_pins 18 type 1 parent name "mult_9x9_slice"
				Pin 0 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "out"
						Input edge outputs
						pin number 0 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "OUT_cfg"
						Output edge outputs
						pin number 18 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 1 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 1 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "out"
						Input edge outputs
						pin number 1 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 1 port_name "OUT_cfg"
						Output edge outputs
						pin number 19 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 2 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 2 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "out"
						Input edge outputs
						pin number 2 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 2 port_name "OUT_cfg"
						Output edge outputs
						pin number 20 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 3 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 3 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "out"
						Input edge outputs
						pin number 3 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 3 port_name "OUT_cfg"
						Output edge outputs
						pin number 21 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 4 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 4 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "out"
						Input edge outputs
						pin number 4 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 4 port_name "OUT_cfg"
						Output edge outputs
						pin number 22 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 5 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 5 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "out"
						Input edge outputs
						pin number 5 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 5 port_name "OUT_cfg"
						Output edge outputs
						pin number 23 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 6 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 6 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "out"
						Input edge outputs
						pin number 6 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 6 port_name "OUT_cfg"
						Output edge outputs
						pin number 24 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 7 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 7 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "out"
						Input edge outputs
						pin number 7 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 7 port_name "OUT_cfg"
						Output edge outputs
						pin number 25 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 8 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 8 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "out"
						Input edge outputs
						pin number 8 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 8 port_name "OUT_cfg"
						Output edge outputs
						pin number 26 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 9 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 9 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "out"
						Input edge outputs
						pin number 9 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 9 port_name "OUT_cfg"
						Output edge outputs
						pin number 27 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 10 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 10 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "out"
						Input edge outputs
						pin number 10 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 10 port_name "OUT_cfg"
						Output edge outputs
						pin number 28 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 11 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 11 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 11 port_name "out"
						Input edge outputs
						pin number 11 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 11 port_name "OUT_cfg"
						Output edge outputs
						pin number 29 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 12 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 12 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 12 port_name "out"
						Input edge outputs
						pin number 12 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 12 port_name "OUT_cfg"
						Output edge outputs
						pin number 30 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 13 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 13 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 13 port_name "out"
						Input edge outputs
						pin number 13 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 13 port_name "OUT_cfg"
						Output edge outputs
						pin number 31 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 14 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 14 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 14 port_name "out"
						Input edge outputs
						pin number 14 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 14 port_name "OUT_cfg"
						Output edge outputs
						pin number 32 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 15 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 15 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 15 port_name "out"
						Input edge outputs
						pin number 15 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 15 port_name "OUT_cfg"
						Output edge outputs
						pin number 33 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 16 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 16 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 16 port_name "out"
						Input edge outputs
						pin number 16 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 16 port_name "OUT_cfg"
						Output edge outputs
						pin number 34 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 17 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_9x9_slice" parent index 1
					pin class 17 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 17 port_name "out"
						Input edge outputs
						pin number 17 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 17 port_name "OUT_cfg"
						Output edge outputs
						pin number 35 port_name "out" parent type "divisible_mult_18x18" parent index 1
			Clock Ports: total ports 0
						Input class 0: 1 pins, Input class 1: 1 pins, Input class 2: 1 pins, Input class 3: 1 pins, Input class 4: 1 pins, Input class 5: 1 pins, Input class 6: 1 pins, Input class 7: 1 pins, Input class 8: 1 pins, Input class 9: 1 pins, Input class 10: 1 pins, Input class 11: 1 pins, Input class 12: 1 pins, Input class 13: 1 pins, Input class 14: 1 pins, Input class 15: 1 pins, Input class 16: 1 pins, Input class 17: 1 pins, Input class 18: 0 pins, 
			Output class 0: 1 pins, Output class 1: 1 pins, Output class 2: 1 pins, Output class 3: 1 pins, Output class 4: 1 pins, Output class 5: 1 pins, Output class 6: 1 pins, Output class 7: 1 pins, Output class 8: 1 pins, Output class 9: 1 pins, Output class 10: 1 pins, Output class 11: 1 pins, Output class 12: 1 pins, Output class 13: 1 pins, Output class 14: 1 pins, Output class 15: 1 pins, Output class 16: 1 pins, Output class 17: 1 pins, Output class 18: 0 pins, 
			Children:
				Physical Block: type "mult_9x9"  index 0  num_children 1
					Parent Block: type "mult_9x9_slice" index 1 
				Input Ports: total ports 2
								Port "a": num_pins 9 type 0 parent name "mult_9x9"
					Pin 0 port name "a" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 54), (1 18), (2 0), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "A_cfg"
							Input edge outputs
							pin number 0 port_name "a" parent type "mult_9x9" parent index 0
					Pin 1 port name "a" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 55), (1 19), (2 1), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 1 port_name "A_cfg"
							Input edge outputs
							pin number 1 port_name "a" parent type "mult_9x9" parent index 0
					Pin 2 port name "a" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 56), (1 20), (2 2), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 2 port_name "A_cfg"
							Input edge outputs
							pin number 2 port_name "a" parent type "mult_9x9" parent index 0
					Pin 3 port name "a" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 57), (1 21), (2 3), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 3 port_name "A_cfg"
							Input edge outputs
							pin number 3 port_name "a" parent type "mult_9x9" parent index 0
					Pin 4 port name "a" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 58), (1 22), (2 4), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 4 port_name "A_cfg"
							Input edge outputs
							pin number 4 port_name "a" parent type "mult_9x9" parent index 0
					Pin 5 port name "a" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 59), (1 23), (2 5), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 5 port_name "A_cfg"
							Input edge outputs
							pin number 5 port_name "a" parent type "mult_9x9" parent index 0
					Pin 6 port name "a" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 60), (1 24), (2 6), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 6 port_name "A_cfg"
							Input edge outputs
							pin number 6 port_name "a" parent type "mult_9x9" parent index 0
					Pin 7 port name "a" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 61), (1 25), (2 7), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 7 port_name "A_cfg"
							Input edge outputs
							pin number 7 port_name "a" parent type "mult_9x9" parent index 0
					Pin 8 port name "a" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 62), (1 26), (2 8), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 8 port_name "A_cfg"
							Input edge outputs
							pin number 8 port_name "a" parent type "mult_9x9" parent index 0
				Port "b": num_pins 9 type 0 parent name "mult_9x9"
					Pin 0 port name "b" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 63), (1 27), (2 9), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "B_cfg"
							Input edge outputs
							pin number 0 port_name "b" parent type "mult_9x9" parent index 0
					Pin 1 port name "b" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 64), (1 28), (2 10), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 1 port_name "B_cfg"
							Input edge outputs
							pin number 1 port_name "b" parent type "mult_9x9" parent index 0
					Pin 2 port name "b" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 65), (1 29), (2 11), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 2 port_name "B_cfg"
							Input edge outputs
							pin number 2 port_name "b" parent type "mult_9x9" parent index 0
					Pin 3 port name "b" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 66), (1 30), (2 12), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 3 port_name "B_cfg"
							Input edge outputs
							pin number 3 port_name "b" parent type "mult_9x9" parent index 0
					Pin 4 port name "b" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 67), (1 31), (2 13), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 4 port_name "B_cfg"
							Input edge outputs
							pin number 4 port_name "b" parent type "mult_9x9" parent index 0
					Pin 5 port name "b" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 68), (1 32), (2 14), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 5 port_name "B_cfg"
							Input edge outputs
							pin number 5 port_name "b" parent type "mult_9x9" parent index 0
					Pin 6 port name "b" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 69), (1 33), (2 15), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 6 port_name "B_cfg"
							Input edge outputs
							pin number 6 port_name "b" parent type "mult_9x9" parent index 0
					Pin 7 port name "b" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 70), (1 34), (2 16), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 7 port_name "B_cfg"
							Input edge outputs
							pin number 7 port_name "b" parent type "mult_9x9" parent index 0
					Pin 8 port name "b" num input edges 1 num output edges 0 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 71), (1 35), (2 17), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 8 port_name "B_cfg"
							Input edge outputs
							pin number 8 port_name "b" parent type "mult_9x9" parent index 0
				Output Ports: total ports 1
								Port "out": num_pins 18 type 1 parent name "mult_9x9"
					Pin 0 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 54), (1 18), (2 0), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "out"
							Output edge outputs
							pin number 0 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Pin 1 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 55), (1 19), (2 1), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 1 port_name "out"
							Output edge outputs
							pin number 1 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Pin 2 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 56), (1 20), (2 2), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 2 port_name "out"
							Output edge outputs
							pin number 2 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Pin 3 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 57), (1 21), (2 3), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 3 port_name "out"
							Output edge outputs
							pin number 3 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Pin 4 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 58), (1 22), (2 4), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 4 port_name "out"
							Output edge outputs
							pin number 4 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Pin 5 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 59), (1 23), (2 5), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 5 port_name "out"
							Output edge outputs
							pin number 5 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Pin 6 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 60), (1 24), (2 6), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 6 port_name "out"
							Output edge outputs
							pin number 6 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Pin 7 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 61), (1 25), (2 7), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 7 port_name "out"
							Output edge outputs
							pin number 7 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Pin 8 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 62), (1 26), (2 8), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 8 port_name "out"
							Output edge outputs
							pin number 8 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Pin 9 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 63), (1 27), (2 9), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 9 port_name "out"
							Output edge outputs
							pin number 9 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Pin 10 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 64), (1 28), (2 10), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 10 port_name "out"
							Output edge outputs
							pin number 10 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Pin 11 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 65), (1 29), (2 11), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 11 port_name "out"
							Output edge outputs
							pin number 11 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Pin 12 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 66), (1 30), (2 12), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 12 port_name "out"
							Output edge outputs
							pin number 12 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Pin 13 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 67), (1 31), (2 13), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 13 port_name "out"
							Output edge outputs
							pin number 13 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Pin 14 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 68), (1 32), (2 14), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 14 port_name "out"
							Output edge outputs
							pin number 14 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Pin 15 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 69), (1 33), (2 15), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 15 port_name "out"
							Output edge outputs
							pin number 15 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Pin 16 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 70), (1 34), (2 16), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 16 port_name "out"
							Output edge outputs
							pin number 16 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
					Pin 17 port name "out" num input edges 0 num output edges 1 parent type "mult_9x9" parent index 0
						pin class (depth, pin class): (0 71), (1 35), (2 17), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 17 port_name "out"
							Output edge outputs
							pin number 17 port_name "OUT_cfg" parent type "mult_9x9_slice" parent index 1
				Clock Ports: total ports 0
								
				
			Physical Block: type "mult_18x18_slice"  index 0  num_children 1
				Parent Block: type "divisible_mult_18x18" index 1 
			Input Ports: total ports 2
						Port "A_cfg": num_pins 18 type 0 parent name "mult_18x18_slice"
				Pin 0 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "a"
						Input edge outputs
						pin number 0 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "A_cfg"
						Output edge outputs
						pin number 0 port_name "a" parent type "mult_18x18" parent index 0
				Pin 1 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 1 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "a"
						Input edge outputs
						pin number 1 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 1 port_name "A_cfg"
						Output edge outputs
						pin number 1 port_name "a" parent type "mult_18x18" parent index 0
				Pin 2 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 2 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "a"
						Input edge outputs
						pin number 2 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 2 port_name "A_cfg"
						Output edge outputs
						pin number 2 port_name "a" parent type "mult_18x18" parent index 0
				Pin 3 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 3 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "a"
						Input edge outputs
						pin number 3 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 3 port_name "A_cfg"
						Output edge outputs
						pin number 3 port_name "a" parent type "mult_18x18" parent index 0
				Pin 4 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 4 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "a"
						Input edge outputs
						pin number 4 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 4 port_name "A_cfg"
						Output edge outputs
						pin number 4 port_name "a" parent type "mult_18x18" parent index 0
				Pin 5 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 5 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "a"
						Input edge outputs
						pin number 5 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 5 port_name "A_cfg"
						Output edge outputs
						pin number 5 port_name "a" parent type "mult_18x18" parent index 0
				Pin 6 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 6 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "a"
						Input edge outputs
						pin number 6 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 6 port_name "A_cfg"
						Output edge outputs
						pin number 6 port_name "a" parent type "mult_18x18" parent index 0
				Pin 7 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 7 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "a"
						Input edge outputs
						pin number 7 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 7 port_name "A_cfg"
						Output edge outputs
						pin number 7 port_name "a" parent type "mult_18x18" parent index 0
				Pin 8 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 8 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "a"
						Input edge outputs
						pin number 8 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 8 port_name "A_cfg"
						Output edge outputs
						pin number 8 port_name "a" parent type "mult_18x18" parent index 0
				Pin 9 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 9 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "a"
						Input edge outputs
						pin number 9 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 9 port_name "A_cfg"
						Output edge outputs
						pin number 9 port_name "a" parent type "mult_18x18" parent index 0
				Pin 10 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 10 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "a"
						Input edge outputs
						pin number 10 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 10 port_name "A_cfg"
						Output edge outputs
						pin number 10 port_name "a" parent type "mult_18x18" parent index 0
				Pin 11 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 11 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 11 port_name "a"
						Input edge outputs
						pin number 11 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 11 port_name "A_cfg"
						Output edge outputs
						pin number 11 port_name "a" parent type "mult_18x18" parent index 0
				Pin 12 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 12 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 12 port_name "a"
						Input edge outputs
						pin number 12 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 12 port_name "A_cfg"
						Output edge outputs
						pin number 12 port_name "a" parent type "mult_18x18" parent index 0
				Pin 13 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 13 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 13 port_name "a"
						Input edge outputs
						pin number 13 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 13 port_name "A_cfg"
						Output edge outputs
						pin number 13 port_name "a" parent type "mult_18x18" parent index 0
				Pin 14 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 14 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 14 port_name "a"
						Input edge outputs
						pin number 14 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 14 port_name "A_cfg"
						Output edge outputs
						pin number 14 port_name "a" parent type "mult_18x18" parent index 0
				Pin 15 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 15 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 15 port_name "a"
						Input edge outputs
						pin number 15 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 15 port_name "A_cfg"
						Output edge outputs
						pin number 15 port_name "a" parent type "mult_18x18" parent index 0
				Pin 16 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 16 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 16 port_name "a"
						Input edge outputs
						pin number 16 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 16 port_name "A_cfg"
						Output edge outputs
						pin number 16 port_name "a" parent type "mult_18x18" parent index 0
				Pin 17 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 17 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 17 port_name "a"
						Input edge outputs
						pin number 17 port_name "A_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 17 port_name "A_cfg"
						Output edge outputs
						pin number 17 port_name "a" parent type "mult_18x18" parent index 0
			Port "B_cfg": num_pins 18 type 0 parent name "mult_18x18_slice"
				Pin 0 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 18 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "b"
						Input edge outputs
						pin number 0 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "B_cfg"
						Output edge outputs
						pin number 0 port_name "b" parent type "mult_18x18" parent index 0
				Pin 1 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 19 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "b"
						Input edge outputs
						pin number 1 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 1 port_name "B_cfg"
						Output edge outputs
						pin number 1 port_name "b" parent type "mult_18x18" parent index 0
				Pin 2 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 20 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "b"
						Input edge outputs
						pin number 2 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 2 port_name "B_cfg"
						Output edge outputs
						pin number 2 port_name "b" parent type "mult_18x18" parent index 0
				Pin 3 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 21 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "b"
						Input edge outputs
						pin number 3 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 3 port_name "B_cfg"
						Output edge outputs
						pin number 3 port_name "b" parent type "mult_18x18" parent index 0
				Pin 4 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 22 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "b"
						Input edge outputs
						pin number 4 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 4 port_name "B_cfg"
						Output edge outputs
						pin number 4 port_name "b" parent type "mult_18x18" parent index 0
				Pin 5 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 23 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "b"
						Input edge outputs
						pin number 5 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 5 port_name "B_cfg"
						Output edge outputs
						pin number 5 port_name "b" parent type "mult_18x18" parent index 0
				Pin 6 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 24 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "b"
						Input edge outputs
						pin number 6 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 6 port_name "B_cfg"
						Output edge outputs
						pin number 6 port_name "b" parent type "mult_18x18" parent index 0
				Pin 7 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 25 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "b"
						Input edge outputs
						pin number 7 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 7 port_name "B_cfg"
						Output edge outputs
						pin number 7 port_name "b" parent type "mult_18x18" parent index 0
				Pin 8 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 26 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "b"
						Input edge outputs
						pin number 8 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 8 port_name "B_cfg"
						Output edge outputs
						pin number 8 port_name "b" parent type "mult_18x18" parent index 0
				Pin 9 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 27 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "b"
						Input edge outputs
						pin number 9 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 9 port_name "B_cfg"
						Output edge outputs
						pin number 9 port_name "b" parent type "mult_18x18" parent index 0
				Pin 10 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 28 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "b"
						Input edge outputs
						pin number 10 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 10 port_name "B_cfg"
						Output edge outputs
						pin number 10 port_name "b" parent type "mult_18x18" parent index 0
				Pin 11 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 29 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 11 port_name "b"
						Input edge outputs
						pin number 11 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 11 port_name "B_cfg"
						Output edge outputs
						pin number 11 port_name "b" parent type "mult_18x18" parent index 0
				Pin 12 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 30 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 12 port_name "b"
						Input edge outputs
						pin number 12 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 12 port_name "B_cfg"
						Output edge outputs
						pin number 12 port_name "b" parent type "mult_18x18" parent index 0
				Pin 13 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 31 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 13 port_name "b"
						Input edge outputs
						pin number 13 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 13 port_name "B_cfg"
						Output edge outputs
						pin number 13 port_name "b" parent type "mult_18x18" parent index 0
				Pin 14 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 32 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 14 port_name "b"
						Input edge outputs
						pin number 14 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 14 port_name "B_cfg"
						Output edge outputs
						pin number 14 port_name "b" parent type "mult_18x18" parent index 0
				Pin 15 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 33 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 15 port_name "b"
						Input edge outputs
						pin number 15 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 15 port_name "B_cfg"
						Output edge outputs
						pin number 15 port_name "b" parent type "mult_18x18" parent index 0
				Pin 16 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 34 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 16 port_name "b"
						Input edge outputs
						pin number 16 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 16 port_name "B_cfg"
						Output edge outputs
						pin number 16 port_name "b" parent type "mult_18x18" parent index 0
				Pin 17 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 35 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 17 port_name "b"
						Input edge outputs
						pin number 17 port_name "B_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 17 port_name "B_cfg"
						Output edge outputs
						pin number 17 port_name "b" parent type "mult_18x18" parent index 0
			Output Ports: total ports 1
						Port "OUT_cfg": num_pins 36 type 1 parent name "mult_18x18_slice"
				Pin 0 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 0 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "out"
						Input edge outputs
						pin number 0 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "OUT_cfg"
						Output edge outputs
						pin number 0 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 1 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 1 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "out"
						Input edge outputs
						pin number 1 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 1 port_name "OUT_cfg"
						Output edge outputs
						pin number 1 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 2 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 2 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "out"
						Input edge outputs
						pin number 2 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 2 port_name "OUT_cfg"
						Output edge outputs
						pin number 2 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 3 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 3 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "out"
						Input edge outputs
						pin number 3 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 3 port_name "OUT_cfg"
						Output edge outputs
						pin number 3 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 4 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 4 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "out"
						Input edge outputs
						pin number 4 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 4 port_name "OUT_cfg"
						Output edge outputs
						pin number 4 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 5 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 5 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "out"
						Input edge outputs
						pin number 5 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 5 port_name "OUT_cfg"
						Output edge outputs
						pin number 5 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 6 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 6 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "out"
						Input edge outputs
						pin number 6 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 6 port_name "OUT_cfg"
						Output edge outputs
						pin number 6 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 7 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 7 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "out"
						Input edge outputs
						pin number 7 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 7 port_name "OUT_cfg"
						Output edge outputs
						pin number 7 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 8 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 8 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "out"
						Input edge outputs
						pin number 8 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 8 port_name "OUT_cfg"
						Output edge outputs
						pin number 8 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 9 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 9 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "out"
						Input edge outputs
						pin number 9 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 9 port_name "OUT_cfg"
						Output edge outputs
						pin number 9 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 10 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 10 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "out"
						Input edge outputs
						pin number 10 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 10 port_name "OUT_cfg"
						Output edge outputs
						pin number 10 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 11 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 11 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 11 port_name "out"
						Input edge outputs
						pin number 11 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 11 port_name "OUT_cfg"
						Output edge outputs
						pin number 11 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 12 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 12 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 12 port_name "out"
						Input edge outputs
						pin number 12 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 12 port_name "OUT_cfg"
						Output edge outputs
						pin number 12 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 13 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 13 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 13 port_name "out"
						Input edge outputs
						pin number 13 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 13 port_name "OUT_cfg"
						Output edge outputs
						pin number 13 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 14 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 14 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 14 port_name "out"
						Input edge outputs
						pin number 14 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 14 port_name "OUT_cfg"
						Output edge outputs
						pin number 14 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 15 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 15 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 15 port_name "out"
						Input edge outputs
						pin number 15 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 15 port_name "OUT_cfg"
						Output edge outputs
						pin number 15 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 16 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 16 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 16 port_name "out"
						Input edge outputs
						pin number 16 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 16 port_name "OUT_cfg"
						Output edge outputs
						pin number 16 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 17 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 17 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 17 port_name "out"
						Input edge outputs
						pin number 17 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 17 port_name "OUT_cfg"
						Output edge outputs
						pin number 17 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 18 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 18 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 18 port_name "out"
						Input edge outputs
						pin number 18 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 18 port_name "OUT_cfg"
						Output edge outputs
						pin number 18 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 19 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 19 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 19 port_name "out"
						Input edge outputs
						pin number 19 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 19 port_name "OUT_cfg"
						Output edge outputs
						pin number 19 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 20 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 20 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 20 port_name "out"
						Input edge outputs
						pin number 20 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 20 port_name "OUT_cfg"
						Output edge outputs
						pin number 20 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 21 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 21 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 21 port_name "out"
						Input edge outputs
						pin number 21 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 21 port_name "OUT_cfg"
						Output edge outputs
						pin number 21 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 22 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 22 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 22 port_name "out"
						Input edge outputs
						pin number 22 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 22 port_name "OUT_cfg"
						Output edge outputs
						pin number 22 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 23 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 23 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 23 port_name "out"
						Input edge outputs
						pin number 23 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 23 port_name "OUT_cfg"
						Output edge outputs
						pin number 23 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 24 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 24 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 24 port_name "out"
						Input edge outputs
						pin number 24 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 24 port_name "OUT_cfg"
						Output edge outputs
						pin number 24 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 25 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 25 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 25 port_name "out"
						Input edge outputs
						pin number 25 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 25 port_name "OUT_cfg"
						Output edge outputs
						pin number 25 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 26 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 26 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 26 port_name "out"
						Input edge outputs
						pin number 26 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 26 port_name "OUT_cfg"
						Output edge outputs
						pin number 26 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 27 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 27 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 27 port_name "out"
						Input edge outputs
						pin number 27 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 27 port_name "OUT_cfg"
						Output edge outputs
						pin number 27 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 28 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 28 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 28 port_name "out"
						Input edge outputs
						pin number 28 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 28 port_name "OUT_cfg"
						Output edge outputs
						pin number 28 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 29 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 29 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 29 port_name "out"
						Input edge outputs
						pin number 29 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 29 port_name "OUT_cfg"
						Output edge outputs
						pin number 29 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 30 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 30 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 30 port_name "out"
						Input edge outputs
						pin number 30 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 30 port_name "OUT_cfg"
						Output edge outputs
						pin number 30 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 31 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 31 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 31 port_name "out"
						Input edge outputs
						pin number 31 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 31 port_name "OUT_cfg"
						Output edge outputs
						pin number 31 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 32 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 32 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 32 port_name "out"
						Input edge outputs
						pin number 32 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 32 port_name "OUT_cfg"
						Output edge outputs
						pin number 32 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 33 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 33 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 33 port_name "out"
						Input edge outputs
						pin number 33 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 33 port_name "OUT_cfg"
						Output edge outputs
						pin number 33 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 34 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 34 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 34 port_name "out"
						Input edge outputs
						pin number 34 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 34 port_name "OUT_cfg"
						Output edge outputs
						pin number 34 port_name "out" parent type "divisible_mult_18x18" parent index 1
				Pin 35 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_18x18_slice" parent index 0
					pin class 35 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 35 port_name "out"
						Input edge outputs
						pin number 35 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 35 port_name "OUT_cfg"
						Output edge outputs
						pin number 35 port_name "out" parent type "divisible_mult_18x18" parent index 1
			Clock Ports: total ports 0
						Input class 0: 1 pins, Input class 1: 1 pins, Input class 2: 1 pins, Input class 3: 1 pins, Input class 4: 1 pins, Input class 5: 1 pins, Input class 6: 1 pins, Input class 7: 1 pins, Input class 8: 1 pins, Input class 9: 1 pins, Input class 10: 1 pins, Input class 11: 1 pins, Input class 12: 1 pins, Input class 13: 1 pins, Input class 14: 1 pins, Input class 15: 1 pins, Input class 16: 1 pins, Input class 17: 1 pins, Input class 18: 1 pins, Input class 19: 1 pins, Input class 20: 1 pins, Input class 21: 1 pins, Input class 22: 1 pins, Input class 23: 1 pins, Input class 24: 1 pins, Input class 25: 1 pins, Input class 26: 1 pins, Input class 27: 1 pins, Input class 28: 1 pins, Input class 29: 1 pins, Input class 30: 1 pins, Input class 31: 1 pins, Input class 32: 1 pins, Input class 33: 1 pins, Input class 34: 1 pins, Input class 35: 1 pins, Input class 36: 0 pins, 
			Output class 0: 1 pins, Output class 1: 1 pins, Output class 2: 1 pins, Output class 3: 1 pins, Output class 4: 1 pins, Output class 5: 1 pins, Output class 6: 1 pins, Output class 7: 1 pins, Output class 8: 1 pins, Output class 9: 1 pins, Output class 10: 1 pins, Output class 11: 1 pins, Output class 12: 1 pins, Output class 13: 1 pins, Output class 14: 1 pins, Output class 15: 1 pins, Output class 16: 1 pins, Output class 17: 1 pins, Output class 18: 1 pins, Output class 19: 1 pins, Output class 20: 1 pins, Output class 21: 1 pins, Output class 22: 1 pins, Output class 23: 1 pins, Output class 24: 1 pins, Output class 25: 1 pins, Output class 26: 1 pins, Output class 27: 1 pins, Output class 28: 1 pins, Output class 29: 1 pins, Output class 30: 1 pins, Output class 31: 1 pins, Output class 32: 1 pins, Output class 33: 1 pins, Output class 34: 1 pins, Output class 35: 1 pins, Output class 36: 0 pins, 
			Children:
				Physical Block: type "mult_18x18"  index 0  num_children 1
					Parent Block: type "mult_18x18_slice" index 0 
				Input Ports: total ports 2
								Port "a": num_pins 18 type 0 parent name "mult_18x18"
					Pin 0 port name "a" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 36), (1 0), (2 0), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "A_cfg"
							Input edge outputs
							pin number 0 port_name "a" parent type "mult_18x18" parent index 0
					Pin 1 port name "a" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 37), (1 1), (2 1), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 1 port_name "A_cfg"
							Input edge outputs
							pin number 1 port_name "a" parent type "mult_18x18" parent index 0
					Pin 2 port name "a" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 38), (1 2), (2 2), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 2 port_name "A_cfg"
							Input edge outputs
							pin number 2 port_name "a" parent type "mult_18x18" parent index 0
					Pin 3 port name "a" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 39), (1 3), (2 3), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 3 port_name "A_cfg"
							Input edge outputs
							pin number 3 port_name "a" parent type "mult_18x18" parent index 0
					Pin 4 port name "a" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 40), (1 4), (2 4), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 4 port_name "A_cfg"
							Input edge outputs
							pin number 4 port_name "a" parent type "mult_18x18" parent index 0
					Pin 5 port name "a" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 41), (1 5), (2 5), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 5 port_name "A_cfg"
							Input edge outputs
							pin number 5 port_name "a" parent type "mult_18x18" parent index 0
					Pin 6 port name "a" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 42), (1 6), (2 6), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 6 port_name "A_cfg"
							Input edge outputs
							pin number 6 port_name "a" parent type "mult_18x18" parent index 0
					Pin 7 port name "a" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 43), (1 7), (2 7), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 7 port_name "A_cfg"
							Input edge outputs
							pin number 7 port_name "a" parent type "mult_18x18" parent index 0
					Pin 8 port name "a" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 44), (1 8), (2 8), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 8 port_name "A_cfg"
							Input edge outputs
							pin number 8 port_name "a" parent type "mult_18x18" parent index 0
					Pin 9 port name "a" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 54), (1 18), (2 9), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 9 port_name "A_cfg"
							Input edge outputs
							pin number 9 port_name "a" parent type "mult_18x18" parent index 0
					Pin 10 port name "a" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 55), (1 19), (2 10), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 10 port_name "A_cfg"
							Input edge outputs
							pin number 10 port_name "a" parent type "mult_18x18" parent index 0
					Pin 11 port name "a" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 56), (1 20), (2 11), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 11 port_name "A_cfg"
							Input edge outputs
							pin number 11 port_name "a" parent type "mult_18x18" parent index 0
					Pin 12 port name "a" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 57), (1 21), (2 12), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 12 port_name "A_cfg"
							Input edge outputs
							pin number 12 port_name "a" parent type "mult_18x18" parent index 0
					Pin 13 port name "a" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 58), (1 22), (2 13), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 13 port_name "A_cfg"
							Input edge outputs
							pin number 13 port_name "a" parent type "mult_18x18" parent index 0
					Pin 14 port name "a" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 59), (1 23), (2 14), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 14 port_name "A_cfg"
							Input edge outputs
							pin number 14 port_name "a" parent type "mult_18x18" parent index 0
					Pin 15 port name "a" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 60), (1 24), (2 15), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 15 port_name "A_cfg"
							Input edge outputs
							pin number 15 port_name "a" parent type "mult_18x18" parent index 0
					Pin 16 port name "a" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 61), (1 25), (2 16), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 16 port_name "A_cfg"
							Input edge outputs
							pin number 16 port_name "a" parent type "mult_18x18" parent index 0
					Pin 17 port name "a" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 62), (1 26), (2 17), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 17 port_name "A_cfg"
							Input edge outputs
							pin number 17 port_name "a" parent type "mult_18x18" parent index 0
				Port "b": num_pins 18 type 0 parent name "mult_18x18"
					Pin 0 port name "b" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 45), (1 9), (2 18), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 0 port_name "B_cfg"
							Input edge outputs
							pin number 0 port_name "b" parent type "mult_18x18" parent index 0
					Pin 1 port name "b" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 46), (1 10), (2 19), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 1 port_name "B_cfg"
							Input edge outputs
							pin number 1 port_name "b" parent type "mult_18x18" parent index 0
					Pin 2 port name "b" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 47), (1 11), (2 20), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 2 port_name "B_cfg"
							Input edge outputs
							pin number 2 port_name "b" parent type "mult_18x18" parent index 0
					Pin 3 port name "b" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 48), (1 12), (2 21), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 3 port_name "B_cfg"
							Input edge outputs
							pin number 3 port_name "b" parent type "mult_18x18" parent index 0
					Pin 4 port name "b" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 49), (1 13), (2 22), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 4 port_name "B_cfg"
							Input edge outputs
							pin number 4 port_name "b" parent type "mult_18x18" parent index 0
					Pin 5 port name "b" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 50), (1 14), (2 23), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 5 port_name "B_cfg"
							Input edge outputs
							pin number 5 port_name "b" parent type "mult_18x18" parent index 0
					Pin 6 port name "b" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 51), (1 15), (2 24), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 6 port_name "B_cfg"
							Input edge outputs
							pin number 6 port_name "b" parent type "mult_18x18" parent index 0
					Pin 7 port name "b" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 52), (1 16), (2 25), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 7 port_name "B_cfg"
							Input edge outputs
							pin number 7 port_name "b" parent type "mult_18x18" parent index 0
					Pin 8 port name "b" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 53), (1 17), (2 26), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 8 port_name "B_cfg"
							Input edge outputs
							pin number 8 port_name "b" parent type "mult_18x18" parent index 0
					Pin 9 port name "b" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 63), (1 27), (2 27), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 9 port_name "B_cfg"
							Input edge outputs
							pin number 9 port_name "b" parent type "mult_18x18" parent index 0
					Pin 10 port name "b" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 64), (1 28), (2 28), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 10 port_name "B_cfg"
							Input edge outputs
							pin number 10 port_name "b" parent type "mult_18x18" parent index 0
					Pin 11 port name "b" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 65), (1 29), (2 29), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 11 port_name "B_cfg"
							Input edge outputs
							pin number 11 port_name "b" parent type "mult_18x18" parent index 0
					Pin 12 port name "b" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 66), (1 30), (2 30), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 12 port_name "B_cfg"
							Input edge outputs
							pin number 12 port_name "b" parent type "mult_18x18" parent index 0
					Pin 13 port name "b" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 67), (1 31), (2 31), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 13 port_name "B_cfg"
							Input edge outputs
							pin number 13 port_name "b" parent type "mult_18x18" parent index 0
					Pin 14 port name "b" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 68), (1 32), (2 32), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 14 port_name "B_cfg"
							Input edge outputs
							pin number 14 port_name "b" parent type "mult_18x18" parent index 0
					Pin 15 port name "b" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 69), (1 33), (2 33), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 15 port_name "B_cfg"
							Input edge outputs
							pin number 15 port_name "b" parent type "mult_18x18" parent index 0
					Pin 16 port name "b" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 70), (1 34), (2 34), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 16 port_name "B_cfg"
							Input edge outputs
							pin number 16 port_name "b" parent type "mult_18x18" parent index 0
					Pin 17 port name "b" num input edges 1 num output edges 0 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 71), (1 35), (2 35), 
						Input edge 0 num inputs 1 num outputs 1
							Input edge inputs
							pin number 17 port_name "B_cfg"
							Input edge outputs
							pin number 17 port_name "b" parent type "mult_18x18" parent index 0
				Output Ports: total ports 1
								Port "out": num_pins 36 type 1 parent name "mult_18x18"
					Pin 0 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 36), (1 0), (2 0), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 0 port_name "out"
							Output edge outputs
							pin number 0 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 1 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 37), (1 1), (2 1), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 1 port_name "out"
							Output edge outputs
							pin number 1 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 2 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 38), (1 2), (2 2), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 2 port_name "out"
							Output edge outputs
							pin number 2 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 3 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 39), (1 3), (2 3), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 3 port_name "out"
							Output edge outputs
							pin number 3 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 4 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 40), (1 4), (2 4), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 4 port_name "out"
							Output edge outputs
							pin number 4 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 5 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 41), (1 5), (2 5), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 5 port_name "out"
							Output edge outputs
							pin number 5 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 6 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 42), (1 6), (2 6), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 6 port_name "out"
							Output edge outputs
							pin number 6 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 7 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 43), (1 7), (2 7), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 7 port_name "out"
							Output edge outputs
							pin number 7 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 8 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 44), (1 8), (2 8), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 8 port_name "out"
							Output edge outputs
							pin number 8 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 9 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 45), (1 9), (2 9), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 9 port_name "out"
							Output edge outputs
							pin number 9 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 10 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 46), (1 10), (2 10), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 10 port_name "out"
							Output edge outputs
							pin number 10 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 11 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 47), (1 11), (2 11), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 11 port_name "out"
							Output edge outputs
							pin number 11 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 12 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 48), (1 12), (2 12), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 12 port_name "out"
							Output edge outputs
							pin number 12 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 13 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 49), (1 13), (2 13), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 13 port_name "out"
							Output edge outputs
							pin number 13 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 14 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 50), (1 14), (2 14), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 14 port_name "out"
							Output edge outputs
							pin number 14 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 15 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 51), (1 15), (2 15), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 15 port_name "out"
							Output edge outputs
							pin number 15 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 16 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 52), (1 16), (2 16), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 16 port_name "out"
							Output edge outputs
							pin number 16 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 17 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 53), (1 17), (2 17), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 17 port_name "out"
							Output edge outputs
							pin number 17 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 18 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 54), (1 18), (2 18), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 18 port_name "out"
							Output edge outputs
							pin number 18 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 19 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 55), (1 19), (2 19), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 19 port_name "out"
							Output edge outputs
							pin number 19 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 20 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 56), (1 20), (2 20), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 20 port_name "out"
							Output edge outputs
							pin number 20 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 21 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 57), (1 21), (2 21), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 21 port_name "out"
							Output edge outputs
							pin number 21 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 22 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 58), (1 22), (2 22), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 22 port_name "out"
							Output edge outputs
							pin number 22 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 23 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 59), (1 23), (2 23), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 23 port_name "out"
							Output edge outputs
							pin number 23 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 24 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 60), (1 24), (2 24), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 24 port_name "out"
							Output edge outputs
							pin number 24 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 25 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 61), (1 25), (2 25), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 25 port_name "out"
							Output edge outputs
							pin number 25 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 26 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 62), (1 26), (2 26), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 26 port_name "out"
							Output edge outputs
							pin number 26 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 27 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 63), (1 27), (2 27), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 27 port_name "out"
							Output edge outputs
							pin number 27 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 28 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 64), (1 28), (2 28), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 28 port_name "out"
							Output edge outputs
							pin number 28 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 29 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 65), (1 29), (2 29), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 29 port_name "out"
							Output edge outputs
							pin number 29 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 30 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 66), (1 30), (2 30), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 30 port_name "out"
							Output edge outputs
							pin number 30 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 31 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 67), (1 31), (2 31), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 31 port_name "out"
							Output edge outputs
							pin number 31 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 32 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 68), (1 32), (2 32), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 32 port_name "out"
							Output edge outputs
							pin number 32 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 33 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 69), (1 33), (2 33), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 33 port_name "out"
							Output edge outputs
							pin number 33 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 34 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 70), (1 34), (2 34), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 34 port_name "out"
							Output edge outputs
							pin number 34 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
					Pin 35 port name "out" num input edges 0 num output edges 1 parent type "mult_18x18" parent index 0
						pin class (depth, pin class): (0 71), (1 35), (2 35), 
						connectable input pins within depth 0: 0
						connectable input pins within depth 1: 0
						connectable input pins within depth 2: 0
						Output edge 0 num inputs 1 num outputs 1
							Output edge inputs
							pin number 35 port_name "out"
							Output edge outputs
							pin number 35 port_name "OUT_cfg" parent type "mult_18x18_slice" parent index 0
				Clock Ports: total ports 0
								
				
		Physical Block: type "mult_36x36_slice"  index 0  num_children 1
			Parent Block: type "mult_36" index 0 
		Input Ports: total ports 2
				Port "A_cfg": num_pins 36 type 0 parent name "mult_36x36_slice"
			Pin 0 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "a"
					Input edge outputs
					pin number 0 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "A_cfg"
					Output edge outputs
					pin number 0 port_name "a" parent type "mult_36x36" parent index 0
			Pin 1 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 1 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "a"
					Input edge outputs
					pin number 1 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "A_cfg"
					Output edge outputs
					pin number 1 port_name "a" parent type "mult_36x36" parent index 0
			Pin 2 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 2 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "a"
					Input edge outputs
					pin number 2 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "A_cfg"
					Output edge outputs
					pin number 2 port_name "a" parent type "mult_36x36" parent index 0
			Pin 3 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 3 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "a"
					Input edge outputs
					pin number 3 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "A_cfg"
					Output edge outputs
					pin number 3 port_name "a" parent type "mult_36x36" parent index 0
			Pin 4 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 4 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "a"
					Input edge outputs
					pin number 4 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "A_cfg"
					Output edge outputs
					pin number 4 port_name "a" parent type "mult_36x36" parent index 0
			Pin 5 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 5 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "a"
					Input edge outputs
					pin number 5 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "A_cfg"
					Output edge outputs
					pin number 5 port_name "a" parent type "mult_36x36" parent index 0
			Pin 6 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 6 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "a"
					Input edge outputs
					pin number 6 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "A_cfg"
					Output edge outputs
					pin number 6 port_name "a" parent type "mult_36x36" parent index 0
			Pin 7 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 7 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "a"
					Input edge outputs
					pin number 7 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "A_cfg"
					Output edge outputs
					pin number 7 port_name "a" parent type "mult_36x36" parent index 0
			Pin 8 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 8 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "a"
					Input edge outputs
					pin number 8 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "A_cfg"
					Output edge outputs
					pin number 8 port_name "a" parent type "mult_36x36" parent index 0
			Pin 9 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 9 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "a"
					Input edge outputs
					pin number 9 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "A_cfg"
					Output edge outputs
					pin number 9 port_name "a" parent type "mult_36x36" parent index 0
			Pin 10 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 10 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "a"
					Input edge outputs
					pin number 10 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "A_cfg"
					Output edge outputs
					pin number 10 port_name "a" parent type "mult_36x36" parent index 0
			Pin 11 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 11 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "a"
					Input edge outputs
					pin number 11 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 11 port_name "A_cfg"
					Output edge outputs
					pin number 11 port_name "a" parent type "mult_36x36" parent index 0
			Pin 12 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 12 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "a"
					Input edge outputs
					pin number 12 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 12 port_name "A_cfg"
					Output edge outputs
					pin number 12 port_name "a" parent type "mult_36x36" parent index 0
			Pin 13 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 13 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "a"
					Input edge outputs
					pin number 13 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 13 port_name "A_cfg"
					Output edge outputs
					pin number 13 port_name "a" parent type "mult_36x36" parent index 0
			Pin 14 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 14 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "a"
					Input edge outputs
					pin number 14 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 14 port_name "A_cfg"
					Output edge outputs
					pin number 14 port_name "a" parent type "mult_36x36" parent index 0
			Pin 15 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 15 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "a"
					Input edge outputs
					pin number 15 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 15 port_name "A_cfg"
					Output edge outputs
					pin number 15 port_name "a" parent type "mult_36x36" parent index 0
			Pin 16 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 16 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "a"
					Input edge outputs
					pin number 16 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 16 port_name "A_cfg"
					Output edge outputs
					pin number 16 port_name "a" parent type "mult_36x36" parent index 0
			Pin 17 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 17 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "a"
					Input edge outputs
					pin number 17 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 17 port_name "A_cfg"
					Output edge outputs
					pin number 17 port_name "a" parent type "mult_36x36" parent index 0
			Pin 18 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 18 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "a"
					Input edge outputs
					pin number 18 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 18 port_name "A_cfg"
					Output edge outputs
					pin number 18 port_name "a" parent type "mult_36x36" parent index 0
			Pin 19 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 19 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "a"
					Input edge outputs
					pin number 19 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 19 port_name "A_cfg"
					Output edge outputs
					pin number 19 port_name "a" parent type "mult_36x36" parent index 0
			Pin 20 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 20 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "a"
					Input edge outputs
					pin number 20 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 20 port_name "A_cfg"
					Output edge outputs
					pin number 20 port_name "a" parent type "mult_36x36" parent index 0
			Pin 21 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 21 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "a"
					Input edge outputs
					pin number 21 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 21 port_name "A_cfg"
					Output edge outputs
					pin number 21 port_name "a" parent type "mult_36x36" parent index 0
			Pin 22 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 22 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "a"
					Input edge outputs
					pin number 22 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 22 port_name "A_cfg"
					Output edge outputs
					pin number 22 port_name "a" parent type "mult_36x36" parent index 0
			Pin 23 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 23 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "a"
					Input edge outputs
					pin number 23 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 23 port_name "A_cfg"
					Output edge outputs
					pin number 23 port_name "a" parent type "mult_36x36" parent index 0
			Pin 24 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 24 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "a"
					Input edge outputs
					pin number 24 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 24 port_name "A_cfg"
					Output edge outputs
					pin number 24 port_name "a" parent type "mult_36x36" parent index 0
			Pin 25 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 25 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "a"
					Input edge outputs
					pin number 25 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 25 port_name "A_cfg"
					Output edge outputs
					pin number 25 port_name "a" parent type "mult_36x36" parent index 0
			Pin 26 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 26 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "a"
					Input edge outputs
					pin number 26 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 26 port_name "A_cfg"
					Output edge outputs
					pin number 26 port_name "a" parent type "mult_36x36" parent index 0
			Pin 27 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 27 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "a"
					Input edge outputs
					pin number 27 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 27 port_name "A_cfg"
					Output edge outputs
					pin number 27 port_name "a" parent type "mult_36x36" parent index 0
			Pin 28 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 28 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "a"
					Input edge outputs
					pin number 28 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 28 port_name "A_cfg"
					Output edge outputs
					pin number 28 port_name "a" parent type "mult_36x36" parent index 0
			Pin 29 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 29 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "a"
					Input edge outputs
					pin number 29 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 29 port_name "A_cfg"
					Output edge outputs
					pin number 29 port_name "a" parent type "mult_36x36" parent index 0
			Pin 30 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 30 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "a"
					Input edge outputs
					pin number 30 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 30 port_name "A_cfg"
					Output edge outputs
					pin number 30 port_name "a" parent type "mult_36x36" parent index 0
			Pin 31 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 31 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "a"
					Input edge outputs
					pin number 31 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 31 port_name "A_cfg"
					Output edge outputs
					pin number 31 port_name "a" parent type "mult_36x36" parent index 0
			Pin 32 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 32 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "a"
					Input edge outputs
					pin number 32 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 32 port_name "A_cfg"
					Output edge outputs
					pin number 32 port_name "a" parent type "mult_36x36" parent index 0
			Pin 33 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 33 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "a"
					Input edge outputs
					pin number 33 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 33 port_name "A_cfg"
					Output edge outputs
					pin number 33 port_name "a" parent type "mult_36x36" parent index 0
			Pin 34 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 34 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "a"
					Input edge outputs
					pin number 34 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 34 port_name "A_cfg"
					Output edge outputs
					pin number 34 port_name "a" parent type "mult_36x36" parent index 0
			Pin 35 port name "A_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 35 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "a"
					Input edge outputs
					pin number 35 port_name "A_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 35 port_name "A_cfg"
					Output edge outputs
					pin number 35 port_name "a" parent type "mult_36x36" parent index 0
		Port "B_cfg": num_pins 36 type 0 parent name "mult_36x36_slice"
			Pin 0 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 36 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "b"
					Input edge outputs
					pin number 0 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "B_cfg"
					Output edge outputs
					pin number 0 port_name "b" parent type "mult_36x36" parent index 0
			Pin 1 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 37 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "b"
					Input edge outputs
					pin number 1 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "B_cfg"
					Output edge outputs
					pin number 1 port_name "b" parent type "mult_36x36" parent index 0
			Pin 2 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 38 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "b"
					Input edge outputs
					pin number 2 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "B_cfg"
					Output edge outputs
					pin number 2 port_name "b" parent type "mult_36x36" parent index 0
			Pin 3 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 39 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "b"
					Input edge outputs
					pin number 3 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "B_cfg"
					Output edge outputs
					pin number 3 port_name "b" parent type "mult_36x36" parent index 0
			Pin 4 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 40 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "b"
					Input edge outputs
					pin number 4 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "B_cfg"
					Output edge outputs
					pin number 4 port_name "b" parent type "mult_36x36" parent index 0
			Pin 5 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 41 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "b"
					Input edge outputs
					pin number 5 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "B_cfg"
					Output edge outputs
					pin number 5 port_name "b" parent type "mult_36x36" parent index 0
			Pin 6 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 42 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "b"
					Input edge outputs
					pin number 6 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "B_cfg"
					Output edge outputs
					pin number 6 port_name "b" parent type "mult_36x36" parent index 0
			Pin 7 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 43 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "b"
					Input edge outputs
					pin number 7 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "B_cfg"
					Output edge outputs
					pin number 7 port_name "b" parent type "mult_36x36" parent index 0
			Pin 8 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 44 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "b"
					Input edge outputs
					pin number 8 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "B_cfg"
					Output edge outputs
					pin number 8 port_name "b" parent type "mult_36x36" parent index 0
			Pin 9 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 45 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "b"
					Input edge outputs
					pin number 9 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "B_cfg"
					Output edge outputs
					pin number 9 port_name "b" parent type "mult_36x36" parent index 0
			Pin 10 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 46 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "b"
					Input edge outputs
					pin number 10 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "B_cfg"
					Output edge outputs
					pin number 10 port_name "b" parent type "mult_36x36" parent index 0
			Pin 11 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 47 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "b"
					Input edge outputs
					pin number 11 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 11 port_name "B_cfg"
					Output edge outputs
					pin number 11 port_name "b" parent type "mult_36x36" parent index 0
			Pin 12 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 48 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "b"
					Input edge outputs
					pin number 12 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 12 port_name "B_cfg"
					Output edge outputs
					pin number 12 port_name "b" parent type "mult_36x36" parent index 0
			Pin 13 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 49 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "b"
					Input edge outputs
					pin number 13 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 13 port_name "B_cfg"
					Output edge outputs
					pin number 13 port_name "b" parent type "mult_36x36" parent index 0
			Pin 14 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 50 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "b"
					Input edge outputs
					pin number 14 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 14 port_name "B_cfg"
					Output edge outputs
					pin number 14 port_name "b" parent type "mult_36x36" parent index 0
			Pin 15 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 51 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "b"
					Input edge outputs
					pin number 15 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 15 port_name "B_cfg"
					Output edge outputs
					pin number 15 port_name "b" parent type "mult_36x36" parent index 0
			Pin 16 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 52 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "b"
					Input edge outputs
					pin number 16 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 16 port_name "B_cfg"
					Output edge outputs
					pin number 16 port_name "b" parent type "mult_36x36" parent index 0
			Pin 17 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 53 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "b"
					Input edge outputs
					pin number 17 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 17 port_name "B_cfg"
					Output edge outputs
					pin number 17 port_name "b" parent type "mult_36x36" parent index 0
			Pin 18 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 54 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "b"
					Input edge outputs
					pin number 18 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 18 port_name "B_cfg"
					Output edge outputs
					pin number 18 port_name "b" parent type "mult_36x36" parent index 0
			Pin 19 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 55 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "b"
					Input edge outputs
					pin number 19 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 19 port_name "B_cfg"
					Output edge outputs
					pin number 19 port_name "b" parent type "mult_36x36" parent index 0
			Pin 20 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 56 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "b"
					Input edge outputs
					pin number 20 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 20 port_name "B_cfg"
					Output edge outputs
					pin number 20 port_name "b" parent type "mult_36x36" parent index 0
			Pin 21 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 57 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "b"
					Input edge outputs
					pin number 21 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 21 port_name "B_cfg"
					Output edge outputs
					pin number 21 port_name "b" parent type "mult_36x36" parent index 0
			Pin 22 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 58 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "b"
					Input edge outputs
					pin number 22 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 22 port_name "B_cfg"
					Output edge outputs
					pin number 22 port_name "b" parent type "mult_36x36" parent index 0
			Pin 23 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 59 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "b"
					Input edge outputs
					pin number 23 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 23 port_name "B_cfg"
					Output edge outputs
					pin number 23 port_name "b" parent type "mult_36x36" parent index 0
			Pin 24 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 60 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "b"
					Input edge outputs
					pin number 24 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 24 port_name "B_cfg"
					Output edge outputs
					pin number 24 port_name "b" parent type "mult_36x36" parent index 0
			Pin 25 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 61 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "b"
					Input edge outputs
					pin number 25 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 25 port_name "B_cfg"
					Output edge outputs
					pin number 25 port_name "b" parent type "mult_36x36" parent index 0
			Pin 26 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 62 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "b"
					Input edge outputs
					pin number 26 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 26 port_name "B_cfg"
					Output edge outputs
					pin number 26 port_name "b" parent type "mult_36x36" parent index 0
			Pin 27 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 63 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "b"
					Input edge outputs
					pin number 27 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 27 port_name "B_cfg"
					Output edge outputs
					pin number 27 port_name "b" parent type "mult_36x36" parent index 0
			Pin 28 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 64 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "b"
					Input edge outputs
					pin number 28 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 28 port_name "B_cfg"
					Output edge outputs
					pin number 28 port_name "b" parent type "mult_36x36" parent index 0
			Pin 29 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 65 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "b"
					Input edge outputs
					pin number 29 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 29 port_name "B_cfg"
					Output edge outputs
					pin number 29 port_name "b" parent type "mult_36x36" parent index 0
			Pin 30 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 66 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "b"
					Input edge outputs
					pin number 30 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 30 port_name "B_cfg"
					Output edge outputs
					pin number 30 port_name "b" parent type "mult_36x36" parent index 0
			Pin 31 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 67 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "b"
					Input edge outputs
					pin number 31 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 31 port_name "B_cfg"
					Output edge outputs
					pin number 31 port_name "b" parent type "mult_36x36" parent index 0
			Pin 32 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 68 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "b"
					Input edge outputs
					pin number 32 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 32 port_name "B_cfg"
					Output edge outputs
					pin number 32 port_name "b" parent type "mult_36x36" parent index 0
			Pin 33 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 69 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "b"
					Input edge outputs
					pin number 33 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 33 port_name "B_cfg"
					Output edge outputs
					pin number 33 port_name "b" parent type "mult_36x36" parent index 0
			Pin 34 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 70 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "b"
					Input edge outputs
					pin number 34 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 34 port_name "B_cfg"
					Output edge outputs
					pin number 34 port_name "b" parent type "mult_36x36" parent index 0
			Pin 35 port name "B_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 71 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "b"
					Input edge outputs
					pin number 35 port_name "B_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 35 port_name "B_cfg"
					Output edge outputs
					pin number 35 port_name "b" parent type "mult_36x36" parent index 0
		Output Ports: total ports 1
				Port "OUT_cfg": num_pins 72 type 1 parent name "mult_36x36_slice"
			Pin 0 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "OUT_cfg"
					Output edge outputs
					pin number 0 port_name "out" parent type "mult_36" parent index 0
			Pin 1 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 1 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "out"
					Input edge outputs
					pin number 1 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "OUT_cfg"
					Output edge outputs
					pin number 1 port_name "out" parent type "mult_36" parent index 0
			Pin 2 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 2 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "out"
					Input edge outputs
					pin number 2 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "OUT_cfg"
					Output edge outputs
					pin number 2 port_name "out" parent type "mult_36" parent index 0
			Pin 3 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 3 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "out"
					Input edge outputs
					pin number 3 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "OUT_cfg"
					Output edge outputs
					pin number 3 port_name "out" parent type "mult_36" parent index 0
			Pin 4 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 4 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "out"
					Input edge outputs
					pin number 4 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "OUT_cfg"
					Output edge outputs
					pin number 4 port_name "out" parent type "mult_36" parent index 0
			Pin 5 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 5 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "out"
					Input edge outputs
					pin number 5 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "OUT_cfg"
					Output edge outputs
					pin number 5 port_name "out" parent type "mult_36" parent index 0
			Pin 6 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 6 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "out"
					Input edge outputs
					pin number 6 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "OUT_cfg"
					Output edge outputs
					pin number 6 port_name "out" parent type "mult_36" parent index 0
			Pin 7 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 7 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "out"
					Input edge outputs
					pin number 7 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "OUT_cfg"
					Output edge outputs
					pin number 7 port_name "out" parent type "mult_36" parent index 0
			Pin 8 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 8 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "out"
					Input edge outputs
					pin number 8 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "OUT_cfg"
					Output edge outputs
					pin number 8 port_name "out" parent type "mult_36" parent index 0
			Pin 9 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 9 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "out"
					Input edge outputs
					pin number 9 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "OUT_cfg"
					Output edge outputs
					pin number 9 port_name "out" parent type "mult_36" parent index 0
			Pin 10 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 10 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "out"
					Input edge outputs
					pin number 10 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "OUT_cfg"
					Output edge outputs
					pin number 10 port_name "out" parent type "mult_36" parent index 0
			Pin 11 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 11 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "out"
					Input edge outputs
					pin number 11 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 11 port_name "OUT_cfg"
					Output edge outputs
					pin number 11 port_name "out" parent type "mult_36" parent index 0
			Pin 12 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 12 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "out"
					Input edge outputs
					pin number 12 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 12 port_name "OUT_cfg"
					Output edge outputs
					pin number 12 port_name "out" parent type "mult_36" parent index 0
			Pin 13 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 13 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "out"
					Input edge outputs
					pin number 13 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 13 port_name "OUT_cfg"
					Output edge outputs
					pin number 13 port_name "out" parent type "mult_36" parent index 0
			Pin 14 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 14 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "out"
					Input edge outputs
					pin number 14 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 14 port_name "OUT_cfg"
					Output edge outputs
					pin number 14 port_name "out" parent type "mult_36" parent index 0
			Pin 15 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 15 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "out"
					Input edge outputs
					pin number 15 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 15 port_name "OUT_cfg"
					Output edge outputs
					pin number 15 port_name "out" parent type "mult_36" parent index 0
			Pin 16 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 16 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "out"
					Input edge outputs
					pin number 16 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 16 port_name "OUT_cfg"
					Output edge outputs
					pin number 16 port_name "out" parent type "mult_36" parent index 0
			Pin 17 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 17 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "out"
					Input edge outputs
					pin number 17 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 17 port_name "OUT_cfg"
					Output edge outputs
					pin number 17 port_name "out" parent type "mult_36" parent index 0
			Pin 18 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 18 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "out"
					Input edge outputs
					pin number 18 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 18 port_name "OUT_cfg"
					Output edge outputs
					pin number 18 port_name "out" parent type "mult_36" parent index 0
			Pin 19 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 19 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "out"
					Input edge outputs
					pin number 19 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 19 port_name "OUT_cfg"
					Output edge outputs
					pin number 19 port_name "out" parent type "mult_36" parent index 0
			Pin 20 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 20 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "out"
					Input edge outputs
					pin number 20 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 20 port_name "OUT_cfg"
					Output edge outputs
					pin number 20 port_name "out" parent type "mult_36" parent index 0
			Pin 21 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 21 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "out"
					Input edge outputs
					pin number 21 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 21 port_name "OUT_cfg"
					Output edge outputs
					pin number 21 port_name "out" parent type "mult_36" parent index 0
			Pin 22 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 22 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "out"
					Input edge outputs
					pin number 22 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 22 port_name "OUT_cfg"
					Output edge outputs
					pin number 22 port_name "out" parent type "mult_36" parent index 0
			Pin 23 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 23 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "out"
					Input edge outputs
					pin number 23 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 23 port_name "OUT_cfg"
					Output edge outputs
					pin number 23 port_name "out" parent type "mult_36" parent index 0
			Pin 24 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 24 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "out"
					Input edge outputs
					pin number 24 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 24 port_name "OUT_cfg"
					Output edge outputs
					pin number 24 port_name "out" parent type "mult_36" parent index 0
			Pin 25 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 25 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "out"
					Input edge outputs
					pin number 25 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 25 port_name "OUT_cfg"
					Output edge outputs
					pin number 25 port_name "out" parent type "mult_36" parent index 0
			Pin 26 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 26 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "out"
					Input edge outputs
					pin number 26 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 26 port_name "OUT_cfg"
					Output edge outputs
					pin number 26 port_name "out" parent type "mult_36" parent index 0
			Pin 27 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 27 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "out"
					Input edge outputs
					pin number 27 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 27 port_name "OUT_cfg"
					Output edge outputs
					pin number 27 port_name "out" parent type "mult_36" parent index 0
			Pin 28 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 28 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "out"
					Input edge outputs
					pin number 28 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 28 port_name "OUT_cfg"
					Output edge outputs
					pin number 28 port_name "out" parent type "mult_36" parent index 0
			Pin 29 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 29 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "out"
					Input edge outputs
					pin number 29 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 29 port_name "OUT_cfg"
					Output edge outputs
					pin number 29 port_name "out" parent type "mult_36" parent index 0
			Pin 30 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 30 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "out"
					Input edge outputs
					pin number 30 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 30 port_name "OUT_cfg"
					Output edge outputs
					pin number 30 port_name "out" parent type "mult_36" parent index 0
			Pin 31 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 31 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "out"
					Input edge outputs
					pin number 31 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 31 port_name "OUT_cfg"
					Output edge outputs
					pin number 31 port_name "out" parent type "mult_36" parent index 0
			Pin 32 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 32 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "out"
					Input edge outputs
					pin number 32 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 32 port_name "OUT_cfg"
					Output edge outputs
					pin number 32 port_name "out" parent type "mult_36" parent index 0
			Pin 33 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 33 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "out"
					Input edge outputs
					pin number 33 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 33 port_name "OUT_cfg"
					Output edge outputs
					pin number 33 port_name "out" parent type "mult_36" parent index 0
			Pin 34 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 34 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "out"
					Input edge outputs
					pin number 34 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 34 port_name "OUT_cfg"
					Output edge outputs
					pin number 34 port_name "out" parent type "mult_36" parent index 0
			Pin 35 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 35 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "out"
					Input edge outputs
					pin number 35 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 35 port_name "OUT_cfg"
					Output edge outputs
					pin number 35 port_name "out" parent type "mult_36" parent index 0
			Pin 36 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 36 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 36 port_name "out"
					Input edge outputs
					pin number 36 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 36 port_name "OUT_cfg"
					Output edge outputs
					pin number 36 port_name "out" parent type "mult_36" parent index 0
			Pin 37 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 37 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 37 port_name "out"
					Input edge outputs
					pin number 37 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 37 port_name "OUT_cfg"
					Output edge outputs
					pin number 37 port_name "out" parent type "mult_36" parent index 0
			Pin 38 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 38 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 38 port_name "out"
					Input edge outputs
					pin number 38 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 38 port_name "OUT_cfg"
					Output edge outputs
					pin number 38 port_name "out" parent type "mult_36" parent index 0
			Pin 39 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 39 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 39 port_name "out"
					Input edge outputs
					pin number 39 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 39 port_name "OUT_cfg"
					Output edge outputs
					pin number 39 port_name "out" parent type "mult_36" parent index 0
			Pin 40 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 40 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 40 port_name "out"
					Input edge outputs
					pin number 40 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 40 port_name "OUT_cfg"
					Output edge outputs
					pin number 40 port_name "out" parent type "mult_36" parent index 0
			Pin 41 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 41 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 41 port_name "out"
					Input edge outputs
					pin number 41 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 41 port_name "OUT_cfg"
					Output edge outputs
					pin number 41 port_name "out" parent type "mult_36" parent index 0
			Pin 42 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 42 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 42 port_name "out"
					Input edge outputs
					pin number 42 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 42 port_name "OUT_cfg"
					Output edge outputs
					pin number 42 port_name "out" parent type "mult_36" parent index 0
			Pin 43 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 43 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 43 port_name "out"
					Input edge outputs
					pin number 43 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 43 port_name "OUT_cfg"
					Output edge outputs
					pin number 43 port_name "out" parent type "mult_36" parent index 0
			Pin 44 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 44 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 44 port_name "out"
					Input edge outputs
					pin number 44 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 44 port_name "OUT_cfg"
					Output edge outputs
					pin number 44 port_name "out" parent type "mult_36" parent index 0
			Pin 45 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 45 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 45 port_name "out"
					Input edge outputs
					pin number 45 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 45 port_name "OUT_cfg"
					Output edge outputs
					pin number 45 port_name "out" parent type "mult_36" parent index 0
			Pin 46 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 46 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 46 port_name "out"
					Input edge outputs
					pin number 46 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 46 port_name "OUT_cfg"
					Output edge outputs
					pin number 46 port_name "out" parent type "mult_36" parent index 0
			Pin 47 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 47 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 47 port_name "out"
					Input edge outputs
					pin number 47 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 47 port_name "OUT_cfg"
					Output edge outputs
					pin number 47 port_name "out" parent type "mult_36" parent index 0
			Pin 48 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 48 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 48 port_name "out"
					Input edge outputs
					pin number 48 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 48 port_name "OUT_cfg"
					Output edge outputs
					pin number 48 port_name "out" parent type "mult_36" parent index 0
			Pin 49 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 49 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 49 port_name "out"
					Input edge outputs
					pin number 49 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 49 port_name "OUT_cfg"
					Output edge outputs
					pin number 49 port_name "out" parent type "mult_36" parent index 0
			Pin 50 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 50 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 50 port_name "out"
					Input edge outputs
					pin number 50 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 50 port_name "OUT_cfg"
					Output edge outputs
					pin number 50 port_name "out" parent type "mult_36" parent index 0
			Pin 51 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 51 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 51 port_name "out"
					Input edge outputs
					pin number 51 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 51 port_name "OUT_cfg"
					Output edge outputs
					pin number 51 port_name "out" parent type "mult_36" parent index 0
			Pin 52 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 52 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 52 port_name "out"
					Input edge outputs
					pin number 52 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 52 port_name "OUT_cfg"
					Output edge outputs
					pin number 52 port_name "out" parent type "mult_36" parent index 0
			Pin 53 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 53 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 53 port_name "out"
					Input edge outputs
					pin number 53 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 53 port_name "OUT_cfg"
					Output edge outputs
					pin number 53 port_name "out" parent type "mult_36" parent index 0
			Pin 54 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 54 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 54 port_name "out"
					Input edge outputs
					pin number 54 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 54 port_name "OUT_cfg"
					Output edge outputs
					pin number 54 port_name "out" parent type "mult_36" parent index 0
			Pin 55 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 55 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 55 port_name "out"
					Input edge outputs
					pin number 55 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 55 port_name "OUT_cfg"
					Output edge outputs
					pin number 55 port_name "out" parent type "mult_36" parent index 0
			Pin 56 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 56 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 56 port_name "out"
					Input edge outputs
					pin number 56 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 56 port_name "OUT_cfg"
					Output edge outputs
					pin number 56 port_name "out" parent type "mult_36" parent index 0
			Pin 57 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 57 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 57 port_name "out"
					Input edge outputs
					pin number 57 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 57 port_name "OUT_cfg"
					Output edge outputs
					pin number 57 port_name "out" parent type "mult_36" parent index 0
			Pin 58 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 58 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 58 port_name "out"
					Input edge outputs
					pin number 58 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 58 port_name "OUT_cfg"
					Output edge outputs
					pin number 58 port_name "out" parent type "mult_36" parent index 0
			Pin 59 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 59 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 59 port_name "out"
					Input edge outputs
					pin number 59 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 59 port_name "OUT_cfg"
					Output edge outputs
					pin number 59 port_name "out" parent type "mult_36" parent index 0
			Pin 60 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 60 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 60 port_name "out"
					Input edge outputs
					pin number 60 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 60 port_name "OUT_cfg"
					Output edge outputs
					pin number 60 port_name "out" parent type "mult_36" parent index 0
			Pin 61 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 61 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 61 port_name "out"
					Input edge outputs
					pin number 61 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 61 port_name "OUT_cfg"
					Output edge outputs
					pin number 61 port_name "out" parent type "mult_36" parent index 0
			Pin 62 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 62 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 62 port_name "out"
					Input edge outputs
					pin number 62 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 62 port_name "OUT_cfg"
					Output edge outputs
					pin number 62 port_name "out" parent type "mult_36" parent index 0
			Pin 63 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 63 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 63 port_name "out"
					Input edge outputs
					pin number 63 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 63 port_name "OUT_cfg"
					Output edge outputs
					pin number 63 port_name "out" parent type "mult_36" parent index 0
			Pin 64 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 64 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 64 port_name "out"
					Input edge outputs
					pin number 64 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 64 port_name "OUT_cfg"
					Output edge outputs
					pin number 64 port_name "out" parent type "mult_36" parent index 0
			Pin 65 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 65 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 65 port_name "out"
					Input edge outputs
					pin number 65 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 65 port_name "OUT_cfg"
					Output edge outputs
					pin number 65 port_name "out" parent type "mult_36" parent index 0
			Pin 66 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 66 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 66 port_name "out"
					Input edge outputs
					pin number 66 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 66 port_name "OUT_cfg"
					Output edge outputs
					pin number 66 port_name "out" parent type "mult_36" parent index 0
			Pin 67 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 67 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 67 port_name "out"
					Input edge outputs
					pin number 67 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 67 port_name "OUT_cfg"
					Output edge outputs
					pin number 67 port_name "out" parent type "mult_36" parent index 0
			Pin 68 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 68 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 68 port_name "out"
					Input edge outputs
					pin number 68 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 68 port_name "OUT_cfg"
					Output edge outputs
					pin number 68 port_name "out" parent type "mult_36" parent index 0
			Pin 69 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 69 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 69 port_name "out"
					Input edge outputs
					pin number 69 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 69 port_name "OUT_cfg"
					Output edge outputs
					pin number 69 port_name "out" parent type "mult_36" parent index 0
			Pin 70 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 70 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 70 port_name "out"
					Input edge outputs
					pin number 70 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 70 port_name "OUT_cfg"
					Output edge outputs
					pin number 70 port_name "out" parent type "mult_36" parent index 0
			Pin 71 port name "OUT_cfg" num input edges 1 num output edges 1 parent type "mult_36x36_slice" parent index 0
				pin class 71 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 71 port_name "out"
					Input edge outputs
					pin number 71 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 71 port_name "OUT_cfg"
					Output edge outputs
					pin number 71 port_name "out" parent type "mult_36" parent index 0
		Clock Ports: total ports 0
				Input class 0: 1 pins, Input class 1: 1 pins, Input class 2: 1 pins, Input class 3: 1 pins, Input class 4: 1 pins, Input class 5: 1 pins, Input class 6: 1 pins, Input class 7: 1 pins, Input class 8: 1 pins, Input class 9: 1 pins, Input class 10: 1 pins, Input class 11: 1 pins, Input class 12: 1 pins, Input class 13: 1 pins, Input class 14: 1 pins, Input class 15: 1 pins, Input class 16: 1 pins, Input class 17: 1 pins, Input class 18: 1 pins, Input class 19: 1 pins, Input class 20: 1 pins, Input class 21: 1 pins, Input class 22: 1 pins, Input class 23: 1 pins, Input class 24: 1 pins, Input class 25: 1 pins, Input class 26: 1 pins, Input class 27: 1 pins, Input class 28: 1 pins, Input class 29: 1 pins, Input class 30: 1 pins, Input class 31: 1 pins, Input class 32: 1 pins, Input class 33: 1 pins, Input class 34: 1 pins, Input class 35: 1 pins, Input class 36: 1 pins, Input class 37: 1 pins, Input class 38: 1 pins, Input class 39: 1 pins, Input class 40: 1 pins, Input class 41: 1 pins, Input class 42: 1 pins, Input class 43: 1 pins, Input class 44: 1 pins, Input class 45: 1 pins, Input class 46: 1 pins, Input class 47: 1 pins, Input class 48: 1 pins, Input class 49: 1 pins, Input class 50: 1 pins, Input class 51: 1 pins, Input class 52: 1 pins, Input class 53: 1 pins, Input class 54: 1 pins, Input class 55: 1 pins, Input class 56: 1 pins, Input class 57: 1 pins, Input class 58: 1 pins, Input class 59: 1 pins, Input class 60: 1 pins, Input class 61: 1 pins, Input class 62: 1 pins, Input class 63: 1 pins, Input class 64: 1 pins, Input class 65: 1 pins, Input class 66: 1 pins, Input class 67: 1 pins, Input class 68: 1 pins, Input class 69: 1 pins, Input class 70: 1 pins, Input class 71: 1 pins, Input class 72: 0 pins, 
		Output class 0: 1 pins, Output class 1: 1 pins, Output class 2: 1 pins, Output class 3: 1 pins, Output class 4: 1 pins, Output class 5: 1 pins, Output class 6: 1 pins, Output class 7: 1 pins, Output class 8: 1 pins, Output class 9: 1 pins, Output class 10: 1 pins, Output class 11: 1 pins, Output class 12: 1 pins, Output class 13: 1 pins, Output class 14: 1 pins, Output class 15: 1 pins, Output class 16: 1 pins, Output class 17: 1 pins, Output class 18: 1 pins, Output class 19: 1 pins, Output class 20: 1 pins, Output class 21: 1 pins, Output class 22: 1 pins, Output class 23: 1 pins, Output class 24: 1 pins, Output class 25: 1 pins, Output class 26: 1 pins, Output class 27: 1 pins, Output class 28: 1 pins, Output class 29: 1 pins, Output class 30: 1 pins, Output class 31: 1 pins, Output class 32: 1 pins, Output class 33: 1 pins, Output class 34: 1 pins, Output class 35: 1 pins, Output class 36: 1 pins, Output class 37: 1 pins, Output class 38: 1 pins, Output class 39: 1 pins, Output class 40: 1 pins, Output class 41: 1 pins, Output class 42: 1 pins, Output class 43: 1 pins, Output class 44: 1 pins, Output class 45: 1 pins, Output class 46: 1 pins, Output class 47: 1 pins, Output class 48: 1 pins, Output class 49: 1 pins, Output class 50: 1 pins, Output class 51: 1 pins, Output class 52: 1 pins, Output class 53: 1 pins, Output class 54: 1 pins, Output class 55: 1 pins, Output class 56: 1 pins, Output class 57: 1 pins, Output class 58: 1 pins, Output class 59: 1 pins, Output class 60: 1 pins, Output class 61: 1 pins, Output class 62: 1 pins, Output class 63: 1 pins, Output class 64: 1 pins, Output class 65: 1 pins, Output class 66: 1 pins, Output class 67: 1 pins, Output class 68: 1 pins, Output class 69: 1 pins, Output class 70: 1 pins, Output class 71: 1 pins, Output class 72: 0 pins, 
		Children:
			Physical Block: type "mult_36x36"  index 0  num_children 1
				Parent Block: type "mult_36x36_slice" index 0 
			Input Ports: total ports 2
						Port "a": num_pins 36 type 0 parent name "mult_36x36"
				Pin 0 port name "a" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "A_cfg"
						Input edge outputs
						pin number 0 port_name "a" parent type "mult_36x36" parent index 0
				Pin 1 port name "a" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "A_cfg"
						Input edge outputs
						pin number 1 port_name "a" parent type "mult_36x36" parent index 0
				Pin 2 port name "a" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "A_cfg"
						Input edge outputs
						pin number 2 port_name "a" parent type "mult_36x36" parent index 0
				Pin 3 port name "a" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "A_cfg"
						Input edge outputs
						pin number 3 port_name "a" parent type "mult_36x36" parent index 0
				Pin 4 port name "a" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "A_cfg"
						Input edge outputs
						pin number 4 port_name "a" parent type "mult_36x36" parent index 0
				Pin 5 port name "a" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "A_cfg"
						Input edge outputs
						pin number 5 port_name "a" parent type "mult_36x36" parent index 0
				Pin 6 port name "a" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "A_cfg"
						Input edge outputs
						pin number 6 port_name "a" parent type "mult_36x36" parent index 0
				Pin 7 port name "a" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "A_cfg"
						Input edge outputs
						pin number 7 port_name "a" parent type "mult_36x36" parent index 0
				Pin 8 port name "a" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "A_cfg"
						Input edge outputs
						pin number 8 port_name "a" parent type "mult_36x36" parent index 0
				Pin 9 port name "a" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 18), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "A_cfg"
						Input edge outputs
						pin number 9 port_name "a" parent type "mult_36x36" parent index 0
				Pin 10 port name "a" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 19), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "A_cfg"
						Input edge outputs
						pin number 10 port_name "a" parent type "mult_36x36" parent index 0
				Pin 11 port name "a" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 20), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 11 port_name "A_cfg"
						Input edge outputs
						pin number 11 port_name "a" parent type "mult_36x36" parent index 0
				Pin 12 port name "a" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 21), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 12 port_name "A_cfg"
						Input edge outputs
						pin number 12 port_name "a" parent type "mult_36x36" parent index 0
				Pin 13 port name "a" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 22), (1 13), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 13 port_name "A_cfg"
						Input edge outputs
						pin number 13 port_name "a" parent type "mult_36x36" parent index 0
				Pin 14 port name "a" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 23), (1 14), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 14 port_name "A_cfg"
						Input edge outputs
						pin number 14 port_name "a" parent type "mult_36x36" parent index 0
				Pin 15 port name "a" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 24), (1 15), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 15 port_name "A_cfg"
						Input edge outputs
						pin number 15 port_name "a" parent type "mult_36x36" parent index 0
				Pin 16 port name "a" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 25), (1 16), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 16 port_name "A_cfg"
						Input edge outputs
						pin number 16 port_name "a" parent type "mult_36x36" parent index 0
				Pin 17 port name "a" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 26), (1 17), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 17 port_name "A_cfg"
						Input edge outputs
						pin number 17 port_name "a" parent type "mult_36x36" parent index 0
				Pin 18 port name "a" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 36), (1 18), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 18 port_name "A_cfg"
						Input edge outputs
						pin number 18 port_name "a" parent type "mult_36x36" parent index 0
				Pin 19 port name "a" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 37), (1 19), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 19 port_name "A_cfg"
						Input edge outputs
						pin number 19 port_name "a" parent type "mult_36x36" parent index 0
				Pin 20 port name "a" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 38), (1 20), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 20 port_name "A_cfg"
						Input edge outputs
						pin number 20 port_name "a" parent type "mult_36x36" parent index 0
				Pin 21 port name "a" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 39), (1 21), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 21 port_name "A_cfg"
						Input edge outputs
						pin number 21 port_name "a" parent type "mult_36x36" parent index 0
				Pin 22 port name "a" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 40), (1 22), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 22 port_name "A_cfg"
						Input edge outputs
						pin number 22 port_name "a" parent type "mult_36x36" parent index 0
				Pin 23 port name "a" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 41), (1 23), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 23 port_name "A_cfg"
						Input edge outputs
						pin number 23 port_name "a" parent type "mult_36x36" parent index 0
				Pin 24 port name "a" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 42), (1 24), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 24 port_name "A_cfg"
						Input edge outputs
						pin number 24 port_name "a" parent type "mult_36x36" parent index 0
				Pin 25 port name "a" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 43), (1 25), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 25 port_name "A_cfg"
						Input edge outputs
						pin number 25 port_name "a" parent type "mult_36x36" parent index 0
				Pin 26 port name "a" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 44), (1 26), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 26 port_name "A_cfg"
						Input edge outputs
						pin number 26 port_name "a" parent type "mult_36x36" parent index 0
				Pin 27 port name "a" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 54), (1 27), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 27 port_name "A_cfg"
						Input edge outputs
						pin number 27 port_name "a" parent type "mult_36x36" parent index 0
				Pin 28 port name "a" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 55), (1 28), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 28 port_name "A_cfg"
						Input edge outputs
						pin number 28 port_name "a" parent type "mult_36x36" parent index 0
				Pin 29 port name "a" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 56), (1 29), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 29 port_name "A_cfg"
						Input edge outputs
						pin number 29 port_name "a" parent type "mult_36x36" parent index 0
				Pin 30 port name "a" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 57), (1 30), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 30 port_name "A_cfg"
						Input edge outputs
						pin number 30 port_name "a" parent type "mult_36x36" parent index 0
				Pin 31 port name "a" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 58), (1 31), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 31 port_name "A_cfg"
						Input edge outputs
						pin number 31 port_name "a" parent type "mult_36x36" parent index 0
				Pin 32 port name "a" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 59), (1 32), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 32 port_name "A_cfg"
						Input edge outputs
						pin number 32 port_name "a" parent type "mult_36x36" parent index 0
				Pin 33 port name "a" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 60), (1 33), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 33 port_name "A_cfg"
						Input edge outputs
						pin number 33 port_name "a" parent type "mult_36x36" parent index 0
				Pin 34 port name "a" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 61), (1 34), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 34 port_name "A_cfg"
						Input edge outputs
						pin number 34 port_name "a" parent type "mult_36x36" parent index 0
				Pin 35 port name "a" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 62), (1 35), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 35 port_name "A_cfg"
						Input edge outputs
						pin number 35 port_name "a" parent type "mult_36x36" parent index 0
			Port "b": num_pins 36 type 0 parent name "mult_36x36"
				Pin 0 port name "b" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 9), (1 36), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "B_cfg"
						Input edge outputs
						pin number 0 port_name "b" parent type "mult_36x36" parent index 0
				Pin 1 port name "b" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 10), (1 37), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "B_cfg"
						Input edge outputs
						pin number 1 port_name "b" parent type "mult_36x36" parent index 0
				Pin 2 port name "b" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 11), (1 38), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "B_cfg"
						Input edge outputs
						pin number 2 port_name "b" parent type "mult_36x36" parent index 0
				Pin 3 port name "b" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 12), (1 39), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "B_cfg"
						Input edge outputs
						pin number 3 port_name "b" parent type "mult_36x36" parent index 0
				Pin 4 port name "b" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 13), (1 40), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "B_cfg"
						Input edge outputs
						pin number 4 port_name "b" parent type "mult_36x36" parent index 0
				Pin 5 port name "b" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 14), (1 41), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "B_cfg"
						Input edge outputs
						pin number 5 port_name "b" parent type "mult_36x36" parent index 0
				Pin 6 port name "b" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 15), (1 42), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "B_cfg"
						Input edge outputs
						pin number 6 port_name "b" parent type "mult_36x36" parent index 0
				Pin 7 port name "b" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 16), (1 43), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "B_cfg"
						Input edge outputs
						pin number 7 port_name "b" parent type "mult_36x36" parent index 0
				Pin 8 port name "b" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 17), (1 44), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "B_cfg"
						Input edge outputs
						pin number 8 port_name "b" parent type "mult_36x36" parent index 0
				Pin 9 port name "b" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 27), (1 45), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "B_cfg"
						Input edge outputs
						pin number 9 port_name "b" parent type "mult_36x36" parent index 0
				Pin 10 port name "b" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 28), (1 46), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "B_cfg"
						Input edge outputs
						pin number 10 port_name "b" parent type "mult_36x36" parent index 0
				Pin 11 port name "b" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 29), (1 47), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 11 port_name "B_cfg"
						Input edge outputs
						pin number 11 port_name "b" parent type "mult_36x36" parent index 0
				Pin 12 port name "b" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 30), (1 48), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 12 port_name "B_cfg"
						Input edge outputs
						pin number 12 port_name "b" parent type "mult_36x36" parent index 0
				Pin 13 port name "b" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 31), (1 49), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 13 port_name "B_cfg"
						Input edge outputs
						pin number 13 port_name "b" parent type "mult_36x36" parent index 0
				Pin 14 port name "b" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 32), (1 50), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 14 port_name "B_cfg"
						Input edge outputs
						pin number 14 port_name "b" parent type "mult_36x36" parent index 0
				Pin 15 port name "b" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 33), (1 51), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 15 port_name "B_cfg"
						Input edge outputs
						pin number 15 port_name "b" parent type "mult_36x36" parent index 0
				Pin 16 port name "b" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 34), (1 52), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 16 port_name "B_cfg"
						Input edge outputs
						pin number 16 port_name "b" parent type "mult_36x36" parent index 0
				Pin 17 port name "b" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 35), (1 53), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 17 port_name "B_cfg"
						Input edge outputs
						pin number 17 port_name "b" parent type "mult_36x36" parent index 0
				Pin 18 port name "b" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 45), (1 54), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 18 port_name "B_cfg"
						Input edge outputs
						pin number 18 port_name "b" parent type "mult_36x36" parent index 0
				Pin 19 port name "b" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 46), (1 55), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 19 port_name "B_cfg"
						Input edge outputs
						pin number 19 port_name "b" parent type "mult_36x36" parent index 0
				Pin 20 port name "b" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 47), (1 56), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 20 port_name "B_cfg"
						Input edge outputs
						pin number 20 port_name "b" parent type "mult_36x36" parent index 0
				Pin 21 port name "b" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 48), (1 57), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 21 port_name "B_cfg"
						Input edge outputs
						pin number 21 port_name "b" parent type "mult_36x36" parent index 0
				Pin 22 port name "b" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 49), (1 58), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 22 port_name "B_cfg"
						Input edge outputs
						pin number 22 port_name "b" parent type "mult_36x36" parent index 0
				Pin 23 port name "b" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 50), (1 59), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 23 port_name "B_cfg"
						Input edge outputs
						pin number 23 port_name "b" parent type "mult_36x36" parent index 0
				Pin 24 port name "b" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 51), (1 60), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 24 port_name "B_cfg"
						Input edge outputs
						pin number 24 port_name "b" parent type "mult_36x36" parent index 0
				Pin 25 port name "b" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 52), (1 61), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 25 port_name "B_cfg"
						Input edge outputs
						pin number 25 port_name "b" parent type "mult_36x36" parent index 0
				Pin 26 port name "b" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 53), (1 62), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 26 port_name "B_cfg"
						Input edge outputs
						pin number 26 port_name "b" parent type "mult_36x36" parent index 0
				Pin 27 port name "b" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 63), (1 63), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 27 port_name "B_cfg"
						Input edge outputs
						pin number 27 port_name "b" parent type "mult_36x36" parent index 0
				Pin 28 port name "b" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 64), (1 64), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 28 port_name "B_cfg"
						Input edge outputs
						pin number 28 port_name "b" parent type "mult_36x36" parent index 0
				Pin 29 port name "b" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 65), (1 65), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 29 port_name "B_cfg"
						Input edge outputs
						pin number 29 port_name "b" parent type "mult_36x36" parent index 0
				Pin 30 port name "b" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 66), (1 66), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 30 port_name "B_cfg"
						Input edge outputs
						pin number 30 port_name "b" parent type "mult_36x36" parent index 0
				Pin 31 port name "b" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 67), (1 67), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 31 port_name "B_cfg"
						Input edge outputs
						pin number 31 port_name "b" parent type "mult_36x36" parent index 0
				Pin 32 port name "b" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 68), (1 68), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 32 port_name "B_cfg"
						Input edge outputs
						pin number 32 port_name "b" parent type "mult_36x36" parent index 0
				Pin 33 port name "b" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 69), (1 69), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 33 port_name "B_cfg"
						Input edge outputs
						pin number 33 port_name "b" parent type "mult_36x36" parent index 0
				Pin 34 port name "b" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 70), (1 70), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 34 port_name "B_cfg"
						Input edge outputs
						pin number 34 port_name "b" parent type "mult_36x36" parent index 0
				Pin 35 port name "b" num input edges 1 num output edges 0 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 71), (1 71), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 35 port_name "B_cfg"
						Input edge outputs
						pin number 35 port_name "b" parent type "mult_36x36" parent index 0
			Output Ports: total ports 1
						Port "out": num_pins 72 type 1 parent name "mult_36x36"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 0), (1 0), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 0 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 1 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 1), (1 1), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 1 port_name "out"
						Output edge outputs
						pin number 1 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 2 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 2), (1 2), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 2 port_name "out"
						Output edge outputs
						pin number 2 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 3 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 3), (1 3), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 3 port_name "out"
						Output edge outputs
						pin number 3 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 4 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 4), (1 4), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 4 port_name "out"
						Output edge outputs
						pin number 4 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 5 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 5), (1 5), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 5 port_name "out"
						Output edge outputs
						pin number 5 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 6 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 6), (1 6), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 6 port_name "out"
						Output edge outputs
						pin number 6 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 7 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 7), (1 7), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 7 port_name "out"
						Output edge outputs
						pin number 7 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 8 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 8), (1 8), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 8 port_name "out"
						Output edge outputs
						pin number 8 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 9 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 9), (1 9), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 9 port_name "out"
						Output edge outputs
						pin number 9 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 10 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 10), (1 10), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 10 port_name "out"
						Output edge outputs
						pin number 10 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 11 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 11), (1 11), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 11 port_name "out"
						Output edge outputs
						pin number 11 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 12 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 12), (1 12), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 12 port_name "out"
						Output edge outputs
						pin number 12 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 13 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 13), (1 13), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 13 port_name "out"
						Output edge outputs
						pin number 13 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 14 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 14), (1 14), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 14 port_name "out"
						Output edge outputs
						pin number 14 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 15 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 15), (1 15), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 15 port_name "out"
						Output edge outputs
						pin number 15 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 16 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 16), (1 16), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 16 port_name "out"
						Output edge outputs
						pin number 16 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 17 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 17), (1 17), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 17 port_name "out"
						Output edge outputs
						pin number 17 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 18 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 18), (1 18), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 18 port_name "out"
						Output edge outputs
						pin number 18 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 19 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 19), (1 19), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 19 port_name "out"
						Output edge outputs
						pin number 19 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 20 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 20), (1 20), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 20 port_name "out"
						Output edge outputs
						pin number 20 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 21 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 21), (1 21), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 21 port_name "out"
						Output edge outputs
						pin number 21 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 22 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 22), (1 22), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 22 port_name "out"
						Output edge outputs
						pin number 22 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 23 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 23), (1 23), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 23 port_name "out"
						Output edge outputs
						pin number 23 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 24 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 24), (1 24), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 24 port_name "out"
						Output edge outputs
						pin number 24 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 25 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 25), (1 25), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 25 port_name "out"
						Output edge outputs
						pin number 25 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 26 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 26), (1 26), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 26 port_name "out"
						Output edge outputs
						pin number 26 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 27 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 27), (1 27), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 27 port_name "out"
						Output edge outputs
						pin number 27 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 28 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 28), (1 28), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 28 port_name "out"
						Output edge outputs
						pin number 28 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 29 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 29), (1 29), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 29 port_name "out"
						Output edge outputs
						pin number 29 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 30 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 30), (1 30), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 30 port_name "out"
						Output edge outputs
						pin number 30 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 31 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 31), (1 31), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 31 port_name "out"
						Output edge outputs
						pin number 31 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 32 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 32), (1 32), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 32 port_name "out"
						Output edge outputs
						pin number 32 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 33 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 33), (1 33), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 33 port_name "out"
						Output edge outputs
						pin number 33 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 34 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 34), (1 34), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 34 port_name "out"
						Output edge outputs
						pin number 34 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 35 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 35), (1 35), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 35 port_name "out"
						Output edge outputs
						pin number 35 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 36 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 36), (1 36), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 36 port_name "out"
						Output edge outputs
						pin number 36 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 37 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 37), (1 37), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 37 port_name "out"
						Output edge outputs
						pin number 37 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 38 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 38), (1 38), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 38 port_name "out"
						Output edge outputs
						pin number 38 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 39 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 39), (1 39), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 39 port_name "out"
						Output edge outputs
						pin number 39 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 40 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 40), (1 40), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 40 port_name "out"
						Output edge outputs
						pin number 40 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 41 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 41), (1 41), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 41 port_name "out"
						Output edge outputs
						pin number 41 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 42 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 42), (1 42), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 42 port_name "out"
						Output edge outputs
						pin number 42 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 43 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 43), (1 43), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 43 port_name "out"
						Output edge outputs
						pin number 43 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 44 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 44), (1 44), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 44 port_name "out"
						Output edge outputs
						pin number 44 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 45 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 45), (1 45), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 45 port_name "out"
						Output edge outputs
						pin number 45 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 46 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 46), (1 46), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 46 port_name "out"
						Output edge outputs
						pin number 46 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 47 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 47), (1 47), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 47 port_name "out"
						Output edge outputs
						pin number 47 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 48 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 48), (1 48), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 48 port_name "out"
						Output edge outputs
						pin number 48 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 49 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 49), (1 49), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 49 port_name "out"
						Output edge outputs
						pin number 49 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 50 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 50), (1 50), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 50 port_name "out"
						Output edge outputs
						pin number 50 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 51 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 51), (1 51), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 51 port_name "out"
						Output edge outputs
						pin number 51 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 52 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 52), (1 52), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 52 port_name "out"
						Output edge outputs
						pin number 52 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 53 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 53), (1 53), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 53 port_name "out"
						Output edge outputs
						pin number 53 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 54 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 54), (1 54), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 54 port_name "out"
						Output edge outputs
						pin number 54 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 55 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 55), (1 55), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 55 port_name "out"
						Output edge outputs
						pin number 55 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 56 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 56), (1 56), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 56 port_name "out"
						Output edge outputs
						pin number 56 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 57 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 57), (1 57), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 57 port_name "out"
						Output edge outputs
						pin number 57 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 58 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 58), (1 58), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 58 port_name "out"
						Output edge outputs
						pin number 58 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 59 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 59), (1 59), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 59 port_name "out"
						Output edge outputs
						pin number 59 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 60 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 60), (1 60), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 60 port_name "out"
						Output edge outputs
						pin number 60 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 61 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 61), (1 61), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 61 port_name "out"
						Output edge outputs
						pin number 61 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 62 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 62), (1 62), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 62 port_name "out"
						Output edge outputs
						pin number 62 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 63 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 63), (1 63), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 63 port_name "out"
						Output edge outputs
						pin number 63 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 64 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 64), (1 64), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 64 port_name "out"
						Output edge outputs
						pin number 64 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 65 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 65), (1 65), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 65 port_name "out"
						Output edge outputs
						pin number 65 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 66 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 66), (1 66), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 66 port_name "out"
						Output edge outputs
						pin number 66 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 67 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 67), (1 67), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 67 port_name "out"
						Output edge outputs
						pin number 67 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 68 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 68), (1 68), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 68 port_name "out"
						Output edge outputs
						pin number 68 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 69 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 69), (1 69), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 69 port_name "out"
						Output edge outputs
						pin number 69 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 70 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 70), (1 70), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 70 port_name "out"
						Output edge outputs
						pin number 70 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
				Pin 71 port name "out" num input edges 0 num output edges 1 parent type "mult_36x36" parent index 0
					pin class (depth, pin class): (0 71), (1 71), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 71 port_name "out"
						Output edge outputs
						pin number 71 port_name "OUT_cfg" parent type "mult_36x36_slice" parent index 0
			Clock Ports: total ports 0
						
			
type memory
	Physical Block: type "memory"  index 0  num_children 1
	Input Ports: total ports 5
		Port "addr1": num_pins 14 type 0 parent name "memory"
		Pin 0 port name "addr1" num input edges 0 num output edges 11 parent type "memory" parent index 0
			pin class 0 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "addr1"
				Output edge outputs
				pin number 0 port_name "addr" parent type "mem_512x36_sp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "addr1"
				Output edge outputs
				pin number 0 port_name "addr" parent type "mem_1024x18_sp" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "addr1"
				Output edge outputs
				pin number 0 port_name "addr" parent type "mem_2048x9_sp" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "addr1"
				Output edge outputs
				pin number 0 port_name "addr" parent type "mem_4096x4_sp" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "addr1"
				Output edge outputs
				pin number 0 port_name "addr" parent type "mem_8192x2_sp" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "addr1"
				Output edge outputs
				pin number 0 port_name "addr" parent type "mem_16384x1_sp" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "addr1"
				Output edge outputs
				pin number 0 port_name "addr1" parent type "mem_1024x18_dp" parent index 0
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "addr1"
				Output edge outputs
				pin number 0 port_name "addr1" parent type "mem_2048x9_dp" parent index 0
			Output edge 8 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "addr1"
				Output edge outputs
				pin number 0 port_name "addr1" parent type "mem_4096x4_dp" parent index 0
			Output edge 9 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "addr1"
				Output edge outputs
				pin number 0 port_name "addr1" parent type "mem_8192x2_dp" parent index 0
			Output edge 10 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "addr1"
				Output edge outputs
				pin number 0 port_name "addr1" parent type "mem_16384x1_dp" parent index 0
		Pin 1 port name "addr1" num input edges 0 num output edges 11 parent type "memory" parent index 0
			pin class 1 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "addr1"
				Output edge outputs
				pin number 1 port_name "addr" parent type "mem_512x36_sp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "addr1"
				Output edge outputs
				pin number 1 port_name "addr" parent type "mem_1024x18_sp" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "addr1"
				Output edge outputs
				pin number 1 port_name "addr" parent type "mem_2048x9_sp" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "addr1"
				Output edge outputs
				pin number 1 port_name "addr" parent type "mem_4096x4_sp" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "addr1"
				Output edge outputs
				pin number 1 port_name "addr" parent type "mem_8192x2_sp" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "addr1"
				Output edge outputs
				pin number 1 port_name "addr" parent type "mem_16384x1_sp" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "addr1"
				Output edge outputs
				pin number 1 port_name "addr1" parent type "mem_1024x18_dp" parent index 0
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "addr1"
				Output edge outputs
				pin number 1 port_name "addr1" parent type "mem_2048x9_dp" parent index 0
			Output edge 8 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "addr1"
				Output edge outputs
				pin number 1 port_name "addr1" parent type "mem_4096x4_dp" parent index 0
			Output edge 9 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "addr1"
				Output edge outputs
				pin number 1 port_name "addr1" parent type "mem_8192x2_dp" parent index 0
			Output edge 10 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "addr1"
				Output edge outputs
				pin number 1 port_name "addr1" parent type "mem_16384x1_dp" parent index 0
		Pin 2 port name "addr1" num input edges 0 num output edges 11 parent type "memory" parent index 0
			pin class 2 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "addr1"
				Output edge outputs
				pin number 2 port_name "addr" parent type "mem_512x36_sp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "addr1"
				Output edge outputs
				pin number 2 port_name "addr" parent type "mem_1024x18_sp" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "addr1"
				Output edge outputs
				pin number 2 port_name "addr" parent type "mem_2048x9_sp" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "addr1"
				Output edge outputs
				pin number 2 port_name "addr" parent type "mem_4096x4_sp" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "addr1"
				Output edge outputs
				pin number 2 port_name "addr" parent type "mem_8192x2_sp" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "addr1"
				Output edge outputs
				pin number 2 port_name "addr" parent type "mem_16384x1_sp" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "addr1"
				Output edge outputs
				pin number 2 port_name "addr1" parent type "mem_1024x18_dp" parent index 0
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "addr1"
				Output edge outputs
				pin number 2 port_name "addr1" parent type "mem_2048x9_dp" parent index 0
			Output edge 8 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "addr1"
				Output edge outputs
				pin number 2 port_name "addr1" parent type "mem_4096x4_dp" parent index 0
			Output edge 9 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "addr1"
				Output edge outputs
				pin number 2 port_name "addr1" parent type "mem_8192x2_dp" parent index 0
			Output edge 10 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "addr1"
				Output edge outputs
				pin number 2 port_name "addr1" parent type "mem_16384x1_dp" parent index 0
		Pin 3 port name "addr1" num input edges 0 num output edges 11 parent type "memory" parent index 0
			pin class 3 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "addr1"
				Output edge outputs
				pin number 3 port_name "addr" parent type "mem_512x36_sp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "addr1"
				Output edge outputs
				pin number 3 port_name "addr" parent type "mem_1024x18_sp" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "addr1"
				Output edge outputs
				pin number 3 port_name "addr" parent type "mem_2048x9_sp" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "addr1"
				Output edge outputs
				pin number 3 port_name "addr" parent type "mem_4096x4_sp" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "addr1"
				Output edge outputs
				pin number 3 port_name "addr" parent type "mem_8192x2_sp" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "addr1"
				Output edge outputs
				pin number 3 port_name "addr" parent type "mem_16384x1_sp" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "addr1"
				Output edge outputs
				pin number 3 port_name "addr1" parent type "mem_1024x18_dp" parent index 0
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "addr1"
				Output edge outputs
				pin number 3 port_name "addr1" parent type "mem_2048x9_dp" parent index 0
			Output edge 8 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "addr1"
				Output edge outputs
				pin number 3 port_name "addr1" parent type "mem_4096x4_dp" parent index 0
			Output edge 9 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "addr1"
				Output edge outputs
				pin number 3 port_name "addr1" parent type "mem_8192x2_dp" parent index 0
			Output edge 10 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "addr1"
				Output edge outputs
				pin number 3 port_name "addr1" parent type "mem_16384x1_dp" parent index 0
		Pin 4 port name "addr1" num input edges 0 num output edges 11 parent type "memory" parent index 0
			pin class 4 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "addr1"
				Output edge outputs
				pin number 4 port_name "addr" parent type "mem_512x36_sp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "addr1"
				Output edge outputs
				pin number 4 port_name "addr" parent type "mem_1024x18_sp" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "addr1"
				Output edge outputs
				pin number 4 port_name "addr" parent type "mem_2048x9_sp" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "addr1"
				Output edge outputs
				pin number 4 port_name "addr" parent type "mem_4096x4_sp" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "addr1"
				Output edge outputs
				pin number 4 port_name "addr" parent type "mem_8192x2_sp" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "addr1"
				Output edge outputs
				pin number 4 port_name "addr" parent type "mem_16384x1_sp" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "addr1"
				Output edge outputs
				pin number 4 port_name "addr1" parent type "mem_1024x18_dp" parent index 0
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "addr1"
				Output edge outputs
				pin number 4 port_name "addr1" parent type "mem_2048x9_dp" parent index 0
			Output edge 8 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "addr1"
				Output edge outputs
				pin number 4 port_name "addr1" parent type "mem_4096x4_dp" parent index 0
			Output edge 9 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "addr1"
				Output edge outputs
				pin number 4 port_name "addr1" parent type "mem_8192x2_dp" parent index 0
			Output edge 10 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "addr1"
				Output edge outputs
				pin number 4 port_name "addr1" parent type "mem_16384x1_dp" parent index 0
		Pin 5 port name "addr1" num input edges 0 num output edges 11 parent type "memory" parent index 0
			pin class 5 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "addr1"
				Output edge outputs
				pin number 5 port_name "addr" parent type "mem_512x36_sp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "addr1"
				Output edge outputs
				pin number 5 port_name "addr" parent type "mem_1024x18_sp" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "addr1"
				Output edge outputs
				pin number 5 port_name "addr" parent type "mem_2048x9_sp" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "addr1"
				Output edge outputs
				pin number 5 port_name "addr" parent type "mem_4096x4_sp" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "addr1"
				Output edge outputs
				pin number 5 port_name "addr" parent type "mem_8192x2_sp" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "addr1"
				Output edge outputs
				pin number 5 port_name "addr" parent type "mem_16384x1_sp" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "addr1"
				Output edge outputs
				pin number 5 port_name "addr1" parent type "mem_1024x18_dp" parent index 0
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "addr1"
				Output edge outputs
				pin number 5 port_name "addr1" parent type "mem_2048x9_dp" parent index 0
			Output edge 8 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "addr1"
				Output edge outputs
				pin number 5 port_name "addr1" parent type "mem_4096x4_dp" parent index 0
			Output edge 9 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "addr1"
				Output edge outputs
				pin number 5 port_name "addr1" parent type "mem_8192x2_dp" parent index 0
			Output edge 10 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "addr1"
				Output edge outputs
				pin number 5 port_name "addr1" parent type "mem_16384x1_dp" parent index 0
		Pin 6 port name "addr1" num input edges 0 num output edges 11 parent type "memory" parent index 0
			pin class 6 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "addr1"
				Output edge outputs
				pin number 6 port_name "addr" parent type "mem_512x36_sp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "addr1"
				Output edge outputs
				pin number 6 port_name "addr" parent type "mem_1024x18_sp" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "addr1"
				Output edge outputs
				pin number 6 port_name "addr" parent type "mem_2048x9_sp" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "addr1"
				Output edge outputs
				pin number 6 port_name "addr" parent type "mem_4096x4_sp" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "addr1"
				Output edge outputs
				pin number 6 port_name "addr" parent type "mem_8192x2_sp" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "addr1"
				Output edge outputs
				pin number 6 port_name "addr" parent type "mem_16384x1_sp" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "addr1"
				Output edge outputs
				pin number 6 port_name "addr1" parent type "mem_1024x18_dp" parent index 0
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "addr1"
				Output edge outputs
				pin number 6 port_name "addr1" parent type "mem_2048x9_dp" parent index 0
			Output edge 8 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "addr1"
				Output edge outputs
				pin number 6 port_name "addr1" parent type "mem_4096x4_dp" parent index 0
			Output edge 9 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "addr1"
				Output edge outputs
				pin number 6 port_name "addr1" parent type "mem_8192x2_dp" parent index 0
			Output edge 10 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "addr1"
				Output edge outputs
				pin number 6 port_name "addr1" parent type "mem_16384x1_dp" parent index 0
		Pin 7 port name "addr1" num input edges 0 num output edges 11 parent type "memory" parent index 0
			pin class 7 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "addr1"
				Output edge outputs
				pin number 7 port_name "addr" parent type "mem_512x36_sp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "addr1"
				Output edge outputs
				pin number 7 port_name "addr" parent type "mem_1024x18_sp" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "addr1"
				Output edge outputs
				pin number 7 port_name "addr" parent type "mem_2048x9_sp" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "addr1"
				Output edge outputs
				pin number 7 port_name "addr" parent type "mem_4096x4_sp" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "addr1"
				Output edge outputs
				pin number 7 port_name "addr" parent type "mem_8192x2_sp" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "addr1"
				Output edge outputs
				pin number 7 port_name "addr" parent type "mem_16384x1_sp" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "addr1"
				Output edge outputs
				pin number 7 port_name "addr1" parent type "mem_1024x18_dp" parent index 0
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "addr1"
				Output edge outputs
				pin number 7 port_name "addr1" parent type "mem_2048x9_dp" parent index 0
			Output edge 8 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "addr1"
				Output edge outputs
				pin number 7 port_name "addr1" parent type "mem_4096x4_dp" parent index 0
			Output edge 9 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "addr1"
				Output edge outputs
				pin number 7 port_name "addr1" parent type "mem_8192x2_dp" parent index 0
			Output edge 10 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "addr1"
				Output edge outputs
				pin number 7 port_name "addr1" parent type "mem_16384x1_dp" parent index 0
		Pin 8 port name "addr1" num input edges 0 num output edges 11 parent type "memory" parent index 0
			pin class 8 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "addr1"
				Output edge outputs
				pin number 8 port_name "addr" parent type "mem_512x36_sp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "addr1"
				Output edge outputs
				pin number 8 port_name "addr" parent type "mem_1024x18_sp" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "addr1"
				Output edge outputs
				pin number 8 port_name "addr" parent type "mem_2048x9_sp" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "addr1"
				Output edge outputs
				pin number 8 port_name "addr" parent type "mem_4096x4_sp" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "addr1"
				Output edge outputs
				pin number 8 port_name "addr" parent type "mem_8192x2_sp" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "addr1"
				Output edge outputs
				pin number 8 port_name "addr" parent type "mem_16384x1_sp" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "addr1"
				Output edge outputs
				pin number 8 port_name "addr1" parent type "mem_1024x18_dp" parent index 0
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "addr1"
				Output edge outputs
				pin number 8 port_name "addr1" parent type "mem_2048x9_dp" parent index 0
			Output edge 8 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "addr1"
				Output edge outputs
				pin number 8 port_name "addr1" parent type "mem_4096x4_dp" parent index 0
			Output edge 9 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "addr1"
				Output edge outputs
				pin number 8 port_name "addr1" parent type "mem_8192x2_dp" parent index 0
			Output edge 10 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "addr1"
				Output edge outputs
				pin number 8 port_name "addr1" parent type "mem_16384x1_dp" parent index 0
		Pin 9 port name "addr1" num input edges 0 num output edges 10 parent type "memory" parent index 0
			pin class 47 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "addr1"
				Output edge outputs
				pin number 9 port_name "addr" parent type "mem_1024x18_sp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "addr1"
				Output edge outputs
				pin number 9 port_name "addr" parent type "mem_2048x9_sp" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "addr1"
				Output edge outputs
				pin number 9 port_name "addr" parent type "mem_4096x4_sp" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "addr1"
				Output edge outputs
				pin number 9 port_name "addr" parent type "mem_8192x2_sp" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "addr1"
				Output edge outputs
				pin number 9 port_name "addr" parent type "mem_16384x1_sp" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "addr1"
				Output edge outputs
				pin number 9 port_name "addr1" parent type "mem_1024x18_dp" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "addr1"
				Output edge outputs
				pin number 9 port_name "addr1" parent type "mem_2048x9_dp" parent index 0
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "addr1"
				Output edge outputs
				pin number 9 port_name "addr1" parent type "mem_4096x4_dp" parent index 0
			Output edge 8 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "addr1"
				Output edge outputs
				pin number 9 port_name "addr1" parent type "mem_8192x2_dp" parent index 0
			Output edge 9 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "addr1"
				Output edge outputs
				pin number 9 port_name "addr1" parent type "mem_16384x1_dp" parent index 0
		Pin 10 port name "addr1" num input edges 0 num output edges 8 parent type "memory" parent index 0
			pin class 48 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "addr1"
				Output edge outputs
				pin number 10 port_name "addr" parent type "mem_2048x9_sp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "addr1"
				Output edge outputs
				pin number 10 port_name "addr" parent type "mem_4096x4_sp" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "addr1"
				Output edge outputs
				pin number 10 port_name "addr" parent type "mem_8192x2_sp" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "addr1"
				Output edge outputs
				pin number 10 port_name "addr" parent type "mem_16384x1_sp" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "addr1"
				Output edge outputs
				pin number 10 port_name "addr1" parent type "mem_2048x9_dp" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "addr1"
				Output edge outputs
				pin number 10 port_name "addr1" parent type "mem_4096x4_dp" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "addr1"
				Output edge outputs
				pin number 10 port_name "addr1" parent type "mem_8192x2_dp" parent index 0
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "addr1"
				Output edge outputs
				pin number 10 port_name "addr1" parent type "mem_16384x1_dp" parent index 0
		Pin 11 port name "addr1" num input edges 0 num output edges 6 parent type "memory" parent index 0
			pin class 49 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "addr1"
				Output edge outputs
				pin number 11 port_name "addr" parent type "mem_4096x4_sp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "addr1"
				Output edge outputs
				pin number 11 port_name "addr" parent type "mem_8192x2_sp" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "addr1"
				Output edge outputs
				pin number 11 port_name "addr" parent type "mem_16384x1_sp" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "addr1"
				Output edge outputs
				pin number 11 port_name "addr1" parent type "mem_4096x4_dp" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "addr1"
				Output edge outputs
				pin number 11 port_name "addr1" parent type "mem_8192x2_dp" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "addr1"
				Output edge outputs
				pin number 11 port_name "addr1" parent type "mem_16384x1_dp" parent index 0
		Pin 12 port name "addr1" num input edges 0 num output edges 4 parent type "memory" parent index 0
			pin class 50 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "addr1"
				Output edge outputs
				pin number 12 port_name "addr" parent type "mem_8192x2_sp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "addr1"
				Output edge outputs
				pin number 12 port_name "addr" parent type "mem_16384x1_sp" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "addr1"
				Output edge outputs
				pin number 12 port_name "addr1" parent type "mem_8192x2_dp" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "addr1"
				Output edge outputs
				pin number 12 port_name "addr1" parent type "mem_16384x1_dp" parent index 0
		Pin 13 port name "addr1" num input edges 0 num output edges 2 parent type "memory" parent index 0
			pin class 51 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "addr1"
				Output edge outputs
				pin number 13 port_name "addr" parent type "mem_16384x1_sp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "addr1"
				Output edge outputs
				pin number 13 port_name "addr1" parent type "mem_16384x1_dp" parent index 0
	Port "addr2": num_pins 14 type 0 parent name "memory"
		Pin 0 port name "addr2" num input edges 0 num output edges 5 parent type "memory" parent index 0
			pin class 52 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "addr2"
				Output edge outputs
				pin number 0 port_name "addr2" parent type "mem_1024x18_dp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "addr2"
				Output edge outputs
				pin number 0 port_name "addr2" parent type "mem_2048x9_dp" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "addr2"
				Output edge outputs
				pin number 0 port_name "addr2" parent type "mem_4096x4_dp" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "addr2"
				Output edge outputs
				pin number 0 port_name "addr2" parent type "mem_8192x2_dp" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "addr2"
				Output edge outputs
				pin number 0 port_name "addr2" parent type "mem_16384x1_dp" parent index 0
		Pin 1 port name "addr2" num input edges 0 num output edges 5 parent type "memory" parent index 0
			pin class 53 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "addr2"
				Output edge outputs
				pin number 1 port_name "addr2" parent type "mem_1024x18_dp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "addr2"
				Output edge outputs
				pin number 1 port_name "addr2" parent type "mem_2048x9_dp" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "addr2"
				Output edge outputs
				pin number 1 port_name "addr2" parent type "mem_4096x4_dp" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "addr2"
				Output edge outputs
				pin number 1 port_name "addr2" parent type "mem_8192x2_dp" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "addr2"
				Output edge outputs
				pin number 1 port_name "addr2" parent type "mem_16384x1_dp" parent index 0
		Pin 2 port name "addr2" num input edges 0 num output edges 5 parent type "memory" parent index 0
			pin class 54 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "addr2"
				Output edge outputs
				pin number 2 port_name "addr2" parent type "mem_1024x18_dp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "addr2"
				Output edge outputs
				pin number 2 port_name "addr2" parent type "mem_2048x9_dp" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "addr2"
				Output edge outputs
				pin number 2 port_name "addr2" parent type "mem_4096x4_dp" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "addr2"
				Output edge outputs
				pin number 2 port_name "addr2" parent type "mem_8192x2_dp" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "addr2"
				Output edge outputs
				pin number 2 port_name "addr2" parent type "mem_16384x1_dp" parent index 0
		Pin 3 port name "addr2" num input edges 0 num output edges 5 parent type "memory" parent index 0
			pin class 55 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "addr2"
				Output edge outputs
				pin number 3 port_name "addr2" parent type "mem_1024x18_dp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "addr2"
				Output edge outputs
				pin number 3 port_name "addr2" parent type "mem_2048x9_dp" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "addr2"
				Output edge outputs
				pin number 3 port_name "addr2" parent type "mem_4096x4_dp" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "addr2"
				Output edge outputs
				pin number 3 port_name "addr2" parent type "mem_8192x2_dp" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "addr2"
				Output edge outputs
				pin number 3 port_name "addr2" parent type "mem_16384x1_dp" parent index 0
		Pin 4 port name "addr2" num input edges 0 num output edges 5 parent type "memory" parent index 0
			pin class 56 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "addr2"
				Output edge outputs
				pin number 4 port_name "addr2" parent type "mem_1024x18_dp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "addr2"
				Output edge outputs
				pin number 4 port_name "addr2" parent type "mem_2048x9_dp" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "addr2"
				Output edge outputs
				pin number 4 port_name "addr2" parent type "mem_4096x4_dp" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "addr2"
				Output edge outputs
				pin number 4 port_name "addr2" parent type "mem_8192x2_dp" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "addr2"
				Output edge outputs
				pin number 4 port_name "addr2" parent type "mem_16384x1_dp" parent index 0
		Pin 5 port name "addr2" num input edges 0 num output edges 5 parent type "memory" parent index 0
			pin class 57 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "addr2"
				Output edge outputs
				pin number 5 port_name "addr2" parent type "mem_1024x18_dp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "addr2"
				Output edge outputs
				pin number 5 port_name "addr2" parent type "mem_2048x9_dp" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "addr2"
				Output edge outputs
				pin number 5 port_name "addr2" parent type "mem_4096x4_dp" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "addr2"
				Output edge outputs
				pin number 5 port_name "addr2" parent type "mem_8192x2_dp" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "addr2"
				Output edge outputs
				pin number 5 port_name "addr2" parent type "mem_16384x1_dp" parent index 0
		Pin 6 port name "addr2" num input edges 0 num output edges 5 parent type "memory" parent index 0
			pin class 58 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "addr2"
				Output edge outputs
				pin number 6 port_name "addr2" parent type "mem_1024x18_dp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "addr2"
				Output edge outputs
				pin number 6 port_name "addr2" parent type "mem_2048x9_dp" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "addr2"
				Output edge outputs
				pin number 6 port_name "addr2" parent type "mem_4096x4_dp" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "addr2"
				Output edge outputs
				pin number 6 port_name "addr2" parent type "mem_8192x2_dp" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "addr2"
				Output edge outputs
				pin number 6 port_name "addr2" parent type "mem_16384x1_dp" parent index 0
		Pin 7 port name "addr2" num input edges 0 num output edges 5 parent type "memory" parent index 0
			pin class 59 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "addr2"
				Output edge outputs
				pin number 7 port_name "addr2" parent type "mem_1024x18_dp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "addr2"
				Output edge outputs
				pin number 7 port_name "addr2" parent type "mem_2048x9_dp" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "addr2"
				Output edge outputs
				pin number 7 port_name "addr2" parent type "mem_4096x4_dp" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "addr2"
				Output edge outputs
				pin number 7 port_name "addr2" parent type "mem_8192x2_dp" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "addr2"
				Output edge outputs
				pin number 7 port_name "addr2" parent type "mem_16384x1_dp" parent index 0
		Pin 8 port name "addr2" num input edges 0 num output edges 5 parent type "memory" parent index 0
			pin class 60 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "addr2"
				Output edge outputs
				pin number 8 port_name "addr2" parent type "mem_1024x18_dp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "addr2"
				Output edge outputs
				pin number 8 port_name "addr2" parent type "mem_2048x9_dp" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "addr2"
				Output edge outputs
				pin number 8 port_name "addr2" parent type "mem_4096x4_dp" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "addr2"
				Output edge outputs
				pin number 8 port_name "addr2" parent type "mem_8192x2_dp" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "addr2"
				Output edge outputs
				pin number 8 port_name "addr2" parent type "mem_16384x1_dp" parent index 0
		Pin 9 port name "addr2" num input edges 0 num output edges 5 parent type "memory" parent index 0
			pin class 61 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "addr2"
				Output edge outputs
				pin number 9 port_name "addr2" parent type "mem_1024x18_dp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "addr2"
				Output edge outputs
				pin number 9 port_name "addr2" parent type "mem_2048x9_dp" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "addr2"
				Output edge outputs
				pin number 9 port_name "addr2" parent type "mem_4096x4_dp" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "addr2"
				Output edge outputs
				pin number 9 port_name "addr2" parent type "mem_8192x2_dp" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "addr2"
				Output edge outputs
				pin number 9 port_name "addr2" parent type "mem_16384x1_dp" parent index 0
		Pin 10 port name "addr2" num input edges 0 num output edges 4 parent type "memory" parent index 0
			pin class 63 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "addr2"
				Output edge outputs
				pin number 10 port_name "addr2" parent type "mem_2048x9_dp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "addr2"
				Output edge outputs
				pin number 10 port_name "addr2" parent type "mem_4096x4_dp" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "addr2"
				Output edge outputs
				pin number 10 port_name "addr2" parent type "mem_8192x2_dp" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "addr2"
				Output edge outputs
				pin number 10 port_name "addr2" parent type "mem_16384x1_dp" parent index 0
		Pin 11 port name "addr2" num input edges 0 num output edges 3 parent type "memory" parent index 0
			pin class 64 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "addr2"
				Output edge outputs
				pin number 11 port_name "addr2" parent type "mem_4096x4_dp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "addr2"
				Output edge outputs
				pin number 11 port_name "addr2" parent type "mem_8192x2_dp" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "addr2"
				Output edge outputs
				pin number 11 port_name "addr2" parent type "mem_16384x1_dp" parent index 0
		Pin 12 port name "addr2" num input edges 0 num output edges 2 parent type "memory" parent index 0
			pin class 65 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "addr2"
				Output edge outputs
				pin number 12 port_name "addr2" parent type "mem_8192x2_dp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "addr2"
				Output edge outputs
				pin number 12 port_name "addr2" parent type "mem_16384x1_dp" parent index 0
		Pin 13 port name "addr2" num input edges 0 num output edges 1 parent type "memory" parent index 0
			pin class 66 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "addr2"
				Output edge outputs
				pin number 13 port_name "addr2" parent type "mem_16384x1_dp" parent index 0
	Port "data": num_pins 36 type 0 parent name "memory"
		Pin 0 port name "data" num input edges 0 num output edges 11 parent type "memory" parent index 0
			pin class 9 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "data"
				Output edge outputs
				pin number 0 port_name "data" parent type "mem_512x36_sp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "data"
				Output edge outputs
				pin number 0 port_name "data" parent type "mem_1024x18_sp" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "data"
				Output edge outputs
				pin number 0 port_name "data" parent type "mem_2048x9_sp" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "data"
				Output edge outputs
				pin number 0 port_name "data" parent type "mem_4096x4_sp" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "data"
				Output edge outputs
				pin number 0 port_name "data" parent type "mem_8192x2_sp" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "data"
				Output edge outputs
				pin number 0 port_name "data" parent type "mem_16384x1_sp" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "data"
				Output edge outputs
				pin number 0 port_name "data1" parent type "mem_1024x18_dp" parent index 0
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "data"
				Output edge outputs
				pin number 0 port_name "data1" parent type "mem_2048x9_dp" parent index 0
			Output edge 8 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "data"
				Output edge outputs
				pin number 0 port_name "data1" parent type "mem_4096x4_dp" parent index 0
			Output edge 9 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "data"
				Output edge outputs
				pin number 0 port_name "data1" parent type "mem_8192x2_dp" parent index 0
			Output edge 10 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "data"
				Output edge outputs
				pin number 0 port_name "data1" parent type "mem_16384x1_dp" parent index 0
		Pin 1 port name "data" num input edges 0 num output edges 10 parent type "memory" parent index 0
			pin class 12 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "data"
				Output edge outputs
				pin number 1 port_name "data" parent type "mem_512x36_sp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "data"
				Output edge outputs
				pin number 1 port_name "data" parent type "mem_1024x18_sp" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "data"
				Output edge outputs
				pin number 1 port_name "data" parent type "mem_2048x9_sp" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "data"
				Output edge outputs
				pin number 1 port_name "data" parent type "mem_4096x4_sp" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "data"
				Output edge outputs
				pin number 1 port_name "data" parent type "mem_8192x2_sp" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "data"
				Output edge outputs
				pin number 1 port_name "data1" parent type "mem_1024x18_dp" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "data"
				Output edge outputs
				pin number 1 port_name "data1" parent type "mem_2048x9_dp" parent index 0
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "data"
				Output edge outputs
				pin number 1 port_name "data1" parent type "mem_4096x4_dp" parent index 0
			Output edge 8 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "data"
				Output edge outputs
				pin number 1 port_name "data1" parent type "mem_8192x2_dp" parent index 0
			Output edge 9 num inputs 1 num outputs 1
				Output edge inputs
				pin number 1 port_name "data"
				Output edge outputs
				pin number 0 port_name "data2" parent type "mem_16384x1_dp" parent index 0
		Pin 2 port name "data" num input edges 0 num output edges 8 parent type "memory" parent index 0
			pin class 13 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "data"
				Output edge outputs
				pin number 2 port_name "data" parent type "mem_512x36_sp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "data"
				Output edge outputs
				pin number 2 port_name "data" parent type "mem_1024x18_sp" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "data"
				Output edge outputs
				pin number 2 port_name "data" parent type "mem_2048x9_sp" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "data"
				Output edge outputs
				pin number 2 port_name "data" parent type "mem_4096x4_sp" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "data"
				Output edge outputs
				pin number 2 port_name "data1" parent type "mem_1024x18_dp" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "data"
				Output edge outputs
				pin number 2 port_name "data1" parent type "mem_2048x9_dp" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "data"
				Output edge outputs
				pin number 2 port_name "data1" parent type "mem_4096x4_dp" parent index 0
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 2 port_name "data"
				Output edge outputs
				pin number 0 port_name "data2" parent type "mem_8192x2_dp" parent index 0
		Pin 3 port name "data" num input edges 0 num output edges 8 parent type "memory" parent index 0
			pin class 14 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "data"
				Output edge outputs
				pin number 3 port_name "data" parent type "mem_512x36_sp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "data"
				Output edge outputs
				pin number 3 port_name "data" parent type "mem_1024x18_sp" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "data"
				Output edge outputs
				pin number 3 port_name "data" parent type "mem_2048x9_sp" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "data"
				Output edge outputs
				pin number 3 port_name "data" parent type "mem_4096x4_sp" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "data"
				Output edge outputs
				pin number 3 port_name "data1" parent type "mem_1024x18_dp" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "data"
				Output edge outputs
				pin number 3 port_name "data1" parent type "mem_2048x9_dp" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "data"
				Output edge outputs
				pin number 3 port_name "data1" parent type "mem_4096x4_dp" parent index 0
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 3 port_name "data"
				Output edge outputs
				pin number 1 port_name "data2" parent type "mem_8192x2_dp" parent index 0
		Pin 4 port name "data" num input edges 0 num output edges 6 parent type "memory" parent index 0
			pin class 15 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "data"
				Output edge outputs
				pin number 4 port_name "data" parent type "mem_512x36_sp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "data"
				Output edge outputs
				pin number 4 port_name "data" parent type "mem_1024x18_sp" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "data"
				Output edge outputs
				pin number 4 port_name "data" parent type "mem_2048x9_sp" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "data"
				Output edge outputs
				pin number 4 port_name "data1" parent type "mem_1024x18_dp" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "data"
				Output edge outputs
				pin number 4 port_name "data1" parent type "mem_2048x9_dp" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 4 port_name "data"
				Output edge outputs
				pin number 0 port_name "data2" parent type "mem_4096x4_dp" parent index 0
		Pin 5 port name "data" num input edges 0 num output edges 6 parent type "memory" parent index 0
			pin class 16 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "data"
				Output edge outputs
				pin number 5 port_name "data" parent type "mem_512x36_sp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "data"
				Output edge outputs
				pin number 5 port_name "data" parent type "mem_1024x18_sp" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "data"
				Output edge outputs
				pin number 5 port_name "data" parent type "mem_2048x9_sp" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "data"
				Output edge outputs
				pin number 5 port_name "data1" parent type "mem_1024x18_dp" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "data"
				Output edge outputs
				pin number 5 port_name "data1" parent type "mem_2048x9_dp" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 5 port_name "data"
				Output edge outputs
				pin number 1 port_name "data2" parent type "mem_4096x4_dp" parent index 0
		Pin 6 port name "data" num input edges 0 num output edges 6 parent type "memory" parent index 0
			pin class 17 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "data"
				Output edge outputs
				pin number 6 port_name "data" parent type "mem_512x36_sp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "data"
				Output edge outputs
				pin number 6 port_name "data" parent type "mem_1024x18_sp" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "data"
				Output edge outputs
				pin number 6 port_name "data" parent type "mem_2048x9_sp" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "data"
				Output edge outputs
				pin number 6 port_name "data1" parent type "mem_1024x18_dp" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "data"
				Output edge outputs
				pin number 6 port_name "data1" parent type "mem_2048x9_dp" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 6 port_name "data"
				Output edge outputs
				pin number 2 port_name "data2" parent type "mem_4096x4_dp" parent index 0
		Pin 7 port name "data" num input edges 0 num output edges 6 parent type "memory" parent index 0
			pin class 18 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "data"
				Output edge outputs
				pin number 7 port_name "data" parent type "mem_512x36_sp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "data"
				Output edge outputs
				pin number 7 port_name "data" parent type "mem_1024x18_sp" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "data"
				Output edge outputs
				pin number 7 port_name "data" parent type "mem_2048x9_sp" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "data"
				Output edge outputs
				pin number 7 port_name "data1" parent type "mem_1024x18_dp" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "data"
				Output edge outputs
				pin number 7 port_name "data1" parent type "mem_2048x9_dp" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 7 port_name "data"
				Output edge outputs
				pin number 3 port_name "data2" parent type "mem_4096x4_dp" parent index 0
		Pin 8 port name "data" num input edges 0 num output edges 5 parent type "memory" parent index 0
			pin class 19 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "data"
				Output edge outputs
				pin number 8 port_name "data" parent type "mem_512x36_sp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "data"
				Output edge outputs
				pin number 8 port_name "data" parent type "mem_1024x18_sp" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "data"
				Output edge outputs
				pin number 8 port_name "data" parent type "mem_2048x9_sp" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "data"
				Output edge outputs
				pin number 8 port_name "data1" parent type "mem_1024x18_dp" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 8 port_name "data"
				Output edge outputs
				pin number 8 port_name "data1" parent type "mem_2048x9_dp" parent index 0
		Pin 9 port name "data" num input edges 0 num output edges 4 parent type "memory" parent index 0
			pin class 20 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "data"
				Output edge outputs
				pin number 9 port_name "data" parent type "mem_512x36_sp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "data"
				Output edge outputs
				pin number 9 port_name "data" parent type "mem_1024x18_sp" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "data"
				Output edge outputs
				pin number 9 port_name "data1" parent type "mem_1024x18_dp" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 9 port_name "data"
				Output edge outputs
				pin number 0 port_name "data2" parent type "mem_2048x9_dp" parent index 0
		Pin 10 port name "data" num input edges 0 num output edges 4 parent type "memory" parent index 0
			pin class 21 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "data"
				Output edge outputs
				pin number 10 port_name "data" parent type "mem_512x36_sp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "data"
				Output edge outputs
				pin number 10 port_name "data" parent type "mem_1024x18_sp" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "data"
				Output edge outputs
				pin number 10 port_name "data1" parent type "mem_1024x18_dp" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 10 port_name "data"
				Output edge outputs
				pin number 1 port_name "data2" parent type "mem_2048x9_dp" parent index 0
		Pin 11 port name "data" num input edges 0 num output edges 4 parent type "memory" parent index 0
			pin class 22 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "data"
				Output edge outputs
				pin number 11 port_name "data" parent type "mem_512x36_sp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "data"
				Output edge outputs
				pin number 11 port_name "data" parent type "mem_1024x18_sp" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "data"
				Output edge outputs
				pin number 11 port_name "data1" parent type "mem_1024x18_dp" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 11 port_name "data"
				Output edge outputs
				pin number 2 port_name "data2" parent type "mem_2048x9_dp" parent index 0
		Pin 12 port name "data" num input edges 0 num output edges 4 parent type "memory" parent index 0
			pin class 23 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "data"
				Output edge outputs
				pin number 12 port_name "data" parent type "mem_512x36_sp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "data"
				Output edge outputs
				pin number 12 port_name "data" parent type "mem_1024x18_sp" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "data"
				Output edge outputs
				pin number 12 port_name "data1" parent type "mem_1024x18_dp" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 12 port_name "data"
				Output edge outputs
				pin number 3 port_name "data2" parent type "mem_2048x9_dp" parent index 0
		Pin 13 port name "data" num input edges 0 num output edges 4 parent type "memory" parent index 0
			pin class 24 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "data"
				Output edge outputs
				pin number 13 port_name "data" parent type "mem_512x36_sp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "data"
				Output edge outputs
				pin number 13 port_name "data" parent type "mem_1024x18_sp" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "data"
				Output edge outputs
				pin number 13 port_name "data1" parent type "mem_1024x18_dp" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 13 port_name "data"
				Output edge outputs
				pin number 4 port_name "data2" parent type "mem_2048x9_dp" parent index 0
		Pin 14 port name "data" num input edges 0 num output edges 4 parent type "memory" parent index 0
			pin class 25 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "data"
				Output edge outputs
				pin number 14 port_name "data" parent type "mem_512x36_sp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "data"
				Output edge outputs
				pin number 14 port_name "data" parent type "mem_1024x18_sp" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "data"
				Output edge outputs
				pin number 14 port_name "data1" parent type "mem_1024x18_dp" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 14 port_name "data"
				Output edge outputs
				pin number 5 port_name "data2" parent type "mem_2048x9_dp" parent index 0
		Pin 15 port name "data" num input edges 0 num output edges 4 parent type "memory" parent index 0
			pin class 26 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "data"
				Output edge outputs
				pin number 15 port_name "data" parent type "mem_512x36_sp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "data"
				Output edge outputs
				pin number 15 port_name "data" parent type "mem_1024x18_sp" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "data"
				Output edge outputs
				pin number 15 port_name "data1" parent type "mem_1024x18_dp" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 15 port_name "data"
				Output edge outputs
				pin number 6 port_name "data2" parent type "mem_2048x9_dp" parent index 0
		Pin 16 port name "data" num input edges 0 num output edges 4 parent type "memory" parent index 0
			pin class 27 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "data"
				Output edge outputs
				pin number 16 port_name "data" parent type "mem_512x36_sp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "data"
				Output edge outputs
				pin number 16 port_name "data" parent type "mem_1024x18_sp" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "data"
				Output edge outputs
				pin number 16 port_name "data1" parent type "mem_1024x18_dp" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 16 port_name "data"
				Output edge outputs
				pin number 7 port_name "data2" parent type "mem_2048x9_dp" parent index 0
		Pin 17 port name "data" num input edges 0 num output edges 4 parent type "memory" parent index 0
			pin class 28 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "data"
				Output edge outputs
				pin number 17 port_name "data" parent type "mem_512x36_sp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "data"
				Output edge outputs
				pin number 17 port_name "data" parent type "mem_1024x18_sp" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "data"
				Output edge outputs
				pin number 17 port_name "data1" parent type "mem_1024x18_dp" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 17 port_name "data"
				Output edge outputs
				pin number 8 port_name "data2" parent type "mem_2048x9_dp" parent index 0
		Pin 18 port name "data" num input edges 0 num output edges 2 parent type "memory" parent index 0
			pin class 29 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "data"
				Output edge outputs
				pin number 18 port_name "data" parent type "mem_512x36_sp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 18 port_name "data"
				Output edge outputs
				pin number 0 port_name "data2" parent type "mem_1024x18_dp" parent index 0
		Pin 19 port name "data" num input edges 0 num output edges 2 parent type "memory" parent index 0
			pin class 30 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "data"
				Output edge outputs
				pin number 19 port_name "data" parent type "mem_512x36_sp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 19 port_name "data"
				Output edge outputs
				pin number 1 port_name "data2" parent type "mem_1024x18_dp" parent index 0
		Pin 20 port name "data" num input edges 0 num output edges 2 parent type "memory" parent index 0
			pin class 31 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "data"
				Output edge outputs
				pin number 20 port_name "data" parent type "mem_512x36_sp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 20 port_name "data"
				Output edge outputs
				pin number 2 port_name "data2" parent type "mem_1024x18_dp" parent index 0
		Pin 21 port name "data" num input edges 0 num output edges 2 parent type "memory" parent index 0
			pin class 32 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "data"
				Output edge outputs
				pin number 21 port_name "data" parent type "mem_512x36_sp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 21 port_name "data"
				Output edge outputs
				pin number 3 port_name "data2" parent type "mem_1024x18_dp" parent index 0
		Pin 22 port name "data" num input edges 0 num output edges 2 parent type "memory" parent index 0
			pin class 33 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "data"
				Output edge outputs
				pin number 22 port_name "data" parent type "mem_512x36_sp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 22 port_name "data"
				Output edge outputs
				pin number 4 port_name "data2" parent type "mem_1024x18_dp" parent index 0
		Pin 23 port name "data" num input edges 0 num output edges 2 parent type "memory" parent index 0
			pin class 34 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "data"
				Output edge outputs
				pin number 23 port_name "data" parent type "mem_512x36_sp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 23 port_name "data"
				Output edge outputs
				pin number 5 port_name "data2" parent type "mem_1024x18_dp" parent index 0
		Pin 24 port name "data" num input edges 0 num output edges 2 parent type "memory" parent index 0
			pin class 35 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "data"
				Output edge outputs
				pin number 24 port_name "data" parent type "mem_512x36_sp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 24 port_name "data"
				Output edge outputs
				pin number 6 port_name "data2" parent type "mem_1024x18_dp" parent index 0
		Pin 25 port name "data" num input edges 0 num output edges 2 parent type "memory" parent index 0
			pin class 36 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "data"
				Output edge outputs
				pin number 25 port_name "data" parent type "mem_512x36_sp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 25 port_name "data"
				Output edge outputs
				pin number 7 port_name "data2" parent type "mem_1024x18_dp" parent index 0
		Pin 26 port name "data" num input edges 0 num output edges 2 parent type "memory" parent index 0
			pin class 37 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "data"
				Output edge outputs
				pin number 26 port_name "data" parent type "mem_512x36_sp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 26 port_name "data"
				Output edge outputs
				pin number 8 port_name "data2" parent type "mem_1024x18_dp" parent index 0
		Pin 27 port name "data" num input edges 0 num output edges 2 parent type "memory" parent index 0
			pin class 38 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "data"
				Output edge outputs
				pin number 27 port_name "data" parent type "mem_512x36_sp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 27 port_name "data"
				Output edge outputs
				pin number 9 port_name "data2" parent type "mem_1024x18_dp" parent index 0
		Pin 28 port name "data" num input edges 0 num output edges 2 parent type "memory" parent index 0
			pin class 39 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "data"
				Output edge outputs
				pin number 28 port_name "data" parent type "mem_512x36_sp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 28 port_name "data"
				Output edge outputs
				pin number 10 port_name "data2" parent type "mem_1024x18_dp" parent index 0
		Pin 29 port name "data" num input edges 0 num output edges 2 parent type "memory" parent index 0
			pin class 40 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "data"
				Output edge outputs
				pin number 29 port_name "data" parent type "mem_512x36_sp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 29 port_name "data"
				Output edge outputs
				pin number 11 port_name "data2" parent type "mem_1024x18_dp" parent index 0
		Pin 30 port name "data" num input edges 0 num output edges 2 parent type "memory" parent index 0
			pin class 41 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "data"
				Output edge outputs
				pin number 30 port_name "data" parent type "mem_512x36_sp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 30 port_name "data"
				Output edge outputs
				pin number 12 port_name "data2" parent type "mem_1024x18_dp" parent index 0
		Pin 31 port name "data" num input edges 0 num output edges 2 parent type "memory" parent index 0
			pin class 42 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "data"
				Output edge outputs
				pin number 31 port_name "data" parent type "mem_512x36_sp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 31 port_name "data"
				Output edge outputs
				pin number 13 port_name "data2" parent type "mem_1024x18_dp" parent index 0
		Pin 32 port name "data" num input edges 0 num output edges 2 parent type "memory" parent index 0
			pin class 43 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "data"
				Output edge outputs
				pin number 32 port_name "data" parent type "mem_512x36_sp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 32 port_name "data"
				Output edge outputs
				pin number 14 port_name "data2" parent type "mem_1024x18_dp" parent index 0
		Pin 33 port name "data" num input edges 0 num output edges 2 parent type "memory" parent index 0
			pin class 44 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "data"
				Output edge outputs
				pin number 33 port_name "data" parent type "mem_512x36_sp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 33 port_name "data"
				Output edge outputs
				pin number 15 port_name "data2" parent type "mem_1024x18_dp" parent index 0
		Pin 34 port name "data" num input edges 0 num output edges 2 parent type "memory" parent index 0
			pin class 45 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "data"
				Output edge outputs
				pin number 34 port_name "data" parent type "mem_512x36_sp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 34 port_name "data"
				Output edge outputs
				pin number 16 port_name "data2" parent type "mem_1024x18_dp" parent index 0
		Pin 35 port name "data" num input edges 0 num output edges 2 parent type "memory" parent index 0
			pin class 46 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "data"
				Output edge outputs
				pin number 35 port_name "data" parent type "mem_512x36_sp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 35 port_name "data"
				Output edge outputs
				pin number 17 port_name "data2" parent type "mem_1024x18_dp" parent index 0
	Port "we1": num_pins 1 type 0 parent name "memory"
		Pin 0 port name "we1" num input edges 0 num output edges 11 parent type "memory" parent index 0
			pin class 10 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "we1"
				Output edge outputs
				pin number 0 port_name "we" parent type "mem_512x36_sp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "we1"
				Output edge outputs
				pin number 0 port_name "we" parent type "mem_1024x18_sp" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "we1"
				Output edge outputs
				pin number 0 port_name "we" parent type "mem_2048x9_sp" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "we1"
				Output edge outputs
				pin number 0 port_name "we" parent type "mem_4096x4_sp" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "we1"
				Output edge outputs
				pin number 0 port_name "we" parent type "mem_8192x2_sp" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "we1"
				Output edge outputs
				pin number 0 port_name "we" parent type "mem_16384x1_sp" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "we1"
				Output edge outputs
				pin number 0 port_name "we1" parent type "mem_1024x18_dp" parent index 0
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "we1"
				Output edge outputs
				pin number 0 port_name "we1" parent type "mem_2048x9_dp" parent index 0
			Output edge 8 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "we1"
				Output edge outputs
				pin number 0 port_name "we1" parent type "mem_4096x4_dp" parent index 0
			Output edge 9 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "we1"
				Output edge outputs
				pin number 0 port_name "we1" parent type "mem_8192x2_dp" parent index 0
			Output edge 10 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "we1"
				Output edge outputs
				pin number 0 port_name "we1" parent type "mem_16384x1_dp" parent index 0
	Port "we2": num_pins 1 type 0 parent name "memory"
		Pin 0 port name "we2" num input edges 0 num output edges 5 parent type "memory" parent index 0
			pin class 62 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "we2"
				Output edge outputs
				pin number 0 port_name "we2" parent type "mem_1024x18_dp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "we2"
				Output edge outputs
				pin number 0 port_name "we2" parent type "mem_2048x9_dp" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "we2"
				Output edge outputs
				pin number 0 port_name "we2" parent type "mem_4096x4_dp" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "we2"
				Output edge outputs
				pin number 0 port_name "we2" parent type "mem_8192x2_dp" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "we2"
				Output edge outputs
				pin number 0 port_name "we2" parent type "mem_16384x1_dp" parent index 0
	Output Ports: total ports 1
		Port "out": num_pins 36 type 1 parent name "memory"
		Pin 0 port name "out" num input edges 11 num output edges 0 parent type "memory" parent index 0
			pin class 0 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 0 port_name "out"
				Input edge outputs
				pin number 0 port_name "out" parent type "memory" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 0 port_name "out"
				Input edge outputs
				pin number 0 port_name "out" parent type "memory" parent index 0
			Input edge 2 num inputs 1 num outputs 1
				Input edge inputs
				pin number 0 port_name "out"
				Input edge outputs
				pin number 0 port_name "out" parent type "memory" parent index 0
			Input edge 3 num inputs 1 num outputs 1
				Input edge inputs
				pin number 0 port_name "out"
				Input edge outputs
				pin number 0 port_name "out" parent type "memory" parent index 0
			Input edge 4 num inputs 1 num outputs 1
				Input edge inputs
				pin number 0 port_name "out"
				Input edge outputs
				pin number 0 port_name "out" parent type "memory" parent index 0
			Input edge 5 num inputs 1 num outputs 1
				Input edge inputs
				pin number 0 port_name "out"
				Input edge outputs
				pin number 0 port_name "out" parent type "memory" parent index 0
			Input edge 6 num inputs 1 num outputs 1
				Input edge inputs
				pin number 0 port_name "out1"
				Input edge outputs
				pin number 0 port_name "out" parent type "memory" parent index 0
			Input edge 7 num inputs 1 num outputs 1
				Input edge inputs
				pin number 0 port_name "out1"
				Input edge outputs
				pin number 0 port_name "out" parent type "memory" parent index 0
			Input edge 8 num inputs 1 num outputs 1
				Input edge inputs
				pin number 0 port_name "out1"
				Input edge outputs
				pin number 0 port_name "out" parent type "memory" parent index 0
			Input edge 9 num inputs 1 num outputs 1
				Input edge inputs
				pin number 0 port_name "out1"
				Input edge outputs
				pin number 0 port_name "out" parent type "memory" parent index 0
			Input edge 10 num inputs 1 num outputs 1
				Input edge inputs
				pin number 0 port_name "out1"
				Input edge outputs
				pin number 0 port_name "out" parent type "memory" parent index 0
		Pin 1 port name "out" num input edges 10 num output edges 0 parent type "memory" parent index 0
			pin class 1 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 1 port_name "out"
				Input edge outputs
				pin number 1 port_name "out" parent type "memory" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 1 port_name "out"
				Input edge outputs
				pin number 1 port_name "out" parent type "memory" parent index 0
			Input edge 2 num inputs 1 num outputs 1
				Input edge inputs
				pin number 1 port_name "out"
				Input edge outputs
				pin number 1 port_name "out" parent type "memory" parent index 0
			Input edge 3 num inputs 1 num outputs 1
				Input edge inputs
				pin number 1 port_name "out"
				Input edge outputs
				pin number 1 port_name "out" parent type "memory" parent index 0
			Input edge 4 num inputs 1 num outputs 1
				Input edge inputs
				pin number 1 port_name "out"
				Input edge outputs
				pin number 1 port_name "out" parent type "memory" parent index 0
			Input edge 5 num inputs 1 num outputs 1
				Input edge inputs
				pin number 1 port_name "out1"
				Input edge outputs
				pin number 1 port_name "out" parent type "memory" parent index 0
			Input edge 6 num inputs 1 num outputs 1
				Input edge inputs
				pin number 1 port_name "out1"
				Input edge outputs
				pin number 1 port_name "out" parent type "memory" parent index 0
			Input edge 7 num inputs 1 num outputs 1
				Input edge inputs
				pin number 1 port_name "out1"
				Input edge outputs
				pin number 1 port_name "out" parent type "memory" parent index 0
			Input edge 8 num inputs 1 num outputs 1
				Input edge inputs
				pin number 1 port_name "out1"
				Input edge outputs
				pin number 1 port_name "out" parent type "memory" parent index 0
			Input edge 9 num inputs 1 num outputs 1
				Input edge inputs
				pin number 0 port_name "out2"
				Input edge outputs
				pin number 1 port_name "out" parent type "memory" parent index 0
		Pin 2 port name "out" num input edges 8 num output edges 0 parent type "memory" parent index 0
			pin class 2 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 2 port_name "out"
				Input edge outputs
				pin number 2 port_name "out" parent type "memory" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 2 port_name "out"
				Input edge outputs
				pin number 2 port_name "out" parent type "memory" parent index 0
			Input edge 2 num inputs 1 num outputs 1
				Input edge inputs
				pin number 2 port_name "out"
				Input edge outputs
				pin number 2 port_name "out" parent type "memory" parent index 0
			Input edge 3 num inputs 1 num outputs 1
				Input edge inputs
				pin number 2 port_name "out"
				Input edge outputs
				pin number 2 port_name "out" parent type "memory" parent index 0
			Input edge 4 num inputs 1 num outputs 1
				Input edge inputs
				pin number 2 port_name "out1"
				Input edge outputs
				pin number 2 port_name "out" parent type "memory" parent index 0
			Input edge 5 num inputs 1 num outputs 1
				Input edge inputs
				pin number 2 port_name "out1"
				Input edge outputs
				pin number 2 port_name "out" parent type "memory" parent index 0
			Input edge 6 num inputs 1 num outputs 1
				Input edge inputs
				pin number 2 port_name "out1"
				Input edge outputs
				pin number 2 port_name "out" parent type "memory" parent index 0
			Input edge 7 num inputs 1 num outputs 1
				Input edge inputs
				pin number 0 port_name "out2"
				Input edge outputs
				pin number 2 port_name "out" parent type "memory" parent index 0
		Pin 3 port name "out" num input edges 8 num output edges 0 parent type "memory" parent index 0
			pin class 3 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 3 port_name "out"
				Input edge outputs
				pin number 3 port_name "out" parent type "memory" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 3 port_name "out"
				Input edge outputs
				pin number 3 port_name "out" parent type "memory" parent index 0
			Input edge 2 num inputs 1 num outputs 1
				Input edge inputs
				pin number 3 port_name "out"
				Input edge outputs
				pin number 3 port_name "out" parent type "memory" parent index 0
			Input edge 3 num inputs 1 num outputs 1
				Input edge inputs
				pin number 3 port_name "out"
				Input edge outputs
				pin number 3 port_name "out" parent type "memory" parent index 0
			Input edge 4 num inputs 1 num outputs 1
				Input edge inputs
				pin number 3 port_name "out1"
				Input edge outputs
				pin number 3 port_name "out" parent type "memory" parent index 0
			Input edge 5 num inputs 1 num outputs 1
				Input edge inputs
				pin number 3 port_name "out1"
				Input edge outputs
				pin number 3 port_name "out" parent type "memory" parent index 0
			Input edge 6 num inputs 1 num outputs 1
				Input edge inputs
				pin number 3 port_name "out1"
				Input edge outputs
				pin number 3 port_name "out" parent type "memory" parent index 0
			Input edge 7 num inputs 1 num outputs 1
				Input edge inputs
				pin number 1 port_name "out2"
				Input edge outputs
				pin number 3 port_name "out" parent type "memory" parent index 0
		Pin 4 port name "out" num input edges 6 num output edges 0 parent type "memory" parent index 0
			pin class 4 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 4 port_name "out"
				Input edge outputs
				pin number 4 port_name "out" parent type "memory" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 4 port_name "out"
				Input edge outputs
				pin number 4 port_name "out" parent type "memory" parent index 0
			Input edge 2 num inputs 1 num outputs 1
				Input edge inputs
				pin number 4 port_name "out"
				Input edge outputs
				pin number 4 port_name "out" parent type "memory" parent index 0
			Input edge 3 num inputs 1 num outputs 1
				Input edge inputs
				pin number 4 port_name "out1"
				Input edge outputs
				pin number 4 port_name "out" parent type "memory" parent index 0
			Input edge 4 num inputs 1 num outputs 1
				Input edge inputs
				pin number 4 port_name "out1"
				Input edge outputs
				pin number 4 port_name "out" parent type "memory" parent index 0
			Input edge 5 num inputs 1 num outputs 1
				Input edge inputs
				pin number 0 port_name "out2"
				Input edge outputs
				pin number 4 port_name "out" parent type "memory" parent index 0
		Pin 5 port name "out" num input edges 6 num output edges 0 parent type "memory" parent index 0
			pin class 5 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 5 port_name "out"
				Input edge outputs
				pin number 5 port_name "out" parent type "memory" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 5 port_name "out"
				Input edge outputs
				pin number 5 port_name "out" parent type "memory" parent index 0
			Input edge 2 num inputs 1 num outputs 1
				Input edge inputs
				pin number 5 port_name "out"
				Input edge outputs
				pin number 5 port_name "out" parent type "memory" parent index 0
			Input edge 3 num inputs 1 num outputs 1
				Input edge inputs
				pin number 5 port_name "out1"
				Input edge outputs
				pin number 5 port_name "out" parent type "memory" parent index 0
			Input edge 4 num inputs 1 num outputs 1
				Input edge inputs
				pin number 5 port_name "out1"
				Input edge outputs
				pin number 5 port_name "out" parent type "memory" parent index 0
			Input edge 5 num inputs 1 num outputs 1
				Input edge inputs
				pin number 1 port_name "out2"
				Input edge outputs
				pin number 5 port_name "out" parent type "memory" parent index 0
		Pin 6 port name "out" num input edges 6 num output edges 0 parent type "memory" parent index 0
			pin class 6 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 6 port_name "out"
				Input edge outputs
				pin number 6 port_name "out" parent type "memory" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 6 port_name "out"
				Input edge outputs
				pin number 6 port_name "out" parent type "memory" parent index 0
			Input edge 2 num inputs 1 num outputs 1
				Input edge inputs
				pin number 6 port_name "out"
				Input edge outputs
				pin number 6 port_name "out" parent type "memory" parent index 0
			Input edge 3 num inputs 1 num outputs 1
				Input edge inputs
				pin number 6 port_name "out1"
				Input edge outputs
				pin number 6 port_name "out" parent type "memory" parent index 0
			Input edge 4 num inputs 1 num outputs 1
				Input edge inputs
				pin number 6 port_name "out1"
				Input edge outputs
				pin number 6 port_name "out" parent type "memory" parent index 0
			Input edge 5 num inputs 1 num outputs 1
				Input edge inputs
				pin number 2 port_name "out2"
				Input edge outputs
				pin number 6 port_name "out" parent type "memory" parent index 0
		Pin 7 port name "out" num input edges 6 num output edges 0 parent type "memory" parent index 0
			pin class 7 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 7 port_name "out"
				Input edge outputs
				pin number 7 port_name "out" parent type "memory" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 7 port_name "out"
				Input edge outputs
				pin number 7 port_name "out" parent type "memory" parent index 0
			Input edge 2 num inputs 1 num outputs 1
				Input edge inputs
				pin number 7 port_name "out"
				Input edge outputs
				pin number 7 port_name "out" parent type "memory" parent index 0
			Input edge 3 num inputs 1 num outputs 1
				Input edge inputs
				pin number 7 port_name "out1"
				Input edge outputs
				pin number 7 port_name "out" parent type "memory" parent index 0
			Input edge 4 num inputs 1 num outputs 1
				Input edge inputs
				pin number 7 port_name "out1"
				Input edge outputs
				pin number 7 port_name "out" parent type "memory" parent index 0
			Input edge 5 num inputs 1 num outputs 1
				Input edge inputs
				pin number 3 port_name "out2"
				Input edge outputs
				pin number 7 port_name "out" parent type "memory" parent index 0
		Pin 8 port name "out" num input edges 5 num output edges 0 parent type "memory" parent index 0
			pin class 8 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 8 port_name "out"
				Input edge outputs
				pin number 8 port_name "out" parent type "memory" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 8 port_name "out"
				Input edge outputs
				pin number 8 port_name "out" parent type "memory" parent index 0
			Input edge 2 num inputs 1 num outputs 1
				Input edge inputs
				pin number 8 port_name "out"
				Input edge outputs
				pin number 8 port_name "out" parent type "memory" parent index 0
			Input edge 3 num inputs 1 num outputs 1
				Input edge inputs
				pin number 8 port_name "out1"
				Input edge outputs
				pin number 8 port_name "out" parent type "memory" parent index 0
			Input edge 4 num inputs 1 num outputs 1
				Input edge inputs
				pin number 8 port_name "out1"
				Input edge outputs
				pin number 8 port_name "out" parent type "memory" parent index 0
		Pin 9 port name "out" num input edges 4 num output edges 0 parent type "memory" parent index 0
			pin class 9 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 9 port_name "out"
				Input edge outputs
				pin number 9 port_name "out" parent type "memory" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 9 port_name "out"
				Input edge outputs
				pin number 9 port_name "out" parent type "memory" parent index 0
			Input edge 2 num inputs 1 num outputs 1
				Input edge inputs
				pin number 9 port_name "out1"
				Input edge outputs
				pin number 9 port_name "out" parent type "memory" parent index 0
			Input edge 3 num inputs 1 num outputs 1
				Input edge inputs
				pin number 0 port_name "out2"
				Input edge outputs
				pin number 9 port_name "out" parent type "memory" parent index 0
		Pin 10 port name "out" num input edges 4 num output edges 0 parent type "memory" parent index 0
			pin class 10 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 10 port_name "out"
				Input edge outputs
				pin number 10 port_name "out" parent type "memory" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 10 port_name "out"
				Input edge outputs
				pin number 10 port_name "out" parent type "memory" parent index 0
			Input edge 2 num inputs 1 num outputs 1
				Input edge inputs
				pin number 10 port_name "out1"
				Input edge outputs
				pin number 10 port_name "out" parent type "memory" parent index 0
			Input edge 3 num inputs 1 num outputs 1
				Input edge inputs
				pin number 1 port_name "out2"
				Input edge outputs
				pin number 10 port_name "out" parent type "memory" parent index 0
		Pin 11 port name "out" num input edges 4 num output edges 0 parent type "memory" parent index 0
			pin class 11 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 11 port_name "out"
				Input edge outputs
				pin number 11 port_name "out" parent type "memory" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 11 port_name "out"
				Input edge outputs
				pin number 11 port_name "out" parent type "memory" parent index 0
			Input edge 2 num inputs 1 num outputs 1
				Input edge inputs
				pin number 11 port_name "out1"
				Input edge outputs
				pin number 11 port_name "out" parent type "memory" parent index 0
			Input edge 3 num inputs 1 num outputs 1
				Input edge inputs
				pin number 2 port_name "out2"
				Input edge outputs
				pin number 11 port_name "out" parent type "memory" parent index 0
		Pin 12 port name "out" num input edges 4 num output edges 0 parent type "memory" parent index 0
			pin class 12 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 12 port_name "out"
				Input edge outputs
				pin number 12 port_name "out" parent type "memory" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 12 port_name "out"
				Input edge outputs
				pin number 12 port_name "out" parent type "memory" parent index 0
			Input edge 2 num inputs 1 num outputs 1
				Input edge inputs
				pin number 12 port_name "out1"
				Input edge outputs
				pin number 12 port_name "out" parent type "memory" parent index 0
			Input edge 3 num inputs 1 num outputs 1
				Input edge inputs
				pin number 3 port_name "out2"
				Input edge outputs
				pin number 12 port_name "out" parent type "memory" parent index 0
		Pin 13 port name "out" num input edges 4 num output edges 0 parent type "memory" parent index 0
			pin class 13 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 13 port_name "out"
				Input edge outputs
				pin number 13 port_name "out" parent type "memory" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 13 port_name "out"
				Input edge outputs
				pin number 13 port_name "out" parent type "memory" parent index 0
			Input edge 2 num inputs 1 num outputs 1
				Input edge inputs
				pin number 13 port_name "out1"
				Input edge outputs
				pin number 13 port_name "out" parent type "memory" parent index 0
			Input edge 3 num inputs 1 num outputs 1
				Input edge inputs
				pin number 4 port_name "out2"
				Input edge outputs
				pin number 13 port_name "out" parent type "memory" parent index 0
		Pin 14 port name "out" num input edges 4 num output edges 0 parent type "memory" parent index 0
			pin class 14 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 14 port_name "out"
				Input edge outputs
				pin number 14 port_name "out" parent type "memory" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 14 port_name "out"
				Input edge outputs
				pin number 14 port_name "out" parent type "memory" parent index 0
			Input edge 2 num inputs 1 num outputs 1
				Input edge inputs
				pin number 14 port_name "out1"
				Input edge outputs
				pin number 14 port_name "out" parent type "memory" parent index 0
			Input edge 3 num inputs 1 num outputs 1
				Input edge inputs
				pin number 5 port_name "out2"
				Input edge outputs
				pin number 14 port_name "out" parent type "memory" parent index 0
		Pin 15 port name "out" num input edges 4 num output edges 0 parent type "memory" parent index 0
			pin class 15 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 15 port_name "out"
				Input edge outputs
				pin number 15 port_name "out" parent type "memory" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 15 port_name "out"
				Input edge outputs
				pin number 15 port_name "out" parent type "memory" parent index 0
			Input edge 2 num inputs 1 num outputs 1
				Input edge inputs
				pin number 15 port_name "out1"
				Input edge outputs
				pin number 15 port_name "out" parent type "memory" parent index 0
			Input edge 3 num inputs 1 num outputs 1
				Input edge inputs
				pin number 6 port_name "out2"
				Input edge outputs
				pin number 15 port_name "out" parent type "memory" parent index 0
		Pin 16 port name "out" num input edges 4 num output edges 0 parent type "memory" parent index 0
			pin class 16 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 16 port_name "out"
				Input edge outputs
				pin number 16 port_name "out" parent type "memory" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 16 port_name "out"
				Input edge outputs
				pin number 16 port_name "out" parent type "memory" parent index 0
			Input edge 2 num inputs 1 num outputs 1
				Input edge inputs
				pin number 16 port_name "out1"
				Input edge outputs
				pin number 16 port_name "out" parent type "memory" parent index 0
			Input edge 3 num inputs 1 num outputs 1
				Input edge inputs
				pin number 7 port_name "out2"
				Input edge outputs
				pin number 16 port_name "out" parent type "memory" parent index 0
		Pin 17 port name "out" num input edges 4 num output edges 0 parent type "memory" parent index 0
			pin class 17 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 17 port_name "out"
				Input edge outputs
				pin number 17 port_name "out" parent type "memory" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 17 port_name "out"
				Input edge outputs
				pin number 17 port_name "out" parent type "memory" parent index 0
			Input edge 2 num inputs 1 num outputs 1
				Input edge inputs
				pin number 17 port_name "out1"
				Input edge outputs
				pin number 17 port_name "out" parent type "memory" parent index 0
			Input edge 3 num inputs 1 num outputs 1
				Input edge inputs
				pin number 8 port_name "out2"
				Input edge outputs
				pin number 17 port_name "out" parent type "memory" parent index 0
		Pin 18 port name "out" num input edges 2 num output edges 0 parent type "memory" parent index 0
			pin class 18 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 18 port_name "out"
				Input edge outputs
				pin number 18 port_name "out" parent type "memory" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 0 port_name "out2"
				Input edge outputs
				pin number 18 port_name "out" parent type "memory" parent index 0
		Pin 19 port name "out" num input edges 2 num output edges 0 parent type "memory" parent index 0
			pin class 19 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 19 port_name "out"
				Input edge outputs
				pin number 19 port_name "out" parent type "memory" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 1 port_name "out2"
				Input edge outputs
				pin number 19 port_name "out" parent type "memory" parent index 0
		Pin 20 port name "out" num input edges 2 num output edges 0 parent type "memory" parent index 0
			pin class 20 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 20 port_name "out"
				Input edge outputs
				pin number 20 port_name "out" parent type "memory" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 2 port_name "out2"
				Input edge outputs
				pin number 20 port_name "out" parent type "memory" parent index 0
		Pin 21 port name "out" num input edges 2 num output edges 0 parent type "memory" parent index 0
			pin class 21 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 21 port_name "out"
				Input edge outputs
				pin number 21 port_name "out" parent type "memory" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 3 port_name "out2"
				Input edge outputs
				pin number 21 port_name "out" parent type "memory" parent index 0
		Pin 22 port name "out" num input edges 2 num output edges 0 parent type "memory" parent index 0
			pin class 22 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 22 port_name "out"
				Input edge outputs
				pin number 22 port_name "out" parent type "memory" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 4 port_name "out2"
				Input edge outputs
				pin number 22 port_name "out" parent type "memory" parent index 0
		Pin 23 port name "out" num input edges 2 num output edges 0 parent type "memory" parent index 0
			pin class 23 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 23 port_name "out"
				Input edge outputs
				pin number 23 port_name "out" parent type "memory" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 5 port_name "out2"
				Input edge outputs
				pin number 23 port_name "out" parent type "memory" parent index 0
		Pin 24 port name "out" num input edges 2 num output edges 0 parent type "memory" parent index 0
			pin class 24 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 24 port_name "out"
				Input edge outputs
				pin number 24 port_name "out" parent type "memory" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 6 port_name "out2"
				Input edge outputs
				pin number 24 port_name "out" parent type "memory" parent index 0
		Pin 25 port name "out" num input edges 2 num output edges 0 parent type "memory" parent index 0
			pin class 25 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 25 port_name "out"
				Input edge outputs
				pin number 25 port_name "out" parent type "memory" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 7 port_name "out2"
				Input edge outputs
				pin number 25 port_name "out" parent type "memory" parent index 0
		Pin 26 port name "out" num input edges 2 num output edges 0 parent type "memory" parent index 0
			pin class 26 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 26 port_name "out"
				Input edge outputs
				pin number 26 port_name "out" parent type "memory" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 8 port_name "out2"
				Input edge outputs
				pin number 26 port_name "out" parent type "memory" parent index 0
		Pin 27 port name "out" num input edges 2 num output edges 0 parent type "memory" parent index 0
			pin class 27 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 27 port_name "out"
				Input edge outputs
				pin number 27 port_name "out" parent type "memory" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 9 port_name "out2"
				Input edge outputs
				pin number 27 port_name "out" parent type "memory" parent index 0
		Pin 28 port name "out" num input edges 2 num output edges 0 parent type "memory" parent index 0
			pin class 28 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 28 port_name "out"
				Input edge outputs
				pin number 28 port_name "out" parent type "memory" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 10 port_name "out2"
				Input edge outputs
				pin number 28 port_name "out" parent type "memory" parent index 0
		Pin 29 port name "out" num input edges 2 num output edges 0 parent type "memory" parent index 0
			pin class 29 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 29 port_name "out"
				Input edge outputs
				pin number 29 port_name "out" parent type "memory" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 11 port_name "out2"
				Input edge outputs
				pin number 29 port_name "out" parent type "memory" parent index 0
		Pin 30 port name "out" num input edges 2 num output edges 0 parent type "memory" parent index 0
			pin class 30 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 30 port_name "out"
				Input edge outputs
				pin number 30 port_name "out" parent type "memory" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 12 port_name "out2"
				Input edge outputs
				pin number 30 port_name "out" parent type "memory" parent index 0
		Pin 31 port name "out" num input edges 2 num output edges 0 parent type "memory" parent index 0
			pin class 31 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 31 port_name "out"
				Input edge outputs
				pin number 31 port_name "out" parent type "memory" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 13 port_name "out2"
				Input edge outputs
				pin number 31 port_name "out" parent type "memory" parent index 0
		Pin 32 port name "out" num input edges 2 num output edges 0 parent type "memory" parent index 0
			pin class 32 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 32 port_name "out"
				Input edge outputs
				pin number 32 port_name "out" parent type "memory" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 14 port_name "out2"
				Input edge outputs
				pin number 32 port_name "out" parent type "memory" parent index 0
		Pin 33 port name "out" num input edges 2 num output edges 0 parent type "memory" parent index 0
			pin class 33 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 33 port_name "out"
				Input edge outputs
				pin number 33 port_name "out" parent type "memory" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 15 port_name "out2"
				Input edge outputs
				pin number 33 port_name "out" parent type "memory" parent index 0
		Pin 34 port name "out" num input edges 2 num output edges 0 parent type "memory" parent index 0
			pin class 34 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 34 port_name "out"
				Input edge outputs
				pin number 34 port_name "out" parent type "memory" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 16 port_name "out2"
				Input edge outputs
				pin number 34 port_name "out" parent type "memory" parent index 0
		Pin 35 port name "out" num input edges 2 num output edges 0 parent type "memory" parent index 0
			pin class 35 
			Input edge 0 num inputs 1 num outputs 1
				Input edge inputs
				pin number 35 port_name "out"
				Input edge outputs
				pin number 35 port_name "out" parent type "memory" parent index 0
			Input edge 1 num inputs 1 num outputs 1
				Input edge inputs
				pin number 17 port_name "out2"
				Input edge outputs
				pin number 35 port_name "out" parent type "memory" parent index 0
	Clock Ports: total ports 1
		Port "clk": num_pins 1 type 0 parent name "memory"
		Pin 0 port name "clk" num input edges 0 num output edges 11 parent type "memory" parent index 0
			pin class 11 
			Output edge 0 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "clk"
				Output edge outputs
				pin number 0 port_name "clk" parent type "mem_512x36_sp" parent index 0
			Output edge 1 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "clk"
				Output edge outputs
				pin number 0 port_name "clk" parent type "mem_1024x18_sp" parent index 0
			Output edge 2 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "clk"
				Output edge outputs
				pin number 0 port_name "clk" parent type "mem_2048x9_sp" parent index 0
			Output edge 3 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "clk"
				Output edge outputs
				pin number 0 port_name "clk" parent type "mem_4096x4_sp" parent index 0
			Output edge 4 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "clk"
				Output edge outputs
				pin number 0 port_name "clk" parent type "mem_8192x2_sp" parent index 0
			Output edge 5 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "clk"
				Output edge outputs
				pin number 0 port_name "clk" parent type "mem_16384x1_sp" parent index 0
			Output edge 6 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "clk"
				Output edge outputs
				pin number 0 port_name "clk" parent type "mem_1024x18_dp" parent index 0
			Output edge 7 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "clk"
				Output edge outputs
				pin number 0 port_name "clk" parent type "mem_2048x9_dp" parent index 0
			Output edge 8 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "clk"
				Output edge outputs
				pin number 0 port_name "clk" parent type "mem_4096x4_dp" parent index 0
			Output edge 9 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "clk"
				Output edge outputs
				pin number 0 port_name "clk" parent type "mem_8192x2_dp" parent index 0
			Output edge 10 num inputs 1 num outputs 1
				Output edge inputs
				pin number 0 port_name "clk"
				Output edge outputs
				pin number 0 port_name "clk" parent type "mem_16384x1_dp" parent index 0
	Input class 0: 1 pins, Input class 1: 1 pins, Input class 2: 1 pins, Input class 3: 1 pins, Input class 4: 1 pins, Input class 5: 1 pins, Input class 6: 1 pins, Input class 7: 1 pins, Input class 8: 1 pins, Input class 9: 1 pins, Input class 10: 1 pins, Input class 11: 1 pins, Input class 12: 1 pins, Input class 13: 1 pins, Input class 14: 1 pins, Input class 15: 1 pins, Input class 16: 1 pins, Input class 17: 1 pins, Input class 18: 1 pins, Input class 19: 1 pins, Input class 20: 1 pins, Input class 21: 1 pins, Input class 22: 1 pins, Input class 23: 1 pins, Input class 24: 1 pins, Input class 25: 1 pins, Input class 26: 1 pins, Input class 27: 1 pins, Input class 28: 1 pins, Input class 29: 1 pins, Input class 30: 1 pins, Input class 31: 1 pins, Input class 32: 1 pins, Input class 33: 1 pins, Input class 34: 1 pins, Input class 35: 1 pins, Input class 36: 1 pins, Input class 37: 1 pins, Input class 38: 1 pins, Input class 39: 1 pins, Input class 40: 1 pins, Input class 41: 1 pins, Input class 42: 1 pins, Input class 43: 1 pins, Input class 44: 1 pins, Input class 45: 1 pins, Input class 46: 1 pins, Input class 47: 1 pins, Input class 48: 1 pins, Input class 49: 1 pins, Input class 50: 1 pins, Input class 51: 1 pins, Input class 52: 1 pins, Input class 53: 1 pins, Input class 54: 1 pins, Input class 55: 1 pins, Input class 56: 1 pins, Input class 57: 1 pins, Input class 58: 1 pins, Input class 59: 1 pins, Input class 60: 1 pins, Input class 61: 1 pins, Input class 62: 1 pins, Input class 63: 1 pins, Input class 64: 1 pins, Input class 65: 1 pins, Input class 66: 1 pins, Input class 67: 0 pins, 
	Output class 0: 1 pins, Output class 1: 1 pins, Output class 2: 1 pins, Output class 3: 1 pins, Output class 4: 1 pins, Output class 5: 1 pins, Output class 6: 1 pins, Output class 7: 1 pins, Output class 8: 1 pins, Output class 9: 1 pins, Output class 10: 1 pins, Output class 11: 1 pins, Output class 12: 1 pins, Output class 13: 1 pins, Output class 14: 1 pins, Output class 15: 1 pins, Output class 16: 1 pins, Output class 17: 1 pins, Output class 18: 1 pins, Output class 19: 1 pins, Output class 20: 1 pins, Output class 21: 1 pins, Output class 22: 1 pins, Output class 23: 1 pins, Output class 24: 1 pins, Output class 25: 1 pins, Output class 26: 1 pins, Output class 27: 1 pins, Output class 28: 1 pins, Output class 29: 1 pins, Output class 30: 1 pins, Output class 31: 1 pins, Output class 32: 1 pins, Output class 33: 1 pins, Output class 34: 1 pins, Output class 35: 1 pins, Output class 36: 0 pins, 
	Children:
		Physical Block: type "mem_512x36_sp"  index 0  num_children 1
			Parent Block: type "memory" index 0 
		Input Ports: total ports 3
				Port "addr": num_pins 9 type 0 parent name "mem_512x36_sp"
			Pin 0 port name "addr" num input edges 1 num output edges 36 parent type "mem_512x36_sp" parent index 0
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "addr1"
					Input edge outputs
					pin number 0 port_name "addr" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 8
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 9
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 10
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 11
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 12
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 13
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 14
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 15
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 16
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 17
				Output edge 18 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 18
				Output edge 19 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 19
				Output edge 20 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 20
				Output edge 21 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 21
				Output edge 22 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 22
				Output edge 23 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 23
				Output edge 24 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 24
				Output edge 25 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 25
				Output edge 26 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 26
				Output edge 27 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 27
				Output edge 28 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 28
				Output edge 29 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 29
				Output edge 30 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 30
				Output edge 31 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 31
				Output edge 32 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 32
				Output edge 33 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 33
				Output edge 34 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 34
				Output edge 35 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 35
			Pin 1 port name "addr" num input edges 1 num output edges 36 parent type "mem_512x36_sp" parent index 0
				pin class 1 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "addr1"
					Input edge outputs
					pin number 1 port_name "addr" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 8
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 9
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 10
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 11
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 12
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 13
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 14
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 15
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 16
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 17
				Output edge 18 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 18
				Output edge 19 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 19
				Output edge 20 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 20
				Output edge 21 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 21
				Output edge 22 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 22
				Output edge 23 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 23
				Output edge 24 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 24
				Output edge 25 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 25
				Output edge 26 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 26
				Output edge 27 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 27
				Output edge 28 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 28
				Output edge 29 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 29
				Output edge 30 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 30
				Output edge 31 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 31
				Output edge 32 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 32
				Output edge 33 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 33
				Output edge 34 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 34
				Output edge 35 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 35
			Pin 2 port name "addr" num input edges 1 num output edges 36 parent type "mem_512x36_sp" parent index 0
				pin class 2 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "addr1"
					Input edge outputs
					pin number 2 port_name "addr" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 8
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 9
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 10
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 11
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 12
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 13
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 14
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 15
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 16
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 17
				Output edge 18 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 18
				Output edge 19 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 19
				Output edge 20 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 20
				Output edge 21 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 21
				Output edge 22 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 22
				Output edge 23 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 23
				Output edge 24 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 24
				Output edge 25 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 25
				Output edge 26 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 26
				Output edge 27 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 27
				Output edge 28 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 28
				Output edge 29 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 29
				Output edge 30 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 30
				Output edge 31 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 31
				Output edge 32 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 32
				Output edge 33 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 33
				Output edge 34 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 34
				Output edge 35 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 35
			Pin 3 port name "addr" num input edges 1 num output edges 36 parent type "mem_512x36_sp" parent index 0
				pin class 3 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "addr1"
					Input edge outputs
					pin number 3 port_name "addr" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 8
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 9
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 10
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 11
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 12
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 13
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 14
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 15
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 16
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 17
				Output edge 18 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 18
				Output edge 19 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 19
				Output edge 20 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 20
				Output edge 21 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 21
				Output edge 22 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 22
				Output edge 23 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 23
				Output edge 24 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 24
				Output edge 25 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 25
				Output edge 26 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 26
				Output edge 27 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 27
				Output edge 28 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 28
				Output edge 29 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 29
				Output edge 30 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 30
				Output edge 31 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 31
				Output edge 32 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 32
				Output edge 33 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 33
				Output edge 34 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 34
				Output edge 35 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 35
			Pin 4 port name "addr" num input edges 1 num output edges 36 parent type "mem_512x36_sp" parent index 0
				pin class 4 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "addr1"
					Input edge outputs
					pin number 4 port_name "addr" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 8
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 9
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 10
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 11
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 12
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 13
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 14
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 15
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 16
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 17
				Output edge 18 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 18
				Output edge 19 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 19
				Output edge 20 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 20
				Output edge 21 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 21
				Output edge 22 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 22
				Output edge 23 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 23
				Output edge 24 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 24
				Output edge 25 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 25
				Output edge 26 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 26
				Output edge 27 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 27
				Output edge 28 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 28
				Output edge 29 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 29
				Output edge 30 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 30
				Output edge 31 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 31
				Output edge 32 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 32
				Output edge 33 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 33
				Output edge 34 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 34
				Output edge 35 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 35
			Pin 5 port name "addr" num input edges 1 num output edges 36 parent type "mem_512x36_sp" parent index 0
				pin class 5 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "addr1"
					Input edge outputs
					pin number 5 port_name "addr" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 8
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 9
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 10
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 11
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 12
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 13
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 14
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 15
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 16
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 17
				Output edge 18 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 18
				Output edge 19 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 19
				Output edge 20 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 20
				Output edge 21 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 21
				Output edge 22 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 22
				Output edge 23 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 23
				Output edge 24 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 24
				Output edge 25 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 25
				Output edge 26 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 26
				Output edge 27 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 27
				Output edge 28 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 28
				Output edge 29 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 29
				Output edge 30 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 30
				Output edge 31 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 31
				Output edge 32 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 32
				Output edge 33 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 33
				Output edge 34 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 34
				Output edge 35 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 35
			Pin 6 port name "addr" num input edges 1 num output edges 36 parent type "mem_512x36_sp" parent index 0
				pin class 6 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "addr1"
					Input edge outputs
					pin number 6 port_name "addr" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 8
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 9
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 10
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 11
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 12
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 13
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 14
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 15
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 16
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 17
				Output edge 18 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 18
				Output edge 19 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 19
				Output edge 20 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 20
				Output edge 21 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 21
				Output edge 22 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 22
				Output edge 23 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 23
				Output edge 24 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 24
				Output edge 25 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 25
				Output edge 26 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 26
				Output edge 27 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 27
				Output edge 28 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 28
				Output edge 29 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 29
				Output edge 30 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 30
				Output edge 31 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 31
				Output edge 32 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 32
				Output edge 33 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 33
				Output edge 34 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 34
				Output edge 35 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 35
			Pin 7 port name "addr" num input edges 1 num output edges 36 parent type "mem_512x36_sp" parent index 0
				pin class 7 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "addr1"
					Input edge outputs
					pin number 7 port_name "addr" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 8
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 9
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 10
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 11
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 12
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 13
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 14
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 15
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 16
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 17
				Output edge 18 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 18
				Output edge 19 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 19
				Output edge 20 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 20
				Output edge 21 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 21
				Output edge 22 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 22
				Output edge 23 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 23
				Output edge 24 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 24
				Output edge 25 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 25
				Output edge 26 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 26
				Output edge 27 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 27
				Output edge 28 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 28
				Output edge 29 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 29
				Output edge 30 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 30
				Output edge 31 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 31
				Output edge 32 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 32
				Output edge 33 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 33
				Output edge 34 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 34
				Output edge 35 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 35
			Pin 8 port name "addr" num input edges 1 num output edges 36 parent type "mem_512x36_sp" parent index 0
				pin class 8 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "addr1"
					Input edge outputs
					pin number 8 port_name "addr" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 8
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 9
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 10
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 11
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 12
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 13
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 14
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 15
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 16
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 17
				Output edge 18 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 18
				Output edge 19 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 19
				Output edge 20 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 20
				Output edge 21 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 21
				Output edge 22 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 22
				Output edge 23 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 23
				Output edge 24 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 24
				Output edge 25 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 25
				Output edge 26 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 26
				Output edge 27 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 27
				Output edge 28 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 28
				Output edge 29 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 29
				Output edge 30 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 30
				Output edge 31 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 31
				Output edge 32 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 32
				Output edge 33 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 33
				Output edge 34 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 34
				Output edge 35 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 35
		Port "data": num_pins 36 type 0 parent name "mem_512x36_sp"
			Pin 0 port name "data" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 9 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "data"
					Input edge outputs
					pin number 0 port_name "data" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 0
			Pin 1 port name "data" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 12 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "data"
					Input edge outputs
					pin number 1 port_name "data" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 1
			Pin 2 port name "data" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 13 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "data"
					Input edge outputs
					pin number 2 port_name "data" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 2
			Pin 3 port name "data" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 14 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "data"
					Input edge outputs
					pin number 3 port_name "data" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 3
			Pin 4 port name "data" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 15 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "data"
					Input edge outputs
					pin number 4 port_name "data" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 4
			Pin 5 port name "data" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 16 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "data"
					Input edge outputs
					pin number 5 port_name "data" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 5
			Pin 6 port name "data" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 17 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "data"
					Input edge outputs
					pin number 6 port_name "data" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 6
			Pin 7 port name "data" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 18 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "data"
					Input edge outputs
					pin number 7 port_name "data" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 7
			Pin 8 port name "data" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 19 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "data"
					Input edge outputs
					pin number 8 port_name "data" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 8
			Pin 9 port name "data" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 20 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "data"
					Input edge outputs
					pin number 9 port_name "data" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 9
			Pin 10 port name "data" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 21 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "data"
					Input edge outputs
					pin number 10 port_name "data" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 10
			Pin 11 port name "data" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 22 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "data"
					Input edge outputs
					pin number 11 port_name "data" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 11 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 11
			Pin 12 port name "data" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 23 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "data"
					Input edge outputs
					pin number 12 port_name "data" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 12 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 12
			Pin 13 port name "data" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 24 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "data"
					Input edge outputs
					pin number 13 port_name "data" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 13 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 13
			Pin 14 port name "data" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 25 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "data"
					Input edge outputs
					pin number 14 port_name "data" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 14 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 14
			Pin 15 port name "data" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 26 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "data"
					Input edge outputs
					pin number 15 port_name "data" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 15 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 15
			Pin 16 port name "data" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 27 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "data"
					Input edge outputs
					pin number 16 port_name "data" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 16 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 16
			Pin 17 port name "data" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 28 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "data"
					Input edge outputs
					pin number 17 port_name "data" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 17 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 17
			Pin 18 port name "data" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 29 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "data"
					Input edge outputs
					pin number 18 port_name "data" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 18 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 18
			Pin 19 port name "data" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 30 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "data"
					Input edge outputs
					pin number 19 port_name "data" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 19 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 19
			Pin 20 port name "data" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 31 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "data"
					Input edge outputs
					pin number 20 port_name "data" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 20 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 20
			Pin 21 port name "data" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 32 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "data"
					Input edge outputs
					pin number 21 port_name "data" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 21 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 21
			Pin 22 port name "data" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 33 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "data"
					Input edge outputs
					pin number 22 port_name "data" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 22 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 22
			Pin 23 port name "data" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 34 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "data"
					Input edge outputs
					pin number 23 port_name "data" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 23 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 23
			Pin 24 port name "data" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 35 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "data"
					Input edge outputs
					pin number 24 port_name "data" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 24 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 24
			Pin 25 port name "data" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 36 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "data"
					Input edge outputs
					pin number 25 port_name "data" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 25 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 25
			Pin 26 port name "data" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 37 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "data"
					Input edge outputs
					pin number 26 port_name "data" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 26 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 26
			Pin 27 port name "data" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 38 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "data"
					Input edge outputs
					pin number 27 port_name "data" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 27 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 27
			Pin 28 port name "data" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 39 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "data"
					Input edge outputs
					pin number 28 port_name "data" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 28 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 28
			Pin 29 port name "data" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 40 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "data"
					Input edge outputs
					pin number 29 port_name "data" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 29 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 29
			Pin 30 port name "data" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 41 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "data"
					Input edge outputs
					pin number 30 port_name "data" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 30 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 30
			Pin 31 port name "data" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 42 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "data"
					Input edge outputs
					pin number 31 port_name "data" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 31 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 31
			Pin 32 port name "data" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 43 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "data"
					Input edge outputs
					pin number 32 port_name "data" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 32 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 32
			Pin 33 port name "data" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 44 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "data"
					Input edge outputs
					pin number 33 port_name "data" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 33 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 33
			Pin 34 port name "data" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 45 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "data"
					Input edge outputs
					pin number 34 port_name "data" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 34 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 34
			Pin 35 port name "data" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 46 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "data"
					Input edge outputs
					pin number 35 port_name "data" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 35 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 35
		Port "we": num_pins 1 type 0 parent name "mem_512x36_sp"
			Pin 0 port name "we" num input edges 1 num output edges 36 parent type "mem_512x36_sp" parent index 0
				pin class 10 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "we1"
					Input edge outputs
					pin number 0 port_name "we" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 8
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 9
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 10
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 11
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 12
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 13
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 14
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 15
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 16
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 17
				Output edge 18 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 18
				Output edge 19 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 19
				Output edge 20 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 20
				Output edge 21 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 21
				Output edge 22 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 22
				Output edge 23 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 23
				Output edge 24 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 24
				Output edge 25 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 25
				Output edge 26 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 26
				Output edge 27 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 27
				Output edge 28 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 28
				Output edge 29 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 29
				Output edge 30 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 30
				Output edge 31 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 31
				Output edge 32 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 32
				Output edge 33 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 33
				Output edge 34 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 34
				Output edge 35 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 35
		Output Ports: total ports 1
				Port "out": num_pins 36 type 1 parent name "mem_512x36_sp"
			Pin 0 port name "out" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "out" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "out" parent type "memory" parent index 0
			Pin 1 port name "out" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 1 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "out" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "out"
					Output edge outputs
					pin number 1 port_name "out" parent type "memory" parent index 0
			Pin 2 port name "out" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 2 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "out" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "out"
					Output edge outputs
					pin number 2 port_name "out" parent type "memory" parent index 0
			Pin 3 port name "out" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 3 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "out" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "out"
					Output edge outputs
					pin number 3 port_name "out" parent type "memory" parent index 0
			Pin 4 port name "out" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 4 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "out" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "out"
					Output edge outputs
					pin number 4 port_name "out" parent type "memory" parent index 0
			Pin 5 port name "out" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 5 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "out" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "out"
					Output edge outputs
					pin number 5 port_name "out" parent type "memory" parent index 0
			Pin 6 port name "out" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 6 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 6 port_name "out" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "out"
					Output edge outputs
					pin number 6 port_name "out" parent type "memory" parent index 0
			Pin 7 port name "out" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 7 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 7 port_name "out" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "out"
					Output edge outputs
					pin number 7 port_name "out" parent type "memory" parent index 0
			Pin 8 port name "out" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 8 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 8 port_name "out" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "out"
					Output edge outputs
					pin number 8 port_name "out" parent type "memory" parent index 0
			Pin 9 port name "out" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 9 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 9 port_name "out" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "out"
					Output edge outputs
					pin number 9 port_name "out" parent type "memory" parent index 0
			Pin 10 port name "out" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 10 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 10 port_name "out" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "out"
					Output edge outputs
					pin number 10 port_name "out" parent type "memory" parent index 0
			Pin 11 port name "out" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 11 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 11 port_name "out" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 11 port_name "out"
					Output edge outputs
					pin number 11 port_name "out" parent type "memory" parent index 0
			Pin 12 port name "out" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 12 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 12 port_name "out" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 12 port_name "out"
					Output edge outputs
					pin number 12 port_name "out" parent type "memory" parent index 0
			Pin 13 port name "out" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 13 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 13 port_name "out" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 13 port_name "out"
					Output edge outputs
					pin number 13 port_name "out" parent type "memory" parent index 0
			Pin 14 port name "out" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 14 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 14 port_name "out" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 14 port_name "out"
					Output edge outputs
					pin number 14 port_name "out" parent type "memory" parent index 0
			Pin 15 port name "out" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 15 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 15 port_name "out" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 15 port_name "out"
					Output edge outputs
					pin number 15 port_name "out" parent type "memory" parent index 0
			Pin 16 port name "out" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 16 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 16 port_name "out" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 16 port_name "out"
					Output edge outputs
					pin number 16 port_name "out" parent type "memory" parent index 0
			Pin 17 port name "out" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 17 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 17 port_name "out" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 17 port_name "out"
					Output edge outputs
					pin number 17 port_name "out" parent type "memory" parent index 0
			Pin 18 port name "out" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 18 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 18 port_name "out" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 18 port_name "out"
					Output edge outputs
					pin number 18 port_name "out" parent type "memory" parent index 0
			Pin 19 port name "out" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 19 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 19 port_name "out" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 19 port_name "out"
					Output edge outputs
					pin number 19 port_name "out" parent type "memory" parent index 0
			Pin 20 port name "out" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 20 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 20 port_name "out" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 20 port_name "out"
					Output edge outputs
					pin number 20 port_name "out" parent type "memory" parent index 0
			Pin 21 port name "out" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 21 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 21 port_name "out" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 21 port_name "out"
					Output edge outputs
					pin number 21 port_name "out" parent type "memory" parent index 0
			Pin 22 port name "out" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 22 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 22 port_name "out" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 22 port_name "out"
					Output edge outputs
					pin number 22 port_name "out" parent type "memory" parent index 0
			Pin 23 port name "out" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 23 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 23 port_name "out" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 23 port_name "out"
					Output edge outputs
					pin number 23 port_name "out" parent type "memory" parent index 0
			Pin 24 port name "out" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 24 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 24 port_name "out" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 24 port_name "out"
					Output edge outputs
					pin number 24 port_name "out" parent type "memory" parent index 0
			Pin 25 port name "out" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 25 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 25 port_name "out" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 25 port_name "out"
					Output edge outputs
					pin number 25 port_name "out" parent type "memory" parent index 0
			Pin 26 port name "out" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 26 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 26 port_name "out" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 26 port_name "out"
					Output edge outputs
					pin number 26 port_name "out" parent type "memory" parent index 0
			Pin 27 port name "out" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 27 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 27 port_name "out" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 27 port_name "out"
					Output edge outputs
					pin number 27 port_name "out" parent type "memory" parent index 0
			Pin 28 port name "out" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 28 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 28 port_name "out" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 28 port_name "out"
					Output edge outputs
					pin number 28 port_name "out" parent type "memory" parent index 0
			Pin 29 port name "out" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 29 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 29 port_name "out" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 29 port_name "out"
					Output edge outputs
					pin number 29 port_name "out" parent type "memory" parent index 0
			Pin 30 port name "out" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 30 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 30 port_name "out" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 30 port_name "out"
					Output edge outputs
					pin number 30 port_name "out" parent type "memory" parent index 0
			Pin 31 port name "out" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 31 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 31 port_name "out" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 31 port_name "out"
					Output edge outputs
					pin number 31 port_name "out" parent type "memory" parent index 0
			Pin 32 port name "out" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 32 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 32 port_name "out" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 32 port_name "out"
					Output edge outputs
					pin number 32 port_name "out" parent type "memory" parent index 0
			Pin 33 port name "out" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 33 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 33 port_name "out" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 33 port_name "out"
					Output edge outputs
					pin number 33 port_name "out" parent type "memory" parent index 0
			Pin 34 port name "out" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 34 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 34 port_name "out" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 34 port_name "out"
					Output edge outputs
					pin number 34 port_name "out" parent type "memory" parent index 0
			Pin 35 port name "out" num input edges 1 num output edges 1 parent type "mem_512x36_sp" parent index 0
				pin class 35 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 35 port_name "out" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 35 port_name "out"
					Output edge outputs
					pin number 35 port_name "out" parent type "memory" parent index 0
		Clock Ports: total ports 1
				Port "clk": num_pins 1 type 0 parent name "mem_512x36_sp"
			Pin 0 port name "clk" num input edges 1 num output edges 36 parent type "mem_512x36_sp" parent index 0
				pin class 11 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "clk"
					Input edge outputs
					pin number 0 port_name "clk" parent type "mem_512x36_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 8
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 9
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 10
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 11
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 12
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 13
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 14
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 15
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 16
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 17
				Output edge 18 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 18
				Output edge 19 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 19
				Output edge 20 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 20
				Output edge 21 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 21
				Output edge 22 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 22
				Output edge 23 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 23
				Output edge 24 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 24
				Output edge 25 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 25
				Output edge 26 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 26
				Output edge 27 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 27
				Output edge 28 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 28
				Output edge 29 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 29
				Output edge 30 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 30
				Output edge 31 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 31
				Output edge 32 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 32
				Output edge 33 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 33
				Output edge 34 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 34
				Output edge 35 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 35
		Input class 0: 1 pins, Input class 1: 1 pins, Input class 2: 1 pins, Input class 3: 1 pins, Input class 4: 1 pins, Input class 5: 1 pins, Input class 6: 1 pins, Input class 7: 1 pins, Input class 8: 1 pins, Input class 9: 1 pins, Input class 10: 1 pins, Input class 11: 1 pins, Input class 12: 1 pins, Input class 13: 1 pins, Input class 14: 1 pins, Input class 15: 1 pins, Input class 16: 1 pins, Input class 17: 1 pins, Input class 18: 1 pins, Input class 19: 1 pins, Input class 20: 1 pins, Input class 21: 1 pins, Input class 22: 1 pins, Input class 23: 1 pins, Input class 24: 1 pins, Input class 25: 1 pins, Input class 26: 1 pins, Input class 27: 1 pins, Input class 28: 1 pins, Input class 29: 1 pins, Input class 30: 1 pins, Input class 31: 1 pins, Input class 32: 1 pins, Input class 33: 1 pins, Input class 34: 1 pins, Input class 35: 1 pins, Input class 36: 1 pins, Input class 37: 1 pins, Input class 38: 1 pins, Input class 39: 1 pins, Input class 40: 1 pins, Input class 41: 1 pins, Input class 42: 1 pins, Input class 43: 1 pins, Input class 44: 1 pins, Input class 45: 1 pins, Input class 46: 1 pins, Input class 47: 0 pins, 
		Output class 0: 1 pins, Output class 1: 1 pins, Output class 2: 1 pins, Output class 3: 1 pins, Output class 4: 1 pins, Output class 5: 1 pins, Output class 6: 1 pins, Output class 7: 1 pins, Output class 8: 1 pins, Output class 9: 1 pins, Output class 10: 1 pins, Output class 11: 1 pins, Output class 12: 1 pins, Output class 13: 1 pins, Output class 14: 1 pins, Output class 15: 1 pins, Output class 16: 1 pins, Output class 17: 1 pins, Output class 18: 1 pins, Output class 19: 1 pins, Output class 20: 1 pins, Output class 21: 1 pins, Output class 22: 1 pins, Output class 23: 1 pins, Output class 24: 1 pins, Output class 25: 1 pins, Output class 26: 1 pins, Output class 27: 1 pins, Output class 28: 1 pins, Output class 29: 1 pins, Output class 30: 1 pins, Output class 31: 1 pins, Output class 32: 1 pins, Output class 33: 1 pins, Output class 34: 1 pins, Output class 35: 1 pins, Output class 36: 0 pins, 
		Children:
			Physical Block: type "memory_slice"  index 0  num_children 36
				Parent Block: type "mem_512x36_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 9 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 0
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 0
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 0
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 0
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 0
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 0
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 0
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 0
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 0
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 9), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 0
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 10), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 0
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 0), (1 0), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 0 port_name "out" parent type "mem_512x36_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 11), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 0
			
			
			Physical Block: type "memory_slice"  index 1  num_children 36
				Parent Block: type "mem_512x36_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 9 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 1
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 1
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 1
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 1
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 1
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 1
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 1
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 1
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 1
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 12), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 1
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 10), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 1
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 1), (1 1), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 1 port_name "out" parent type "mem_512x36_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 11), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 1
			
			
			Physical Block: type "memory_slice"  index 2  num_children 36
				Parent Block: type "mem_512x36_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 9 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 2
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 2
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 2
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 2
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 2
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 2
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 2
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 2
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 2
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 13), (1 13), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 2
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 10), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 2
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 2), (1 2), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 2 port_name "out" parent type "mem_512x36_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 11), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 2
			
			
			Physical Block: type "memory_slice"  index 3  num_children 36
				Parent Block: type "mem_512x36_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 9 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 3
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 3
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 3
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 3
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 3
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 3
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 3
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 3
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 3
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 14), (1 14), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 3
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 10), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 3
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 3), (1 3), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 3 port_name "out" parent type "mem_512x36_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 11), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 3
			
			
			Physical Block: type "memory_slice"  index 4  num_children 36
				Parent Block: type "mem_512x36_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 9 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 4
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 4
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 4
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 4
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 4
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 4
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 4
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 4
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 4
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 15), (1 15), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 4
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 10), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 4
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 4), (1 4), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 4 port_name "out" parent type "mem_512x36_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 11), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 4
			
			
			Physical Block: type "memory_slice"  index 5  num_children 36
				Parent Block: type "mem_512x36_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 9 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 5
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 5
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 5
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 5
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 5
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 5
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 5
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 5
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 5
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 16), (1 16), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 5
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 10), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 5
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 5), (1 5), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 5 port_name "out" parent type "mem_512x36_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 11), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 5
			
			
			Physical Block: type "memory_slice"  index 6  num_children 36
				Parent Block: type "mem_512x36_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 9 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 6
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 6
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 6
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 6
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 6
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 6
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 6
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 6
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 6
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 17), (1 17), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 6
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 10), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 6
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 6), (1 6), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 6 port_name "out" parent type "mem_512x36_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 11), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 6
			
			
			Physical Block: type "memory_slice"  index 7  num_children 36
				Parent Block: type "mem_512x36_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 9 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 7
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 7
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 7
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 7
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 7
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 7
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 7
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 7
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 7
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 18), (1 18), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 7
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 10), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 7
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 7), (1 7), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 7 port_name "out" parent type "mem_512x36_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 11), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 7
			
			
			Physical Block: type "memory_slice"  index 8  num_children 36
				Parent Block: type "mem_512x36_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 9 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 8
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 8
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 8
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 8
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 8
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 8
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 8
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 8
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 8
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 19), (1 19), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 8
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 10), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 8
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 8), (1 8), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 8 port_name "out" parent type "mem_512x36_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 11), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 8
			
			
			Physical Block: type "memory_slice"  index 9  num_children 36
				Parent Block: type "mem_512x36_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 9 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 9
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 9
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 9
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 9
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 9
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 9
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 9
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 9
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 9
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 9
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 9
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 9
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 9
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 9
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 9
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 9
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 9
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 9
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 9
					pin class (depth, pin class): (0 20), (1 20), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 9
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 9
					pin class (depth, pin class): (0 10), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 9
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 9
					pin class (depth, pin class): (0 9), (1 9), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 9 port_name "out" parent type "mem_512x36_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 9
					pin class (depth, pin class): (0 11), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 9
			
			
			Physical Block: type "memory_slice"  index 10  num_children 36
				Parent Block: type "mem_512x36_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 9 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 10
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 10
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 10
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 10
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 10
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 10
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 10
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 10
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 10
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 10
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 10
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 10
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 10
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 10
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 10
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 10
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 10
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 10
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 10
					pin class (depth, pin class): (0 21), (1 21), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 10
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 10
					pin class (depth, pin class): (0 10), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 10
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 10
					pin class (depth, pin class): (0 10), (1 10), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 10 port_name "out" parent type "mem_512x36_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 10
					pin class (depth, pin class): (0 11), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 10
			
			
			Physical Block: type "memory_slice"  index 11  num_children 36
				Parent Block: type "mem_512x36_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 9 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 11
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 11
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 11
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 11
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 11
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 11
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 11
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 11
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 11
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 11
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 11
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 11
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 11
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 11
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 11
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 11
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 11
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 11
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 11
					pin class (depth, pin class): (0 22), (1 22), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 11 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 11
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 11
					pin class (depth, pin class): (0 10), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 11
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 11
					pin class (depth, pin class): (0 11), (1 11), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 11 port_name "out" parent type "mem_512x36_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 11
					pin class (depth, pin class): (0 11), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 11
			
			
			Physical Block: type "memory_slice"  index 12  num_children 36
				Parent Block: type "mem_512x36_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 9 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 12
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 12
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 12
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 12
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 12
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 12
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 12
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 12
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 12
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 12
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 12
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 12
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 12
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 12
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 12
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 12
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 12
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 12
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 12
					pin class (depth, pin class): (0 23), (1 23), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 12 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 12
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 12
					pin class (depth, pin class): (0 10), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 12
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 12
					pin class (depth, pin class): (0 12), (1 12), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 12 port_name "out" parent type "mem_512x36_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 12
					pin class (depth, pin class): (0 11), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 12
			
			
			Physical Block: type "memory_slice"  index 13  num_children 36
				Parent Block: type "mem_512x36_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 9 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 13
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 13
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 13
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 13
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 13
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 13
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 13
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 13
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 13
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 13
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 13
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 13
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 13
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 13
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 13
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 13
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 13
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 13
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 13
					pin class (depth, pin class): (0 24), (1 24), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 13 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 13
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 13
					pin class (depth, pin class): (0 10), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 13
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 13
					pin class (depth, pin class): (0 13), (1 13), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 13 port_name "out" parent type "mem_512x36_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 13
					pin class (depth, pin class): (0 11), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 13
			
			
			Physical Block: type "memory_slice"  index 14  num_children 36
				Parent Block: type "mem_512x36_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 9 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 14
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 14
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 14
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 14
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 14
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 14
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 14
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 14
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 14
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 14
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 14
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 14
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 14
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 14
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 14
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 14
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 14
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 14
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 14
					pin class (depth, pin class): (0 25), (1 25), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 14 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 14
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 14
					pin class (depth, pin class): (0 10), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 14
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 14
					pin class (depth, pin class): (0 14), (1 14), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 14 port_name "out" parent type "mem_512x36_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 14
					pin class (depth, pin class): (0 11), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 14
			
			
			Physical Block: type "memory_slice"  index 15  num_children 36
				Parent Block: type "mem_512x36_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 9 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 15
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 15
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 15
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 15
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 15
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 15
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 15
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 15
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 15
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 15
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 15
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 15
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 15
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 15
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 15
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 15
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 15
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 15
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 15
					pin class (depth, pin class): (0 26), (1 26), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 15 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 15
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 15
					pin class (depth, pin class): (0 10), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 15
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 15
					pin class (depth, pin class): (0 15), (1 15), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 15 port_name "out" parent type "mem_512x36_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 15
					pin class (depth, pin class): (0 11), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 15
			
			
			Physical Block: type "memory_slice"  index 16  num_children 36
				Parent Block: type "mem_512x36_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 9 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 16
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 16
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 16
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 16
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 16
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 16
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 16
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 16
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 16
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 16
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 16
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 16
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 16
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 16
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 16
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 16
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 16
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 16
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 16
					pin class (depth, pin class): (0 27), (1 27), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 16 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 16
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 16
					pin class (depth, pin class): (0 10), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 16
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 16
					pin class (depth, pin class): (0 16), (1 16), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 16 port_name "out" parent type "mem_512x36_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 16
					pin class (depth, pin class): (0 11), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 16
			
			
			Physical Block: type "memory_slice"  index 17  num_children 36
				Parent Block: type "mem_512x36_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 9 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 17
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 17
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 17
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 17
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 17
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 17
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 17
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 17
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 17
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 17
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 17
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 17
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 17
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 17
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 17
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 17
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 17
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 17
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 17
					pin class (depth, pin class): (0 28), (1 28), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 17 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 17
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 17
					pin class (depth, pin class): (0 10), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 17
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 17
					pin class (depth, pin class): (0 17), (1 17), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 17 port_name "out" parent type "mem_512x36_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 17
					pin class (depth, pin class): (0 11), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 17
			
			
			Physical Block: type "memory_slice"  index 18  num_children 36
				Parent Block: type "mem_512x36_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 9 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 18
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 18
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 18
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 18
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 18
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 18
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 18
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 18
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 18
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 18
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 18
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 18
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 18
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 18
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 18
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 18
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 18
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 18
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 18
					pin class (depth, pin class): (0 29), (1 29), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 18 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 18
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 18
					pin class (depth, pin class): (0 10), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 18
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 18
					pin class (depth, pin class): (0 18), (1 18), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 18 port_name "out" parent type "mem_512x36_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 18
					pin class (depth, pin class): (0 11), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 18
			
			
			Physical Block: type "memory_slice"  index 19  num_children 36
				Parent Block: type "mem_512x36_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 9 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 19
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 19
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 19
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 19
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 19
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 19
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 19
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 19
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 19
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 19
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 19
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 19
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 19
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 19
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 19
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 19
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 19
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 19
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 19
					pin class (depth, pin class): (0 30), (1 30), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 19 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 19
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 19
					pin class (depth, pin class): (0 10), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 19
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 19
					pin class (depth, pin class): (0 19), (1 19), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 19 port_name "out" parent type "mem_512x36_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 19
					pin class (depth, pin class): (0 11), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 19
			
			
			Physical Block: type "memory_slice"  index 20  num_children 36
				Parent Block: type "mem_512x36_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 9 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 20
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 20
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 20
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 20
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 20
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 20
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 20
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 20
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 20
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 20
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 20
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 20
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 20
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 20
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 20
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 20
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 20
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 20
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 20
					pin class (depth, pin class): (0 31), (1 31), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 20 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 20
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 20
					pin class (depth, pin class): (0 10), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 20
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 20
					pin class (depth, pin class): (0 20), (1 20), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 20 port_name "out" parent type "mem_512x36_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 20
					pin class (depth, pin class): (0 11), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 20
			
			
			Physical Block: type "memory_slice"  index 21  num_children 36
				Parent Block: type "mem_512x36_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 9 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 21
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 21
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 21
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 21
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 21
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 21
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 21
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 21
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 21
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 21
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 21
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 21
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 21
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 21
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 21
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 21
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 21
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 21
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 21
					pin class (depth, pin class): (0 32), (1 32), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 21 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 21
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 21
					pin class (depth, pin class): (0 10), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 21
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 21
					pin class (depth, pin class): (0 21), (1 21), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 21 port_name "out" parent type "mem_512x36_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 21
					pin class (depth, pin class): (0 11), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 21
			
			
			Physical Block: type "memory_slice"  index 22  num_children 36
				Parent Block: type "mem_512x36_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 9 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 22
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 22
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 22
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 22
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 22
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 22
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 22
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 22
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 22
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 22
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 22
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 22
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 22
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 22
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 22
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 22
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 22
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 22
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 22
					pin class (depth, pin class): (0 33), (1 33), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 22 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 22
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 22
					pin class (depth, pin class): (0 10), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 22
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 22
					pin class (depth, pin class): (0 22), (1 22), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 22 port_name "out" parent type "mem_512x36_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 22
					pin class (depth, pin class): (0 11), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 22
			
			
			Physical Block: type "memory_slice"  index 23  num_children 36
				Parent Block: type "mem_512x36_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 9 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 23
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 23
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 23
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 23
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 23
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 23
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 23
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 23
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 23
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 23
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 23
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 23
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 23
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 23
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 23
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 23
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 23
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 23
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 23
					pin class (depth, pin class): (0 34), (1 34), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 23 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 23
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 23
					pin class (depth, pin class): (0 10), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 23
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 23
					pin class (depth, pin class): (0 23), (1 23), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 23 port_name "out" parent type "mem_512x36_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 23
					pin class (depth, pin class): (0 11), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 23
			
			
			Physical Block: type "memory_slice"  index 24  num_children 36
				Parent Block: type "mem_512x36_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 9 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 24
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 24
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 24
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 24
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 24
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 24
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 24
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 24
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 24
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 24
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 24
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 24
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 24
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 24
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 24
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 24
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 24
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 24
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 24
					pin class (depth, pin class): (0 35), (1 35), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 24 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 24
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 24
					pin class (depth, pin class): (0 10), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 24
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 24
					pin class (depth, pin class): (0 24), (1 24), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 24 port_name "out" parent type "mem_512x36_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 24
					pin class (depth, pin class): (0 11), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 24
			
			
			Physical Block: type "memory_slice"  index 25  num_children 36
				Parent Block: type "mem_512x36_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 9 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 25
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 25
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 25
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 25
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 25
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 25
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 25
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 25
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 25
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 25
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 25
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 25
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 25
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 25
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 25
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 25
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 25
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 25
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 25
					pin class (depth, pin class): (0 36), (1 36), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 25 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 25
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 25
					pin class (depth, pin class): (0 10), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 25
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 25
					pin class (depth, pin class): (0 25), (1 25), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 25 port_name "out" parent type "mem_512x36_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 25
					pin class (depth, pin class): (0 11), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 25
			
			
			Physical Block: type "memory_slice"  index 26  num_children 36
				Parent Block: type "mem_512x36_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 9 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 26
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 26
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 26
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 26
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 26
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 26
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 26
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 26
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 26
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 26
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 26
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 26
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 26
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 26
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 26
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 26
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 26
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 26
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 26
					pin class (depth, pin class): (0 37), (1 37), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 26 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 26
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 26
					pin class (depth, pin class): (0 10), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 26
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 26
					pin class (depth, pin class): (0 26), (1 26), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 26 port_name "out" parent type "mem_512x36_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 26
					pin class (depth, pin class): (0 11), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 26
			
			
			Physical Block: type "memory_slice"  index 27  num_children 36
				Parent Block: type "mem_512x36_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 9 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 27
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 27
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 27
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 27
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 27
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 27
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 27
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 27
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 27
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 27
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 27
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 27
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 27
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 27
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 27
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 27
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 27
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 27
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 27
					pin class (depth, pin class): (0 38), (1 38), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 27 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 27
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 27
					pin class (depth, pin class): (0 10), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 27
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 27
					pin class (depth, pin class): (0 27), (1 27), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 27 port_name "out" parent type "mem_512x36_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 27
					pin class (depth, pin class): (0 11), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 27
			
			
			Physical Block: type "memory_slice"  index 28  num_children 36
				Parent Block: type "mem_512x36_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 9 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 28
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 28
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 28
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 28
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 28
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 28
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 28
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 28
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 28
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 28
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 28
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 28
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 28
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 28
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 28
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 28
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 28
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 28
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 28
					pin class (depth, pin class): (0 39), (1 39), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 28 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 28
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 28
					pin class (depth, pin class): (0 10), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 28
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 28
					pin class (depth, pin class): (0 28), (1 28), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 28 port_name "out" parent type "mem_512x36_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 28
					pin class (depth, pin class): (0 11), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 28
			
			
			Physical Block: type "memory_slice"  index 29  num_children 36
				Parent Block: type "mem_512x36_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 9 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 29
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 29
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 29
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 29
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 29
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 29
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 29
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 29
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 29
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 29
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 29
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 29
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 29
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 29
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 29
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 29
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 29
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 29
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 29
					pin class (depth, pin class): (0 40), (1 40), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 29 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 29
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 29
					pin class (depth, pin class): (0 10), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 29
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 29
					pin class (depth, pin class): (0 29), (1 29), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 29 port_name "out" parent type "mem_512x36_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 29
					pin class (depth, pin class): (0 11), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 29
			
			
			Physical Block: type "memory_slice"  index 30  num_children 36
				Parent Block: type "mem_512x36_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 9 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 30
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 30
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 30
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 30
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 30
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 30
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 30
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 30
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 30
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 30
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 30
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 30
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 30
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 30
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 30
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 30
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 30
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 30
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 30
					pin class (depth, pin class): (0 41), (1 41), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 30 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 30
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 30
					pin class (depth, pin class): (0 10), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 30
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 30
					pin class (depth, pin class): (0 30), (1 30), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 30 port_name "out" parent type "mem_512x36_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 30
					pin class (depth, pin class): (0 11), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 30
			
			
			Physical Block: type "memory_slice"  index 31  num_children 36
				Parent Block: type "mem_512x36_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 9 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 31
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 31
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 31
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 31
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 31
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 31
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 31
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 31
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 31
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 31
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 31
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 31
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 31
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 31
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 31
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 31
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 31
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 31
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 31
					pin class (depth, pin class): (0 42), (1 42), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 31 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 31
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 31
					pin class (depth, pin class): (0 10), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 31
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 31
					pin class (depth, pin class): (0 31), (1 31), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 31 port_name "out" parent type "mem_512x36_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 31
					pin class (depth, pin class): (0 11), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 31
			
			
			Physical Block: type "memory_slice"  index 32  num_children 36
				Parent Block: type "mem_512x36_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 9 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 32
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 32
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 32
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 32
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 32
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 32
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 32
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 32
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 32
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 32
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 32
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 32
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 32
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 32
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 32
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 32
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 32
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 32
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 32
					pin class (depth, pin class): (0 43), (1 43), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 32 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 32
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 32
					pin class (depth, pin class): (0 10), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 32
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 32
					pin class (depth, pin class): (0 32), (1 32), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 32 port_name "out" parent type "mem_512x36_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 32
					pin class (depth, pin class): (0 11), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 32
			
			
			Physical Block: type "memory_slice"  index 33  num_children 36
				Parent Block: type "mem_512x36_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 9 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 33
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 33
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 33
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 33
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 33
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 33
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 33
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 33
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 33
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 33
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 33
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 33
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 33
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 33
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 33
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 33
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 33
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 33
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 33
					pin class (depth, pin class): (0 44), (1 44), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 33 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 33
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 33
					pin class (depth, pin class): (0 10), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 33
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 33
					pin class (depth, pin class): (0 33), (1 33), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 33 port_name "out" parent type "mem_512x36_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 33
					pin class (depth, pin class): (0 11), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 33
			
			
			Physical Block: type "memory_slice"  index 34  num_children 36
				Parent Block: type "mem_512x36_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 9 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 34
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 34
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 34
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 34
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 34
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 34
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 34
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 34
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 34
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 34
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 34
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 34
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 34
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 34
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 34
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 34
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 34
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 34
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 34
					pin class (depth, pin class): (0 45), (1 45), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 34 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 34
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 34
					pin class (depth, pin class): (0 10), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 34
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 34
					pin class (depth, pin class): (0 34), (1 34), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 34 port_name "out" parent type "mem_512x36_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 34
					pin class (depth, pin class): (0 11), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 34
			
			
			Physical Block: type "memory_slice"  index 35  num_children 36
				Parent Block: type "mem_512x36_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 9 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 35
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 35
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 35
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 35
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 35
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 35
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 35
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 35
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 35
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 35
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 35
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 35
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 35
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 35
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 35
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 35
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 35
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 35
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 35
					pin class (depth, pin class): (0 46), (1 46), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 35 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 35
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 35
					pin class (depth, pin class): (0 10), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 35
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 35
					pin class (depth, pin class): (0 35), (1 35), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 35 port_name "out" parent type "mem_512x36_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 35
					pin class (depth, pin class): (0 11), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 35
			
			
		Physical Block: type "mem_1024x18_sp"  index 0  num_children 1
			Parent Block: type "memory" index 0 
		Input Ports: total ports 3
				Port "addr": num_pins 10 type 0 parent name "mem_1024x18_sp"
			Pin 0 port name "addr" num input edges 1 num output edges 18 parent type "mem_1024x18_sp" parent index 0
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "addr1"
					Input edge outputs
					pin number 0 port_name "addr" parent type "mem_1024x18_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 8
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 9
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 10
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 11
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 12
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 13
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 14
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 15
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 16
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 17
			Pin 1 port name "addr" num input edges 1 num output edges 18 parent type "mem_1024x18_sp" parent index 0
				pin class 1 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "addr1"
					Input edge outputs
					pin number 1 port_name "addr" parent type "mem_1024x18_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 8
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 9
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 10
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 11
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 12
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 13
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 14
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 15
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 16
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 17
			Pin 2 port name "addr" num input edges 1 num output edges 18 parent type "mem_1024x18_sp" parent index 0
				pin class 2 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "addr1"
					Input edge outputs
					pin number 2 port_name "addr" parent type "mem_1024x18_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 8
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 9
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 10
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 11
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 12
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 13
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 14
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 15
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 16
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 17
			Pin 3 port name "addr" num input edges 1 num output edges 18 parent type "mem_1024x18_sp" parent index 0
				pin class 3 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "addr1"
					Input edge outputs
					pin number 3 port_name "addr" parent type "mem_1024x18_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 8
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 9
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 10
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 11
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 12
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 13
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 14
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 15
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 16
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 17
			Pin 4 port name "addr" num input edges 1 num output edges 18 parent type "mem_1024x18_sp" parent index 0
				pin class 4 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "addr1"
					Input edge outputs
					pin number 4 port_name "addr" parent type "mem_1024x18_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 8
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 9
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 10
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 11
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 12
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 13
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 14
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 15
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 16
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 17
			Pin 5 port name "addr" num input edges 1 num output edges 18 parent type "mem_1024x18_sp" parent index 0
				pin class 5 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "addr1"
					Input edge outputs
					pin number 5 port_name "addr" parent type "mem_1024x18_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 8
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 9
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 10
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 11
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 12
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 13
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 14
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 15
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 16
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 17
			Pin 6 port name "addr" num input edges 1 num output edges 18 parent type "mem_1024x18_sp" parent index 0
				pin class 6 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "addr1"
					Input edge outputs
					pin number 6 port_name "addr" parent type "mem_1024x18_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 8
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 9
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 10
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 11
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 12
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 13
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 14
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 15
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 16
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 17
			Pin 7 port name "addr" num input edges 1 num output edges 18 parent type "mem_1024x18_sp" parent index 0
				pin class 7 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "addr1"
					Input edge outputs
					pin number 7 port_name "addr" parent type "mem_1024x18_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 8
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 9
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 10
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 11
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 12
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 13
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 14
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 15
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 16
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 17
			Pin 8 port name "addr" num input edges 1 num output edges 18 parent type "mem_1024x18_sp" parent index 0
				pin class 8 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "addr1"
					Input edge outputs
					pin number 8 port_name "addr" parent type "mem_1024x18_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 8
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 9
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 10
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 11
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 12
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 13
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 14
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 15
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 16
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 17
			Pin 9 port name "addr" num input edges 1 num output edges 18 parent type "mem_1024x18_sp" parent index 0
				pin class 9 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "addr1"
					Input edge outputs
					pin number 9 port_name "addr" parent type "mem_1024x18_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr"
					Output edge outputs
					pin number 9 port_name "addr" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr"
					Output edge outputs
					pin number 9 port_name "addr" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr"
					Output edge outputs
					pin number 9 port_name "addr" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr"
					Output edge outputs
					pin number 9 port_name "addr" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr"
					Output edge outputs
					pin number 9 port_name "addr" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr"
					Output edge outputs
					pin number 9 port_name "addr" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr"
					Output edge outputs
					pin number 9 port_name "addr" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr"
					Output edge outputs
					pin number 9 port_name "addr" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr"
					Output edge outputs
					pin number 9 port_name "addr" parent type "memory_slice" parent index 8
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr"
					Output edge outputs
					pin number 9 port_name "addr" parent type "memory_slice" parent index 9
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr"
					Output edge outputs
					pin number 9 port_name "addr" parent type "memory_slice" parent index 10
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr"
					Output edge outputs
					pin number 9 port_name "addr" parent type "memory_slice" parent index 11
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr"
					Output edge outputs
					pin number 9 port_name "addr" parent type "memory_slice" parent index 12
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr"
					Output edge outputs
					pin number 9 port_name "addr" parent type "memory_slice" parent index 13
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr"
					Output edge outputs
					pin number 9 port_name "addr" parent type "memory_slice" parent index 14
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr"
					Output edge outputs
					pin number 9 port_name "addr" parent type "memory_slice" parent index 15
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr"
					Output edge outputs
					pin number 9 port_name "addr" parent type "memory_slice" parent index 16
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr"
					Output edge outputs
					pin number 9 port_name "addr" parent type "memory_slice" parent index 17
		Port "data": num_pins 18 type 0 parent name "mem_1024x18_sp"
			Pin 0 port name "data" num input edges 1 num output edges 1 parent type "mem_1024x18_sp" parent index 0
				pin class 10 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "data"
					Input edge outputs
					pin number 0 port_name "data" parent type "mem_1024x18_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 0
			Pin 1 port name "data" num input edges 1 num output edges 1 parent type "mem_1024x18_sp" parent index 0
				pin class 13 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "data"
					Input edge outputs
					pin number 1 port_name "data" parent type "mem_1024x18_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 1
			Pin 2 port name "data" num input edges 1 num output edges 1 parent type "mem_1024x18_sp" parent index 0
				pin class 14 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "data"
					Input edge outputs
					pin number 2 port_name "data" parent type "mem_1024x18_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 2
			Pin 3 port name "data" num input edges 1 num output edges 1 parent type "mem_1024x18_sp" parent index 0
				pin class 15 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "data"
					Input edge outputs
					pin number 3 port_name "data" parent type "mem_1024x18_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 3
			Pin 4 port name "data" num input edges 1 num output edges 1 parent type "mem_1024x18_sp" parent index 0
				pin class 16 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "data"
					Input edge outputs
					pin number 4 port_name "data" parent type "mem_1024x18_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 4
			Pin 5 port name "data" num input edges 1 num output edges 1 parent type "mem_1024x18_sp" parent index 0
				pin class 17 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "data"
					Input edge outputs
					pin number 5 port_name "data" parent type "mem_1024x18_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 5
			Pin 6 port name "data" num input edges 1 num output edges 1 parent type "mem_1024x18_sp" parent index 0
				pin class 18 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "data"
					Input edge outputs
					pin number 6 port_name "data" parent type "mem_1024x18_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 6
			Pin 7 port name "data" num input edges 1 num output edges 1 parent type "mem_1024x18_sp" parent index 0
				pin class 19 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "data"
					Input edge outputs
					pin number 7 port_name "data" parent type "mem_1024x18_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 7
			Pin 8 port name "data" num input edges 1 num output edges 1 parent type "mem_1024x18_sp" parent index 0
				pin class 20 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "data"
					Input edge outputs
					pin number 8 port_name "data" parent type "mem_1024x18_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 8
			Pin 9 port name "data" num input edges 1 num output edges 1 parent type "mem_1024x18_sp" parent index 0
				pin class 21 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "data"
					Input edge outputs
					pin number 9 port_name "data" parent type "mem_1024x18_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 9
			Pin 10 port name "data" num input edges 1 num output edges 1 parent type "mem_1024x18_sp" parent index 0
				pin class 22 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "data"
					Input edge outputs
					pin number 10 port_name "data" parent type "mem_1024x18_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 10
			Pin 11 port name "data" num input edges 1 num output edges 1 parent type "mem_1024x18_sp" parent index 0
				pin class 23 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "data"
					Input edge outputs
					pin number 11 port_name "data" parent type "mem_1024x18_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 11 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 11
			Pin 12 port name "data" num input edges 1 num output edges 1 parent type "mem_1024x18_sp" parent index 0
				pin class 24 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "data"
					Input edge outputs
					pin number 12 port_name "data" parent type "mem_1024x18_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 12 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 12
			Pin 13 port name "data" num input edges 1 num output edges 1 parent type "mem_1024x18_sp" parent index 0
				pin class 25 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "data"
					Input edge outputs
					pin number 13 port_name "data" parent type "mem_1024x18_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 13 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 13
			Pin 14 port name "data" num input edges 1 num output edges 1 parent type "mem_1024x18_sp" parent index 0
				pin class 26 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "data"
					Input edge outputs
					pin number 14 port_name "data" parent type "mem_1024x18_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 14 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 14
			Pin 15 port name "data" num input edges 1 num output edges 1 parent type "mem_1024x18_sp" parent index 0
				pin class 27 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "data"
					Input edge outputs
					pin number 15 port_name "data" parent type "mem_1024x18_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 15 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 15
			Pin 16 port name "data" num input edges 1 num output edges 1 parent type "mem_1024x18_sp" parent index 0
				pin class 28 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "data"
					Input edge outputs
					pin number 16 port_name "data" parent type "mem_1024x18_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 16 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 16
			Pin 17 port name "data" num input edges 1 num output edges 1 parent type "mem_1024x18_sp" parent index 0
				pin class 29 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "data"
					Input edge outputs
					pin number 17 port_name "data" parent type "mem_1024x18_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 17 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 17
		Port "we": num_pins 1 type 0 parent name "mem_1024x18_sp"
			Pin 0 port name "we" num input edges 1 num output edges 18 parent type "mem_1024x18_sp" parent index 0
				pin class 11 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "we1"
					Input edge outputs
					pin number 0 port_name "we" parent type "mem_1024x18_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 8
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 9
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 10
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 11
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 12
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 13
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 14
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 15
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 16
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 17
		Output Ports: total ports 1
				Port "out": num_pins 18 type 1 parent name "mem_1024x18_sp"
			Pin 0 port name "out" num input edges 1 num output edges 1 parent type "mem_1024x18_sp" parent index 0
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "out" parent type "mem_1024x18_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "out" parent type "memory" parent index 0
			Pin 1 port name "out" num input edges 1 num output edges 1 parent type "mem_1024x18_sp" parent index 0
				pin class 1 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "out" parent type "mem_1024x18_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "out"
					Output edge outputs
					pin number 1 port_name "out" parent type "memory" parent index 0
			Pin 2 port name "out" num input edges 1 num output edges 1 parent type "mem_1024x18_sp" parent index 0
				pin class 2 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "out" parent type "mem_1024x18_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "out"
					Output edge outputs
					pin number 2 port_name "out" parent type "memory" parent index 0
			Pin 3 port name "out" num input edges 1 num output edges 1 parent type "mem_1024x18_sp" parent index 0
				pin class 3 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "out" parent type "mem_1024x18_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "out"
					Output edge outputs
					pin number 3 port_name "out" parent type "memory" parent index 0
			Pin 4 port name "out" num input edges 1 num output edges 1 parent type "mem_1024x18_sp" parent index 0
				pin class 4 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "out" parent type "mem_1024x18_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "out"
					Output edge outputs
					pin number 4 port_name "out" parent type "memory" parent index 0
			Pin 5 port name "out" num input edges 1 num output edges 1 parent type "mem_1024x18_sp" parent index 0
				pin class 5 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "out" parent type "mem_1024x18_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "out"
					Output edge outputs
					pin number 5 port_name "out" parent type "memory" parent index 0
			Pin 6 port name "out" num input edges 1 num output edges 1 parent type "mem_1024x18_sp" parent index 0
				pin class 6 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 6 port_name "out" parent type "mem_1024x18_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "out"
					Output edge outputs
					pin number 6 port_name "out" parent type "memory" parent index 0
			Pin 7 port name "out" num input edges 1 num output edges 1 parent type "mem_1024x18_sp" parent index 0
				pin class 7 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 7 port_name "out" parent type "mem_1024x18_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "out"
					Output edge outputs
					pin number 7 port_name "out" parent type "memory" parent index 0
			Pin 8 port name "out" num input edges 1 num output edges 1 parent type "mem_1024x18_sp" parent index 0
				pin class 8 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 8 port_name "out" parent type "mem_1024x18_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "out"
					Output edge outputs
					pin number 8 port_name "out" parent type "memory" parent index 0
			Pin 9 port name "out" num input edges 1 num output edges 1 parent type "mem_1024x18_sp" parent index 0
				pin class 9 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 9 port_name "out" parent type "mem_1024x18_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "out"
					Output edge outputs
					pin number 9 port_name "out" parent type "memory" parent index 0
			Pin 10 port name "out" num input edges 1 num output edges 1 parent type "mem_1024x18_sp" parent index 0
				pin class 10 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 10 port_name "out" parent type "mem_1024x18_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "out"
					Output edge outputs
					pin number 10 port_name "out" parent type "memory" parent index 0
			Pin 11 port name "out" num input edges 1 num output edges 1 parent type "mem_1024x18_sp" parent index 0
				pin class 11 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 11 port_name "out" parent type "mem_1024x18_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 11 port_name "out"
					Output edge outputs
					pin number 11 port_name "out" parent type "memory" parent index 0
			Pin 12 port name "out" num input edges 1 num output edges 1 parent type "mem_1024x18_sp" parent index 0
				pin class 12 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 12 port_name "out" parent type "mem_1024x18_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 12 port_name "out"
					Output edge outputs
					pin number 12 port_name "out" parent type "memory" parent index 0
			Pin 13 port name "out" num input edges 1 num output edges 1 parent type "mem_1024x18_sp" parent index 0
				pin class 13 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 13 port_name "out" parent type "mem_1024x18_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 13 port_name "out"
					Output edge outputs
					pin number 13 port_name "out" parent type "memory" parent index 0
			Pin 14 port name "out" num input edges 1 num output edges 1 parent type "mem_1024x18_sp" parent index 0
				pin class 14 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 14 port_name "out" parent type "mem_1024x18_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 14 port_name "out"
					Output edge outputs
					pin number 14 port_name "out" parent type "memory" parent index 0
			Pin 15 port name "out" num input edges 1 num output edges 1 parent type "mem_1024x18_sp" parent index 0
				pin class 15 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 15 port_name "out" parent type "mem_1024x18_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 15 port_name "out"
					Output edge outputs
					pin number 15 port_name "out" parent type "memory" parent index 0
			Pin 16 port name "out" num input edges 1 num output edges 1 parent type "mem_1024x18_sp" parent index 0
				pin class 16 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 16 port_name "out" parent type "mem_1024x18_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 16 port_name "out"
					Output edge outputs
					pin number 16 port_name "out" parent type "memory" parent index 0
			Pin 17 port name "out" num input edges 1 num output edges 1 parent type "mem_1024x18_sp" parent index 0
				pin class 17 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 17 port_name "out" parent type "mem_1024x18_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 17 port_name "out"
					Output edge outputs
					pin number 17 port_name "out" parent type "memory" parent index 0
		Clock Ports: total ports 1
				Port "clk": num_pins 1 type 0 parent name "mem_1024x18_sp"
			Pin 0 port name "clk" num input edges 1 num output edges 18 parent type "mem_1024x18_sp" parent index 0
				pin class 12 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "clk"
					Input edge outputs
					pin number 0 port_name "clk" parent type "mem_1024x18_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 8
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 9
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 10
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 11
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 12
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 13
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 14
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 15
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 16
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 17
		Input class 0: 1 pins, Input class 1: 1 pins, Input class 2: 1 pins, Input class 3: 1 pins, Input class 4: 1 pins, Input class 5: 1 pins, Input class 6: 1 pins, Input class 7: 1 pins, Input class 8: 1 pins, Input class 9: 1 pins, Input class 10: 1 pins, Input class 11: 1 pins, Input class 12: 1 pins, Input class 13: 1 pins, Input class 14: 1 pins, Input class 15: 1 pins, Input class 16: 1 pins, Input class 17: 1 pins, Input class 18: 1 pins, Input class 19: 1 pins, Input class 20: 1 pins, Input class 21: 1 pins, Input class 22: 1 pins, Input class 23: 1 pins, Input class 24: 1 pins, Input class 25: 1 pins, Input class 26: 1 pins, Input class 27: 1 pins, Input class 28: 1 pins, Input class 29: 1 pins, Input class 30: 0 pins, 
		Output class 0: 1 pins, Output class 1: 1 pins, Output class 2: 1 pins, Output class 3: 1 pins, Output class 4: 1 pins, Output class 5: 1 pins, Output class 6: 1 pins, Output class 7: 1 pins, Output class 8: 1 pins, Output class 9: 1 pins, Output class 10: 1 pins, Output class 11: 1 pins, Output class 12: 1 pins, Output class 13: 1 pins, Output class 14: 1 pins, Output class 15: 1 pins, Output class 16: 1 pins, Output class 17: 1 pins, Output class 18: 0 pins, 
		Children:
			Physical Block: type "memory_slice"  index 0  num_children 18
				Parent Block: type "mem_1024x18_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 10 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 0
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 0
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 0
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 0
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 0
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 0
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 0
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 0
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 0
				Pin 9 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr"
						Input edge outputs
						pin number 9 port_name "addr" parent type "memory_slice" parent index 0
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 9), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 0
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 10), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 0
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 0), (1 0), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 0 port_name "out" parent type "mem_1024x18_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 11), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 0
			
			
			Physical Block: type "memory_slice"  index 1  num_children 18
				Parent Block: type "mem_1024x18_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 10 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 1
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 1
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 1
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 1
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 1
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 1
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 1
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 1
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 1
				Pin 9 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr"
						Input edge outputs
						pin number 9 port_name "addr" parent type "memory_slice" parent index 1
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 12), (1 13), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 1
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 10), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 1
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 1), (1 1), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 1 port_name "out" parent type "mem_1024x18_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 11), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 1
			
			
			Physical Block: type "memory_slice"  index 2  num_children 18
				Parent Block: type "mem_1024x18_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 10 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 2
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 2
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 2
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 2
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 2
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 2
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 2
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 2
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 2
				Pin 9 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr"
						Input edge outputs
						pin number 9 port_name "addr" parent type "memory_slice" parent index 2
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 13), (1 14), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 2
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 10), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 2
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 2), (1 2), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 2 port_name "out" parent type "mem_1024x18_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 11), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 2
			
			
			Physical Block: type "memory_slice"  index 3  num_children 18
				Parent Block: type "mem_1024x18_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 10 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 3
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 3
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 3
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 3
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 3
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 3
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 3
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 3
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 3
				Pin 9 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr"
						Input edge outputs
						pin number 9 port_name "addr" parent type "memory_slice" parent index 3
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 14), (1 15), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 3
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 10), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 3
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 3), (1 3), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 3 port_name "out" parent type "mem_1024x18_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 11), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 3
			
			
			Physical Block: type "memory_slice"  index 4  num_children 18
				Parent Block: type "mem_1024x18_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 10 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 4
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 4
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 4
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 4
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 4
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 4
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 4
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 4
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 4
				Pin 9 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr"
						Input edge outputs
						pin number 9 port_name "addr" parent type "memory_slice" parent index 4
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 15), (1 16), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 4
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 10), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 4
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 4), (1 4), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 4 port_name "out" parent type "mem_1024x18_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 11), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 4
			
			
			Physical Block: type "memory_slice"  index 5  num_children 18
				Parent Block: type "mem_1024x18_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 10 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 5
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 5
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 5
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 5
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 5
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 5
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 5
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 5
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 5
				Pin 9 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr"
						Input edge outputs
						pin number 9 port_name "addr" parent type "memory_slice" parent index 5
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 16), (1 17), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 5
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 10), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 5
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 5), (1 5), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 5 port_name "out" parent type "mem_1024x18_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 11), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 5
			
			
			Physical Block: type "memory_slice"  index 6  num_children 18
				Parent Block: type "mem_1024x18_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 10 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 6
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 6
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 6
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 6
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 6
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 6
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 6
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 6
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 6
				Pin 9 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr"
						Input edge outputs
						pin number 9 port_name "addr" parent type "memory_slice" parent index 6
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 17), (1 18), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 6
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 10), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 6
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 6), (1 6), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 6 port_name "out" parent type "mem_1024x18_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 11), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 6
			
			
			Physical Block: type "memory_slice"  index 7  num_children 18
				Parent Block: type "mem_1024x18_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 10 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 7
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 7
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 7
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 7
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 7
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 7
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 7
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 7
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 7
				Pin 9 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr"
						Input edge outputs
						pin number 9 port_name "addr" parent type "memory_slice" parent index 7
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 18), (1 19), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 7
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 10), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 7
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 7), (1 7), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 7 port_name "out" parent type "mem_1024x18_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 11), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 7
			
			
			Physical Block: type "memory_slice"  index 8  num_children 18
				Parent Block: type "mem_1024x18_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 10 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 8
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 8
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 8
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 8
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 8
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 8
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 8
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 8
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 8
				Pin 9 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr"
						Input edge outputs
						pin number 9 port_name "addr" parent type "memory_slice" parent index 8
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 19), (1 20), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 8
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 10), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 8
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 8), (1 8), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 8 port_name "out" parent type "mem_1024x18_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 11), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 8
			
			
			Physical Block: type "memory_slice"  index 9  num_children 18
				Parent Block: type "mem_1024x18_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 10 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 9
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 9
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 9
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 9
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 9
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 9
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 9
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 9
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 9
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 9
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 9
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 9
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 9
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 9
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 9
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 9
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 9
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 9
				Pin 9 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 9
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr"
						Input edge outputs
						pin number 9 port_name "addr" parent type "memory_slice" parent index 9
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 9
					pin class (depth, pin class): (0 20), (1 21), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 9
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 9
					pin class (depth, pin class): (0 10), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 9
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 9
					pin class (depth, pin class): (0 9), (1 9), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 9 port_name "out" parent type "mem_1024x18_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 9
					pin class (depth, pin class): (0 11), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 9
			
			
			Physical Block: type "memory_slice"  index 10  num_children 18
				Parent Block: type "mem_1024x18_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 10 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 10
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 10
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 10
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 10
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 10
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 10
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 10
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 10
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 10
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 10
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 10
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 10
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 10
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 10
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 10
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 10
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 10
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 10
				Pin 9 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 10
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr"
						Input edge outputs
						pin number 9 port_name "addr" parent type "memory_slice" parent index 10
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 10
					pin class (depth, pin class): (0 21), (1 22), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 10
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 10
					pin class (depth, pin class): (0 10), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 10
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 10
					pin class (depth, pin class): (0 10), (1 10), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 10 port_name "out" parent type "mem_1024x18_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 10
					pin class (depth, pin class): (0 11), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 10
			
			
			Physical Block: type "memory_slice"  index 11  num_children 18
				Parent Block: type "mem_1024x18_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 10 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 11
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 11
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 11
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 11
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 11
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 11
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 11
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 11
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 11
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 11
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 11
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 11
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 11
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 11
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 11
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 11
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 11
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 11
				Pin 9 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 11
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr"
						Input edge outputs
						pin number 9 port_name "addr" parent type "memory_slice" parent index 11
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 11
					pin class (depth, pin class): (0 22), (1 23), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 11 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 11
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 11
					pin class (depth, pin class): (0 10), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 11
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 11
					pin class (depth, pin class): (0 11), (1 11), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 11 port_name "out" parent type "mem_1024x18_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 11
					pin class (depth, pin class): (0 11), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 11
			
			
			Physical Block: type "memory_slice"  index 12  num_children 18
				Parent Block: type "mem_1024x18_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 10 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 12
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 12
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 12
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 12
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 12
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 12
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 12
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 12
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 12
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 12
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 12
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 12
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 12
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 12
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 12
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 12
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 12
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 12
				Pin 9 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 12
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr"
						Input edge outputs
						pin number 9 port_name "addr" parent type "memory_slice" parent index 12
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 12
					pin class (depth, pin class): (0 23), (1 24), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 12 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 12
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 12
					pin class (depth, pin class): (0 10), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 12
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 12
					pin class (depth, pin class): (0 12), (1 12), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 12 port_name "out" parent type "mem_1024x18_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 12
					pin class (depth, pin class): (0 11), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 12
			
			
			Physical Block: type "memory_slice"  index 13  num_children 18
				Parent Block: type "mem_1024x18_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 10 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 13
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 13
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 13
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 13
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 13
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 13
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 13
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 13
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 13
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 13
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 13
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 13
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 13
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 13
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 13
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 13
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 13
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 13
				Pin 9 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 13
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr"
						Input edge outputs
						pin number 9 port_name "addr" parent type "memory_slice" parent index 13
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 13
					pin class (depth, pin class): (0 24), (1 25), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 13 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 13
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 13
					pin class (depth, pin class): (0 10), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 13
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 13
					pin class (depth, pin class): (0 13), (1 13), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 13 port_name "out" parent type "mem_1024x18_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 13
					pin class (depth, pin class): (0 11), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 13
			
			
			Physical Block: type "memory_slice"  index 14  num_children 18
				Parent Block: type "mem_1024x18_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 10 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 14
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 14
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 14
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 14
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 14
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 14
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 14
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 14
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 14
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 14
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 14
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 14
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 14
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 14
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 14
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 14
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 14
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 14
				Pin 9 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 14
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr"
						Input edge outputs
						pin number 9 port_name "addr" parent type "memory_slice" parent index 14
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 14
					pin class (depth, pin class): (0 25), (1 26), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 14 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 14
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 14
					pin class (depth, pin class): (0 10), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 14
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 14
					pin class (depth, pin class): (0 14), (1 14), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 14 port_name "out" parent type "mem_1024x18_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 14
					pin class (depth, pin class): (0 11), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 14
			
			
			Physical Block: type "memory_slice"  index 15  num_children 18
				Parent Block: type "mem_1024x18_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 10 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 15
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 15
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 15
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 15
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 15
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 15
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 15
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 15
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 15
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 15
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 15
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 15
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 15
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 15
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 15
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 15
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 15
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 15
				Pin 9 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 15
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr"
						Input edge outputs
						pin number 9 port_name "addr" parent type "memory_slice" parent index 15
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 15
					pin class (depth, pin class): (0 26), (1 27), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 15 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 15
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 15
					pin class (depth, pin class): (0 10), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 15
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 15
					pin class (depth, pin class): (0 15), (1 15), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 15 port_name "out" parent type "mem_1024x18_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 15
					pin class (depth, pin class): (0 11), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 15
			
			
			Physical Block: type "memory_slice"  index 16  num_children 18
				Parent Block: type "mem_1024x18_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 10 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 16
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 16
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 16
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 16
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 16
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 16
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 16
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 16
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 16
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 16
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 16
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 16
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 16
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 16
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 16
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 16
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 16
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 16
				Pin 9 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 16
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr"
						Input edge outputs
						pin number 9 port_name "addr" parent type "memory_slice" parent index 16
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 16
					pin class (depth, pin class): (0 27), (1 28), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 16 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 16
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 16
					pin class (depth, pin class): (0 10), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 16
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 16
					pin class (depth, pin class): (0 16), (1 16), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 16 port_name "out" parent type "mem_1024x18_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 16
					pin class (depth, pin class): (0 11), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 16
			
			
			Physical Block: type "memory_slice"  index 17  num_children 18
				Parent Block: type "mem_1024x18_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 10 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 17
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 17
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 17
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 17
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 17
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 17
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 17
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 17
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 17
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 17
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 17
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 17
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 17
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 17
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 17
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 17
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 17
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 17
				Pin 9 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 17
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr"
						Input edge outputs
						pin number 9 port_name "addr" parent type "memory_slice" parent index 17
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 17
					pin class (depth, pin class): (0 28), (1 29), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 17 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 17
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 17
					pin class (depth, pin class): (0 10), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 17
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 17
					pin class (depth, pin class): (0 17), (1 17), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 17 port_name "out" parent type "mem_1024x18_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 17
					pin class (depth, pin class): (0 11), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 17
			
			
		Physical Block: type "mem_2048x9_sp"  index 0  num_children 1
			Parent Block: type "memory" index 0 
		Input Ports: total ports 3
				Port "addr": num_pins 11 type 0 parent name "mem_2048x9_sp"
			Pin 0 port name "addr" num input edges 1 num output edges 9 parent type "mem_2048x9_sp" parent index 0
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "addr1"
					Input edge outputs
					pin number 0 port_name "addr" parent type "mem_2048x9_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 8
			Pin 1 port name "addr" num input edges 1 num output edges 9 parent type "mem_2048x9_sp" parent index 0
				pin class 1 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "addr1"
					Input edge outputs
					pin number 1 port_name "addr" parent type "mem_2048x9_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 8
			Pin 2 port name "addr" num input edges 1 num output edges 9 parent type "mem_2048x9_sp" parent index 0
				pin class 2 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "addr1"
					Input edge outputs
					pin number 2 port_name "addr" parent type "mem_2048x9_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 8
			Pin 3 port name "addr" num input edges 1 num output edges 9 parent type "mem_2048x9_sp" parent index 0
				pin class 3 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "addr1"
					Input edge outputs
					pin number 3 port_name "addr" parent type "mem_2048x9_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 8
			Pin 4 port name "addr" num input edges 1 num output edges 9 parent type "mem_2048x9_sp" parent index 0
				pin class 4 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "addr1"
					Input edge outputs
					pin number 4 port_name "addr" parent type "mem_2048x9_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 8
			Pin 5 port name "addr" num input edges 1 num output edges 9 parent type "mem_2048x9_sp" parent index 0
				pin class 5 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "addr1"
					Input edge outputs
					pin number 5 port_name "addr" parent type "mem_2048x9_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 8
			Pin 6 port name "addr" num input edges 1 num output edges 9 parent type "mem_2048x9_sp" parent index 0
				pin class 6 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "addr1"
					Input edge outputs
					pin number 6 port_name "addr" parent type "mem_2048x9_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 8
			Pin 7 port name "addr" num input edges 1 num output edges 9 parent type "mem_2048x9_sp" parent index 0
				pin class 7 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "addr1"
					Input edge outputs
					pin number 7 port_name "addr" parent type "mem_2048x9_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 8
			Pin 8 port name "addr" num input edges 1 num output edges 9 parent type "mem_2048x9_sp" parent index 0
				pin class 8 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "addr1"
					Input edge outputs
					pin number 8 port_name "addr" parent type "mem_2048x9_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 8
			Pin 9 port name "addr" num input edges 1 num output edges 9 parent type "mem_2048x9_sp" parent index 0
				pin class 9 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "addr1"
					Input edge outputs
					pin number 9 port_name "addr" parent type "mem_2048x9_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr"
					Output edge outputs
					pin number 9 port_name "addr" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr"
					Output edge outputs
					pin number 9 port_name "addr" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr"
					Output edge outputs
					pin number 9 port_name "addr" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr"
					Output edge outputs
					pin number 9 port_name "addr" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr"
					Output edge outputs
					pin number 9 port_name "addr" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr"
					Output edge outputs
					pin number 9 port_name "addr" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr"
					Output edge outputs
					pin number 9 port_name "addr" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr"
					Output edge outputs
					pin number 9 port_name "addr" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr"
					Output edge outputs
					pin number 9 port_name "addr" parent type "memory_slice" parent index 8
			Pin 10 port name "addr" num input edges 1 num output edges 9 parent type "mem_2048x9_sp" parent index 0
				pin class 10 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "addr1"
					Input edge outputs
					pin number 10 port_name "addr" parent type "mem_2048x9_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "addr"
					Output edge outputs
					pin number 10 port_name "addr" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "addr"
					Output edge outputs
					pin number 10 port_name "addr" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "addr"
					Output edge outputs
					pin number 10 port_name "addr" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "addr"
					Output edge outputs
					pin number 10 port_name "addr" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "addr"
					Output edge outputs
					pin number 10 port_name "addr" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "addr"
					Output edge outputs
					pin number 10 port_name "addr" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "addr"
					Output edge outputs
					pin number 10 port_name "addr" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "addr"
					Output edge outputs
					pin number 10 port_name "addr" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "addr"
					Output edge outputs
					pin number 10 port_name "addr" parent type "memory_slice" parent index 8
		Port "data": num_pins 9 type 0 parent name "mem_2048x9_sp"
			Pin 0 port name "data" num input edges 1 num output edges 1 parent type "mem_2048x9_sp" parent index 0
				pin class 11 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "data"
					Input edge outputs
					pin number 0 port_name "data" parent type "mem_2048x9_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 0
			Pin 1 port name "data" num input edges 1 num output edges 1 parent type "mem_2048x9_sp" parent index 0
				pin class 14 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "data"
					Input edge outputs
					pin number 1 port_name "data" parent type "mem_2048x9_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 1
			Pin 2 port name "data" num input edges 1 num output edges 1 parent type "mem_2048x9_sp" parent index 0
				pin class 15 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "data"
					Input edge outputs
					pin number 2 port_name "data" parent type "mem_2048x9_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 2
			Pin 3 port name "data" num input edges 1 num output edges 1 parent type "mem_2048x9_sp" parent index 0
				pin class 16 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "data"
					Input edge outputs
					pin number 3 port_name "data" parent type "mem_2048x9_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 3
			Pin 4 port name "data" num input edges 1 num output edges 1 parent type "mem_2048x9_sp" parent index 0
				pin class 17 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "data"
					Input edge outputs
					pin number 4 port_name "data" parent type "mem_2048x9_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 4
			Pin 5 port name "data" num input edges 1 num output edges 1 parent type "mem_2048x9_sp" parent index 0
				pin class 18 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "data"
					Input edge outputs
					pin number 5 port_name "data" parent type "mem_2048x9_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 5
			Pin 6 port name "data" num input edges 1 num output edges 1 parent type "mem_2048x9_sp" parent index 0
				pin class 19 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "data"
					Input edge outputs
					pin number 6 port_name "data" parent type "mem_2048x9_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 6
			Pin 7 port name "data" num input edges 1 num output edges 1 parent type "mem_2048x9_sp" parent index 0
				pin class 20 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "data"
					Input edge outputs
					pin number 7 port_name "data" parent type "mem_2048x9_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 7
			Pin 8 port name "data" num input edges 1 num output edges 1 parent type "mem_2048x9_sp" parent index 0
				pin class 21 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "data"
					Input edge outputs
					pin number 8 port_name "data" parent type "mem_2048x9_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 8
		Port "we": num_pins 1 type 0 parent name "mem_2048x9_sp"
			Pin 0 port name "we" num input edges 1 num output edges 9 parent type "mem_2048x9_sp" parent index 0
				pin class 12 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "we1"
					Input edge outputs
					pin number 0 port_name "we" parent type "mem_2048x9_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 8
		Output Ports: total ports 1
				Port "out": num_pins 9 type 1 parent name "mem_2048x9_sp"
			Pin 0 port name "out" num input edges 1 num output edges 1 parent type "mem_2048x9_sp" parent index 0
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "out" parent type "mem_2048x9_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "out" parent type "memory" parent index 0
			Pin 1 port name "out" num input edges 1 num output edges 1 parent type "mem_2048x9_sp" parent index 0
				pin class 1 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "out" parent type "mem_2048x9_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "out"
					Output edge outputs
					pin number 1 port_name "out" parent type "memory" parent index 0
			Pin 2 port name "out" num input edges 1 num output edges 1 parent type "mem_2048x9_sp" parent index 0
				pin class 2 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "out" parent type "mem_2048x9_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "out"
					Output edge outputs
					pin number 2 port_name "out" parent type "memory" parent index 0
			Pin 3 port name "out" num input edges 1 num output edges 1 parent type "mem_2048x9_sp" parent index 0
				pin class 3 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "out" parent type "mem_2048x9_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "out"
					Output edge outputs
					pin number 3 port_name "out" parent type "memory" parent index 0
			Pin 4 port name "out" num input edges 1 num output edges 1 parent type "mem_2048x9_sp" parent index 0
				pin class 4 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 4 port_name "out" parent type "mem_2048x9_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "out"
					Output edge outputs
					pin number 4 port_name "out" parent type "memory" parent index 0
			Pin 5 port name "out" num input edges 1 num output edges 1 parent type "mem_2048x9_sp" parent index 0
				pin class 5 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 5 port_name "out" parent type "mem_2048x9_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "out"
					Output edge outputs
					pin number 5 port_name "out" parent type "memory" parent index 0
			Pin 6 port name "out" num input edges 1 num output edges 1 parent type "mem_2048x9_sp" parent index 0
				pin class 6 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 6 port_name "out" parent type "mem_2048x9_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "out"
					Output edge outputs
					pin number 6 port_name "out" parent type "memory" parent index 0
			Pin 7 port name "out" num input edges 1 num output edges 1 parent type "mem_2048x9_sp" parent index 0
				pin class 7 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 7 port_name "out" parent type "mem_2048x9_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "out"
					Output edge outputs
					pin number 7 port_name "out" parent type "memory" parent index 0
			Pin 8 port name "out" num input edges 1 num output edges 1 parent type "mem_2048x9_sp" parent index 0
				pin class 8 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 8 port_name "out" parent type "mem_2048x9_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "out"
					Output edge outputs
					pin number 8 port_name "out" parent type "memory" parent index 0
		Clock Ports: total ports 1
				Port "clk": num_pins 1 type 0 parent name "mem_2048x9_sp"
			Pin 0 port name "clk" num input edges 1 num output edges 9 parent type "mem_2048x9_sp" parent index 0
				pin class 13 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "clk"
					Input edge outputs
					pin number 0 port_name "clk" parent type "mem_2048x9_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 8
		Input class 0: 1 pins, Input class 1: 1 pins, Input class 2: 1 pins, Input class 3: 1 pins, Input class 4: 1 pins, Input class 5: 1 pins, Input class 6: 1 pins, Input class 7: 1 pins, Input class 8: 1 pins, Input class 9: 1 pins, Input class 10: 1 pins, Input class 11: 1 pins, Input class 12: 1 pins, Input class 13: 1 pins, Input class 14: 1 pins, Input class 15: 1 pins, Input class 16: 1 pins, Input class 17: 1 pins, Input class 18: 1 pins, Input class 19: 1 pins, Input class 20: 1 pins, Input class 21: 1 pins, Input class 22: 0 pins, 
		Output class 0: 1 pins, Output class 1: 1 pins, Output class 2: 1 pins, Output class 3: 1 pins, Output class 4: 1 pins, Output class 5: 1 pins, Output class 6: 1 pins, Output class 7: 1 pins, Output class 8: 1 pins, Output class 9: 0 pins, 
		Children:
			Physical Block: type "memory_slice"  index 0  num_children 9
				Parent Block: type "mem_2048x9_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 11 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 0
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 0
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 0
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 0
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 0
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 0
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 0
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 0
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 0
				Pin 9 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr"
						Input edge outputs
						pin number 9 port_name "addr" parent type "memory_slice" parent index 0
				Pin 10 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 48), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "addr"
						Input edge outputs
						pin number 10 port_name "addr" parent type "memory_slice" parent index 0
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 9), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 0
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 10), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 0
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 0), (1 0), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 0 port_name "out" parent type "mem_2048x9_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 11), (1 13), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 0
			
			
			Physical Block: type "memory_slice"  index 1  num_children 9
				Parent Block: type "mem_2048x9_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 11 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 1
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 1
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 1
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 1
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 1
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 1
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 1
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 1
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 1
				Pin 9 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr"
						Input edge outputs
						pin number 9 port_name "addr" parent type "memory_slice" parent index 1
				Pin 10 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 48), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "addr"
						Input edge outputs
						pin number 10 port_name "addr" parent type "memory_slice" parent index 1
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 12), (1 14), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 1
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 10), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 1
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 1), (1 1), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 1 port_name "out" parent type "mem_2048x9_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 11), (1 13), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 1
			
			
			Physical Block: type "memory_slice"  index 2  num_children 9
				Parent Block: type "mem_2048x9_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 11 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 2
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 2
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 2
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 2
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 2
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 2
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 2
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 2
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 2
				Pin 9 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr"
						Input edge outputs
						pin number 9 port_name "addr" parent type "memory_slice" parent index 2
				Pin 10 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 48), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "addr"
						Input edge outputs
						pin number 10 port_name "addr" parent type "memory_slice" parent index 2
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 13), (1 15), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 2
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 10), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 2
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 2), (1 2), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 2 port_name "out" parent type "mem_2048x9_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 11), (1 13), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 2
			
			
			Physical Block: type "memory_slice"  index 3  num_children 9
				Parent Block: type "mem_2048x9_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 11 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 3
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 3
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 3
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 3
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 3
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 3
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 3
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 3
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 3
				Pin 9 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr"
						Input edge outputs
						pin number 9 port_name "addr" parent type "memory_slice" parent index 3
				Pin 10 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 48), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "addr"
						Input edge outputs
						pin number 10 port_name "addr" parent type "memory_slice" parent index 3
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 14), (1 16), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 3
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 10), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 3
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 3), (1 3), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 3 port_name "out" parent type "mem_2048x9_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 11), (1 13), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 3
			
			
			Physical Block: type "memory_slice"  index 4  num_children 9
				Parent Block: type "mem_2048x9_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 11 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 4
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 4
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 4
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 4
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 4
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 4
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 4
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 4
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 4
				Pin 9 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr"
						Input edge outputs
						pin number 9 port_name "addr" parent type "memory_slice" parent index 4
				Pin 10 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 48), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "addr"
						Input edge outputs
						pin number 10 port_name "addr" parent type "memory_slice" parent index 4
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 15), (1 17), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 4
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 10), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 4
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 4), (1 4), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 4 port_name "out" parent type "mem_2048x9_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 11), (1 13), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 4
			
			
			Physical Block: type "memory_slice"  index 5  num_children 9
				Parent Block: type "mem_2048x9_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 11 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 5
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 5
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 5
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 5
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 5
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 5
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 5
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 5
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 5
				Pin 9 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr"
						Input edge outputs
						pin number 9 port_name "addr" parent type "memory_slice" parent index 5
				Pin 10 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 48), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "addr"
						Input edge outputs
						pin number 10 port_name "addr" parent type "memory_slice" parent index 5
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 16), (1 18), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 5
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 10), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 5
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 5), (1 5), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 5 port_name "out" parent type "mem_2048x9_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 11), (1 13), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 5
			
			
			Physical Block: type "memory_slice"  index 6  num_children 9
				Parent Block: type "mem_2048x9_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 11 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 6
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 6
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 6
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 6
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 6
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 6
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 6
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 6
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 6
				Pin 9 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr"
						Input edge outputs
						pin number 9 port_name "addr" parent type "memory_slice" parent index 6
				Pin 10 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 48), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "addr"
						Input edge outputs
						pin number 10 port_name "addr" parent type "memory_slice" parent index 6
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 17), (1 19), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 6
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 10), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 6
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 6), (1 6), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 6 port_name "out" parent type "mem_2048x9_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 11), (1 13), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 6
			
			
			Physical Block: type "memory_slice"  index 7  num_children 9
				Parent Block: type "mem_2048x9_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 11 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 7
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 7
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 7
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 7
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 7
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 7
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 7
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 7
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 7
				Pin 9 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr"
						Input edge outputs
						pin number 9 port_name "addr" parent type "memory_slice" parent index 7
				Pin 10 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 48), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "addr"
						Input edge outputs
						pin number 10 port_name "addr" parent type "memory_slice" parent index 7
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 18), (1 20), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 7
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 10), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 7
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 7), (1 7), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 7 port_name "out" parent type "mem_2048x9_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 11), (1 13), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 7
			
			
			Physical Block: type "memory_slice"  index 8  num_children 9
				Parent Block: type "mem_2048x9_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 11 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 8
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 8
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 8
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 8
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 8
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 8
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 8
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 8
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 8
				Pin 9 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr"
						Input edge outputs
						pin number 9 port_name "addr" parent type "memory_slice" parent index 8
				Pin 10 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 48), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "addr"
						Input edge outputs
						pin number 10 port_name "addr" parent type "memory_slice" parent index 8
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 19), (1 21), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 8
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 10), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 8
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 8), (1 8), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 8 port_name "out" parent type "mem_2048x9_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 11), (1 13), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 8
			
			
		Physical Block: type "mem_4096x4_sp"  index 0  num_children 1
			Parent Block: type "memory" index 0 
		Input Ports: total ports 3
				Port "addr": num_pins 12 type 0 parent name "mem_4096x4_sp"
			Pin 0 port name "addr" num input edges 1 num output edges 4 parent type "mem_4096x4_sp" parent index 0
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "addr1"
					Input edge outputs
					pin number 0 port_name "addr" parent type "mem_4096x4_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 3
			Pin 1 port name "addr" num input edges 1 num output edges 4 parent type "mem_4096x4_sp" parent index 0
				pin class 1 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "addr1"
					Input edge outputs
					pin number 1 port_name "addr" parent type "mem_4096x4_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 3
			Pin 2 port name "addr" num input edges 1 num output edges 4 parent type "mem_4096x4_sp" parent index 0
				pin class 2 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "addr1"
					Input edge outputs
					pin number 2 port_name "addr" parent type "mem_4096x4_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 3
			Pin 3 port name "addr" num input edges 1 num output edges 4 parent type "mem_4096x4_sp" parent index 0
				pin class 3 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "addr1"
					Input edge outputs
					pin number 3 port_name "addr" parent type "mem_4096x4_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 3
			Pin 4 port name "addr" num input edges 1 num output edges 4 parent type "mem_4096x4_sp" parent index 0
				pin class 4 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "addr1"
					Input edge outputs
					pin number 4 port_name "addr" parent type "mem_4096x4_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 3
			Pin 5 port name "addr" num input edges 1 num output edges 4 parent type "mem_4096x4_sp" parent index 0
				pin class 5 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "addr1"
					Input edge outputs
					pin number 5 port_name "addr" parent type "mem_4096x4_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 3
			Pin 6 port name "addr" num input edges 1 num output edges 4 parent type "mem_4096x4_sp" parent index 0
				pin class 6 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "addr1"
					Input edge outputs
					pin number 6 port_name "addr" parent type "mem_4096x4_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 3
			Pin 7 port name "addr" num input edges 1 num output edges 4 parent type "mem_4096x4_sp" parent index 0
				pin class 7 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "addr1"
					Input edge outputs
					pin number 7 port_name "addr" parent type "mem_4096x4_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 3
			Pin 8 port name "addr" num input edges 1 num output edges 4 parent type "mem_4096x4_sp" parent index 0
				pin class 8 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "addr1"
					Input edge outputs
					pin number 8 port_name "addr" parent type "mem_4096x4_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 3
			Pin 9 port name "addr" num input edges 1 num output edges 4 parent type "mem_4096x4_sp" parent index 0
				pin class 9 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "addr1"
					Input edge outputs
					pin number 9 port_name "addr" parent type "mem_4096x4_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr"
					Output edge outputs
					pin number 9 port_name "addr" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr"
					Output edge outputs
					pin number 9 port_name "addr" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr"
					Output edge outputs
					pin number 9 port_name "addr" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr"
					Output edge outputs
					pin number 9 port_name "addr" parent type "memory_slice" parent index 3
			Pin 10 port name "addr" num input edges 1 num output edges 4 parent type "mem_4096x4_sp" parent index 0
				pin class 10 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "addr1"
					Input edge outputs
					pin number 10 port_name "addr" parent type "mem_4096x4_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "addr"
					Output edge outputs
					pin number 10 port_name "addr" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "addr"
					Output edge outputs
					pin number 10 port_name "addr" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "addr"
					Output edge outputs
					pin number 10 port_name "addr" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "addr"
					Output edge outputs
					pin number 10 port_name "addr" parent type "memory_slice" parent index 3
			Pin 11 port name "addr" num input edges 1 num output edges 4 parent type "mem_4096x4_sp" parent index 0
				pin class 11 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "addr1"
					Input edge outputs
					pin number 11 port_name "addr" parent type "mem_4096x4_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 11 port_name "addr"
					Output edge outputs
					pin number 11 port_name "addr" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 11 port_name "addr"
					Output edge outputs
					pin number 11 port_name "addr" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 11 port_name "addr"
					Output edge outputs
					pin number 11 port_name "addr" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 11 port_name "addr"
					Output edge outputs
					pin number 11 port_name "addr" parent type "memory_slice" parent index 3
		Port "data": num_pins 4 type 0 parent name "mem_4096x4_sp"
			Pin 0 port name "data" num input edges 1 num output edges 1 parent type "mem_4096x4_sp" parent index 0
				pin class 12 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "data"
					Input edge outputs
					pin number 0 port_name "data" parent type "mem_4096x4_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 0
			Pin 1 port name "data" num input edges 1 num output edges 1 parent type "mem_4096x4_sp" parent index 0
				pin class 15 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "data"
					Input edge outputs
					pin number 1 port_name "data" parent type "mem_4096x4_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 1
			Pin 2 port name "data" num input edges 1 num output edges 1 parent type "mem_4096x4_sp" parent index 0
				pin class 16 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "data"
					Input edge outputs
					pin number 2 port_name "data" parent type "mem_4096x4_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 2
			Pin 3 port name "data" num input edges 1 num output edges 1 parent type "mem_4096x4_sp" parent index 0
				pin class 17 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "data"
					Input edge outputs
					pin number 3 port_name "data" parent type "mem_4096x4_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 3
		Port "we": num_pins 1 type 0 parent name "mem_4096x4_sp"
			Pin 0 port name "we" num input edges 1 num output edges 4 parent type "mem_4096x4_sp" parent index 0
				pin class 13 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "we1"
					Input edge outputs
					pin number 0 port_name "we" parent type "mem_4096x4_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 3
		Output Ports: total ports 1
				Port "out": num_pins 4 type 1 parent name "mem_4096x4_sp"
			Pin 0 port name "out" num input edges 1 num output edges 1 parent type "mem_4096x4_sp" parent index 0
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "out" parent type "mem_4096x4_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "out" parent type "memory" parent index 0
			Pin 1 port name "out" num input edges 1 num output edges 1 parent type "mem_4096x4_sp" parent index 0
				pin class 1 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "out" parent type "mem_4096x4_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "out"
					Output edge outputs
					pin number 1 port_name "out" parent type "memory" parent index 0
			Pin 2 port name "out" num input edges 1 num output edges 1 parent type "mem_4096x4_sp" parent index 0
				pin class 2 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 2 port_name "out" parent type "mem_4096x4_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "out"
					Output edge outputs
					pin number 2 port_name "out" parent type "memory" parent index 0
			Pin 3 port name "out" num input edges 1 num output edges 1 parent type "mem_4096x4_sp" parent index 0
				pin class 3 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 3 port_name "out" parent type "mem_4096x4_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "out"
					Output edge outputs
					pin number 3 port_name "out" parent type "memory" parent index 0
		Clock Ports: total ports 1
				Port "clk": num_pins 1 type 0 parent name "mem_4096x4_sp"
			Pin 0 port name "clk" num input edges 1 num output edges 4 parent type "mem_4096x4_sp" parent index 0
				pin class 14 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "clk"
					Input edge outputs
					pin number 0 port_name "clk" parent type "mem_4096x4_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 3
		Input class 0: 1 pins, Input class 1: 1 pins, Input class 2: 1 pins, Input class 3: 1 pins, Input class 4: 1 pins, Input class 5: 1 pins, Input class 6: 1 pins, Input class 7: 1 pins, Input class 8: 1 pins, Input class 9: 1 pins, Input class 10: 1 pins, Input class 11: 1 pins, Input class 12: 1 pins, Input class 13: 1 pins, Input class 14: 1 pins, Input class 15: 1 pins, Input class 16: 1 pins, Input class 17: 1 pins, Input class 18: 0 pins, 
		Output class 0: 1 pins, Output class 1: 1 pins, Output class 2: 1 pins, Output class 3: 1 pins, Output class 4: 0 pins, 
		Children:
			Physical Block: type "memory_slice"  index 0  num_children 4
				Parent Block: type "mem_4096x4_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 12 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 0
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 0
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 0
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 0
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 0
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 0
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 0
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 0
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 0
				Pin 9 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr"
						Input edge outputs
						pin number 9 port_name "addr" parent type "memory_slice" parent index 0
				Pin 10 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 48), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "addr"
						Input edge outputs
						pin number 10 port_name "addr" parent type "memory_slice" parent index 0
				Pin 11 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 49), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 11 port_name "addr"
						Input edge outputs
						pin number 11 port_name "addr" parent type "memory_slice" parent index 0
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 9), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 0
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 10), (1 13), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 0
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 0), (1 0), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 0 port_name "out" parent type "mem_4096x4_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 11), (1 14), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 0
			
			
			Physical Block: type "memory_slice"  index 1  num_children 4
				Parent Block: type "mem_4096x4_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 12 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 1
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 1
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 1
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 1
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 1
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 1
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 1
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 1
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 1
				Pin 9 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr"
						Input edge outputs
						pin number 9 port_name "addr" parent type "memory_slice" parent index 1
				Pin 10 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 48), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "addr"
						Input edge outputs
						pin number 10 port_name "addr" parent type "memory_slice" parent index 1
				Pin 11 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 49), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 11 port_name "addr"
						Input edge outputs
						pin number 11 port_name "addr" parent type "memory_slice" parent index 1
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 12), (1 15), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 1
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 10), (1 13), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 1
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 1), (1 1), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 1 port_name "out" parent type "mem_4096x4_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 11), (1 14), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 1
			
			
			Physical Block: type "memory_slice"  index 2  num_children 4
				Parent Block: type "mem_4096x4_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 12 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 2
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 2
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 2
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 2
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 2
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 2
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 2
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 2
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 2
				Pin 9 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr"
						Input edge outputs
						pin number 9 port_name "addr" parent type "memory_slice" parent index 2
				Pin 10 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 48), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "addr"
						Input edge outputs
						pin number 10 port_name "addr" parent type "memory_slice" parent index 2
				Pin 11 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 49), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 11 port_name "addr"
						Input edge outputs
						pin number 11 port_name "addr" parent type "memory_slice" parent index 2
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 13), (1 16), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 2
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 10), (1 13), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 2
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 2), (1 2), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 2 port_name "out" parent type "mem_4096x4_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 11), (1 14), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 2
			
			
			Physical Block: type "memory_slice"  index 3  num_children 4
				Parent Block: type "mem_4096x4_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 12 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 3
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 3
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 3
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 3
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 3
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 3
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 3
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 3
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 3
				Pin 9 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr"
						Input edge outputs
						pin number 9 port_name "addr" parent type "memory_slice" parent index 3
				Pin 10 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 48), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "addr"
						Input edge outputs
						pin number 10 port_name "addr" parent type "memory_slice" parent index 3
				Pin 11 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 49), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 11 port_name "addr"
						Input edge outputs
						pin number 11 port_name "addr" parent type "memory_slice" parent index 3
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 14), (1 17), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 3
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 10), (1 13), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 3
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 3), (1 3), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 3 port_name "out" parent type "mem_4096x4_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 11), (1 14), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 3
			
			
		Physical Block: type "mem_8192x2_sp"  index 0  num_children 1
			Parent Block: type "memory" index 0 
		Input Ports: total ports 3
				Port "addr": num_pins 13 type 0 parent name "mem_8192x2_sp"
			Pin 0 port name "addr" num input edges 1 num output edges 2 parent type "mem_8192x2_sp" parent index 0
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "addr1"
					Input edge outputs
					pin number 0 port_name "addr" parent type "mem_8192x2_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 1
			Pin 1 port name "addr" num input edges 1 num output edges 2 parent type "mem_8192x2_sp" parent index 0
				pin class 1 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "addr1"
					Input edge outputs
					pin number 1 port_name "addr" parent type "mem_8192x2_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 1
			Pin 2 port name "addr" num input edges 1 num output edges 2 parent type "mem_8192x2_sp" parent index 0
				pin class 2 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "addr1"
					Input edge outputs
					pin number 2 port_name "addr" parent type "mem_8192x2_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 1
			Pin 3 port name "addr" num input edges 1 num output edges 2 parent type "mem_8192x2_sp" parent index 0
				pin class 3 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "addr1"
					Input edge outputs
					pin number 3 port_name "addr" parent type "mem_8192x2_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 1
			Pin 4 port name "addr" num input edges 1 num output edges 2 parent type "mem_8192x2_sp" parent index 0
				pin class 4 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "addr1"
					Input edge outputs
					pin number 4 port_name "addr" parent type "mem_8192x2_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 1
			Pin 5 port name "addr" num input edges 1 num output edges 2 parent type "mem_8192x2_sp" parent index 0
				pin class 5 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "addr1"
					Input edge outputs
					pin number 5 port_name "addr" parent type "mem_8192x2_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 1
			Pin 6 port name "addr" num input edges 1 num output edges 2 parent type "mem_8192x2_sp" parent index 0
				pin class 6 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "addr1"
					Input edge outputs
					pin number 6 port_name "addr" parent type "mem_8192x2_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 1
			Pin 7 port name "addr" num input edges 1 num output edges 2 parent type "mem_8192x2_sp" parent index 0
				pin class 7 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "addr1"
					Input edge outputs
					pin number 7 port_name "addr" parent type "mem_8192x2_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 1
			Pin 8 port name "addr" num input edges 1 num output edges 2 parent type "mem_8192x2_sp" parent index 0
				pin class 8 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "addr1"
					Input edge outputs
					pin number 8 port_name "addr" parent type "mem_8192x2_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 1
			Pin 9 port name "addr" num input edges 1 num output edges 2 parent type "mem_8192x2_sp" parent index 0
				pin class 9 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "addr1"
					Input edge outputs
					pin number 9 port_name "addr" parent type "mem_8192x2_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr"
					Output edge outputs
					pin number 9 port_name "addr" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr"
					Output edge outputs
					pin number 9 port_name "addr" parent type "memory_slice" parent index 1
			Pin 10 port name "addr" num input edges 1 num output edges 2 parent type "mem_8192x2_sp" parent index 0
				pin class 10 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "addr1"
					Input edge outputs
					pin number 10 port_name "addr" parent type "mem_8192x2_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "addr"
					Output edge outputs
					pin number 10 port_name "addr" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "addr"
					Output edge outputs
					pin number 10 port_name "addr" parent type "memory_slice" parent index 1
			Pin 11 port name "addr" num input edges 1 num output edges 2 parent type "mem_8192x2_sp" parent index 0
				pin class 11 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "addr1"
					Input edge outputs
					pin number 11 port_name "addr" parent type "mem_8192x2_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 11 port_name "addr"
					Output edge outputs
					pin number 11 port_name "addr" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 11 port_name "addr"
					Output edge outputs
					pin number 11 port_name "addr" parent type "memory_slice" parent index 1
			Pin 12 port name "addr" num input edges 1 num output edges 2 parent type "mem_8192x2_sp" parent index 0
				pin class 12 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "addr1"
					Input edge outputs
					pin number 12 port_name "addr" parent type "mem_8192x2_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 12 port_name "addr"
					Output edge outputs
					pin number 12 port_name "addr" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 12 port_name "addr"
					Output edge outputs
					pin number 12 port_name "addr" parent type "memory_slice" parent index 1
		Port "data": num_pins 2 type 0 parent name "mem_8192x2_sp"
			Pin 0 port name "data" num input edges 1 num output edges 1 parent type "mem_8192x2_sp" parent index 0
				pin class 13 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "data"
					Input edge outputs
					pin number 0 port_name "data" parent type "mem_8192x2_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 0
			Pin 1 port name "data" num input edges 1 num output edges 1 parent type "mem_8192x2_sp" parent index 0
				pin class 16 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "data"
					Input edge outputs
					pin number 1 port_name "data" parent type "mem_8192x2_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 1
		Port "we": num_pins 1 type 0 parent name "mem_8192x2_sp"
			Pin 0 port name "we" num input edges 1 num output edges 2 parent type "mem_8192x2_sp" parent index 0
				pin class 14 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "we1"
					Input edge outputs
					pin number 0 port_name "we" parent type "mem_8192x2_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 1
		Output Ports: total ports 1
				Port "out": num_pins 2 type 1 parent name "mem_8192x2_sp"
			Pin 0 port name "out" num input edges 1 num output edges 1 parent type "mem_8192x2_sp" parent index 0
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "out" parent type "mem_8192x2_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "out" parent type "memory" parent index 0
			Pin 1 port name "out" num input edges 1 num output edges 1 parent type "mem_8192x2_sp" parent index 0
				pin class 1 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 1 port_name "out" parent type "mem_8192x2_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "out"
					Output edge outputs
					pin number 1 port_name "out" parent type "memory" parent index 0
		Clock Ports: total ports 1
				Port "clk": num_pins 1 type 0 parent name "mem_8192x2_sp"
			Pin 0 port name "clk" num input edges 1 num output edges 2 parent type "mem_8192x2_sp" parent index 0
				pin class 15 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "clk"
					Input edge outputs
					pin number 0 port_name "clk" parent type "mem_8192x2_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 1
		Input class 0: 1 pins, Input class 1: 1 pins, Input class 2: 1 pins, Input class 3: 1 pins, Input class 4: 1 pins, Input class 5: 1 pins, Input class 6: 1 pins, Input class 7: 1 pins, Input class 8: 1 pins, Input class 9: 1 pins, Input class 10: 1 pins, Input class 11: 1 pins, Input class 12: 1 pins, Input class 13: 1 pins, Input class 14: 1 pins, Input class 15: 1 pins, Input class 16: 1 pins, Input class 17: 0 pins, 
		Output class 0: 1 pins, Output class 1: 1 pins, Output class 2: 0 pins, 
		Children:
			Physical Block: type "memory_slice"  index 0  num_children 2
				Parent Block: type "mem_8192x2_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 13 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 0
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 0
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 0
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 0
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 0
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 0
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 0
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 0
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 0
				Pin 9 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr"
						Input edge outputs
						pin number 9 port_name "addr" parent type "memory_slice" parent index 0
				Pin 10 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 48), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "addr"
						Input edge outputs
						pin number 10 port_name "addr" parent type "memory_slice" parent index 0
				Pin 11 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 49), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 11 port_name "addr"
						Input edge outputs
						pin number 11 port_name "addr" parent type "memory_slice" parent index 0
				Pin 12 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 50), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 12 port_name "addr"
						Input edge outputs
						pin number 12 port_name "addr" parent type "memory_slice" parent index 0
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 9), (1 13), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 0
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 10), (1 14), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 0
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 0), (1 0), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 0 port_name "out" parent type "mem_8192x2_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 11), (1 15), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 0
			
			
			Physical Block: type "memory_slice"  index 1  num_children 2
				Parent Block: type "mem_8192x2_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 13 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 1
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 1
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 1
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 1
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 1
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 1
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 1
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 1
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 1
				Pin 9 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr"
						Input edge outputs
						pin number 9 port_name "addr" parent type "memory_slice" parent index 1
				Pin 10 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 48), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "addr"
						Input edge outputs
						pin number 10 port_name "addr" parent type "memory_slice" parent index 1
				Pin 11 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 49), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 11 port_name "addr"
						Input edge outputs
						pin number 11 port_name "addr" parent type "memory_slice" parent index 1
				Pin 12 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 50), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 12 port_name "addr"
						Input edge outputs
						pin number 12 port_name "addr" parent type "memory_slice" parent index 1
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 12), (1 16), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 1
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 10), (1 14), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 1
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 1), (1 1), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 1 port_name "out" parent type "mem_8192x2_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 11), (1 15), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 1
			
			
		Physical Block: type "mem_16384x1_sp"  index 0  num_children 1
			Parent Block: type "memory" index 0 
		Input Ports: total ports 3
				Port "addr": num_pins 14 type 0 parent name "mem_16384x1_sp"
			Pin 0 port name "addr" num input edges 1 num output edges 1 parent type "mem_16384x1_sp" parent index 0
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "addr1"
					Input edge outputs
					pin number 0 port_name "addr" parent type "mem_16384x1_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr"
					Output edge outputs
					pin number 0 port_name "addr" parent type "memory_slice" parent index 0
			Pin 1 port name "addr" num input edges 1 num output edges 1 parent type "mem_16384x1_sp" parent index 0
				pin class 1 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "addr1"
					Input edge outputs
					pin number 1 port_name "addr" parent type "mem_16384x1_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr"
					Output edge outputs
					pin number 1 port_name "addr" parent type "memory_slice" parent index 0
			Pin 2 port name "addr" num input edges 1 num output edges 1 parent type "mem_16384x1_sp" parent index 0
				pin class 2 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "addr1"
					Input edge outputs
					pin number 2 port_name "addr" parent type "mem_16384x1_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr"
					Output edge outputs
					pin number 2 port_name "addr" parent type "memory_slice" parent index 0
			Pin 3 port name "addr" num input edges 1 num output edges 1 parent type "mem_16384x1_sp" parent index 0
				pin class 3 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "addr1"
					Input edge outputs
					pin number 3 port_name "addr" parent type "mem_16384x1_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr"
					Output edge outputs
					pin number 3 port_name "addr" parent type "memory_slice" parent index 0
			Pin 4 port name "addr" num input edges 1 num output edges 1 parent type "mem_16384x1_sp" parent index 0
				pin class 4 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "addr1"
					Input edge outputs
					pin number 4 port_name "addr" parent type "mem_16384x1_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr"
					Output edge outputs
					pin number 4 port_name "addr" parent type "memory_slice" parent index 0
			Pin 5 port name "addr" num input edges 1 num output edges 1 parent type "mem_16384x1_sp" parent index 0
				pin class 5 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "addr1"
					Input edge outputs
					pin number 5 port_name "addr" parent type "mem_16384x1_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr"
					Output edge outputs
					pin number 5 port_name "addr" parent type "memory_slice" parent index 0
			Pin 6 port name "addr" num input edges 1 num output edges 1 parent type "mem_16384x1_sp" parent index 0
				pin class 6 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "addr1"
					Input edge outputs
					pin number 6 port_name "addr" parent type "mem_16384x1_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr"
					Output edge outputs
					pin number 6 port_name "addr" parent type "memory_slice" parent index 0
			Pin 7 port name "addr" num input edges 1 num output edges 1 parent type "mem_16384x1_sp" parent index 0
				pin class 7 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "addr1"
					Input edge outputs
					pin number 7 port_name "addr" parent type "mem_16384x1_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr"
					Output edge outputs
					pin number 7 port_name "addr" parent type "memory_slice" parent index 0
			Pin 8 port name "addr" num input edges 1 num output edges 1 parent type "mem_16384x1_sp" parent index 0
				pin class 8 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "addr1"
					Input edge outputs
					pin number 8 port_name "addr" parent type "mem_16384x1_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr"
					Output edge outputs
					pin number 8 port_name "addr" parent type "memory_slice" parent index 0
			Pin 9 port name "addr" num input edges 1 num output edges 1 parent type "mem_16384x1_sp" parent index 0
				pin class 9 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "addr1"
					Input edge outputs
					pin number 9 port_name "addr" parent type "mem_16384x1_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr"
					Output edge outputs
					pin number 9 port_name "addr" parent type "memory_slice" parent index 0
			Pin 10 port name "addr" num input edges 1 num output edges 1 parent type "mem_16384x1_sp" parent index 0
				pin class 10 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "addr1"
					Input edge outputs
					pin number 10 port_name "addr" parent type "mem_16384x1_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "addr"
					Output edge outputs
					pin number 10 port_name "addr" parent type "memory_slice" parent index 0
			Pin 11 port name "addr" num input edges 1 num output edges 1 parent type "mem_16384x1_sp" parent index 0
				pin class 11 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "addr1"
					Input edge outputs
					pin number 11 port_name "addr" parent type "mem_16384x1_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 11 port_name "addr"
					Output edge outputs
					pin number 11 port_name "addr" parent type "memory_slice" parent index 0
			Pin 12 port name "addr" num input edges 1 num output edges 1 parent type "mem_16384x1_sp" parent index 0
				pin class 12 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "addr1"
					Input edge outputs
					pin number 12 port_name "addr" parent type "mem_16384x1_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 12 port_name "addr"
					Output edge outputs
					pin number 12 port_name "addr" parent type "memory_slice" parent index 0
			Pin 13 port name "addr" num input edges 1 num output edges 1 parent type "mem_16384x1_sp" parent index 0
				pin class 13 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "addr1"
					Input edge outputs
					pin number 13 port_name "addr" parent type "mem_16384x1_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 13 port_name "addr"
					Output edge outputs
					pin number 13 port_name "addr" parent type "memory_slice" parent index 0
		Port "data": num_pins 1 type 0 parent name "mem_16384x1_sp"
			Pin 0 port name "data" num input edges 1 num output edges 1 parent type "mem_16384x1_sp" parent index 0
				pin class 14 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "data"
					Input edge outputs
					pin number 0 port_name "data" parent type "mem_16384x1_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "data"
					Output edge outputs
					pin number 0 port_name "data" parent type "memory_slice" parent index 0
		Port "we": num_pins 1 type 0 parent name "mem_16384x1_sp"
			Pin 0 port name "we" num input edges 1 num output edges 1 parent type "mem_16384x1_sp" parent index 0
				pin class 15 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "we1"
					Input edge outputs
					pin number 0 port_name "we" parent type "mem_16384x1_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we"
					Output edge outputs
					pin number 0 port_name "we" parent type "memory_slice" parent index 0
		Output Ports: total ports 1
				Port "out": num_pins 1 type 1 parent name "mem_16384x1_sp"
			Pin 0 port name "out" num input edges 1 num output edges 1 parent type "mem_16384x1_sp" parent index 0
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out"
					Input edge outputs
					pin number 0 port_name "out" parent type "mem_16384x1_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out"
					Output edge outputs
					pin number 0 port_name "out" parent type "memory" parent index 0
		Clock Ports: total ports 1
				Port "clk": num_pins 1 type 0 parent name "mem_16384x1_sp"
			Pin 0 port name "clk" num input edges 1 num output edges 1 parent type "mem_16384x1_sp" parent index 0
				pin class 16 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "clk"
					Input edge outputs
					pin number 0 port_name "clk" parent type "mem_16384x1_sp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 0
		Input class 0: 1 pins, Input class 1: 1 pins, Input class 2: 1 pins, Input class 3: 1 pins, Input class 4: 1 pins, Input class 5: 1 pins, Input class 6: 1 pins, Input class 7: 1 pins, Input class 8: 1 pins, Input class 9: 1 pins, Input class 10: 1 pins, Input class 11: 1 pins, Input class 12: 1 pins, Input class 13: 1 pins, Input class 14: 1 pins, Input class 15: 1 pins, Input class 16: 1 pins, Input class 17: 0 pins, 
		Output class 0: 1 pins, Output class 1: 0 pins, 
		Children:
			Physical Block: type "memory_slice"  index 0  num_children 1
				Parent Block: type "mem_16384x1_sp" index 0 
			Input Ports: total ports 3
						Port "addr": num_pins 14 type 0 parent name "memory_slice"
				Pin 0 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr"
						Input edge outputs
						pin number 0 port_name "addr" parent type "memory_slice" parent index 0
				Pin 1 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr"
						Input edge outputs
						pin number 1 port_name "addr" parent type "memory_slice" parent index 0
				Pin 2 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr"
						Input edge outputs
						pin number 2 port_name "addr" parent type "memory_slice" parent index 0
				Pin 3 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr"
						Input edge outputs
						pin number 3 port_name "addr" parent type "memory_slice" parent index 0
				Pin 4 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr"
						Input edge outputs
						pin number 4 port_name "addr" parent type "memory_slice" parent index 0
				Pin 5 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr"
						Input edge outputs
						pin number 5 port_name "addr" parent type "memory_slice" parent index 0
				Pin 6 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr"
						Input edge outputs
						pin number 6 port_name "addr" parent type "memory_slice" parent index 0
				Pin 7 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr"
						Input edge outputs
						pin number 7 port_name "addr" parent type "memory_slice" parent index 0
				Pin 8 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr"
						Input edge outputs
						pin number 8 port_name "addr" parent type "memory_slice" parent index 0
				Pin 9 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr"
						Input edge outputs
						pin number 9 port_name "addr" parent type "memory_slice" parent index 0
				Pin 10 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 48), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "addr"
						Input edge outputs
						pin number 10 port_name "addr" parent type "memory_slice" parent index 0
				Pin 11 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 49), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 11 port_name "addr"
						Input edge outputs
						pin number 11 port_name "addr" parent type "memory_slice" parent index 0
				Pin 12 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 50), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 12 port_name "addr"
						Input edge outputs
						pin number 12 port_name "addr" parent type "memory_slice" parent index 0
				Pin 13 port name "addr" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 51), (1 13), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 13 port_name "addr"
						Input edge outputs
						pin number 13 port_name "addr" parent type "memory_slice" parent index 0
			Port "data": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 9), (1 14), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "data"
						Input edge outputs
						pin number 0 port_name "data" parent type "memory_slice" parent index 0
			Port "we": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 10), (1 15), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we"
						Input edge outputs
						pin number 0 port_name "we" parent type "memory_slice" parent index 0
			Output Ports: total ports 1
						Port "out": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out" num input edges 0 num output edges 1 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 0), (1 0), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out"
						Output edge outputs
						pin number 0 port_name "out" parent type "mem_16384x1_sp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 11), (1 16), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 0
			
			
		Physical Block: type "mem_1024x18_dp"  index 0  num_children 1
			Parent Block: type "memory" index 0 
		Input Ports: total ports 6
				Port "addr1": num_pins 10 type 0 parent name "mem_1024x18_dp"
			Pin 0 port name "addr1" num input edges 1 num output edges 18 parent type "mem_1024x18_dp" parent index 0
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "addr1"
					Input edge outputs
					pin number 0 port_name "addr1" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr1"
					Output edge outputs
					pin number 0 port_name "addr1" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr1"
					Output edge outputs
					pin number 0 port_name "addr1" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr1"
					Output edge outputs
					pin number 0 port_name "addr1" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr1"
					Output edge outputs
					pin number 0 port_name "addr1" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr1"
					Output edge outputs
					pin number 0 port_name "addr1" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr1"
					Output edge outputs
					pin number 0 port_name "addr1" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr1"
					Output edge outputs
					pin number 0 port_name "addr1" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr1"
					Output edge outputs
					pin number 0 port_name "addr1" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr1"
					Output edge outputs
					pin number 0 port_name "addr1" parent type "memory_slice" parent index 8
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr1"
					Output edge outputs
					pin number 0 port_name "addr1" parent type "memory_slice" parent index 9
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr1"
					Output edge outputs
					pin number 0 port_name "addr1" parent type "memory_slice" parent index 10
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr1"
					Output edge outputs
					pin number 0 port_name "addr1" parent type "memory_slice" parent index 11
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr1"
					Output edge outputs
					pin number 0 port_name "addr1" parent type "memory_slice" parent index 12
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr1"
					Output edge outputs
					pin number 0 port_name "addr1" parent type "memory_slice" parent index 13
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr1"
					Output edge outputs
					pin number 0 port_name "addr1" parent type "memory_slice" parent index 14
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr1"
					Output edge outputs
					pin number 0 port_name "addr1" parent type "memory_slice" parent index 15
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr1"
					Output edge outputs
					pin number 0 port_name "addr1" parent type "memory_slice" parent index 16
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr1"
					Output edge outputs
					pin number 0 port_name "addr1" parent type "memory_slice" parent index 17
			Pin 1 port name "addr1" num input edges 1 num output edges 18 parent type "mem_1024x18_dp" parent index 0
				pin class 1 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "addr1"
					Input edge outputs
					pin number 1 port_name "addr1" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr1"
					Output edge outputs
					pin number 1 port_name "addr1" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr1"
					Output edge outputs
					pin number 1 port_name "addr1" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr1"
					Output edge outputs
					pin number 1 port_name "addr1" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr1"
					Output edge outputs
					pin number 1 port_name "addr1" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr1"
					Output edge outputs
					pin number 1 port_name "addr1" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr1"
					Output edge outputs
					pin number 1 port_name "addr1" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr1"
					Output edge outputs
					pin number 1 port_name "addr1" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr1"
					Output edge outputs
					pin number 1 port_name "addr1" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr1"
					Output edge outputs
					pin number 1 port_name "addr1" parent type "memory_slice" parent index 8
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr1"
					Output edge outputs
					pin number 1 port_name "addr1" parent type "memory_slice" parent index 9
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr1"
					Output edge outputs
					pin number 1 port_name "addr1" parent type "memory_slice" parent index 10
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr1"
					Output edge outputs
					pin number 1 port_name "addr1" parent type "memory_slice" parent index 11
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr1"
					Output edge outputs
					pin number 1 port_name "addr1" parent type "memory_slice" parent index 12
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr1"
					Output edge outputs
					pin number 1 port_name "addr1" parent type "memory_slice" parent index 13
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr1"
					Output edge outputs
					pin number 1 port_name "addr1" parent type "memory_slice" parent index 14
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr1"
					Output edge outputs
					pin number 1 port_name "addr1" parent type "memory_slice" parent index 15
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr1"
					Output edge outputs
					pin number 1 port_name "addr1" parent type "memory_slice" parent index 16
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr1"
					Output edge outputs
					pin number 1 port_name "addr1" parent type "memory_slice" parent index 17
			Pin 2 port name "addr1" num input edges 1 num output edges 18 parent type "mem_1024x18_dp" parent index 0
				pin class 2 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "addr1"
					Input edge outputs
					pin number 2 port_name "addr1" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr1"
					Output edge outputs
					pin number 2 port_name "addr1" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr1"
					Output edge outputs
					pin number 2 port_name "addr1" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr1"
					Output edge outputs
					pin number 2 port_name "addr1" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr1"
					Output edge outputs
					pin number 2 port_name "addr1" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr1"
					Output edge outputs
					pin number 2 port_name "addr1" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr1"
					Output edge outputs
					pin number 2 port_name "addr1" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr1"
					Output edge outputs
					pin number 2 port_name "addr1" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr1"
					Output edge outputs
					pin number 2 port_name "addr1" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr1"
					Output edge outputs
					pin number 2 port_name "addr1" parent type "memory_slice" parent index 8
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr1"
					Output edge outputs
					pin number 2 port_name "addr1" parent type "memory_slice" parent index 9
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr1"
					Output edge outputs
					pin number 2 port_name "addr1" parent type "memory_slice" parent index 10
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr1"
					Output edge outputs
					pin number 2 port_name "addr1" parent type "memory_slice" parent index 11
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr1"
					Output edge outputs
					pin number 2 port_name "addr1" parent type "memory_slice" parent index 12
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr1"
					Output edge outputs
					pin number 2 port_name "addr1" parent type "memory_slice" parent index 13
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr1"
					Output edge outputs
					pin number 2 port_name "addr1" parent type "memory_slice" parent index 14
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr1"
					Output edge outputs
					pin number 2 port_name "addr1" parent type "memory_slice" parent index 15
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr1"
					Output edge outputs
					pin number 2 port_name "addr1" parent type "memory_slice" parent index 16
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr1"
					Output edge outputs
					pin number 2 port_name "addr1" parent type "memory_slice" parent index 17
			Pin 3 port name "addr1" num input edges 1 num output edges 18 parent type "mem_1024x18_dp" parent index 0
				pin class 3 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "addr1"
					Input edge outputs
					pin number 3 port_name "addr1" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr1"
					Output edge outputs
					pin number 3 port_name "addr1" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr1"
					Output edge outputs
					pin number 3 port_name "addr1" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr1"
					Output edge outputs
					pin number 3 port_name "addr1" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr1"
					Output edge outputs
					pin number 3 port_name "addr1" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr1"
					Output edge outputs
					pin number 3 port_name "addr1" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr1"
					Output edge outputs
					pin number 3 port_name "addr1" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr1"
					Output edge outputs
					pin number 3 port_name "addr1" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr1"
					Output edge outputs
					pin number 3 port_name "addr1" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr1"
					Output edge outputs
					pin number 3 port_name "addr1" parent type "memory_slice" parent index 8
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr1"
					Output edge outputs
					pin number 3 port_name "addr1" parent type "memory_slice" parent index 9
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr1"
					Output edge outputs
					pin number 3 port_name "addr1" parent type "memory_slice" parent index 10
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr1"
					Output edge outputs
					pin number 3 port_name "addr1" parent type "memory_slice" parent index 11
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr1"
					Output edge outputs
					pin number 3 port_name "addr1" parent type "memory_slice" parent index 12
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr1"
					Output edge outputs
					pin number 3 port_name "addr1" parent type "memory_slice" parent index 13
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr1"
					Output edge outputs
					pin number 3 port_name "addr1" parent type "memory_slice" parent index 14
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr1"
					Output edge outputs
					pin number 3 port_name "addr1" parent type "memory_slice" parent index 15
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr1"
					Output edge outputs
					pin number 3 port_name "addr1" parent type "memory_slice" parent index 16
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr1"
					Output edge outputs
					pin number 3 port_name "addr1" parent type "memory_slice" parent index 17
			Pin 4 port name "addr1" num input edges 1 num output edges 18 parent type "mem_1024x18_dp" parent index 0
				pin class 4 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "addr1"
					Input edge outputs
					pin number 4 port_name "addr1" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr1"
					Output edge outputs
					pin number 4 port_name "addr1" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr1"
					Output edge outputs
					pin number 4 port_name "addr1" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr1"
					Output edge outputs
					pin number 4 port_name "addr1" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr1"
					Output edge outputs
					pin number 4 port_name "addr1" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr1"
					Output edge outputs
					pin number 4 port_name "addr1" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr1"
					Output edge outputs
					pin number 4 port_name "addr1" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr1"
					Output edge outputs
					pin number 4 port_name "addr1" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr1"
					Output edge outputs
					pin number 4 port_name "addr1" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr1"
					Output edge outputs
					pin number 4 port_name "addr1" parent type "memory_slice" parent index 8
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr1"
					Output edge outputs
					pin number 4 port_name "addr1" parent type "memory_slice" parent index 9
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr1"
					Output edge outputs
					pin number 4 port_name "addr1" parent type "memory_slice" parent index 10
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr1"
					Output edge outputs
					pin number 4 port_name "addr1" parent type "memory_slice" parent index 11
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr1"
					Output edge outputs
					pin number 4 port_name "addr1" parent type "memory_slice" parent index 12
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr1"
					Output edge outputs
					pin number 4 port_name "addr1" parent type "memory_slice" parent index 13
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr1"
					Output edge outputs
					pin number 4 port_name "addr1" parent type "memory_slice" parent index 14
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr1"
					Output edge outputs
					pin number 4 port_name "addr1" parent type "memory_slice" parent index 15
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr1"
					Output edge outputs
					pin number 4 port_name "addr1" parent type "memory_slice" parent index 16
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr1"
					Output edge outputs
					pin number 4 port_name "addr1" parent type "memory_slice" parent index 17
			Pin 5 port name "addr1" num input edges 1 num output edges 18 parent type "mem_1024x18_dp" parent index 0
				pin class 5 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "addr1"
					Input edge outputs
					pin number 5 port_name "addr1" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr1"
					Output edge outputs
					pin number 5 port_name "addr1" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr1"
					Output edge outputs
					pin number 5 port_name "addr1" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr1"
					Output edge outputs
					pin number 5 port_name "addr1" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr1"
					Output edge outputs
					pin number 5 port_name "addr1" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr1"
					Output edge outputs
					pin number 5 port_name "addr1" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr1"
					Output edge outputs
					pin number 5 port_name "addr1" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr1"
					Output edge outputs
					pin number 5 port_name "addr1" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr1"
					Output edge outputs
					pin number 5 port_name "addr1" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr1"
					Output edge outputs
					pin number 5 port_name "addr1" parent type "memory_slice" parent index 8
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr1"
					Output edge outputs
					pin number 5 port_name "addr1" parent type "memory_slice" parent index 9
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr1"
					Output edge outputs
					pin number 5 port_name "addr1" parent type "memory_slice" parent index 10
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr1"
					Output edge outputs
					pin number 5 port_name "addr1" parent type "memory_slice" parent index 11
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr1"
					Output edge outputs
					pin number 5 port_name "addr1" parent type "memory_slice" parent index 12
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr1"
					Output edge outputs
					pin number 5 port_name "addr1" parent type "memory_slice" parent index 13
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr1"
					Output edge outputs
					pin number 5 port_name "addr1" parent type "memory_slice" parent index 14
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr1"
					Output edge outputs
					pin number 5 port_name "addr1" parent type "memory_slice" parent index 15
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr1"
					Output edge outputs
					pin number 5 port_name "addr1" parent type "memory_slice" parent index 16
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr1"
					Output edge outputs
					pin number 5 port_name "addr1" parent type "memory_slice" parent index 17
			Pin 6 port name "addr1" num input edges 1 num output edges 18 parent type "mem_1024x18_dp" parent index 0
				pin class 6 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "addr1"
					Input edge outputs
					pin number 6 port_name "addr1" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr1"
					Output edge outputs
					pin number 6 port_name "addr1" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr1"
					Output edge outputs
					pin number 6 port_name "addr1" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr1"
					Output edge outputs
					pin number 6 port_name "addr1" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr1"
					Output edge outputs
					pin number 6 port_name "addr1" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr1"
					Output edge outputs
					pin number 6 port_name "addr1" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr1"
					Output edge outputs
					pin number 6 port_name "addr1" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr1"
					Output edge outputs
					pin number 6 port_name "addr1" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr1"
					Output edge outputs
					pin number 6 port_name "addr1" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr1"
					Output edge outputs
					pin number 6 port_name "addr1" parent type "memory_slice" parent index 8
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr1"
					Output edge outputs
					pin number 6 port_name "addr1" parent type "memory_slice" parent index 9
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr1"
					Output edge outputs
					pin number 6 port_name "addr1" parent type "memory_slice" parent index 10
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr1"
					Output edge outputs
					pin number 6 port_name "addr1" parent type "memory_slice" parent index 11
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr1"
					Output edge outputs
					pin number 6 port_name "addr1" parent type "memory_slice" parent index 12
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr1"
					Output edge outputs
					pin number 6 port_name "addr1" parent type "memory_slice" parent index 13
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr1"
					Output edge outputs
					pin number 6 port_name "addr1" parent type "memory_slice" parent index 14
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr1"
					Output edge outputs
					pin number 6 port_name "addr1" parent type "memory_slice" parent index 15
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr1"
					Output edge outputs
					pin number 6 port_name "addr1" parent type "memory_slice" parent index 16
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr1"
					Output edge outputs
					pin number 6 port_name "addr1" parent type "memory_slice" parent index 17
			Pin 7 port name "addr1" num input edges 1 num output edges 18 parent type "mem_1024x18_dp" parent index 0
				pin class 7 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "addr1"
					Input edge outputs
					pin number 7 port_name "addr1" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr1"
					Output edge outputs
					pin number 7 port_name "addr1" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr1"
					Output edge outputs
					pin number 7 port_name "addr1" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr1"
					Output edge outputs
					pin number 7 port_name "addr1" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr1"
					Output edge outputs
					pin number 7 port_name "addr1" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr1"
					Output edge outputs
					pin number 7 port_name "addr1" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr1"
					Output edge outputs
					pin number 7 port_name "addr1" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr1"
					Output edge outputs
					pin number 7 port_name "addr1" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr1"
					Output edge outputs
					pin number 7 port_name "addr1" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr1"
					Output edge outputs
					pin number 7 port_name "addr1" parent type "memory_slice" parent index 8
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr1"
					Output edge outputs
					pin number 7 port_name "addr1" parent type "memory_slice" parent index 9
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr1"
					Output edge outputs
					pin number 7 port_name "addr1" parent type "memory_slice" parent index 10
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr1"
					Output edge outputs
					pin number 7 port_name "addr1" parent type "memory_slice" parent index 11
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr1"
					Output edge outputs
					pin number 7 port_name "addr1" parent type "memory_slice" parent index 12
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr1"
					Output edge outputs
					pin number 7 port_name "addr1" parent type "memory_slice" parent index 13
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr1"
					Output edge outputs
					pin number 7 port_name "addr1" parent type "memory_slice" parent index 14
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr1"
					Output edge outputs
					pin number 7 port_name "addr1" parent type "memory_slice" parent index 15
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr1"
					Output edge outputs
					pin number 7 port_name "addr1" parent type "memory_slice" parent index 16
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr1"
					Output edge outputs
					pin number 7 port_name "addr1" parent type "memory_slice" parent index 17
			Pin 8 port name "addr1" num input edges 1 num output edges 18 parent type "mem_1024x18_dp" parent index 0
				pin class 8 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "addr1"
					Input edge outputs
					pin number 8 port_name "addr1" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr1"
					Output edge outputs
					pin number 8 port_name "addr1" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr1"
					Output edge outputs
					pin number 8 port_name "addr1" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr1"
					Output edge outputs
					pin number 8 port_name "addr1" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr1"
					Output edge outputs
					pin number 8 port_name "addr1" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr1"
					Output edge outputs
					pin number 8 port_name "addr1" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr1"
					Output edge outputs
					pin number 8 port_name "addr1" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr1"
					Output edge outputs
					pin number 8 port_name "addr1" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr1"
					Output edge outputs
					pin number 8 port_name "addr1" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr1"
					Output edge outputs
					pin number 8 port_name "addr1" parent type "memory_slice" parent index 8
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr1"
					Output edge outputs
					pin number 8 port_name "addr1" parent type "memory_slice" parent index 9
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr1"
					Output edge outputs
					pin number 8 port_name "addr1" parent type "memory_slice" parent index 10
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr1"
					Output edge outputs
					pin number 8 port_name "addr1" parent type "memory_slice" parent index 11
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr1"
					Output edge outputs
					pin number 8 port_name "addr1" parent type "memory_slice" parent index 12
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr1"
					Output edge outputs
					pin number 8 port_name "addr1" parent type "memory_slice" parent index 13
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr1"
					Output edge outputs
					pin number 8 port_name "addr1" parent type "memory_slice" parent index 14
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr1"
					Output edge outputs
					pin number 8 port_name "addr1" parent type "memory_slice" parent index 15
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr1"
					Output edge outputs
					pin number 8 port_name "addr1" parent type "memory_slice" parent index 16
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr1"
					Output edge outputs
					pin number 8 port_name "addr1" parent type "memory_slice" parent index 17
			Pin 9 port name "addr1" num input edges 1 num output edges 18 parent type "mem_1024x18_dp" parent index 0
				pin class 9 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "addr1"
					Input edge outputs
					pin number 9 port_name "addr1" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr1"
					Output edge outputs
					pin number 9 port_name "addr1" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr1"
					Output edge outputs
					pin number 9 port_name "addr1" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr1"
					Output edge outputs
					pin number 9 port_name "addr1" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr1"
					Output edge outputs
					pin number 9 port_name "addr1" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr1"
					Output edge outputs
					pin number 9 port_name "addr1" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr1"
					Output edge outputs
					pin number 9 port_name "addr1" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr1"
					Output edge outputs
					pin number 9 port_name "addr1" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr1"
					Output edge outputs
					pin number 9 port_name "addr1" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr1"
					Output edge outputs
					pin number 9 port_name "addr1" parent type "memory_slice" parent index 8
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr1"
					Output edge outputs
					pin number 9 port_name "addr1" parent type "memory_slice" parent index 9
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr1"
					Output edge outputs
					pin number 9 port_name "addr1" parent type "memory_slice" parent index 10
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr1"
					Output edge outputs
					pin number 9 port_name "addr1" parent type "memory_slice" parent index 11
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr1"
					Output edge outputs
					pin number 9 port_name "addr1" parent type "memory_slice" parent index 12
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr1"
					Output edge outputs
					pin number 9 port_name "addr1" parent type "memory_slice" parent index 13
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr1"
					Output edge outputs
					pin number 9 port_name "addr1" parent type "memory_slice" parent index 14
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr1"
					Output edge outputs
					pin number 9 port_name "addr1" parent type "memory_slice" parent index 15
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr1"
					Output edge outputs
					pin number 9 port_name "addr1" parent type "memory_slice" parent index 16
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr1"
					Output edge outputs
					pin number 9 port_name "addr1" parent type "memory_slice" parent index 17
		Port "addr2": num_pins 10 type 0 parent name "mem_1024x18_dp"
			Pin 0 port name "addr2" num input edges 1 num output edges 18 parent type "mem_1024x18_dp" parent index 0
				pin class 10 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "addr2"
					Input edge outputs
					pin number 0 port_name "addr2" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr2"
					Output edge outputs
					pin number 0 port_name "addr2" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr2"
					Output edge outputs
					pin number 0 port_name "addr2" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr2"
					Output edge outputs
					pin number 0 port_name "addr2" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr2"
					Output edge outputs
					pin number 0 port_name "addr2" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr2"
					Output edge outputs
					pin number 0 port_name "addr2" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr2"
					Output edge outputs
					pin number 0 port_name "addr2" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr2"
					Output edge outputs
					pin number 0 port_name "addr2" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr2"
					Output edge outputs
					pin number 0 port_name "addr2" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr2"
					Output edge outputs
					pin number 0 port_name "addr2" parent type "memory_slice" parent index 8
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr2"
					Output edge outputs
					pin number 0 port_name "addr2" parent type "memory_slice" parent index 9
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr2"
					Output edge outputs
					pin number 0 port_name "addr2" parent type "memory_slice" parent index 10
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr2"
					Output edge outputs
					pin number 0 port_name "addr2" parent type "memory_slice" parent index 11
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr2"
					Output edge outputs
					pin number 0 port_name "addr2" parent type "memory_slice" parent index 12
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr2"
					Output edge outputs
					pin number 0 port_name "addr2" parent type "memory_slice" parent index 13
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr2"
					Output edge outputs
					pin number 0 port_name "addr2" parent type "memory_slice" parent index 14
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr2"
					Output edge outputs
					pin number 0 port_name "addr2" parent type "memory_slice" parent index 15
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr2"
					Output edge outputs
					pin number 0 port_name "addr2" parent type "memory_slice" parent index 16
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr2"
					Output edge outputs
					pin number 0 port_name "addr2" parent type "memory_slice" parent index 17
			Pin 1 port name "addr2" num input edges 1 num output edges 18 parent type "mem_1024x18_dp" parent index 0
				pin class 11 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "addr2"
					Input edge outputs
					pin number 1 port_name "addr2" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr2"
					Output edge outputs
					pin number 1 port_name "addr2" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr2"
					Output edge outputs
					pin number 1 port_name "addr2" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr2"
					Output edge outputs
					pin number 1 port_name "addr2" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr2"
					Output edge outputs
					pin number 1 port_name "addr2" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr2"
					Output edge outputs
					pin number 1 port_name "addr2" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr2"
					Output edge outputs
					pin number 1 port_name "addr2" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr2"
					Output edge outputs
					pin number 1 port_name "addr2" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr2"
					Output edge outputs
					pin number 1 port_name "addr2" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr2"
					Output edge outputs
					pin number 1 port_name "addr2" parent type "memory_slice" parent index 8
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr2"
					Output edge outputs
					pin number 1 port_name "addr2" parent type "memory_slice" parent index 9
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr2"
					Output edge outputs
					pin number 1 port_name "addr2" parent type "memory_slice" parent index 10
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr2"
					Output edge outputs
					pin number 1 port_name "addr2" parent type "memory_slice" parent index 11
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr2"
					Output edge outputs
					pin number 1 port_name "addr2" parent type "memory_slice" parent index 12
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr2"
					Output edge outputs
					pin number 1 port_name "addr2" parent type "memory_slice" parent index 13
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr2"
					Output edge outputs
					pin number 1 port_name "addr2" parent type "memory_slice" parent index 14
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr2"
					Output edge outputs
					pin number 1 port_name "addr2" parent type "memory_slice" parent index 15
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr2"
					Output edge outputs
					pin number 1 port_name "addr2" parent type "memory_slice" parent index 16
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr2"
					Output edge outputs
					pin number 1 port_name "addr2" parent type "memory_slice" parent index 17
			Pin 2 port name "addr2" num input edges 1 num output edges 18 parent type "mem_1024x18_dp" parent index 0
				pin class 12 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "addr2"
					Input edge outputs
					pin number 2 port_name "addr2" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr2"
					Output edge outputs
					pin number 2 port_name "addr2" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr2"
					Output edge outputs
					pin number 2 port_name "addr2" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr2"
					Output edge outputs
					pin number 2 port_name "addr2" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr2"
					Output edge outputs
					pin number 2 port_name "addr2" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr2"
					Output edge outputs
					pin number 2 port_name "addr2" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr2"
					Output edge outputs
					pin number 2 port_name "addr2" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr2"
					Output edge outputs
					pin number 2 port_name "addr2" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr2"
					Output edge outputs
					pin number 2 port_name "addr2" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr2"
					Output edge outputs
					pin number 2 port_name "addr2" parent type "memory_slice" parent index 8
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr2"
					Output edge outputs
					pin number 2 port_name "addr2" parent type "memory_slice" parent index 9
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr2"
					Output edge outputs
					pin number 2 port_name "addr2" parent type "memory_slice" parent index 10
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr2"
					Output edge outputs
					pin number 2 port_name "addr2" parent type "memory_slice" parent index 11
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr2"
					Output edge outputs
					pin number 2 port_name "addr2" parent type "memory_slice" parent index 12
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr2"
					Output edge outputs
					pin number 2 port_name "addr2" parent type "memory_slice" parent index 13
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr2"
					Output edge outputs
					pin number 2 port_name "addr2" parent type "memory_slice" parent index 14
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr2"
					Output edge outputs
					pin number 2 port_name "addr2" parent type "memory_slice" parent index 15
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr2"
					Output edge outputs
					pin number 2 port_name "addr2" parent type "memory_slice" parent index 16
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr2"
					Output edge outputs
					pin number 2 port_name "addr2" parent type "memory_slice" parent index 17
			Pin 3 port name "addr2" num input edges 1 num output edges 18 parent type "mem_1024x18_dp" parent index 0
				pin class 13 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "addr2"
					Input edge outputs
					pin number 3 port_name "addr2" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr2"
					Output edge outputs
					pin number 3 port_name "addr2" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr2"
					Output edge outputs
					pin number 3 port_name "addr2" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr2"
					Output edge outputs
					pin number 3 port_name "addr2" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr2"
					Output edge outputs
					pin number 3 port_name "addr2" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr2"
					Output edge outputs
					pin number 3 port_name "addr2" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr2"
					Output edge outputs
					pin number 3 port_name "addr2" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr2"
					Output edge outputs
					pin number 3 port_name "addr2" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr2"
					Output edge outputs
					pin number 3 port_name "addr2" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr2"
					Output edge outputs
					pin number 3 port_name "addr2" parent type "memory_slice" parent index 8
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr2"
					Output edge outputs
					pin number 3 port_name "addr2" parent type "memory_slice" parent index 9
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr2"
					Output edge outputs
					pin number 3 port_name "addr2" parent type "memory_slice" parent index 10
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr2"
					Output edge outputs
					pin number 3 port_name "addr2" parent type "memory_slice" parent index 11
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr2"
					Output edge outputs
					pin number 3 port_name "addr2" parent type "memory_slice" parent index 12
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr2"
					Output edge outputs
					pin number 3 port_name "addr2" parent type "memory_slice" parent index 13
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr2"
					Output edge outputs
					pin number 3 port_name "addr2" parent type "memory_slice" parent index 14
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr2"
					Output edge outputs
					pin number 3 port_name "addr2" parent type "memory_slice" parent index 15
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr2"
					Output edge outputs
					pin number 3 port_name "addr2" parent type "memory_slice" parent index 16
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr2"
					Output edge outputs
					pin number 3 port_name "addr2" parent type "memory_slice" parent index 17
			Pin 4 port name "addr2" num input edges 1 num output edges 18 parent type "mem_1024x18_dp" parent index 0
				pin class 14 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "addr2"
					Input edge outputs
					pin number 4 port_name "addr2" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr2"
					Output edge outputs
					pin number 4 port_name "addr2" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr2"
					Output edge outputs
					pin number 4 port_name "addr2" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr2"
					Output edge outputs
					pin number 4 port_name "addr2" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr2"
					Output edge outputs
					pin number 4 port_name "addr2" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr2"
					Output edge outputs
					pin number 4 port_name "addr2" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr2"
					Output edge outputs
					pin number 4 port_name "addr2" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr2"
					Output edge outputs
					pin number 4 port_name "addr2" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr2"
					Output edge outputs
					pin number 4 port_name "addr2" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr2"
					Output edge outputs
					pin number 4 port_name "addr2" parent type "memory_slice" parent index 8
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr2"
					Output edge outputs
					pin number 4 port_name "addr2" parent type "memory_slice" parent index 9
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr2"
					Output edge outputs
					pin number 4 port_name "addr2" parent type "memory_slice" parent index 10
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr2"
					Output edge outputs
					pin number 4 port_name "addr2" parent type "memory_slice" parent index 11
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr2"
					Output edge outputs
					pin number 4 port_name "addr2" parent type "memory_slice" parent index 12
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr2"
					Output edge outputs
					pin number 4 port_name "addr2" parent type "memory_slice" parent index 13
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr2"
					Output edge outputs
					pin number 4 port_name "addr2" parent type "memory_slice" parent index 14
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr2"
					Output edge outputs
					pin number 4 port_name "addr2" parent type "memory_slice" parent index 15
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr2"
					Output edge outputs
					pin number 4 port_name "addr2" parent type "memory_slice" parent index 16
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr2"
					Output edge outputs
					pin number 4 port_name "addr2" parent type "memory_slice" parent index 17
			Pin 5 port name "addr2" num input edges 1 num output edges 18 parent type "mem_1024x18_dp" parent index 0
				pin class 15 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "addr2"
					Input edge outputs
					pin number 5 port_name "addr2" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr2"
					Output edge outputs
					pin number 5 port_name "addr2" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr2"
					Output edge outputs
					pin number 5 port_name "addr2" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr2"
					Output edge outputs
					pin number 5 port_name "addr2" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr2"
					Output edge outputs
					pin number 5 port_name "addr2" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr2"
					Output edge outputs
					pin number 5 port_name "addr2" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr2"
					Output edge outputs
					pin number 5 port_name "addr2" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr2"
					Output edge outputs
					pin number 5 port_name "addr2" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr2"
					Output edge outputs
					pin number 5 port_name "addr2" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr2"
					Output edge outputs
					pin number 5 port_name "addr2" parent type "memory_slice" parent index 8
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr2"
					Output edge outputs
					pin number 5 port_name "addr2" parent type "memory_slice" parent index 9
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr2"
					Output edge outputs
					pin number 5 port_name "addr2" parent type "memory_slice" parent index 10
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr2"
					Output edge outputs
					pin number 5 port_name "addr2" parent type "memory_slice" parent index 11
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr2"
					Output edge outputs
					pin number 5 port_name "addr2" parent type "memory_slice" parent index 12
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr2"
					Output edge outputs
					pin number 5 port_name "addr2" parent type "memory_slice" parent index 13
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr2"
					Output edge outputs
					pin number 5 port_name "addr2" parent type "memory_slice" parent index 14
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr2"
					Output edge outputs
					pin number 5 port_name "addr2" parent type "memory_slice" parent index 15
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr2"
					Output edge outputs
					pin number 5 port_name "addr2" parent type "memory_slice" parent index 16
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr2"
					Output edge outputs
					pin number 5 port_name "addr2" parent type "memory_slice" parent index 17
			Pin 6 port name "addr2" num input edges 1 num output edges 18 parent type "mem_1024x18_dp" parent index 0
				pin class 16 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "addr2"
					Input edge outputs
					pin number 6 port_name "addr2" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr2"
					Output edge outputs
					pin number 6 port_name "addr2" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr2"
					Output edge outputs
					pin number 6 port_name "addr2" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr2"
					Output edge outputs
					pin number 6 port_name "addr2" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr2"
					Output edge outputs
					pin number 6 port_name "addr2" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr2"
					Output edge outputs
					pin number 6 port_name "addr2" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr2"
					Output edge outputs
					pin number 6 port_name "addr2" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr2"
					Output edge outputs
					pin number 6 port_name "addr2" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr2"
					Output edge outputs
					pin number 6 port_name "addr2" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr2"
					Output edge outputs
					pin number 6 port_name "addr2" parent type "memory_slice" parent index 8
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr2"
					Output edge outputs
					pin number 6 port_name "addr2" parent type "memory_slice" parent index 9
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr2"
					Output edge outputs
					pin number 6 port_name "addr2" parent type "memory_slice" parent index 10
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr2"
					Output edge outputs
					pin number 6 port_name "addr2" parent type "memory_slice" parent index 11
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr2"
					Output edge outputs
					pin number 6 port_name "addr2" parent type "memory_slice" parent index 12
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr2"
					Output edge outputs
					pin number 6 port_name "addr2" parent type "memory_slice" parent index 13
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr2"
					Output edge outputs
					pin number 6 port_name "addr2" parent type "memory_slice" parent index 14
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr2"
					Output edge outputs
					pin number 6 port_name "addr2" parent type "memory_slice" parent index 15
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr2"
					Output edge outputs
					pin number 6 port_name "addr2" parent type "memory_slice" parent index 16
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr2"
					Output edge outputs
					pin number 6 port_name "addr2" parent type "memory_slice" parent index 17
			Pin 7 port name "addr2" num input edges 1 num output edges 18 parent type "mem_1024x18_dp" parent index 0
				pin class 17 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "addr2"
					Input edge outputs
					pin number 7 port_name "addr2" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr2"
					Output edge outputs
					pin number 7 port_name "addr2" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr2"
					Output edge outputs
					pin number 7 port_name "addr2" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr2"
					Output edge outputs
					pin number 7 port_name "addr2" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr2"
					Output edge outputs
					pin number 7 port_name "addr2" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr2"
					Output edge outputs
					pin number 7 port_name "addr2" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr2"
					Output edge outputs
					pin number 7 port_name "addr2" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr2"
					Output edge outputs
					pin number 7 port_name "addr2" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr2"
					Output edge outputs
					pin number 7 port_name "addr2" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr2"
					Output edge outputs
					pin number 7 port_name "addr2" parent type "memory_slice" parent index 8
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr2"
					Output edge outputs
					pin number 7 port_name "addr2" parent type "memory_slice" parent index 9
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr2"
					Output edge outputs
					pin number 7 port_name "addr2" parent type "memory_slice" parent index 10
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr2"
					Output edge outputs
					pin number 7 port_name "addr2" parent type "memory_slice" parent index 11
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr2"
					Output edge outputs
					pin number 7 port_name "addr2" parent type "memory_slice" parent index 12
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr2"
					Output edge outputs
					pin number 7 port_name "addr2" parent type "memory_slice" parent index 13
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr2"
					Output edge outputs
					pin number 7 port_name "addr2" parent type "memory_slice" parent index 14
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr2"
					Output edge outputs
					pin number 7 port_name "addr2" parent type "memory_slice" parent index 15
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr2"
					Output edge outputs
					pin number 7 port_name "addr2" parent type "memory_slice" parent index 16
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr2"
					Output edge outputs
					pin number 7 port_name "addr2" parent type "memory_slice" parent index 17
			Pin 8 port name "addr2" num input edges 1 num output edges 18 parent type "mem_1024x18_dp" parent index 0
				pin class 18 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "addr2"
					Input edge outputs
					pin number 8 port_name "addr2" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr2"
					Output edge outputs
					pin number 8 port_name "addr2" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr2"
					Output edge outputs
					pin number 8 port_name "addr2" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr2"
					Output edge outputs
					pin number 8 port_name "addr2" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr2"
					Output edge outputs
					pin number 8 port_name "addr2" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr2"
					Output edge outputs
					pin number 8 port_name "addr2" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr2"
					Output edge outputs
					pin number 8 port_name "addr2" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr2"
					Output edge outputs
					pin number 8 port_name "addr2" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr2"
					Output edge outputs
					pin number 8 port_name "addr2" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr2"
					Output edge outputs
					pin number 8 port_name "addr2" parent type "memory_slice" parent index 8
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr2"
					Output edge outputs
					pin number 8 port_name "addr2" parent type "memory_slice" parent index 9
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr2"
					Output edge outputs
					pin number 8 port_name "addr2" parent type "memory_slice" parent index 10
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr2"
					Output edge outputs
					pin number 8 port_name "addr2" parent type "memory_slice" parent index 11
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr2"
					Output edge outputs
					pin number 8 port_name "addr2" parent type "memory_slice" parent index 12
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr2"
					Output edge outputs
					pin number 8 port_name "addr2" parent type "memory_slice" parent index 13
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr2"
					Output edge outputs
					pin number 8 port_name "addr2" parent type "memory_slice" parent index 14
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr2"
					Output edge outputs
					pin number 8 port_name "addr2" parent type "memory_slice" parent index 15
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr2"
					Output edge outputs
					pin number 8 port_name "addr2" parent type "memory_slice" parent index 16
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr2"
					Output edge outputs
					pin number 8 port_name "addr2" parent type "memory_slice" parent index 17
			Pin 9 port name "addr2" num input edges 1 num output edges 18 parent type "mem_1024x18_dp" parent index 0
				pin class 19 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "addr2"
					Input edge outputs
					pin number 9 port_name "addr2" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr2"
					Output edge outputs
					pin number 9 port_name "addr2" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr2"
					Output edge outputs
					pin number 9 port_name "addr2" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr2"
					Output edge outputs
					pin number 9 port_name "addr2" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr2"
					Output edge outputs
					pin number 9 port_name "addr2" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr2"
					Output edge outputs
					pin number 9 port_name "addr2" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr2"
					Output edge outputs
					pin number 9 port_name "addr2" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr2"
					Output edge outputs
					pin number 9 port_name "addr2" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr2"
					Output edge outputs
					pin number 9 port_name "addr2" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr2"
					Output edge outputs
					pin number 9 port_name "addr2" parent type "memory_slice" parent index 8
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr2"
					Output edge outputs
					pin number 9 port_name "addr2" parent type "memory_slice" parent index 9
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr2"
					Output edge outputs
					pin number 9 port_name "addr2" parent type "memory_slice" parent index 10
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr2"
					Output edge outputs
					pin number 9 port_name "addr2" parent type "memory_slice" parent index 11
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr2"
					Output edge outputs
					pin number 9 port_name "addr2" parent type "memory_slice" parent index 12
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr2"
					Output edge outputs
					pin number 9 port_name "addr2" parent type "memory_slice" parent index 13
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr2"
					Output edge outputs
					pin number 9 port_name "addr2" parent type "memory_slice" parent index 14
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr2"
					Output edge outputs
					pin number 9 port_name "addr2" parent type "memory_slice" parent index 15
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr2"
					Output edge outputs
					pin number 9 port_name "addr2" parent type "memory_slice" parent index 16
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr2"
					Output edge outputs
					pin number 9 port_name "addr2" parent type "memory_slice" parent index 17
		Port "data1": num_pins 18 type 0 parent name "mem_1024x18_dp"
			Pin 0 port name "data1" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 20 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "data"
					Input edge outputs
					pin number 0 port_name "data1" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "data1"
					Output edge outputs
					pin number 0 port_name "data1" parent type "memory_slice" parent index 0
			Pin 1 port name "data1" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 25 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "data"
					Input edge outputs
					pin number 1 port_name "data1" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "data1"
					Output edge outputs
					pin number 0 port_name "data1" parent type "memory_slice" parent index 1
			Pin 2 port name "data1" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 27 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "data"
					Input edge outputs
					pin number 2 port_name "data1" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "data1"
					Output edge outputs
					pin number 0 port_name "data1" parent type "memory_slice" parent index 2
			Pin 3 port name "data1" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 29 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "data"
					Input edge outputs
					pin number 3 port_name "data1" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "data1"
					Output edge outputs
					pin number 0 port_name "data1" parent type "memory_slice" parent index 3
			Pin 4 port name "data1" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 31 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "data"
					Input edge outputs
					pin number 4 port_name "data1" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "data1"
					Output edge outputs
					pin number 0 port_name "data1" parent type "memory_slice" parent index 4
			Pin 5 port name "data1" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 33 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "data"
					Input edge outputs
					pin number 5 port_name "data1" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "data1"
					Output edge outputs
					pin number 0 port_name "data1" parent type "memory_slice" parent index 5
			Pin 6 port name "data1" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 35 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "data"
					Input edge outputs
					pin number 6 port_name "data1" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "data1"
					Output edge outputs
					pin number 0 port_name "data1" parent type "memory_slice" parent index 6
			Pin 7 port name "data1" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 37 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "data"
					Input edge outputs
					pin number 7 port_name "data1" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "data1"
					Output edge outputs
					pin number 0 port_name "data1" parent type "memory_slice" parent index 7
			Pin 8 port name "data1" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 39 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "data"
					Input edge outputs
					pin number 8 port_name "data1" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "data1"
					Output edge outputs
					pin number 0 port_name "data1" parent type "memory_slice" parent index 8
			Pin 9 port name "data1" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 41 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "data"
					Input edge outputs
					pin number 9 port_name "data1" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "data1"
					Output edge outputs
					pin number 0 port_name "data1" parent type "memory_slice" parent index 9
			Pin 10 port name "data1" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 43 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "data"
					Input edge outputs
					pin number 10 port_name "data1" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "data1"
					Output edge outputs
					pin number 0 port_name "data1" parent type "memory_slice" parent index 10
			Pin 11 port name "data1" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 45 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "data"
					Input edge outputs
					pin number 11 port_name "data1" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 11 port_name "data1"
					Output edge outputs
					pin number 0 port_name "data1" parent type "memory_slice" parent index 11
			Pin 12 port name "data1" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 47 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "data"
					Input edge outputs
					pin number 12 port_name "data1" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 12 port_name "data1"
					Output edge outputs
					pin number 0 port_name "data1" parent type "memory_slice" parent index 12
			Pin 13 port name "data1" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 49 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "data"
					Input edge outputs
					pin number 13 port_name "data1" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 13 port_name "data1"
					Output edge outputs
					pin number 0 port_name "data1" parent type "memory_slice" parent index 13
			Pin 14 port name "data1" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 51 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "data"
					Input edge outputs
					pin number 14 port_name "data1" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 14 port_name "data1"
					Output edge outputs
					pin number 0 port_name "data1" parent type "memory_slice" parent index 14
			Pin 15 port name "data1" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 53 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "data"
					Input edge outputs
					pin number 15 port_name "data1" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 15 port_name "data1"
					Output edge outputs
					pin number 0 port_name "data1" parent type "memory_slice" parent index 15
			Pin 16 port name "data1" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 55 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "data"
					Input edge outputs
					pin number 16 port_name "data1" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 16 port_name "data1"
					Output edge outputs
					pin number 0 port_name "data1" parent type "memory_slice" parent index 16
			Pin 17 port name "data1" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 57 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "data"
					Input edge outputs
					pin number 17 port_name "data1" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 17 port_name "data1"
					Output edge outputs
					pin number 0 port_name "data1" parent type "memory_slice" parent index 17
		Port "data2": num_pins 18 type 0 parent name "mem_1024x18_dp"
			Pin 0 port name "data2" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 21 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 18 port_name "data"
					Input edge outputs
					pin number 0 port_name "data2" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "data2"
					Output edge outputs
					pin number 0 port_name "data2" parent type "memory_slice" parent index 0
			Pin 1 port name "data2" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 26 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 19 port_name "data"
					Input edge outputs
					pin number 1 port_name "data2" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "data2"
					Output edge outputs
					pin number 0 port_name "data2" parent type "memory_slice" parent index 1
			Pin 2 port name "data2" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 28 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 20 port_name "data"
					Input edge outputs
					pin number 2 port_name "data2" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "data2"
					Output edge outputs
					pin number 0 port_name "data2" parent type "memory_slice" parent index 2
			Pin 3 port name "data2" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 30 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 21 port_name "data"
					Input edge outputs
					pin number 3 port_name "data2" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "data2"
					Output edge outputs
					pin number 0 port_name "data2" parent type "memory_slice" parent index 3
			Pin 4 port name "data2" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 32 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 22 port_name "data"
					Input edge outputs
					pin number 4 port_name "data2" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "data2"
					Output edge outputs
					pin number 0 port_name "data2" parent type "memory_slice" parent index 4
			Pin 5 port name "data2" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 34 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 23 port_name "data"
					Input edge outputs
					pin number 5 port_name "data2" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "data2"
					Output edge outputs
					pin number 0 port_name "data2" parent type "memory_slice" parent index 5
			Pin 6 port name "data2" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 36 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 24 port_name "data"
					Input edge outputs
					pin number 6 port_name "data2" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "data2"
					Output edge outputs
					pin number 0 port_name "data2" parent type "memory_slice" parent index 6
			Pin 7 port name "data2" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 38 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 25 port_name "data"
					Input edge outputs
					pin number 7 port_name "data2" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "data2"
					Output edge outputs
					pin number 0 port_name "data2" parent type "memory_slice" parent index 7
			Pin 8 port name "data2" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 40 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 26 port_name "data"
					Input edge outputs
					pin number 8 port_name "data2" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "data2"
					Output edge outputs
					pin number 0 port_name "data2" parent type "memory_slice" parent index 8
			Pin 9 port name "data2" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 42 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 27 port_name "data"
					Input edge outputs
					pin number 9 port_name "data2" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "data2"
					Output edge outputs
					pin number 0 port_name "data2" parent type "memory_slice" parent index 9
			Pin 10 port name "data2" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 44 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 28 port_name "data"
					Input edge outputs
					pin number 10 port_name "data2" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "data2"
					Output edge outputs
					pin number 0 port_name "data2" parent type "memory_slice" parent index 10
			Pin 11 port name "data2" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 46 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 29 port_name "data"
					Input edge outputs
					pin number 11 port_name "data2" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 11 port_name "data2"
					Output edge outputs
					pin number 0 port_name "data2" parent type "memory_slice" parent index 11
			Pin 12 port name "data2" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 48 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 30 port_name "data"
					Input edge outputs
					pin number 12 port_name "data2" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 12 port_name "data2"
					Output edge outputs
					pin number 0 port_name "data2" parent type "memory_slice" parent index 12
			Pin 13 port name "data2" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 50 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 31 port_name "data"
					Input edge outputs
					pin number 13 port_name "data2" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 13 port_name "data2"
					Output edge outputs
					pin number 0 port_name "data2" parent type "memory_slice" parent index 13
			Pin 14 port name "data2" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 52 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 32 port_name "data"
					Input edge outputs
					pin number 14 port_name "data2" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 14 port_name "data2"
					Output edge outputs
					pin number 0 port_name "data2" parent type "memory_slice" parent index 14
			Pin 15 port name "data2" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 54 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 33 port_name "data"
					Input edge outputs
					pin number 15 port_name "data2" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 15 port_name "data2"
					Output edge outputs
					pin number 0 port_name "data2" parent type "memory_slice" parent index 15
			Pin 16 port name "data2" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 56 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 34 port_name "data"
					Input edge outputs
					pin number 16 port_name "data2" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 16 port_name "data2"
					Output edge outputs
					pin number 0 port_name "data2" parent type "memory_slice" parent index 16
			Pin 17 port name "data2" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 58 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 35 port_name "data"
					Input edge outputs
					pin number 17 port_name "data2" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 17 port_name "data2"
					Output edge outputs
					pin number 0 port_name "data2" parent type "memory_slice" parent index 17
		Port "we1": num_pins 1 type 0 parent name "mem_1024x18_dp"
			Pin 0 port name "we1" num input edges 1 num output edges 18 parent type "mem_1024x18_dp" parent index 0
				pin class 22 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "we1"
					Input edge outputs
					pin number 0 port_name "we1" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we1"
					Output edge outputs
					pin number 0 port_name "we1" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we1"
					Output edge outputs
					pin number 0 port_name "we1" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we1"
					Output edge outputs
					pin number 0 port_name "we1" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we1"
					Output edge outputs
					pin number 0 port_name "we1" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we1"
					Output edge outputs
					pin number 0 port_name "we1" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we1"
					Output edge outputs
					pin number 0 port_name "we1" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we1"
					Output edge outputs
					pin number 0 port_name "we1" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we1"
					Output edge outputs
					pin number 0 port_name "we1" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we1"
					Output edge outputs
					pin number 0 port_name "we1" parent type "memory_slice" parent index 8
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we1"
					Output edge outputs
					pin number 0 port_name "we1" parent type "memory_slice" parent index 9
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we1"
					Output edge outputs
					pin number 0 port_name "we1" parent type "memory_slice" parent index 10
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we1"
					Output edge outputs
					pin number 0 port_name "we1" parent type "memory_slice" parent index 11
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we1"
					Output edge outputs
					pin number 0 port_name "we1" parent type "memory_slice" parent index 12
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we1"
					Output edge outputs
					pin number 0 port_name "we1" parent type "memory_slice" parent index 13
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we1"
					Output edge outputs
					pin number 0 port_name "we1" parent type "memory_slice" parent index 14
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we1"
					Output edge outputs
					pin number 0 port_name "we1" parent type "memory_slice" parent index 15
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we1"
					Output edge outputs
					pin number 0 port_name "we1" parent type "memory_slice" parent index 16
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we1"
					Output edge outputs
					pin number 0 port_name "we1" parent type "memory_slice" parent index 17
		Port "we2": num_pins 1 type 0 parent name "mem_1024x18_dp"
			Pin 0 port name "we2" num input edges 1 num output edges 18 parent type "mem_1024x18_dp" parent index 0
				pin class 23 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "we2"
					Input edge outputs
					pin number 0 port_name "we2" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we2"
					Output edge outputs
					pin number 0 port_name "we2" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we2"
					Output edge outputs
					pin number 0 port_name "we2" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we2"
					Output edge outputs
					pin number 0 port_name "we2" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we2"
					Output edge outputs
					pin number 0 port_name "we2" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we2"
					Output edge outputs
					pin number 0 port_name "we2" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we2"
					Output edge outputs
					pin number 0 port_name "we2" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we2"
					Output edge outputs
					pin number 0 port_name "we2" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we2"
					Output edge outputs
					pin number 0 port_name "we2" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we2"
					Output edge outputs
					pin number 0 port_name "we2" parent type "memory_slice" parent index 8
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we2"
					Output edge outputs
					pin number 0 port_name "we2" parent type "memory_slice" parent index 9
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we2"
					Output edge outputs
					pin number 0 port_name "we2" parent type "memory_slice" parent index 10
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we2"
					Output edge outputs
					pin number 0 port_name "we2" parent type "memory_slice" parent index 11
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we2"
					Output edge outputs
					pin number 0 port_name "we2" parent type "memory_slice" parent index 12
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we2"
					Output edge outputs
					pin number 0 port_name "we2" parent type "memory_slice" parent index 13
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we2"
					Output edge outputs
					pin number 0 port_name "we2" parent type "memory_slice" parent index 14
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we2"
					Output edge outputs
					pin number 0 port_name "we2" parent type "memory_slice" parent index 15
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we2"
					Output edge outputs
					pin number 0 port_name "we2" parent type "memory_slice" parent index 16
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we2"
					Output edge outputs
					pin number 0 port_name "we2" parent type "memory_slice" parent index 17
		Output Ports: total ports 2
				Port "out1": num_pins 18 type 1 parent name "mem_1024x18_dp"
			Pin 0 port name "out1" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out1"
					Input edge outputs
					pin number 0 port_name "out1" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out1"
					Output edge outputs
					pin number 0 port_name "out" parent type "memory" parent index 0
			Pin 1 port name "out1" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 2 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out1"
					Input edge outputs
					pin number 1 port_name "out1" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "out1"
					Output edge outputs
					pin number 1 port_name "out" parent type "memory" parent index 0
			Pin 2 port name "out1" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 4 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out1"
					Input edge outputs
					pin number 2 port_name "out1" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "out1"
					Output edge outputs
					pin number 2 port_name "out" parent type "memory" parent index 0
			Pin 3 port name "out1" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 6 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out1"
					Input edge outputs
					pin number 3 port_name "out1" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "out1"
					Output edge outputs
					pin number 3 port_name "out" parent type "memory" parent index 0
			Pin 4 port name "out1" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 8 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out1"
					Input edge outputs
					pin number 4 port_name "out1" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "out1"
					Output edge outputs
					pin number 4 port_name "out" parent type "memory" parent index 0
			Pin 5 port name "out1" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 10 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out1"
					Input edge outputs
					pin number 5 port_name "out1" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "out1"
					Output edge outputs
					pin number 5 port_name "out" parent type "memory" parent index 0
			Pin 6 port name "out1" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 12 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out1"
					Input edge outputs
					pin number 6 port_name "out1" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "out1"
					Output edge outputs
					pin number 6 port_name "out" parent type "memory" parent index 0
			Pin 7 port name "out1" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 14 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out1"
					Input edge outputs
					pin number 7 port_name "out1" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "out1"
					Output edge outputs
					pin number 7 port_name "out" parent type "memory" parent index 0
			Pin 8 port name "out1" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 16 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out1"
					Input edge outputs
					pin number 8 port_name "out1" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "out1"
					Output edge outputs
					pin number 8 port_name "out" parent type "memory" parent index 0
			Pin 9 port name "out1" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 18 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out1"
					Input edge outputs
					pin number 9 port_name "out1" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "out1"
					Output edge outputs
					pin number 9 port_name "out" parent type "memory" parent index 0
			Pin 10 port name "out1" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 20 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out1"
					Input edge outputs
					pin number 10 port_name "out1" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "out1"
					Output edge outputs
					pin number 10 port_name "out" parent type "memory" parent index 0
			Pin 11 port name "out1" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 22 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out1"
					Input edge outputs
					pin number 11 port_name "out1" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 11 port_name "out1"
					Output edge outputs
					pin number 11 port_name "out" parent type "memory" parent index 0
			Pin 12 port name "out1" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 24 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out1"
					Input edge outputs
					pin number 12 port_name "out1" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 12 port_name "out1"
					Output edge outputs
					pin number 12 port_name "out" parent type "memory" parent index 0
			Pin 13 port name "out1" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 26 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out1"
					Input edge outputs
					pin number 13 port_name "out1" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 13 port_name "out1"
					Output edge outputs
					pin number 13 port_name "out" parent type "memory" parent index 0
			Pin 14 port name "out1" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 28 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out1"
					Input edge outputs
					pin number 14 port_name "out1" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 14 port_name "out1"
					Output edge outputs
					pin number 14 port_name "out" parent type "memory" parent index 0
			Pin 15 port name "out1" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 30 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out1"
					Input edge outputs
					pin number 15 port_name "out1" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 15 port_name "out1"
					Output edge outputs
					pin number 15 port_name "out" parent type "memory" parent index 0
			Pin 16 port name "out1" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 32 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out1"
					Input edge outputs
					pin number 16 port_name "out1" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 16 port_name "out1"
					Output edge outputs
					pin number 16 port_name "out" parent type "memory" parent index 0
			Pin 17 port name "out1" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 34 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out1"
					Input edge outputs
					pin number 17 port_name "out1" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 17 port_name "out1"
					Output edge outputs
					pin number 17 port_name "out" parent type "memory" parent index 0
		Port "out2": num_pins 18 type 1 parent name "mem_1024x18_dp"
			Pin 0 port name "out2" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 1 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out2"
					Input edge outputs
					pin number 0 port_name "out2" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out2"
					Output edge outputs
					pin number 18 port_name "out" parent type "memory" parent index 0
			Pin 1 port name "out2" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 3 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out2"
					Input edge outputs
					pin number 1 port_name "out2" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "out2"
					Output edge outputs
					pin number 19 port_name "out" parent type "memory" parent index 0
			Pin 2 port name "out2" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 5 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out2"
					Input edge outputs
					pin number 2 port_name "out2" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "out2"
					Output edge outputs
					pin number 20 port_name "out" parent type "memory" parent index 0
			Pin 3 port name "out2" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 7 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out2"
					Input edge outputs
					pin number 3 port_name "out2" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "out2"
					Output edge outputs
					pin number 21 port_name "out" parent type "memory" parent index 0
			Pin 4 port name "out2" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 9 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out2"
					Input edge outputs
					pin number 4 port_name "out2" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "out2"
					Output edge outputs
					pin number 22 port_name "out" parent type "memory" parent index 0
			Pin 5 port name "out2" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 11 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out2"
					Input edge outputs
					pin number 5 port_name "out2" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "out2"
					Output edge outputs
					pin number 23 port_name "out" parent type "memory" parent index 0
			Pin 6 port name "out2" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 13 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out2"
					Input edge outputs
					pin number 6 port_name "out2" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "out2"
					Output edge outputs
					pin number 24 port_name "out" parent type "memory" parent index 0
			Pin 7 port name "out2" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 15 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out2"
					Input edge outputs
					pin number 7 port_name "out2" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "out2"
					Output edge outputs
					pin number 25 port_name "out" parent type "memory" parent index 0
			Pin 8 port name "out2" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 17 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out2"
					Input edge outputs
					pin number 8 port_name "out2" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "out2"
					Output edge outputs
					pin number 26 port_name "out" parent type "memory" parent index 0
			Pin 9 port name "out2" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 19 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out2"
					Input edge outputs
					pin number 9 port_name "out2" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "out2"
					Output edge outputs
					pin number 27 port_name "out" parent type "memory" parent index 0
			Pin 10 port name "out2" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 21 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out2"
					Input edge outputs
					pin number 10 port_name "out2" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "out2"
					Output edge outputs
					pin number 28 port_name "out" parent type "memory" parent index 0
			Pin 11 port name "out2" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 23 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out2"
					Input edge outputs
					pin number 11 port_name "out2" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 11 port_name "out2"
					Output edge outputs
					pin number 29 port_name "out" parent type "memory" parent index 0
			Pin 12 port name "out2" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 25 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out2"
					Input edge outputs
					pin number 12 port_name "out2" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 12 port_name "out2"
					Output edge outputs
					pin number 30 port_name "out" parent type "memory" parent index 0
			Pin 13 port name "out2" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 27 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out2"
					Input edge outputs
					pin number 13 port_name "out2" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 13 port_name "out2"
					Output edge outputs
					pin number 31 port_name "out" parent type "memory" parent index 0
			Pin 14 port name "out2" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 29 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out2"
					Input edge outputs
					pin number 14 port_name "out2" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 14 port_name "out2"
					Output edge outputs
					pin number 32 port_name "out" parent type "memory" parent index 0
			Pin 15 port name "out2" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 31 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out2"
					Input edge outputs
					pin number 15 port_name "out2" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 15 port_name "out2"
					Output edge outputs
					pin number 33 port_name "out" parent type "memory" parent index 0
			Pin 16 port name "out2" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 33 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out2"
					Input edge outputs
					pin number 16 port_name "out2" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 16 port_name "out2"
					Output edge outputs
					pin number 34 port_name "out" parent type "memory" parent index 0
			Pin 17 port name "out2" num input edges 1 num output edges 1 parent type "mem_1024x18_dp" parent index 0
				pin class 35 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out2"
					Input edge outputs
					pin number 17 port_name "out2" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 17 port_name "out2"
					Output edge outputs
					pin number 35 port_name "out" parent type "memory" parent index 0
		Clock Ports: total ports 1
				Port "clk": num_pins 1 type 0 parent name "mem_1024x18_dp"
			Pin 0 port name "clk" num input edges 1 num output edges 18 parent type "mem_1024x18_dp" parent index 0
				pin class 24 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "clk"
					Input edge outputs
					pin number 0 port_name "clk" parent type "mem_1024x18_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 8
				Output edge 9 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 9
				Output edge 10 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 10
				Output edge 11 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 11
				Output edge 12 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 12
				Output edge 13 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 13
				Output edge 14 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 14
				Output edge 15 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 15
				Output edge 16 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 16
				Output edge 17 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 17
		Input class 0: 1 pins, Input class 1: 1 pins, Input class 2: 1 pins, Input class 3: 1 pins, Input class 4: 1 pins, Input class 5: 1 pins, Input class 6: 1 pins, Input class 7: 1 pins, Input class 8: 1 pins, Input class 9: 1 pins, Input class 10: 1 pins, Input class 11: 1 pins, Input class 12: 1 pins, Input class 13: 1 pins, Input class 14: 1 pins, Input class 15: 1 pins, Input class 16: 1 pins, Input class 17: 1 pins, Input class 18: 1 pins, Input class 19: 1 pins, Input class 20: 1 pins, Input class 21: 1 pins, Input class 22: 1 pins, Input class 23: 1 pins, Input class 24: 1 pins, Input class 25: 1 pins, Input class 26: 1 pins, Input class 27: 1 pins, Input class 28: 1 pins, Input class 29: 1 pins, Input class 30: 1 pins, Input class 31: 1 pins, Input class 32: 1 pins, Input class 33: 1 pins, Input class 34: 1 pins, Input class 35: 1 pins, Input class 36: 1 pins, Input class 37: 1 pins, Input class 38: 1 pins, Input class 39: 1 pins, Input class 40: 1 pins, Input class 41: 1 pins, Input class 42: 1 pins, Input class 43: 1 pins, Input class 44: 1 pins, Input class 45: 1 pins, Input class 46: 1 pins, Input class 47: 1 pins, Input class 48: 1 pins, Input class 49: 1 pins, Input class 50: 1 pins, Input class 51: 1 pins, Input class 52: 1 pins, Input class 53: 1 pins, Input class 54: 1 pins, Input class 55: 1 pins, Input class 56: 1 pins, Input class 57: 1 pins, Input class 58: 1 pins, Input class 59: 0 pins, 
		Output class 0: 1 pins, Output class 1: 1 pins, Output class 2: 1 pins, Output class 3: 1 pins, Output class 4: 1 pins, Output class 5: 1 pins, Output class 6: 1 pins, Output class 7: 1 pins, Output class 8: 1 pins, Output class 9: 1 pins, Output class 10: 1 pins, Output class 11: 1 pins, Output class 12: 1 pins, Output class 13: 1 pins, Output class 14: 1 pins, Output class 15: 1 pins, Output class 16: 1 pins, Output class 17: 1 pins, Output class 18: 1 pins, Output class 19: 1 pins, Output class 20: 1 pins, Output class 21: 1 pins, Output class 22: 1 pins, Output class 23: 1 pins, Output class 24: 1 pins, Output class 25: 1 pins, Output class 26: 1 pins, Output class 27: 1 pins, Output class 28: 1 pins, Output class 29: 1 pins, Output class 30: 1 pins, Output class 31: 1 pins, Output class 32: 1 pins, Output class 33: 1 pins, Output class 34: 1 pins, Output class 35: 1 pins, Output class 36: 0 pins, 
		Children:
			Physical Block: type "memory_slice"  index 0  num_children 18
				Parent Block: type "mem_1024x18_dp" index 0 
			Input Ports: total ports 6
						Port "addr1": num_pins 10 type 0 parent name "memory_slice"
				Pin 0 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr1"
						Input edge outputs
						pin number 0 port_name "addr1" parent type "memory_slice" parent index 0
				Pin 1 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr1"
						Input edge outputs
						pin number 1 port_name "addr1" parent type "memory_slice" parent index 0
				Pin 2 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr1"
						Input edge outputs
						pin number 2 port_name "addr1" parent type "memory_slice" parent index 0
				Pin 3 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr1"
						Input edge outputs
						pin number 3 port_name "addr1" parent type "memory_slice" parent index 0
				Pin 4 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr1"
						Input edge outputs
						pin number 4 port_name "addr1" parent type "memory_slice" parent index 0
				Pin 5 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr1"
						Input edge outputs
						pin number 5 port_name "addr1" parent type "memory_slice" parent index 0
				Pin 6 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr1"
						Input edge outputs
						pin number 6 port_name "addr1" parent type "memory_slice" parent index 0
				Pin 7 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr1"
						Input edge outputs
						pin number 7 port_name "addr1" parent type "memory_slice" parent index 0
				Pin 8 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr1"
						Input edge outputs
						pin number 8 port_name "addr1" parent type "memory_slice" parent index 0
				Pin 9 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr1"
						Input edge outputs
						pin number 9 port_name "addr1" parent type "memory_slice" parent index 0
			Port "addr2": num_pins 10 type 0 parent name "memory_slice"
				Pin 0 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 52), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr2"
						Input edge outputs
						pin number 0 port_name "addr2" parent type "memory_slice" parent index 0
				Pin 1 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 53), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr2"
						Input edge outputs
						pin number 1 port_name "addr2" parent type "memory_slice" parent index 0
				Pin 2 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 54), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr2"
						Input edge outputs
						pin number 2 port_name "addr2" parent type "memory_slice" parent index 0
				Pin 3 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 55), (1 13), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr2"
						Input edge outputs
						pin number 3 port_name "addr2" parent type "memory_slice" parent index 0
				Pin 4 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 56), (1 14), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr2"
						Input edge outputs
						pin number 4 port_name "addr2" parent type "memory_slice" parent index 0
				Pin 5 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 57), (1 15), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr2"
						Input edge outputs
						pin number 5 port_name "addr2" parent type "memory_slice" parent index 0
				Pin 6 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 58), (1 16), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr2"
						Input edge outputs
						pin number 6 port_name "addr2" parent type "memory_slice" parent index 0
				Pin 7 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 59), (1 17), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr2"
						Input edge outputs
						pin number 7 port_name "addr2" parent type "memory_slice" parent index 0
				Pin 8 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 60), (1 18), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr2"
						Input edge outputs
						pin number 8 port_name "addr2" parent type "memory_slice" parent index 0
				Pin 9 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 61), (1 19), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr2"
						Input edge outputs
						pin number 9 port_name "addr2" parent type "memory_slice" parent index 0
			Port "data1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 9), (1 20), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "data1"
						Input edge outputs
						pin number 0 port_name "data1" parent type "memory_slice" parent index 0
			Port "data2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 29), (1 21), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "data2"
						Input edge outputs
						pin number 0 port_name "data2" parent type "memory_slice" parent index 0
			Port "we1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 10), (1 22), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we1"
						Input edge outputs
						pin number 0 port_name "we1" parent type "memory_slice" parent index 0
			Port "we2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 62), (1 23), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we2"
						Input edge outputs
						pin number 0 port_name "we2" parent type "memory_slice" parent index 0
			Output Ports: total ports 2
						Port "out1": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out1" num input edges 0 num output edges 1 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 0), (1 0), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out1"
						Output edge outputs
						pin number 0 port_name "out1" parent type "mem_1024x18_dp" parent index 0
			Port "out2": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out2" num input edges 0 num output edges 1 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 18), (1 1), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out2"
						Output edge outputs
						pin number 0 port_name "out2" parent type "mem_1024x18_dp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 11), (1 24), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 0
			
			
			Physical Block: type "memory_slice"  index 1  num_children 18
				Parent Block: type "mem_1024x18_dp" index 0 
			Input Ports: total ports 6
						Port "addr1": num_pins 10 type 0 parent name "memory_slice"
				Pin 0 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr1"
						Input edge outputs
						pin number 0 port_name "addr1" parent type "memory_slice" parent index 1
				Pin 1 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr1"
						Input edge outputs
						pin number 1 port_name "addr1" parent type "memory_slice" parent index 1
				Pin 2 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr1"
						Input edge outputs
						pin number 2 port_name "addr1" parent type "memory_slice" parent index 1
				Pin 3 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr1"
						Input edge outputs
						pin number 3 port_name "addr1" parent type "memory_slice" parent index 1
				Pin 4 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr1"
						Input edge outputs
						pin number 4 port_name "addr1" parent type "memory_slice" parent index 1
				Pin 5 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr1"
						Input edge outputs
						pin number 5 port_name "addr1" parent type "memory_slice" parent index 1
				Pin 6 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr1"
						Input edge outputs
						pin number 6 port_name "addr1" parent type "memory_slice" parent index 1
				Pin 7 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr1"
						Input edge outputs
						pin number 7 port_name "addr1" parent type "memory_slice" parent index 1
				Pin 8 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr1"
						Input edge outputs
						pin number 8 port_name "addr1" parent type "memory_slice" parent index 1
				Pin 9 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr1"
						Input edge outputs
						pin number 9 port_name "addr1" parent type "memory_slice" parent index 1
			Port "addr2": num_pins 10 type 0 parent name "memory_slice"
				Pin 0 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 52), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr2"
						Input edge outputs
						pin number 0 port_name "addr2" parent type "memory_slice" parent index 1
				Pin 1 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 53), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr2"
						Input edge outputs
						pin number 1 port_name "addr2" parent type "memory_slice" parent index 1
				Pin 2 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 54), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr2"
						Input edge outputs
						pin number 2 port_name "addr2" parent type "memory_slice" parent index 1
				Pin 3 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 55), (1 13), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr2"
						Input edge outputs
						pin number 3 port_name "addr2" parent type "memory_slice" parent index 1
				Pin 4 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 56), (1 14), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr2"
						Input edge outputs
						pin number 4 port_name "addr2" parent type "memory_slice" parent index 1
				Pin 5 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 57), (1 15), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr2"
						Input edge outputs
						pin number 5 port_name "addr2" parent type "memory_slice" parent index 1
				Pin 6 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 58), (1 16), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr2"
						Input edge outputs
						pin number 6 port_name "addr2" parent type "memory_slice" parent index 1
				Pin 7 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 59), (1 17), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr2"
						Input edge outputs
						pin number 7 port_name "addr2" parent type "memory_slice" parent index 1
				Pin 8 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 60), (1 18), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr2"
						Input edge outputs
						pin number 8 port_name "addr2" parent type "memory_slice" parent index 1
				Pin 9 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 61), (1 19), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr2"
						Input edge outputs
						pin number 9 port_name "addr2" parent type "memory_slice" parent index 1
			Port "data1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 12), (1 25), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "data1"
						Input edge outputs
						pin number 0 port_name "data1" parent type "memory_slice" parent index 1
			Port "data2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 30), (1 26), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "data2"
						Input edge outputs
						pin number 0 port_name "data2" parent type "memory_slice" parent index 1
			Port "we1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 10), (1 22), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we1"
						Input edge outputs
						pin number 0 port_name "we1" parent type "memory_slice" parent index 1
			Port "we2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 62), (1 23), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we2"
						Input edge outputs
						pin number 0 port_name "we2" parent type "memory_slice" parent index 1
			Output Ports: total ports 2
						Port "out1": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out1" num input edges 0 num output edges 1 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 1), (1 2), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out1"
						Output edge outputs
						pin number 1 port_name "out1" parent type "mem_1024x18_dp" parent index 0
			Port "out2": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out2" num input edges 0 num output edges 1 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 19), (1 3), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out2"
						Output edge outputs
						pin number 1 port_name "out2" parent type "mem_1024x18_dp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 11), (1 24), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 1
			
			
			Physical Block: type "memory_slice"  index 2  num_children 18
				Parent Block: type "mem_1024x18_dp" index 0 
			Input Ports: total ports 6
						Port "addr1": num_pins 10 type 0 parent name "memory_slice"
				Pin 0 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr1"
						Input edge outputs
						pin number 0 port_name "addr1" parent type "memory_slice" parent index 2
				Pin 1 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr1"
						Input edge outputs
						pin number 1 port_name "addr1" parent type "memory_slice" parent index 2
				Pin 2 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr1"
						Input edge outputs
						pin number 2 port_name "addr1" parent type "memory_slice" parent index 2
				Pin 3 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr1"
						Input edge outputs
						pin number 3 port_name "addr1" parent type "memory_slice" parent index 2
				Pin 4 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr1"
						Input edge outputs
						pin number 4 port_name "addr1" parent type "memory_slice" parent index 2
				Pin 5 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr1"
						Input edge outputs
						pin number 5 port_name "addr1" parent type "memory_slice" parent index 2
				Pin 6 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr1"
						Input edge outputs
						pin number 6 port_name "addr1" parent type "memory_slice" parent index 2
				Pin 7 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr1"
						Input edge outputs
						pin number 7 port_name "addr1" parent type "memory_slice" parent index 2
				Pin 8 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr1"
						Input edge outputs
						pin number 8 port_name "addr1" parent type "memory_slice" parent index 2
				Pin 9 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr1"
						Input edge outputs
						pin number 9 port_name "addr1" parent type "memory_slice" parent index 2
			Port "addr2": num_pins 10 type 0 parent name "memory_slice"
				Pin 0 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 52), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr2"
						Input edge outputs
						pin number 0 port_name "addr2" parent type "memory_slice" parent index 2
				Pin 1 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 53), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr2"
						Input edge outputs
						pin number 1 port_name "addr2" parent type "memory_slice" parent index 2
				Pin 2 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 54), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr2"
						Input edge outputs
						pin number 2 port_name "addr2" parent type "memory_slice" parent index 2
				Pin 3 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 55), (1 13), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr2"
						Input edge outputs
						pin number 3 port_name "addr2" parent type "memory_slice" parent index 2
				Pin 4 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 56), (1 14), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr2"
						Input edge outputs
						pin number 4 port_name "addr2" parent type "memory_slice" parent index 2
				Pin 5 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 57), (1 15), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr2"
						Input edge outputs
						pin number 5 port_name "addr2" parent type "memory_slice" parent index 2
				Pin 6 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 58), (1 16), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr2"
						Input edge outputs
						pin number 6 port_name "addr2" parent type "memory_slice" parent index 2
				Pin 7 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 59), (1 17), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr2"
						Input edge outputs
						pin number 7 port_name "addr2" parent type "memory_slice" parent index 2
				Pin 8 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 60), (1 18), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr2"
						Input edge outputs
						pin number 8 port_name "addr2" parent type "memory_slice" parent index 2
				Pin 9 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 61), (1 19), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr2"
						Input edge outputs
						pin number 9 port_name "addr2" parent type "memory_slice" parent index 2
			Port "data1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 13), (1 27), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "data1"
						Input edge outputs
						pin number 0 port_name "data1" parent type "memory_slice" parent index 2
			Port "data2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 31), (1 28), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "data2"
						Input edge outputs
						pin number 0 port_name "data2" parent type "memory_slice" parent index 2
			Port "we1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 10), (1 22), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we1"
						Input edge outputs
						pin number 0 port_name "we1" parent type "memory_slice" parent index 2
			Port "we2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 62), (1 23), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we2"
						Input edge outputs
						pin number 0 port_name "we2" parent type "memory_slice" parent index 2
			Output Ports: total ports 2
						Port "out1": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out1" num input edges 0 num output edges 1 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 2), (1 4), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out1"
						Output edge outputs
						pin number 2 port_name "out1" parent type "mem_1024x18_dp" parent index 0
			Port "out2": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out2" num input edges 0 num output edges 1 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 20), (1 5), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out2"
						Output edge outputs
						pin number 2 port_name "out2" parent type "mem_1024x18_dp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 11), (1 24), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 2
			
			
			Physical Block: type "memory_slice"  index 3  num_children 18
				Parent Block: type "mem_1024x18_dp" index 0 
			Input Ports: total ports 6
						Port "addr1": num_pins 10 type 0 parent name "memory_slice"
				Pin 0 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr1"
						Input edge outputs
						pin number 0 port_name "addr1" parent type "memory_slice" parent index 3
				Pin 1 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr1"
						Input edge outputs
						pin number 1 port_name "addr1" parent type "memory_slice" parent index 3
				Pin 2 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr1"
						Input edge outputs
						pin number 2 port_name "addr1" parent type "memory_slice" parent index 3
				Pin 3 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr1"
						Input edge outputs
						pin number 3 port_name "addr1" parent type "memory_slice" parent index 3
				Pin 4 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr1"
						Input edge outputs
						pin number 4 port_name "addr1" parent type "memory_slice" parent index 3
				Pin 5 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr1"
						Input edge outputs
						pin number 5 port_name "addr1" parent type "memory_slice" parent index 3
				Pin 6 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr1"
						Input edge outputs
						pin number 6 port_name "addr1" parent type "memory_slice" parent index 3
				Pin 7 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr1"
						Input edge outputs
						pin number 7 port_name "addr1" parent type "memory_slice" parent index 3
				Pin 8 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr1"
						Input edge outputs
						pin number 8 port_name "addr1" parent type "memory_slice" parent index 3
				Pin 9 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr1"
						Input edge outputs
						pin number 9 port_name "addr1" parent type "memory_slice" parent index 3
			Port "addr2": num_pins 10 type 0 parent name "memory_slice"
				Pin 0 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 52), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr2"
						Input edge outputs
						pin number 0 port_name "addr2" parent type "memory_slice" parent index 3
				Pin 1 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 53), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr2"
						Input edge outputs
						pin number 1 port_name "addr2" parent type "memory_slice" parent index 3
				Pin 2 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 54), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr2"
						Input edge outputs
						pin number 2 port_name "addr2" parent type "memory_slice" parent index 3
				Pin 3 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 55), (1 13), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr2"
						Input edge outputs
						pin number 3 port_name "addr2" parent type "memory_slice" parent index 3
				Pin 4 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 56), (1 14), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr2"
						Input edge outputs
						pin number 4 port_name "addr2" parent type "memory_slice" parent index 3
				Pin 5 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 57), (1 15), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr2"
						Input edge outputs
						pin number 5 port_name "addr2" parent type "memory_slice" parent index 3
				Pin 6 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 58), (1 16), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr2"
						Input edge outputs
						pin number 6 port_name "addr2" parent type "memory_slice" parent index 3
				Pin 7 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 59), (1 17), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr2"
						Input edge outputs
						pin number 7 port_name "addr2" parent type "memory_slice" parent index 3
				Pin 8 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 60), (1 18), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr2"
						Input edge outputs
						pin number 8 port_name "addr2" parent type "memory_slice" parent index 3
				Pin 9 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 61), (1 19), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr2"
						Input edge outputs
						pin number 9 port_name "addr2" parent type "memory_slice" parent index 3
			Port "data1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 14), (1 29), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "data1"
						Input edge outputs
						pin number 0 port_name "data1" parent type "memory_slice" parent index 3
			Port "data2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 32), (1 30), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "data2"
						Input edge outputs
						pin number 0 port_name "data2" parent type "memory_slice" parent index 3
			Port "we1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 10), (1 22), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we1"
						Input edge outputs
						pin number 0 port_name "we1" parent type "memory_slice" parent index 3
			Port "we2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 62), (1 23), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we2"
						Input edge outputs
						pin number 0 port_name "we2" parent type "memory_slice" parent index 3
			Output Ports: total ports 2
						Port "out1": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out1" num input edges 0 num output edges 1 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 3), (1 6), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out1"
						Output edge outputs
						pin number 3 port_name "out1" parent type "mem_1024x18_dp" parent index 0
			Port "out2": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out2" num input edges 0 num output edges 1 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 21), (1 7), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out2"
						Output edge outputs
						pin number 3 port_name "out2" parent type "mem_1024x18_dp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 11), (1 24), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 3
			
			
			Physical Block: type "memory_slice"  index 4  num_children 18
				Parent Block: type "mem_1024x18_dp" index 0 
			Input Ports: total ports 6
						Port "addr1": num_pins 10 type 0 parent name "memory_slice"
				Pin 0 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr1"
						Input edge outputs
						pin number 0 port_name "addr1" parent type "memory_slice" parent index 4
				Pin 1 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr1"
						Input edge outputs
						pin number 1 port_name "addr1" parent type "memory_slice" parent index 4
				Pin 2 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr1"
						Input edge outputs
						pin number 2 port_name "addr1" parent type "memory_slice" parent index 4
				Pin 3 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr1"
						Input edge outputs
						pin number 3 port_name "addr1" parent type "memory_slice" parent index 4
				Pin 4 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr1"
						Input edge outputs
						pin number 4 port_name "addr1" parent type "memory_slice" parent index 4
				Pin 5 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr1"
						Input edge outputs
						pin number 5 port_name "addr1" parent type "memory_slice" parent index 4
				Pin 6 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr1"
						Input edge outputs
						pin number 6 port_name "addr1" parent type "memory_slice" parent index 4
				Pin 7 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr1"
						Input edge outputs
						pin number 7 port_name "addr1" parent type "memory_slice" parent index 4
				Pin 8 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr1"
						Input edge outputs
						pin number 8 port_name "addr1" parent type "memory_slice" parent index 4
				Pin 9 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr1"
						Input edge outputs
						pin number 9 port_name "addr1" parent type "memory_slice" parent index 4
			Port "addr2": num_pins 10 type 0 parent name "memory_slice"
				Pin 0 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 52), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr2"
						Input edge outputs
						pin number 0 port_name "addr2" parent type "memory_slice" parent index 4
				Pin 1 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 53), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr2"
						Input edge outputs
						pin number 1 port_name "addr2" parent type "memory_slice" parent index 4
				Pin 2 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 54), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr2"
						Input edge outputs
						pin number 2 port_name "addr2" parent type "memory_slice" parent index 4
				Pin 3 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 55), (1 13), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr2"
						Input edge outputs
						pin number 3 port_name "addr2" parent type "memory_slice" parent index 4
				Pin 4 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 56), (1 14), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr2"
						Input edge outputs
						pin number 4 port_name "addr2" parent type "memory_slice" parent index 4
				Pin 5 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 57), (1 15), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr2"
						Input edge outputs
						pin number 5 port_name "addr2" parent type "memory_slice" parent index 4
				Pin 6 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 58), (1 16), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr2"
						Input edge outputs
						pin number 6 port_name "addr2" parent type "memory_slice" parent index 4
				Pin 7 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 59), (1 17), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr2"
						Input edge outputs
						pin number 7 port_name "addr2" parent type "memory_slice" parent index 4
				Pin 8 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 60), (1 18), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr2"
						Input edge outputs
						pin number 8 port_name "addr2" parent type "memory_slice" parent index 4
				Pin 9 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 61), (1 19), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr2"
						Input edge outputs
						pin number 9 port_name "addr2" parent type "memory_slice" parent index 4
			Port "data1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 15), (1 31), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "data1"
						Input edge outputs
						pin number 0 port_name "data1" parent type "memory_slice" parent index 4
			Port "data2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 33), (1 32), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "data2"
						Input edge outputs
						pin number 0 port_name "data2" parent type "memory_slice" parent index 4
			Port "we1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 10), (1 22), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we1"
						Input edge outputs
						pin number 0 port_name "we1" parent type "memory_slice" parent index 4
			Port "we2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 62), (1 23), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we2"
						Input edge outputs
						pin number 0 port_name "we2" parent type "memory_slice" parent index 4
			Output Ports: total ports 2
						Port "out1": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out1" num input edges 0 num output edges 1 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 4), (1 8), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out1"
						Output edge outputs
						pin number 4 port_name "out1" parent type "mem_1024x18_dp" parent index 0
			Port "out2": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out2" num input edges 0 num output edges 1 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 22), (1 9), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out2"
						Output edge outputs
						pin number 4 port_name "out2" parent type "mem_1024x18_dp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 11), (1 24), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 4
			
			
			Physical Block: type "memory_slice"  index 5  num_children 18
				Parent Block: type "mem_1024x18_dp" index 0 
			Input Ports: total ports 6
						Port "addr1": num_pins 10 type 0 parent name "memory_slice"
				Pin 0 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr1"
						Input edge outputs
						pin number 0 port_name "addr1" parent type "memory_slice" parent index 5
				Pin 1 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr1"
						Input edge outputs
						pin number 1 port_name "addr1" parent type "memory_slice" parent index 5
				Pin 2 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr1"
						Input edge outputs
						pin number 2 port_name "addr1" parent type "memory_slice" parent index 5
				Pin 3 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr1"
						Input edge outputs
						pin number 3 port_name "addr1" parent type "memory_slice" parent index 5
				Pin 4 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr1"
						Input edge outputs
						pin number 4 port_name "addr1" parent type "memory_slice" parent index 5
				Pin 5 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr1"
						Input edge outputs
						pin number 5 port_name "addr1" parent type "memory_slice" parent index 5
				Pin 6 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr1"
						Input edge outputs
						pin number 6 port_name "addr1" parent type "memory_slice" parent index 5
				Pin 7 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr1"
						Input edge outputs
						pin number 7 port_name "addr1" parent type "memory_slice" parent index 5
				Pin 8 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr1"
						Input edge outputs
						pin number 8 port_name "addr1" parent type "memory_slice" parent index 5
				Pin 9 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr1"
						Input edge outputs
						pin number 9 port_name "addr1" parent type "memory_slice" parent index 5
			Port "addr2": num_pins 10 type 0 parent name "memory_slice"
				Pin 0 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 52), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr2"
						Input edge outputs
						pin number 0 port_name "addr2" parent type "memory_slice" parent index 5
				Pin 1 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 53), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr2"
						Input edge outputs
						pin number 1 port_name "addr2" parent type "memory_slice" parent index 5
				Pin 2 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 54), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr2"
						Input edge outputs
						pin number 2 port_name "addr2" parent type "memory_slice" parent index 5
				Pin 3 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 55), (1 13), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr2"
						Input edge outputs
						pin number 3 port_name "addr2" parent type "memory_slice" parent index 5
				Pin 4 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 56), (1 14), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr2"
						Input edge outputs
						pin number 4 port_name "addr2" parent type "memory_slice" parent index 5
				Pin 5 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 57), (1 15), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr2"
						Input edge outputs
						pin number 5 port_name "addr2" parent type "memory_slice" parent index 5
				Pin 6 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 58), (1 16), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr2"
						Input edge outputs
						pin number 6 port_name "addr2" parent type "memory_slice" parent index 5
				Pin 7 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 59), (1 17), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr2"
						Input edge outputs
						pin number 7 port_name "addr2" parent type "memory_slice" parent index 5
				Pin 8 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 60), (1 18), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr2"
						Input edge outputs
						pin number 8 port_name "addr2" parent type "memory_slice" parent index 5
				Pin 9 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 61), (1 19), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr2"
						Input edge outputs
						pin number 9 port_name "addr2" parent type "memory_slice" parent index 5
			Port "data1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 16), (1 33), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "data1"
						Input edge outputs
						pin number 0 port_name "data1" parent type "memory_slice" parent index 5
			Port "data2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 34), (1 34), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "data2"
						Input edge outputs
						pin number 0 port_name "data2" parent type "memory_slice" parent index 5
			Port "we1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 10), (1 22), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we1"
						Input edge outputs
						pin number 0 port_name "we1" parent type "memory_slice" parent index 5
			Port "we2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 62), (1 23), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we2"
						Input edge outputs
						pin number 0 port_name "we2" parent type "memory_slice" parent index 5
			Output Ports: total ports 2
						Port "out1": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out1" num input edges 0 num output edges 1 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 5), (1 10), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out1"
						Output edge outputs
						pin number 5 port_name "out1" parent type "mem_1024x18_dp" parent index 0
			Port "out2": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out2" num input edges 0 num output edges 1 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 23), (1 11), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out2"
						Output edge outputs
						pin number 5 port_name "out2" parent type "mem_1024x18_dp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 11), (1 24), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 5
			
			
			Physical Block: type "memory_slice"  index 6  num_children 18
				Parent Block: type "mem_1024x18_dp" index 0 
			Input Ports: total ports 6
						Port "addr1": num_pins 10 type 0 parent name "memory_slice"
				Pin 0 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr1"
						Input edge outputs
						pin number 0 port_name "addr1" parent type "memory_slice" parent index 6
				Pin 1 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr1"
						Input edge outputs
						pin number 1 port_name "addr1" parent type "memory_slice" parent index 6
				Pin 2 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr1"
						Input edge outputs
						pin number 2 port_name "addr1" parent type "memory_slice" parent index 6
				Pin 3 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr1"
						Input edge outputs
						pin number 3 port_name "addr1" parent type "memory_slice" parent index 6
				Pin 4 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr1"
						Input edge outputs
						pin number 4 port_name "addr1" parent type "memory_slice" parent index 6
				Pin 5 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr1"
						Input edge outputs
						pin number 5 port_name "addr1" parent type "memory_slice" parent index 6
				Pin 6 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr1"
						Input edge outputs
						pin number 6 port_name "addr1" parent type "memory_slice" parent index 6
				Pin 7 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr1"
						Input edge outputs
						pin number 7 port_name "addr1" parent type "memory_slice" parent index 6
				Pin 8 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr1"
						Input edge outputs
						pin number 8 port_name "addr1" parent type "memory_slice" parent index 6
				Pin 9 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr1"
						Input edge outputs
						pin number 9 port_name "addr1" parent type "memory_slice" parent index 6
			Port "addr2": num_pins 10 type 0 parent name "memory_slice"
				Pin 0 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 52), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr2"
						Input edge outputs
						pin number 0 port_name "addr2" parent type "memory_slice" parent index 6
				Pin 1 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 53), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr2"
						Input edge outputs
						pin number 1 port_name "addr2" parent type "memory_slice" parent index 6
				Pin 2 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 54), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr2"
						Input edge outputs
						pin number 2 port_name "addr2" parent type "memory_slice" parent index 6
				Pin 3 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 55), (1 13), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr2"
						Input edge outputs
						pin number 3 port_name "addr2" parent type "memory_slice" parent index 6
				Pin 4 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 56), (1 14), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr2"
						Input edge outputs
						pin number 4 port_name "addr2" parent type "memory_slice" parent index 6
				Pin 5 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 57), (1 15), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr2"
						Input edge outputs
						pin number 5 port_name "addr2" parent type "memory_slice" parent index 6
				Pin 6 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 58), (1 16), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr2"
						Input edge outputs
						pin number 6 port_name "addr2" parent type "memory_slice" parent index 6
				Pin 7 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 59), (1 17), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr2"
						Input edge outputs
						pin number 7 port_name "addr2" parent type "memory_slice" parent index 6
				Pin 8 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 60), (1 18), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr2"
						Input edge outputs
						pin number 8 port_name "addr2" parent type "memory_slice" parent index 6
				Pin 9 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 61), (1 19), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr2"
						Input edge outputs
						pin number 9 port_name "addr2" parent type "memory_slice" parent index 6
			Port "data1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 17), (1 35), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "data1"
						Input edge outputs
						pin number 0 port_name "data1" parent type "memory_slice" parent index 6
			Port "data2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 35), (1 36), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "data2"
						Input edge outputs
						pin number 0 port_name "data2" parent type "memory_slice" parent index 6
			Port "we1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 10), (1 22), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we1"
						Input edge outputs
						pin number 0 port_name "we1" parent type "memory_slice" parent index 6
			Port "we2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 62), (1 23), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we2"
						Input edge outputs
						pin number 0 port_name "we2" parent type "memory_slice" parent index 6
			Output Ports: total ports 2
						Port "out1": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out1" num input edges 0 num output edges 1 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 6), (1 12), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out1"
						Output edge outputs
						pin number 6 port_name "out1" parent type "mem_1024x18_dp" parent index 0
			Port "out2": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out2" num input edges 0 num output edges 1 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 24), (1 13), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out2"
						Output edge outputs
						pin number 6 port_name "out2" parent type "mem_1024x18_dp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 11), (1 24), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 6
			
			
			Physical Block: type "memory_slice"  index 7  num_children 18
				Parent Block: type "mem_1024x18_dp" index 0 
			Input Ports: total ports 6
						Port "addr1": num_pins 10 type 0 parent name "memory_slice"
				Pin 0 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr1"
						Input edge outputs
						pin number 0 port_name "addr1" parent type "memory_slice" parent index 7
				Pin 1 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr1"
						Input edge outputs
						pin number 1 port_name "addr1" parent type "memory_slice" parent index 7
				Pin 2 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr1"
						Input edge outputs
						pin number 2 port_name "addr1" parent type "memory_slice" parent index 7
				Pin 3 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr1"
						Input edge outputs
						pin number 3 port_name "addr1" parent type "memory_slice" parent index 7
				Pin 4 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr1"
						Input edge outputs
						pin number 4 port_name "addr1" parent type "memory_slice" parent index 7
				Pin 5 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr1"
						Input edge outputs
						pin number 5 port_name "addr1" parent type "memory_slice" parent index 7
				Pin 6 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr1"
						Input edge outputs
						pin number 6 port_name "addr1" parent type "memory_slice" parent index 7
				Pin 7 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr1"
						Input edge outputs
						pin number 7 port_name "addr1" parent type "memory_slice" parent index 7
				Pin 8 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr1"
						Input edge outputs
						pin number 8 port_name "addr1" parent type "memory_slice" parent index 7
				Pin 9 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr1"
						Input edge outputs
						pin number 9 port_name "addr1" parent type "memory_slice" parent index 7
			Port "addr2": num_pins 10 type 0 parent name "memory_slice"
				Pin 0 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 52), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr2"
						Input edge outputs
						pin number 0 port_name "addr2" parent type "memory_slice" parent index 7
				Pin 1 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 53), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr2"
						Input edge outputs
						pin number 1 port_name "addr2" parent type "memory_slice" parent index 7
				Pin 2 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 54), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr2"
						Input edge outputs
						pin number 2 port_name "addr2" parent type "memory_slice" parent index 7
				Pin 3 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 55), (1 13), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr2"
						Input edge outputs
						pin number 3 port_name "addr2" parent type "memory_slice" parent index 7
				Pin 4 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 56), (1 14), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr2"
						Input edge outputs
						pin number 4 port_name "addr2" parent type "memory_slice" parent index 7
				Pin 5 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 57), (1 15), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr2"
						Input edge outputs
						pin number 5 port_name "addr2" parent type "memory_slice" parent index 7
				Pin 6 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 58), (1 16), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr2"
						Input edge outputs
						pin number 6 port_name "addr2" parent type "memory_slice" parent index 7
				Pin 7 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 59), (1 17), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr2"
						Input edge outputs
						pin number 7 port_name "addr2" parent type "memory_slice" parent index 7
				Pin 8 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 60), (1 18), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr2"
						Input edge outputs
						pin number 8 port_name "addr2" parent type "memory_slice" parent index 7
				Pin 9 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 61), (1 19), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr2"
						Input edge outputs
						pin number 9 port_name "addr2" parent type "memory_slice" parent index 7
			Port "data1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 18), (1 37), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "data1"
						Input edge outputs
						pin number 0 port_name "data1" parent type "memory_slice" parent index 7
			Port "data2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 36), (1 38), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "data2"
						Input edge outputs
						pin number 0 port_name "data2" parent type "memory_slice" parent index 7
			Port "we1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 10), (1 22), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we1"
						Input edge outputs
						pin number 0 port_name "we1" parent type "memory_slice" parent index 7
			Port "we2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 62), (1 23), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we2"
						Input edge outputs
						pin number 0 port_name "we2" parent type "memory_slice" parent index 7
			Output Ports: total ports 2
						Port "out1": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out1" num input edges 0 num output edges 1 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 7), (1 14), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out1"
						Output edge outputs
						pin number 7 port_name "out1" parent type "mem_1024x18_dp" parent index 0
			Port "out2": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out2" num input edges 0 num output edges 1 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 25), (1 15), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out2"
						Output edge outputs
						pin number 7 port_name "out2" parent type "mem_1024x18_dp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 11), (1 24), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 7
			
			
			Physical Block: type "memory_slice"  index 8  num_children 18
				Parent Block: type "mem_1024x18_dp" index 0 
			Input Ports: total ports 6
						Port "addr1": num_pins 10 type 0 parent name "memory_slice"
				Pin 0 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr1"
						Input edge outputs
						pin number 0 port_name "addr1" parent type "memory_slice" parent index 8
				Pin 1 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr1"
						Input edge outputs
						pin number 1 port_name "addr1" parent type "memory_slice" parent index 8
				Pin 2 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr1"
						Input edge outputs
						pin number 2 port_name "addr1" parent type "memory_slice" parent index 8
				Pin 3 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr1"
						Input edge outputs
						pin number 3 port_name "addr1" parent type "memory_slice" parent index 8
				Pin 4 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr1"
						Input edge outputs
						pin number 4 port_name "addr1" parent type "memory_slice" parent index 8
				Pin 5 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr1"
						Input edge outputs
						pin number 5 port_name "addr1" parent type "memory_slice" parent index 8
				Pin 6 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr1"
						Input edge outputs
						pin number 6 port_name "addr1" parent type "memory_slice" parent index 8
				Pin 7 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr1"
						Input edge outputs
						pin number 7 port_name "addr1" parent type "memory_slice" parent index 8
				Pin 8 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr1"
						Input edge outputs
						pin number 8 port_name "addr1" parent type "memory_slice" parent index 8
				Pin 9 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr1"
						Input edge outputs
						pin number 9 port_name "addr1" parent type "memory_slice" parent index 8
			Port "addr2": num_pins 10 type 0 parent name "memory_slice"
				Pin 0 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 52), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr2"
						Input edge outputs
						pin number 0 port_name "addr2" parent type "memory_slice" parent index 8
				Pin 1 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 53), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr2"
						Input edge outputs
						pin number 1 port_name "addr2" parent type "memory_slice" parent index 8
				Pin 2 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 54), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr2"
						Input edge outputs
						pin number 2 port_name "addr2" parent type "memory_slice" parent index 8
				Pin 3 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 55), (1 13), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr2"
						Input edge outputs
						pin number 3 port_name "addr2" parent type "memory_slice" parent index 8
				Pin 4 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 56), (1 14), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr2"
						Input edge outputs
						pin number 4 port_name "addr2" parent type "memory_slice" parent index 8
				Pin 5 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 57), (1 15), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr2"
						Input edge outputs
						pin number 5 port_name "addr2" parent type "memory_slice" parent index 8
				Pin 6 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 58), (1 16), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr2"
						Input edge outputs
						pin number 6 port_name "addr2" parent type "memory_slice" parent index 8
				Pin 7 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 59), (1 17), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr2"
						Input edge outputs
						pin number 7 port_name "addr2" parent type "memory_slice" parent index 8
				Pin 8 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 60), (1 18), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr2"
						Input edge outputs
						pin number 8 port_name "addr2" parent type "memory_slice" parent index 8
				Pin 9 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 61), (1 19), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr2"
						Input edge outputs
						pin number 9 port_name "addr2" parent type "memory_slice" parent index 8
			Port "data1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 19), (1 39), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "data1"
						Input edge outputs
						pin number 0 port_name "data1" parent type "memory_slice" parent index 8
			Port "data2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 37), (1 40), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "data2"
						Input edge outputs
						pin number 0 port_name "data2" parent type "memory_slice" parent index 8
			Port "we1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 10), (1 22), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we1"
						Input edge outputs
						pin number 0 port_name "we1" parent type "memory_slice" parent index 8
			Port "we2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 62), (1 23), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we2"
						Input edge outputs
						pin number 0 port_name "we2" parent type "memory_slice" parent index 8
			Output Ports: total ports 2
						Port "out1": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out1" num input edges 0 num output edges 1 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 8), (1 16), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out1"
						Output edge outputs
						pin number 8 port_name "out1" parent type "mem_1024x18_dp" parent index 0
			Port "out2": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out2" num input edges 0 num output edges 1 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 26), (1 17), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out2"
						Output edge outputs
						pin number 8 port_name "out2" parent type "mem_1024x18_dp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 11), (1 24), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 8
			
			
			Physical Block: type "memory_slice"  index 9  num_children 18
				Parent Block: type "mem_1024x18_dp" index 0 
			Input Ports: total ports 6
						Port "addr1": num_pins 10 type 0 parent name "memory_slice"
				Pin 0 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 9
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr1"
						Input edge outputs
						pin number 0 port_name "addr1" parent type "memory_slice" parent index 9
				Pin 1 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 9
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr1"
						Input edge outputs
						pin number 1 port_name "addr1" parent type "memory_slice" parent index 9
				Pin 2 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 9
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr1"
						Input edge outputs
						pin number 2 port_name "addr1" parent type "memory_slice" parent index 9
				Pin 3 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 9
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr1"
						Input edge outputs
						pin number 3 port_name "addr1" parent type "memory_slice" parent index 9
				Pin 4 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 9
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr1"
						Input edge outputs
						pin number 4 port_name "addr1" parent type "memory_slice" parent index 9
				Pin 5 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 9
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr1"
						Input edge outputs
						pin number 5 port_name "addr1" parent type "memory_slice" parent index 9
				Pin 6 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 9
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr1"
						Input edge outputs
						pin number 6 port_name "addr1" parent type "memory_slice" parent index 9
				Pin 7 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 9
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr1"
						Input edge outputs
						pin number 7 port_name "addr1" parent type "memory_slice" parent index 9
				Pin 8 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 9
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr1"
						Input edge outputs
						pin number 8 port_name "addr1" parent type "memory_slice" parent index 9
				Pin 9 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 9
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr1"
						Input edge outputs
						pin number 9 port_name "addr1" parent type "memory_slice" parent index 9
			Port "addr2": num_pins 10 type 0 parent name "memory_slice"
				Pin 0 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 9
					pin class (depth, pin class): (0 52), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr2"
						Input edge outputs
						pin number 0 port_name "addr2" parent type "memory_slice" parent index 9
				Pin 1 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 9
					pin class (depth, pin class): (0 53), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr2"
						Input edge outputs
						pin number 1 port_name "addr2" parent type "memory_slice" parent index 9
				Pin 2 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 9
					pin class (depth, pin class): (0 54), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr2"
						Input edge outputs
						pin number 2 port_name "addr2" parent type "memory_slice" parent index 9
				Pin 3 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 9
					pin class (depth, pin class): (0 55), (1 13), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr2"
						Input edge outputs
						pin number 3 port_name "addr2" parent type "memory_slice" parent index 9
				Pin 4 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 9
					pin class (depth, pin class): (0 56), (1 14), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr2"
						Input edge outputs
						pin number 4 port_name "addr2" parent type "memory_slice" parent index 9
				Pin 5 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 9
					pin class (depth, pin class): (0 57), (1 15), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr2"
						Input edge outputs
						pin number 5 port_name "addr2" parent type "memory_slice" parent index 9
				Pin 6 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 9
					pin class (depth, pin class): (0 58), (1 16), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr2"
						Input edge outputs
						pin number 6 port_name "addr2" parent type "memory_slice" parent index 9
				Pin 7 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 9
					pin class (depth, pin class): (0 59), (1 17), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr2"
						Input edge outputs
						pin number 7 port_name "addr2" parent type "memory_slice" parent index 9
				Pin 8 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 9
					pin class (depth, pin class): (0 60), (1 18), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr2"
						Input edge outputs
						pin number 8 port_name "addr2" parent type "memory_slice" parent index 9
				Pin 9 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 9
					pin class (depth, pin class): (0 61), (1 19), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr2"
						Input edge outputs
						pin number 9 port_name "addr2" parent type "memory_slice" parent index 9
			Port "data1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 9
					pin class (depth, pin class): (0 20), (1 41), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "data1"
						Input edge outputs
						pin number 0 port_name "data1" parent type "memory_slice" parent index 9
			Port "data2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 9
					pin class (depth, pin class): (0 38), (1 42), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "data2"
						Input edge outputs
						pin number 0 port_name "data2" parent type "memory_slice" parent index 9
			Port "we1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 9
					pin class (depth, pin class): (0 10), (1 22), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we1"
						Input edge outputs
						pin number 0 port_name "we1" parent type "memory_slice" parent index 9
			Port "we2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 9
					pin class (depth, pin class): (0 62), (1 23), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we2"
						Input edge outputs
						pin number 0 port_name "we2" parent type "memory_slice" parent index 9
			Output Ports: total ports 2
						Port "out1": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out1" num input edges 0 num output edges 1 parent type "memory_slice" parent index 9
					pin class (depth, pin class): (0 9), (1 18), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out1"
						Output edge outputs
						pin number 9 port_name "out1" parent type "mem_1024x18_dp" parent index 0
			Port "out2": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out2" num input edges 0 num output edges 1 parent type "memory_slice" parent index 9
					pin class (depth, pin class): (0 27), (1 19), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out2"
						Output edge outputs
						pin number 9 port_name "out2" parent type "mem_1024x18_dp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 9
					pin class (depth, pin class): (0 11), (1 24), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 9
			
			
			Physical Block: type "memory_slice"  index 10  num_children 18
				Parent Block: type "mem_1024x18_dp" index 0 
			Input Ports: total ports 6
						Port "addr1": num_pins 10 type 0 parent name "memory_slice"
				Pin 0 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 10
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr1"
						Input edge outputs
						pin number 0 port_name "addr1" parent type "memory_slice" parent index 10
				Pin 1 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 10
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr1"
						Input edge outputs
						pin number 1 port_name "addr1" parent type "memory_slice" parent index 10
				Pin 2 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 10
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr1"
						Input edge outputs
						pin number 2 port_name "addr1" parent type "memory_slice" parent index 10
				Pin 3 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 10
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr1"
						Input edge outputs
						pin number 3 port_name "addr1" parent type "memory_slice" parent index 10
				Pin 4 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 10
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr1"
						Input edge outputs
						pin number 4 port_name "addr1" parent type "memory_slice" parent index 10
				Pin 5 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 10
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr1"
						Input edge outputs
						pin number 5 port_name "addr1" parent type "memory_slice" parent index 10
				Pin 6 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 10
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr1"
						Input edge outputs
						pin number 6 port_name "addr1" parent type "memory_slice" parent index 10
				Pin 7 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 10
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr1"
						Input edge outputs
						pin number 7 port_name "addr1" parent type "memory_slice" parent index 10
				Pin 8 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 10
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr1"
						Input edge outputs
						pin number 8 port_name "addr1" parent type "memory_slice" parent index 10
				Pin 9 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 10
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr1"
						Input edge outputs
						pin number 9 port_name "addr1" parent type "memory_slice" parent index 10
			Port "addr2": num_pins 10 type 0 parent name "memory_slice"
				Pin 0 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 10
					pin class (depth, pin class): (0 52), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr2"
						Input edge outputs
						pin number 0 port_name "addr2" parent type "memory_slice" parent index 10
				Pin 1 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 10
					pin class (depth, pin class): (0 53), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr2"
						Input edge outputs
						pin number 1 port_name "addr2" parent type "memory_slice" parent index 10
				Pin 2 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 10
					pin class (depth, pin class): (0 54), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr2"
						Input edge outputs
						pin number 2 port_name "addr2" parent type "memory_slice" parent index 10
				Pin 3 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 10
					pin class (depth, pin class): (0 55), (1 13), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr2"
						Input edge outputs
						pin number 3 port_name "addr2" parent type "memory_slice" parent index 10
				Pin 4 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 10
					pin class (depth, pin class): (0 56), (1 14), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr2"
						Input edge outputs
						pin number 4 port_name "addr2" parent type "memory_slice" parent index 10
				Pin 5 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 10
					pin class (depth, pin class): (0 57), (1 15), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr2"
						Input edge outputs
						pin number 5 port_name "addr2" parent type "memory_slice" parent index 10
				Pin 6 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 10
					pin class (depth, pin class): (0 58), (1 16), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr2"
						Input edge outputs
						pin number 6 port_name "addr2" parent type "memory_slice" parent index 10
				Pin 7 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 10
					pin class (depth, pin class): (0 59), (1 17), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr2"
						Input edge outputs
						pin number 7 port_name "addr2" parent type "memory_slice" parent index 10
				Pin 8 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 10
					pin class (depth, pin class): (0 60), (1 18), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr2"
						Input edge outputs
						pin number 8 port_name "addr2" parent type "memory_slice" parent index 10
				Pin 9 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 10
					pin class (depth, pin class): (0 61), (1 19), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr2"
						Input edge outputs
						pin number 9 port_name "addr2" parent type "memory_slice" parent index 10
			Port "data1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 10
					pin class (depth, pin class): (0 21), (1 43), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "data1"
						Input edge outputs
						pin number 0 port_name "data1" parent type "memory_slice" parent index 10
			Port "data2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 10
					pin class (depth, pin class): (0 39), (1 44), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "data2"
						Input edge outputs
						pin number 0 port_name "data2" parent type "memory_slice" parent index 10
			Port "we1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 10
					pin class (depth, pin class): (0 10), (1 22), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we1"
						Input edge outputs
						pin number 0 port_name "we1" parent type "memory_slice" parent index 10
			Port "we2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 10
					pin class (depth, pin class): (0 62), (1 23), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we2"
						Input edge outputs
						pin number 0 port_name "we2" parent type "memory_slice" parent index 10
			Output Ports: total ports 2
						Port "out1": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out1" num input edges 0 num output edges 1 parent type "memory_slice" parent index 10
					pin class (depth, pin class): (0 10), (1 20), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out1"
						Output edge outputs
						pin number 10 port_name "out1" parent type "mem_1024x18_dp" parent index 0
			Port "out2": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out2" num input edges 0 num output edges 1 parent type "memory_slice" parent index 10
					pin class (depth, pin class): (0 28), (1 21), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out2"
						Output edge outputs
						pin number 10 port_name "out2" parent type "mem_1024x18_dp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 10
					pin class (depth, pin class): (0 11), (1 24), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 10
			
			
			Physical Block: type "memory_slice"  index 11  num_children 18
				Parent Block: type "mem_1024x18_dp" index 0 
			Input Ports: total ports 6
						Port "addr1": num_pins 10 type 0 parent name "memory_slice"
				Pin 0 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 11
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr1"
						Input edge outputs
						pin number 0 port_name "addr1" parent type "memory_slice" parent index 11
				Pin 1 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 11
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr1"
						Input edge outputs
						pin number 1 port_name "addr1" parent type "memory_slice" parent index 11
				Pin 2 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 11
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr1"
						Input edge outputs
						pin number 2 port_name "addr1" parent type "memory_slice" parent index 11
				Pin 3 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 11
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr1"
						Input edge outputs
						pin number 3 port_name "addr1" parent type "memory_slice" parent index 11
				Pin 4 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 11
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr1"
						Input edge outputs
						pin number 4 port_name "addr1" parent type "memory_slice" parent index 11
				Pin 5 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 11
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr1"
						Input edge outputs
						pin number 5 port_name "addr1" parent type "memory_slice" parent index 11
				Pin 6 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 11
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr1"
						Input edge outputs
						pin number 6 port_name "addr1" parent type "memory_slice" parent index 11
				Pin 7 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 11
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr1"
						Input edge outputs
						pin number 7 port_name "addr1" parent type "memory_slice" parent index 11
				Pin 8 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 11
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr1"
						Input edge outputs
						pin number 8 port_name "addr1" parent type "memory_slice" parent index 11
				Pin 9 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 11
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr1"
						Input edge outputs
						pin number 9 port_name "addr1" parent type "memory_slice" parent index 11
			Port "addr2": num_pins 10 type 0 parent name "memory_slice"
				Pin 0 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 11
					pin class (depth, pin class): (0 52), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr2"
						Input edge outputs
						pin number 0 port_name "addr2" parent type "memory_slice" parent index 11
				Pin 1 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 11
					pin class (depth, pin class): (0 53), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr2"
						Input edge outputs
						pin number 1 port_name "addr2" parent type "memory_slice" parent index 11
				Pin 2 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 11
					pin class (depth, pin class): (0 54), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr2"
						Input edge outputs
						pin number 2 port_name "addr2" parent type "memory_slice" parent index 11
				Pin 3 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 11
					pin class (depth, pin class): (0 55), (1 13), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr2"
						Input edge outputs
						pin number 3 port_name "addr2" parent type "memory_slice" parent index 11
				Pin 4 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 11
					pin class (depth, pin class): (0 56), (1 14), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr2"
						Input edge outputs
						pin number 4 port_name "addr2" parent type "memory_slice" parent index 11
				Pin 5 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 11
					pin class (depth, pin class): (0 57), (1 15), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr2"
						Input edge outputs
						pin number 5 port_name "addr2" parent type "memory_slice" parent index 11
				Pin 6 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 11
					pin class (depth, pin class): (0 58), (1 16), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr2"
						Input edge outputs
						pin number 6 port_name "addr2" parent type "memory_slice" parent index 11
				Pin 7 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 11
					pin class (depth, pin class): (0 59), (1 17), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr2"
						Input edge outputs
						pin number 7 port_name "addr2" parent type "memory_slice" parent index 11
				Pin 8 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 11
					pin class (depth, pin class): (0 60), (1 18), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr2"
						Input edge outputs
						pin number 8 port_name "addr2" parent type "memory_slice" parent index 11
				Pin 9 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 11
					pin class (depth, pin class): (0 61), (1 19), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr2"
						Input edge outputs
						pin number 9 port_name "addr2" parent type "memory_slice" parent index 11
			Port "data1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 11
					pin class (depth, pin class): (0 22), (1 45), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 11 port_name "data1"
						Input edge outputs
						pin number 0 port_name "data1" parent type "memory_slice" parent index 11
			Port "data2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 11
					pin class (depth, pin class): (0 40), (1 46), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 11 port_name "data2"
						Input edge outputs
						pin number 0 port_name "data2" parent type "memory_slice" parent index 11
			Port "we1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 11
					pin class (depth, pin class): (0 10), (1 22), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we1"
						Input edge outputs
						pin number 0 port_name "we1" parent type "memory_slice" parent index 11
			Port "we2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 11
					pin class (depth, pin class): (0 62), (1 23), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we2"
						Input edge outputs
						pin number 0 port_name "we2" parent type "memory_slice" parent index 11
			Output Ports: total ports 2
						Port "out1": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out1" num input edges 0 num output edges 1 parent type "memory_slice" parent index 11
					pin class (depth, pin class): (0 11), (1 22), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out1"
						Output edge outputs
						pin number 11 port_name "out1" parent type "mem_1024x18_dp" parent index 0
			Port "out2": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out2" num input edges 0 num output edges 1 parent type "memory_slice" parent index 11
					pin class (depth, pin class): (0 29), (1 23), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out2"
						Output edge outputs
						pin number 11 port_name "out2" parent type "mem_1024x18_dp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 11
					pin class (depth, pin class): (0 11), (1 24), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 11
			
			
			Physical Block: type "memory_slice"  index 12  num_children 18
				Parent Block: type "mem_1024x18_dp" index 0 
			Input Ports: total ports 6
						Port "addr1": num_pins 10 type 0 parent name "memory_slice"
				Pin 0 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 12
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr1"
						Input edge outputs
						pin number 0 port_name "addr1" parent type "memory_slice" parent index 12
				Pin 1 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 12
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr1"
						Input edge outputs
						pin number 1 port_name "addr1" parent type "memory_slice" parent index 12
				Pin 2 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 12
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr1"
						Input edge outputs
						pin number 2 port_name "addr1" parent type "memory_slice" parent index 12
				Pin 3 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 12
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr1"
						Input edge outputs
						pin number 3 port_name "addr1" parent type "memory_slice" parent index 12
				Pin 4 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 12
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr1"
						Input edge outputs
						pin number 4 port_name "addr1" parent type "memory_slice" parent index 12
				Pin 5 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 12
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr1"
						Input edge outputs
						pin number 5 port_name "addr1" parent type "memory_slice" parent index 12
				Pin 6 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 12
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr1"
						Input edge outputs
						pin number 6 port_name "addr1" parent type "memory_slice" parent index 12
				Pin 7 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 12
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr1"
						Input edge outputs
						pin number 7 port_name "addr1" parent type "memory_slice" parent index 12
				Pin 8 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 12
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr1"
						Input edge outputs
						pin number 8 port_name "addr1" parent type "memory_slice" parent index 12
				Pin 9 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 12
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr1"
						Input edge outputs
						pin number 9 port_name "addr1" parent type "memory_slice" parent index 12
			Port "addr2": num_pins 10 type 0 parent name "memory_slice"
				Pin 0 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 12
					pin class (depth, pin class): (0 52), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr2"
						Input edge outputs
						pin number 0 port_name "addr2" parent type "memory_slice" parent index 12
				Pin 1 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 12
					pin class (depth, pin class): (0 53), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr2"
						Input edge outputs
						pin number 1 port_name "addr2" parent type "memory_slice" parent index 12
				Pin 2 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 12
					pin class (depth, pin class): (0 54), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr2"
						Input edge outputs
						pin number 2 port_name "addr2" parent type "memory_slice" parent index 12
				Pin 3 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 12
					pin class (depth, pin class): (0 55), (1 13), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr2"
						Input edge outputs
						pin number 3 port_name "addr2" parent type "memory_slice" parent index 12
				Pin 4 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 12
					pin class (depth, pin class): (0 56), (1 14), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr2"
						Input edge outputs
						pin number 4 port_name "addr2" parent type "memory_slice" parent index 12
				Pin 5 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 12
					pin class (depth, pin class): (0 57), (1 15), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr2"
						Input edge outputs
						pin number 5 port_name "addr2" parent type "memory_slice" parent index 12
				Pin 6 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 12
					pin class (depth, pin class): (0 58), (1 16), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr2"
						Input edge outputs
						pin number 6 port_name "addr2" parent type "memory_slice" parent index 12
				Pin 7 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 12
					pin class (depth, pin class): (0 59), (1 17), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr2"
						Input edge outputs
						pin number 7 port_name "addr2" parent type "memory_slice" parent index 12
				Pin 8 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 12
					pin class (depth, pin class): (0 60), (1 18), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr2"
						Input edge outputs
						pin number 8 port_name "addr2" parent type "memory_slice" parent index 12
				Pin 9 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 12
					pin class (depth, pin class): (0 61), (1 19), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr2"
						Input edge outputs
						pin number 9 port_name "addr2" parent type "memory_slice" parent index 12
			Port "data1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 12
					pin class (depth, pin class): (0 23), (1 47), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 12 port_name "data1"
						Input edge outputs
						pin number 0 port_name "data1" parent type "memory_slice" parent index 12
			Port "data2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 12
					pin class (depth, pin class): (0 41), (1 48), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 12 port_name "data2"
						Input edge outputs
						pin number 0 port_name "data2" parent type "memory_slice" parent index 12
			Port "we1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 12
					pin class (depth, pin class): (0 10), (1 22), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we1"
						Input edge outputs
						pin number 0 port_name "we1" parent type "memory_slice" parent index 12
			Port "we2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 12
					pin class (depth, pin class): (0 62), (1 23), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we2"
						Input edge outputs
						pin number 0 port_name "we2" parent type "memory_slice" parent index 12
			Output Ports: total ports 2
						Port "out1": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out1" num input edges 0 num output edges 1 parent type "memory_slice" parent index 12
					pin class (depth, pin class): (0 12), (1 24), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out1"
						Output edge outputs
						pin number 12 port_name "out1" parent type "mem_1024x18_dp" parent index 0
			Port "out2": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out2" num input edges 0 num output edges 1 parent type "memory_slice" parent index 12
					pin class (depth, pin class): (0 30), (1 25), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out2"
						Output edge outputs
						pin number 12 port_name "out2" parent type "mem_1024x18_dp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 12
					pin class (depth, pin class): (0 11), (1 24), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 12
			
			
			Physical Block: type "memory_slice"  index 13  num_children 18
				Parent Block: type "mem_1024x18_dp" index 0 
			Input Ports: total ports 6
						Port "addr1": num_pins 10 type 0 parent name "memory_slice"
				Pin 0 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 13
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr1"
						Input edge outputs
						pin number 0 port_name "addr1" parent type "memory_slice" parent index 13
				Pin 1 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 13
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr1"
						Input edge outputs
						pin number 1 port_name "addr1" parent type "memory_slice" parent index 13
				Pin 2 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 13
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr1"
						Input edge outputs
						pin number 2 port_name "addr1" parent type "memory_slice" parent index 13
				Pin 3 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 13
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr1"
						Input edge outputs
						pin number 3 port_name "addr1" parent type "memory_slice" parent index 13
				Pin 4 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 13
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr1"
						Input edge outputs
						pin number 4 port_name "addr1" parent type "memory_slice" parent index 13
				Pin 5 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 13
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr1"
						Input edge outputs
						pin number 5 port_name "addr1" parent type "memory_slice" parent index 13
				Pin 6 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 13
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr1"
						Input edge outputs
						pin number 6 port_name "addr1" parent type "memory_slice" parent index 13
				Pin 7 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 13
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr1"
						Input edge outputs
						pin number 7 port_name "addr1" parent type "memory_slice" parent index 13
				Pin 8 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 13
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr1"
						Input edge outputs
						pin number 8 port_name "addr1" parent type "memory_slice" parent index 13
				Pin 9 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 13
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr1"
						Input edge outputs
						pin number 9 port_name "addr1" parent type "memory_slice" parent index 13
			Port "addr2": num_pins 10 type 0 parent name "memory_slice"
				Pin 0 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 13
					pin class (depth, pin class): (0 52), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr2"
						Input edge outputs
						pin number 0 port_name "addr2" parent type "memory_slice" parent index 13
				Pin 1 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 13
					pin class (depth, pin class): (0 53), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr2"
						Input edge outputs
						pin number 1 port_name "addr2" parent type "memory_slice" parent index 13
				Pin 2 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 13
					pin class (depth, pin class): (0 54), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr2"
						Input edge outputs
						pin number 2 port_name "addr2" parent type "memory_slice" parent index 13
				Pin 3 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 13
					pin class (depth, pin class): (0 55), (1 13), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr2"
						Input edge outputs
						pin number 3 port_name "addr2" parent type "memory_slice" parent index 13
				Pin 4 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 13
					pin class (depth, pin class): (0 56), (1 14), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr2"
						Input edge outputs
						pin number 4 port_name "addr2" parent type "memory_slice" parent index 13
				Pin 5 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 13
					pin class (depth, pin class): (0 57), (1 15), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr2"
						Input edge outputs
						pin number 5 port_name "addr2" parent type "memory_slice" parent index 13
				Pin 6 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 13
					pin class (depth, pin class): (0 58), (1 16), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr2"
						Input edge outputs
						pin number 6 port_name "addr2" parent type "memory_slice" parent index 13
				Pin 7 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 13
					pin class (depth, pin class): (0 59), (1 17), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr2"
						Input edge outputs
						pin number 7 port_name "addr2" parent type "memory_slice" parent index 13
				Pin 8 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 13
					pin class (depth, pin class): (0 60), (1 18), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr2"
						Input edge outputs
						pin number 8 port_name "addr2" parent type "memory_slice" parent index 13
				Pin 9 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 13
					pin class (depth, pin class): (0 61), (1 19), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr2"
						Input edge outputs
						pin number 9 port_name "addr2" parent type "memory_slice" parent index 13
			Port "data1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 13
					pin class (depth, pin class): (0 24), (1 49), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 13 port_name "data1"
						Input edge outputs
						pin number 0 port_name "data1" parent type "memory_slice" parent index 13
			Port "data2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 13
					pin class (depth, pin class): (0 42), (1 50), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 13 port_name "data2"
						Input edge outputs
						pin number 0 port_name "data2" parent type "memory_slice" parent index 13
			Port "we1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 13
					pin class (depth, pin class): (0 10), (1 22), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we1"
						Input edge outputs
						pin number 0 port_name "we1" parent type "memory_slice" parent index 13
			Port "we2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 13
					pin class (depth, pin class): (0 62), (1 23), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we2"
						Input edge outputs
						pin number 0 port_name "we2" parent type "memory_slice" parent index 13
			Output Ports: total ports 2
						Port "out1": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out1" num input edges 0 num output edges 1 parent type "memory_slice" parent index 13
					pin class (depth, pin class): (0 13), (1 26), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out1"
						Output edge outputs
						pin number 13 port_name "out1" parent type "mem_1024x18_dp" parent index 0
			Port "out2": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out2" num input edges 0 num output edges 1 parent type "memory_slice" parent index 13
					pin class (depth, pin class): (0 31), (1 27), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out2"
						Output edge outputs
						pin number 13 port_name "out2" parent type "mem_1024x18_dp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 13
					pin class (depth, pin class): (0 11), (1 24), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 13
			
			
			Physical Block: type "memory_slice"  index 14  num_children 18
				Parent Block: type "mem_1024x18_dp" index 0 
			Input Ports: total ports 6
						Port "addr1": num_pins 10 type 0 parent name "memory_slice"
				Pin 0 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 14
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr1"
						Input edge outputs
						pin number 0 port_name "addr1" parent type "memory_slice" parent index 14
				Pin 1 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 14
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr1"
						Input edge outputs
						pin number 1 port_name "addr1" parent type "memory_slice" parent index 14
				Pin 2 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 14
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr1"
						Input edge outputs
						pin number 2 port_name "addr1" parent type "memory_slice" parent index 14
				Pin 3 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 14
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr1"
						Input edge outputs
						pin number 3 port_name "addr1" parent type "memory_slice" parent index 14
				Pin 4 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 14
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr1"
						Input edge outputs
						pin number 4 port_name "addr1" parent type "memory_slice" parent index 14
				Pin 5 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 14
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr1"
						Input edge outputs
						pin number 5 port_name "addr1" parent type "memory_slice" parent index 14
				Pin 6 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 14
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr1"
						Input edge outputs
						pin number 6 port_name "addr1" parent type "memory_slice" parent index 14
				Pin 7 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 14
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr1"
						Input edge outputs
						pin number 7 port_name "addr1" parent type "memory_slice" parent index 14
				Pin 8 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 14
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr1"
						Input edge outputs
						pin number 8 port_name "addr1" parent type "memory_slice" parent index 14
				Pin 9 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 14
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr1"
						Input edge outputs
						pin number 9 port_name "addr1" parent type "memory_slice" parent index 14
			Port "addr2": num_pins 10 type 0 parent name "memory_slice"
				Pin 0 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 14
					pin class (depth, pin class): (0 52), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr2"
						Input edge outputs
						pin number 0 port_name "addr2" parent type "memory_slice" parent index 14
				Pin 1 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 14
					pin class (depth, pin class): (0 53), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr2"
						Input edge outputs
						pin number 1 port_name "addr2" parent type "memory_slice" parent index 14
				Pin 2 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 14
					pin class (depth, pin class): (0 54), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr2"
						Input edge outputs
						pin number 2 port_name "addr2" parent type "memory_slice" parent index 14
				Pin 3 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 14
					pin class (depth, pin class): (0 55), (1 13), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr2"
						Input edge outputs
						pin number 3 port_name "addr2" parent type "memory_slice" parent index 14
				Pin 4 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 14
					pin class (depth, pin class): (0 56), (1 14), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr2"
						Input edge outputs
						pin number 4 port_name "addr2" parent type "memory_slice" parent index 14
				Pin 5 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 14
					pin class (depth, pin class): (0 57), (1 15), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr2"
						Input edge outputs
						pin number 5 port_name "addr2" parent type "memory_slice" parent index 14
				Pin 6 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 14
					pin class (depth, pin class): (0 58), (1 16), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr2"
						Input edge outputs
						pin number 6 port_name "addr2" parent type "memory_slice" parent index 14
				Pin 7 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 14
					pin class (depth, pin class): (0 59), (1 17), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr2"
						Input edge outputs
						pin number 7 port_name "addr2" parent type "memory_slice" parent index 14
				Pin 8 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 14
					pin class (depth, pin class): (0 60), (1 18), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr2"
						Input edge outputs
						pin number 8 port_name "addr2" parent type "memory_slice" parent index 14
				Pin 9 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 14
					pin class (depth, pin class): (0 61), (1 19), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr2"
						Input edge outputs
						pin number 9 port_name "addr2" parent type "memory_slice" parent index 14
			Port "data1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 14
					pin class (depth, pin class): (0 25), (1 51), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 14 port_name "data1"
						Input edge outputs
						pin number 0 port_name "data1" parent type "memory_slice" parent index 14
			Port "data2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 14
					pin class (depth, pin class): (0 43), (1 52), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 14 port_name "data2"
						Input edge outputs
						pin number 0 port_name "data2" parent type "memory_slice" parent index 14
			Port "we1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 14
					pin class (depth, pin class): (0 10), (1 22), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we1"
						Input edge outputs
						pin number 0 port_name "we1" parent type "memory_slice" parent index 14
			Port "we2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 14
					pin class (depth, pin class): (0 62), (1 23), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we2"
						Input edge outputs
						pin number 0 port_name "we2" parent type "memory_slice" parent index 14
			Output Ports: total ports 2
						Port "out1": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out1" num input edges 0 num output edges 1 parent type "memory_slice" parent index 14
					pin class (depth, pin class): (0 14), (1 28), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out1"
						Output edge outputs
						pin number 14 port_name "out1" parent type "mem_1024x18_dp" parent index 0
			Port "out2": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out2" num input edges 0 num output edges 1 parent type "memory_slice" parent index 14
					pin class (depth, pin class): (0 32), (1 29), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out2"
						Output edge outputs
						pin number 14 port_name "out2" parent type "mem_1024x18_dp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 14
					pin class (depth, pin class): (0 11), (1 24), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 14
			
			
			Physical Block: type "memory_slice"  index 15  num_children 18
				Parent Block: type "mem_1024x18_dp" index 0 
			Input Ports: total ports 6
						Port "addr1": num_pins 10 type 0 parent name "memory_slice"
				Pin 0 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 15
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr1"
						Input edge outputs
						pin number 0 port_name "addr1" parent type "memory_slice" parent index 15
				Pin 1 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 15
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr1"
						Input edge outputs
						pin number 1 port_name "addr1" parent type "memory_slice" parent index 15
				Pin 2 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 15
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr1"
						Input edge outputs
						pin number 2 port_name "addr1" parent type "memory_slice" parent index 15
				Pin 3 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 15
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr1"
						Input edge outputs
						pin number 3 port_name "addr1" parent type "memory_slice" parent index 15
				Pin 4 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 15
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr1"
						Input edge outputs
						pin number 4 port_name "addr1" parent type "memory_slice" parent index 15
				Pin 5 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 15
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr1"
						Input edge outputs
						pin number 5 port_name "addr1" parent type "memory_slice" parent index 15
				Pin 6 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 15
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr1"
						Input edge outputs
						pin number 6 port_name "addr1" parent type "memory_slice" parent index 15
				Pin 7 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 15
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr1"
						Input edge outputs
						pin number 7 port_name "addr1" parent type "memory_slice" parent index 15
				Pin 8 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 15
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr1"
						Input edge outputs
						pin number 8 port_name "addr1" parent type "memory_slice" parent index 15
				Pin 9 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 15
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr1"
						Input edge outputs
						pin number 9 port_name "addr1" parent type "memory_slice" parent index 15
			Port "addr2": num_pins 10 type 0 parent name "memory_slice"
				Pin 0 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 15
					pin class (depth, pin class): (0 52), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr2"
						Input edge outputs
						pin number 0 port_name "addr2" parent type "memory_slice" parent index 15
				Pin 1 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 15
					pin class (depth, pin class): (0 53), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr2"
						Input edge outputs
						pin number 1 port_name "addr2" parent type "memory_slice" parent index 15
				Pin 2 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 15
					pin class (depth, pin class): (0 54), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr2"
						Input edge outputs
						pin number 2 port_name "addr2" parent type "memory_slice" parent index 15
				Pin 3 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 15
					pin class (depth, pin class): (0 55), (1 13), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr2"
						Input edge outputs
						pin number 3 port_name "addr2" parent type "memory_slice" parent index 15
				Pin 4 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 15
					pin class (depth, pin class): (0 56), (1 14), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr2"
						Input edge outputs
						pin number 4 port_name "addr2" parent type "memory_slice" parent index 15
				Pin 5 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 15
					pin class (depth, pin class): (0 57), (1 15), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr2"
						Input edge outputs
						pin number 5 port_name "addr2" parent type "memory_slice" parent index 15
				Pin 6 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 15
					pin class (depth, pin class): (0 58), (1 16), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr2"
						Input edge outputs
						pin number 6 port_name "addr2" parent type "memory_slice" parent index 15
				Pin 7 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 15
					pin class (depth, pin class): (0 59), (1 17), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr2"
						Input edge outputs
						pin number 7 port_name "addr2" parent type "memory_slice" parent index 15
				Pin 8 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 15
					pin class (depth, pin class): (0 60), (1 18), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr2"
						Input edge outputs
						pin number 8 port_name "addr2" parent type "memory_slice" parent index 15
				Pin 9 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 15
					pin class (depth, pin class): (0 61), (1 19), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr2"
						Input edge outputs
						pin number 9 port_name "addr2" parent type "memory_slice" parent index 15
			Port "data1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 15
					pin class (depth, pin class): (0 26), (1 53), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 15 port_name "data1"
						Input edge outputs
						pin number 0 port_name "data1" parent type "memory_slice" parent index 15
			Port "data2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 15
					pin class (depth, pin class): (0 44), (1 54), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 15 port_name "data2"
						Input edge outputs
						pin number 0 port_name "data2" parent type "memory_slice" parent index 15
			Port "we1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 15
					pin class (depth, pin class): (0 10), (1 22), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we1"
						Input edge outputs
						pin number 0 port_name "we1" parent type "memory_slice" parent index 15
			Port "we2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 15
					pin class (depth, pin class): (0 62), (1 23), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we2"
						Input edge outputs
						pin number 0 port_name "we2" parent type "memory_slice" parent index 15
			Output Ports: total ports 2
						Port "out1": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out1" num input edges 0 num output edges 1 parent type "memory_slice" parent index 15
					pin class (depth, pin class): (0 15), (1 30), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out1"
						Output edge outputs
						pin number 15 port_name "out1" parent type "mem_1024x18_dp" parent index 0
			Port "out2": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out2" num input edges 0 num output edges 1 parent type "memory_slice" parent index 15
					pin class (depth, pin class): (0 33), (1 31), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out2"
						Output edge outputs
						pin number 15 port_name "out2" parent type "mem_1024x18_dp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 15
					pin class (depth, pin class): (0 11), (1 24), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 15
			
			
			Physical Block: type "memory_slice"  index 16  num_children 18
				Parent Block: type "mem_1024x18_dp" index 0 
			Input Ports: total ports 6
						Port "addr1": num_pins 10 type 0 parent name "memory_slice"
				Pin 0 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 16
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr1"
						Input edge outputs
						pin number 0 port_name "addr1" parent type "memory_slice" parent index 16
				Pin 1 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 16
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr1"
						Input edge outputs
						pin number 1 port_name "addr1" parent type "memory_slice" parent index 16
				Pin 2 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 16
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr1"
						Input edge outputs
						pin number 2 port_name "addr1" parent type "memory_slice" parent index 16
				Pin 3 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 16
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr1"
						Input edge outputs
						pin number 3 port_name "addr1" parent type "memory_slice" parent index 16
				Pin 4 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 16
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr1"
						Input edge outputs
						pin number 4 port_name "addr1" parent type "memory_slice" parent index 16
				Pin 5 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 16
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr1"
						Input edge outputs
						pin number 5 port_name "addr1" parent type "memory_slice" parent index 16
				Pin 6 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 16
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr1"
						Input edge outputs
						pin number 6 port_name "addr1" parent type "memory_slice" parent index 16
				Pin 7 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 16
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr1"
						Input edge outputs
						pin number 7 port_name "addr1" parent type "memory_slice" parent index 16
				Pin 8 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 16
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr1"
						Input edge outputs
						pin number 8 port_name "addr1" parent type "memory_slice" parent index 16
				Pin 9 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 16
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr1"
						Input edge outputs
						pin number 9 port_name "addr1" parent type "memory_slice" parent index 16
			Port "addr2": num_pins 10 type 0 parent name "memory_slice"
				Pin 0 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 16
					pin class (depth, pin class): (0 52), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr2"
						Input edge outputs
						pin number 0 port_name "addr2" parent type "memory_slice" parent index 16
				Pin 1 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 16
					pin class (depth, pin class): (0 53), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr2"
						Input edge outputs
						pin number 1 port_name "addr2" parent type "memory_slice" parent index 16
				Pin 2 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 16
					pin class (depth, pin class): (0 54), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr2"
						Input edge outputs
						pin number 2 port_name "addr2" parent type "memory_slice" parent index 16
				Pin 3 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 16
					pin class (depth, pin class): (0 55), (1 13), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr2"
						Input edge outputs
						pin number 3 port_name "addr2" parent type "memory_slice" parent index 16
				Pin 4 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 16
					pin class (depth, pin class): (0 56), (1 14), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr2"
						Input edge outputs
						pin number 4 port_name "addr2" parent type "memory_slice" parent index 16
				Pin 5 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 16
					pin class (depth, pin class): (0 57), (1 15), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr2"
						Input edge outputs
						pin number 5 port_name "addr2" parent type "memory_slice" parent index 16
				Pin 6 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 16
					pin class (depth, pin class): (0 58), (1 16), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr2"
						Input edge outputs
						pin number 6 port_name "addr2" parent type "memory_slice" parent index 16
				Pin 7 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 16
					pin class (depth, pin class): (0 59), (1 17), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr2"
						Input edge outputs
						pin number 7 port_name "addr2" parent type "memory_slice" parent index 16
				Pin 8 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 16
					pin class (depth, pin class): (0 60), (1 18), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr2"
						Input edge outputs
						pin number 8 port_name "addr2" parent type "memory_slice" parent index 16
				Pin 9 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 16
					pin class (depth, pin class): (0 61), (1 19), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr2"
						Input edge outputs
						pin number 9 port_name "addr2" parent type "memory_slice" parent index 16
			Port "data1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 16
					pin class (depth, pin class): (0 27), (1 55), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 16 port_name "data1"
						Input edge outputs
						pin number 0 port_name "data1" parent type "memory_slice" parent index 16
			Port "data2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 16
					pin class (depth, pin class): (0 45), (1 56), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 16 port_name "data2"
						Input edge outputs
						pin number 0 port_name "data2" parent type "memory_slice" parent index 16
			Port "we1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 16
					pin class (depth, pin class): (0 10), (1 22), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we1"
						Input edge outputs
						pin number 0 port_name "we1" parent type "memory_slice" parent index 16
			Port "we2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 16
					pin class (depth, pin class): (0 62), (1 23), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we2"
						Input edge outputs
						pin number 0 port_name "we2" parent type "memory_slice" parent index 16
			Output Ports: total ports 2
						Port "out1": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out1" num input edges 0 num output edges 1 parent type "memory_slice" parent index 16
					pin class (depth, pin class): (0 16), (1 32), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out1"
						Output edge outputs
						pin number 16 port_name "out1" parent type "mem_1024x18_dp" parent index 0
			Port "out2": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out2" num input edges 0 num output edges 1 parent type "memory_slice" parent index 16
					pin class (depth, pin class): (0 34), (1 33), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out2"
						Output edge outputs
						pin number 16 port_name "out2" parent type "mem_1024x18_dp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 16
					pin class (depth, pin class): (0 11), (1 24), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 16
			
			
			Physical Block: type "memory_slice"  index 17  num_children 18
				Parent Block: type "mem_1024x18_dp" index 0 
			Input Ports: total ports 6
						Port "addr1": num_pins 10 type 0 parent name "memory_slice"
				Pin 0 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 17
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr1"
						Input edge outputs
						pin number 0 port_name "addr1" parent type "memory_slice" parent index 17
				Pin 1 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 17
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr1"
						Input edge outputs
						pin number 1 port_name "addr1" parent type "memory_slice" parent index 17
				Pin 2 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 17
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr1"
						Input edge outputs
						pin number 2 port_name "addr1" parent type "memory_slice" parent index 17
				Pin 3 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 17
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr1"
						Input edge outputs
						pin number 3 port_name "addr1" parent type "memory_slice" parent index 17
				Pin 4 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 17
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr1"
						Input edge outputs
						pin number 4 port_name "addr1" parent type "memory_slice" parent index 17
				Pin 5 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 17
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr1"
						Input edge outputs
						pin number 5 port_name "addr1" parent type "memory_slice" parent index 17
				Pin 6 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 17
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr1"
						Input edge outputs
						pin number 6 port_name "addr1" parent type "memory_slice" parent index 17
				Pin 7 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 17
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr1"
						Input edge outputs
						pin number 7 port_name "addr1" parent type "memory_slice" parent index 17
				Pin 8 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 17
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr1"
						Input edge outputs
						pin number 8 port_name "addr1" parent type "memory_slice" parent index 17
				Pin 9 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 17
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr1"
						Input edge outputs
						pin number 9 port_name "addr1" parent type "memory_slice" parent index 17
			Port "addr2": num_pins 10 type 0 parent name "memory_slice"
				Pin 0 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 17
					pin class (depth, pin class): (0 52), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr2"
						Input edge outputs
						pin number 0 port_name "addr2" parent type "memory_slice" parent index 17
				Pin 1 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 17
					pin class (depth, pin class): (0 53), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr2"
						Input edge outputs
						pin number 1 port_name "addr2" parent type "memory_slice" parent index 17
				Pin 2 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 17
					pin class (depth, pin class): (0 54), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr2"
						Input edge outputs
						pin number 2 port_name "addr2" parent type "memory_slice" parent index 17
				Pin 3 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 17
					pin class (depth, pin class): (0 55), (1 13), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr2"
						Input edge outputs
						pin number 3 port_name "addr2" parent type "memory_slice" parent index 17
				Pin 4 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 17
					pin class (depth, pin class): (0 56), (1 14), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr2"
						Input edge outputs
						pin number 4 port_name "addr2" parent type "memory_slice" parent index 17
				Pin 5 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 17
					pin class (depth, pin class): (0 57), (1 15), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr2"
						Input edge outputs
						pin number 5 port_name "addr2" parent type "memory_slice" parent index 17
				Pin 6 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 17
					pin class (depth, pin class): (0 58), (1 16), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr2"
						Input edge outputs
						pin number 6 port_name "addr2" parent type "memory_slice" parent index 17
				Pin 7 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 17
					pin class (depth, pin class): (0 59), (1 17), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr2"
						Input edge outputs
						pin number 7 port_name "addr2" parent type "memory_slice" parent index 17
				Pin 8 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 17
					pin class (depth, pin class): (0 60), (1 18), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr2"
						Input edge outputs
						pin number 8 port_name "addr2" parent type "memory_slice" parent index 17
				Pin 9 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 17
					pin class (depth, pin class): (0 61), (1 19), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr2"
						Input edge outputs
						pin number 9 port_name "addr2" parent type "memory_slice" parent index 17
			Port "data1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 17
					pin class (depth, pin class): (0 28), (1 57), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 17 port_name "data1"
						Input edge outputs
						pin number 0 port_name "data1" parent type "memory_slice" parent index 17
			Port "data2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 17
					pin class (depth, pin class): (0 46), (1 58), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 17 port_name "data2"
						Input edge outputs
						pin number 0 port_name "data2" parent type "memory_slice" parent index 17
			Port "we1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 17
					pin class (depth, pin class): (0 10), (1 22), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we1"
						Input edge outputs
						pin number 0 port_name "we1" parent type "memory_slice" parent index 17
			Port "we2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 17
					pin class (depth, pin class): (0 62), (1 23), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we2"
						Input edge outputs
						pin number 0 port_name "we2" parent type "memory_slice" parent index 17
			Output Ports: total ports 2
						Port "out1": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out1" num input edges 0 num output edges 1 parent type "memory_slice" parent index 17
					pin class (depth, pin class): (0 17), (1 34), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out1"
						Output edge outputs
						pin number 17 port_name "out1" parent type "mem_1024x18_dp" parent index 0
			Port "out2": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out2" num input edges 0 num output edges 1 parent type "memory_slice" parent index 17
					pin class (depth, pin class): (0 35), (1 35), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out2"
						Output edge outputs
						pin number 17 port_name "out2" parent type "mem_1024x18_dp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 17
					pin class (depth, pin class): (0 11), (1 24), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 17
			
			
		Physical Block: type "mem_2048x9_dp"  index 0  num_children 1
			Parent Block: type "memory" index 0 
		Input Ports: total ports 6
				Port "addr1": num_pins 11 type 0 parent name "mem_2048x9_dp"
			Pin 0 port name "addr1" num input edges 1 num output edges 9 parent type "mem_2048x9_dp" parent index 0
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "addr1"
					Input edge outputs
					pin number 0 port_name "addr1" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr1"
					Output edge outputs
					pin number 0 port_name "addr1" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr1"
					Output edge outputs
					pin number 0 port_name "addr1" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr1"
					Output edge outputs
					pin number 0 port_name "addr1" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr1"
					Output edge outputs
					pin number 0 port_name "addr1" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr1"
					Output edge outputs
					pin number 0 port_name "addr1" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr1"
					Output edge outputs
					pin number 0 port_name "addr1" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr1"
					Output edge outputs
					pin number 0 port_name "addr1" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr1"
					Output edge outputs
					pin number 0 port_name "addr1" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr1"
					Output edge outputs
					pin number 0 port_name "addr1" parent type "memory_slice" parent index 8
			Pin 1 port name "addr1" num input edges 1 num output edges 9 parent type "mem_2048x9_dp" parent index 0
				pin class 1 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "addr1"
					Input edge outputs
					pin number 1 port_name "addr1" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr1"
					Output edge outputs
					pin number 1 port_name "addr1" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr1"
					Output edge outputs
					pin number 1 port_name "addr1" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr1"
					Output edge outputs
					pin number 1 port_name "addr1" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr1"
					Output edge outputs
					pin number 1 port_name "addr1" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr1"
					Output edge outputs
					pin number 1 port_name "addr1" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr1"
					Output edge outputs
					pin number 1 port_name "addr1" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr1"
					Output edge outputs
					pin number 1 port_name "addr1" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr1"
					Output edge outputs
					pin number 1 port_name "addr1" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr1"
					Output edge outputs
					pin number 1 port_name "addr1" parent type "memory_slice" parent index 8
			Pin 2 port name "addr1" num input edges 1 num output edges 9 parent type "mem_2048x9_dp" parent index 0
				pin class 2 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "addr1"
					Input edge outputs
					pin number 2 port_name "addr1" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr1"
					Output edge outputs
					pin number 2 port_name "addr1" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr1"
					Output edge outputs
					pin number 2 port_name "addr1" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr1"
					Output edge outputs
					pin number 2 port_name "addr1" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr1"
					Output edge outputs
					pin number 2 port_name "addr1" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr1"
					Output edge outputs
					pin number 2 port_name "addr1" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr1"
					Output edge outputs
					pin number 2 port_name "addr1" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr1"
					Output edge outputs
					pin number 2 port_name "addr1" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr1"
					Output edge outputs
					pin number 2 port_name "addr1" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr1"
					Output edge outputs
					pin number 2 port_name "addr1" parent type "memory_slice" parent index 8
			Pin 3 port name "addr1" num input edges 1 num output edges 9 parent type "mem_2048x9_dp" parent index 0
				pin class 3 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "addr1"
					Input edge outputs
					pin number 3 port_name "addr1" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr1"
					Output edge outputs
					pin number 3 port_name "addr1" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr1"
					Output edge outputs
					pin number 3 port_name "addr1" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr1"
					Output edge outputs
					pin number 3 port_name "addr1" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr1"
					Output edge outputs
					pin number 3 port_name "addr1" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr1"
					Output edge outputs
					pin number 3 port_name "addr1" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr1"
					Output edge outputs
					pin number 3 port_name "addr1" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr1"
					Output edge outputs
					pin number 3 port_name "addr1" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr1"
					Output edge outputs
					pin number 3 port_name "addr1" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr1"
					Output edge outputs
					pin number 3 port_name "addr1" parent type "memory_slice" parent index 8
			Pin 4 port name "addr1" num input edges 1 num output edges 9 parent type "mem_2048x9_dp" parent index 0
				pin class 4 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "addr1"
					Input edge outputs
					pin number 4 port_name "addr1" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr1"
					Output edge outputs
					pin number 4 port_name "addr1" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr1"
					Output edge outputs
					pin number 4 port_name "addr1" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr1"
					Output edge outputs
					pin number 4 port_name "addr1" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr1"
					Output edge outputs
					pin number 4 port_name "addr1" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr1"
					Output edge outputs
					pin number 4 port_name "addr1" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr1"
					Output edge outputs
					pin number 4 port_name "addr1" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr1"
					Output edge outputs
					pin number 4 port_name "addr1" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr1"
					Output edge outputs
					pin number 4 port_name "addr1" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr1"
					Output edge outputs
					pin number 4 port_name "addr1" parent type "memory_slice" parent index 8
			Pin 5 port name "addr1" num input edges 1 num output edges 9 parent type "mem_2048x9_dp" parent index 0
				pin class 5 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "addr1"
					Input edge outputs
					pin number 5 port_name "addr1" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr1"
					Output edge outputs
					pin number 5 port_name "addr1" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr1"
					Output edge outputs
					pin number 5 port_name "addr1" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr1"
					Output edge outputs
					pin number 5 port_name "addr1" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr1"
					Output edge outputs
					pin number 5 port_name "addr1" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr1"
					Output edge outputs
					pin number 5 port_name "addr1" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr1"
					Output edge outputs
					pin number 5 port_name "addr1" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr1"
					Output edge outputs
					pin number 5 port_name "addr1" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr1"
					Output edge outputs
					pin number 5 port_name "addr1" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr1"
					Output edge outputs
					pin number 5 port_name "addr1" parent type "memory_slice" parent index 8
			Pin 6 port name "addr1" num input edges 1 num output edges 9 parent type "mem_2048x9_dp" parent index 0
				pin class 6 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "addr1"
					Input edge outputs
					pin number 6 port_name "addr1" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr1"
					Output edge outputs
					pin number 6 port_name "addr1" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr1"
					Output edge outputs
					pin number 6 port_name "addr1" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr1"
					Output edge outputs
					pin number 6 port_name "addr1" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr1"
					Output edge outputs
					pin number 6 port_name "addr1" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr1"
					Output edge outputs
					pin number 6 port_name "addr1" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr1"
					Output edge outputs
					pin number 6 port_name "addr1" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr1"
					Output edge outputs
					pin number 6 port_name "addr1" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr1"
					Output edge outputs
					pin number 6 port_name "addr1" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr1"
					Output edge outputs
					pin number 6 port_name "addr1" parent type "memory_slice" parent index 8
			Pin 7 port name "addr1" num input edges 1 num output edges 9 parent type "mem_2048x9_dp" parent index 0
				pin class 7 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "addr1"
					Input edge outputs
					pin number 7 port_name "addr1" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr1"
					Output edge outputs
					pin number 7 port_name "addr1" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr1"
					Output edge outputs
					pin number 7 port_name "addr1" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr1"
					Output edge outputs
					pin number 7 port_name "addr1" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr1"
					Output edge outputs
					pin number 7 port_name "addr1" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr1"
					Output edge outputs
					pin number 7 port_name "addr1" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr1"
					Output edge outputs
					pin number 7 port_name "addr1" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr1"
					Output edge outputs
					pin number 7 port_name "addr1" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr1"
					Output edge outputs
					pin number 7 port_name "addr1" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr1"
					Output edge outputs
					pin number 7 port_name "addr1" parent type "memory_slice" parent index 8
			Pin 8 port name "addr1" num input edges 1 num output edges 9 parent type "mem_2048x9_dp" parent index 0
				pin class 8 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "addr1"
					Input edge outputs
					pin number 8 port_name "addr1" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr1"
					Output edge outputs
					pin number 8 port_name "addr1" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr1"
					Output edge outputs
					pin number 8 port_name "addr1" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr1"
					Output edge outputs
					pin number 8 port_name "addr1" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr1"
					Output edge outputs
					pin number 8 port_name "addr1" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr1"
					Output edge outputs
					pin number 8 port_name "addr1" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr1"
					Output edge outputs
					pin number 8 port_name "addr1" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr1"
					Output edge outputs
					pin number 8 port_name "addr1" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr1"
					Output edge outputs
					pin number 8 port_name "addr1" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr1"
					Output edge outputs
					pin number 8 port_name "addr1" parent type "memory_slice" parent index 8
			Pin 9 port name "addr1" num input edges 1 num output edges 9 parent type "mem_2048x9_dp" parent index 0
				pin class 9 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "addr1"
					Input edge outputs
					pin number 9 port_name "addr1" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr1"
					Output edge outputs
					pin number 9 port_name "addr1" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr1"
					Output edge outputs
					pin number 9 port_name "addr1" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr1"
					Output edge outputs
					pin number 9 port_name "addr1" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr1"
					Output edge outputs
					pin number 9 port_name "addr1" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr1"
					Output edge outputs
					pin number 9 port_name "addr1" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr1"
					Output edge outputs
					pin number 9 port_name "addr1" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr1"
					Output edge outputs
					pin number 9 port_name "addr1" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr1"
					Output edge outputs
					pin number 9 port_name "addr1" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr1"
					Output edge outputs
					pin number 9 port_name "addr1" parent type "memory_slice" parent index 8
			Pin 10 port name "addr1" num input edges 1 num output edges 9 parent type "mem_2048x9_dp" parent index 0
				pin class 10 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "addr1"
					Input edge outputs
					pin number 10 port_name "addr1" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "addr1"
					Output edge outputs
					pin number 10 port_name "addr1" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "addr1"
					Output edge outputs
					pin number 10 port_name "addr1" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "addr1"
					Output edge outputs
					pin number 10 port_name "addr1" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "addr1"
					Output edge outputs
					pin number 10 port_name "addr1" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "addr1"
					Output edge outputs
					pin number 10 port_name "addr1" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "addr1"
					Output edge outputs
					pin number 10 port_name "addr1" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "addr1"
					Output edge outputs
					pin number 10 port_name "addr1" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "addr1"
					Output edge outputs
					pin number 10 port_name "addr1" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "addr1"
					Output edge outputs
					pin number 10 port_name "addr1" parent type "memory_slice" parent index 8
		Port "addr2": num_pins 11 type 0 parent name "mem_2048x9_dp"
			Pin 0 port name "addr2" num input edges 1 num output edges 9 parent type "mem_2048x9_dp" parent index 0
				pin class 11 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "addr2"
					Input edge outputs
					pin number 0 port_name "addr2" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr2"
					Output edge outputs
					pin number 0 port_name "addr2" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr2"
					Output edge outputs
					pin number 0 port_name "addr2" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr2"
					Output edge outputs
					pin number 0 port_name "addr2" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr2"
					Output edge outputs
					pin number 0 port_name "addr2" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr2"
					Output edge outputs
					pin number 0 port_name "addr2" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr2"
					Output edge outputs
					pin number 0 port_name "addr2" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr2"
					Output edge outputs
					pin number 0 port_name "addr2" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr2"
					Output edge outputs
					pin number 0 port_name "addr2" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr2"
					Output edge outputs
					pin number 0 port_name "addr2" parent type "memory_slice" parent index 8
			Pin 1 port name "addr2" num input edges 1 num output edges 9 parent type "mem_2048x9_dp" parent index 0
				pin class 12 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "addr2"
					Input edge outputs
					pin number 1 port_name "addr2" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr2"
					Output edge outputs
					pin number 1 port_name "addr2" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr2"
					Output edge outputs
					pin number 1 port_name "addr2" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr2"
					Output edge outputs
					pin number 1 port_name "addr2" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr2"
					Output edge outputs
					pin number 1 port_name "addr2" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr2"
					Output edge outputs
					pin number 1 port_name "addr2" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr2"
					Output edge outputs
					pin number 1 port_name "addr2" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr2"
					Output edge outputs
					pin number 1 port_name "addr2" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr2"
					Output edge outputs
					pin number 1 port_name "addr2" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr2"
					Output edge outputs
					pin number 1 port_name "addr2" parent type "memory_slice" parent index 8
			Pin 2 port name "addr2" num input edges 1 num output edges 9 parent type "mem_2048x9_dp" parent index 0
				pin class 13 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "addr2"
					Input edge outputs
					pin number 2 port_name "addr2" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr2"
					Output edge outputs
					pin number 2 port_name "addr2" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr2"
					Output edge outputs
					pin number 2 port_name "addr2" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr2"
					Output edge outputs
					pin number 2 port_name "addr2" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr2"
					Output edge outputs
					pin number 2 port_name "addr2" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr2"
					Output edge outputs
					pin number 2 port_name "addr2" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr2"
					Output edge outputs
					pin number 2 port_name "addr2" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr2"
					Output edge outputs
					pin number 2 port_name "addr2" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr2"
					Output edge outputs
					pin number 2 port_name "addr2" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr2"
					Output edge outputs
					pin number 2 port_name "addr2" parent type "memory_slice" parent index 8
			Pin 3 port name "addr2" num input edges 1 num output edges 9 parent type "mem_2048x9_dp" parent index 0
				pin class 14 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "addr2"
					Input edge outputs
					pin number 3 port_name "addr2" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr2"
					Output edge outputs
					pin number 3 port_name "addr2" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr2"
					Output edge outputs
					pin number 3 port_name "addr2" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr2"
					Output edge outputs
					pin number 3 port_name "addr2" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr2"
					Output edge outputs
					pin number 3 port_name "addr2" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr2"
					Output edge outputs
					pin number 3 port_name "addr2" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr2"
					Output edge outputs
					pin number 3 port_name "addr2" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr2"
					Output edge outputs
					pin number 3 port_name "addr2" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr2"
					Output edge outputs
					pin number 3 port_name "addr2" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr2"
					Output edge outputs
					pin number 3 port_name "addr2" parent type "memory_slice" parent index 8
			Pin 4 port name "addr2" num input edges 1 num output edges 9 parent type "mem_2048x9_dp" parent index 0
				pin class 15 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "addr2"
					Input edge outputs
					pin number 4 port_name "addr2" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr2"
					Output edge outputs
					pin number 4 port_name "addr2" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr2"
					Output edge outputs
					pin number 4 port_name "addr2" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr2"
					Output edge outputs
					pin number 4 port_name "addr2" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr2"
					Output edge outputs
					pin number 4 port_name "addr2" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr2"
					Output edge outputs
					pin number 4 port_name "addr2" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr2"
					Output edge outputs
					pin number 4 port_name "addr2" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr2"
					Output edge outputs
					pin number 4 port_name "addr2" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr2"
					Output edge outputs
					pin number 4 port_name "addr2" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr2"
					Output edge outputs
					pin number 4 port_name "addr2" parent type "memory_slice" parent index 8
			Pin 5 port name "addr2" num input edges 1 num output edges 9 parent type "mem_2048x9_dp" parent index 0
				pin class 16 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "addr2"
					Input edge outputs
					pin number 5 port_name "addr2" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr2"
					Output edge outputs
					pin number 5 port_name "addr2" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr2"
					Output edge outputs
					pin number 5 port_name "addr2" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr2"
					Output edge outputs
					pin number 5 port_name "addr2" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr2"
					Output edge outputs
					pin number 5 port_name "addr2" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr2"
					Output edge outputs
					pin number 5 port_name "addr2" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr2"
					Output edge outputs
					pin number 5 port_name "addr2" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr2"
					Output edge outputs
					pin number 5 port_name "addr2" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr2"
					Output edge outputs
					pin number 5 port_name "addr2" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr2"
					Output edge outputs
					pin number 5 port_name "addr2" parent type "memory_slice" parent index 8
			Pin 6 port name "addr2" num input edges 1 num output edges 9 parent type "mem_2048x9_dp" parent index 0
				pin class 17 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "addr2"
					Input edge outputs
					pin number 6 port_name "addr2" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr2"
					Output edge outputs
					pin number 6 port_name "addr2" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr2"
					Output edge outputs
					pin number 6 port_name "addr2" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr2"
					Output edge outputs
					pin number 6 port_name "addr2" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr2"
					Output edge outputs
					pin number 6 port_name "addr2" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr2"
					Output edge outputs
					pin number 6 port_name "addr2" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr2"
					Output edge outputs
					pin number 6 port_name "addr2" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr2"
					Output edge outputs
					pin number 6 port_name "addr2" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr2"
					Output edge outputs
					pin number 6 port_name "addr2" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr2"
					Output edge outputs
					pin number 6 port_name "addr2" parent type "memory_slice" parent index 8
			Pin 7 port name "addr2" num input edges 1 num output edges 9 parent type "mem_2048x9_dp" parent index 0
				pin class 18 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "addr2"
					Input edge outputs
					pin number 7 port_name "addr2" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr2"
					Output edge outputs
					pin number 7 port_name "addr2" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr2"
					Output edge outputs
					pin number 7 port_name "addr2" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr2"
					Output edge outputs
					pin number 7 port_name "addr2" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr2"
					Output edge outputs
					pin number 7 port_name "addr2" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr2"
					Output edge outputs
					pin number 7 port_name "addr2" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr2"
					Output edge outputs
					pin number 7 port_name "addr2" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr2"
					Output edge outputs
					pin number 7 port_name "addr2" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr2"
					Output edge outputs
					pin number 7 port_name "addr2" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr2"
					Output edge outputs
					pin number 7 port_name "addr2" parent type "memory_slice" parent index 8
			Pin 8 port name "addr2" num input edges 1 num output edges 9 parent type "mem_2048x9_dp" parent index 0
				pin class 19 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "addr2"
					Input edge outputs
					pin number 8 port_name "addr2" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr2"
					Output edge outputs
					pin number 8 port_name "addr2" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr2"
					Output edge outputs
					pin number 8 port_name "addr2" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr2"
					Output edge outputs
					pin number 8 port_name "addr2" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr2"
					Output edge outputs
					pin number 8 port_name "addr2" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr2"
					Output edge outputs
					pin number 8 port_name "addr2" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr2"
					Output edge outputs
					pin number 8 port_name "addr2" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr2"
					Output edge outputs
					pin number 8 port_name "addr2" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr2"
					Output edge outputs
					pin number 8 port_name "addr2" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr2"
					Output edge outputs
					pin number 8 port_name "addr2" parent type "memory_slice" parent index 8
			Pin 9 port name "addr2" num input edges 1 num output edges 9 parent type "mem_2048x9_dp" parent index 0
				pin class 20 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "addr2"
					Input edge outputs
					pin number 9 port_name "addr2" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr2"
					Output edge outputs
					pin number 9 port_name "addr2" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr2"
					Output edge outputs
					pin number 9 port_name "addr2" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr2"
					Output edge outputs
					pin number 9 port_name "addr2" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr2"
					Output edge outputs
					pin number 9 port_name "addr2" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr2"
					Output edge outputs
					pin number 9 port_name "addr2" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr2"
					Output edge outputs
					pin number 9 port_name "addr2" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr2"
					Output edge outputs
					pin number 9 port_name "addr2" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr2"
					Output edge outputs
					pin number 9 port_name "addr2" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr2"
					Output edge outputs
					pin number 9 port_name "addr2" parent type "memory_slice" parent index 8
			Pin 10 port name "addr2" num input edges 1 num output edges 9 parent type "mem_2048x9_dp" parent index 0
				pin class 21 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "addr2"
					Input edge outputs
					pin number 10 port_name "addr2" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "addr2"
					Output edge outputs
					pin number 10 port_name "addr2" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "addr2"
					Output edge outputs
					pin number 10 port_name "addr2" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "addr2"
					Output edge outputs
					pin number 10 port_name "addr2" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "addr2"
					Output edge outputs
					pin number 10 port_name "addr2" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "addr2"
					Output edge outputs
					pin number 10 port_name "addr2" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "addr2"
					Output edge outputs
					pin number 10 port_name "addr2" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "addr2"
					Output edge outputs
					pin number 10 port_name "addr2" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "addr2"
					Output edge outputs
					pin number 10 port_name "addr2" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "addr2"
					Output edge outputs
					pin number 10 port_name "addr2" parent type "memory_slice" parent index 8
		Port "data1": num_pins 9 type 0 parent name "mem_2048x9_dp"
			Pin 0 port name "data1" num input edges 1 num output edges 1 parent type "mem_2048x9_dp" parent index 0
				pin class 22 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "data"
					Input edge outputs
					pin number 0 port_name "data1" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "data1"
					Output edge outputs
					pin number 0 port_name "data1" parent type "memory_slice" parent index 0
			Pin 1 port name "data1" num input edges 1 num output edges 1 parent type "mem_2048x9_dp" parent index 0
				pin class 27 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "data"
					Input edge outputs
					pin number 1 port_name "data1" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "data1"
					Output edge outputs
					pin number 0 port_name "data1" parent type "memory_slice" parent index 1
			Pin 2 port name "data1" num input edges 1 num output edges 1 parent type "mem_2048x9_dp" parent index 0
				pin class 29 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "data"
					Input edge outputs
					pin number 2 port_name "data1" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "data1"
					Output edge outputs
					pin number 0 port_name "data1" parent type "memory_slice" parent index 2
			Pin 3 port name "data1" num input edges 1 num output edges 1 parent type "mem_2048x9_dp" parent index 0
				pin class 31 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "data"
					Input edge outputs
					pin number 3 port_name "data1" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "data1"
					Output edge outputs
					pin number 0 port_name "data1" parent type "memory_slice" parent index 3
			Pin 4 port name "data1" num input edges 1 num output edges 1 parent type "mem_2048x9_dp" parent index 0
				pin class 33 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "data"
					Input edge outputs
					pin number 4 port_name "data1" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "data1"
					Output edge outputs
					pin number 0 port_name "data1" parent type "memory_slice" parent index 4
			Pin 5 port name "data1" num input edges 1 num output edges 1 parent type "mem_2048x9_dp" parent index 0
				pin class 35 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "data"
					Input edge outputs
					pin number 5 port_name "data1" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "data1"
					Output edge outputs
					pin number 0 port_name "data1" parent type "memory_slice" parent index 5
			Pin 6 port name "data1" num input edges 1 num output edges 1 parent type "mem_2048x9_dp" parent index 0
				pin class 37 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "data"
					Input edge outputs
					pin number 6 port_name "data1" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "data1"
					Output edge outputs
					pin number 0 port_name "data1" parent type "memory_slice" parent index 6
			Pin 7 port name "data1" num input edges 1 num output edges 1 parent type "mem_2048x9_dp" parent index 0
				pin class 39 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "data"
					Input edge outputs
					pin number 7 port_name "data1" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "data1"
					Output edge outputs
					pin number 0 port_name "data1" parent type "memory_slice" parent index 7
			Pin 8 port name "data1" num input edges 1 num output edges 1 parent type "mem_2048x9_dp" parent index 0
				pin class 41 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "data"
					Input edge outputs
					pin number 8 port_name "data1" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "data1"
					Output edge outputs
					pin number 0 port_name "data1" parent type "memory_slice" parent index 8
		Port "data2": num_pins 9 type 0 parent name "mem_2048x9_dp"
			Pin 0 port name "data2" num input edges 1 num output edges 1 parent type "mem_2048x9_dp" parent index 0
				pin class 23 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "data"
					Input edge outputs
					pin number 0 port_name "data2" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "data2"
					Output edge outputs
					pin number 0 port_name "data2" parent type "memory_slice" parent index 0
			Pin 1 port name "data2" num input edges 1 num output edges 1 parent type "mem_2048x9_dp" parent index 0
				pin class 28 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "data"
					Input edge outputs
					pin number 1 port_name "data2" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "data2"
					Output edge outputs
					pin number 0 port_name "data2" parent type "memory_slice" parent index 1
			Pin 2 port name "data2" num input edges 1 num output edges 1 parent type "mem_2048x9_dp" parent index 0
				pin class 30 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "data"
					Input edge outputs
					pin number 2 port_name "data2" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "data2"
					Output edge outputs
					pin number 0 port_name "data2" parent type "memory_slice" parent index 2
			Pin 3 port name "data2" num input edges 1 num output edges 1 parent type "mem_2048x9_dp" parent index 0
				pin class 32 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "data"
					Input edge outputs
					pin number 3 port_name "data2" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "data2"
					Output edge outputs
					pin number 0 port_name "data2" parent type "memory_slice" parent index 3
			Pin 4 port name "data2" num input edges 1 num output edges 1 parent type "mem_2048x9_dp" parent index 0
				pin class 34 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "data"
					Input edge outputs
					pin number 4 port_name "data2" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "data2"
					Output edge outputs
					pin number 0 port_name "data2" parent type "memory_slice" parent index 4
			Pin 5 port name "data2" num input edges 1 num output edges 1 parent type "mem_2048x9_dp" parent index 0
				pin class 36 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 14 port_name "data"
					Input edge outputs
					pin number 5 port_name "data2" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "data2"
					Output edge outputs
					pin number 0 port_name "data2" parent type "memory_slice" parent index 5
			Pin 6 port name "data2" num input edges 1 num output edges 1 parent type "mem_2048x9_dp" parent index 0
				pin class 38 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 15 port_name "data"
					Input edge outputs
					pin number 6 port_name "data2" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "data2"
					Output edge outputs
					pin number 0 port_name "data2" parent type "memory_slice" parent index 6
			Pin 7 port name "data2" num input edges 1 num output edges 1 parent type "mem_2048x9_dp" parent index 0
				pin class 40 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 16 port_name "data"
					Input edge outputs
					pin number 7 port_name "data2" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "data2"
					Output edge outputs
					pin number 0 port_name "data2" parent type "memory_slice" parent index 7
			Pin 8 port name "data2" num input edges 1 num output edges 1 parent type "mem_2048x9_dp" parent index 0
				pin class 42 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 17 port_name "data"
					Input edge outputs
					pin number 8 port_name "data2" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "data2"
					Output edge outputs
					pin number 0 port_name "data2" parent type "memory_slice" parent index 8
		Port "we1": num_pins 1 type 0 parent name "mem_2048x9_dp"
			Pin 0 port name "we1" num input edges 1 num output edges 9 parent type "mem_2048x9_dp" parent index 0
				pin class 24 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "we1"
					Input edge outputs
					pin number 0 port_name "we1" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we1"
					Output edge outputs
					pin number 0 port_name "we1" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we1"
					Output edge outputs
					pin number 0 port_name "we1" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we1"
					Output edge outputs
					pin number 0 port_name "we1" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we1"
					Output edge outputs
					pin number 0 port_name "we1" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we1"
					Output edge outputs
					pin number 0 port_name "we1" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we1"
					Output edge outputs
					pin number 0 port_name "we1" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we1"
					Output edge outputs
					pin number 0 port_name "we1" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we1"
					Output edge outputs
					pin number 0 port_name "we1" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we1"
					Output edge outputs
					pin number 0 port_name "we1" parent type "memory_slice" parent index 8
		Port "we2": num_pins 1 type 0 parent name "mem_2048x9_dp"
			Pin 0 port name "we2" num input edges 1 num output edges 9 parent type "mem_2048x9_dp" parent index 0
				pin class 25 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "we2"
					Input edge outputs
					pin number 0 port_name "we2" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we2"
					Output edge outputs
					pin number 0 port_name "we2" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we2"
					Output edge outputs
					pin number 0 port_name "we2" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we2"
					Output edge outputs
					pin number 0 port_name "we2" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we2"
					Output edge outputs
					pin number 0 port_name "we2" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we2"
					Output edge outputs
					pin number 0 port_name "we2" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we2"
					Output edge outputs
					pin number 0 port_name "we2" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we2"
					Output edge outputs
					pin number 0 port_name "we2" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we2"
					Output edge outputs
					pin number 0 port_name "we2" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we2"
					Output edge outputs
					pin number 0 port_name "we2" parent type "memory_slice" parent index 8
		Output Ports: total ports 2
				Port "out1": num_pins 9 type 1 parent name "mem_2048x9_dp"
			Pin 0 port name "out1" num input edges 1 num output edges 1 parent type "mem_2048x9_dp" parent index 0
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out1"
					Input edge outputs
					pin number 0 port_name "out1" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out1"
					Output edge outputs
					pin number 0 port_name "out" parent type "memory" parent index 0
			Pin 1 port name "out1" num input edges 1 num output edges 1 parent type "mem_2048x9_dp" parent index 0
				pin class 2 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out1"
					Input edge outputs
					pin number 1 port_name "out1" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "out1"
					Output edge outputs
					pin number 1 port_name "out" parent type "memory" parent index 0
			Pin 2 port name "out1" num input edges 1 num output edges 1 parent type "mem_2048x9_dp" parent index 0
				pin class 4 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out1"
					Input edge outputs
					pin number 2 port_name "out1" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "out1"
					Output edge outputs
					pin number 2 port_name "out" parent type "memory" parent index 0
			Pin 3 port name "out1" num input edges 1 num output edges 1 parent type "mem_2048x9_dp" parent index 0
				pin class 6 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out1"
					Input edge outputs
					pin number 3 port_name "out1" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "out1"
					Output edge outputs
					pin number 3 port_name "out" parent type "memory" parent index 0
			Pin 4 port name "out1" num input edges 1 num output edges 1 parent type "mem_2048x9_dp" parent index 0
				pin class 8 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out1"
					Input edge outputs
					pin number 4 port_name "out1" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "out1"
					Output edge outputs
					pin number 4 port_name "out" parent type "memory" parent index 0
			Pin 5 port name "out1" num input edges 1 num output edges 1 parent type "mem_2048x9_dp" parent index 0
				pin class 10 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out1"
					Input edge outputs
					pin number 5 port_name "out1" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "out1"
					Output edge outputs
					pin number 5 port_name "out" parent type "memory" parent index 0
			Pin 6 port name "out1" num input edges 1 num output edges 1 parent type "mem_2048x9_dp" parent index 0
				pin class 12 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out1"
					Input edge outputs
					pin number 6 port_name "out1" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "out1"
					Output edge outputs
					pin number 6 port_name "out" parent type "memory" parent index 0
			Pin 7 port name "out1" num input edges 1 num output edges 1 parent type "mem_2048x9_dp" parent index 0
				pin class 14 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out1"
					Input edge outputs
					pin number 7 port_name "out1" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "out1"
					Output edge outputs
					pin number 7 port_name "out" parent type "memory" parent index 0
			Pin 8 port name "out1" num input edges 1 num output edges 1 parent type "mem_2048x9_dp" parent index 0
				pin class 16 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out1"
					Input edge outputs
					pin number 8 port_name "out1" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "out1"
					Output edge outputs
					pin number 8 port_name "out" parent type "memory" parent index 0
		Port "out2": num_pins 9 type 1 parent name "mem_2048x9_dp"
			Pin 0 port name "out2" num input edges 1 num output edges 1 parent type "mem_2048x9_dp" parent index 0
				pin class 1 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out2"
					Input edge outputs
					pin number 0 port_name "out2" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out2"
					Output edge outputs
					pin number 9 port_name "out" parent type "memory" parent index 0
			Pin 1 port name "out2" num input edges 1 num output edges 1 parent type "mem_2048x9_dp" parent index 0
				pin class 3 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out2"
					Input edge outputs
					pin number 1 port_name "out2" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "out2"
					Output edge outputs
					pin number 10 port_name "out" parent type "memory" parent index 0
			Pin 2 port name "out2" num input edges 1 num output edges 1 parent type "mem_2048x9_dp" parent index 0
				pin class 5 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out2"
					Input edge outputs
					pin number 2 port_name "out2" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "out2"
					Output edge outputs
					pin number 11 port_name "out" parent type "memory" parent index 0
			Pin 3 port name "out2" num input edges 1 num output edges 1 parent type "mem_2048x9_dp" parent index 0
				pin class 7 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out2"
					Input edge outputs
					pin number 3 port_name "out2" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "out2"
					Output edge outputs
					pin number 12 port_name "out" parent type "memory" parent index 0
			Pin 4 port name "out2" num input edges 1 num output edges 1 parent type "mem_2048x9_dp" parent index 0
				pin class 9 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out2"
					Input edge outputs
					pin number 4 port_name "out2" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "out2"
					Output edge outputs
					pin number 13 port_name "out" parent type "memory" parent index 0
			Pin 5 port name "out2" num input edges 1 num output edges 1 parent type "mem_2048x9_dp" parent index 0
				pin class 11 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out2"
					Input edge outputs
					pin number 5 port_name "out2" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "out2"
					Output edge outputs
					pin number 14 port_name "out" parent type "memory" parent index 0
			Pin 6 port name "out2" num input edges 1 num output edges 1 parent type "mem_2048x9_dp" parent index 0
				pin class 13 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out2"
					Input edge outputs
					pin number 6 port_name "out2" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "out2"
					Output edge outputs
					pin number 15 port_name "out" parent type "memory" parent index 0
			Pin 7 port name "out2" num input edges 1 num output edges 1 parent type "mem_2048x9_dp" parent index 0
				pin class 15 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out2"
					Input edge outputs
					pin number 7 port_name "out2" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "out2"
					Output edge outputs
					pin number 16 port_name "out" parent type "memory" parent index 0
			Pin 8 port name "out2" num input edges 1 num output edges 1 parent type "mem_2048x9_dp" parent index 0
				pin class 17 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out2"
					Input edge outputs
					pin number 8 port_name "out2" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "out2"
					Output edge outputs
					pin number 17 port_name "out" parent type "memory" parent index 0
		Clock Ports: total ports 1
				Port "clk": num_pins 1 type 0 parent name "mem_2048x9_dp"
			Pin 0 port name "clk" num input edges 1 num output edges 9 parent type "mem_2048x9_dp" parent index 0
				pin class 26 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "clk"
					Input edge outputs
					pin number 0 port_name "clk" parent type "mem_2048x9_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 3
				Output edge 4 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 4
				Output edge 5 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 5
				Output edge 6 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 6
				Output edge 7 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 7
				Output edge 8 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 8
		Input class 0: 1 pins, Input class 1: 1 pins, Input class 2: 1 pins, Input class 3: 1 pins, Input class 4: 1 pins, Input class 5: 1 pins, Input class 6: 1 pins, Input class 7: 1 pins, Input class 8: 1 pins, Input class 9: 1 pins, Input class 10: 1 pins, Input class 11: 1 pins, Input class 12: 1 pins, Input class 13: 1 pins, Input class 14: 1 pins, Input class 15: 1 pins, Input class 16: 1 pins, Input class 17: 1 pins, Input class 18: 1 pins, Input class 19: 1 pins, Input class 20: 1 pins, Input class 21: 1 pins, Input class 22: 1 pins, Input class 23: 1 pins, Input class 24: 1 pins, Input class 25: 1 pins, Input class 26: 1 pins, Input class 27: 1 pins, Input class 28: 1 pins, Input class 29: 1 pins, Input class 30: 1 pins, Input class 31: 1 pins, Input class 32: 1 pins, Input class 33: 1 pins, Input class 34: 1 pins, Input class 35: 1 pins, Input class 36: 1 pins, Input class 37: 1 pins, Input class 38: 1 pins, Input class 39: 1 pins, Input class 40: 1 pins, Input class 41: 1 pins, Input class 42: 1 pins, Input class 43: 0 pins, 
		Output class 0: 1 pins, Output class 1: 1 pins, Output class 2: 1 pins, Output class 3: 1 pins, Output class 4: 1 pins, Output class 5: 1 pins, Output class 6: 1 pins, Output class 7: 1 pins, Output class 8: 1 pins, Output class 9: 1 pins, Output class 10: 1 pins, Output class 11: 1 pins, Output class 12: 1 pins, Output class 13: 1 pins, Output class 14: 1 pins, Output class 15: 1 pins, Output class 16: 1 pins, Output class 17: 1 pins, Output class 18: 0 pins, 
		Children:
			Physical Block: type "memory_slice"  index 0  num_children 9
				Parent Block: type "mem_2048x9_dp" index 0 
			Input Ports: total ports 6
						Port "addr1": num_pins 11 type 0 parent name "memory_slice"
				Pin 0 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr1"
						Input edge outputs
						pin number 0 port_name "addr1" parent type "memory_slice" parent index 0
				Pin 1 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr1"
						Input edge outputs
						pin number 1 port_name "addr1" parent type "memory_slice" parent index 0
				Pin 2 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr1"
						Input edge outputs
						pin number 2 port_name "addr1" parent type "memory_slice" parent index 0
				Pin 3 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr1"
						Input edge outputs
						pin number 3 port_name "addr1" parent type "memory_slice" parent index 0
				Pin 4 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr1"
						Input edge outputs
						pin number 4 port_name "addr1" parent type "memory_slice" parent index 0
				Pin 5 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr1"
						Input edge outputs
						pin number 5 port_name "addr1" parent type "memory_slice" parent index 0
				Pin 6 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr1"
						Input edge outputs
						pin number 6 port_name "addr1" parent type "memory_slice" parent index 0
				Pin 7 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr1"
						Input edge outputs
						pin number 7 port_name "addr1" parent type "memory_slice" parent index 0
				Pin 8 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr1"
						Input edge outputs
						pin number 8 port_name "addr1" parent type "memory_slice" parent index 0
				Pin 9 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr1"
						Input edge outputs
						pin number 9 port_name "addr1" parent type "memory_slice" parent index 0
				Pin 10 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 48), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "addr1"
						Input edge outputs
						pin number 10 port_name "addr1" parent type "memory_slice" parent index 0
			Port "addr2": num_pins 11 type 0 parent name "memory_slice"
				Pin 0 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 52), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr2"
						Input edge outputs
						pin number 0 port_name "addr2" parent type "memory_slice" parent index 0
				Pin 1 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 53), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr2"
						Input edge outputs
						pin number 1 port_name "addr2" parent type "memory_slice" parent index 0
				Pin 2 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 54), (1 13), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr2"
						Input edge outputs
						pin number 2 port_name "addr2" parent type "memory_slice" parent index 0
				Pin 3 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 55), (1 14), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr2"
						Input edge outputs
						pin number 3 port_name "addr2" parent type "memory_slice" parent index 0
				Pin 4 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 56), (1 15), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr2"
						Input edge outputs
						pin number 4 port_name "addr2" parent type "memory_slice" parent index 0
				Pin 5 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 57), (1 16), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr2"
						Input edge outputs
						pin number 5 port_name "addr2" parent type "memory_slice" parent index 0
				Pin 6 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 58), (1 17), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr2"
						Input edge outputs
						pin number 6 port_name "addr2" parent type "memory_slice" parent index 0
				Pin 7 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 59), (1 18), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr2"
						Input edge outputs
						pin number 7 port_name "addr2" parent type "memory_slice" parent index 0
				Pin 8 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 60), (1 19), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr2"
						Input edge outputs
						pin number 8 port_name "addr2" parent type "memory_slice" parent index 0
				Pin 9 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 61), (1 20), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr2"
						Input edge outputs
						pin number 9 port_name "addr2" parent type "memory_slice" parent index 0
				Pin 10 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 63), (1 21), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "addr2"
						Input edge outputs
						pin number 10 port_name "addr2" parent type "memory_slice" parent index 0
			Port "data1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 9), (1 22), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "data1"
						Input edge outputs
						pin number 0 port_name "data1" parent type "memory_slice" parent index 0
			Port "data2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 20), (1 23), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "data2"
						Input edge outputs
						pin number 0 port_name "data2" parent type "memory_slice" parent index 0
			Port "we1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 10), (1 24), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we1"
						Input edge outputs
						pin number 0 port_name "we1" parent type "memory_slice" parent index 0
			Port "we2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 62), (1 25), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we2"
						Input edge outputs
						pin number 0 port_name "we2" parent type "memory_slice" parent index 0
			Output Ports: total ports 2
						Port "out1": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out1" num input edges 0 num output edges 1 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 0), (1 0), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out1"
						Output edge outputs
						pin number 0 port_name "out1" parent type "mem_2048x9_dp" parent index 0
			Port "out2": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out2" num input edges 0 num output edges 1 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 9), (1 1), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out2"
						Output edge outputs
						pin number 0 port_name "out2" parent type "mem_2048x9_dp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 11), (1 26), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 0
			
			
			Physical Block: type "memory_slice"  index 1  num_children 9
				Parent Block: type "mem_2048x9_dp" index 0 
			Input Ports: total ports 6
						Port "addr1": num_pins 11 type 0 parent name "memory_slice"
				Pin 0 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr1"
						Input edge outputs
						pin number 0 port_name "addr1" parent type "memory_slice" parent index 1
				Pin 1 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr1"
						Input edge outputs
						pin number 1 port_name "addr1" parent type "memory_slice" parent index 1
				Pin 2 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr1"
						Input edge outputs
						pin number 2 port_name "addr1" parent type "memory_slice" parent index 1
				Pin 3 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr1"
						Input edge outputs
						pin number 3 port_name "addr1" parent type "memory_slice" parent index 1
				Pin 4 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr1"
						Input edge outputs
						pin number 4 port_name "addr1" parent type "memory_slice" parent index 1
				Pin 5 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr1"
						Input edge outputs
						pin number 5 port_name "addr1" parent type "memory_slice" parent index 1
				Pin 6 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr1"
						Input edge outputs
						pin number 6 port_name "addr1" parent type "memory_slice" parent index 1
				Pin 7 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr1"
						Input edge outputs
						pin number 7 port_name "addr1" parent type "memory_slice" parent index 1
				Pin 8 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr1"
						Input edge outputs
						pin number 8 port_name "addr1" parent type "memory_slice" parent index 1
				Pin 9 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr1"
						Input edge outputs
						pin number 9 port_name "addr1" parent type "memory_slice" parent index 1
				Pin 10 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 48), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "addr1"
						Input edge outputs
						pin number 10 port_name "addr1" parent type "memory_slice" parent index 1
			Port "addr2": num_pins 11 type 0 parent name "memory_slice"
				Pin 0 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 52), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr2"
						Input edge outputs
						pin number 0 port_name "addr2" parent type "memory_slice" parent index 1
				Pin 1 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 53), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr2"
						Input edge outputs
						pin number 1 port_name "addr2" parent type "memory_slice" parent index 1
				Pin 2 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 54), (1 13), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr2"
						Input edge outputs
						pin number 2 port_name "addr2" parent type "memory_slice" parent index 1
				Pin 3 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 55), (1 14), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr2"
						Input edge outputs
						pin number 3 port_name "addr2" parent type "memory_slice" parent index 1
				Pin 4 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 56), (1 15), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr2"
						Input edge outputs
						pin number 4 port_name "addr2" parent type "memory_slice" parent index 1
				Pin 5 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 57), (1 16), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr2"
						Input edge outputs
						pin number 5 port_name "addr2" parent type "memory_slice" parent index 1
				Pin 6 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 58), (1 17), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr2"
						Input edge outputs
						pin number 6 port_name "addr2" parent type "memory_slice" parent index 1
				Pin 7 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 59), (1 18), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr2"
						Input edge outputs
						pin number 7 port_name "addr2" parent type "memory_slice" parent index 1
				Pin 8 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 60), (1 19), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr2"
						Input edge outputs
						pin number 8 port_name "addr2" parent type "memory_slice" parent index 1
				Pin 9 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 61), (1 20), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr2"
						Input edge outputs
						pin number 9 port_name "addr2" parent type "memory_slice" parent index 1
				Pin 10 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 63), (1 21), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "addr2"
						Input edge outputs
						pin number 10 port_name "addr2" parent type "memory_slice" parent index 1
			Port "data1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 12), (1 27), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "data1"
						Input edge outputs
						pin number 0 port_name "data1" parent type "memory_slice" parent index 1
			Port "data2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 21), (1 28), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "data2"
						Input edge outputs
						pin number 0 port_name "data2" parent type "memory_slice" parent index 1
			Port "we1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 10), (1 24), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we1"
						Input edge outputs
						pin number 0 port_name "we1" parent type "memory_slice" parent index 1
			Port "we2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 62), (1 25), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we2"
						Input edge outputs
						pin number 0 port_name "we2" parent type "memory_slice" parent index 1
			Output Ports: total ports 2
						Port "out1": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out1" num input edges 0 num output edges 1 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 1), (1 2), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out1"
						Output edge outputs
						pin number 1 port_name "out1" parent type "mem_2048x9_dp" parent index 0
			Port "out2": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out2" num input edges 0 num output edges 1 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 10), (1 3), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out2"
						Output edge outputs
						pin number 1 port_name "out2" parent type "mem_2048x9_dp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 11), (1 26), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 1
			
			
			Physical Block: type "memory_slice"  index 2  num_children 9
				Parent Block: type "mem_2048x9_dp" index 0 
			Input Ports: total ports 6
						Port "addr1": num_pins 11 type 0 parent name "memory_slice"
				Pin 0 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr1"
						Input edge outputs
						pin number 0 port_name "addr1" parent type "memory_slice" parent index 2
				Pin 1 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr1"
						Input edge outputs
						pin number 1 port_name "addr1" parent type "memory_slice" parent index 2
				Pin 2 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr1"
						Input edge outputs
						pin number 2 port_name "addr1" parent type "memory_slice" parent index 2
				Pin 3 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr1"
						Input edge outputs
						pin number 3 port_name "addr1" parent type "memory_slice" parent index 2
				Pin 4 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr1"
						Input edge outputs
						pin number 4 port_name "addr1" parent type "memory_slice" parent index 2
				Pin 5 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr1"
						Input edge outputs
						pin number 5 port_name "addr1" parent type "memory_slice" parent index 2
				Pin 6 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr1"
						Input edge outputs
						pin number 6 port_name "addr1" parent type "memory_slice" parent index 2
				Pin 7 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr1"
						Input edge outputs
						pin number 7 port_name "addr1" parent type "memory_slice" parent index 2
				Pin 8 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr1"
						Input edge outputs
						pin number 8 port_name "addr1" parent type "memory_slice" parent index 2
				Pin 9 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr1"
						Input edge outputs
						pin number 9 port_name "addr1" parent type "memory_slice" parent index 2
				Pin 10 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 48), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "addr1"
						Input edge outputs
						pin number 10 port_name "addr1" parent type "memory_slice" parent index 2
			Port "addr2": num_pins 11 type 0 parent name "memory_slice"
				Pin 0 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 52), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr2"
						Input edge outputs
						pin number 0 port_name "addr2" parent type "memory_slice" parent index 2
				Pin 1 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 53), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr2"
						Input edge outputs
						pin number 1 port_name "addr2" parent type "memory_slice" parent index 2
				Pin 2 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 54), (1 13), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr2"
						Input edge outputs
						pin number 2 port_name "addr2" parent type "memory_slice" parent index 2
				Pin 3 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 55), (1 14), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr2"
						Input edge outputs
						pin number 3 port_name "addr2" parent type "memory_slice" parent index 2
				Pin 4 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 56), (1 15), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr2"
						Input edge outputs
						pin number 4 port_name "addr2" parent type "memory_slice" parent index 2
				Pin 5 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 57), (1 16), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr2"
						Input edge outputs
						pin number 5 port_name "addr2" parent type "memory_slice" parent index 2
				Pin 6 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 58), (1 17), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr2"
						Input edge outputs
						pin number 6 port_name "addr2" parent type "memory_slice" parent index 2
				Pin 7 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 59), (1 18), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr2"
						Input edge outputs
						pin number 7 port_name "addr2" parent type "memory_slice" parent index 2
				Pin 8 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 60), (1 19), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr2"
						Input edge outputs
						pin number 8 port_name "addr2" parent type "memory_slice" parent index 2
				Pin 9 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 61), (1 20), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr2"
						Input edge outputs
						pin number 9 port_name "addr2" parent type "memory_slice" parent index 2
				Pin 10 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 63), (1 21), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "addr2"
						Input edge outputs
						pin number 10 port_name "addr2" parent type "memory_slice" parent index 2
			Port "data1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 13), (1 29), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "data1"
						Input edge outputs
						pin number 0 port_name "data1" parent type "memory_slice" parent index 2
			Port "data2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 22), (1 30), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "data2"
						Input edge outputs
						pin number 0 port_name "data2" parent type "memory_slice" parent index 2
			Port "we1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 10), (1 24), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we1"
						Input edge outputs
						pin number 0 port_name "we1" parent type "memory_slice" parent index 2
			Port "we2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 62), (1 25), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we2"
						Input edge outputs
						pin number 0 port_name "we2" parent type "memory_slice" parent index 2
			Output Ports: total ports 2
						Port "out1": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out1" num input edges 0 num output edges 1 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 2), (1 4), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out1"
						Output edge outputs
						pin number 2 port_name "out1" parent type "mem_2048x9_dp" parent index 0
			Port "out2": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out2" num input edges 0 num output edges 1 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 11), (1 5), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out2"
						Output edge outputs
						pin number 2 port_name "out2" parent type "mem_2048x9_dp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 11), (1 26), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 2
			
			
			Physical Block: type "memory_slice"  index 3  num_children 9
				Parent Block: type "mem_2048x9_dp" index 0 
			Input Ports: total ports 6
						Port "addr1": num_pins 11 type 0 parent name "memory_slice"
				Pin 0 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr1"
						Input edge outputs
						pin number 0 port_name "addr1" parent type "memory_slice" parent index 3
				Pin 1 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr1"
						Input edge outputs
						pin number 1 port_name "addr1" parent type "memory_slice" parent index 3
				Pin 2 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr1"
						Input edge outputs
						pin number 2 port_name "addr1" parent type "memory_slice" parent index 3
				Pin 3 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr1"
						Input edge outputs
						pin number 3 port_name "addr1" parent type "memory_slice" parent index 3
				Pin 4 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr1"
						Input edge outputs
						pin number 4 port_name "addr1" parent type "memory_slice" parent index 3
				Pin 5 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr1"
						Input edge outputs
						pin number 5 port_name "addr1" parent type "memory_slice" parent index 3
				Pin 6 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr1"
						Input edge outputs
						pin number 6 port_name "addr1" parent type "memory_slice" parent index 3
				Pin 7 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr1"
						Input edge outputs
						pin number 7 port_name "addr1" parent type "memory_slice" parent index 3
				Pin 8 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr1"
						Input edge outputs
						pin number 8 port_name "addr1" parent type "memory_slice" parent index 3
				Pin 9 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr1"
						Input edge outputs
						pin number 9 port_name "addr1" parent type "memory_slice" parent index 3
				Pin 10 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 48), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "addr1"
						Input edge outputs
						pin number 10 port_name "addr1" parent type "memory_slice" parent index 3
			Port "addr2": num_pins 11 type 0 parent name "memory_slice"
				Pin 0 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 52), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr2"
						Input edge outputs
						pin number 0 port_name "addr2" parent type "memory_slice" parent index 3
				Pin 1 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 53), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr2"
						Input edge outputs
						pin number 1 port_name "addr2" parent type "memory_slice" parent index 3
				Pin 2 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 54), (1 13), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr2"
						Input edge outputs
						pin number 2 port_name "addr2" parent type "memory_slice" parent index 3
				Pin 3 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 55), (1 14), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr2"
						Input edge outputs
						pin number 3 port_name "addr2" parent type "memory_slice" parent index 3
				Pin 4 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 56), (1 15), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr2"
						Input edge outputs
						pin number 4 port_name "addr2" parent type "memory_slice" parent index 3
				Pin 5 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 57), (1 16), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr2"
						Input edge outputs
						pin number 5 port_name "addr2" parent type "memory_slice" parent index 3
				Pin 6 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 58), (1 17), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr2"
						Input edge outputs
						pin number 6 port_name "addr2" parent type "memory_slice" parent index 3
				Pin 7 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 59), (1 18), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr2"
						Input edge outputs
						pin number 7 port_name "addr2" parent type "memory_slice" parent index 3
				Pin 8 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 60), (1 19), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr2"
						Input edge outputs
						pin number 8 port_name "addr2" parent type "memory_slice" parent index 3
				Pin 9 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 61), (1 20), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr2"
						Input edge outputs
						pin number 9 port_name "addr2" parent type "memory_slice" parent index 3
				Pin 10 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 63), (1 21), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "addr2"
						Input edge outputs
						pin number 10 port_name "addr2" parent type "memory_slice" parent index 3
			Port "data1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 14), (1 31), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "data1"
						Input edge outputs
						pin number 0 port_name "data1" parent type "memory_slice" parent index 3
			Port "data2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 23), (1 32), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "data2"
						Input edge outputs
						pin number 0 port_name "data2" parent type "memory_slice" parent index 3
			Port "we1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 10), (1 24), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we1"
						Input edge outputs
						pin number 0 port_name "we1" parent type "memory_slice" parent index 3
			Port "we2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 62), (1 25), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we2"
						Input edge outputs
						pin number 0 port_name "we2" parent type "memory_slice" parent index 3
			Output Ports: total ports 2
						Port "out1": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out1" num input edges 0 num output edges 1 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 3), (1 6), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out1"
						Output edge outputs
						pin number 3 port_name "out1" parent type "mem_2048x9_dp" parent index 0
			Port "out2": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out2" num input edges 0 num output edges 1 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 12), (1 7), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out2"
						Output edge outputs
						pin number 3 port_name "out2" parent type "mem_2048x9_dp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 11), (1 26), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 3
			
			
			Physical Block: type "memory_slice"  index 4  num_children 9
				Parent Block: type "mem_2048x9_dp" index 0 
			Input Ports: total ports 6
						Port "addr1": num_pins 11 type 0 parent name "memory_slice"
				Pin 0 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr1"
						Input edge outputs
						pin number 0 port_name "addr1" parent type "memory_slice" parent index 4
				Pin 1 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr1"
						Input edge outputs
						pin number 1 port_name "addr1" parent type "memory_slice" parent index 4
				Pin 2 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr1"
						Input edge outputs
						pin number 2 port_name "addr1" parent type "memory_slice" parent index 4
				Pin 3 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr1"
						Input edge outputs
						pin number 3 port_name "addr1" parent type "memory_slice" parent index 4
				Pin 4 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr1"
						Input edge outputs
						pin number 4 port_name "addr1" parent type "memory_slice" parent index 4
				Pin 5 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr1"
						Input edge outputs
						pin number 5 port_name "addr1" parent type "memory_slice" parent index 4
				Pin 6 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr1"
						Input edge outputs
						pin number 6 port_name "addr1" parent type "memory_slice" parent index 4
				Pin 7 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr1"
						Input edge outputs
						pin number 7 port_name "addr1" parent type "memory_slice" parent index 4
				Pin 8 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr1"
						Input edge outputs
						pin number 8 port_name "addr1" parent type "memory_slice" parent index 4
				Pin 9 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr1"
						Input edge outputs
						pin number 9 port_name "addr1" parent type "memory_slice" parent index 4
				Pin 10 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 48), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "addr1"
						Input edge outputs
						pin number 10 port_name "addr1" parent type "memory_slice" parent index 4
			Port "addr2": num_pins 11 type 0 parent name "memory_slice"
				Pin 0 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 52), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr2"
						Input edge outputs
						pin number 0 port_name "addr2" parent type "memory_slice" parent index 4
				Pin 1 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 53), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr2"
						Input edge outputs
						pin number 1 port_name "addr2" parent type "memory_slice" parent index 4
				Pin 2 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 54), (1 13), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr2"
						Input edge outputs
						pin number 2 port_name "addr2" parent type "memory_slice" parent index 4
				Pin 3 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 55), (1 14), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr2"
						Input edge outputs
						pin number 3 port_name "addr2" parent type "memory_slice" parent index 4
				Pin 4 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 56), (1 15), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr2"
						Input edge outputs
						pin number 4 port_name "addr2" parent type "memory_slice" parent index 4
				Pin 5 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 57), (1 16), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr2"
						Input edge outputs
						pin number 5 port_name "addr2" parent type "memory_slice" parent index 4
				Pin 6 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 58), (1 17), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr2"
						Input edge outputs
						pin number 6 port_name "addr2" parent type "memory_slice" parent index 4
				Pin 7 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 59), (1 18), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr2"
						Input edge outputs
						pin number 7 port_name "addr2" parent type "memory_slice" parent index 4
				Pin 8 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 60), (1 19), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr2"
						Input edge outputs
						pin number 8 port_name "addr2" parent type "memory_slice" parent index 4
				Pin 9 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 61), (1 20), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr2"
						Input edge outputs
						pin number 9 port_name "addr2" parent type "memory_slice" parent index 4
				Pin 10 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 63), (1 21), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "addr2"
						Input edge outputs
						pin number 10 port_name "addr2" parent type "memory_slice" parent index 4
			Port "data1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 15), (1 33), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "data1"
						Input edge outputs
						pin number 0 port_name "data1" parent type "memory_slice" parent index 4
			Port "data2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 24), (1 34), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "data2"
						Input edge outputs
						pin number 0 port_name "data2" parent type "memory_slice" parent index 4
			Port "we1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 10), (1 24), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we1"
						Input edge outputs
						pin number 0 port_name "we1" parent type "memory_slice" parent index 4
			Port "we2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 62), (1 25), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we2"
						Input edge outputs
						pin number 0 port_name "we2" parent type "memory_slice" parent index 4
			Output Ports: total ports 2
						Port "out1": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out1" num input edges 0 num output edges 1 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 4), (1 8), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out1"
						Output edge outputs
						pin number 4 port_name "out1" parent type "mem_2048x9_dp" parent index 0
			Port "out2": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out2" num input edges 0 num output edges 1 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 13), (1 9), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out2"
						Output edge outputs
						pin number 4 port_name "out2" parent type "mem_2048x9_dp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 4
					pin class (depth, pin class): (0 11), (1 26), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 4
			
			
			Physical Block: type "memory_slice"  index 5  num_children 9
				Parent Block: type "mem_2048x9_dp" index 0 
			Input Ports: total ports 6
						Port "addr1": num_pins 11 type 0 parent name "memory_slice"
				Pin 0 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr1"
						Input edge outputs
						pin number 0 port_name "addr1" parent type "memory_slice" parent index 5
				Pin 1 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr1"
						Input edge outputs
						pin number 1 port_name "addr1" parent type "memory_slice" parent index 5
				Pin 2 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr1"
						Input edge outputs
						pin number 2 port_name "addr1" parent type "memory_slice" parent index 5
				Pin 3 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr1"
						Input edge outputs
						pin number 3 port_name "addr1" parent type "memory_slice" parent index 5
				Pin 4 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr1"
						Input edge outputs
						pin number 4 port_name "addr1" parent type "memory_slice" parent index 5
				Pin 5 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr1"
						Input edge outputs
						pin number 5 port_name "addr1" parent type "memory_slice" parent index 5
				Pin 6 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr1"
						Input edge outputs
						pin number 6 port_name "addr1" parent type "memory_slice" parent index 5
				Pin 7 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr1"
						Input edge outputs
						pin number 7 port_name "addr1" parent type "memory_slice" parent index 5
				Pin 8 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr1"
						Input edge outputs
						pin number 8 port_name "addr1" parent type "memory_slice" parent index 5
				Pin 9 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr1"
						Input edge outputs
						pin number 9 port_name "addr1" parent type "memory_slice" parent index 5
				Pin 10 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 48), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "addr1"
						Input edge outputs
						pin number 10 port_name "addr1" parent type "memory_slice" parent index 5
			Port "addr2": num_pins 11 type 0 parent name "memory_slice"
				Pin 0 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 52), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr2"
						Input edge outputs
						pin number 0 port_name "addr2" parent type "memory_slice" parent index 5
				Pin 1 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 53), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr2"
						Input edge outputs
						pin number 1 port_name "addr2" parent type "memory_slice" parent index 5
				Pin 2 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 54), (1 13), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr2"
						Input edge outputs
						pin number 2 port_name "addr2" parent type "memory_slice" parent index 5
				Pin 3 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 55), (1 14), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr2"
						Input edge outputs
						pin number 3 port_name "addr2" parent type "memory_slice" parent index 5
				Pin 4 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 56), (1 15), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr2"
						Input edge outputs
						pin number 4 port_name "addr2" parent type "memory_slice" parent index 5
				Pin 5 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 57), (1 16), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr2"
						Input edge outputs
						pin number 5 port_name "addr2" parent type "memory_slice" parent index 5
				Pin 6 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 58), (1 17), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr2"
						Input edge outputs
						pin number 6 port_name "addr2" parent type "memory_slice" parent index 5
				Pin 7 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 59), (1 18), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr2"
						Input edge outputs
						pin number 7 port_name "addr2" parent type "memory_slice" parent index 5
				Pin 8 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 60), (1 19), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr2"
						Input edge outputs
						pin number 8 port_name "addr2" parent type "memory_slice" parent index 5
				Pin 9 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 61), (1 20), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr2"
						Input edge outputs
						pin number 9 port_name "addr2" parent type "memory_slice" parent index 5
				Pin 10 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 63), (1 21), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "addr2"
						Input edge outputs
						pin number 10 port_name "addr2" parent type "memory_slice" parent index 5
			Port "data1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 16), (1 35), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "data1"
						Input edge outputs
						pin number 0 port_name "data1" parent type "memory_slice" parent index 5
			Port "data2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 25), (1 36), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "data2"
						Input edge outputs
						pin number 0 port_name "data2" parent type "memory_slice" parent index 5
			Port "we1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 10), (1 24), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we1"
						Input edge outputs
						pin number 0 port_name "we1" parent type "memory_slice" parent index 5
			Port "we2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 62), (1 25), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we2"
						Input edge outputs
						pin number 0 port_name "we2" parent type "memory_slice" parent index 5
			Output Ports: total ports 2
						Port "out1": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out1" num input edges 0 num output edges 1 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 5), (1 10), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out1"
						Output edge outputs
						pin number 5 port_name "out1" parent type "mem_2048x9_dp" parent index 0
			Port "out2": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out2" num input edges 0 num output edges 1 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 14), (1 11), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out2"
						Output edge outputs
						pin number 5 port_name "out2" parent type "mem_2048x9_dp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 5
					pin class (depth, pin class): (0 11), (1 26), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 5
			
			
			Physical Block: type "memory_slice"  index 6  num_children 9
				Parent Block: type "mem_2048x9_dp" index 0 
			Input Ports: total ports 6
						Port "addr1": num_pins 11 type 0 parent name "memory_slice"
				Pin 0 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr1"
						Input edge outputs
						pin number 0 port_name "addr1" parent type "memory_slice" parent index 6
				Pin 1 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr1"
						Input edge outputs
						pin number 1 port_name "addr1" parent type "memory_slice" parent index 6
				Pin 2 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr1"
						Input edge outputs
						pin number 2 port_name "addr1" parent type "memory_slice" parent index 6
				Pin 3 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr1"
						Input edge outputs
						pin number 3 port_name "addr1" parent type "memory_slice" parent index 6
				Pin 4 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr1"
						Input edge outputs
						pin number 4 port_name "addr1" parent type "memory_slice" parent index 6
				Pin 5 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr1"
						Input edge outputs
						pin number 5 port_name "addr1" parent type "memory_slice" parent index 6
				Pin 6 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr1"
						Input edge outputs
						pin number 6 port_name "addr1" parent type "memory_slice" parent index 6
				Pin 7 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr1"
						Input edge outputs
						pin number 7 port_name "addr1" parent type "memory_slice" parent index 6
				Pin 8 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr1"
						Input edge outputs
						pin number 8 port_name "addr1" parent type "memory_slice" parent index 6
				Pin 9 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr1"
						Input edge outputs
						pin number 9 port_name "addr1" parent type "memory_slice" parent index 6
				Pin 10 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 48), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "addr1"
						Input edge outputs
						pin number 10 port_name "addr1" parent type "memory_slice" parent index 6
			Port "addr2": num_pins 11 type 0 parent name "memory_slice"
				Pin 0 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 52), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr2"
						Input edge outputs
						pin number 0 port_name "addr2" parent type "memory_slice" parent index 6
				Pin 1 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 53), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr2"
						Input edge outputs
						pin number 1 port_name "addr2" parent type "memory_slice" parent index 6
				Pin 2 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 54), (1 13), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr2"
						Input edge outputs
						pin number 2 port_name "addr2" parent type "memory_slice" parent index 6
				Pin 3 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 55), (1 14), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr2"
						Input edge outputs
						pin number 3 port_name "addr2" parent type "memory_slice" parent index 6
				Pin 4 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 56), (1 15), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr2"
						Input edge outputs
						pin number 4 port_name "addr2" parent type "memory_slice" parent index 6
				Pin 5 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 57), (1 16), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr2"
						Input edge outputs
						pin number 5 port_name "addr2" parent type "memory_slice" parent index 6
				Pin 6 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 58), (1 17), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr2"
						Input edge outputs
						pin number 6 port_name "addr2" parent type "memory_slice" parent index 6
				Pin 7 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 59), (1 18), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr2"
						Input edge outputs
						pin number 7 port_name "addr2" parent type "memory_slice" parent index 6
				Pin 8 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 60), (1 19), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr2"
						Input edge outputs
						pin number 8 port_name "addr2" parent type "memory_slice" parent index 6
				Pin 9 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 61), (1 20), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr2"
						Input edge outputs
						pin number 9 port_name "addr2" parent type "memory_slice" parent index 6
				Pin 10 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 63), (1 21), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "addr2"
						Input edge outputs
						pin number 10 port_name "addr2" parent type "memory_slice" parent index 6
			Port "data1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 17), (1 37), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "data1"
						Input edge outputs
						pin number 0 port_name "data1" parent type "memory_slice" parent index 6
			Port "data2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 26), (1 38), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "data2"
						Input edge outputs
						pin number 0 port_name "data2" parent type "memory_slice" parent index 6
			Port "we1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 10), (1 24), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we1"
						Input edge outputs
						pin number 0 port_name "we1" parent type "memory_slice" parent index 6
			Port "we2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 62), (1 25), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we2"
						Input edge outputs
						pin number 0 port_name "we2" parent type "memory_slice" parent index 6
			Output Ports: total ports 2
						Port "out1": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out1" num input edges 0 num output edges 1 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 6), (1 12), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out1"
						Output edge outputs
						pin number 6 port_name "out1" parent type "mem_2048x9_dp" parent index 0
			Port "out2": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out2" num input edges 0 num output edges 1 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 15), (1 13), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out2"
						Output edge outputs
						pin number 6 port_name "out2" parent type "mem_2048x9_dp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 6
					pin class (depth, pin class): (0 11), (1 26), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 6
			
			
			Physical Block: type "memory_slice"  index 7  num_children 9
				Parent Block: type "mem_2048x9_dp" index 0 
			Input Ports: total ports 6
						Port "addr1": num_pins 11 type 0 parent name "memory_slice"
				Pin 0 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr1"
						Input edge outputs
						pin number 0 port_name "addr1" parent type "memory_slice" parent index 7
				Pin 1 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr1"
						Input edge outputs
						pin number 1 port_name "addr1" parent type "memory_slice" parent index 7
				Pin 2 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr1"
						Input edge outputs
						pin number 2 port_name "addr1" parent type "memory_slice" parent index 7
				Pin 3 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr1"
						Input edge outputs
						pin number 3 port_name "addr1" parent type "memory_slice" parent index 7
				Pin 4 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr1"
						Input edge outputs
						pin number 4 port_name "addr1" parent type "memory_slice" parent index 7
				Pin 5 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr1"
						Input edge outputs
						pin number 5 port_name "addr1" parent type "memory_slice" parent index 7
				Pin 6 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr1"
						Input edge outputs
						pin number 6 port_name "addr1" parent type "memory_slice" parent index 7
				Pin 7 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr1"
						Input edge outputs
						pin number 7 port_name "addr1" parent type "memory_slice" parent index 7
				Pin 8 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr1"
						Input edge outputs
						pin number 8 port_name "addr1" parent type "memory_slice" parent index 7
				Pin 9 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr1"
						Input edge outputs
						pin number 9 port_name "addr1" parent type "memory_slice" parent index 7
				Pin 10 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 48), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "addr1"
						Input edge outputs
						pin number 10 port_name "addr1" parent type "memory_slice" parent index 7
			Port "addr2": num_pins 11 type 0 parent name "memory_slice"
				Pin 0 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 52), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr2"
						Input edge outputs
						pin number 0 port_name "addr2" parent type "memory_slice" parent index 7
				Pin 1 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 53), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr2"
						Input edge outputs
						pin number 1 port_name "addr2" parent type "memory_slice" parent index 7
				Pin 2 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 54), (1 13), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr2"
						Input edge outputs
						pin number 2 port_name "addr2" parent type "memory_slice" parent index 7
				Pin 3 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 55), (1 14), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr2"
						Input edge outputs
						pin number 3 port_name "addr2" parent type "memory_slice" parent index 7
				Pin 4 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 56), (1 15), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr2"
						Input edge outputs
						pin number 4 port_name "addr2" parent type "memory_slice" parent index 7
				Pin 5 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 57), (1 16), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr2"
						Input edge outputs
						pin number 5 port_name "addr2" parent type "memory_slice" parent index 7
				Pin 6 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 58), (1 17), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr2"
						Input edge outputs
						pin number 6 port_name "addr2" parent type "memory_slice" parent index 7
				Pin 7 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 59), (1 18), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr2"
						Input edge outputs
						pin number 7 port_name "addr2" parent type "memory_slice" parent index 7
				Pin 8 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 60), (1 19), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr2"
						Input edge outputs
						pin number 8 port_name "addr2" parent type "memory_slice" parent index 7
				Pin 9 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 61), (1 20), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr2"
						Input edge outputs
						pin number 9 port_name "addr2" parent type "memory_slice" parent index 7
				Pin 10 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 63), (1 21), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "addr2"
						Input edge outputs
						pin number 10 port_name "addr2" parent type "memory_slice" parent index 7
			Port "data1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 18), (1 39), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "data1"
						Input edge outputs
						pin number 0 port_name "data1" parent type "memory_slice" parent index 7
			Port "data2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 27), (1 40), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "data2"
						Input edge outputs
						pin number 0 port_name "data2" parent type "memory_slice" parent index 7
			Port "we1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 10), (1 24), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we1"
						Input edge outputs
						pin number 0 port_name "we1" parent type "memory_slice" parent index 7
			Port "we2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 62), (1 25), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we2"
						Input edge outputs
						pin number 0 port_name "we2" parent type "memory_slice" parent index 7
			Output Ports: total ports 2
						Port "out1": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out1" num input edges 0 num output edges 1 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 7), (1 14), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out1"
						Output edge outputs
						pin number 7 port_name "out1" parent type "mem_2048x9_dp" parent index 0
			Port "out2": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out2" num input edges 0 num output edges 1 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 16), (1 15), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out2"
						Output edge outputs
						pin number 7 port_name "out2" parent type "mem_2048x9_dp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 7
					pin class (depth, pin class): (0 11), (1 26), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 7
			
			
			Physical Block: type "memory_slice"  index 8  num_children 9
				Parent Block: type "mem_2048x9_dp" index 0 
			Input Ports: total ports 6
						Port "addr1": num_pins 11 type 0 parent name "memory_slice"
				Pin 0 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr1"
						Input edge outputs
						pin number 0 port_name "addr1" parent type "memory_slice" parent index 8
				Pin 1 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr1"
						Input edge outputs
						pin number 1 port_name "addr1" parent type "memory_slice" parent index 8
				Pin 2 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr1"
						Input edge outputs
						pin number 2 port_name "addr1" parent type "memory_slice" parent index 8
				Pin 3 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr1"
						Input edge outputs
						pin number 3 port_name "addr1" parent type "memory_slice" parent index 8
				Pin 4 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr1"
						Input edge outputs
						pin number 4 port_name "addr1" parent type "memory_slice" parent index 8
				Pin 5 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr1"
						Input edge outputs
						pin number 5 port_name "addr1" parent type "memory_slice" parent index 8
				Pin 6 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr1"
						Input edge outputs
						pin number 6 port_name "addr1" parent type "memory_slice" parent index 8
				Pin 7 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr1"
						Input edge outputs
						pin number 7 port_name "addr1" parent type "memory_slice" parent index 8
				Pin 8 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr1"
						Input edge outputs
						pin number 8 port_name "addr1" parent type "memory_slice" parent index 8
				Pin 9 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr1"
						Input edge outputs
						pin number 9 port_name "addr1" parent type "memory_slice" parent index 8
				Pin 10 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 48), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "addr1"
						Input edge outputs
						pin number 10 port_name "addr1" parent type "memory_slice" parent index 8
			Port "addr2": num_pins 11 type 0 parent name "memory_slice"
				Pin 0 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 52), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr2"
						Input edge outputs
						pin number 0 port_name "addr2" parent type "memory_slice" parent index 8
				Pin 1 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 53), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr2"
						Input edge outputs
						pin number 1 port_name "addr2" parent type "memory_slice" parent index 8
				Pin 2 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 54), (1 13), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr2"
						Input edge outputs
						pin number 2 port_name "addr2" parent type "memory_slice" parent index 8
				Pin 3 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 55), (1 14), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr2"
						Input edge outputs
						pin number 3 port_name "addr2" parent type "memory_slice" parent index 8
				Pin 4 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 56), (1 15), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr2"
						Input edge outputs
						pin number 4 port_name "addr2" parent type "memory_slice" parent index 8
				Pin 5 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 57), (1 16), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr2"
						Input edge outputs
						pin number 5 port_name "addr2" parent type "memory_slice" parent index 8
				Pin 6 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 58), (1 17), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr2"
						Input edge outputs
						pin number 6 port_name "addr2" parent type "memory_slice" parent index 8
				Pin 7 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 59), (1 18), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr2"
						Input edge outputs
						pin number 7 port_name "addr2" parent type "memory_slice" parent index 8
				Pin 8 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 60), (1 19), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr2"
						Input edge outputs
						pin number 8 port_name "addr2" parent type "memory_slice" parent index 8
				Pin 9 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 61), (1 20), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr2"
						Input edge outputs
						pin number 9 port_name "addr2" parent type "memory_slice" parent index 8
				Pin 10 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 63), (1 21), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "addr2"
						Input edge outputs
						pin number 10 port_name "addr2" parent type "memory_slice" parent index 8
			Port "data1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 19), (1 41), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "data1"
						Input edge outputs
						pin number 0 port_name "data1" parent type "memory_slice" parent index 8
			Port "data2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 28), (1 42), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "data2"
						Input edge outputs
						pin number 0 port_name "data2" parent type "memory_slice" parent index 8
			Port "we1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 10), (1 24), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we1"
						Input edge outputs
						pin number 0 port_name "we1" parent type "memory_slice" parent index 8
			Port "we2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 62), (1 25), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we2"
						Input edge outputs
						pin number 0 port_name "we2" parent type "memory_slice" parent index 8
			Output Ports: total ports 2
						Port "out1": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out1" num input edges 0 num output edges 1 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 8), (1 16), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out1"
						Output edge outputs
						pin number 8 port_name "out1" parent type "mem_2048x9_dp" parent index 0
			Port "out2": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out2" num input edges 0 num output edges 1 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 17), (1 17), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out2"
						Output edge outputs
						pin number 8 port_name "out2" parent type "mem_2048x9_dp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 8
					pin class (depth, pin class): (0 11), (1 26), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 8
			
			
		Physical Block: type "mem_4096x4_dp"  index 0  num_children 1
			Parent Block: type "memory" index 0 
		Input Ports: total ports 6
				Port "addr1": num_pins 12 type 0 parent name "mem_4096x4_dp"
			Pin 0 port name "addr1" num input edges 1 num output edges 4 parent type "mem_4096x4_dp" parent index 0
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "addr1"
					Input edge outputs
					pin number 0 port_name "addr1" parent type "mem_4096x4_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr1"
					Output edge outputs
					pin number 0 port_name "addr1" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr1"
					Output edge outputs
					pin number 0 port_name "addr1" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr1"
					Output edge outputs
					pin number 0 port_name "addr1" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr1"
					Output edge outputs
					pin number 0 port_name "addr1" parent type "memory_slice" parent index 3
			Pin 1 port name "addr1" num input edges 1 num output edges 4 parent type "mem_4096x4_dp" parent index 0
				pin class 1 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "addr1"
					Input edge outputs
					pin number 1 port_name "addr1" parent type "mem_4096x4_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr1"
					Output edge outputs
					pin number 1 port_name "addr1" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr1"
					Output edge outputs
					pin number 1 port_name "addr1" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr1"
					Output edge outputs
					pin number 1 port_name "addr1" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr1"
					Output edge outputs
					pin number 1 port_name "addr1" parent type "memory_slice" parent index 3
			Pin 2 port name "addr1" num input edges 1 num output edges 4 parent type "mem_4096x4_dp" parent index 0
				pin class 2 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "addr1"
					Input edge outputs
					pin number 2 port_name "addr1" parent type "mem_4096x4_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr1"
					Output edge outputs
					pin number 2 port_name "addr1" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr1"
					Output edge outputs
					pin number 2 port_name "addr1" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr1"
					Output edge outputs
					pin number 2 port_name "addr1" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr1"
					Output edge outputs
					pin number 2 port_name "addr1" parent type "memory_slice" parent index 3
			Pin 3 port name "addr1" num input edges 1 num output edges 4 parent type "mem_4096x4_dp" parent index 0
				pin class 3 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "addr1"
					Input edge outputs
					pin number 3 port_name "addr1" parent type "mem_4096x4_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr1"
					Output edge outputs
					pin number 3 port_name "addr1" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr1"
					Output edge outputs
					pin number 3 port_name "addr1" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr1"
					Output edge outputs
					pin number 3 port_name "addr1" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr1"
					Output edge outputs
					pin number 3 port_name "addr1" parent type "memory_slice" parent index 3
			Pin 4 port name "addr1" num input edges 1 num output edges 4 parent type "mem_4096x4_dp" parent index 0
				pin class 4 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "addr1"
					Input edge outputs
					pin number 4 port_name "addr1" parent type "mem_4096x4_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr1"
					Output edge outputs
					pin number 4 port_name "addr1" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr1"
					Output edge outputs
					pin number 4 port_name "addr1" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr1"
					Output edge outputs
					pin number 4 port_name "addr1" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr1"
					Output edge outputs
					pin number 4 port_name "addr1" parent type "memory_slice" parent index 3
			Pin 5 port name "addr1" num input edges 1 num output edges 4 parent type "mem_4096x4_dp" parent index 0
				pin class 5 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "addr1"
					Input edge outputs
					pin number 5 port_name "addr1" parent type "mem_4096x4_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr1"
					Output edge outputs
					pin number 5 port_name "addr1" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr1"
					Output edge outputs
					pin number 5 port_name "addr1" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr1"
					Output edge outputs
					pin number 5 port_name "addr1" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr1"
					Output edge outputs
					pin number 5 port_name "addr1" parent type "memory_slice" parent index 3
			Pin 6 port name "addr1" num input edges 1 num output edges 4 parent type "mem_4096x4_dp" parent index 0
				pin class 6 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "addr1"
					Input edge outputs
					pin number 6 port_name "addr1" parent type "mem_4096x4_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr1"
					Output edge outputs
					pin number 6 port_name "addr1" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr1"
					Output edge outputs
					pin number 6 port_name "addr1" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr1"
					Output edge outputs
					pin number 6 port_name "addr1" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr1"
					Output edge outputs
					pin number 6 port_name "addr1" parent type "memory_slice" parent index 3
			Pin 7 port name "addr1" num input edges 1 num output edges 4 parent type "mem_4096x4_dp" parent index 0
				pin class 7 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "addr1"
					Input edge outputs
					pin number 7 port_name "addr1" parent type "mem_4096x4_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr1"
					Output edge outputs
					pin number 7 port_name "addr1" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr1"
					Output edge outputs
					pin number 7 port_name "addr1" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr1"
					Output edge outputs
					pin number 7 port_name "addr1" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr1"
					Output edge outputs
					pin number 7 port_name "addr1" parent type "memory_slice" parent index 3
			Pin 8 port name "addr1" num input edges 1 num output edges 4 parent type "mem_4096x4_dp" parent index 0
				pin class 8 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "addr1"
					Input edge outputs
					pin number 8 port_name "addr1" parent type "mem_4096x4_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr1"
					Output edge outputs
					pin number 8 port_name "addr1" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr1"
					Output edge outputs
					pin number 8 port_name "addr1" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr1"
					Output edge outputs
					pin number 8 port_name "addr1" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr1"
					Output edge outputs
					pin number 8 port_name "addr1" parent type "memory_slice" parent index 3
			Pin 9 port name "addr1" num input edges 1 num output edges 4 parent type "mem_4096x4_dp" parent index 0
				pin class 9 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "addr1"
					Input edge outputs
					pin number 9 port_name "addr1" parent type "mem_4096x4_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr1"
					Output edge outputs
					pin number 9 port_name "addr1" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr1"
					Output edge outputs
					pin number 9 port_name "addr1" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr1"
					Output edge outputs
					pin number 9 port_name "addr1" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr1"
					Output edge outputs
					pin number 9 port_name "addr1" parent type "memory_slice" parent index 3
			Pin 10 port name "addr1" num input edges 1 num output edges 4 parent type "mem_4096x4_dp" parent index 0
				pin class 10 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "addr1"
					Input edge outputs
					pin number 10 port_name "addr1" parent type "mem_4096x4_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "addr1"
					Output edge outputs
					pin number 10 port_name "addr1" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "addr1"
					Output edge outputs
					pin number 10 port_name "addr1" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "addr1"
					Output edge outputs
					pin number 10 port_name "addr1" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "addr1"
					Output edge outputs
					pin number 10 port_name "addr1" parent type "memory_slice" parent index 3
			Pin 11 port name "addr1" num input edges 1 num output edges 4 parent type "mem_4096x4_dp" parent index 0
				pin class 11 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "addr1"
					Input edge outputs
					pin number 11 port_name "addr1" parent type "mem_4096x4_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 11 port_name "addr1"
					Output edge outputs
					pin number 11 port_name "addr1" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 11 port_name "addr1"
					Output edge outputs
					pin number 11 port_name "addr1" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 11 port_name "addr1"
					Output edge outputs
					pin number 11 port_name "addr1" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 11 port_name "addr1"
					Output edge outputs
					pin number 11 port_name "addr1" parent type "memory_slice" parent index 3
		Port "addr2": num_pins 12 type 0 parent name "mem_4096x4_dp"
			Pin 0 port name "addr2" num input edges 1 num output edges 4 parent type "mem_4096x4_dp" parent index 0
				pin class 12 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "addr2"
					Input edge outputs
					pin number 0 port_name "addr2" parent type "mem_4096x4_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr2"
					Output edge outputs
					pin number 0 port_name "addr2" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr2"
					Output edge outputs
					pin number 0 port_name "addr2" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr2"
					Output edge outputs
					pin number 0 port_name "addr2" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr2"
					Output edge outputs
					pin number 0 port_name "addr2" parent type "memory_slice" parent index 3
			Pin 1 port name "addr2" num input edges 1 num output edges 4 parent type "mem_4096x4_dp" parent index 0
				pin class 13 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "addr2"
					Input edge outputs
					pin number 1 port_name "addr2" parent type "mem_4096x4_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr2"
					Output edge outputs
					pin number 1 port_name "addr2" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr2"
					Output edge outputs
					pin number 1 port_name "addr2" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr2"
					Output edge outputs
					pin number 1 port_name "addr2" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr2"
					Output edge outputs
					pin number 1 port_name "addr2" parent type "memory_slice" parent index 3
			Pin 2 port name "addr2" num input edges 1 num output edges 4 parent type "mem_4096x4_dp" parent index 0
				pin class 14 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "addr2"
					Input edge outputs
					pin number 2 port_name "addr2" parent type "mem_4096x4_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr2"
					Output edge outputs
					pin number 2 port_name "addr2" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr2"
					Output edge outputs
					pin number 2 port_name "addr2" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr2"
					Output edge outputs
					pin number 2 port_name "addr2" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr2"
					Output edge outputs
					pin number 2 port_name "addr2" parent type "memory_slice" parent index 3
			Pin 3 port name "addr2" num input edges 1 num output edges 4 parent type "mem_4096x4_dp" parent index 0
				pin class 15 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "addr2"
					Input edge outputs
					pin number 3 port_name "addr2" parent type "mem_4096x4_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr2"
					Output edge outputs
					pin number 3 port_name "addr2" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr2"
					Output edge outputs
					pin number 3 port_name "addr2" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr2"
					Output edge outputs
					pin number 3 port_name "addr2" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr2"
					Output edge outputs
					pin number 3 port_name "addr2" parent type "memory_slice" parent index 3
			Pin 4 port name "addr2" num input edges 1 num output edges 4 parent type "mem_4096x4_dp" parent index 0
				pin class 16 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "addr2"
					Input edge outputs
					pin number 4 port_name "addr2" parent type "mem_4096x4_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr2"
					Output edge outputs
					pin number 4 port_name "addr2" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr2"
					Output edge outputs
					pin number 4 port_name "addr2" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr2"
					Output edge outputs
					pin number 4 port_name "addr2" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr2"
					Output edge outputs
					pin number 4 port_name "addr2" parent type "memory_slice" parent index 3
			Pin 5 port name "addr2" num input edges 1 num output edges 4 parent type "mem_4096x4_dp" parent index 0
				pin class 17 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "addr2"
					Input edge outputs
					pin number 5 port_name "addr2" parent type "mem_4096x4_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr2"
					Output edge outputs
					pin number 5 port_name "addr2" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr2"
					Output edge outputs
					pin number 5 port_name "addr2" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr2"
					Output edge outputs
					pin number 5 port_name "addr2" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr2"
					Output edge outputs
					pin number 5 port_name "addr2" parent type "memory_slice" parent index 3
			Pin 6 port name "addr2" num input edges 1 num output edges 4 parent type "mem_4096x4_dp" parent index 0
				pin class 18 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "addr2"
					Input edge outputs
					pin number 6 port_name "addr2" parent type "mem_4096x4_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr2"
					Output edge outputs
					pin number 6 port_name "addr2" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr2"
					Output edge outputs
					pin number 6 port_name "addr2" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr2"
					Output edge outputs
					pin number 6 port_name "addr2" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr2"
					Output edge outputs
					pin number 6 port_name "addr2" parent type "memory_slice" parent index 3
			Pin 7 port name "addr2" num input edges 1 num output edges 4 parent type "mem_4096x4_dp" parent index 0
				pin class 19 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "addr2"
					Input edge outputs
					pin number 7 port_name "addr2" parent type "mem_4096x4_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr2"
					Output edge outputs
					pin number 7 port_name "addr2" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr2"
					Output edge outputs
					pin number 7 port_name "addr2" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr2"
					Output edge outputs
					pin number 7 port_name "addr2" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr2"
					Output edge outputs
					pin number 7 port_name "addr2" parent type "memory_slice" parent index 3
			Pin 8 port name "addr2" num input edges 1 num output edges 4 parent type "mem_4096x4_dp" parent index 0
				pin class 20 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "addr2"
					Input edge outputs
					pin number 8 port_name "addr2" parent type "mem_4096x4_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr2"
					Output edge outputs
					pin number 8 port_name "addr2" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr2"
					Output edge outputs
					pin number 8 port_name "addr2" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr2"
					Output edge outputs
					pin number 8 port_name "addr2" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr2"
					Output edge outputs
					pin number 8 port_name "addr2" parent type "memory_slice" parent index 3
			Pin 9 port name "addr2" num input edges 1 num output edges 4 parent type "mem_4096x4_dp" parent index 0
				pin class 21 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "addr2"
					Input edge outputs
					pin number 9 port_name "addr2" parent type "mem_4096x4_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr2"
					Output edge outputs
					pin number 9 port_name "addr2" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr2"
					Output edge outputs
					pin number 9 port_name "addr2" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr2"
					Output edge outputs
					pin number 9 port_name "addr2" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr2"
					Output edge outputs
					pin number 9 port_name "addr2" parent type "memory_slice" parent index 3
			Pin 10 port name "addr2" num input edges 1 num output edges 4 parent type "mem_4096x4_dp" parent index 0
				pin class 22 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "addr2"
					Input edge outputs
					pin number 10 port_name "addr2" parent type "mem_4096x4_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "addr2"
					Output edge outputs
					pin number 10 port_name "addr2" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "addr2"
					Output edge outputs
					pin number 10 port_name "addr2" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "addr2"
					Output edge outputs
					pin number 10 port_name "addr2" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "addr2"
					Output edge outputs
					pin number 10 port_name "addr2" parent type "memory_slice" parent index 3
			Pin 11 port name "addr2" num input edges 1 num output edges 4 parent type "mem_4096x4_dp" parent index 0
				pin class 23 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "addr2"
					Input edge outputs
					pin number 11 port_name "addr2" parent type "mem_4096x4_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 11 port_name "addr2"
					Output edge outputs
					pin number 11 port_name "addr2" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 11 port_name "addr2"
					Output edge outputs
					pin number 11 port_name "addr2" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 11 port_name "addr2"
					Output edge outputs
					pin number 11 port_name "addr2" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 11 port_name "addr2"
					Output edge outputs
					pin number 11 port_name "addr2" parent type "memory_slice" parent index 3
		Port "data1": num_pins 4 type 0 parent name "mem_4096x4_dp"
			Pin 0 port name "data1" num input edges 1 num output edges 1 parent type "mem_4096x4_dp" parent index 0
				pin class 24 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "data"
					Input edge outputs
					pin number 0 port_name "data1" parent type "mem_4096x4_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "data1"
					Output edge outputs
					pin number 0 port_name "data1" parent type "memory_slice" parent index 0
			Pin 1 port name "data1" num input edges 1 num output edges 1 parent type "mem_4096x4_dp" parent index 0
				pin class 29 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "data"
					Input edge outputs
					pin number 1 port_name "data1" parent type "mem_4096x4_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "data1"
					Output edge outputs
					pin number 0 port_name "data1" parent type "memory_slice" parent index 1
			Pin 2 port name "data1" num input edges 1 num output edges 1 parent type "mem_4096x4_dp" parent index 0
				pin class 31 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "data"
					Input edge outputs
					pin number 2 port_name "data1" parent type "mem_4096x4_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "data1"
					Output edge outputs
					pin number 0 port_name "data1" parent type "memory_slice" parent index 2
			Pin 3 port name "data1" num input edges 1 num output edges 1 parent type "mem_4096x4_dp" parent index 0
				pin class 33 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "data"
					Input edge outputs
					pin number 3 port_name "data1" parent type "mem_4096x4_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "data1"
					Output edge outputs
					pin number 0 port_name "data1" parent type "memory_slice" parent index 3
		Port "data2": num_pins 4 type 0 parent name "mem_4096x4_dp"
			Pin 0 port name "data2" num input edges 1 num output edges 1 parent type "mem_4096x4_dp" parent index 0
				pin class 25 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "data"
					Input edge outputs
					pin number 0 port_name "data2" parent type "mem_4096x4_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "data2"
					Output edge outputs
					pin number 0 port_name "data2" parent type "memory_slice" parent index 0
			Pin 1 port name "data2" num input edges 1 num output edges 1 parent type "mem_4096x4_dp" parent index 0
				pin class 30 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "data"
					Input edge outputs
					pin number 1 port_name "data2" parent type "mem_4096x4_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "data2"
					Output edge outputs
					pin number 0 port_name "data2" parent type "memory_slice" parent index 1
			Pin 2 port name "data2" num input edges 1 num output edges 1 parent type "mem_4096x4_dp" parent index 0
				pin class 32 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "data"
					Input edge outputs
					pin number 2 port_name "data2" parent type "mem_4096x4_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "data2"
					Output edge outputs
					pin number 0 port_name "data2" parent type "memory_slice" parent index 2
			Pin 3 port name "data2" num input edges 1 num output edges 1 parent type "mem_4096x4_dp" parent index 0
				pin class 34 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "data"
					Input edge outputs
					pin number 3 port_name "data2" parent type "mem_4096x4_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "data2"
					Output edge outputs
					pin number 0 port_name "data2" parent type "memory_slice" parent index 3
		Port "we1": num_pins 1 type 0 parent name "mem_4096x4_dp"
			Pin 0 port name "we1" num input edges 1 num output edges 4 parent type "mem_4096x4_dp" parent index 0
				pin class 26 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "we1"
					Input edge outputs
					pin number 0 port_name "we1" parent type "mem_4096x4_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we1"
					Output edge outputs
					pin number 0 port_name "we1" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we1"
					Output edge outputs
					pin number 0 port_name "we1" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we1"
					Output edge outputs
					pin number 0 port_name "we1" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we1"
					Output edge outputs
					pin number 0 port_name "we1" parent type "memory_slice" parent index 3
		Port "we2": num_pins 1 type 0 parent name "mem_4096x4_dp"
			Pin 0 port name "we2" num input edges 1 num output edges 4 parent type "mem_4096x4_dp" parent index 0
				pin class 27 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "we2"
					Input edge outputs
					pin number 0 port_name "we2" parent type "mem_4096x4_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we2"
					Output edge outputs
					pin number 0 port_name "we2" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we2"
					Output edge outputs
					pin number 0 port_name "we2" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we2"
					Output edge outputs
					pin number 0 port_name "we2" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we2"
					Output edge outputs
					pin number 0 port_name "we2" parent type "memory_slice" parent index 3
		Output Ports: total ports 2
				Port "out1": num_pins 4 type 1 parent name "mem_4096x4_dp"
			Pin 0 port name "out1" num input edges 1 num output edges 1 parent type "mem_4096x4_dp" parent index 0
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out1"
					Input edge outputs
					pin number 0 port_name "out1" parent type "mem_4096x4_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out1"
					Output edge outputs
					pin number 0 port_name "out" parent type "memory" parent index 0
			Pin 1 port name "out1" num input edges 1 num output edges 1 parent type "mem_4096x4_dp" parent index 0
				pin class 2 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out1"
					Input edge outputs
					pin number 1 port_name "out1" parent type "mem_4096x4_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "out1"
					Output edge outputs
					pin number 1 port_name "out" parent type "memory" parent index 0
			Pin 2 port name "out1" num input edges 1 num output edges 1 parent type "mem_4096x4_dp" parent index 0
				pin class 4 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out1"
					Input edge outputs
					pin number 2 port_name "out1" parent type "mem_4096x4_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "out1"
					Output edge outputs
					pin number 2 port_name "out" parent type "memory" parent index 0
			Pin 3 port name "out1" num input edges 1 num output edges 1 parent type "mem_4096x4_dp" parent index 0
				pin class 6 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out1"
					Input edge outputs
					pin number 3 port_name "out1" parent type "mem_4096x4_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "out1"
					Output edge outputs
					pin number 3 port_name "out" parent type "memory" parent index 0
		Port "out2": num_pins 4 type 1 parent name "mem_4096x4_dp"
			Pin 0 port name "out2" num input edges 1 num output edges 1 parent type "mem_4096x4_dp" parent index 0
				pin class 1 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out2"
					Input edge outputs
					pin number 0 port_name "out2" parent type "mem_4096x4_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out2"
					Output edge outputs
					pin number 4 port_name "out" parent type "memory" parent index 0
			Pin 1 port name "out2" num input edges 1 num output edges 1 parent type "mem_4096x4_dp" parent index 0
				pin class 3 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out2"
					Input edge outputs
					pin number 1 port_name "out2" parent type "mem_4096x4_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "out2"
					Output edge outputs
					pin number 5 port_name "out" parent type "memory" parent index 0
			Pin 2 port name "out2" num input edges 1 num output edges 1 parent type "mem_4096x4_dp" parent index 0
				pin class 5 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out2"
					Input edge outputs
					pin number 2 port_name "out2" parent type "mem_4096x4_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "out2"
					Output edge outputs
					pin number 6 port_name "out" parent type "memory" parent index 0
			Pin 3 port name "out2" num input edges 1 num output edges 1 parent type "mem_4096x4_dp" parent index 0
				pin class 7 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out2"
					Input edge outputs
					pin number 3 port_name "out2" parent type "mem_4096x4_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "out2"
					Output edge outputs
					pin number 7 port_name "out" parent type "memory" parent index 0
		Clock Ports: total ports 1
				Port "clk": num_pins 1 type 0 parent name "mem_4096x4_dp"
			Pin 0 port name "clk" num input edges 1 num output edges 4 parent type "mem_4096x4_dp" parent index 0
				pin class 28 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "clk"
					Input edge outputs
					pin number 0 port_name "clk" parent type "mem_4096x4_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 1
				Output edge 2 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 2
				Output edge 3 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 3
		Input class 0: 1 pins, Input class 1: 1 pins, Input class 2: 1 pins, Input class 3: 1 pins, Input class 4: 1 pins, Input class 5: 1 pins, Input class 6: 1 pins, Input class 7: 1 pins, Input class 8: 1 pins, Input class 9: 1 pins, Input class 10: 1 pins, Input class 11: 1 pins, Input class 12: 1 pins, Input class 13: 1 pins, Input class 14: 1 pins, Input class 15: 1 pins, Input class 16: 1 pins, Input class 17: 1 pins, Input class 18: 1 pins, Input class 19: 1 pins, Input class 20: 1 pins, Input class 21: 1 pins, Input class 22: 1 pins, Input class 23: 1 pins, Input class 24: 1 pins, Input class 25: 1 pins, Input class 26: 1 pins, Input class 27: 1 pins, Input class 28: 1 pins, Input class 29: 1 pins, Input class 30: 1 pins, Input class 31: 1 pins, Input class 32: 1 pins, Input class 33: 1 pins, Input class 34: 1 pins, Input class 35: 0 pins, 
		Output class 0: 1 pins, Output class 1: 1 pins, Output class 2: 1 pins, Output class 3: 1 pins, Output class 4: 1 pins, Output class 5: 1 pins, Output class 6: 1 pins, Output class 7: 1 pins, Output class 8: 0 pins, 
		Children:
			Physical Block: type "memory_slice"  index 0  num_children 4
				Parent Block: type "mem_4096x4_dp" index 0 
			Input Ports: total ports 6
						Port "addr1": num_pins 12 type 0 parent name "memory_slice"
				Pin 0 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr1"
						Input edge outputs
						pin number 0 port_name "addr1" parent type "memory_slice" parent index 0
				Pin 1 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr1"
						Input edge outputs
						pin number 1 port_name "addr1" parent type "memory_slice" parent index 0
				Pin 2 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr1"
						Input edge outputs
						pin number 2 port_name "addr1" parent type "memory_slice" parent index 0
				Pin 3 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr1"
						Input edge outputs
						pin number 3 port_name "addr1" parent type "memory_slice" parent index 0
				Pin 4 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr1"
						Input edge outputs
						pin number 4 port_name "addr1" parent type "memory_slice" parent index 0
				Pin 5 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr1"
						Input edge outputs
						pin number 5 port_name "addr1" parent type "memory_slice" parent index 0
				Pin 6 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr1"
						Input edge outputs
						pin number 6 port_name "addr1" parent type "memory_slice" parent index 0
				Pin 7 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr1"
						Input edge outputs
						pin number 7 port_name "addr1" parent type "memory_slice" parent index 0
				Pin 8 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr1"
						Input edge outputs
						pin number 8 port_name "addr1" parent type "memory_slice" parent index 0
				Pin 9 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr1"
						Input edge outputs
						pin number 9 port_name "addr1" parent type "memory_slice" parent index 0
				Pin 10 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 48), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "addr1"
						Input edge outputs
						pin number 10 port_name "addr1" parent type "memory_slice" parent index 0
				Pin 11 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 49), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 11 port_name "addr1"
						Input edge outputs
						pin number 11 port_name "addr1" parent type "memory_slice" parent index 0
			Port "addr2": num_pins 12 type 0 parent name "memory_slice"
				Pin 0 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 52), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr2"
						Input edge outputs
						pin number 0 port_name "addr2" parent type "memory_slice" parent index 0
				Pin 1 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 53), (1 13), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr2"
						Input edge outputs
						pin number 1 port_name "addr2" parent type "memory_slice" parent index 0
				Pin 2 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 54), (1 14), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr2"
						Input edge outputs
						pin number 2 port_name "addr2" parent type "memory_slice" parent index 0
				Pin 3 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 55), (1 15), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr2"
						Input edge outputs
						pin number 3 port_name "addr2" parent type "memory_slice" parent index 0
				Pin 4 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 56), (1 16), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr2"
						Input edge outputs
						pin number 4 port_name "addr2" parent type "memory_slice" parent index 0
				Pin 5 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 57), (1 17), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr2"
						Input edge outputs
						pin number 5 port_name "addr2" parent type "memory_slice" parent index 0
				Pin 6 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 58), (1 18), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr2"
						Input edge outputs
						pin number 6 port_name "addr2" parent type "memory_slice" parent index 0
				Pin 7 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 59), (1 19), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr2"
						Input edge outputs
						pin number 7 port_name "addr2" parent type "memory_slice" parent index 0
				Pin 8 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 60), (1 20), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr2"
						Input edge outputs
						pin number 8 port_name "addr2" parent type "memory_slice" parent index 0
				Pin 9 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 61), (1 21), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr2"
						Input edge outputs
						pin number 9 port_name "addr2" parent type "memory_slice" parent index 0
				Pin 10 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 63), (1 22), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "addr2"
						Input edge outputs
						pin number 10 port_name "addr2" parent type "memory_slice" parent index 0
				Pin 11 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 64), (1 23), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 11 port_name "addr2"
						Input edge outputs
						pin number 11 port_name "addr2" parent type "memory_slice" parent index 0
			Port "data1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 9), (1 24), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "data1"
						Input edge outputs
						pin number 0 port_name "data1" parent type "memory_slice" parent index 0
			Port "data2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 15), (1 25), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "data2"
						Input edge outputs
						pin number 0 port_name "data2" parent type "memory_slice" parent index 0
			Port "we1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 10), (1 26), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we1"
						Input edge outputs
						pin number 0 port_name "we1" parent type "memory_slice" parent index 0
			Port "we2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 62), (1 27), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we2"
						Input edge outputs
						pin number 0 port_name "we2" parent type "memory_slice" parent index 0
			Output Ports: total ports 2
						Port "out1": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out1" num input edges 0 num output edges 1 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 0), (1 0), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out1"
						Output edge outputs
						pin number 0 port_name "out1" parent type "mem_4096x4_dp" parent index 0
			Port "out2": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out2" num input edges 0 num output edges 1 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 4), (1 1), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out2"
						Output edge outputs
						pin number 0 port_name "out2" parent type "mem_4096x4_dp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 11), (1 28), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 0
			
			
			Physical Block: type "memory_slice"  index 1  num_children 4
				Parent Block: type "mem_4096x4_dp" index 0 
			Input Ports: total ports 6
						Port "addr1": num_pins 12 type 0 parent name "memory_slice"
				Pin 0 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr1"
						Input edge outputs
						pin number 0 port_name "addr1" parent type "memory_slice" parent index 1
				Pin 1 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr1"
						Input edge outputs
						pin number 1 port_name "addr1" parent type "memory_slice" parent index 1
				Pin 2 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr1"
						Input edge outputs
						pin number 2 port_name "addr1" parent type "memory_slice" parent index 1
				Pin 3 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr1"
						Input edge outputs
						pin number 3 port_name "addr1" parent type "memory_slice" parent index 1
				Pin 4 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr1"
						Input edge outputs
						pin number 4 port_name "addr1" parent type "memory_slice" parent index 1
				Pin 5 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr1"
						Input edge outputs
						pin number 5 port_name "addr1" parent type "memory_slice" parent index 1
				Pin 6 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr1"
						Input edge outputs
						pin number 6 port_name "addr1" parent type "memory_slice" parent index 1
				Pin 7 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr1"
						Input edge outputs
						pin number 7 port_name "addr1" parent type "memory_slice" parent index 1
				Pin 8 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr1"
						Input edge outputs
						pin number 8 port_name "addr1" parent type "memory_slice" parent index 1
				Pin 9 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr1"
						Input edge outputs
						pin number 9 port_name "addr1" parent type "memory_slice" parent index 1
				Pin 10 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 48), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "addr1"
						Input edge outputs
						pin number 10 port_name "addr1" parent type "memory_slice" parent index 1
				Pin 11 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 49), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 11 port_name "addr1"
						Input edge outputs
						pin number 11 port_name "addr1" parent type "memory_slice" parent index 1
			Port "addr2": num_pins 12 type 0 parent name "memory_slice"
				Pin 0 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 52), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr2"
						Input edge outputs
						pin number 0 port_name "addr2" parent type "memory_slice" parent index 1
				Pin 1 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 53), (1 13), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr2"
						Input edge outputs
						pin number 1 port_name "addr2" parent type "memory_slice" parent index 1
				Pin 2 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 54), (1 14), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr2"
						Input edge outputs
						pin number 2 port_name "addr2" parent type "memory_slice" parent index 1
				Pin 3 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 55), (1 15), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr2"
						Input edge outputs
						pin number 3 port_name "addr2" parent type "memory_slice" parent index 1
				Pin 4 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 56), (1 16), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr2"
						Input edge outputs
						pin number 4 port_name "addr2" parent type "memory_slice" parent index 1
				Pin 5 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 57), (1 17), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr2"
						Input edge outputs
						pin number 5 port_name "addr2" parent type "memory_slice" parent index 1
				Pin 6 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 58), (1 18), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr2"
						Input edge outputs
						pin number 6 port_name "addr2" parent type "memory_slice" parent index 1
				Pin 7 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 59), (1 19), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr2"
						Input edge outputs
						pin number 7 port_name "addr2" parent type "memory_slice" parent index 1
				Pin 8 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 60), (1 20), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr2"
						Input edge outputs
						pin number 8 port_name "addr2" parent type "memory_slice" parent index 1
				Pin 9 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 61), (1 21), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr2"
						Input edge outputs
						pin number 9 port_name "addr2" parent type "memory_slice" parent index 1
				Pin 10 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 63), (1 22), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "addr2"
						Input edge outputs
						pin number 10 port_name "addr2" parent type "memory_slice" parent index 1
				Pin 11 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 64), (1 23), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 11 port_name "addr2"
						Input edge outputs
						pin number 11 port_name "addr2" parent type "memory_slice" parent index 1
			Port "data1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 12), (1 29), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "data1"
						Input edge outputs
						pin number 0 port_name "data1" parent type "memory_slice" parent index 1
			Port "data2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 16), (1 30), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "data2"
						Input edge outputs
						pin number 0 port_name "data2" parent type "memory_slice" parent index 1
			Port "we1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 10), (1 26), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we1"
						Input edge outputs
						pin number 0 port_name "we1" parent type "memory_slice" parent index 1
			Port "we2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 62), (1 27), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we2"
						Input edge outputs
						pin number 0 port_name "we2" parent type "memory_slice" parent index 1
			Output Ports: total ports 2
						Port "out1": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out1" num input edges 0 num output edges 1 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 1), (1 2), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out1"
						Output edge outputs
						pin number 1 port_name "out1" parent type "mem_4096x4_dp" parent index 0
			Port "out2": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out2" num input edges 0 num output edges 1 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 5), (1 3), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out2"
						Output edge outputs
						pin number 1 port_name "out2" parent type "mem_4096x4_dp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 11), (1 28), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 1
			
			
			Physical Block: type "memory_slice"  index 2  num_children 4
				Parent Block: type "mem_4096x4_dp" index 0 
			Input Ports: total ports 6
						Port "addr1": num_pins 12 type 0 parent name "memory_slice"
				Pin 0 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr1"
						Input edge outputs
						pin number 0 port_name "addr1" parent type "memory_slice" parent index 2
				Pin 1 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr1"
						Input edge outputs
						pin number 1 port_name "addr1" parent type "memory_slice" parent index 2
				Pin 2 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr1"
						Input edge outputs
						pin number 2 port_name "addr1" parent type "memory_slice" parent index 2
				Pin 3 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr1"
						Input edge outputs
						pin number 3 port_name "addr1" parent type "memory_slice" parent index 2
				Pin 4 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr1"
						Input edge outputs
						pin number 4 port_name "addr1" parent type "memory_slice" parent index 2
				Pin 5 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr1"
						Input edge outputs
						pin number 5 port_name "addr1" parent type "memory_slice" parent index 2
				Pin 6 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr1"
						Input edge outputs
						pin number 6 port_name "addr1" parent type "memory_slice" parent index 2
				Pin 7 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr1"
						Input edge outputs
						pin number 7 port_name "addr1" parent type "memory_slice" parent index 2
				Pin 8 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr1"
						Input edge outputs
						pin number 8 port_name "addr1" parent type "memory_slice" parent index 2
				Pin 9 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr1"
						Input edge outputs
						pin number 9 port_name "addr1" parent type "memory_slice" parent index 2
				Pin 10 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 48), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "addr1"
						Input edge outputs
						pin number 10 port_name "addr1" parent type "memory_slice" parent index 2
				Pin 11 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 49), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 11 port_name "addr1"
						Input edge outputs
						pin number 11 port_name "addr1" parent type "memory_slice" parent index 2
			Port "addr2": num_pins 12 type 0 parent name "memory_slice"
				Pin 0 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 52), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr2"
						Input edge outputs
						pin number 0 port_name "addr2" parent type "memory_slice" parent index 2
				Pin 1 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 53), (1 13), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr2"
						Input edge outputs
						pin number 1 port_name "addr2" parent type "memory_slice" parent index 2
				Pin 2 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 54), (1 14), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr2"
						Input edge outputs
						pin number 2 port_name "addr2" parent type "memory_slice" parent index 2
				Pin 3 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 55), (1 15), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr2"
						Input edge outputs
						pin number 3 port_name "addr2" parent type "memory_slice" parent index 2
				Pin 4 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 56), (1 16), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr2"
						Input edge outputs
						pin number 4 port_name "addr2" parent type "memory_slice" parent index 2
				Pin 5 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 57), (1 17), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr2"
						Input edge outputs
						pin number 5 port_name "addr2" parent type "memory_slice" parent index 2
				Pin 6 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 58), (1 18), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr2"
						Input edge outputs
						pin number 6 port_name "addr2" parent type "memory_slice" parent index 2
				Pin 7 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 59), (1 19), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr2"
						Input edge outputs
						pin number 7 port_name "addr2" parent type "memory_slice" parent index 2
				Pin 8 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 60), (1 20), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr2"
						Input edge outputs
						pin number 8 port_name "addr2" parent type "memory_slice" parent index 2
				Pin 9 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 61), (1 21), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr2"
						Input edge outputs
						pin number 9 port_name "addr2" parent type "memory_slice" parent index 2
				Pin 10 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 63), (1 22), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "addr2"
						Input edge outputs
						pin number 10 port_name "addr2" parent type "memory_slice" parent index 2
				Pin 11 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 64), (1 23), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 11 port_name "addr2"
						Input edge outputs
						pin number 11 port_name "addr2" parent type "memory_slice" parent index 2
			Port "data1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 13), (1 31), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "data1"
						Input edge outputs
						pin number 0 port_name "data1" parent type "memory_slice" parent index 2
			Port "data2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 17), (1 32), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "data2"
						Input edge outputs
						pin number 0 port_name "data2" parent type "memory_slice" parent index 2
			Port "we1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 10), (1 26), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we1"
						Input edge outputs
						pin number 0 port_name "we1" parent type "memory_slice" parent index 2
			Port "we2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 62), (1 27), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we2"
						Input edge outputs
						pin number 0 port_name "we2" parent type "memory_slice" parent index 2
			Output Ports: total ports 2
						Port "out1": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out1" num input edges 0 num output edges 1 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 2), (1 4), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out1"
						Output edge outputs
						pin number 2 port_name "out1" parent type "mem_4096x4_dp" parent index 0
			Port "out2": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out2" num input edges 0 num output edges 1 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 6), (1 5), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out2"
						Output edge outputs
						pin number 2 port_name "out2" parent type "mem_4096x4_dp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 2
					pin class (depth, pin class): (0 11), (1 28), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 2
			
			
			Physical Block: type "memory_slice"  index 3  num_children 4
				Parent Block: type "mem_4096x4_dp" index 0 
			Input Ports: total ports 6
						Port "addr1": num_pins 12 type 0 parent name "memory_slice"
				Pin 0 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr1"
						Input edge outputs
						pin number 0 port_name "addr1" parent type "memory_slice" parent index 3
				Pin 1 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr1"
						Input edge outputs
						pin number 1 port_name "addr1" parent type "memory_slice" parent index 3
				Pin 2 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr1"
						Input edge outputs
						pin number 2 port_name "addr1" parent type "memory_slice" parent index 3
				Pin 3 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr1"
						Input edge outputs
						pin number 3 port_name "addr1" parent type "memory_slice" parent index 3
				Pin 4 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr1"
						Input edge outputs
						pin number 4 port_name "addr1" parent type "memory_slice" parent index 3
				Pin 5 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr1"
						Input edge outputs
						pin number 5 port_name "addr1" parent type "memory_slice" parent index 3
				Pin 6 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr1"
						Input edge outputs
						pin number 6 port_name "addr1" parent type "memory_slice" parent index 3
				Pin 7 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr1"
						Input edge outputs
						pin number 7 port_name "addr1" parent type "memory_slice" parent index 3
				Pin 8 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr1"
						Input edge outputs
						pin number 8 port_name "addr1" parent type "memory_slice" parent index 3
				Pin 9 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr1"
						Input edge outputs
						pin number 9 port_name "addr1" parent type "memory_slice" parent index 3
				Pin 10 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 48), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "addr1"
						Input edge outputs
						pin number 10 port_name "addr1" parent type "memory_slice" parent index 3
				Pin 11 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 49), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 11 port_name "addr1"
						Input edge outputs
						pin number 11 port_name "addr1" parent type "memory_slice" parent index 3
			Port "addr2": num_pins 12 type 0 parent name "memory_slice"
				Pin 0 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 52), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr2"
						Input edge outputs
						pin number 0 port_name "addr2" parent type "memory_slice" parent index 3
				Pin 1 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 53), (1 13), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr2"
						Input edge outputs
						pin number 1 port_name "addr2" parent type "memory_slice" parent index 3
				Pin 2 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 54), (1 14), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr2"
						Input edge outputs
						pin number 2 port_name "addr2" parent type "memory_slice" parent index 3
				Pin 3 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 55), (1 15), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr2"
						Input edge outputs
						pin number 3 port_name "addr2" parent type "memory_slice" parent index 3
				Pin 4 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 56), (1 16), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr2"
						Input edge outputs
						pin number 4 port_name "addr2" parent type "memory_slice" parent index 3
				Pin 5 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 57), (1 17), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr2"
						Input edge outputs
						pin number 5 port_name "addr2" parent type "memory_slice" parent index 3
				Pin 6 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 58), (1 18), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr2"
						Input edge outputs
						pin number 6 port_name "addr2" parent type "memory_slice" parent index 3
				Pin 7 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 59), (1 19), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr2"
						Input edge outputs
						pin number 7 port_name "addr2" parent type "memory_slice" parent index 3
				Pin 8 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 60), (1 20), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr2"
						Input edge outputs
						pin number 8 port_name "addr2" parent type "memory_slice" parent index 3
				Pin 9 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 61), (1 21), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr2"
						Input edge outputs
						pin number 9 port_name "addr2" parent type "memory_slice" parent index 3
				Pin 10 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 63), (1 22), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "addr2"
						Input edge outputs
						pin number 10 port_name "addr2" parent type "memory_slice" parent index 3
				Pin 11 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 64), (1 23), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 11 port_name "addr2"
						Input edge outputs
						pin number 11 port_name "addr2" parent type "memory_slice" parent index 3
			Port "data1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 14), (1 33), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "data1"
						Input edge outputs
						pin number 0 port_name "data1" parent type "memory_slice" parent index 3
			Port "data2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 18), (1 34), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "data2"
						Input edge outputs
						pin number 0 port_name "data2" parent type "memory_slice" parent index 3
			Port "we1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 10), (1 26), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we1"
						Input edge outputs
						pin number 0 port_name "we1" parent type "memory_slice" parent index 3
			Port "we2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 62), (1 27), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we2"
						Input edge outputs
						pin number 0 port_name "we2" parent type "memory_slice" parent index 3
			Output Ports: total ports 2
						Port "out1": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out1" num input edges 0 num output edges 1 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 3), (1 6), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out1"
						Output edge outputs
						pin number 3 port_name "out1" parent type "mem_4096x4_dp" parent index 0
			Port "out2": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out2" num input edges 0 num output edges 1 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 7), (1 7), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out2"
						Output edge outputs
						pin number 3 port_name "out2" parent type "mem_4096x4_dp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 3
					pin class (depth, pin class): (0 11), (1 28), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 3
			
			
		Physical Block: type "mem_8192x2_dp"  index 0  num_children 1
			Parent Block: type "memory" index 0 
		Input Ports: total ports 6
				Port "addr1": num_pins 13 type 0 parent name "mem_8192x2_dp"
			Pin 0 port name "addr1" num input edges 1 num output edges 2 parent type "mem_8192x2_dp" parent index 0
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "addr1"
					Input edge outputs
					pin number 0 port_name "addr1" parent type "mem_8192x2_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr1"
					Output edge outputs
					pin number 0 port_name "addr1" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr1"
					Output edge outputs
					pin number 0 port_name "addr1" parent type "memory_slice" parent index 1
			Pin 1 port name "addr1" num input edges 1 num output edges 2 parent type "mem_8192x2_dp" parent index 0
				pin class 1 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "addr1"
					Input edge outputs
					pin number 1 port_name "addr1" parent type "mem_8192x2_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr1"
					Output edge outputs
					pin number 1 port_name "addr1" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr1"
					Output edge outputs
					pin number 1 port_name "addr1" parent type "memory_slice" parent index 1
			Pin 2 port name "addr1" num input edges 1 num output edges 2 parent type "mem_8192x2_dp" parent index 0
				pin class 2 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "addr1"
					Input edge outputs
					pin number 2 port_name "addr1" parent type "mem_8192x2_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr1"
					Output edge outputs
					pin number 2 port_name "addr1" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr1"
					Output edge outputs
					pin number 2 port_name "addr1" parent type "memory_slice" parent index 1
			Pin 3 port name "addr1" num input edges 1 num output edges 2 parent type "mem_8192x2_dp" parent index 0
				pin class 3 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "addr1"
					Input edge outputs
					pin number 3 port_name "addr1" parent type "mem_8192x2_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr1"
					Output edge outputs
					pin number 3 port_name "addr1" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr1"
					Output edge outputs
					pin number 3 port_name "addr1" parent type "memory_slice" parent index 1
			Pin 4 port name "addr1" num input edges 1 num output edges 2 parent type "mem_8192x2_dp" parent index 0
				pin class 4 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "addr1"
					Input edge outputs
					pin number 4 port_name "addr1" parent type "mem_8192x2_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr1"
					Output edge outputs
					pin number 4 port_name "addr1" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr1"
					Output edge outputs
					pin number 4 port_name "addr1" parent type "memory_slice" parent index 1
			Pin 5 port name "addr1" num input edges 1 num output edges 2 parent type "mem_8192x2_dp" parent index 0
				pin class 5 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "addr1"
					Input edge outputs
					pin number 5 port_name "addr1" parent type "mem_8192x2_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr1"
					Output edge outputs
					pin number 5 port_name "addr1" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr1"
					Output edge outputs
					pin number 5 port_name "addr1" parent type "memory_slice" parent index 1
			Pin 6 port name "addr1" num input edges 1 num output edges 2 parent type "mem_8192x2_dp" parent index 0
				pin class 6 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "addr1"
					Input edge outputs
					pin number 6 port_name "addr1" parent type "mem_8192x2_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr1"
					Output edge outputs
					pin number 6 port_name "addr1" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr1"
					Output edge outputs
					pin number 6 port_name "addr1" parent type "memory_slice" parent index 1
			Pin 7 port name "addr1" num input edges 1 num output edges 2 parent type "mem_8192x2_dp" parent index 0
				pin class 7 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "addr1"
					Input edge outputs
					pin number 7 port_name "addr1" parent type "mem_8192x2_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr1"
					Output edge outputs
					pin number 7 port_name "addr1" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr1"
					Output edge outputs
					pin number 7 port_name "addr1" parent type "memory_slice" parent index 1
			Pin 8 port name "addr1" num input edges 1 num output edges 2 parent type "mem_8192x2_dp" parent index 0
				pin class 8 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "addr1"
					Input edge outputs
					pin number 8 port_name "addr1" parent type "mem_8192x2_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr1"
					Output edge outputs
					pin number 8 port_name "addr1" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr1"
					Output edge outputs
					pin number 8 port_name "addr1" parent type "memory_slice" parent index 1
			Pin 9 port name "addr1" num input edges 1 num output edges 2 parent type "mem_8192x2_dp" parent index 0
				pin class 9 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "addr1"
					Input edge outputs
					pin number 9 port_name "addr1" parent type "mem_8192x2_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr1"
					Output edge outputs
					pin number 9 port_name "addr1" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr1"
					Output edge outputs
					pin number 9 port_name "addr1" parent type "memory_slice" parent index 1
			Pin 10 port name "addr1" num input edges 1 num output edges 2 parent type "mem_8192x2_dp" parent index 0
				pin class 10 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "addr1"
					Input edge outputs
					pin number 10 port_name "addr1" parent type "mem_8192x2_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "addr1"
					Output edge outputs
					pin number 10 port_name "addr1" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "addr1"
					Output edge outputs
					pin number 10 port_name "addr1" parent type "memory_slice" parent index 1
			Pin 11 port name "addr1" num input edges 1 num output edges 2 parent type "mem_8192x2_dp" parent index 0
				pin class 11 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "addr1"
					Input edge outputs
					pin number 11 port_name "addr1" parent type "mem_8192x2_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 11 port_name "addr1"
					Output edge outputs
					pin number 11 port_name "addr1" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 11 port_name "addr1"
					Output edge outputs
					pin number 11 port_name "addr1" parent type "memory_slice" parent index 1
			Pin 12 port name "addr1" num input edges 1 num output edges 2 parent type "mem_8192x2_dp" parent index 0
				pin class 12 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "addr1"
					Input edge outputs
					pin number 12 port_name "addr1" parent type "mem_8192x2_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 12 port_name "addr1"
					Output edge outputs
					pin number 12 port_name "addr1" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 12 port_name "addr1"
					Output edge outputs
					pin number 12 port_name "addr1" parent type "memory_slice" parent index 1
		Port "addr2": num_pins 13 type 0 parent name "mem_8192x2_dp"
			Pin 0 port name "addr2" num input edges 1 num output edges 2 parent type "mem_8192x2_dp" parent index 0
				pin class 13 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "addr2"
					Input edge outputs
					pin number 0 port_name "addr2" parent type "mem_8192x2_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr2"
					Output edge outputs
					pin number 0 port_name "addr2" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr2"
					Output edge outputs
					pin number 0 port_name "addr2" parent type "memory_slice" parent index 1
			Pin 1 port name "addr2" num input edges 1 num output edges 2 parent type "mem_8192x2_dp" parent index 0
				pin class 14 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "addr2"
					Input edge outputs
					pin number 1 port_name "addr2" parent type "mem_8192x2_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr2"
					Output edge outputs
					pin number 1 port_name "addr2" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr2"
					Output edge outputs
					pin number 1 port_name "addr2" parent type "memory_slice" parent index 1
			Pin 2 port name "addr2" num input edges 1 num output edges 2 parent type "mem_8192x2_dp" parent index 0
				pin class 15 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "addr2"
					Input edge outputs
					pin number 2 port_name "addr2" parent type "mem_8192x2_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr2"
					Output edge outputs
					pin number 2 port_name "addr2" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr2"
					Output edge outputs
					pin number 2 port_name "addr2" parent type "memory_slice" parent index 1
			Pin 3 port name "addr2" num input edges 1 num output edges 2 parent type "mem_8192x2_dp" parent index 0
				pin class 16 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "addr2"
					Input edge outputs
					pin number 3 port_name "addr2" parent type "mem_8192x2_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr2"
					Output edge outputs
					pin number 3 port_name "addr2" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr2"
					Output edge outputs
					pin number 3 port_name "addr2" parent type "memory_slice" parent index 1
			Pin 4 port name "addr2" num input edges 1 num output edges 2 parent type "mem_8192x2_dp" parent index 0
				pin class 17 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "addr2"
					Input edge outputs
					pin number 4 port_name "addr2" parent type "mem_8192x2_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr2"
					Output edge outputs
					pin number 4 port_name "addr2" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr2"
					Output edge outputs
					pin number 4 port_name "addr2" parent type "memory_slice" parent index 1
			Pin 5 port name "addr2" num input edges 1 num output edges 2 parent type "mem_8192x2_dp" parent index 0
				pin class 18 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "addr2"
					Input edge outputs
					pin number 5 port_name "addr2" parent type "mem_8192x2_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr2"
					Output edge outputs
					pin number 5 port_name "addr2" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr2"
					Output edge outputs
					pin number 5 port_name "addr2" parent type "memory_slice" parent index 1
			Pin 6 port name "addr2" num input edges 1 num output edges 2 parent type "mem_8192x2_dp" parent index 0
				pin class 19 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "addr2"
					Input edge outputs
					pin number 6 port_name "addr2" parent type "mem_8192x2_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr2"
					Output edge outputs
					pin number 6 port_name "addr2" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr2"
					Output edge outputs
					pin number 6 port_name "addr2" parent type "memory_slice" parent index 1
			Pin 7 port name "addr2" num input edges 1 num output edges 2 parent type "mem_8192x2_dp" parent index 0
				pin class 20 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "addr2"
					Input edge outputs
					pin number 7 port_name "addr2" parent type "mem_8192x2_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr2"
					Output edge outputs
					pin number 7 port_name "addr2" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr2"
					Output edge outputs
					pin number 7 port_name "addr2" parent type "memory_slice" parent index 1
			Pin 8 port name "addr2" num input edges 1 num output edges 2 parent type "mem_8192x2_dp" parent index 0
				pin class 21 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "addr2"
					Input edge outputs
					pin number 8 port_name "addr2" parent type "mem_8192x2_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr2"
					Output edge outputs
					pin number 8 port_name "addr2" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr2"
					Output edge outputs
					pin number 8 port_name "addr2" parent type "memory_slice" parent index 1
			Pin 9 port name "addr2" num input edges 1 num output edges 2 parent type "mem_8192x2_dp" parent index 0
				pin class 22 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "addr2"
					Input edge outputs
					pin number 9 port_name "addr2" parent type "mem_8192x2_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr2"
					Output edge outputs
					pin number 9 port_name "addr2" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr2"
					Output edge outputs
					pin number 9 port_name "addr2" parent type "memory_slice" parent index 1
			Pin 10 port name "addr2" num input edges 1 num output edges 2 parent type "mem_8192x2_dp" parent index 0
				pin class 23 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "addr2"
					Input edge outputs
					pin number 10 port_name "addr2" parent type "mem_8192x2_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "addr2"
					Output edge outputs
					pin number 10 port_name "addr2" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "addr2"
					Output edge outputs
					pin number 10 port_name "addr2" parent type "memory_slice" parent index 1
			Pin 11 port name "addr2" num input edges 1 num output edges 2 parent type "mem_8192x2_dp" parent index 0
				pin class 24 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "addr2"
					Input edge outputs
					pin number 11 port_name "addr2" parent type "mem_8192x2_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 11 port_name "addr2"
					Output edge outputs
					pin number 11 port_name "addr2" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 11 port_name "addr2"
					Output edge outputs
					pin number 11 port_name "addr2" parent type "memory_slice" parent index 1
			Pin 12 port name "addr2" num input edges 1 num output edges 2 parent type "mem_8192x2_dp" parent index 0
				pin class 25 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "addr2"
					Input edge outputs
					pin number 12 port_name "addr2" parent type "mem_8192x2_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 12 port_name "addr2"
					Output edge outputs
					pin number 12 port_name "addr2" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 12 port_name "addr2"
					Output edge outputs
					pin number 12 port_name "addr2" parent type "memory_slice" parent index 1
		Port "data1": num_pins 2 type 0 parent name "mem_8192x2_dp"
			Pin 0 port name "data1" num input edges 1 num output edges 1 parent type "mem_8192x2_dp" parent index 0
				pin class 26 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "data"
					Input edge outputs
					pin number 0 port_name "data1" parent type "mem_8192x2_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "data1"
					Output edge outputs
					pin number 0 port_name "data1" parent type "memory_slice" parent index 0
			Pin 1 port name "data1" num input edges 1 num output edges 1 parent type "mem_8192x2_dp" parent index 0
				pin class 31 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "data"
					Input edge outputs
					pin number 1 port_name "data1" parent type "mem_8192x2_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "data1"
					Output edge outputs
					pin number 0 port_name "data1" parent type "memory_slice" parent index 1
		Port "data2": num_pins 2 type 0 parent name "mem_8192x2_dp"
			Pin 0 port name "data2" num input edges 1 num output edges 1 parent type "mem_8192x2_dp" parent index 0
				pin class 27 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "data"
					Input edge outputs
					pin number 0 port_name "data2" parent type "mem_8192x2_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "data2"
					Output edge outputs
					pin number 0 port_name "data2" parent type "memory_slice" parent index 0
			Pin 1 port name "data2" num input edges 1 num output edges 1 parent type "mem_8192x2_dp" parent index 0
				pin class 32 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "data"
					Input edge outputs
					pin number 1 port_name "data2" parent type "mem_8192x2_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "data2"
					Output edge outputs
					pin number 0 port_name "data2" parent type "memory_slice" parent index 1
		Port "we1": num_pins 1 type 0 parent name "mem_8192x2_dp"
			Pin 0 port name "we1" num input edges 1 num output edges 2 parent type "mem_8192x2_dp" parent index 0
				pin class 28 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "we1"
					Input edge outputs
					pin number 0 port_name "we1" parent type "mem_8192x2_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we1"
					Output edge outputs
					pin number 0 port_name "we1" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we1"
					Output edge outputs
					pin number 0 port_name "we1" parent type "memory_slice" parent index 1
		Port "we2": num_pins 1 type 0 parent name "mem_8192x2_dp"
			Pin 0 port name "we2" num input edges 1 num output edges 2 parent type "mem_8192x2_dp" parent index 0
				pin class 29 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "we2"
					Input edge outputs
					pin number 0 port_name "we2" parent type "mem_8192x2_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we2"
					Output edge outputs
					pin number 0 port_name "we2" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we2"
					Output edge outputs
					pin number 0 port_name "we2" parent type "memory_slice" parent index 1
		Output Ports: total ports 2
				Port "out1": num_pins 2 type 1 parent name "mem_8192x2_dp"
			Pin 0 port name "out1" num input edges 1 num output edges 1 parent type "mem_8192x2_dp" parent index 0
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out1"
					Input edge outputs
					pin number 0 port_name "out1" parent type "mem_8192x2_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out1"
					Output edge outputs
					pin number 0 port_name "out" parent type "memory" parent index 0
			Pin 1 port name "out1" num input edges 1 num output edges 1 parent type "mem_8192x2_dp" parent index 0
				pin class 2 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out1"
					Input edge outputs
					pin number 1 port_name "out1" parent type "mem_8192x2_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "out1"
					Output edge outputs
					pin number 1 port_name "out" parent type "memory" parent index 0
		Port "out2": num_pins 2 type 1 parent name "mem_8192x2_dp"
			Pin 0 port name "out2" num input edges 1 num output edges 1 parent type "mem_8192x2_dp" parent index 0
				pin class 1 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out2"
					Input edge outputs
					pin number 0 port_name "out2" parent type "mem_8192x2_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out2"
					Output edge outputs
					pin number 2 port_name "out" parent type "memory" parent index 0
			Pin 1 port name "out2" num input edges 1 num output edges 1 parent type "mem_8192x2_dp" parent index 0
				pin class 3 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out2"
					Input edge outputs
					pin number 1 port_name "out2" parent type "mem_8192x2_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "out2"
					Output edge outputs
					pin number 3 port_name "out" parent type "memory" parent index 0
		Clock Ports: total ports 1
				Port "clk": num_pins 1 type 0 parent name "mem_8192x2_dp"
			Pin 0 port name "clk" num input edges 1 num output edges 2 parent type "mem_8192x2_dp" parent index 0
				pin class 30 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "clk"
					Input edge outputs
					pin number 0 port_name "clk" parent type "mem_8192x2_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 0
				Output edge 1 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 1
		Input class 0: 1 pins, Input class 1: 1 pins, Input class 2: 1 pins, Input class 3: 1 pins, Input class 4: 1 pins, Input class 5: 1 pins, Input class 6: 1 pins, Input class 7: 1 pins, Input class 8: 1 pins, Input class 9: 1 pins, Input class 10: 1 pins, Input class 11: 1 pins, Input class 12: 1 pins, Input class 13: 1 pins, Input class 14: 1 pins, Input class 15: 1 pins, Input class 16: 1 pins, Input class 17: 1 pins, Input class 18: 1 pins, Input class 19: 1 pins, Input class 20: 1 pins, Input class 21: 1 pins, Input class 22: 1 pins, Input class 23: 1 pins, Input class 24: 1 pins, Input class 25: 1 pins, Input class 26: 1 pins, Input class 27: 1 pins, Input class 28: 1 pins, Input class 29: 1 pins, Input class 30: 1 pins, Input class 31: 1 pins, Input class 32: 1 pins, Input class 33: 0 pins, 
		Output class 0: 1 pins, Output class 1: 1 pins, Output class 2: 1 pins, Output class 3: 1 pins, Output class 4: 0 pins, 
		Children:
			Physical Block: type "memory_slice"  index 0  num_children 2
				Parent Block: type "mem_8192x2_dp" index 0 
			Input Ports: total ports 6
						Port "addr1": num_pins 13 type 0 parent name "memory_slice"
				Pin 0 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr1"
						Input edge outputs
						pin number 0 port_name "addr1" parent type "memory_slice" parent index 0
				Pin 1 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr1"
						Input edge outputs
						pin number 1 port_name "addr1" parent type "memory_slice" parent index 0
				Pin 2 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr1"
						Input edge outputs
						pin number 2 port_name "addr1" parent type "memory_slice" parent index 0
				Pin 3 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr1"
						Input edge outputs
						pin number 3 port_name "addr1" parent type "memory_slice" parent index 0
				Pin 4 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr1"
						Input edge outputs
						pin number 4 port_name "addr1" parent type "memory_slice" parent index 0
				Pin 5 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr1"
						Input edge outputs
						pin number 5 port_name "addr1" parent type "memory_slice" parent index 0
				Pin 6 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr1"
						Input edge outputs
						pin number 6 port_name "addr1" parent type "memory_slice" parent index 0
				Pin 7 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr1"
						Input edge outputs
						pin number 7 port_name "addr1" parent type "memory_slice" parent index 0
				Pin 8 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr1"
						Input edge outputs
						pin number 8 port_name "addr1" parent type "memory_slice" parent index 0
				Pin 9 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr1"
						Input edge outputs
						pin number 9 port_name "addr1" parent type "memory_slice" parent index 0
				Pin 10 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 48), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "addr1"
						Input edge outputs
						pin number 10 port_name "addr1" parent type "memory_slice" parent index 0
				Pin 11 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 49), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 11 port_name "addr1"
						Input edge outputs
						pin number 11 port_name "addr1" parent type "memory_slice" parent index 0
				Pin 12 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 50), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 12 port_name "addr1"
						Input edge outputs
						pin number 12 port_name "addr1" parent type "memory_slice" parent index 0
			Port "addr2": num_pins 13 type 0 parent name "memory_slice"
				Pin 0 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 52), (1 13), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr2"
						Input edge outputs
						pin number 0 port_name "addr2" parent type "memory_slice" parent index 0
				Pin 1 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 53), (1 14), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr2"
						Input edge outputs
						pin number 1 port_name "addr2" parent type "memory_slice" parent index 0
				Pin 2 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 54), (1 15), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr2"
						Input edge outputs
						pin number 2 port_name "addr2" parent type "memory_slice" parent index 0
				Pin 3 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 55), (1 16), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr2"
						Input edge outputs
						pin number 3 port_name "addr2" parent type "memory_slice" parent index 0
				Pin 4 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 56), (1 17), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr2"
						Input edge outputs
						pin number 4 port_name "addr2" parent type "memory_slice" parent index 0
				Pin 5 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 57), (1 18), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr2"
						Input edge outputs
						pin number 5 port_name "addr2" parent type "memory_slice" parent index 0
				Pin 6 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 58), (1 19), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr2"
						Input edge outputs
						pin number 6 port_name "addr2" parent type "memory_slice" parent index 0
				Pin 7 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 59), (1 20), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr2"
						Input edge outputs
						pin number 7 port_name "addr2" parent type "memory_slice" parent index 0
				Pin 8 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 60), (1 21), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr2"
						Input edge outputs
						pin number 8 port_name "addr2" parent type "memory_slice" parent index 0
				Pin 9 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 61), (1 22), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr2"
						Input edge outputs
						pin number 9 port_name "addr2" parent type "memory_slice" parent index 0
				Pin 10 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 63), (1 23), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "addr2"
						Input edge outputs
						pin number 10 port_name "addr2" parent type "memory_slice" parent index 0
				Pin 11 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 64), (1 24), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 11 port_name "addr2"
						Input edge outputs
						pin number 11 port_name "addr2" parent type "memory_slice" parent index 0
				Pin 12 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 65), (1 25), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 12 port_name "addr2"
						Input edge outputs
						pin number 12 port_name "addr2" parent type "memory_slice" parent index 0
			Port "data1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 9), (1 26), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "data1"
						Input edge outputs
						pin number 0 port_name "data1" parent type "memory_slice" parent index 0
			Port "data2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 13), (1 27), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "data2"
						Input edge outputs
						pin number 0 port_name "data2" parent type "memory_slice" parent index 0
			Port "we1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 10), (1 28), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we1"
						Input edge outputs
						pin number 0 port_name "we1" parent type "memory_slice" parent index 0
			Port "we2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 62), (1 29), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we2"
						Input edge outputs
						pin number 0 port_name "we2" parent type "memory_slice" parent index 0
			Output Ports: total ports 2
						Port "out1": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out1" num input edges 0 num output edges 1 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 0), (1 0), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out1"
						Output edge outputs
						pin number 0 port_name "out1" parent type "mem_8192x2_dp" parent index 0
			Port "out2": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out2" num input edges 0 num output edges 1 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 2), (1 1), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out2"
						Output edge outputs
						pin number 0 port_name "out2" parent type "mem_8192x2_dp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 11), (1 30), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 0
			
			
			Physical Block: type "memory_slice"  index 1  num_children 2
				Parent Block: type "mem_8192x2_dp" index 0 
			Input Ports: total ports 6
						Port "addr1": num_pins 13 type 0 parent name "memory_slice"
				Pin 0 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr1"
						Input edge outputs
						pin number 0 port_name "addr1" parent type "memory_slice" parent index 1
				Pin 1 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr1"
						Input edge outputs
						pin number 1 port_name "addr1" parent type "memory_slice" parent index 1
				Pin 2 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr1"
						Input edge outputs
						pin number 2 port_name "addr1" parent type "memory_slice" parent index 1
				Pin 3 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr1"
						Input edge outputs
						pin number 3 port_name "addr1" parent type "memory_slice" parent index 1
				Pin 4 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr1"
						Input edge outputs
						pin number 4 port_name "addr1" parent type "memory_slice" parent index 1
				Pin 5 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr1"
						Input edge outputs
						pin number 5 port_name "addr1" parent type "memory_slice" parent index 1
				Pin 6 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr1"
						Input edge outputs
						pin number 6 port_name "addr1" parent type "memory_slice" parent index 1
				Pin 7 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr1"
						Input edge outputs
						pin number 7 port_name "addr1" parent type "memory_slice" parent index 1
				Pin 8 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr1"
						Input edge outputs
						pin number 8 port_name "addr1" parent type "memory_slice" parent index 1
				Pin 9 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr1"
						Input edge outputs
						pin number 9 port_name "addr1" parent type "memory_slice" parent index 1
				Pin 10 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 48), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "addr1"
						Input edge outputs
						pin number 10 port_name "addr1" parent type "memory_slice" parent index 1
				Pin 11 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 49), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 11 port_name "addr1"
						Input edge outputs
						pin number 11 port_name "addr1" parent type "memory_slice" parent index 1
				Pin 12 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 50), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 12 port_name "addr1"
						Input edge outputs
						pin number 12 port_name "addr1" parent type "memory_slice" parent index 1
			Port "addr2": num_pins 13 type 0 parent name "memory_slice"
				Pin 0 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 52), (1 13), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr2"
						Input edge outputs
						pin number 0 port_name "addr2" parent type "memory_slice" parent index 1
				Pin 1 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 53), (1 14), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr2"
						Input edge outputs
						pin number 1 port_name "addr2" parent type "memory_slice" parent index 1
				Pin 2 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 54), (1 15), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr2"
						Input edge outputs
						pin number 2 port_name "addr2" parent type "memory_slice" parent index 1
				Pin 3 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 55), (1 16), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr2"
						Input edge outputs
						pin number 3 port_name "addr2" parent type "memory_slice" parent index 1
				Pin 4 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 56), (1 17), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr2"
						Input edge outputs
						pin number 4 port_name "addr2" parent type "memory_slice" parent index 1
				Pin 5 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 57), (1 18), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr2"
						Input edge outputs
						pin number 5 port_name "addr2" parent type "memory_slice" parent index 1
				Pin 6 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 58), (1 19), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr2"
						Input edge outputs
						pin number 6 port_name "addr2" parent type "memory_slice" parent index 1
				Pin 7 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 59), (1 20), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr2"
						Input edge outputs
						pin number 7 port_name "addr2" parent type "memory_slice" parent index 1
				Pin 8 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 60), (1 21), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr2"
						Input edge outputs
						pin number 8 port_name "addr2" parent type "memory_slice" parent index 1
				Pin 9 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 61), (1 22), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr2"
						Input edge outputs
						pin number 9 port_name "addr2" parent type "memory_slice" parent index 1
				Pin 10 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 63), (1 23), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "addr2"
						Input edge outputs
						pin number 10 port_name "addr2" parent type "memory_slice" parent index 1
				Pin 11 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 64), (1 24), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 11 port_name "addr2"
						Input edge outputs
						pin number 11 port_name "addr2" parent type "memory_slice" parent index 1
				Pin 12 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 65), (1 25), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 12 port_name "addr2"
						Input edge outputs
						pin number 12 port_name "addr2" parent type "memory_slice" parent index 1
			Port "data1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 12), (1 31), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "data1"
						Input edge outputs
						pin number 0 port_name "data1" parent type "memory_slice" parent index 1
			Port "data2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 14), (1 32), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "data2"
						Input edge outputs
						pin number 0 port_name "data2" parent type "memory_slice" parent index 1
			Port "we1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 10), (1 28), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we1"
						Input edge outputs
						pin number 0 port_name "we1" parent type "memory_slice" parent index 1
			Port "we2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 62), (1 29), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we2"
						Input edge outputs
						pin number 0 port_name "we2" parent type "memory_slice" parent index 1
			Output Ports: total ports 2
						Port "out1": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out1" num input edges 0 num output edges 1 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 1), (1 2), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out1"
						Output edge outputs
						pin number 1 port_name "out1" parent type "mem_8192x2_dp" parent index 0
			Port "out2": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out2" num input edges 0 num output edges 1 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 3), (1 3), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out2"
						Output edge outputs
						pin number 1 port_name "out2" parent type "mem_8192x2_dp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 1
					pin class (depth, pin class): (0 11), (1 30), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 1
			
			
		Physical Block: type "mem_16384x1_dp"  index 0  num_children 1
			Parent Block: type "memory" index 0 
		Input Ports: total ports 6
				Port "addr1": num_pins 14 type 0 parent name "mem_16384x1_dp"
			Pin 0 port name "addr1" num input edges 1 num output edges 1 parent type "mem_16384x1_dp" parent index 0
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "addr1"
					Input edge outputs
					pin number 0 port_name "addr1" parent type "mem_16384x1_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr1"
					Output edge outputs
					pin number 0 port_name "addr1" parent type "memory_slice" parent index 0
			Pin 1 port name "addr1" num input edges 1 num output edges 1 parent type "mem_16384x1_dp" parent index 0
				pin class 1 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "addr1"
					Input edge outputs
					pin number 1 port_name "addr1" parent type "mem_16384x1_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr1"
					Output edge outputs
					pin number 1 port_name "addr1" parent type "memory_slice" parent index 0
			Pin 2 port name "addr1" num input edges 1 num output edges 1 parent type "mem_16384x1_dp" parent index 0
				pin class 2 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "addr1"
					Input edge outputs
					pin number 2 port_name "addr1" parent type "mem_16384x1_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr1"
					Output edge outputs
					pin number 2 port_name "addr1" parent type "memory_slice" parent index 0
			Pin 3 port name "addr1" num input edges 1 num output edges 1 parent type "mem_16384x1_dp" parent index 0
				pin class 3 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "addr1"
					Input edge outputs
					pin number 3 port_name "addr1" parent type "mem_16384x1_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr1"
					Output edge outputs
					pin number 3 port_name "addr1" parent type "memory_slice" parent index 0
			Pin 4 port name "addr1" num input edges 1 num output edges 1 parent type "mem_16384x1_dp" parent index 0
				pin class 4 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "addr1"
					Input edge outputs
					pin number 4 port_name "addr1" parent type "mem_16384x1_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr1"
					Output edge outputs
					pin number 4 port_name "addr1" parent type "memory_slice" parent index 0
			Pin 5 port name "addr1" num input edges 1 num output edges 1 parent type "mem_16384x1_dp" parent index 0
				pin class 5 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "addr1"
					Input edge outputs
					pin number 5 port_name "addr1" parent type "mem_16384x1_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr1"
					Output edge outputs
					pin number 5 port_name "addr1" parent type "memory_slice" parent index 0
			Pin 6 port name "addr1" num input edges 1 num output edges 1 parent type "mem_16384x1_dp" parent index 0
				pin class 6 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "addr1"
					Input edge outputs
					pin number 6 port_name "addr1" parent type "mem_16384x1_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr1"
					Output edge outputs
					pin number 6 port_name "addr1" parent type "memory_slice" parent index 0
			Pin 7 port name "addr1" num input edges 1 num output edges 1 parent type "mem_16384x1_dp" parent index 0
				pin class 7 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "addr1"
					Input edge outputs
					pin number 7 port_name "addr1" parent type "mem_16384x1_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr1"
					Output edge outputs
					pin number 7 port_name "addr1" parent type "memory_slice" parent index 0
			Pin 8 port name "addr1" num input edges 1 num output edges 1 parent type "mem_16384x1_dp" parent index 0
				pin class 8 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "addr1"
					Input edge outputs
					pin number 8 port_name "addr1" parent type "mem_16384x1_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr1"
					Output edge outputs
					pin number 8 port_name "addr1" parent type "memory_slice" parent index 0
			Pin 9 port name "addr1" num input edges 1 num output edges 1 parent type "mem_16384x1_dp" parent index 0
				pin class 9 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "addr1"
					Input edge outputs
					pin number 9 port_name "addr1" parent type "mem_16384x1_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr1"
					Output edge outputs
					pin number 9 port_name "addr1" parent type "memory_slice" parent index 0
			Pin 10 port name "addr1" num input edges 1 num output edges 1 parent type "mem_16384x1_dp" parent index 0
				pin class 10 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "addr1"
					Input edge outputs
					pin number 10 port_name "addr1" parent type "mem_16384x1_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "addr1"
					Output edge outputs
					pin number 10 port_name "addr1" parent type "memory_slice" parent index 0
			Pin 11 port name "addr1" num input edges 1 num output edges 1 parent type "mem_16384x1_dp" parent index 0
				pin class 11 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "addr1"
					Input edge outputs
					pin number 11 port_name "addr1" parent type "mem_16384x1_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 11 port_name "addr1"
					Output edge outputs
					pin number 11 port_name "addr1" parent type "memory_slice" parent index 0
			Pin 12 port name "addr1" num input edges 1 num output edges 1 parent type "mem_16384x1_dp" parent index 0
				pin class 12 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "addr1"
					Input edge outputs
					pin number 12 port_name "addr1" parent type "mem_16384x1_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 12 port_name "addr1"
					Output edge outputs
					pin number 12 port_name "addr1" parent type "memory_slice" parent index 0
			Pin 13 port name "addr1" num input edges 1 num output edges 1 parent type "mem_16384x1_dp" parent index 0
				pin class 13 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "addr1"
					Input edge outputs
					pin number 13 port_name "addr1" parent type "mem_16384x1_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 13 port_name "addr1"
					Output edge outputs
					pin number 13 port_name "addr1" parent type "memory_slice" parent index 0
		Port "addr2": num_pins 14 type 0 parent name "mem_16384x1_dp"
			Pin 0 port name "addr2" num input edges 1 num output edges 1 parent type "mem_16384x1_dp" parent index 0
				pin class 14 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "addr2"
					Input edge outputs
					pin number 0 port_name "addr2" parent type "mem_16384x1_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "addr2"
					Output edge outputs
					pin number 0 port_name "addr2" parent type "memory_slice" parent index 0
			Pin 1 port name "addr2" num input edges 1 num output edges 1 parent type "mem_16384x1_dp" parent index 0
				pin class 15 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "addr2"
					Input edge outputs
					pin number 1 port_name "addr2" parent type "mem_16384x1_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 1 port_name "addr2"
					Output edge outputs
					pin number 1 port_name "addr2" parent type "memory_slice" parent index 0
			Pin 2 port name "addr2" num input edges 1 num output edges 1 parent type "mem_16384x1_dp" parent index 0
				pin class 16 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 2 port_name "addr2"
					Input edge outputs
					pin number 2 port_name "addr2" parent type "mem_16384x1_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 2 port_name "addr2"
					Output edge outputs
					pin number 2 port_name "addr2" parent type "memory_slice" parent index 0
			Pin 3 port name "addr2" num input edges 1 num output edges 1 parent type "mem_16384x1_dp" parent index 0
				pin class 17 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 3 port_name "addr2"
					Input edge outputs
					pin number 3 port_name "addr2" parent type "mem_16384x1_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 3 port_name "addr2"
					Output edge outputs
					pin number 3 port_name "addr2" parent type "memory_slice" parent index 0
			Pin 4 port name "addr2" num input edges 1 num output edges 1 parent type "mem_16384x1_dp" parent index 0
				pin class 18 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 4 port_name "addr2"
					Input edge outputs
					pin number 4 port_name "addr2" parent type "mem_16384x1_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 4 port_name "addr2"
					Output edge outputs
					pin number 4 port_name "addr2" parent type "memory_slice" parent index 0
			Pin 5 port name "addr2" num input edges 1 num output edges 1 parent type "mem_16384x1_dp" parent index 0
				pin class 19 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 5 port_name "addr2"
					Input edge outputs
					pin number 5 port_name "addr2" parent type "mem_16384x1_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 5 port_name "addr2"
					Output edge outputs
					pin number 5 port_name "addr2" parent type "memory_slice" parent index 0
			Pin 6 port name "addr2" num input edges 1 num output edges 1 parent type "mem_16384x1_dp" parent index 0
				pin class 20 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 6 port_name "addr2"
					Input edge outputs
					pin number 6 port_name "addr2" parent type "mem_16384x1_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 6 port_name "addr2"
					Output edge outputs
					pin number 6 port_name "addr2" parent type "memory_slice" parent index 0
			Pin 7 port name "addr2" num input edges 1 num output edges 1 parent type "mem_16384x1_dp" parent index 0
				pin class 21 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 7 port_name "addr2"
					Input edge outputs
					pin number 7 port_name "addr2" parent type "mem_16384x1_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 7 port_name "addr2"
					Output edge outputs
					pin number 7 port_name "addr2" parent type "memory_slice" parent index 0
			Pin 8 port name "addr2" num input edges 1 num output edges 1 parent type "mem_16384x1_dp" parent index 0
				pin class 22 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 8 port_name "addr2"
					Input edge outputs
					pin number 8 port_name "addr2" parent type "mem_16384x1_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 8 port_name "addr2"
					Output edge outputs
					pin number 8 port_name "addr2" parent type "memory_slice" parent index 0
			Pin 9 port name "addr2" num input edges 1 num output edges 1 parent type "mem_16384x1_dp" parent index 0
				pin class 23 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 9 port_name "addr2"
					Input edge outputs
					pin number 9 port_name "addr2" parent type "mem_16384x1_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 9 port_name "addr2"
					Output edge outputs
					pin number 9 port_name "addr2" parent type "memory_slice" parent index 0
			Pin 10 port name "addr2" num input edges 1 num output edges 1 parent type "mem_16384x1_dp" parent index 0
				pin class 24 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 10 port_name "addr2"
					Input edge outputs
					pin number 10 port_name "addr2" parent type "mem_16384x1_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 10 port_name "addr2"
					Output edge outputs
					pin number 10 port_name "addr2" parent type "memory_slice" parent index 0
			Pin 11 port name "addr2" num input edges 1 num output edges 1 parent type "mem_16384x1_dp" parent index 0
				pin class 25 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 11 port_name "addr2"
					Input edge outputs
					pin number 11 port_name "addr2" parent type "mem_16384x1_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 11 port_name "addr2"
					Output edge outputs
					pin number 11 port_name "addr2" parent type "memory_slice" parent index 0
			Pin 12 port name "addr2" num input edges 1 num output edges 1 parent type "mem_16384x1_dp" parent index 0
				pin class 26 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 12 port_name "addr2"
					Input edge outputs
					pin number 12 port_name "addr2" parent type "mem_16384x1_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 12 port_name "addr2"
					Output edge outputs
					pin number 12 port_name "addr2" parent type "memory_slice" parent index 0
			Pin 13 port name "addr2" num input edges 1 num output edges 1 parent type "mem_16384x1_dp" parent index 0
				pin class 27 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 13 port_name "addr2"
					Input edge outputs
					pin number 13 port_name "addr2" parent type "mem_16384x1_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 13 port_name "addr2"
					Output edge outputs
					pin number 13 port_name "addr2" parent type "memory_slice" parent index 0
		Port "data1": num_pins 1 type 0 parent name "mem_16384x1_dp"
			Pin 0 port name "data1" num input edges 1 num output edges 1 parent type "mem_16384x1_dp" parent index 0
				pin class 28 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "data"
					Input edge outputs
					pin number 0 port_name "data1" parent type "mem_16384x1_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "data1"
					Output edge outputs
					pin number 0 port_name "data1" parent type "memory_slice" parent index 0
		Port "data2": num_pins 1 type 0 parent name "mem_16384x1_dp"
			Pin 0 port name "data2" num input edges 1 num output edges 1 parent type "mem_16384x1_dp" parent index 0
				pin class 29 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 1 port_name "data"
					Input edge outputs
					pin number 0 port_name "data2" parent type "mem_16384x1_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "data2"
					Output edge outputs
					pin number 0 port_name "data2" parent type "memory_slice" parent index 0
		Port "we1": num_pins 1 type 0 parent name "mem_16384x1_dp"
			Pin 0 port name "we1" num input edges 1 num output edges 1 parent type "mem_16384x1_dp" parent index 0
				pin class 30 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "we1"
					Input edge outputs
					pin number 0 port_name "we1" parent type "mem_16384x1_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we1"
					Output edge outputs
					pin number 0 port_name "we1" parent type "memory_slice" parent index 0
		Port "we2": num_pins 1 type 0 parent name "mem_16384x1_dp"
			Pin 0 port name "we2" num input edges 1 num output edges 1 parent type "mem_16384x1_dp" parent index 0
				pin class 31 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "we2"
					Input edge outputs
					pin number 0 port_name "we2" parent type "mem_16384x1_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "we2"
					Output edge outputs
					pin number 0 port_name "we2" parent type "memory_slice" parent index 0
		Output Ports: total ports 2
				Port "out1": num_pins 1 type 1 parent name "mem_16384x1_dp"
			Pin 0 port name "out1" num input edges 1 num output edges 1 parent type "mem_16384x1_dp" parent index 0
				pin class 0 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out1"
					Input edge outputs
					pin number 0 port_name "out1" parent type "mem_16384x1_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out1"
					Output edge outputs
					pin number 0 port_name "out" parent type "memory" parent index 0
		Port "out2": num_pins 1 type 1 parent name "mem_16384x1_dp"
			Pin 0 port name "out2" num input edges 1 num output edges 1 parent type "mem_16384x1_dp" parent index 0
				pin class 1 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "out2"
					Input edge outputs
					pin number 0 port_name "out2" parent type "mem_16384x1_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "out2"
					Output edge outputs
					pin number 1 port_name "out" parent type "memory" parent index 0
		Clock Ports: total ports 1
				Port "clk": num_pins 1 type 0 parent name "mem_16384x1_dp"
			Pin 0 port name "clk" num input edges 1 num output edges 1 parent type "mem_16384x1_dp" parent index 0
				pin class 32 
				Input edge 0 num inputs 1 num outputs 1
					Input edge inputs
					pin number 0 port_name "clk"
					Input edge outputs
					pin number 0 port_name "clk" parent type "mem_16384x1_dp" parent index 0
				Output edge 0 num inputs 1 num outputs 1
					Output edge inputs
					pin number 0 port_name "clk"
					Output edge outputs
					pin number 0 port_name "clk" parent type "memory_slice" parent index 0
		Input class 0: 1 pins, Input class 1: 1 pins, Input class 2: 1 pins, Input class 3: 1 pins, Input class 4: 1 pins, Input class 5: 1 pins, Input class 6: 1 pins, Input class 7: 1 pins, Input class 8: 1 pins, Input class 9: 1 pins, Input class 10: 1 pins, Input class 11: 1 pins, Input class 12: 1 pins, Input class 13: 1 pins, Input class 14: 1 pins, Input class 15: 1 pins, Input class 16: 1 pins, Input class 17: 1 pins, Input class 18: 1 pins, Input class 19: 1 pins, Input class 20: 1 pins, Input class 21: 1 pins, Input class 22: 1 pins, Input class 23: 1 pins, Input class 24: 1 pins, Input class 25: 1 pins, Input class 26: 1 pins, Input class 27: 1 pins, Input class 28: 1 pins, Input class 29: 1 pins, Input class 30: 1 pins, Input class 31: 1 pins, Input class 32: 1 pins, Input class 33: 0 pins, 
		Output class 0: 1 pins, Output class 1: 1 pins, Output class 2: 0 pins, 
		Children:
			Physical Block: type "memory_slice"  index 0  num_children 1
				Parent Block: type "mem_16384x1_dp" index 0 
			Input Ports: total ports 6
						Port "addr1": num_pins 14 type 0 parent name "memory_slice"
				Pin 0 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 0), (1 0), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr1"
						Input edge outputs
						pin number 0 port_name "addr1" parent type "memory_slice" parent index 0
				Pin 1 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 1), (1 1), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr1"
						Input edge outputs
						pin number 1 port_name "addr1" parent type "memory_slice" parent index 0
				Pin 2 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 2), (1 2), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr1"
						Input edge outputs
						pin number 2 port_name "addr1" parent type "memory_slice" parent index 0
				Pin 3 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 3), (1 3), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr1"
						Input edge outputs
						pin number 3 port_name "addr1" parent type "memory_slice" parent index 0
				Pin 4 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 4), (1 4), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr1"
						Input edge outputs
						pin number 4 port_name "addr1" parent type "memory_slice" parent index 0
				Pin 5 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 5), (1 5), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr1"
						Input edge outputs
						pin number 5 port_name "addr1" parent type "memory_slice" parent index 0
				Pin 6 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 6), (1 6), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr1"
						Input edge outputs
						pin number 6 port_name "addr1" parent type "memory_slice" parent index 0
				Pin 7 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 7), (1 7), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr1"
						Input edge outputs
						pin number 7 port_name "addr1" parent type "memory_slice" parent index 0
				Pin 8 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 8), (1 8), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr1"
						Input edge outputs
						pin number 8 port_name "addr1" parent type "memory_slice" parent index 0
				Pin 9 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 47), (1 9), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr1"
						Input edge outputs
						pin number 9 port_name "addr1" parent type "memory_slice" parent index 0
				Pin 10 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 48), (1 10), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "addr1"
						Input edge outputs
						pin number 10 port_name "addr1" parent type "memory_slice" parent index 0
				Pin 11 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 49), (1 11), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 11 port_name "addr1"
						Input edge outputs
						pin number 11 port_name "addr1" parent type "memory_slice" parent index 0
				Pin 12 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 50), (1 12), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 12 port_name "addr1"
						Input edge outputs
						pin number 12 port_name "addr1" parent type "memory_slice" parent index 0
				Pin 13 port name "addr1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 51), (1 13), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 13 port_name "addr1"
						Input edge outputs
						pin number 13 port_name "addr1" parent type "memory_slice" parent index 0
			Port "addr2": num_pins 14 type 0 parent name "memory_slice"
				Pin 0 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 52), (1 14), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "addr2"
						Input edge outputs
						pin number 0 port_name "addr2" parent type "memory_slice" parent index 0
				Pin 1 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 53), (1 15), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 1 port_name "addr2"
						Input edge outputs
						pin number 1 port_name "addr2" parent type "memory_slice" parent index 0
				Pin 2 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 54), (1 16), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 2 port_name "addr2"
						Input edge outputs
						pin number 2 port_name "addr2" parent type "memory_slice" parent index 0
				Pin 3 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 55), (1 17), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 3 port_name "addr2"
						Input edge outputs
						pin number 3 port_name "addr2" parent type "memory_slice" parent index 0
				Pin 4 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 56), (1 18), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 4 port_name "addr2"
						Input edge outputs
						pin number 4 port_name "addr2" parent type "memory_slice" parent index 0
				Pin 5 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 57), (1 19), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 5 port_name "addr2"
						Input edge outputs
						pin number 5 port_name "addr2" parent type "memory_slice" parent index 0
				Pin 6 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 58), (1 20), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 6 port_name "addr2"
						Input edge outputs
						pin number 6 port_name "addr2" parent type "memory_slice" parent index 0
				Pin 7 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 59), (1 21), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 7 port_name "addr2"
						Input edge outputs
						pin number 7 port_name "addr2" parent type "memory_slice" parent index 0
				Pin 8 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 60), (1 22), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 8 port_name "addr2"
						Input edge outputs
						pin number 8 port_name "addr2" parent type "memory_slice" parent index 0
				Pin 9 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 61), (1 23), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 9 port_name "addr2"
						Input edge outputs
						pin number 9 port_name "addr2" parent type "memory_slice" parent index 0
				Pin 10 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 63), (1 24), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 10 port_name "addr2"
						Input edge outputs
						pin number 10 port_name "addr2" parent type "memory_slice" parent index 0
				Pin 11 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 64), (1 25), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 11 port_name "addr2"
						Input edge outputs
						pin number 11 port_name "addr2" parent type "memory_slice" parent index 0
				Pin 12 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 65), (1 26), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 12 port_name "addr2"
						Input edge outputs
						pin number 12 port_name "addr2" parent type "memory_slice" parent index 0
				Pin 13 port name "addr2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 66), (1 27), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 13 port_name "addr2"
						Input edge outputs
						pin number 13 port_name "addr2" parent type "memory_slice" parent index 0
			Port "data1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 9), (1 28), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "data1"
						Input edge outputs
						pin number 0 port_name "data1" parent type "memory_slice" parent index 0
			Port "data2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "data2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 12), (1 29), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "data2"
						Input edge outputs
						pin number 0 port_name "data2" parent type "memory_slice" parent index 0
			Port "we1": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we1" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 10), (1 30), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we1"
						Input edge outputs
						pin number 0 port_name "we1" parent type "memory_slice" parent index 0
			Port "we2": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "we2" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 62), (1 31), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "we2"
						Input edge outputs
						pin number 0 port_name "we2" parent type "memory_slice" parent index 0
			Output Ports: total ports 2
						Port "out1": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out1" num input edges 0 num output edges 1 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 0), (1 0), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out1"
						Output edge outputs
						pin number 0 port_name "out1" parent type "mem_16384x1_dp" parent index 0
			Port "out2": num_pins 1 type 1 parent name "memory_slice"
				Pin 0 port name "out2" num input edges 0 num output edges 1 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 1), (1 1), 
					connectable input pins within depth 0: 0
					connectable input pins within depth 1: 0
					Output edge 0 num inputs 1 num outputs 1
						Output edge inputs
						pin number 0 port_name "out2"
						Output edge outputs
						pin number 0 port_name "out2" parent type "mem_16384x1_dp" parent index 0
			Clock Ports: total ports 1
						Port "clk": num_pins 1 type 0 parent name "memory_slice"
				Pin 0 port name "clk" num input edges 1 num output edges 0 parent type "memory_slice" parent index 0
					pin class (depth, pin class): (0 11), (1 32), 
					Input edge 0 num inputs 1 num outputs 1
						Input edge inputs
						pin number 0 port_name "clk"
						Input edge outputs
						pin number 0 port_name "clk" parent type "memory_slice" parent index 0
			
			
