
State Machine - |fpga|fpga_core:core_inst|sdram_controller:sdram_ctl|current_state
Name current_state.Error current_state.WaitPre current_state.Pre current_state.RPre current_state.R3 current_state.R2 current_state.R1 current_state.R0 current_state.WPre current_state.W1 current_state.W0 current_state.WaitAct current_state.Act current_state.WaitRefresh current_state.Refresh current_state.Idle current_state.Done current_state.WaitModeReg current_state.ModeReg current_state.WaitInitRef current_state.InitRef current_state.WaitInitPre current_state.InitPre current_state.Wait200 current_state.Init 
current_state.Init 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
current_state.Wait200 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
current_state.InitPre 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
current_state.WaitInitPre 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
current_state.InitRef 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
current_state.WaitInitRef 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
current_state.ModeReg 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
current_state.WaitModeReg 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
current_state.Done 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
current_state.Idle 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
current_state.Refresh 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
current_state.WaitRefresh 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
current_state.Act 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
current_state.WaitAct 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
current_state.W0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
current_state.W1 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
current_state.WPre 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
current_state.R0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
current_state.R1 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
current_state.R2 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
current_state.R3 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
current_state.RPre 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
current_state.Pre 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
current_state.WaitPre 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
current_state.Error 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |fpga|fpga_core:core_inst|dns_ip_rx:dns0_ip_rx_inst|state_reg
Name state_reg.STATE_IDLE state_reg.STATE_READ_LAST state_reg.STATE_READ_PKT 
state_reg.STATE_IDLE 0 0 0 
state_reg.STATE_READ_PKT 1 0 1 
state_reg.STATE_READ_LAST 1 1 0 

State Machine - |fpga|fpga_core:core_inst|udp_ip_rx:udp1_ip_rx_inst|state_reg
Name state_reg.STATE_READ_PAYLOAD_LAST state_reg.STATE_READ_PAYLOAD state_reg.STATE_READ_HEADER state_reg.STATE_IDLE state_reg.STATE_WAIT_LAST 
state_reg.STATE_IDLE 0 0 0 0 0 
state_reg.STATE_READ_HEADER 0 0 1 1 0 
state_reg.STATE_READ_PAYLOAD 0 1 0 1 0 
state_reg.STATE_READ_PAYLOAD_LAST 1 0 0 1 0 
state_reg.STATE_WAIT_LAST 0 0 0 1 1 

State Machine - |fpga|fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|state_reg
Name state_reg.STATE_READ_PAYLOAD_LAST state_reg.STATE_READ_PAYLOAD state_reg.STATE_READ_HEADER state_reg.STATE_IDLE state_reg.STATE_WAIT_LAST 
state_reg.STATE_IDLE 0 0 0 0 0 
state_reg.STATE_READ_HEADER 0 0 1 1 0 
state_reg.STATE_READ_PAYLOAD 0 1 0 1 0 
state_reg.STATE_READ_PAYLOAD_LAST 1 0 0 1 0 
state_reg.STATE_WAIT_LAST 0 0 0 1 1 

State Machine - |fpga|fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|state_reg
Name state_reg.STATE_READ_PAYLOAD_LAST state_reg.STATE_READ_PAYLOAD state_reg.STATE_READ_HEADER state_reg.STATE_IDLE state_reg.STATE_WAIT_LAST 
state_reg.STATE_IDLE 0 0 0 0 0 
state_reg.STATE_READ_HEADER 0 0 1 1 0 
state_reg.STATE_READ_PAYLOAD 0 1 0 1 0 
state_reg.STATE_READ_PAYLOAD_LAST 1 0 0 1 0 
state_reg.STATE_WAIT_LAST 0 0 0 1 1 

State Machine - |fpga|fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|state_reg
Name state_reg.STATE_READ_PAYLOAD_LAST state_reg.STATE_READ_PAYLOAD state_reg.STATE_READ_HEADER state_reg.STATE_IDLE state_reg.STATE_WAIT_LAST 
state_reg.STATE_IDLE 0 0 0 0 0 
state_reg.STATE_READ_HEADER 0 0 1 1 0 
state_reg.STATE_READ_PAYLOAD 0 1 0 1 0 
state_reg.STATE_READ_PAYLOAD_LAST 1 0 0 1 0 
state_reg.STATE_WAIT_LAST 0 0 0 1 1 

State Machine - |fpga|fpga_core:core_inst|axis_tap:axis_tap1|state_reg
Name state_reg.STATE_WAIT state_reg.STATE_TRUNCATE state_reg.STATE_TRANSFER state_reg.STATE_IDLE 
state_reg.STATE_IDLE 0 0 0 0 
state_reg.STATE_TRANSFER 0 0 1 1 
state_reg.STATE_TRUNCATE 0 1 0 1 
state_reg.STATE_WAIT 1 0 0 1 

State Machine - |fpga|fpga_core:core_inst|axis_tap:axis_tap0|state_reg
Name state_reg.STATE_WAIT state_reg.STATE_TRUNCATE state_reg.STATE_TRANSFER state_reg.STATE_IDLE 
state_reg.STATE_IDLE 0 0 0 0 
state_reg.STATE_TRANSFER 0 0 1 1 
state_reg.STATE_TRUNCATE 0 1 0 1 
state_reg.STATE_WAIT 1 0 0 1 

State Machine - |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg
Name state_reg.STATE_IFG state_reg.STATE_WAIT_END state_reg.STATE_FCS state_reg.STATE_PAD state_reg.STATE_LAST state_reg.STATE_PAYLOAD state_reg.STATE_PREAMBLE state_reg.STATE_IDLE 
state_reg.STATE_IDLE 0 0 0 0 0 0 0 0 
state_reg.STATE_PREAMBLE 0 0 0 0 0 0 1 1 
state_reg.STATE_PAYLOAD 0 0 0 0 0 1 0 1 
state_reg.STATE_LAST 0 0 0 0 1 0 0 1 
state_reg.STATE_PAD 0 0 0 1 0 0 0 1 
state_reg.STATE_FCS 0 0 1 0 0 0 0 1 
state_reg.STATE_WAIT_END 0 1 0 0 0 0 0 1 
state_reg.STATE_IFG 1 0 0 0 0 0 0 1 

State Machine - |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg
Name state_reg.STATE_IDLE state_reg.STATE_WAIT_LAST state_reg.STATE_PAYLOAD 
state_reg.STATE_IDLE 0 0 0 
state_reg.STATE_PAYLOAD 1 0 1 
state_reg.STATE_WAIT_LAST 1 1 0 

State Machine - |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg
Name state_reg.STATE_IFG state_reg.STATE_WAIT_END state_reg.STATE_FCS state_reg.STATE_PAD state_reg.STATE_LAST state_reg.STATE_PAYLOAD state_reg.STATE_PREAMBLE state_reg.STATE_IDLE 
state_reg.STATE_IDLE 0 0 0 0 0 0 0 0 
state_reg.STATE_PREAMBLE 0 0 0 0 0 0 1 1 
state_reg.STATE_PAYLOAD 0 0 0 0 0 1 0 1 
state_reg.STATE_LAST 0 0 0 0 1 0 0 1 
state_reg.STATE_PAD 0 0 0 1 0 0 0 1 
state_reg.STATE_FCS 0 0 1 0 0 0 0 1 
state_reg.STATE_WAIT_END 0 1 0 0 0 0 0 1 
state_reg.STATE_IFG 1 0 0 0 0 0 0 1 

State Machine - |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg
Name state_reg.STATE_IDLE state_reg.STATE_WAIT_LAST state_reg.STATE_PAYLOAD 
state_reg.STATE_IDLE 0 0 0 
state_reg.STATE_PAYLOAD 1 0 1 
state_reg.STATE_WAIT_LAST 1 1 0 
