#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Mar  3 11:19:37 2021
# Process ID: 26372
# Current directory: D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.runs/synth_1/top.vds
# Journal file: D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21352 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 717.520 ; gain = 178.574
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/top.vhd:45]
	Parameter WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'upcounter' declared at 'D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/upcounter.vhd:37' bound to instance 'CLKDIV' of component 'upcounter' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/top.vhd:101]
INFO: [Synth 8-638] synthesizing module 'upcounter' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/upcounter.vhd:44]
	Parameter WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcounter' (1#1) [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/upcounter.vhd:44]
	Parameter CLKDIV bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'ctrl7seg' declared at 'D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/ctrl7seg.vhd:34' bound to instance 'C7S' of component 'ctrl7seg' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/top.vhd:109]
INFO: [Synth 8-638] synthesizing module 'ctrl7seg' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/ctrl7seg.vhd:54]
	Parameter CLKDIV bound to: 0 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'muxNbits8x1' declared at 'D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/muxNbits8x1.vhd:34' bound to instance 'MUX' of component 'muxNbits8x1' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/ctrl7seg.vhd:98]
INFO: [Synth 8-638] synthesizing module 'muxNbits8x1' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/muxNbits8x1.vhd:50]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/muxNbits8x1.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'muxNbits8x1' (2#1) [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/muxNbits8x1.vhd:50]
INFO: [Synth 8-3491] module 'decoder8bit' declared at 'D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/decoder8bit.vhd:37' bound to instance 'DEC' of component 'decoder8bit' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/ctrl7seg.vhd:114]
INFO: [Synth 8-638] synthesizing module 'decoder8bit' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/decoder8bit.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'decoder8bit' (3#1) [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/decoder8bit.vhd:44]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'upcounter' declared at 'D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/upcounter.vhd:37' bound to instance 'CNT' of component 'upcounter' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/ctrl7seg.vhd:121]
INFO: [Synth 8-638] synthesizing module 'upcounter__parameterized1' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/upcounter.vhd:44]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcounter__parameterized1' (3#1) [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/upcounter.vhd:44]
INFO: [Synth 8-3491] module 'hex7seg' declared at 'D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/hex7seg.vhd:34' bound to instance 'H7S' of component 'hex7seg' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/ctrl7seg.vhd:130]
INFO: [Synth 8-638] synthesizing module 'hex7seg' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/hex7seg.vhd:39]
INFO: [Synth 8-226] default block is never used [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/hex7seg.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'hex7seg' (4#1) [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/hex7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ctrl7seg' (5#1) [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/ctrl7seg.vhd:54]
INFO: [Synth 8-3491] module 'bcd_counter' declared at 'D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/bcd_counter.vhd:34' bound to instance 'BCD_UNIT' of component 'bcd_counter' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/top.vhd:129]
INFO: [Synth 8-638] synthesizing module 'bcd_counter' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/bcd_counter.vhd:45]
WARNING: [Synth 8-614] signal 'bcd_ud' is read in the process but is not in the sensitivity list [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/bcd_counter.vhd:89]
WARNING: [Synth 8-614] signal 'bcd_ud' is read in the process but is not in the sensitivity list [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/bcd_counter.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'bcd_counter' (6#1) [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/bcd_counter.vhd:45]
INFO: [Synth 8-3491] module 'bcd_counter' declared at 'D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/bcd_counter.vhd:34' bound to instance 'BCD_UNIT' of component 'bcd_counter' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/top.vhd:129]
INFO: [Synth 8-3491] module 'bcd_counter' declared at 'D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/bcd_counter.vhd:34' bound to instance 'BCD_UNIT' of component 'bcd_counter' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/top.vhd:129]
INFO: [Synth 8-3491] module 'bcd_counter' declared at 'D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/bcd_counter.vhd:34' bound to instance 'BCD_UNIT' of component 'bcd_counter' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/top.vhd:129]
INFO: [Synth 8-3491] module 'bcd_counter' declared at 'D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/bcd_counter.vhd:34' bound to instance 'BCD_UNIT' of component 'bcd_counter' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/top.vhd:129]
INFO: [Synth 8-3491] module 'bcd_counter' declared at 'D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/bcd_counter.vhd:34' bound to instance 'BCD_UNIT' of component 'bcd_counter' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/top.vhd:129]
INFO: [Synth 8-3491] module 'bcd_counter' declared at 'D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/bcd_counter.vhd:34' bound to instance 'BCD_UNIT' of component 'bcd_counter' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/top.vhd:129]
INFO: [Synth 8-3491] module 'bcd_counter' declared at 'D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/bcd_counter.vhd:34' bound to instance 'BCD_UNIT' of component 'bcd_counter' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/top.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'top' (7#1) [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/top.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 780.426 ; gain = 241.480
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 780.426 ; gain = 241.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 780.426 ; gain = 241.480
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc]
Finished Parsing XDC File [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 900.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 900.762 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 900.762 ; gain = 361.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 900.762 ; gain = 361.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 900.762 ; gain = 361.816
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'bcd_ud_buf_reg' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/bcd_counter.vhd:122]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 900.762 ; gain = 361.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 16    
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 64    
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module upcounter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module bcd_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design top has port top_dp driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 900.762 ; gain = 361.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 900.762 ; gain = 361.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 900.762 ; gain = 361.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 900.762 ; gain = 361.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 905.430 ; gain = 366.484
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 905.430 ; gain = 366.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 905.430 ; gain = 366.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 905.430 ; gain = 366.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 905.430 ; gain = 366.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 905.430 ; gain = 366.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     6|
|3     |LUT1   |    10|
|4     |LUT2   |    18|
|5     |LUT3   |    25|
|6     |LUT4   |    47|
|7     |LUT5   |    31|
|8     |LUT6   |    29|
|9     |MUXF7  |     4|
|10    |FDCE   |    65|
|11    |FDPE   |    16|
|12    |LD     |     8|
|13    |LDC    |     8|
|14    |IBUF   |     5|
|15    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+------------------------+--------------------------+------+
|      |Instance                |Module                    |Cells |
+------+------------------------+--------------------------+------+
|1     |top                     |                          |   289|
|2     |  \BCD_GEN[0].BCD_UNIT  |bcd_counter               |    26|
|3     |  \BCD_GEN[1].BCD_UNIT  |bcd_counter_0             |    26|
|4     |  \BCD_GEN[2].BCD_UNIT  |bcd_counter_1             |    26|
|5     |  \BCD_GEN[3].BCD_UNIT  |bcd_counter_2             |    26|
|6     |  \BCD_GEN[4].BCD_UNIT  |bcd_counter_3             |    26|
|7     |  \BCD_GEN[5].BCD_UNIT  |bcd_counter_4             |    26|
|8     |  \BCD_GEN[6].BCD_UNIT  |bcd_counter_5             |    26|
|9     |  \BCD_GEN[7].BCD_UNIT  |bcd_counter_6             |    21|
|10    |  C7S                   |ctrl7seg                  |    34|
|11    |    CNT                 |upcounter__parameterized1 |    34|
|12    |  CLKDIV                |upcounter                 |    30|
+------+------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 905.430 ; gain = 366.484
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 905.430 ; gain = 246.148
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 905.430 ; gain = 366.484
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 918.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LD => LDCE: 8 instances
  LDC => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 918.793 ; gain = 618.273
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 918.793 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar  3 11:20:03 2021...
