/* Generated by Yosys 0.9+2406 (git sha1 ca763e6d5, gcc 12.2.0-14+deb12u1 -fPIC -Os) */

(* top =  1  *)
(* src = "/root/vaman/fpga/lcd/LCD.v:1.1-125.10" *)
module helloworldfpga(LCD_RS, LCD_E, \DATA(4) , \DATA(5) , \DATA(6) , \DATA(7) );
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  (* src = "/root/vaman/fpga/lcd/LCD.v:4.21-6.2|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:979.17-979.32" *)
  (* unused_bits = "0" *)
  wire _06_;
  (* src = "/root/vaman/fpga/lcd/LCD.v:4.21-6.2|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:962.17-962.25" *)
  (* unused_bits = "0" *)
  wire _07_;
  (* src = "/root/vaman/fpga/lcd/LCD.v:4.21-6.2|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:959.17-959.28" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _08_;
  (* src = "/root/vaman/fpga/lcd/LCD.v:4.21-6.2|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:958.17-958.26" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _09_;
  (* src = "/root/vaman/fpga/lcd/LCD.v:4.21-6.2|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:986.17-986.28" *)
  (* unused_bits = "0" *)
  wire _10_;
  (* src = "/root/vaman/fpga/lcd/LCD.v:4.21-6.2|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:987.17-987.29" *)
  (* unused_bits = "0" *)
  wire _11_;
  (* src = "/root/vaman/fpga/lcd/LCD.v:4.21-6.2|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:988.17-988.28" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _12_;
  (* src = "/root/vaman/fpga/lcd/LCD.v:4.21-6.2|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:978.17-978.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [7:0] _13_;
  (* src = "/root/vaman/fpga/lcd/LCD.v:4.21-6.2|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:967.17-967.29" *)
  (* unused_bits = "0" *)
  wire _14_;
  (* src = "/root/vaman/fpga/lcd/LCD.v:4.21-6.2|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:968.17-968.25" *)
  (* unused_bits = "0" *)
  wire _15_;
  (* src = "/root/vaman/fpga/lcd/LCD.v:4.21-6.2|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:969.17-969.29" *)
  (* unused_bits = "0" *)
  wire _16_;
  (* src = "/root/vaman/fpga/lcd/LCD.v:4.21-6.2|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:965.17-965.29" *)
  (* unused_bits = "0" *)
  wire _17_;
  (* src = "/root/vaman/fpga/lcd/LCD.v:4.21-6.2|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:970.17-970.25" *)
  (* unused_bits = "0" *)
  wire _18_;
  (* src = "/root/vaman/fpga/lcd/LCD.v:4.21-6.2|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:971.17-971.29" *)
  (* unused_bits = "0" *)
  wire _19_;
  (* src = "/root/vaman/fpga/lcd/LCD.v:4.21-6.2|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:980.17-980.26" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23" *)
  wire [23:0] _20_;
  (* src = "/root/vaman/fpga/lcd/LCD.v:4.21-6.2|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:964.17-964.23" *)
  (* unused_bits = "0" *)
  wire _21_;
  (* src = "/root/vaman/fpga/lcd/LCD.v:4.21-6.2|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:955.17-955.24" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16" *)
  wire [16:0] _22_;
  (* src = "/root/vaman/fpga/lcd/LCD.v:4.21-6.2|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:950.17-950.29" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _23_;
  (* src = "/root/vaman/fpga/lcd/LCD.v:4.21-6.2|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:951.17-951.24" *)
  (* unused_bits = "0" *)
  wire _24_;
  (* src = "/root/vaman/fpga/lcd/LCD.v:4.21-6.2|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:953.17-953.23" *)
  (* unused_bits = "0" *)
  wire _25_;
  (* src = "/root/vaman/fpga/lcd/LCD.v:4.21-6.2|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:954.17-954.24" *)
  (* unused_bits = "0" *)
  wire _26_;
  (* src = "/root/vaman/fpga/lcd/LCD.v:4.21-6.2|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:952.17-952.23" *)
  (* unused_bits = "0" *)
  wire _27_;
  (* src = "/root/vaman/fpga/lcd/LCD.v:4.21-6.2|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:974.17-974.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _28_;
  (* src = "/root/vaman/fpga/lcd/LCD.v:1.74-1.78" *)
  output \DATA(4) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:1.74-1.78" *)
  output \DATA(5) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:1.74-1.78" *)
  output \DATA(6) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:1.74-1.78" *)
  output \DATA(7) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \DATA_dffe_Q_D(0) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \DATA_dffe_Q_D(1) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \DATA_dffe_Q_D(2) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \DATA_dffe_Q_D(3) ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_1.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_1.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_1.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_1_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I1_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I1_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I1_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I1_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I1_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I1_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I1_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I1_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I1_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I1_LUT3_O.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_1_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_I1.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_I1.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_I1.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_I1.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_I1.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_I1.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_I1.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_I1.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_I1.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I0_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I0_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I0_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I0_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I0_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I0_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I0_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I0_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I0_LUT2_O.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT2_I1.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT2_I1.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT2_I1.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT2_I1.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT2_I1.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT2_I1.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT2_I1.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT2_I1.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT2_I1.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_I0.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_I0.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_I0.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_I0.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_I0.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_I0.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_I0.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_I0.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_I0.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_I0.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_I0_O;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_O.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_1_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I1_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I1_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I1_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I1_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I1_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I1_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I1_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I1_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I1_LUT2_O.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I1_LUT2_O_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I1_LUT2_O_I1_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I1_LUT2_O_I1_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I1_LUT2_O_I1_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I1_LUT2_O_I1_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I1_LUT2_O_I1_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I1_LUT2_O_I1_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I1_LUT2_O_I1_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I1_LUT2_O_I1_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I1_LUT2_O_I1_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I1_LUT2_O_I1_LUT3_O.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT3_I0.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT3_I0.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT3_I0.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT3_I0.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT3_I0.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT3_I0.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT3_I0.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT3_I0.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT3_I0.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT3_I0.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT3_I0_O;
  wire DATA_dffe_Q_D_LUT3_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT2_I0.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT2_I0.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT2_I0.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT2_I0.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT2_I0.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT2_I0.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT2_I0.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT2_I0.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT2_I0.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT2_O.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT2_O.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0_I1_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0_I1_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0_I1_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0_I1_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0_I1_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0_I1_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0_I1_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0_I1_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0_I1_LUT2_O.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0_I1_LUT2_O_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0_I1_LUT2_O_I1_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0_I1_LUT2_O_I1_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0_I1_LUT2_O_I1_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0_I1_LUT2_O_I1_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0_I1_LUT2_O_I1_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0_I1_LUT2_O_I1_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0_I1_LUT2_O_I1_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0_I1_LUT2_O_I1_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0_I1_LUT2_O_I1_LUT2_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I0_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I0_LUT3_O.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I2_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I2_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I2_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I2_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I2_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I2_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I2_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I2_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I2_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I2_LUT3_O.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2_O;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(0) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(1) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(10) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(11) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(12) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(13) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(14) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(15) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(16) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(17) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(18) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(19) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(2) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(20) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(21) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(22) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(23) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(24) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(25) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(26) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(27) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(28) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(29) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(3) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(30) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(31) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(4) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(5) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(6) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(7) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(8) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(9) ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_1.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_1.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_1.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_1.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_1.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_1.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_1.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_1.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_1.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_1.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_10.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_10.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_10.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_10.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_10.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_10.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_10.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_10.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_10.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_10.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1_LUT2_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12_I1_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12_I1_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12_I1_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12_I1_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12_I1_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12_I1_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12_I1_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12_I1_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12_I1_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12_I1_LUT3_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13_I1_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13_I1_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13_I1_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13_I1_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13_I1_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13_I1_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13_I1_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13_I1_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13_I1_LUT2_O.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13_I1_LUT2_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13_I1_LUT2_O_I0_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13_I1_LUT2_O_I0_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13_I1_LUT2_O_I0_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13_I1_LUT2_O_I0_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13_I1_LUT2_O_I0_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13_I1_LUT2_O_I0_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13_I1_LUT2_O_I0_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13_I1_LUT2_O_I0_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13_I1_LUT2_O_I0_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13_I1_LUT2_O_I0_LUT3_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14_I1_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14_I1_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14_I1_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14_I1_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14_I1_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14_I1_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14_I1_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14_I1_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14_I1_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14_I1_LUT3_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15_I1_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15_I1_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15_I1_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15_I1_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15_I1_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15_I1_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15_I1_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15_I1_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15_I1_LUT2_O.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15_I1_LUT2_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15_I1_LUT2_O_I0_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15_I1_LUT2_O_I0_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15_I1_LUT2_O_I0_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15_I1_LUT2_O_I0_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15_I1_LUT2_O_I0_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15_I1_LUT2_O_I0_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15_I1_LUT2_O_I0_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15_I1_LUT2_O_I0_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15_I1_LUT2_O_I0_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15_I1_LUT2_O_I0_LUT3_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16_I1_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16_I1_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16_I1_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16_I1_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16_I1_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16_I1_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16_I1_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16_I1_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16_I1_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16_I1_LUT3_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17_I1_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17_I1_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17_I1_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17_I1_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17_I1_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17_I1_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17_I1_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17_I1_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17_I1_LUT2_O.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17_I1_LUT2_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17_I1_LUT2_O_I0_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17_I1_LUT2_O_I0_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17_I1_LUT2_O_I0_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17_I1_LUT2_O_I0_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17_I1_LUT2_O_I0_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17_I1_LUT2_O_I0_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17_I1_LUT2_O_I0_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17_I1_LUT2_O_I0_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17_I1_LUT2_O_I0_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17_I1_LUT2_O_I0_LUT3_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18_I1_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18_I1_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18_I1_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18_I1_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18_I1_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18_I1_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18_I1_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18_I1_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18_I1_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18_I1_LUT3_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_19.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_19.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_19.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_19.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_19.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_19.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_19.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_19.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_19.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_19.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I1_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I1_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I1_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I1_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I1_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I1_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I1_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I1_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I1_LUT2_O.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I1_LUT2_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I1_LUT2_O_I0_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I1_LUT2_O_I0_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I1_LUT2_O_I0_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I1_LUT2_O_I0_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I1_LUT2_O_I0_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I1_LUT2_O_I0_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I1_LUT2_O_I0_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I1_LUT2_O_I0_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I1_LUT2_O_I0_LUT2_O.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I2_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I2_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I2_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I2_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I2_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I2_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I2_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I2_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I2_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I2_LUT3_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_21.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_21.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_21.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_21.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_21.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_21.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_21.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_21.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_21.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_21.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_22.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_22.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_22.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_22.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_22.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_22.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_22.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_22.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_22.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_22.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23_I2_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23_I2_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23_I2_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23_I2_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23_I2_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23_I2_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23_I2_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23_I2_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23_I2_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23_I2_LUT3_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT2_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1_O;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I2_LUT4_O.BA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I2_LUT4_O.BA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I2_LUT4_O.BAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I2_LUT4_O.BB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I2_LUT4_O.BB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I2_LUT4_O.BSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I2_LUT4_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I2_LUT4_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I2_LUT4_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I2_LUT4_O.I3 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I2_LUT4_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I2_LUT4_O.TA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I2_LUT4_O.TA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I2_LUT4_O.TAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I2_LUT4_O.TB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I2_LUT4_O.TB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I2_LUT4_O.TBS ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I2_LUT4_O.TSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O_I2_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O_I2_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O_I2_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O_I2_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O_I2_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O_I2_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O_I2_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O_I2_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O_I2_LUT2_O.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I2_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I2_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I2_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I2_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I2_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I2_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I2_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I2_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I2_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I2_LUT3_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O_I0_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O_I0_LUT3_O.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O_I2_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O_I2_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O_I2_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O_I2_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O_I2_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O_I2_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O_I2_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O_I2_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O_I2_LUT2_O.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I1_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I1_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I1_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I1_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I1_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I1_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I1_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I1_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I1_LUT2_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I1_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I1_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I1_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I1_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I1_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I1_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I1_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I1_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I1_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I1_LUT3_O.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I1_LUT3_O_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I1_LUT3_O_I2_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I1_LUT3_O_I2_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I1_LUT3_O_I2_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I1_LUT3_O_I2_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I1_LUT3_O_I2_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I1_LUT3_O_I2_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I1_LUT3_O_I2_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I1_LUT3_O_I2_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I1_LUT3_O_I2_LUT2_O.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I2_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I2_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I2_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I2_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I2_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I2_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I2_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I2_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I2_LUT2_O.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2_I1_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2_I1_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2_I1_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2_I1_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2_I1_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2_I1_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2_I1_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2_I1_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2_I1_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2_I1_LUT3_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_3.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_3.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_3.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_3.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_3.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_3.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_3.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_3.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_3.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_3.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_3_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_3_I1_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_3_I1_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_3_I1_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_3_I1_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_3_I1_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_3_I1_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_3_I1_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_3_I1_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_3_I1_LUT2_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_4.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_4.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_4.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_4.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_4.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_4.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_4.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_4.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_4.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_4.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.BA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.BA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.BAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.BB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.BB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.BSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.I3 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.TA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.TA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.TAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.TB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.TB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.TBS ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.TSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6_I1_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6_I1_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6_I1_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6_I1_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6_I1_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6_I1_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6_I1_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6_I1_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6_I1_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6_I1_LUT3_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_7.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_7.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_7.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_7.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_7.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_7.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_7.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_7.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_7.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_7.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8_I1_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8_I1_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8_I1_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8_I1_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8_I1_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8_I1_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8_I1_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8_I1_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8_I1_LUT2_O.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8_I2_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8_I2_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8_I2_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8_I2_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8_I2_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8_I2_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8_I2_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8_I2_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8_I2_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8_I2_LUT3_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_9.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_9.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_9.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_9.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_9.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_9.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_9.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_9.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_9.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_9.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.BA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.BA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.BAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.BB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.BB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.BSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.I3 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.TA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.TA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.TAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.TB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.TB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.TBS ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.TSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O_I2_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O_I2_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O_I2_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O_I2_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O_I2_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O_I2_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O_I2_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O_I2_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O_I2_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O_I2_LUT3_O.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT3_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O.BA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O.BA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O.BAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O.BB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O.BB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O.BSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O.I3 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O.TA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O.TA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O.TAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O.TB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O.TB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O.TBS ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O.TSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_1.BA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_1.BA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_1.BAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_1.BB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_1.BB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_1.BSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_1.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_1.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_1.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_1.I3 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_1.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_1.TA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_1.TA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_1.TAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_1.TB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_1.TB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_1.TBS ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_1.TSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2.BA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2.BA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2.BAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2.BB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2.BB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2.BSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2.I3 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2.TA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2.TA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2.TAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2.TB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2.TB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2.TBS ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2.TSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT3_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.BA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.BA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.BAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.BB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.BB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.BSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.I3 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.TA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.TA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.TAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.TB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.TB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.TBS ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.TSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2_I1_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2_I1_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2_I1_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2_I1_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2_I1_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2_I1_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2_I1_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2_I1_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2_I1_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2_I1_LUT3_O.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2_O;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O.BA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O.BA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O.BAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O.BB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O.BB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O.BSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O.I3 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O.TA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O.TA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O.TAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O.TB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O.TB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O.TBS ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O.TSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O_I1_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O_I1_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O_I1_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O_I1_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O_I1_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O_I1_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O_I1_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O_I1_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O_I1_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O_I1_LUT3_O.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O_I2_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O_I2_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O_I2_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O_I2_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O_I2_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O_I2_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O_I2_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O_I2_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O_I2_LUT2_O.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I2_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I2_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I2_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I2_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I2_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I2_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I2_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I1;
  wire DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL ;
  wire DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1;
  wire DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \DATA_dffe_Q_D_mux4x0_Q.A ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \DATA_dffe_Q_D_mux4x0_Q.B ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \DATA_dffe_Q_D_mux4x0_Q.C ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \DATA_dffe_Q_D_mux4x0_Q.D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \DATA_dffe_Q_D_mux4x0_Q.Q ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \DATA_dffe_Q_D_mux4x0_Q.S0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \DATA_dffe_Q_D_mux4x0_Q.S1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_1.A ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_1.B ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_1.C ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_1.D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_1.Q ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_1.S0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_1.S1 ;
  wire DATA_dffe_Q_D_mux4x0_Q_1_D;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_1_D_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_1_D_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_1_D_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_1_D_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_1_D_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_1_D_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_1_D_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_1_D_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_1_D_LUT2_O.XSL ;
  wire DATA_dffe_Q_D_mux4x0_Q_1_D_LUT2_O_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_1_D_LUT2_O_I1_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_1_D_LUT2_O_I1_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_1_D_LUT2_O_I1_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_1_D_LUT2_O_I1_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_1_D_LUT2_O_I1_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_1_D_LUT2_O_I1_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_1_D_LUT2_O_I1_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_1_D_LUT2_O_I1_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_1_D_LUT2_O_I1_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_1_D_LUT2_O_I1_LUT3_O.XSL ;
  wire DATA_dffe_Q_D_mux4x0_Q_A;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O.XSL ;
  wire DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I0;
  wire DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O.XSL ;
  wire DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.XSL ;
  wire DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O_I2_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O_I2_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O_I2_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O_I2_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O_I2_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O_I2_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O_I2_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O_I2_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O_I2_LUT2_O.XSL ;
  wire DATA_dffe_Q_D_mux4x0_Q_B;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O.XSL ;
  wire DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I0_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I0_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I0_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I0_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I0_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I0_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I0_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I0_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I0_LUT2_O.XSL ;
  wire DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I1_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I1_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I1_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I1_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I1_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I1_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I1_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I1_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I1_LUT2_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I1_LUT3_I0.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I1_LUT3_I0.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I1_LUT3_I0.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I1_LUT3_I0.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I1_LUT3_I0.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I1_LUT3_I0.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I1_LUT3_I0.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I1_LUT3_I0.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I1_LUT3_I0.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I1_LUT3_I0.XSL ;
  wire DATA_dffe_Q_D_mux4x0_Q_C;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1.XSL ;
  wire DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1_I0_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1_I0_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1_I0_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1_I0_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1_I0_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1_I0_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1_I0_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1_I0_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1_I0_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1_I0_LUT3_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O.XSL ;
  wire DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O.XSL ;
  wire DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O_I0_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O_I0_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O_I0_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O_I0_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O_I0_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O_I0_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O_I0_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O_I0_LUT2_O.XSL ;
  wire DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O_I1_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O_I1_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O_I1_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O_I1_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O_I1_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL ;
  wire DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O.XSL ;
  wire DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O_I1_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O_I1_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O_I1_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O_I1_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O_I1_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O_I1_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL ;
  wire DATA_dffe_Q_D_mux4x0_Q_D;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O.XSL ;
  wire DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O.XSL ;
  wire DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I0;
  wire DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I1_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I1_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I1_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I1_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I1_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I1_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I1_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I1_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I1_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I1_LUT3_O.XSL ;
  wire DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O.XSL ;
  wire DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I2;
  wire DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I1;
  wire DATA_dffe_Q_D_mux4x0_Q_S0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_S0_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_S0_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_S0_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_S0_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XSL ;
  wire DATA_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I2_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I2_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I2_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I2_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I2_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I2_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I2_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I2_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \DATA_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I2_LUT2_O.XSL ;
  wire DATA_dffe_Q_EN;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \DATA_dffe_Q_EN_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \DATA_dffe_Q_EN_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \DATA_dffe_Q_EN_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \DATA_dffe_Q_EN_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \DATA_dffe_Q_EN_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \DATA_dffe_Q_EN_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \DATA_dffe_Q_EN_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \DATA_dffe_Q_EN_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \DATA_dffe_Q_EN_LUT2_O.XSL ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:9.11-9.16" *)
  wire \Datas[0](0) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:1.52-1.57" *)
  output LCD_E;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire LCD_E_dffe_Q_D;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0.XSL ;
  wire LCD_E_dffe_Q_D_LUT2_I0_O;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1.XSL ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(0) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(1) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(10) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(11) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(12) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(13) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(14) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(15) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(16) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(17) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(18) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(19) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(2) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(20) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(21) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(22) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(23) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(24) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(25) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(3) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(4) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(5) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(6) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(7) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(8) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(9) ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10.XSL ;
  wire LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10_I2_mux4x0_Q.A ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10_I2_mux4x0_Q.B ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10_I2_mux4x0_Q.C ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10_I2_mux4x0_Q.D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10_I2_mux4x0_Q.Q ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10_I2_mux4x0_Q.S0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10_I2_mux4x0_Q.S1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11.XSL ;
  wire LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11_I2_mux4x0_Q.A ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11_I2_mux4x0_Q.B ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11_I2_mux4x0_Q.C ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11_I2_mux4x0_Q.D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11_I2_mux4x0_Q.Q ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11_I2_mux4x0_Q.S0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11_I2_mux4x0_Q.S1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12.XSL ;
  wire LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12_I2_mux4x0_Q.A ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12_I2_mux4x0_Q.B ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12_I2_mux4x0_Q.C ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12_I2_mux4x0_Q.D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12_I2_mux4x0_Q.Q ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12_I2_mux4x0_Q.S0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12_I2_mux4x0_Q.S1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_13.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_13.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_13.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_13.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_13.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_13.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_13.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_13.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_13.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_13.XSL ;
  wire LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_13_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_13_I2_mux4x0_Q.A ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_13_I2_mux4x0_Q.B ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_13_I2_mux4x0_Q.C ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_13_I2_mux4x0_Q.D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_13_I2_mux4x0_Q.Q ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_13_I2_mux4x0_Q.S0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_13_I2_mux4x0_Q.S1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14.XSL ;
  wire LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14_I2_mux4x0_Q.A ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14_I2_mux4x0_Q.B ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14_I2_mux4x0_Q.C ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14_I2_mux4x0_Q.D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14_I2_mux4x0_Q.Q ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14_I2_mux4x0_Q.S0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14_I2_mux4x0_Q.S1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_15.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_15.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_15.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_15.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_15.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_15.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_15.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_15.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_15.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_15.XSL ;
  wire LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_15_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_15_I2_mux4x0_Q.A ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_15_I2_mux4x0_Q.B ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_15_I2_mux4x0_Q.C ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_15_I2_mux4x0_Q.D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_15_I2_mux4x0_Q.Q ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_15_I2_mux4x0_Q.S0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_15_I2_mux4x0_Q.S1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16.XSL ;
  wire LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16_I2_mux4x0_Q.A ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16_I2_mux4x0_Q.B ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16_I2_mux4x0_Q.C ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16_I2_mux4x0_Q.D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16_I2_mux4x0_Q.Q ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16_I2_mux4x0_Q.S0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16_I2_mux4x0_Q.S1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17.XSL ;
  wire LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17_I2_mux4x0_Q.A ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17_I2_mux4x0_Q.B ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17_I2_mux4x0_Q.C ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17_I2_mux4x0_Q.D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17_I2_mux4x0_Q.Q ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17_I2_mux4x0_Q.S0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17_I2_mux4x0_Q.S1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18.XSL ;
  wire LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18_I2_mux4x0_Q.A ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18_I2_mux4x0_Q.B ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18_I2_mux4x0_Q.C ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18_I2_mux4x0_Q.D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18_I2_mux4x0_Q.Q ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18_I2_mux4x0_Q.S0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18_I2_mux4x0_Q.S1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19.XSL ;
  wire LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19_I2_mux4x0_Q.A ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19_I2_mux4x0_Q.B ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19_I2_mux4x0_Q.C ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19_I2_mux4x0_Q.D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19_I2_mux4x0_Q.Q ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19_I2_mux4x0_Q.S0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19_I2_mux4x0_Q.S1 ;
  wire LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1_I2_mux4x0_Q.A ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1_I2_mux4x0_Q.B ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1_I2_mux4x0_Q.C ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1_I2_mux4x0_Q.D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1_I2_mux4x0_Q.Q ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1_I2_mux4x0_Q.S0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1_I2_mux4x0_Q.S1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20.XSL ;
  wire LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20_I2_mux4x0_Q.A ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20_I2_mux4x0_Q.B ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20_I2_mux4x0_Q.C ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20_I2_mux4x0_Q.D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20_I2_mux4x0_Q.Q ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20_I2_mux4x0_Q.S0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20_I2_mux4x0_Q.S1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21.XSL ;
  wire LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21_I2_mux4x0_Q.A ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21_I2_mux4x0_Q.B ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21_I2_mux4x0_Q.C ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21_I2_mux4x0_Q.D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21_I2_mux4x0_Q.Q ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21_I2_mux4x0_Q.S0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21_I2_mux4x0_Q.S1 ;
  wire LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2_I2_mux4x0_Q.A ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2_I2_mux4x0_Q.B ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2_I2_mux4x0_Q.C ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2_I2_mux4x0_Q.D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2_I2_mux4x0_Q.Q ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2_I2_mux4x0_Q.S0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2_I2_mux4x0_Q.S1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3.XSL ;
  wire LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3_I2_mux4x0_Q.A ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3_I2_mux4x0_Q.B ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3_I2_mux4x0_Q.C ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3_I2_mux4x0_Q.D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3_I2_mux4x0_Q.Q ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3_I2_mux4x0_Q.S0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3_I2_mux4x0_Q.S1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4.XSL ;
  wire LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4_I2_mux4x0_Q.A ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4_I2_mux4x0_Q.B ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4_I2_mux4x0_Q.C ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4_I2_mux4x0_Q.D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4_I2_mux4x0_Q.Q ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4_I2_mux4x0_Q.S0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4_I2_mux4x0_Q.S1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5.XSL ;
  wire LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5_I2_mux4x0_Q.A ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5_I2_mux4x0_Q.B ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5_I2_mux4x0_Q.C ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5_I2_mux4x0_Q.D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5_I2_mux4x0_Q.Q ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5_I2_mux4x0_Q.S0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5_I2_mux4x0_Q.S1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_6.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_6.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_6.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_6.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_6.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_6.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_6.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_6.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_6.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_6.XSL ;
  wire LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_6_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_6_I2_mux4x0_Q.A ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_6_I2_mux4x0_Q.B ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_6_I2_mux4x0_Q.C ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_6_I2_mux4x0_Q.D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_6_I2_mux4x0_Q.Q ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_6_I2_mux4x0_Q.S0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_6_I2_mux4x0_Q.S1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7.XSL ;
  wire LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7_I2_mux4x0_Q.A ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7_I2_mux4x0_Q.B ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7_I2_mux4x0_Q.C ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7_I2_mux4x0_Q.D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7_I2_mux4x0_Q.Q ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7_I2_mux4x0_Q.S0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7_I2_mux4x0_Q.S1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8.XSL ;
  wire LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8_I2_mux4x0_Q.A ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8_I2_mux4x0_Q.B ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8_I2_mux4x0_Q.C ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8_I2_mux4x0_Q.D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8_I2_mux4x0_Q.Q ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8_I2_mux4x0_Q.S0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8_I2_mux4x0_Q.S1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9.XSL ;
  wire LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9_I2_mux4x0_Q.A ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9_I2_mux4x0_Q.B ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9_I2_mux4x0_Q.C ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9_I2_mux4x0_Q.D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9_I2_mux4x0_Q.Q ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9_I2_mux4x0_Q.S0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9_I2_mux4x0_Q.S1 ;
  wire LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_I2_mux4x0_Q.A ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_I2_mux4x0_Q.B ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_I2_mux4x0_Q.C ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_I2_mux4x0_Q.D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_I2_mux4x0_Q.Q ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_I2_mux4x0_Q.S0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_I2_mux4x0_Q.S1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_mux4x0_B.A ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_mux4x0_B.B ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_mux4x0_B.C ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_mux4x0_B.D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_mux4x0_B.Q ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_mux4x0_B.S0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_mux4x0_B.S1 ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:107.15-107.22|/root/symbiflow/bin/../share/yosys/techmap.v:300.23-300.24" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_mux4x0_B_D(0) ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_mux4x0_B_D_LUT1_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I0_O_mux4x0_B_D_LUT1_O.O ;
  wire LCD_E_dffe_Q_D_LUT2_I0_O_mux4x0_B_Q;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_1.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_1.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_1.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_1.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_1.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_1.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_1.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_1.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_1.XSL ;
  wire LCD_E_dffe_Q_D_LUT2_I1_1_O;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_1_O_LUT3_I1.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_1_O_LUT3_I1.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_1_O_LUT3_I1.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_1_O_LUT3_I1.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_1_O_LUT3_I1.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_1_O_LUT3_I1.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_1_O_LUT3_I1.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_1_O_LUT3_I1.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_1_O_LUT3_I1.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_1_O_LUT3_I1.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_1_O_mux4x0_B.A ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_1_O_mux4x0_B.B ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_1_O_mux4x0_B.C ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_1_O_mux4x0_B.D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_1_O_mux4x0_B.Q ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_1_O_mux4x0_B.S0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_1_O_mux4x0_B.S1 ;
  wire LCD_E_dffe_Q_D_LUT2_I1_1_O_mux4x0_B_Q;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_2.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_2.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_2.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_2.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_2.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_2.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_2.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_2.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_2.XSL ;
  wire LCD_E_dffe_Q_D_LUT2_I1_2_O;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_2_O_LUT3_I1.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_2_O_LUT3_I1.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_2_O_LUT3_I1.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_2_O_LUT3_I1.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_2_O_LUT3_I1.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_2_O_LUT3_I1.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_2_O_LUT3_I1.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_2_O_LUT3_I1.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_2_O_LUT3_I1.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_2_O_LUT3_I1.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_2_O_mux4x0_B.A ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_2_O_mux4x0_B.B ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_2_O_mux4x0_B.C ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_2_O_mux4x0_B.D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_2_O_mux4x0_B.Q ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_2_O_mux4x0_B.S0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_2_O_mux4x0_B.S1 ;
  wire LCD_E_dffe_Q_D_LUT2_I1_2_O_mux4x0_B_Q;
  wire LCD_E_dffe_Q_D_LUT2_I1_O;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_O_LUT3_I1.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_O_LUT3_I1.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_O_LUT3_I1.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_O_LUT3_I1.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_O_LUT3_I1.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_O_LUT3_I1.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_O_LUT3_I1.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_O_LUT3_I1.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_O_LUT3_I1.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_O_LUT3_I1.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_O_mux4x0_B.A ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_O_mux4x0_B.B ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_O_mux4x0_B.C ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_O_mux4x0_B.D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_O_mux4x0_B.Q ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_O_mux4x0_B.S0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \LCD_E_dffe_Q_D_LUT2_I1_O_mux4x0_B.S1 ;
  wire LCD_E_dffe_Q_D_LUT2_I1_O_mux4x0_B_Q;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O.XSL ;
  wire LCD_E_dffe_Q_D_LUT2_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O.XSL ;
  wire LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I0_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I0_LUT3_O.XSL ;
  wire LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I1_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I1_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I1_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I1_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I1_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I1_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I1_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I1_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I1_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I1_LUT3_O.XSL ;
  wire LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O.XSL ;
  wire LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0.XSL ;
  wire LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_I1_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_I1_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_I1_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_I1_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_I1_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_I1_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_I1_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_I1_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_I1_LUT2_O.XSL ;
  wire LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1.XSL ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:107.15-107.22|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O(1) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:107.15-107.22|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O(10) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:107.15-107.22|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O(11) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:107.15-107.22|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O(12) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:107.15-107.22|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O(13) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:107.15-107.22|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O(14) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:107.15-107.22|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O(15) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:107.15-107.22|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O(16) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:107.15-107.22|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O(17) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:107.15-107.22|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O(18) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:107.15-107.22|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O(19) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:107.15-107.22|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O(2) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:107.15-107.22|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O(20) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:107.15-107.22|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O(21) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:107.15-107.22|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O(22) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:107.15-107.22|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O(23) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:107.15-107.22|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O(24) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:107.15-107.22|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O(25) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:107.15-107.22|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O(3) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:107.15-107.22|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O(4) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:107.15-107.22|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O(5) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:107.15-107.22|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O(6) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:107.15-107.22|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O(7) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:107.15-107.22|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O(8) ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:107.15-107.22|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O(9) ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_10.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_10.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_10.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_10.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_10.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_10.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_10.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_10.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_10.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_11.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_11.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_11.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_11.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_11.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_11.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_11.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_11.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_11.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_12.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_12.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_12.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_12.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_12.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_12.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_12.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_12.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_12.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_13.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_13.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_13.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_13.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_13.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_13.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_13.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_13.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_13.XSL ;
  wire LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_13_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_13_I1_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_13_I1_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_13_I1_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_13_I1_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_13_I1_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_13_I1_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_13_I1_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_13_I1_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_13_I1_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_13_I1_LUT3_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_14.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_14.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_14.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_14.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_14.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_14.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_14.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_14.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_14.XSL ;
  wire LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1_I0_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1_I0_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1_I0_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1_I0_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1_I0_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1_I0_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1_I0_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1_I0_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1_I0_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1_I0_LUT3_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_2.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_2.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_2.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_2.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_2.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_2.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_2.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_2.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_2.XSL ;
  wire LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_2_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_3.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_3.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_3.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_3.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_3.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_3.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_3.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_3.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_3.XSL ;
  wire LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_3_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_3_I1_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_3_I1_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_3_I1_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_3_I1_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_3_I1_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_3_I1_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_3_I1_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_3_I1_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_3_I1_LUT2_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_4.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_4.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_4.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_4.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_4.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_4.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_4.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_4.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_4.XSL ;
  wire LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_4_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_4_I1_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_4_I1_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_4_I1_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_4_I1_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_4_I1_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_4_I1_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_4_I1_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_4_I1_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_4_I1_LUT2_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5.XSL ;
  wire LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_I3.BA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_I3.BA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_I3.BAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_I3.BB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_I3.BB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_I3.BSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_I3.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_I3.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_I3.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_I3.I3 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_I3.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_I3.TA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_I3.TA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_I3.TAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_I3.TB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_I3.TB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_I3.TBS ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_I3.TSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_O.BA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_O.BA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_O.BAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_O.BB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_O.BB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_O.BSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_O.I3 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_O.TA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_O.TA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_O.TAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_O.TB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_O.TB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_O.TBS ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_O.TSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_6.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_6.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_6.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_6.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_6.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_6.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_6.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_6.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_6.XSL ;
  wire LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_6_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_6_I0_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_6_I0_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_6_I0_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_6_I0_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_6_I0_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_6_I0_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_6_I0_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_6_I0_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_6_I0_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_6_I0_LUT3_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_7.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_7.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_7.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_7.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_7.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_7.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_7.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_7.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_7.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_8.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_8.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_8.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_8.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_8.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_8.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_8.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_8.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_8.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_9.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_9.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_9.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_9.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_9.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_9.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_9.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_9.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_9.XSL ;
  wire LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_I1_LUT4_O.BA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_I1_LUT4_O.BA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_I1_LUT4_O.BAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_I1_LUT4_O.BB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_I1_LUT4_O.BB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_I1_LUT4_O.BSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_I1_LUT4_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_I1_LUT4_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_I1_LUT4_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_I1_LUT4_O.I3 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_I1_LUT4_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_I1_LUT4_O.TA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_I1_LUT4_O.TA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_I1_LUT4_O.TAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_I1_LUT4_O.TB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_I1_LUT4_O.TB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_I1_LUT4_O.TBS ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_I1_LUT4_O.TSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_1.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_1.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_1.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_1.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_1.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_1.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_1.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_1.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_1.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_1.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_2.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_2.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_2.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_2.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_2.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_2.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_2.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_2.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_2.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_2.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_3.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_3.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_3.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_3.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_3.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_3.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_3.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_3.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_3.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_3.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_4.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_4.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_4.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_4.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_4.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_4.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_4.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_4.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_4.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_4.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_5.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_5.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_5.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_5.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_5.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_5.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_5.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_5.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_5.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_5.XSL ;
  wire LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_5_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_5_I2_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_5_I2_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_5_I2_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_5_I2_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_5_I2_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_5_I2_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_5_I2_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_5_I2_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_5_I2_LUT2_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_6.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_6.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_6.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_6.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_6.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_6.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_6.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_6.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_6.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_6.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT4_O.BA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT4_O.BA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT4_O.BAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT4_O.BB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT4_O.BB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT4_O.BSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT4_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT4_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT4_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT4_O.I3 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT4_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT4_O.TA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT4_O.TA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT4_O.TAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT4_O.TB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT4_O.TB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT4_O.TBS ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT4_O.TSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2.BA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2.BA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2.BAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2.BB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2.BB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2.BSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2.I3 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TBS ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TSL ;
  wire LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O.BA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O.BA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O.BAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O.BB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O.BB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O.BSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O.I3 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O.TA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O.TA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O.TAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O.TB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O.TB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O.TBS ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O.TSL ;
  wire LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O_I3;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O_I3_LUT4_O.BA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O_I3_LUT4_O.BA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O_I3_LUT4_O.BAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O_I3_LUT4_O.BB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O_I3_LUT4_O.BB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O_I3_LUT4_O.BSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O_I3_LUT4_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O_I3_LUT4_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O_I3_LUT4_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O_I3_LUT4_O.I3 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O_I3_LUT4_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O_I3_LUT4_O.TA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O_I3_LUT4_O.TA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O_I3_LUT4_O.TAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O_I3_LUT4_O.TB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O_I3_LUT4_O.TB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O_I3_LUT4_O.TBS ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O_I3_LUT4_O.TSL ;
  wire LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT2_I1.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT2_I1.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT2_I1.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT2_I1.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT2_I1.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT2_I1.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT2_I1.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT2_I1.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT2_I1.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT2_I1_1.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT2_I1_1.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT2_I1_1.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT2_I1_1.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT2_I1_1.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT2_I1_1.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT2_I1_1.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT2_I1_1.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT2_I1_1.XSL ;
  wire LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT2_I1_O;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT4_I3.BA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT4_I3.BA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT4_I3.BAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT4_I3.BB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT4_I3.BB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT4_I3.BSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT4_I3.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT4_I3.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT4_I3.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT4_I3.I3 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT4_I3.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT4_I3.TA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT4_I3.TA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT4_I3.TAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT4_I3.TB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT4_I3.TB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT4_I3.TBS ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT4_I3.TSL ;
  wire LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT4_I3_O;
  wire LCD_E_dffe_Q_D_LUT2_O_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.XSL ;
  wire LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT3_O.XSL ;
  wire LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL ;
  wire LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I1_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I1_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I1_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I1_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I1_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I1_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I1_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I1_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I1_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I1_LUT3_O.XSL ;
  wire LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XSL ;
  wire LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL ;
  wire LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL ;
  wire LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.XSL ;
  (* src = "/root/vaman/fpga/lcd/LCD.v:1.34-1.40" *)
  output LCD_RS;
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4" *)
  wire LCD_RS_dffe_Q_D;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O.XSL ;
  wire LCD_RS_dffe_Q_D_LUT3_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT2_I1.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT2_I1.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT2_I1.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT2_I1.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT2_I1.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT2_I1.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT2_I1.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT2_I1.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT2_I1.XSL ;
  wire LCD_RS_dffe_Q_D_LUT3_O_I0_LUT2_I1_O;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_I0.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_I0.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_I0.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_I0.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_I0.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_I0.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_I0.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_I0.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_I0.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_I0.XSL ;
  wire LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_I0_O;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O.XSL ;
  wire LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL ;
  wire LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.XSL ;
  wire LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1_O;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I2.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I2.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I2.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I2.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I2.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I2.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I2.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I2.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I2.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I2.XSL ;
  wire LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I2_O;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.XSL ;
  wire LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.XSL ;
  wire LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.XSL ;
  wire LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.XSL ;
  wire LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.XSL ;
  wire LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.XSL ;
  wire LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.XSL ;
  wire LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL ;
  wire LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I0.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I0.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I0.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I0.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I0.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I0.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I0.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I0.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I0.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I0.XSL ;
  wire LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I0_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I0_I2_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I0_I2_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I0_I2_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I0_I2_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I0_I2_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I0_I2_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I0_I2_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I0_I2_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I0_I2_LUT2_O.XSL ;
  wire LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I0_O;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I1.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I1.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I1.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I1.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I1.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I1.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I1.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I1.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I1.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I1.XSL ;
  wire LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.XSL ;
  wire LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_O.XSL ;
  wire LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL ;
  wire LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT3_O.XSL ;
  wire LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL ;
  wire LCD_RS_dffe_Q_D_LUT3_O_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O.XSL ;
  wire LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL ;
  wire LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O.XSL ;
  wire LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT3_I2.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT3_I2.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT3_I2.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT3_I2.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT3_I2.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT3_I2.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT3_I2.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT3_I2.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT3_I2.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT3_I2.XSL ;
  wire LCD_RS_dffe_Q_D_LUT3_O_I2_LUT3_I2_O;
  (* src = "/root/vaman/fpga/lcd/LCD.v:3.6-3.9" *)
  wire clk;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:8.12-8.17" *)
  wire \count(0) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:8.12-8.17" *)
  wire \count(1) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:8.12-8.17" *)
  wire \count(10) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:8.12-8.17" *)
  wire \count(11) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:8.12-8.17" *)
  wire \count(12) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:8.12-8.17" *)
  wire \count(13) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:8.12-8.17" *)
  wire \count(14) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:8.12-8.17" *)
  wire \count(15) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:8.12-8.17" *)
  wire \count(16) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:8.12-8.17" *)
  wire \count(17) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:8.12-8.17" *)
  wire \count(18) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:8.12-8.17" *)
  wire \count(19) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:8.12-8.17" *)
  wire \count(2) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:8.12-8.17" *)
  wire \count(20) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:8.12-8.17" *)
  wire \count(21) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:8.12-8.17" *)
  wire \count(22) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:8.12-8.17" *)
  wire \count(23) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:8.12-8.17" *)
  wire \count(24) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:8.12-8.17" *)
  wire \count(25) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:8.12-8.17" *)
  wire \count(3) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:8.12-8.17" *)
  wire \count(4) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:8.12-8.17" *)
  wire \count(5) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:8.12-8.17" *)
  wire \count(6) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:8.12-8.17" *)
  wire \count(7) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:8.12-8.17" *)
  wire \count(8) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:8.12-8.17" *)
  wire \count(9) ;
  (* init = 1'h1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:7.9-7.10" *)
  wire \i(0) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:7.9-7.10" *)
  wire \i(1) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:7.9-7.10" *)
  wire \i(10) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:7.9-7.10" *)
  wire \i(11) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:7.9-7.10" *)
  wire \i(12) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:7.9-7.10" *)
  wire \i(13) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:7.9-7.10" *)
  wire \i(14) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:7.9-7.10" *)
  wire \i(15) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:7.9-7.10" *)
  wire \i(16) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:7.9-7.10" *)
  wire \i(17) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:7.9-7.10" *)
  wire \i(18) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:7.9-7.10" *)
  wire \i(19) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:7.9-7.10" *)
  wire \i(2) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:7.9-7.10" *)
  wire \i(20) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:7.9-7.10" *)
  wire \i(21) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:7.9-7.10" *)
  wire \i(22) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:7.9-7.10" *)
  wire \i(23) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:7.9-7.10" *)
  wire \i(24) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:7.9-7.10" *)
  wire \i(25) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:7.9-7.10" *)
  wire \i(26) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:7.9-7.10" *)
  wire \i(27) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:7.9-7.10" *)
  wire \i(28) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:7.9-7.10" *)
  wire \i(29) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:7.9-7.10" *)
  wire \i(3) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:7.9-7.10" *)
  wire \i(30) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:7.9-7.10" *)
  wire \i(31) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:7.9-7.10" *)
  wire \i(4) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:7.9-7.10" *)
  wire \i(5) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:7.9-7.10" *)
  wire \i(6) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:7.9-7.10" *)
  wire \i(7) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:7.9-7.10" *)
  wire \i(8) ;
  (* init = 1'h0 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:7.9-7.10" *)
  wire \i(9) ;
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _29_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_00_),
    .O_EN(1'h1),
    .\O_PAD_$out (\DATA(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _30_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_01_),
    .O_EN(1'h1),
    .\O_PAD_$out (\DATA(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _31_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_02_),
    .O_EN(1'h1),
    .\O_PAD_$out (\DATA(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _32_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_03_),
    .O_EN(1'h1),
    .\O_PAD_$out (\DATA(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _33_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_04_),
    .O_EN(1'h1),
    .\O_PAD_$out (LCD_E)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _34_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_05_),
    .O_EN(1'h1),
    .\O_PAD_$out (LCD_RS)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) DATA_dffe_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\DATA_dffe_Q_D(3) ),
    .QEN(DATA_dffe_Q_EN),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(_03_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) DATA_dffe_Q_1 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\DATA_dffe_Q_D(2) ),
    .QEN(DATA_dffe_Q_EN),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(_02_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) DATA_dffe_Q_2 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\DATA_dffe_Q_D(1) ),
    .QEN(DATA_dffe_Q_EN),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(_01_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) DATA_dffe_Q_3 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\DATA_dffe_Q_D(0) ),
    .QEN(DATA_dffe_Q_EN),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(_00_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\DATA_dffe_Q_D_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_LUT3_O.XSL ),
    .XZ(\DATA_dffe_Q_D(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \DATA_dffe_Q_D_LUT3_O_1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\DATA_dffe_Q_D_LUT3_O_1.XA2 ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_1.XAB ),
    .XB1(\DATA_dffe_Q_D_LUT3_O_1.XA2 ),
    .XB2(\DATA_dffe_Q_D_LUT3_O_1.XA2 ),
    .XSL(\DATA_dffe_Q_D_LUT3_O_1.XSL ),
    .XZ(\DATA_dffe_Q_D(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_1.XA2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\i(0) ),
    .XB1(\DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O.XA1 ),
    .XB2(\DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O.XA1 ),
    .XSL(\DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I1_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\i(2) ),
    .XSL(\DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I1_LUT3_O.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_I1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O_1.XSL ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_I1.XSL ),
    .XZ(\DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_1.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\i(4) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\i(5) ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT2_I1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I1_LUT3_O.XSL ),
    .XZ(\DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_I0.t_frag  (
    .TBS(1'h1),
    .XA1(\DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O.XAB ),
    .XA2(\DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O.XAB ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I1_LUT3_O.XAB ),
    .XB1(\DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O.XAB ),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_I0.XSL ),
    .XZ(DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\i(3) ),
    .XAB(\i(2) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_O.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_1.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I1_LUT3_O.XAB ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I1_LUT2_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\i(3) ),
    .XAB(\i(2) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I1_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 ),
    .XAB(\i(3) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\i(2) ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT3_I0.t_frag  (
    .TBS(1'h1),
    .XA1(\DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O.XAB ),
    .XA2(\DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O.XAB ),
    .XAB(\i(1) ),
    .XB1(\DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O.XAB ),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I1_LUT2_O.XAB ),
    .XZ(DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT3_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\DATA_dffe_Q_D_LUT3_O_I0_LUT3_O.XA1 ),
    .XA2(\DATA_dffe_Q_D_LUT3_O_I0_LUT3_O.XA1 ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I1_LUT3_O.XSL ),
    .XB1(1'h0),
    .XB2(\DATA_dffe_Q_D_LUT3_O_I0_LUT3_O.XA1 ),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I0_LUT3_O.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I0_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT2_I0.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\i(2) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\i(0) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\i(1) ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XAB ),
    .XB1(\DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL ),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I0_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\i(2) ),
    .XA2(1'h0),
    .XAB(\i(1) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\i(3) ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\i(2) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\i(3) ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\i(5) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\i(4) ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I1_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0.t_frag  (
    .TBS(1'h1),
    .XA1(\DATA_dffe_Q_D_LUT3_O.XSL ),
    .XA2(\DATA_dffe_Q_D_LUT3_O.XSL ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I1_LUT3_O.XSL ),
    .XB1(\DATA_dffe_Q_D_LUT3_O.XSL ),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0.XSL ),
    .XZ(\DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0_I1_LUT2_O_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\i(0) ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\i(1) ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(\DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XAB ),
    .XSL(\DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_I0.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\i(0) ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\i(1) ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.t_frag  (
    .TBS(1'h1),
    .XA1(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.XA1 ),
    .XA2(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.XA1 ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XAB ),
    .XB1(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.XA1 ),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.XSL ),
    .XZ(DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0.t_frag  (
    .TBS(1'h1),
    .XA1(DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O),
    .XA2(DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0.XAB ),
    .XB1(1'h0),
    .XB2(DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\i(1) ),
    .XB1(1'h0),
    .XB2(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XA1 ),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O.XB2 ),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\count(13) ),
    .XB1(1'h0),
    .XB2(\count(15) ),
    .XSL(\count(14) ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O.XB2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I2_LUT3_O.XA2 ),
    .XAB(\count(8) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\count(9) ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\count(6) ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\count(11) ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I2_LUT3_O.XA2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag  (
    .TBS(1'h1),
    .XA1(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XSL ),
    .XB1(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ),
    .XB2(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XA1 ),
    .XZ(DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\i(31) ),
    .XA2(\i(31) ),
    .XAB(\i(30) ),
    .XB1(\i(31) ),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(31) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_1.t_frag  (
    .TBS(1'h1),
    .XA1(\i(30) ),
    .XA2(\i(30) ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(30) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_10.t_frag  (
    .TBS(1'h1),
    .XA1(\i(18) ),
    .XA2(\i(18) ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_10.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11.t_frag  (
    .TBS(1'h1),
    .XA1(\i(17) ),
    .XA2(\i(17) ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1_LUT2_O.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ),
    .XAB(\i(16) ),
    .XB1(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(\i(15) ),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12_I1_LUT3_O.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13.t_frag  (
    .TBS(1'h1),
    .XA1(\i(15) ),
    .XA2(\i(15) ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12_I1_LUT3_O.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13_I1_LUT2_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13_I1_LUT2_O_I0_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\i(14) ),
    .XSL(\i(13) ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12_I1_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ),
    .XAB(\i(14) ),
    .XB1(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(\i(13) ),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13_I1_LUT2_O_I0_LUT3_O.XAB ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15.t_frag  (
    .TBS(1'h1),
    .XA1(\i(13) ),
    .XA2(\i(13) ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13_I1_LUT2_O_I0_LUT3_O.XAB ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15_I1_LUT2_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15_I1_LUT2_O_I0_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\i(12) ),
    .XSL(\i(11) ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13_I1_LUT2_O_I0_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16.t_frag  (
    .TBS(1'h1),
    .XA1(\i(12) ),
    .XA2(\i(12) ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(\i(11) ),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15_I1_LUT2_O_I0_LUT3_O.XAB ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17.t_frag  (
    .TBS(1'h1),
    .XA1(\i(11) ),
    .XA2(\i(11) ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15_I1_LUT2_O_I0_LUT3_O.XAB ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17_I1_LUT2_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17_I1_LUT2_O_I0_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\i(10) ),
    .XSL(\i(9) ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15_I1_LUT2_O_I0_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ),
    .XAB(\i(10) ),
    .XB1(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(\i(9) ),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17_I1_LUT2_O_I0_LUT3_O.XAB ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_19.t_frag  (
    .TBS(1'h1),
    .XA1(\i(9) ),
    .XA2(\i(9) ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_19.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2.t_frag  (
    .TBS(1'h1),
    .XA1(\i(29) ),
    .XA2(\i(29) ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(29) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20.t_frag  (
    .TBS(1'h1),
    .XA1(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_19.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17_I1_LUT2_O_I0_LUT3_O.XAB ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_19.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I1_LUT2_O_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\i(7) ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\i(8) ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17_I1_LUT2_O_I0_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\i(8) ),
    .XA2(\i(8) ),
    .XAB(\i(7) ),
    .XB1(\i(8) ),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1_LUT2_O.XAB ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_21.t_frag  (
    .TBS(1'h1),
    .XA1(\i(7) ),
    .XA2(\i(7) ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1_LUT2_O.XAB ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_22.t_frag  (
    .TBS(1'h1),
    .XA1(\i(6) ),
    .XA2(\i(6) ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_22.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23.t_frag  (
    .TBS(1'h1),
    .XA1(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_22.XSL ),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.XA1 ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\i(5) ),
    .XA2(\i(5) ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23_I2_LUT3_O.XAB ),
    .XB1(\i(5) ),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24.t_frag  (
    .TBS(1'h1),
    .XA1(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.XA1 ),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.XSL ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23_I2_LUT3_O.XAB ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\i(4) ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23_I2_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\i(5) ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23_I2_LUT3_O.XAB ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_22.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_22.XSL ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\i(6) ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h0),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h1),
    .TAS2(1'h1),
    .TBS1(1'h1),
    .TBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I2_LUT4_O.c_frag  (
    .BA1(\i(4) ),
    .BA2(1'h0),
    .BAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I2_LUT4_O.BAB ),
    .BB1(\i(4) ),
    .BB2(1'h0),
    .BSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT2_O.XAB ),
    .CZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24.XAB ),
    .TA1(\i(4) ),
    .TA2(\i(4) ),
    .TAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I2_LUT4_O.BAB ),
    .TB1(\i(4) ),
    .TB2(1'h0),
    .TBS(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.XSL ),
    .TSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25.t_frag  (
    .TBS(1'h1),
    .XA1(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25.XA1 ),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25.XAB ),
    .XB1(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25.XA1 ),
    .XB2(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25.XA1 ),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O.XA1 ),
    .XA2(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O.XA1 ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O.XA1 ),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XA1 ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\i(3) ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\i(3) ),
    .XA2(\i(3) ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 ),
    .XB1(\i(3) ),
    .XB2(\i(3) ),
    .XSL(\i(2) ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26.t_frag  (
    .TBS(1'h1),
    .XA1(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26.XA1 ),
    .XA2(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26.XA1 ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.XSL ),
    .XB1(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26.XA1 ),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O.XA1 ),
    .XA2(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O.XA1 ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O.XA1 ),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.XA1 ),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XSL ),
    .XB1(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.XA1 ),
    .XB2(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.XA1 ),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XA1 ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XA1 ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\i(2) ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 ),
    .XB1(1'h1),
    .XB2(1'h0),
    .XSL(\i(2) ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.XA1 ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27.XAB ),
    .XB1(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.XA1 ),
    .XB2(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.XA1 ),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\i(0) ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I2_LUT4_O.BAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.XAB ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I1_LUT3_O_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XA1 ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I2_LUT4_O.BAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.XSL ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\i(0) ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2_I1_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\i(28) ),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2_I1_LUT3_O.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_3.t_frag  (
    .TBS(1'h1),
    .XA1(\i(28) ),
    .XA2(\i(28) ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_3.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(28) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_3_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2_I1_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2_I1_LUT3_O.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_3.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_4.t_frag  (
    .TBS(1'h1),
    .XA1(\i(26) ),
    .XA2(\i(26) ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_4.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(26) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5.t_frag  (
    .TBS(1'h1),
    .XA1(\i(24) ),
    .XA2(\i(24) ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.BAB ),
    .BB1(1'h0),
    .BB2(\i(23) ),
    .BSL(\i(22) ),
    .CZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5.XSL ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.BAB ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2_I1_LUT3_O.XAB ),
    .TSL(\i(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6.t_frag  (
    .TBS(1'h1),
    .XA1(\i(23) ),
    .XA2(\i(23) ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2_I1_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\i(22) ),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.BAB ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_7.t_frag  (
    .TBS(1'h1),
    .XA1(\i(22) ),
    .XA2(\i(22) ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_7.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8.t_frag  (
    .TBS(1'h1),
    .XA1(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_7.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2_I1_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.BAB ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_7.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\i(21) ),
    .XA2(\i(21) ),
    .XAB(\i(20) ),
    .XB1(\i(21) ),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2_I1_LUT3_O.XAB ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_9.t_frag  (
    .TBS(1'h1),
    .XA1(\i(20) ),
    .XA2(\i(20) ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2_I1_LUT3_O.XAB ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2_I1_LUT3_O.XSL ),
    .BB1(1'h0),
    .BB2(\i(29) ),
    .BSL(\i(28) ),
    .CZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O.XSL ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2_I1_LUT3_O.XSL ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2_I1_LUT3_O.XAB ),
    .TSL(\i(28) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.BAB ),
    .XB1(1'h0),
    .XB2(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O_I2_LUT3_O.XB2 ),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O_I2_LUT3_O.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2_I1_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\i(22) ),
    .XB1(1'h0),
    .XB2(\i(27) ),
    .XSL(\i(26) ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O_I2_LUT3_O.XB2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O.c_frag  (
    .BA1(\i(27) ),
    .BA2(1'h0),
    .BAB(\i(26) ),
    .BB1(\i(27) ),
    .BB2(1'h0),
    .BSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ),
    .CZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(27) ),
    .TA1(\i(27) ),
    .TA2(1'h0),
    .TAB(\i(26) ),
    .TB1(\i(27) ),
    .TB2(1'h0),
    .TBS(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_4.XSL ),
    .TSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_1.c_frag  (
    .BA1(\i(25) ),
    .BA2(1'h0),
    .BAB(\i(24) ),
    .BB1(\i(25) ),
    .BB2(1'h0),
    .BSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ),
    .CZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(25) ),
    .TA1(\i(25) ),
    .TA2(1'h0),
    .TAB(\i(24) ),
    .TB1(\i(25) ),
    .TB2(1'h0),
    .TBS(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5.XSL ),
    .TSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2.c_frag  (
    .BA1(\i(19) ),
    .BA2(1'h0),
    .BAB(\i(18) ),
    .BB1(\i(19) ),
    .BB2(1'h0),
    .BSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ),
    .CZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(19) ),
    .TA1(\i(19) ),
    .TA2(1'h0),
    .TAB(\i(18) ),
    .TB1(\i(19) ),
    .TB2(1'h0),
    .TBS(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_10.XSL ),
    .TSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(\i(17) ),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1_LUT2_O.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_10.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12_I1_LUT3_O.XSL ),
    .XB1(1'h0),
    .XB2(\i(16) ),
    .XSL(\i(15) ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1_LUT2_O.XSL ),
    .BB1(1'h0),
    .BB2(\i(6) ),
    .BSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.BSL ),
    .CZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2_I1_LUT3_O.XAB ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1_LUT2_O.XSL ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_22.XSL ),
    .TSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\i(17) ),
    .XB1(1'h0),
    .XB2(\i(19) ),
    .XSL(\i(18) ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.BAB ),
    .BB1(1'h0),
    .BB2(\i(22) ),
    .BSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O_I2_LUT3_O.XSL ),
    .CZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_4.XSL ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.BAB ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2_I1_LUT3_O.XAB ),
    .TSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O_I2_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\i(23) ),
    .XB1(1'h0),
    .XB2(\i(25) ),
    .XSL(\i(24) ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O_I2_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\i(20) ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\i(21) ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.BAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\i(2) ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\i(3) ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_I0.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\i(4) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\i(5) ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I2_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O.XA1 ),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I2_LUT3_O.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA1 ),
    .XA2(\DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA1 ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I1_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA1 ),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I2_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT3_I0_O),
    .XA2(DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT3_I0_O),
    .XAB(\DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I1_LUT3_O.XSL ),
    .XB1(1'h0),
    .XB2(DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT3_I0_O),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA1 ),
    .XA2(\DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA1 ),
    .XAB(\i(0) ),
    .XB1(\DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\i(0) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\i(1) ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I1_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_mux4x0_Q.t_frag  (
    .TBS(1'h1),
    .XA1(DATA_dffe_Q_D_mux4x0_Q_A),
    .XA2(DATA_dffe_Q_D_mux4x0_Q_B),
    .XAB(\DATA_dffe_Q_D_LUT3_O.XAB ),
    .XB1(DATA_dffe_Q_D_mux4x0_Q_C),
    .XB2(\DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O.XA1 ),
    .XSL(DATA_dffe_Q_D_mux4x0_Q_S0),
    .XZ(\DATA_dffe_Q_D(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_mux4x0_Q_1.t_frag  (
    .TBS(1'h1),
    .XA1(\DATA_dffe_Q_D_LUT3_O.XSL ),
    .XA2(\DATA_dffe_Q_D_LUT3_O.XA1 ),
    .XAB(\DATA_dffe_Q_D_LUT3_O.XAB ),
    .XB1(DATA_dffe_Q_D_mux4x0_Q_C),
    .XB2(DATA_dffe_Q_D_mux4x0_Q_1_D),
    .XSL(DATA_dffe_Q_D_mux4x0_Q_S0),
    .XZ(\DATA_dffe_Q_D(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_mux4x0_Q_1_D_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_I1.XSL ),
    .XB1(1'h1),
    .XB2(1'h1),
    .XSL(\DATA_dffe_Q_D_mux4x0_Q_1_D_LUT2_O.XSL ),
    .XZ(DATA_dffe_Q_D_mux4x0_Q_1_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_mux4x0_Q_1_D_LUT2_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.XSL ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_I1.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O.XSL ),
    .XZ(DATA_dffe_Q_D_mux4x0_Q_A)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB ),
    .XAB(\DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O.XAB ),
    .XB1(\DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB ),
    .XB2(\DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB ),
    .XSL(\DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O.XSL ),
    .XZ(\DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I1_LUT3_O.XAB ),
    .XAB(\i(3) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\i(2) ),
    .XZ(\DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_I0.XSL ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_O.XSL ),
    .XZ(\DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h1),
    .XAB(\DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O.XAB ),
    .XB1(1'h1),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_O.XSL ),
    .XZ(DATA_dffe_Q_D_mux4x0_Q_B)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\i(1) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\i(0) ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O.XSL ),
    .XZ(\DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I1_LUT3_I0.t_frag  (
    .TBS(1'h1),
    .XA1(\DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O.XAB ),
    .XA2(\DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O.XAB ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I1_LUT3_O.XSL ),
    .XB1(\DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O.XAB ),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_I0.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I1_LUT3_O.XSL ),
    .XB1(1'h0),
    .XB2(\DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1.XB2 ),
    .XSL(DATA_dffe_Q_D_mux4x0_Q_C),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I2_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\i(3) ),
    .XAB(\i(2) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\i(1) ),
    .XZ(\DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1.XB2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O.XA2 ),
    .XAB(\DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_LUT3_O_1.XA2 ),
    .XZ(DATA_dffe_Q_D_mux4x0_Q_C)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O.XSL ),
    .XA2(\DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O.XSL ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O.XSL ),
    .XZ(\DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O.XA2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O.XSL ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I1_LUT2_O.XAB ),
    .XA2(\DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I1_LUT2_O.XAB ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I1_LUT3_O.XSL ),
    .XB1(\DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I1_LUT2_O.XAB ),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_I0.XSL ),
    .XZ(\DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\i(5) ),
    .XZ(\DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O.XAB ),
    .XAB(\i(4) ),
    .XB1(\DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O.XAB ),
    .XB2(\DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O.XAB ),
    .XSL(DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_I0_O),
    .XZ(\DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\DATA_dffe_Q_D_mux4x0_Q_1_D_LUT2_O.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O.XSL ),
    .XZ(\DATA_dffe_Q_D_mux4x0_Q_1_D_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O.XSL ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0.XSL ),
    .XB1(\DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O.XSL ),
    .XB2(\DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O.XSL ),
    .XSL(\DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O.XSL ),
    .XZ(\DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA1 ),
    .XB1(1'h0),
    .XB2(\i(3) ),
    .XSL(\DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O.XSL ),
    .XZ(\DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \DATA_dffe_Q_D_mux4x0_Q_S0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\DATA_dffe_Q_D_LUT3_O_1.XAB ),
    .XAB(\DATA_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_LUT3_O.XA1 ),
    .XZ(DATA_dffe_Q_D_mux4x0_Q_S0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_O.XSL ),
    .XZ(\DATA_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \DATA_dffe_Q_EN_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_EN_LUT2_O.XAB ),
    .XB1(1'h1),
    .XB2(1'h1),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ),
    .XZ(DATA_dffe_Q_EN)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) LCD_E_dffe_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.XAB ),
    .QEN(DATA_dffe_Q_EN),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(_04_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_I0.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\count(0) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.XAB ),
    .XZ(LCD_E_dffe_Q_D_LUT2_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\DATA_dffe_Q_EN_LUT2_O.XAB ),
    .XAB(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1.XAB ),
    .XB1(\DATA_dffe_Q_EN_LUT2_O.XAB ),
    .XB2(1'h0),
    .XSL(LCD_E_dffe_Q_D_LUT2_I0_O),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\DATA_dffe_Q_EN_LUT2_O.XAB ),
    .XAB(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O.XAB ),
    .XB1(\DATA_dffe_Q_EN_LUT2_O.XAB ),
    .XB2(1'h0),
    .XSL(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O.XSL ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(25) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\DATA_dffe_Q_EN_LUT2_O.XAB ),
    .XAB(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1.XAB ),
    .XB1(\DATA_dffe_Q_EN_LUT2_O.XAB ),
    .XB2(1'h0),
    .XSL(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1.XSL ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\DATA_dffe_Q_EN_LUT2_O.XAB ),
    .XAB(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10.XAB ),
    .XB1(\DATA_dffe_Q_EN_LUT2_O.XAB ),
    .XB2(1'h0),
    .XSL(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10.XSL ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10_I2_mux4x0_Q.t_frag  (
    .TBS(1'h1),
    .XA1(\count(15) ),
    .XA2(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10.XSL ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XA1 ),
    .XB1(1'h0),
    .XB2(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10.XSL ),
    .XSL(DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2_O),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\DATA_dffe_Q_EN_LUT2_O.XAB ),
    .XAB(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11.XAB ),
    .XB1(\DATA_dffe_Q_EN_LUT2_O.XAB ),
    .XB2(1'h0),
    .XSL(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11.XSL ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11_I2_mux4x0_Q.t_frag  (
    .TBS(1'h1),
    .XA1(\count(14) ),
    .XA2(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11.XSL ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XA1 ),
    .XB1(1'h0),
    .XB2(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11.XSL ),
    .XSL(DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2_O),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\DATA_dffe_Q_EN_LUT2_O.XAB ),
    .XAB(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12.XAB ),
    .XB1(\DATA_dffe_Q_EN_LUT2_O.XAB ),
    .XB2(1'h0),
    .XSL(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12.XSL ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12_I2_mux4x0_Q.t_frag  (
    .TBS(1'h1),
    .XA1(\count(13) ),
    .XA2(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12.XSL ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XA1 ),
    .XB1(1'h0),
    .XB2(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12.XSL ),
    .XSL(DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2_O),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_13.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\DATA_dffe_Q_EN_LUT2_O.XAB ),
    .XAB(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_13.XAB ),
    .XB1(\DATA_dffe_Q_EN_LUT2_O.XAB ),
    .XB2(1'h0),
    .XSL(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_13.XSL ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_13_I2_mux4x0_Q.t_frag  (
    .TBS(1'h1),
    .XA1(\count(12) ),
    .XA2(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_13.XSL ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XA1 ),
    .XB1(1'h0),
    .XB2(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_13.XSL ),
    .XSL(DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2_O),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_13.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\DATA_dffe_Q_EN_LUT2_O.XAB ),
    .XAB(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14.XAB ),
    .XB1(\DATA_dffe_Q_EN_LUT2_O.XAB ),
    .XB2(1'h0),
    .XSL(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14.XSL ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14_I2_mux4x0_Q.t_frag  (
    .TBS(1'h1),
    .XA1(\count(11) ),
    .XA2(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14.XSL ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XA1 ),
    .XB1(1'h0),
    .XB2(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14.XSL ),
    .XSL(DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2_O),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_15.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\DATA_dffe_Q_EN_LUT2_O.XAB ),
    .XAB(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_15.XAB ),
    .XB1(\DATA_dffe_Q_EN_LUT2_O.XAB ),
    .XB2(1'h0),
    .XSL(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_15.XSL ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_15_I2_mux4x0_Q.t_frag  (
    .TBS(1'h1),
    .XA1(\count(10) ),
    .XA2(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_15.XSL ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XA1 ),
    .XB1(1'h0),
    .XB2(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_15.XSL ),
    .XSL(DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2_O),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_15.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\DATA_dffe_Q_EN_LUT2_O.XAB ),
    .XAB(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16.XAB ),
    .XB1(\DATA_dffe_Q_EN_LUT2_O.XAB ),
    .XB2(1'h0),
    .XSL(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16.XSL ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16_I2_mux4x0_Q.t_frag  (
    .TBS(1'h1),
    .XA1(\count(7) ),
    .XA2(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16.XSL ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XA1 ),
    .XB1(1'h0),
    .XB2(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16.XSL ),
    .XSL(DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2_O),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\DATA_dffe_Q_EN_LUT2_O.XAB ),
    .XAB(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17.XAB ),
    .XB1(\DATA_dffe_Q_EN_LUT2_O.XAB ),
    .XB2(1'h0),
    .XSL(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17.XSL ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17_I2_mux4x0_Q.t_frag  (
    .TBS(1'h1),
    .XA1(\count(6) ),
    .XA2(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17.XSL ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XA1 ),
    .XB1(1'h0),
    .XB2(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17.XSL ),
    .XSL(DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2_O),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\DATA_dffe_Q_EN_LUT2_O.XAB ),
    .XAB(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18.XAB ),
    .XB1(\DATA_dffe_Q_EN_LUT2_O.XAB ),
    .XB2(1'h0),
    .XSL(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18.XSL ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18_I2_mux4x0_Q.t_frag  (
    .TBS(1'h1),
    .XA1(\count(4) ),
    .XA2(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18.XSL ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XA1 ),
    .XB1(1'h0),
    .XB2(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18.XSL ),
    .XSL(DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2_O),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\DATA_dffe_Q_EN_LUT2_O.XAB ),
    .XAB(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19.XAB ),
    .XB1(\DATA_dffe_Q_EN_LUT2_O.XAB ),
    .XB2(1'h0),
    .XSL(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19.XSL ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19_I2_mux4x0_Q.t_frag  (
    .TBS(1'h1),
    .XA1(\count(3) ),
    .XA2(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19.XSL ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XA1 ),
    .XB1(1'h0),
    .XB2(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19.XSL ),
    .XSL(DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2_O),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1_I2_mux4x0_Q.t_frag  (
    .TBS(1'h1),
    .XA1(\count(24) ),
    .XA2(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1.XSL ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XA1 ),
    .XB1(1'h0),
    .XB2(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1.XSL ),
    .XSL(DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2_O),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\DATA_dffe_Q_EN_LUT2_O.XAB ),
    .XAB(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2.XAB ),
    .XB1(\DATA_dffe_Q_EN_LUT2_O.XAB ),
    .XB2(1'h0),
    .XSL(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2.XSL ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\DATA_dffe_Q_EN_LUT2_O.XAB ),
    .XAB(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20.XAB ),
    .XB1(\DATA_dffe_Q_EN_LUT2_O.XAB ),
    .XB2(1'h0),
    .XSL(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20.XSL ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20_I2_mux4x0_Q.t_frag  (
    .TBS(1'h1),
    .XA1(\count(2) ),
    .XA2(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20.XSL ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XA1 ),
    .XB1(1'h0),
    .XB2(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20.XSL ),
    .XSL(DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2_O),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\DATA_dffe_Q_EN_LUT2_O.XAB ),
    .XAB(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21.XAB ),
    .XB1(\DATA_dffe_Q_EN_LUT2_O.XAB ),
    .XB2(1'h0),
    .XSL(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21.XSL ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21_I2_mux4x0_Q.t_frag  (
    .TBS(1'h1),
    .XA1(\count(1) ),
    .XA2(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21.XSL ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XA1 ),
    .XB1(1'h0),
    .XB2(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21.XSL ),
    .XSL(DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2_O),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2_I2_mux4x0_Q.t_frag  (
    .TBS(1'h1),
    .XA1(\count(23) ),
    .XA2(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2.XSL ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XA1 ),
    .XB1(1'h0),
    .XB2(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2.XSL ),
    .XSL(DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2_O),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\DATA_dffe_Q_EN_LUT2_O.XAB ),
    .XAB(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3.XAB ),
    .XB1(\DATA_dffe_Q_EN_LUT2_O.XAB ),
    .XB2(1'h0),
    .XSL(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3.XSL ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3_I2_mux4x0_Q.t_frag  (
    .TBS(1'h1),
    .XA1(\count(22) ),
    .XA2(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3.XSL ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XA1 ),
    .XB1(1'h0),
    .XB2(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3.XSL ),
    .XSL(DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2_O),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\DATA_dffe_Q_EN_LUT2_O.XAB ),
    .XAB(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4.XAB ),
    .XB1(\DATA_dffe_Q_EN_LUT2_O.XAB ),
    .XB2(1'h0),
    .XSL(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4.XSL ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4_I2_mux4x0_Q.t_frag  (
    .TBS(1'h1),
    .XA1(\count(21) ),
    .XA2(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4.XSL ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XA1 ),
    .XB1(1'h0),
    .XB2(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4.XSL ),
    .XSL(DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2_O),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\DATA_dffe_Q_EN_LUT2_O.XAB ),
    .XAB(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5.XAB ),
    .XB1(\DATA_dffe_Q_EN_LUT2_O.XAB ),
    .XB2(1'h0),
    .XSL(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5.XSL ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5_I2_mux4x0_Q.t_frag  (
    .TBS(1'h1),
    .XA1(\count(20) ),
    .XA2(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5.XSL ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XA1 ),
    .XB1(1'h0),
    .XB2(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5.XSL ),
    .XSL(DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2_O),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_6.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\DATA_dffe_Q_EN_LUT2_O.XAB ),
    .XAB(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_6.XAB ),
    .XB1(\DATA_dffe_Q_EN_LUT2_O.XAB ),
    .XB2(1'h0),
    .XSL(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_6.XSL ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_6_I2_mux4x0_Q.t_frag  (
    .TBS(1'h1),
    .XA1(\count(19) ),
    .XA2(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_6.XSL ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XA1 ),
    .XB1(1'h0),
    .XB2(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_6.XSL ),
    .XSL(DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2_O),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_6.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\DATA_dffe_Q_EN_LUT2_O.XAB ),
    .XAB(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7.XAB ),
    .XB1(\DATA_dffe_Q_EN_LUT2_O.XAB ),
    .XB2(1'h0),
    .XSL(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7.XSL ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7_I2_mux4x0_Q.t_frag  (
    .TBS(1'h1),
    .XA1(\count(18) ),
    .XA2(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7.XSL ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XA1 ),
    .XB1(1'h0),
    .XB2(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7.XSL ),
    .XSL(DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2_O),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\DATA_dffe_Q_EN_LUT2_O.XAB ),
    .XAB(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8.XAB ),
    .XB1(\DATA_dffe_Q_EN_LUT2_O.XAB ),
    .XB2(1'h0),
    .XSL(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8.XSL ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8_I2_mux4x0_Q.t_frag  (
    .TBS(1'h1),
    .XA1(\count(17) ),
    .XA2(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8.XSL ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XA1 ),
    .XB1(1'h0),
    .XB2(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8.XSL ),
    .XSL(DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2_O),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\DATA_dffe_Q_EN_LUT2_O.XAB ),
    .XAB(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9.XAB ),
    .XB1(\DATA_dffe_Q_EN_LUT2_O.XAB ),
    .XB2(1'h0),
    .XSL(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9.XSL ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9_I2_mux4x0_Q.t_frag  (
    .TBS(1'h1),
    .XA1(\count(16) ),
    .XA2(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9.XSL ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XA1 ),
    .XB1(1'h0),
    .XB2(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9.XSL ),
    .XSL(DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2_O),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_I2_mux4x0_Q.t_frag  (
    .TBS(1'h1),
    .XA1(\count(25) ),
    .XA2(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O.XSL ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XA1 ),
    .XB1(1'h0),
    .XB2(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O.XSL ),
    .XSL(DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2_O),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_I0_O_mux4x0_B.t_frag  (
    .TBS(1'h1),
    .XA1(\count(0) ),
    .XA2(LCD_E_dffe_Q_D_LUT2_I0_O),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XA1 ),
    .XB1(1'h0),
    .XB2(\LCD_E_dffe_Q_D_LUT2_I0_O_mux4x0_B_D(0) ),
    .XSL(DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2_O),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4" *)
  F_FRAG \LCD_E_dffe_Q_D_LUT2_I0_O_mux4x0_B_D_LUT1_O.f_frag  (
    .F1(1'h1),
    .F2(1'h0),
    .FS(\count(0) ),
    .FZ(\LCD_E_dffe_Q_D_LUT2_I0_O_mux4x0_B_D(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_I1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\LCD_E_dffe_Q_D_LUT2_I1.XSL ),
    .XZ(LCD_E_dffe_Q_D_LUT2_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_I1_1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\LCD_E_dffe_Q_D_LUT2_I1_1.XSL ),
    .XZ(LCD_E_dffe_Q_D_LUT2_I1_1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \LCD_E_dffe_Q_D_LUT2_I1_1_O_LUT3_I1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\DATA_dffe_Q_EN_LUT2_O.XAB ),
    .XAB(\LCD_E_dffe_Q_D_LUT2_I1_1_O_LUT3_I1.XAB ),
    .XB1(\DATA_dffe_Q_EN_LUT2_O.XAB ),
    .XB2(1'h0),
    .XSL(LCD_E_dffe_Q_D_LUT2_I1_1_O),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_I1_1_O_mux4x0_B.t_frag  (
    .TBS(1'h1),
    .XA1(\count(8) ),
    .XA2(LCD_E_dffe_Q_D_LUT2_I1_1_O),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XA1 ),
    .XB1(1'h0),
    .XB2(\LCD_E_dffe_Q_D_LUT2_I1_1.XSL ),
    .XSL(DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2_O),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I1_1_O_LUT3_I1.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_I1_2.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\LCD_E_dffe_Q_D_LUT2_I1_2.XSL ),
    .XZ(LCD_E_dffe_Q_D_LUT2_I1_2_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \LCD_E_dffe_Q_D_LUT2_I1_2_O_LUT3_I1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\DATA_dffe_Q_EN_LUT2_O.XAB ),
    .XAB(\LCD_E_dffe_Q_D_LUT2_I1_2_O_LUT3_I1.XAB ),
    .XB1(\DATA_dffe_Q_EN_LUT2_O.XAB ),
    .XB2(1'h0),
    .XSL(LCD_E_dffe_Q_D_LUT2_I1_2_O),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_I1_2_O_mux4x0_B.t_frag  (
    .TBS(1'h1),
    .XA1(\count(5) ),
    .XA2(LCD_E_dffe_Q_D_LUT2_I1_2_O),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XA1 ),
    .XB1(1'h0),
    .XB2(\LCD_E_dffe_Q_D_LUT2_I1_2.XSL ),
    .XSL(DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2_O),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I1_2_O_LUT3_I1.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \LCD_E_dffe_Q_D_LUT2_I1_O_LUT3_I1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\DATA_dffe_Q_EN_LUT2_O.XAB ),
    .XAB(\LCD_E_dffe_Q_D_LUT2_I1_O_LUT3_I1.XAB ),
    .XB1(\DATA_dffe_Q_EN_LUT2_O.XAB ),
    .XB2(1'h0),
    .XSL(LCD_E_dffe_Q_D_LUT2_I1_O),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_I1_O_mux4x0_B.t_frag  (
    .TBS(1'h1),
    .XA1(\count(9) ),
    .XA2(LCD_E_dffe_Q_D_LUT2_I1_O),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XA1 ),
    .XB1(1'h0),
    .XB2(\LCD_E_dffe_Q_D_LUT2_I1.XSL ),
    .XSL(DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2_O),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I1_O_LUT3_I1.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h1),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O.XAB ),
    .XB1(1'h1),
    .XB2(1'h0),
    .XSL(\LCD_E_dffe_Q_D_LUT2_O.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O.XB2 ),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O.XSL ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\count(15) ),
    .XA2(1'h0),
    .XAB(\count(13) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\count(14) ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O.XB2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\count(5) ),
    .XA2(1'h0),
    .XAB(\count(12) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\count(4) ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\count(6) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\count(11) ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O.XA1 ),
    .XZ(LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\count(7) ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O),
    .XB1(1'h1),
    .XB2(1'h0),
    .XSL(\count(10) ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_15.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O.XAB ),
    .XB1(1'h1),
    .XB2(1'h0),
    .XSL(\count(23) ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\count(22) ),
    .XB1(1'h1),
    .XB2(1'h0),
    .XSL(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1.XSL ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_10.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_I1_LUT2_O.XAB ),
    .XB1(1'h1),
    .XB2(1'h0),
    .XSL(\count(7) ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_11.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_11.XAB ),
    .XB1(1'h1),
    .XB2(1'h0),
    .XSL(\count(5) ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I1_2.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_12.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_12.XAB ),
    .XB1(1'h1),
    .XB2(1'h0),
    .XSL(\count(4) ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_13.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_13.XAB ),
    .XB1(1'h1),
    .XB2(1'h0),
    .XSL(\count(3) ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_13_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\count(0) ),
    .XB1(1'h0),
    .XB2(\count(2) ),
    .XSL(\count(1) ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_13.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_14.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\count(0) ),
    .XB1(1'h1),
    .XB2(1'h0),
    .XSL(\count(1) ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1_I0_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\count(21) ),
    .XSL(\count(20) ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_2.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1_I0_LUT3_O.XAB ),
    .XB1(1'h1),
    .XB2(1'h0),
    .XSL(\count(20) ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_3.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_3.XAB ),
    .XB1(1'h1),
    .XB2(1'h0),
    .XSL(\count(19) ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_6.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_3_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_3_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\count(18) ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_3.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_4.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_3_I1_LUT2_O.XAB ),
    .XB1(1'h1),
    .XB2(1'h0),
    .XSL(\count(18) ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_4_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_4_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\count(17) ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_3_I1_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_4_I1_LUT2_O.XAB ),
    .XB1(1'h1),
    .XB2(1'h0),
    .XSL(\count(17) ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_I3.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\count(17) ),
    .BB1(1'h0),
    .BB2(\count(19) ),
    .BSL(\count(18) ),
    .CZ(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1_I0_LUT3_O.XAB ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\count(17) ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_4_I1_LUT2_O.XAB ),
    .TSL(\count(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\count(14) ),
    .BB1(1'h0),
    .BB2(\count(16) ),
    .BSL(\count(15) ),
    .CZ(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_4_I1_LUT2_O.XAB ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\count(14) ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_O.TBS ),
    .TSL(\count(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_6.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\count(16) ),
    .XB1(1'h1),
    .XB2(1'h0),
    .XSL(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_6.XSL ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_6_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_O.TBS ),
    .XB1(1'h0),
    .XB2(\count(15) ),
    .XSL(\count(14) ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_6.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_7.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_O.TBS ),
    .XB1(1'h1),
    .XB2(1'h0),
    .XSL(\count(14) ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_8.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_8.XAB ),
    .XB1(1'h1),
    .XB2(1'h0),
    .XSL(\count(12) ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_13.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_9.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0.XAB ),
    .XB1(1'h1),
    .XB2(1'h0),
    .XSL(\count(8) ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I1_1.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_I1_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\count(20) ),
    .BB1(1'h0),
    .BB2(\count(22) ),
    .BSL(\count(21) ),
    .CZ(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O.XAB ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\count(20) ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1_I0_LUT3_O.XAB ),
    .TSL(\count(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\count(24) ),
    .XA2(\count(24) ),
    .XAB(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O.XAB ),
    .XB1(\count(24) ),
    .XB2(\count(24) ),
    .XSL(\count(23) ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_1.t_frag  (
    .TBS(1'h1),
    .XA1(\count(21) ),
    .XA2(\count(21) ),
    .XAB(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1_I0_LUT3_O.XAB ),
    .XB1(\count(21) ),
    .XB2(\count(21) ),
    .XSL(\count(20) ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_2.t_frag  (
    .TBS(1'h1),
    .XA1(\count(15) ),
    .XA2(\count(15) ),
    .XAB(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_O.TBS ),
    .XB1(\count(15) ),
    .XB2(\count(15) ),
    .XSL(\count(14) ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_3.t_frag  (
    .TBS(1'h1),
    .XA1(\count(13) ),
    .XA2(\count(13) ),
    .XAB(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_8.XAB ),
    .XB1(\count(13) ),
    .XB2(\count(13) ),
    .XSL(\count(12) ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_4.t_frag  (
    .TBS(1'h1),
    .XA1(\count(9) ),
    .XA2(\count(9) ),
    .XAB(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0.XAB ),
    .XB1(\count(9) ),
    .XB2(\count(9) ),
    .XSL(\count(8) ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I1.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_5.t_frag  (
    .TBS(1'h1),
    .XA1(\count(6) ),
    .XA2(\count(6) ),
    .XAB(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_11.XAB ),
    .XB1(\count(6) ),
    .XB2(\count(6) ),
    .XSL(\count(5) ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_5_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_12.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\count(4) ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_11.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_6.t_frag  (
    .TBS(1'h1),
    .XA1(\count(2) ),
    .XA2(\count(2) ),
    .XAB(\count(0) ),
    .XB1(\count(2) ),
    .XB2(\count(2) ),
    .XSL(\count(1) ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h1),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT4_O.c_frag  (
    .BA1(\count(25) ),
    .BA2(\count(25) ),
    .BAB(\count(23) ),
    .BB1(\count(25) ),
    .BB2(\count(25) ),
    .BSL(\count(24) ),
    .CZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O.XSL ),
    .TA1(\count(25) ),
    .TA2(\count(25) ),
    .TAB(\count(23) ),
    .TB1(\count(25) ),
    .TB2(\count(25) ),
    .TBS(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O.XAB ),
    .TSL(\count(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\count(9) ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\count(8) ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O.XA1 ),
    .BB1(1'h0),
    .BB2(\count(10) ),
    .BSL(\count(7) ),
    .CZ(LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O.XA1 ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_I1_LUT2_O.XAB ),
    .TSL(\count(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\count(4) ),
    .BB1(1'h0),
    .BB2(\count(5) ),
    .BSL(\count(6) ),
    .CZ(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_I1_LUT2_O.XAB ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\count(4) ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_12.XAB ),
    .TSL(\count(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O_I3_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\count(1) ),
    .BB1(1'h0),
    .BB2(\count(3) ),
    .BSL(\count(2) ),
    .CZ(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_12.XAB ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\count(1) ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\count(0) ),
    .TSL(\count(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT2_I1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\count(11) ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_8.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT2_I1_1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O),
    .XB1(1'h1),
    .XB2(1'h0),
    .XSL(\count(11) ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT4_I3.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\count(12) ),
    .BB1(1'h0),
    .BB2(\count(13) ),
    .BSL(\count(11) ),
    .CZ(\LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_O.TBS ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\count(12) ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O),
    .TSL(\count(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.XB2 ),
    .XSL(\LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\count(16) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\count(25) ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.XB2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\count(21) ),
    .XA2(1'h0),
    .XAB(\count(17) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\count(18) ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I1_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\count(22) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\count(23) ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\count(24) ),
    .XA2(1'h0),
    .XAB(\count(19) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\count(20) ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I1_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\count(7) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\count(10) ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\count(2) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\count(3) ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\count(0) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\count(1) ),
    .XZ(\LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) LCD_RS_dffe_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(LCD_RS_dffe_Q_D),
    .QEN(DATA_dffe_Q_EN),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(_05_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_RS_dffe_Q_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\LCD_RS_dffe_Q_D_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\LCD_RS_dffe_Q_D_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\i(31) ),
    .XZ(LCD_RS_dffe_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT2_I1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\LCD_RS_dffe_Q_D_LUT3_O.XA1 ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\i(31) ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_I0.t_frag  (
    .TBS(1'h1),
    .XA1(\LCD_RS_dffe_Q_D_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\LCD_RS_dffe_Q_D_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\i(31) ),
    .XZ(\DATA_dffe_Q_EN_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O.XA2 ),
    .XAB(\LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O.XSL ),
    .XZ(\LCD_RS_dffe_Q_D_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O.XA2 ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL ),
    .XZ(LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag  (
    .TBS(1'h1),
    .XA1(\i(31) ),
    .XA2(\i(31) ),
    .XAB(\LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.XAB ),
    .XB1(\i(31) ),
    .XB2(1'h0),
    .XSL(LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I2.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O),
    .XB1(1'h0),
    .XB2(\LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I2.XB2 ),
    .XSL(\LCD_RS_dffe_Q_D_LUT3_O.XAB ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.XSL ),
    .XZ(\LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O.XA2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\i(9) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\i(10) ),
    .XZ(\LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\i(20) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\i(21) ),
    .XZ(\LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\i(22) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\i(23) ),
    .XZ(\LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\i(8) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\i(11) ),
    .XZ(\LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\i(12) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\i(13) ),
    .XZ(\LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\i(14) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\i(15) ),
    .XZ(\LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB2 ),
    .XSL(\LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL ),
    .XZ(\LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I0.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB2 ),
    .XAB(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\LCD_RS_dffe_Q_D_LUT3_O.XAB ),
    .XZ(\LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I0_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_I0.XSL ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT2_O.XAB ),
    .XAB(\i(31) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB2 ),
    .XZ(\LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I2.XB2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\i(30) ),
    .XA2(1'h0),
    .XAB(\i(28) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\i(29) ),
    .XZ(\LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\i(16) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\i(17) ),
    .XZ(\LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\i(18) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\i(19) ),
    .XZ(\LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\i(5) ),
    .XA2(1'h0),
    .XAB(\i(4) ),
    .XB1(\i(5) ),
    .XB2(\i(5) ),
    .XSL(\LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT3_O.XSL ),
    .XZ(\LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\i(3) ),
    .XAB(\i(2) ),
    .XB1(\i(3) ),
    .XB2(\i(3) ),
    .XSL(\i(1) ),
    .XZ(\LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB ),
    .XZ(\LCD_RS_dffe_Q_D_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\i(6) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\i(7) ),
    .XZ(\LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\i(24) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\i(25) ),
    .XZ(\LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\i(26) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\i(27) ),
    .XZ(\LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT3_I2.t_frag  (
    .TBS(1'h1),
    .XA1(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.XAB ),
    .XA2(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.XAB ),
    .XAB(\LCD_RS_dffe_Q_D_LUT3_O.XAB ),
    .XB1(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.XAB ),
    .XB2(1'h0),
    .XSL(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ),
    .XZ(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) count_dff_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(25) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\count(25) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) count_dff_Q_1 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(24) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\count(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) count_dff_Q_10 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(15) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\count(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) count_dff_Q_11 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(14) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\count(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) count_dff_Q_12 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(13) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\count(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) count_dff_Q_13 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(12) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\count(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) count_dff_Q_14 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(11) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\count(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) count_dff_Q_15 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(10) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\count(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) count_dff_Q_16 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(9) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\count(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) count_dff_Q_17 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(8) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\count(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) count_dff_Q_18 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(7) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\count(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) count_dff_Q_19 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(6) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\count(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) count_dff_Q_2 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(23) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\count(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) count_dff_Q_20 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(5) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\count(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) count_dff_Q_21 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(4) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\count(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) count_dff_Q_22 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(3) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\count(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) count_dff_Q_23 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(2) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\count(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) count_dff_Q_24 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(1) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\count(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) count_dff_Q_25 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(0) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\count(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) count_dff_Q_3 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(22) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\count(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) count_dff_Q_4 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(21) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\count(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) count_dff_Q_5 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(20) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\count(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) count_dff_Q_6 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(19) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\count(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) count_dff_Q_7 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(18) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\count(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) count_dff_Q_8 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(17) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\count(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) count_dff_Q_9 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O(16) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\count(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) i_dff_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(31) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\i(31) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) i_dff_Q_1 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(30) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\i(30) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) i_dff_Q_10 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(21) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\i(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) i_dff_Q_11 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(20) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\i(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) i_dff_Q_12 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(19) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\i(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) i_dff_Q_13 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(18) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\i(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) i_dff_Q_14 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(17) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\i(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) i_dff_Q_15 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(16) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\i(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) i_dff_Q_16 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(15) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\i(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) i_dff_Q_17 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(14) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\i(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) i_dff_Q_18 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(13) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\i(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) i_dff_Q_19 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(12) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\i(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) i_dff_Q_2 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(29) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\i(29) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) i_dff_Q_20 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(11) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\i(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) i_dff_Q_21 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(10) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\i(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) i_dff_Q_22 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(9) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\i(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) i_dff_Q_23 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(8) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\i(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) i_dff_Q_24 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(7) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\i(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) i_dff_Q_25 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(6) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\i(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) i_dff_Q_26 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(5) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\i(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) i_dff_Q_27 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(4) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\i(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) i_dff_Q_28 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(3) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\i(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) i_dff_Q_29 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(2) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\i(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) i_dff_Q_3 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(28) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\i(28) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) i_dff_Q_30 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(1) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\i(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) i_dff_Q_31 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(0) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\i(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) i_dff_Q_4 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(27) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\i(27) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) i_dff_Q_5 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(26) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\i(26) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) i_dff_Q_6 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(25) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\i(25) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) i_dff_Q_7 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(24) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\i(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) i_dff_Q_8 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(23) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\i(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:87.1-124.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) i_dff_Q_9 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O(22) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\i(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/lcd/LCD.v:4.21-6.2|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:1015.12-1060.4" *)
  ASSP u_qlal4s3b_cell_macro (
    .Device_ID(16'h0000),
    .FB_Busy(1'h0),
    .FB_Int_Clr(8'h00),
    .FB_PKfbData(32'd0),
    .FB_PKfbEOF(1'h0),
    .FB_PKfbOverflow(_06_),
    .FB_PKfbPush(4'h0),
    .FB_PKfbSOF(1'h0),
    .FB_Start(_07_),
    .FB_msg_out(4'h0),
    .SDMA_Active(_08_),
    .SDMA_Done(_09_),
    .SDMA_Req(4'h0),
    .SDMA_Sreq(4'h0),
    .SPIm_PEnable(1'h0),
    .SPIm_PReady(_10_),
    .SPIm_PSlvErr(_11_),
    .SPIm_PWdata(32'd0),
    .SPIm_PWrite(1'h0),
    .SPIm_Paddr(16'h0000),
    .SPIm_Prdata(_12_),
    .Sensor_Int(_13_),
    .Sys_Clk0(clk),
    .Sys_Clk0_Rst(_14_),
    .Sys_Clk1(_15_),
    .Sys_Clk1_Rst(_16_),
    .Sys_PKfb_Clk(1'h0),
    .Sys_PKfb_Rst(_17_),
    .Sys_PSel(1'h0),
    .Sys_Pclk(_18_),
    .Sys_Pclk_Rst(_19_),
    .TimeStamp(_20_),
    .WB_CLK(1'h0),
    .WB_RST(_21_),
    .WBs_ACK(1'h0),
    .WBs_ADR(_22_),
    .WBs_BYTE_STB(_23_),
    .WBs_CYC(_24_),
    .WBs_RD(_25_),
    .WBs_RD_DAT(32'd0),
    .WBs_STB(_26_),
    .WBs_WE(_27_),
    .WBs_WR_DAT(_28_)
  );
  assign \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.XSL  = \i(2) ;
  assign \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.XAB  = \i(3) ;
  assign \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.XA2  = \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I1_LUT3_O.XAB ;
  assign \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0_I1_LUT2_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0_I1_LUT2_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0_I1_LUT2_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0_I1_LUT2_O.XSL  = \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0_I1_LUT2_O.XAB  = \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0_I1_LUT2_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0_I1_LUT2_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0_I1_LUT2_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0_I1_LUT2_O.XB2  = 1'h1;
  assign \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT2_I1.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT2_I1.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT2_I1.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT2_I1.XSL  = \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I1_LUT3_O.XSL ;
  assign \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT2_I1.XAB  = \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O.XAB ;
  assign \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT2_I1.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT2_I1.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT2_I1.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT2_I1.XB2  = 1'h1;
  assign \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O.XSL  = \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O.XSL ;
  assign \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O.XAB  = \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA1 ;
  assign \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O.XB2  = \i(3) ;
  assign \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_I1.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_I1.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_I1.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_I1.XAB  = \DATA_dffe_Q_D_LUT3_O_1.XSL ;
  assign \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_I1.XA1  = 1'h1;
  assign \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_I1.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_I1.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_I1.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_1_D_LUT2_O_I1_LUT3_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_1_D_LUT2_O_I1_LUT3_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_1_D_LUT2_O_I1_LUT3_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_1_D_LUT2_O_I1_LUT3_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_1_D_LUT2_O_I1_LUT3_O.XSL  = \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL ;
  assign \DATA_dffe_Q_D_mux4x0_Q_1_D_LUT2_O_I1_LUT3_O.XAB  = \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.XSL ;
  assign \DATA_dffe_Q_D_mux4x0_Q_1_D_LUT2_O_I1_LUT3_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_1_D_LUT2_O_I1_LUT3_O.XA2  = \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB ;
  assign \DATA_dffe_Q_D_mux4x0_Q_1_D_LUT2_O_I1_LUT3_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_1_D_LUT2_O_I1_LUT3_O.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O.XB2  = 1'h1;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1.O  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1.I0  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1.I1  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1.I2  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1.XSL  = DATA_dffe_Q_D_mux4x0_Q_C;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1.XAB  = \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I1_LUT3_O.XSL ;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1_I0_LUT3_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1_I0_LUT3_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1_I0_LUT3_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1_I0_LUT3_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1_I0_LUT3_O.XSL  = \i(1) ;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1_I0_LUT3_O.XAB  = \i(2) ;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1_I0_LUT3_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1_I0_LUT3_O.XA2  = \i(3) ;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1_I0_LUT3_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1_I0_LUT3_O.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O.XSL  = \DATA_dffe_Q_D_LUT3_O_1.XA2 ;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O.XSL  = \i(5) ;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O.XA1  = 1'h1;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O_I1_LUT3_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O_I1_LUT3_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O_I1_LUT3_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O_I1_LUT3_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL  = DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_I0_O;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB  = \i(4) ;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2  = \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O.XAB ;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O_I1_LUT3_O.XB1  = \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O.XAB ;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O_I1_LUT3_O.XB2  = \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O.XAB ;
  assign \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_I0.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_I0.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_I0.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_I0.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_I0.XAB  = \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I1_LUT3_O.XAB ;
  assign \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_I0.XA1  = \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O.XAB ;
  assign \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_I0.XA2  = \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O.XAB ;
  assign \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_I0.XB1  = \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O.XAB ;
  assign \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_I0.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_O.XAB  = \i(2) ;
  assign \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_O.XA2  = \i(3) ;
  assign \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_O.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I0_LUT2_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I0_LUT2_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I0_LUT2_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I0_LUT2_O.XSL  = \i(0) ;
  assign \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I0_LUT2_O.XAB  = \i(1) ;
  assign \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I0_LUT2_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I0_LUT2_O.XA2  = 1'h1;
  assign \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I0_LUT2_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I0_LUT2_O.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O.XAB  = \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 ;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O.XA1  = \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O.XSL ;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O.XA2  = \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O.XSL ;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O_I1_LUT3_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O_I1_LUT3_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O_I1_LUT3_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O_I1_LUT3_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL  = \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_I0.XSL ;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O_I1_LUT3_O.XAB  = \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I1_LUT3_O.XSL ;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA1  = \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I1_LUT2_O.XAB ;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA2  = \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I1_LUT2_O.XAB ;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB1  = \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I1_LUT2_O.XAB ;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O.XA2  = 1'h1;
  assign \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O.XAB  = \i(0) ;
  assign \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O.XB1  = \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O.XB2  = \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O.XA1 ;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O_I0_LUT2_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O_I0_LUT2_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O_I0_LUT2_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O_I0_LUT2_O.XSL  = \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL ;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB  = \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O.XSL ;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O_I0_LUT2_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O_I0_LUT2_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O_I0_LUT2_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O_I0_LUT2_O.XB2  = 1'h1;
  assign \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XB2  = 1'h1;
  assign \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I1_LUT3_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I1_LUT3_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I1_LUT3_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I1_LUT3_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I1_LUT3_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I1_LUT3_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I1_LUT3_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I1_LUT3_O.XB2  = \i(2) ;
  assign \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL  = \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB ;
  assign \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O.XAB  = \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I1_LUT3_O.XAB ;
  assign \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA2  = \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2  = \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_O.XSL  = \i(1) ;
  assign \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_O.XAB  = \i(0) ;
  assign \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_O.XA2  = 1'h1;
  assign \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_O.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I1_LUT3_I0.O  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I1_LUT3_I0.I0  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I1_LUT3_I0.I1  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I1_LUT3_I0.I2  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I1_LUT3_I0.XSL  = \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_I0.XSL ;
  assign \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I1_LUT3_I0.XAB  = \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I1_LUT3_O.XSL ;
  assign \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I1_LUT3_I0.XA1  = \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O.XAB ;
  assign \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I1_LUT3_I0.XA2  = \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O.XAB ;
  assign \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I1_LUT3_I0.XB1  = \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O.XAB ;
  assign \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I1_LUT3_I0.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I1_LUT2_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I1_LUT2_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I1_LUT2_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I1_LUT2_O.XSL  = \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O.XSL ;
  assign \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I1_LUT2_O.XAB  = \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL ;
  assign \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I1_LUT2_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I1_LUT2_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I1_LUT2_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I1_LUT2_O.XB2  = 1'h1;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT2_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT2_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT2_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT2_O.XSL  = \i(3) ;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT2_O.XAB  = \i(2) ;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT2_O.XA1  = 1'h1;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT2_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT2_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT2_O.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.XAB  = \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I1_LUT3_O.XSL ;
  assign \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA1  = DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT3_I0_O;
  assign \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA2  = DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT3_I0_O;
  assign \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB2  = DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT3_I0_O;
  assign \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT3_I0.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT3_I0.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT3_I0.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT3_I0.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT3_I0.XSL  = \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I1_LUT2_O.XAB ;
  assign \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT3_I0.XAB  = \i(1) ;
  assign \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT3_I0.XA1  = \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O.XAB ;
  assign \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT3_I0.XA2  = \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O.XAB ;
  assign \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT3_I0.XB1  = \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O.XAB ;
  assign \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT3_I0.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O.XSL  = \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O.XSL ;
  assign \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O.XB2  = 1'h1;
  assign \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I0_LUT2_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I0_LUT2_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I0_LUT2_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I0_LUT2_O.XSL  = \i(5) ;
  assign \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I0_LUT2_O.XAB  = \i(4) ;
  assign \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I0_LUT2_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I0_LUT2_O.XA2  = 1'h1;
  assign \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I0_LUT2_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I0_LUT2_O.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL  = \i(2) ;
  assign \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB  = \i(3) ;
  assign \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I1_LUT2_O_I1_LUT3_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I1_LUT2_O_I1_LUT3_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I1_LUT2_O_I1_LUT3_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I1_LUT2_O_I1_LUT3_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I1_LUT2_O_I1_LUT3_O.XSL  = \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB ;
  assign \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I1_LUT2_O_I1_LUT3_O.XAB  = \i(2) ;
  assign \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I1_LUT2_O_I1_LUT3_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I1_LUT2_O_I1_LUT3_O.XA2  = \i(3) ;
  assign \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I1_LUT2_O_I1_LUT3_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I1_LUT2_O_I1_LUT3_O.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL  = \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL ;
  assign \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.XAB  = \i(0) ;
  assign \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA2  = \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB1  = \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT2_I0.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT2_I0.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT2_I0.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT2_I0.XSL  = \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.XSL ;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT2_I0.XAB  = \i(2) ;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT2_I0.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT2_I0.XA2  = 1'h1;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT2_I0.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT2_I0.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT2_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT2_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT2_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT2_O.XSL  = \i(1) ;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT2_O.XAB  = \i(0) ;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT2_O.XA1  = 1'h1;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT2_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT2_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT2_O.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.XSL  = \i(3) ;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.XAB  = \i(1) ;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA1  = \i(2) ;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL  = \i(4) ;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB  = \i(5) ;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.XA2  = 1'h1;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.XB2  = 1'h0;
  assign \DATA_dffe_Q_EN_LUT2_O.O  = 1'h0;
  assign \DATA_dffe_Q_EN_LUT2_O.I0  = 1'h0;
  assign \DATA_dffe_Q_EN_LUT2_O.I1  = 1'h0;
  assign \DATA_dffe_Q_EN_LUT2_O.XSL  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ;
  assign \DATA_dffe_Q_EN_LUT2_O.XA1  = 1'h1;
  assign \DATA_dffe_Q_EN_LUT2_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_EN_LUT2_O.XB1  = 1'h1;
  assign \DATA_dffe_Q_EN_LUT2_O.XB2  = 1'h1;
  assign \LCD_E_dffe_Q_D_LUT2_I0.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0.XSL  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I0.XAB  = \count(0) ;
  assign \LCD_E_dffe_Q_D_LUT2_I0.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0.XA2  = 1'h1;
  assign \LCD_E_dffe_Q_D_LUT2_I0.XB1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0.XB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O.XAB  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_O.XA1  = 1'h1;
  assign \LCD_E_dffe_Q_D_LUT2_O.XA2  = 1'h1;
  assign \LCD_E_dffe_Q_D_LUT2_O.XB1  = 1'h1;
  assign \LCD_E_dffe_Q_D_LUT2_O.XB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O.XSL  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O.XSL ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O.XA2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O.XB1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O.XSL  = \count(11) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O.XAB  = \count(6) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O.XA2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O.XB1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O.XB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I0_LUT3_O.XSL  = \count(14) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I0_LUT3_O.XAB  = \count(13) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I0_LUT3_O.XA1  = \count(15) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I0_LUT3_O.XA2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I0_LUT3_O.XB1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I0_LUT3_O.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10.XA2  = \DATA_dffe_Q_EN_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10.XB1  = \DATA_dffe_Q_EN_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10.XB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10_I2_mux4x0_Q.Q  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10_I2_mux4x0_Q.S0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10_I2_mux4x0_Q.S1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10_I2_mux4x0_Q.A  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10_I2_mux4x0_Q.B  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10_I2_mux4x0_Q.C  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10_I2_mux4x0_Q.D  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_2.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_2.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_2.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_2.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_2.XSL  = \count(14) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_2.XAB  = \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_O.TBS ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_2.XA1  = \count(15) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_2.XA2  = \count(15) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_2.XB1  = \count(15) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_2.XB2  = \count(15) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XSL  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XAB  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XSL ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XB1  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XB2  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O.XB2  = 1'h1;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.XA2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.XB1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL  = \count(10) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.XAB  = \count(7) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.XA2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.XB1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.XB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL  = \count(3) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XAB  = \count(2) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.XSL  = \count(1) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB  = \count(0) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.XA1  = 1'h1;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.XA2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.XB1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.XB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I1_LUT3_O.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I1_LUT3_O.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I1_LUT3_O.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I1_LUT3_O.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I1_LUT3_O.XSL  = \count(23) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I1_LUT3_O.XAB  = \count(22) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I1_LUT3_O.XA2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I1_LUT3_O.XB1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I1_LUT3_O.XB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XSL  = \count(20) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XAB  = \count(19) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA1  = \count(24) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XB1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT3_O.XSL  = \count(25) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT3_O.XAB  = \count(16) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT3_O.XA2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT3_O.XB1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT3_O.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I2_LUT2_O.XB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O.XA2  = \DATA_dffe_Q_EN_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O.XB1  = \DATA_dffe_Q_EN_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O.XB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_I2_mux4x0_Q.Q  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_I2_mux4x0_Q.S0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_I2_mux4x0_Q.S1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_I2_mux4x0_Q.A  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_I2_mux4x0_Q.B  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_I2_mux4x0_Q.C  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_I2_mux4x0_Q.D  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT4_O.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT4_O.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT4_O.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT4_O.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT4_O.I3  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT4_O.TSL  = \count(24) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT4_O.BSL  = \count(24) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT4_O.TAB  = \count(23) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT4_O.BAB  = \count(23) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT4_O.TBS  = \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT4_O.TA1  = \count(25) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT4_O.TA2  = \count(25) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT4_O.TB1  = \count(25) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT4_O.TB2  = \count(25) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT4_O.BA1  = \count(25) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT4_O.BA2  = \count(25) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT4_O.BB1  = \count(25) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT4_O.BB2  = \count(25) ;
  assign \DATA_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I2_LUT2_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I2_LUT2_O.XA2  = 1'h1;
  assign \DATA_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I2_LUT2_O.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1.XA2  = \DATA_dffe_Q_EN_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1.XB1  = \DATA_dffe_Q_EN_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1.XB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1_I2_mux4x0_Q.Q  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1_I2_mux4x0_Q.S0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1_I2_mux4x0_Q.S1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1_I2_mux4x0_Q.A  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1_I2_mux4x0_Q.B  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1_I2_mux4x0_Q.C  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1_I2_mux4x0_Q.D  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O.XSL  = \count(23) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O.XAB  = \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O.XA1  = \count(24) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O.XA2  = \count(24) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O.XB1  = \count(24) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O.XB2  = \count(24) ;
  assign \DATA_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I2_LUT2_O.XAB  = \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB ;
  assign \DATA_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I2_LUT2_O.XSL  = \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_O.XSL ;
  assign \DATA_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I2_LUT2_O.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2.XA2  = \DATA_dffe_Q_EN_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2.XB1  = \DATA_dffe_Q_EN_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2.XB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2_I2_mux4x0_Q.Q  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2_I2_mux4x0_Q.S0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2_I2_mux4x0_Q.S1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2_I2_mux4x0_Q.A  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2_I2_mux4x0_Q.B  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2_I2_mux4x0_Q.C  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2_I2_mux4x0_Q.D  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O.XSL  = \count(23) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O.XA2  = 1'h1;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O.XB1  = 1'h1;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O.XB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_I1_LUT4_O.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_I1_LUT4_O.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_I1_LUT4_O.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_I1_LUT4_O.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_I1_LUT4_O.I3  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_I1_LUT4_O.TSL  = \count(21) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_I1_LUT4_O.BSL  = \count(21) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_I1_LUT4_O.TAB  = \count(20) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_I1_LUT4_O.BAB  = \count(20) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_I1_LUT4_O.TBS  = \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1_I0_LUT3_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_I1_LUT4_O.TA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_I1_LUT4_O.TA2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_I1_LUT4_O.TB1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_I1_LUT4_O.TB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_I1_LUT4_O.BA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_I1_LUT4_O.BA2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_I1_LUT4_O.BB1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_I1_LUT4_O.BB2  = \count(22) ;
  assign \DATA_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I2_LUT2_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I2_LUT2_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I1_LUT2_O.XB2  = 1'h1;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3.XA2  = \DATA_dffe_Q_EN_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3.XB1  = \DATA_dffe_Q_EN_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3.XB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3_I2_mux4x0_Q.Q  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3_I2_mux4x0_Q.S0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3_I2_mux4x0_Q.S1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3_I2_mux4x0_Q.A  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3_I2_mux4x0_Q.B  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3_I2_mux4x0_Q.C  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3_I2_mux4x0_Q.D  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1.XAB  = \count(22) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1.XA2  = 1'h1;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1.XB1  = 1'h1;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1.XB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1_I0_LUT3_O.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1_I0_LUT3_O.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1_I0_LUT3_O.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1_I0_LUT3_O.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1_I0_LUT3_O.XSL  = \count(20) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1_I0_LUT3_O.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1_I0_LUT3_O.XA2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1_I0_LUT3_O.XB1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1_I0_LUT3_O.XB2  = \count(21) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL  = \count(18) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB  = \count(17) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1  = \count(21) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I1_LUT2_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I1_LUT2_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I1_LUT2_O.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4.XA2  = \DATA_dffe_Q_EN_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4.XB1  = \DATA_dffe_Q_EN_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4.XB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4_I2_mux4x0_Q.Q  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4_I2_mux4x0_Q.S0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4_I2_mux4x0_Q.S1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4_I2_mux4x0_Q.A  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4_I2_mux4x0_Q.B  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4_I2_mux4x0_Q.C  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4_I2_mux4x0_Q.D  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_1.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_1.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_1.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_1.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_1.XSL  = \count(20) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_1.XAB  = \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1_I0_LUT3_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_1.XA1  = \count(21) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_1.XA2  = \count(21) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_1.XB1  = \count(21) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_1.XB2  = \count(21) ;
  assign \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I1_LUT2_O.XSL  = \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I1_LUT3_O.XAB ;
  assign \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I1_LUT2_O.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5.XA2  = \DATA_dffe_Q_EN_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5.XB1  = \DATA_dffe_Q_EN_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5.XB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5_I2_mux4x0_Q.Q  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5_I2_mux4x0_Q.S0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5_I2_mux4x0_Q.S1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5_I2_mux4x0_Q.A  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5_I2_mux4x0_Q.B  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5_I2_mux4x0_Q.C  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5_I2_mux4x0_Q.D  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_2.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_2.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_2.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_2.XSL  = \count(20) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_2.XAB  = \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1_I0_LUT3_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_2.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_2.XA2  = 1'h1;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_2.XB1  = 1'h1;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_2.XB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_I3.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_I3.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_I3.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_I3.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_I3.I3  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_I3.TSL  = \count(18) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_I3.BSL  = \count(18) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_I3.TAB  = \count(17) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_I3.BAB  = \count(17) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_I3.TBS  = \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_4_I1_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_I3.TA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_I3.TA2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_I3.TB1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_I3.TB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_I3.BA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_I3.BA2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_I3.BB1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_I3.BB2  = \count(19) ;
  assign \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I1_LUT2_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I1_LUT2_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O.XB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_6.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_6.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_6.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_6.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_6.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_6.XA2  = \DATA_dffe_Q_EN_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_6.XB1  = \DATA_dffe_Q_EN_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_6.XB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_6_I2_mux4x0_Q.Q  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_6_I2_mux4x0_Q.S0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_6_I2_mux4x0_Q.S1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_6_I2_mux4x0_Q.A  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_6_I2_mux4x0_Q.B  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_6_I2_mux4x0_Q.C  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_6_I2_mux4x0_Q.D  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_3.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_3.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_3.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_3.XSL  = \count(19) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_3.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_3.XA2  = 1'h1;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_3.XB1  = 1'h1;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_3.XB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_3_I1_LUT2_O.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_3_I1_LUT2_O.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_3_I1_LUT2_O.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_3_I1_LUT2_O.XSL  = \count(18) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_3_I1_LUT2_O.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_3_I1_LUT2_O.XA2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_3_I1_LUT2_O.XB1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_3_I1_LUT2_O.XB2  = 1'h1;
  assign \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O.XA2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7.XA2  = \DATA_dffe_Q_EN_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7.XB1  = \DATA_dffe_Q_EN_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7.XB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7_I2_mux4x0_Q.Q  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7_I2_mux4x0_Q.S0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7_I2_mux4x0_Q.S1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7_I2_mux4x0_Q.A  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7_I2_mux4x0_Q.B  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7_I2_mux4x0_Q.C  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7_I2_mux4x0_Q.D  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_4.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_4.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_4.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_4.XSL  = \count(18) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_4.XAB  = \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_3_I1_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_4.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_4.XA2  = 1'h1;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_4.XB1  = 1'h1;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_4.XB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_4_I1_LUT2_O.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_4_I1_LUT2_O.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_4_I1_LUT2_O.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_4_I1_LUT2_O.XSL  = \count(17) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_4_I1_LUT2_O.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_4_I1_LUT2_O.XA2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_4_I1_LUT2_O.XB1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_4_I1_LUT2_O.XB2  = 1'h1;
  assign \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8.XA2  = \DATA_dffe_Q_EN_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8.XB1  = \DATA_dffe_Q_EN_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8.XB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8_I2_mux4x0_Q.Q  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8_I2_mux4x0_Q.S0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8_I2_mux4x0_Q.S1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8_I2_mux4x0_Q.A  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8_I2_mux4x0_Q.B  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8_I2_mux4x0_Q.C  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8_I2_mux4x0_Q.D  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5.XSL  = \count(17) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5.XAB  = \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_4_I1_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5.XA2  = 1'h1;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5.XB1  = 1'h1;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5.XB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_O.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_O.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_O.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_O.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_O.I3  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_O.TSL  = \count(15) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_O.BSL  = \count(15) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_O.TAB  = \count(14) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_O.BAB  = \count(14) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_O.TA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_O.TA2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_O.TB1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_O.TB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_O.BA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_O.BA2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_O.BB1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_O.BB2  = \count(16) ;
  assign \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9.XA2  = \DATA_dffe_Q_EN_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9.XB1  = \DATA_dffe_Q_EN_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9.XB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9_I2_mux4x0_Q.Q  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9_I2_mux4x0_Q.S0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9_I2_mux4x0_Q.S1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9_I2_mux4x0_Q.A  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9_I2_mux4x0_Q.B  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9_I2_mux4x0_Q.C  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9_I2_mux4x0_Q.D  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_6.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_6.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_6.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_6.XAB  = \count(16) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_6.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_6.XA2  = 1'h1;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_6.XB1  = 1'h1;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_6.XB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_6_I0_LUT3_O.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_6_I0_LUT3_O.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_6_I0_LUT3_O.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_6_I0_LUT3_O.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_6_I0_LUT3_O.XSL  = \count(14) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_6_I0_LUT3_O.XAB  = \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_O.TBS ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_6_I0_LUT3_O.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_6_I0_LUT3_O.XA2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_6_I0_LUT3_O.XB1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_6_I0_LUT3_O.XB2  = \count(15) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O.XB1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I1_LUT3_O.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I1_LUT3_O.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I1_LUT3_O.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I1_LUT3_O.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I1_LUT3_O.XSL  = \count(4) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I1_LUT3_O.XAB  = \count(12) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I1_LUT3_O.XA1  = \count(5) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I1_LUT3_O.XA2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I1_LUT3_O.XB1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I1_LUT3_O.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I2_LUT3_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I2_LUT3_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I2_LUT3_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I2_LUT3_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I2_LUT3_O.XSL  = \count(9) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I2_LUT3_O.XAB  = \count(8) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I2_LUT3_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I2_LUT3_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I2_LUT3_O.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.XSL  = \count(11) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.XAB  = \count(6) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.XB2  = 1'h1;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I0_LUT3_O.XSL  = \count(14) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I0_LUT3_O.XAB  = \count(13) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I0_LUT3_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I0_LUT3_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I0_LUT3_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I0_LUT3_O.XB2  = \count(15) ;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.XA2  = 1'h1;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11.XA2  = \DATA_dffe_Q_EN_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11.XB1  = \DATA_dffe_Q_EN_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11.XB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11_I2_mux4x0_Q.Q  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11_I2_mux4x0_Q.S0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11_I2_mux4x0_Q.S1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11_I2_mux4x0_Q.A  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11_I2_mux4x0_Q.B  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11_I2_mux4x0_Q.C  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11_I2_mux4x0_Q.D  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_7.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_7.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_7.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_7.XSL  = \count(14) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_7.XAB  = \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_O.TBS ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_7.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_7.XA2  = 1'h1;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_7.XB1  = 1'h1;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_7.XB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT4_I3.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT4_I3.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT4_I3.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT4_I3.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT4_I3.I3  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT4_I3.TSL  = \count(11) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT4_I3.BSL  = \count(11) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT4_I3.TAB  = \count(12) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT4_I3.BAB  = \count(12) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT4_I3.TBS  = LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT4_I3.TA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT4_I3.TA2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT4_I3.TB1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT4_I3.TB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT4_I3.BA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT4_I3.BA2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT4_I3.BB1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT4_I3.BB2  = \count(13) ;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12.XA2  = \DATA_dffe_Q_EN_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12.XB1  = \DATA_dffe_Q_EN_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12.XB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12_I2_mux4x0_Q.Q  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12_I2_mux4x0_Q.S0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12_I2_mux4x0_Q.S1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12_I2_mux4x0_Q.A  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12_I2_mux4x0_Q.B  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12_I2_mux4x0_Q.C  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12_I2_mux4x0_Q.D  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_3.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_3.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_3.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_3.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_3.XSL  = \count(12) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_3.XAB  = \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_8.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_3.XA1  = \count(13) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_3.XA2  = \count(13) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_3.XB1  = \count(13) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_3.XB2  = \count(13) ;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_13.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_13.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_13.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_13.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_13.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_13.XA2  = \DATA_dffe_Q_EN_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_13.XB1  = \DATA_dffe_Q_EN_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_13.XB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_13_I2_mux4x0_Q.Q  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_13_I2_mux4x0_Q.S0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_13_I2_mux4x0_Q.S1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_13_I2_mux4x0_Q.A  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_13_I2_mux4x0_Q.B  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_13_I2_mux4x0_Q.C  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_13_I2_mux4x0_Q.D  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_8.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_8.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_8.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_8.XSL  = \count(12) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_8.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_8.XA2  = 1'h1;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_8.XB1  = 1'h1;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_8.XB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT2_I1.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT2_I1.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT2_I1.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT2_I1.XSL  = \count(11) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT2_I1.XAB  = LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT2_I1.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT2_I1.XA2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT2_I1.XB1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT2_I1.XB2  = 1'h1;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB1  = \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL ;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14.XA2  = \DATA_dffe_Q_EN_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14.XB1  = \DATA_dffe_Q_EN_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14.XB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14_I2_mux4x0_Q.Q  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14_I2_mux4x0_Q.S0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14_I2_mux4x0_Q.S1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14_I2_mux4x0_Q.A  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14_I2_mux4x0_Q.B  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14_I2_mux4x0_Q.C  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14_I2_mux4x0_Q.D  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT2_I1_1.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT2_I1_1.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT2_I1_1.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT2_I1_1.XSL  = \count(11) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT2_I1_1.XAB  = LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT2_I1_1.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT2_I1_1.XA2  = 1'h1;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT2_I1_1.XB1  = 1'h1;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT2_I1_1.XB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2.I3  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TSL  = \count(7) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2.BSL  = \count(7) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TAB  = \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O.XA1 ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2.BAB  = \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O.XA1 ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TBS  = \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_I1_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TA2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TB1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2.BA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2.BA2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2.BB1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2.BB2  = \count(10) ;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_15.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_15.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_15.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_15.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_15.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_15.XA2  = \DATA_dffe_Q_EN_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_15.XB1  = \DATA_dffe_Q_EN_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_15.XB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_15_I2_mux4x0_Q.Q  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_15_I2_mux4x0_Q.S0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_15_I2_mux4x0_Q.S1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_15_I2_mux4x0_Q.A  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_15_I2_mux4x0_Q.B  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_15_I2_mux4x0_Q.C  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_15_I2_mux4x0_Q.D  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1.XSL  = \count(10) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1.XAB  = LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1.XA2  = 1'h1;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1.XB1  = 1'h1;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1.XB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0.XSL  = \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O.XA1 ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0.XA2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0.XB1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0.XB2  = 1'h1;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.XSL  = \count(8) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.XAB  = \count(9) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.XA2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.XB1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.XB2  = 1'h1;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1_O_LUT3_I1.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1_O_LUT3_I1.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1_O_LUT3_I1.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1_O_LUT3_I1.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1_O_LUT3_I1.XSL  = LCD_E_dffe_Q_D_LUT2_I1_O;
  assign \LCD_E_dffe_Q_D_LUT2_I1_O_LUT3_I1.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1_O_LUT3_I1.XA2  = \DATA_dffe_Q_EN_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I1_O_LUT3_I1.XB1  = \DATA_dffe_Q_EN_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I1_O_LUT3_I1.XB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1_O_mux4x0_B.Q  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1_O_mux4x0_B.S0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1_O_mux4x0_B.S1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1_O_mux4x0_B.A  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1_O_mux4x0_B.B  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1_O_mux4x0_B.C  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1_O_mux4x0_B.D  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1.XAB  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I1.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1.XA2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1.XB1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1.XB2  = 1'h1;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_4.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_4.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_4.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_4.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_4.XSL  = \count(8) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_4.XAB  = \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_4.XA1  = \count(9) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_4.XA2  = \count(9) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_4.XB1  = \count(9) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_4.XB2  = \count(9) ;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O.XB2  = \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O.XB1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1_1_O_LUT3_I1.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1_1_O_LUT3_I1.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1_1_O_LUT3_I1.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1_1_O_LUT3_I1.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1_1_O_LUT3_I1.XSL  = LCD_E_dffe_Q_D_LUT2_I1_1_O;
  assign \LCD_E_dffe_Q_D_LUT2_I1_1_O_LUT3_I1.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1_1_O_LUT3_I1.XA2  = \DATA_dffe_Q_EN_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I1_1_O_LUT3_I1.XB1  = \DATA_dffe_Q_EN_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I1_1_O_LUT3_I1.XB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1_1_O_mux4x0_B.Q  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1_1_O_mux4x0_B.S0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1_1_O_mux4x0_B.S1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1_1_O_mux4x0_B.A  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1_1_O_mux4x0_B.B  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1_1_O_mux4x0_B.C  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1_1_O_mux4x0_B.D  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1_1.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1_1.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1_1.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1_1.XAB  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I1_1.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1_1.XA2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1_1.XB1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1_1.XB2  = 1'h1;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_9.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_9.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_9.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_9.XSL  = \count(8) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_9.XAB  = \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_9.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_9.XA2  = 1'h1;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_9.XB1  = 1'h1;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_9.XB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_I1_LUT2_O.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_I1_LUT2_O.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_I1_LUT2_O.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_I1_LUT2_O.XSL  = \count(7) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_I1_LUT2_O.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_I1_LUT2_O.XA2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_I1_LUT2_O.XB1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_I1_LUT2_O.XB2  = 1'h1;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O.XA2  = \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O.XAB  = \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I1_LUT3_O.XSL ;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16.XA2  = \DATA_dffe_Q_EN_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16.XB1  = \DATA_dffe_Q_EN_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16.XB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16_I2_mux4x0_Q.Q  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16_I2_mux4x0_Q.S0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16_I2_mux4x0_Q.S1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16_I2_mux4x0_Q.A  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16_I2_mux4x0_Q.B  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16_I2_mux4x0_Q.C  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16_I2_mux4x0_Q.D  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_10.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_10.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_10.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_10.XSL  = \count(7) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_10.XAB  = \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_I1_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_10.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_10.XA2  = 1'h1;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_10.XB1  = 1'h1;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_10.XB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O.I3  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O.TSL  = \count(6) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O.BSL  = \count(6) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O.TAB  = \count(4) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O.BAB  = \count(4) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O.TBS  = \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_12.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O.TA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O.TA2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O.TB1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O.TB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O.BA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O.BA2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O.BB1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O.BB2  = \count(5) ;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17.XA2  = \DATA_dffe_Q_EN_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17.XB1  = \DATA_dffe_Q_EN_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17.XB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17_I2_mux4x0_Q.Q  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17_I2_mux4x0_Q.S0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17_I2_mux4x0_Q.S1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17_I2_mux4x0_Q.A  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17_I2_mux4x0_Q.B  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17_I2_mux4x0_Q.C  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17_I2_mux4x0_Q.D  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_5.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_5.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_5.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_5.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_5.XSL  = \count(5) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_5.XAB  = \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_11.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_5.XA1  = \count(6) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_5.XA2  = \count(6) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_5.XB1  = \count(6) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_5.XB2  = \count(6) ;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1_2_O_LUT3_I1.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1_2_O_LUT3_I1.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1_2_O_LUT3_I1.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1_2_O_LUT3_I1.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1_2_O_LUT3_I1.XSL  = LCD_E_dffe_Q_D_LUT2_I1_2_O;
  assign \LCD_E_dffe_Q_D_LUT2_I1_2_O_LUT3_I1.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1_2_O_LUT3_I1.XA2  = \DATA_dffe_Q_EN_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I1_2_O_LUT3_I1.XB1  = \DATA_dffe_Q_EN_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I1_2_O_LUT3_I1.XB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1_2_O_mux4x0_B.Q  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1_2_O_mux4x0_B.S0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1_2_O_mux4x0_B.S1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1_2_O_mux4x0_B.A  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1_2_O_mux4x0_B.B  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1_2_O_mux4x0_B.C  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1_2_O_mux4x0_B.D  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1_2.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1_2.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1_2.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1_2.XAB  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I1_2.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1_2.XA2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1_2.XB1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I1_2.XB2  = 1'h1;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_11.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_11.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_11.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_11.XSL  = \count(5) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_11.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_11.XA2  = 1'h1;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_11.XB1  = 1'h1;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_11.XB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_5_I2_LUT2_O.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_5_I2_LUT2_O.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_5_I2_LUT2_O.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_5_I2_LUT2_O.XSL  = \count(4) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_5_I2_LUT2_O.XAB  = \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_12.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_5_I2_LUT2_O.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_5_I2_LUT2_O.XA2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_5_I2_LUT2_O.XB1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_5_I2_LUT2_O.XB2  = 1'h1;
  assign \DATA_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XA2  = \DATA_dffe_Q_D_LUT3_O_1.XAB ;
  assign \DATA_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18.XA2  = \DATA_dffe_Q_EN_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18.XB1  = \DATA_dffe_Q_EN_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18.XB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18_I2_mux4x0_Q.Q  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18_I2_mux4x0_Q.S0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18_I2_mux4x0_Q.S1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18_I2_mux4x0_Q.A  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18_I2_mux4x0_Q.B  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18_I2_mux4x0_Q.C  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18_I2_mux4x0_Q.D  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_12.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_12.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_12.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_12.XSL  = \count(4) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_12.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_12.XA2  = 1'h1;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_12.XB1  = 1'h1;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_12.XB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O_I3_LUT4_O.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O_I3_LUT4_O.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O_I3_LUT4_O.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O_I3_LUT4_O.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O_I3_LUT4_O.I3  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O_I3_LUT4_O.TSL  = \count(2) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O_I3_LUT4_O.BSL  = \count(2) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O_I3_LUT4_O.TAB  = \count(1) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O_I3_LUT4_O.BAB  = \count(1) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O_I3_LUT4_O.TBS  = \count(0) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O_I3_LUT4_O.TA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O_I3_LUT4_O.TA2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O_I3_LUT4_O.TB1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O_I3_LUT4_O.TB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O_I3_LUT4_O.BA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O_I3_LUT4_O.BA2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O_I3_LUT4_O.BB1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O_I3_LUT4_O.BB2  = \count(3) ;
  assign \DATA_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XSL  = \DATA_dffe_Q_D_LUT3_O.XA1 ;
  assign \DATA_dffe_Q_D_mux4x0_Q_S0_LUT3_O.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19.XA2  = \DATA_dffe_Q_EN_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19.XB1  = \DATA_dffe_Q_EN_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19.XB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19_I2_mux4x0_Q.Q  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19_I2_mux4x0_Q.S0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19_I2_mux4x0_Q.S1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19_I2_mux4x0_Q.A  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19_I2_mux4x0_Q.B  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19_I2_mux4x0_Q.C  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19_I2_mux4x0_Q.D  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_13.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_13.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_13.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_13.XSL  = \count(3) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_13.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_13.XA2  = 1'h1;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_13.XB1  = 1'h1;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_13.XB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_13_I1_LUT3_O.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_13_I1_LUT3_O.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_13_I1_LUT3_O.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_13_I1_LUT3_O.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_13_I1_LUT3_O.XSL  = \count(1) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_13_I1_LUT3_O.XAB  = \count(0) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_13_I1_LUT3_O.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_13_I1_LUT3_O.XA2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_13_I1_LUT3_O.XB1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_13_I1_LUT3_O.XB2  = \count(2) ;
  assign \DATA_dffe_Q_D_mux4x0_Q_S0_LUT3_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_S0_LUT3_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_S0_LUT3_O.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20.XA2  = \DATA_dffe_Q_EN_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20.XB1  = \DATA_dffe_Q_EN_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20.XB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20_I2_mux4x0_Q.Q  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20_I2_mux4x0_Q.S0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20_I2_mux4x0_Q.S1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20_I2_mux4x0_Q.A  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20_I2_mux4x0_Q.B  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20_I2_mux4x0_Q.C  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20_I2_mux4x0_Q.D  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_6.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_6.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_6.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_6.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_6.XSL  = \count(1) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_6.XAB  = \count(0) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_6.XA1  = \count(2) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_6.XA2  = \count(2) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_6.XB1  = \count(2) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_6.XB2  = \count(2) ;
  assign \DATA_dffe_Q_D_mux4x0_Q_1_D_LUT2_O.XB2  = 1'h1;
  assign \DATA_dffe_Q_D_mux4x0_Q_1_D_LUT2_O.XB1  = 1'h1;
  assign \DATA_dffe_Q_D_mux4x0_Q_1_D_LUT2_O.XA2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21.XA2  = \DATA_dffe_Q_EN_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21.XB1  = \DATA_dffe_Q_EN_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21.XB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21_I2_mux4x0_Q.Q  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21_I2_mux4x0_Q.S0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21_I2_mux4x0_Q.S1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21_I2_mux4x0_Q.A  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21_I2_mux4x0_Q.B  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21_I2_mux4x0_Q.C  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21_I2_mux4x0_Q.D  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_14.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_14.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_14.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_14.XSL  = \count(1) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_14.XAB  = \count(0) ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_14.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_14.XA2  = 1'h1;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_14.XB1  = 1'h1;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_14.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_1_D_LUT2_O.XA1  = 1'h1;
  assign \DATA_dffe_Q_D_mux4x0_Q_1_D_LUT2_O.XAB  = \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_I1.XSL ;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1.I0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1.I1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1.I2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1.XSL  = LCD_E_dffe_Q_D_LUT2_I0_O;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1.XA1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1.XA2  = \DATA_dffe_Q_EN_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1.XB1  = \DATA_dffe_Q_EN_LUT2_O.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1.XB2  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_mux4x0_B.Q  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_mux4x0_B.S0  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_mux4x0_B.S1  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_mux4x0_B.A  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_mux4x0_B.B  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_mux4x0_B.C  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_mux4x0_B.D  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_mux4x0_B_D_LUT1_O.O  = 1'h0;
  assign \LCD_E_dffe_Q_D_LUT2_I0_O_mux4x0_B_D_LUT1_O.I0  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_I0.O  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_I0.I0  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_I0.I1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_I0.I2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_I0.XSL  = \i(31) ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_I0.XAB  = \LCD_RS_dffe_Q_D_LUT3_O.XAB ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_I0.XA1  = \LCD_RS_dffe_Q_D_LUT3_O.XA1 ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_I0.XA2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_I0.XB1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_I0.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_1_D_LUT2_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_1_D_LUT2_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_1_D_LUT2_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O.XAB  = \i(30) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O.XA1  = \i(31) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O.XA2  = \i(31) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O.XB1  = \i(31) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.I3  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.TSL  = \i(28) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.BSL  = \i(28) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.TAB  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2_I1_LUT3_O.XSL ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.BAB  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2_I1_LUT3_O.XSL ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.TBS  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2_I1_LUT3_O.XAB ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.TA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.TA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.TB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.TB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.BA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.BA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.BB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.BB2  = \i(29) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O_I2_LUT3_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O_I2_LUT3_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O_I2_LUT3_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O_I2_LUT3_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O_I2_LUT3_O.XAB  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.BAB ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O_I2_LUT3_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O_I2_LUT3_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O_I2_LUT3_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT3_O.XSL  = \i(26) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT3_O.XAB  = \i(22) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT3_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT3_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT3_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT3_O.XB2  = \i(27) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O_I1_LUT3_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O_I1_LUT3_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O_I1_LUT3_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O_I1_LUT3_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O_I1_LUT3_O.XSL  = \i(24) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O_I1_LUT3_O.XAB  = \i(23) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O_I1_LUT3_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O_I1_LUT3_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O_I1_LUT3_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O_I1_LUT3_O.XB2  = \i(25) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O.XB2  = \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XAB ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6.XAB  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6.XA1  = \i(23) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6.XA2  = \i(23) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6_I1_LUT3_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6_I1_LUT3_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6_I1_LUT3_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6_I1_LUT3_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6_I1_LUT3_O.XSL  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.BAB ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6_I1_LUT3_O.XAB  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2_I1_LUT3_O.XAB ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6_I1_LUT3_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6_I1_LUT3_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6_I1_LUT3_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6_I1_LUT3_O.XB2  = \i(22) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O.XAB  = \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O.XSL  = \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_I0.XSL ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_7.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_7.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_7.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_7.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_7.XAB  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_7.XA1  = \i(22) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_7.XA2  = \i(22) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_7.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_7.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8_I1_LUT2_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8_I1_LUT2_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8_I1_LUT2_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8_I1_LUT2_O.XSL  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.BAB ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8_I1_LUT2_O.XAB  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2_I1_LUT3_O.XAB ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8_I1_LUT2_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8_I1_LUT2_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8_I1_LUT2_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8_I1_LUT2_O.XB2  = 1'h1;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O_I2_LUT2_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O_I2_LUT2_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O_I2_LUT2_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O_I2_LUT2_O.XSL  = \i(21) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O_I2_LUT2_O.XAB  = \i(20) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O_I2_LUT2_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O_I2_LUT2_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O_I2_LUT2_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O_I2_LUT2_O.XB2  = 1'h1;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8.XSL  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_7.XSL ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8.XA1  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8_I2_LUT3_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8_I2_LUT3_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8_I2_LUT3_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8_I2_LUT3_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8_I2_LUT3_O.XSL  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2_I1_LUT3_O.XAB ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8_I2_LUT3_O.XAB  = \i(20) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8_I2_LUT3_O.XA1  = \i(21) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8_I2_LUT3_O.XA2  = \i(21) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8_I2_LUT3_O.XB1  = \i(21) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8_I2_LUT3_O.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_1.D  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_1.C  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_9.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_9.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_9.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_9.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_9.XSL  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2_I1_LUT3_O.XAB ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_9.XAB  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_9.XA1  = \i(20) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_9.XA2  = \i(20) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_9.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_9.XB2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.O  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.I0  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.I1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.I2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.XSL  = LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.XA1  = \i(31) ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.XA2  = \i(31) ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.XB1  = \i(31) ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.XB2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I0.O  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I0.I0  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I0.I1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I0.I2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I0.XSL  = \LCD_RS_dffe_Q_D_LUT3_O.XAB ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I0.XAB  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT2_O.XAB ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I0.XA1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I0.XA2  = \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB2 ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I0.XB1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I0.XB2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I0_I2_LUT2_O.O  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I0_I2_LUT2_O.I0  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I0_I2_LUT2_O.I1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I0_I2_LUT2_O.XSL  = \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_I0.XSL ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I0_I2_LUT2_O.XAB  = \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I0_I2_LUT2_O.XA1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I0_I2_LUT2_O.XA2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I0_I2_LUT2_O.XB1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I0_I2_LUT2_O.XB2  = 1'h1;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XSL  = \i(3) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XAB  = \i(2) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XB2  = 1'h1;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0_I1_LUT2_O_I1_LUT2_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0_I1_LUT2_O_I1_LUT2_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0_I1_LUT2_O_I1_LUT2_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0_I1_LUT2_O_I1_LUT2_O.XSL  = \i(1) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0_I1_LUT2_O_I1_LUT2_O.XAB  = \i(0) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0_I1_LUT2_O_I1_LUT2_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0_I1_LUT2_O_I1_LUT2_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0_I1_LUT2_O_I1_LUT2_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0_I1_LUT2_O_I1_LUT2_O.XB2  = 1'h1;
  assign \DATA_dffe_Q_D_mux4x0_Q_1.B  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_1.A  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_1.S1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27.XA2  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27.XB1  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27.XB2  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I1_LUT3_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I1_LUT3_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I1_LUT3_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I1_LUT3_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I1_LUT3_O.XSL  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.XAB ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I1_LUT3_O.XAB  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I2_LUT4_O.BAB ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I1_LUT3_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I1_LUT3_O.XA2  = \i(0) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I1_LUT3_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I1_LUT3_O.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I2_LUT2_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I2_LUT2_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I2_LUT2_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I2_LUT2_O.XSL  = \i(0) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I2_LUT2_O.XAB  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.XSL ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I2_LUT2_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I2_LUT2_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I2_LUT2_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I2_LUT2_O.XB2  = 1'h1;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT3_I2.O  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT3_I2.I0  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT3_I2.I1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT3_I2.I2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT3_I2.XSL  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT3_I2.XAB  = \LCD_RS_dffe_Q_D_LUT3_O.XAB ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT3_I2.XA1  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.XAB ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT3_I2.XA2  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.XAB ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT3_I2.XB1  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.XAB ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT3_I2.XB2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O.O  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O.I0  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O.I1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O.XSL  = \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O.XAB  = \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XAB ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O.XA1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O.XA2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O.XB1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O.XB2  = 1'h1;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I2_LUT2_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I2_LUT2_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I2_LUT2_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL  = \i(5) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB  = \i(4) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I2_LUT2_O.XA1  = 1'h1;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I2_LUT2_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I2_LUT2_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I2_LUT2_O.XB2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.O  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.I0  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.I1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.I2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL  = \i(7) ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB  = \i(6) ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.XB1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.XB2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O.XSL  = \i(25) ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O.XAB  = \i(24) ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O.XA2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O.XB1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_1.S0  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_1.Q  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_1.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_1.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_1.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_1.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_1.I3  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_1.TSL  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_1.BSL  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_1.TAB  = \i(24) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_1.BAB  = \i(24) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_1.TBS  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5.XSL ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_1.TA1  = \i(25) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_1.TA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_1.TB1  = \i(25) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_1.TB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_1.BA1  = \i(25) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_1.BA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_1.BB1  = \i(25) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_1.BB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5.XAB  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5.XA1  = \i(24) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5.XA2  = \i(24) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.I3  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.TSL  = \i(22) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.BSL  = \i(22) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.TAB  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.BAB ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.TBS  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2_I1_LUT3_O.XAB ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.TA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.TA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.TB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.TB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.BA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.BA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.BB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.BB2  = \i(23) ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.O  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.I0  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.I1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.XSL  = \i(27) ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB  = \i(26) ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.XA1  = 1'h1;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.XA2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.XB1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O.XB2  = \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O.XA1 ;
  assign \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O_I2_LUT2_O.XB2  = 1'h1;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O.I3  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O.TSL  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O.BSL  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O.TAB  = \i(26) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O.BAB  = \i(26) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O.TBS  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_4.XSL ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O.TA1  = \i(27) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O.TA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O.TB1  = \i(27) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O.TB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O.BA1  = \i(27) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O.BA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O.BB1  = \i(27) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O.BB2  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O_I2_LUT2_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O_I2_LUT2_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O_I2_LUT2_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_4.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_4.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_4.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_4.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_4.XAB  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_4.XA1  = \i(26) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_4.XA2  = \i(26) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_4.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_4.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O.I3  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O.TSL  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O_I2_LUT3_O.XSL ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O.BSL  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O_I2_LUT3_O.XSL ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O.TAB  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.BAB ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O.BAB  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.BAB ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O.TBS  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2_I1_LUT3_O.XAB ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O.TA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O.TA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O.TB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O.TB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O.BA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O.BA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O.BB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O.BB2  = \i(22) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.I3  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.TSL  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.BSL ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.TAB  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1_LUT2_O.XSL ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.BAB  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1_LUT2_O.XSL ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.TBS  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_22.XSL ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.TA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.TA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.TB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.TB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.BA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.BA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.BB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.BB2  = \i(6) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2_I1_LUT3_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2_I1_LUT3_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2_I1_LUT3_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2_I1_LUT3_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2_I1_LUT3_O.XSL  = \i(18) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2_I1_LUT3_O.XAB  = \i(17) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2_I1_LUT3_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2_I1_LUT3_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2_I1_LUT3_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2_I1_LUT3_O.XB2  = \i(19) ;
  assign \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O_I2_LUT2_O.XAB  = \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_I0.XSL ;
  assign \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O_I2_LUT2_O.XSL  = \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_O.XSL ;
  assign \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O_I2_LUT2_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_22.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_22.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_22.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_22.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_22.XAB  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_22.XA1  = \i(6) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_22.XA2  = \i(6) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_22.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_22.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.XSL  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23_I2_LUT3_O.XAB ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.XA2  = \i(5) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O_I2_LUT2_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O_I2_LUT2_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1.XB2  = \DATA_dffe_Q_D_LUT3_O_1.XA2 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23.XSL  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23.XA1  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_22.XSL ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23_I2_LUT3_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23_I2_LUT3_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23_I2_LUT3_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23_I2_LUT3_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23_I2_LUT3_O.XSL  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.XSL ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23_I2_LUT3_O.XA1  = \i(5) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23_I2_LUT3_O.XA2  = \i(5) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23_I2_LUT3_O.XB1  = \i(5) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23_I2_LUT3_O.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT2_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT2_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT2_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT2_O.XSL  = \i(4) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT2_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT2_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT2_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT2_O.XB2  = 1'h1;
  assign \DATA_dffe_Q_D_LUT3_O_1.XB1  = \DATA_dffe_Q_D_LUT3_O_1.XA2 ;
  assign \DATA_dffe_Q_D_LUT3_O_1.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24.XA1  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O.XSL  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23_I2_LUT3_O.XAB ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O.XAB  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.XSL ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O.XB2  = 1'h1;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT2_I1.O  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT2_I1.I0  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT2_I1.I1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT2_I1.XSL  = \i(31) ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT2_I1.XAB  = \LCD_RS_dffe_Q_D_LUT3_O.XA1 ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT2_I1.XA1  = 1'h1;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT2_I1.XA2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT2_I1.XB1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT2_I1.XB2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O.XA1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O.XB1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O.XB2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT3_O.O  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT3_O.I0  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT3_O.I1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT3_O.I2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT3_O.XAB  = \i(4) ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT3_O.XA1  = \i(5) ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT3_O.XA2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT3_O.XB1  = \i(5) ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT3_O.XB2  = \i(5) ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O.O  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O.I0  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O.I1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O.I2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL  = \i(1) ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O.XAB  = \i(2) ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O.XA1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O.XA2  = \i(3) ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB1  = \i(3) ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2  = \i(3) ;
  assign \DATA_dffe_Q_D_LUT3_O_1.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0.XSL  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.XSL ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0.XA1  = DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0.XA2  = DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0.XB2  = DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XAB  = \i(1) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XB2  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.XAB  = \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XAB ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.XA2  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.XB1  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL  = \i(1) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB  = \i(0) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.XA1  = 1'h1;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.XB2  = 1'h1;
  assign \DATA_dffe_Q_D_LUT3_O_1.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_1.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25.XSL  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.XSL ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25.XB1  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25.XB2  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I2_LUT3_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I2_LUT3_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I2_LUT3_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I2_LUT3_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I2_LUT3_O.XSL  = \i(2) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I2_LUT3_O.XAB  = \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I2_LUT3_O.XA1  = \i(3) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I2_LUT3_O.XA2  = \i(3) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I2_LUT3_O.XB1  = \i(3) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I2_LUT3_O.XB2  = \i(3) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O.XSL  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.XSL ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O.XA2  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O.XB2  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O_I2_LUT2_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O_I2_LUT2_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O_I2_LUT2_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O_I2_LUT2_O.XSL  = \i(3) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O_I2_LUT2_O.XAB  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O_I2_LUT2_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O_I2_LUT2_O.XA2  = 1'h1;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O_I2_LUT2_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O_I2_LUT2_O.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O.XB1  = 1'h1;
  assign \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O.XA2  = 1'h1;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26.XAB  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.XSL ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26.XA2  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26.XB1  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I1_LUT2_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I1_LUT2_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I1_LUT2_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I1_LUT2_O.XSL  = \i(2) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I1_LUT2_O.XAB  = \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I1_LUT2_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I1_LUT2_O.XA2  = 1'h1;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I1_LUT2_O.XB1  = 1'h1;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I1_LUT2_O.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O.XSL  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.XSL ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O.XA1  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O.XA2  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O.XB2  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O_I2_LUT2_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O_I2_LUT2_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O_I2_LUT2_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O_I2_LUT2_O.XSL  = \i(2) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O_I2_LUT2_O.XAB  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O_I2_LUT2_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O_I2_LUT2_O.XA2  = 1'h1;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O_I2_LUT2_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O_I2_LUT2_O.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O_I0_LUT3_O.XSL  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O_I0_LUT3_O.XAB  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XSL ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O_I0_LUT3_O.XA1  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O_I0_LUT3_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O_I0_LUT3_O.XB1  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O_I0_LUT3_O.XB2  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.XA1 ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.O  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.I0  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.I1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.I2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL  = \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I2_LUT4_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I2_LUT4_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I2_LUT4_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I2_LUT4_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I2_LUT4_O.I3  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I2_LUT4_O.TSL  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT2_O.XAB ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I2_LUT4_O.BSL  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT2_O.XAB ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I2_LUT4_O.TAB  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I2_LUT4_O.BAB ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I2_LUT4_O.TBS  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.XSL ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I2_LUT4_O.TA1  = \i(4) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I2_LUT4_O.TA2  = \i(4) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I2_LUT4_O.TB1  = \i(4) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I2_LUT4_O.TB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I2_LUT4_O.BA1  = \i(4) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I2_LUT4_O.BA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I2_LUT4_O.BB1  = \i(4) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I2_LUT4_O.BB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I1_LUT3_O_I2_LUT2_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I1_LUT3_O_I2_LUT2_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I1_LUT3_O_I2_LUT2_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I1_LUT3_O_I2_LUT2_O.XSL  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XSL ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I1_LUT3_O_I2_LUT2_O.XAB  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I1_LUT3_O_I2_LUT2_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I1_LUT3_O_I2_LUT2_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I1_LUT3_O_I2_LUT2_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I1_LUT3_O_I2_LUT2_O.XB2  = 1'h1;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I2.O  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I2.I0  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I2.I1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I2.I2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I2.XSL  = \LCD_RS_dffe_Q_D_LUT3_O.XAB ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I2.XAB  = LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I2.XA1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I2.XA2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I2.XB1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.O  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.I0  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.I1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB  = \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O.XA2 ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XA1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XA2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XB1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XB2  = 1'h1;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.O  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.I0  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.I1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.XA1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.XA2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.XB1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.XB2  = 1'h1;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.O  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.I0  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.I1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.I2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.XSL  = \i(10) ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.XAB  = \i(9) ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.XA2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.XB1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.XB2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.XSL  = \i(21) ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.XAB  = \i(20) ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.XA2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.XB1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.XB2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.O  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.I0  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.I1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.XSL  = \i(23) ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB  = \i(22) ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.XA1  = 1'h1;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.XA2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.XB1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.XB2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.O  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.I0  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.I1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.I2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.XSL  = \i(11) ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.XAB  = \i(8) ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.XA2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.XB1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.XB2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.XSL  = \i(13) ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.XAB  = \i(12) ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.XA2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.XB1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.XB2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.O  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.I0  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.I1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.XSL  = \i(15) ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB  = \i(14) ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.XA1  = 1'h1;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.XA2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.XB1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.XB2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_O.O  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_O.I0  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_O.I1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_O.I2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_O.XSL  = \i(17) ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_O.XAB  = \i(16) ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_O.XB1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_O.XB2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O.O  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O.I0  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O.I1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL  = \i(19) ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB  = \i(18) ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O.XA1  = 1'h1;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O.XA2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O.XB1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O.XA1  = 1'h1;
  assign \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O.XSL  = \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_O.XSL ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2.I3  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2.TSL  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2.BSL  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2.TAB  = \i(18) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2.BAB  = \i(18) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2.TBS  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_10.XSL ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2.TA1  = \i(19) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2.TA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2.TB1  = \i(19) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2.TB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2.BA1  = \i(19) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2.BA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2.BB1  = \i(19) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2.BB2  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_10.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_10.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_10.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_10.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_10.XAB  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_10.XA1  = \i(18) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_10.XA2  = \i(18) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_10.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_10.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O.XSL  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1_LUT2_O.XSL ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O.XAB  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1_LUT2_O.XAB ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O.XB2  = \i(17) ;
  assign \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O.XB2  = \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB ;
  assign \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O.XB1  = \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB ;
  assign \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O.XA2  = \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11.XAB  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11.XA1  = \i(17) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11.XA2  = \i(17) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1_LUT2_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1_LUT2_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1_LUT2_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1_LUT2_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1_LUT2_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1_LUT2_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1_LUT2_O.XB2  = 1'h1;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT3_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT3_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT3_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT3_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT3_O.XSL  = \i(15) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT3_O.XAB  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12_I1_LUT3_O.XSL ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT3_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT3_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT3_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT3_O.XB2  = \i(16) ;
  assign \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12.XAB  = \i(16) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12.XA2  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12.XB1  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12_I1_LUT3_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12_I1_LUT3_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12_I1_LUT3_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12_I1_LUT3_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12_I1_LUT3_O.XAB  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1_LUT2_O.XAB ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12_I1_LUT3_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12_I1_LUT3_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12_I1_LUT3_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12_I1_LUT3_O.XB2  = \i(15) ;
  assign \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13.XAB  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13.XA1  = \i(15) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13.XA2  = \i(15) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13_I1_LUT2_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13_I1_LUT2_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13_I1_LUT2_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13_I1_LUT2_O.XSL  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12_I1_LUT3_O.XSL ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13_I1_LUT2_O.XAB  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1_LUT2_O.XAB ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13_I1_LUT2_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13_I1_LUT2_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13_I1_LUT2_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13_I1_LUT2_O.XB2  = 1'h1;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13_I1_LUT2_O_I0_LUT3_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13_I1_LUT2_O_I0_LUT3_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13_I1_LUT2_O_I0_LUT3_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13_I1_LUT2_O_I0_LUT3_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13_I1_LUT2_O_I0_LUT3_O.XSL  = \i(13) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13_I1_LUT2_O_I0_LUT3_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13_I1_LUT2_O_I0_LUT3_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13_I1_LUT2_O_I0_LUT3_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13_I1_LUT2_O_I0_LUT3_O.XB2  = \i(14) ;
  assign \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0.XB1  = \DATA_dffe_Q_D_LUT3_O.XSL ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14.XAB  = \i(14) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14.XA2  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14.XB1  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14_I1_LUT3_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14_I1_LUT3_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14_I1_LUT3_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14_I1_LUT3_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14_I1_LUT3_O.XSL  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13_I1_LUT2_O_I0_LUT3_O.XAB ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14_I1_LUT3_O.XAB  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1_LUT2_O.XAB ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14_I1_LUT3_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14_I1_LUT3_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14_I1_LUT3_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14_I1_LUT3_O.XB2  = \i(13) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0.XA2  = \DATA_dffe_Q_D_LUT3_O.XSL ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0.XA1  = \DATA_dffe_Q_D_LUT3_O.XSL ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0.XAB  = \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I1_LUT3_O.XSL ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15.XAB  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15.XA1  = \i(13) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15.XA2  = \i(13) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15_I1_LUT2_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15_I1_LUT2_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15_I1_LUT2_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15_I1_LUT2_O.XSL  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13_I1_LUT2_O_I0_LUT3_O.XAB ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15_I1_LUT2_O.XAB  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1_LUT2_O.XAB ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15_I1_LUT2_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15_I1_LUT2_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15_I1_LUT2_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15_I1_LUT2_O.XB2  = 1'h1;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15_I1_LUT2_O_I0_LUT3_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15_I1_LUT2_O_I0_LUT3_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15_I1_LUT2_O_I0_LUT3_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15_I1_LUT2_O_I0_LUT3_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15_I1_LUT2_O_I0_LUT3_O.XSL  = \i(11) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15_I1_LUT2_O_I0_LUT3_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15_I1_LUT2_O_I0_LUT3_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15_I1_LUT2_O_I0_LUT3_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15_I1_LUT2_O_I0_LUT3_O.XB2  = \i(12) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16.XAB  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16.XA1  = \i(12) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16.XA2  = \i(12) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16_I1_LUT3_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16_I1_LUT3_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16_I1_LUT3_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16_I1_LUT3_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16_I1_LUT3_O.XSL  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15_I1_LUT2_O_I0_LUT3_O.XAB ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16_I1_LUT3_O.XAB  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1_LUT2_O.XAB ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16_I1_LUT3_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16_I1_LUT3_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16_I1_LUT3_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16_I1_LUT3_O.XB2  = \i(11) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0.O  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17.XAB  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17.XA1  = \i(11) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17.XA2  = \i(11) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17_I1_LUT2_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17_I1_LUT2_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17_I1_LUT2_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17_I1_LUT2_O.XSL  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15_I1_LUT2_O_I0_LUT3_O.XAB ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17_I1_LUT2_O.XAB  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1_LUT2_O.XAB ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17_I1_LUT2_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17_I1_LUT2_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17_I1_LUT2_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17_I1_LUT2_O.XB2  = 1'h1;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17_I1_LUT2_O_I0_LUT3_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17_I1_LUT2_O_I0_LUT3_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17_I1_LUT2_O_I0_LUT3_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17_I1_LUT2_O_I0_LUT3_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17_I1_LUT2_O_I0_LUT3_O.XSL  = \i(9) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17_I1_LUT2_O_I0_LUT3_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17_I1_LUT2_O_I0_LUT3_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17_I1_LUT2_O_I0_LUT3_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17_I1_LUT2_O_I0_LUT3_O.XB2  = \i(10) ;
  assign \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O.XA2  = 1'h1;
  assign \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18.XAB  = \i(10) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18.XA2  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18.XB1  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18_I1_LUT3_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18_I1_LUT3_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18_I1_LUT3_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18_I1_LUT3_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18_I1_LUT3_O.XSL  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17_I1_LUT2_O_I0_LUT3_O.XAB ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18_I1_LUT3_O.XAB  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1_LUT2_O.XAB ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18_I1_LUT3_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18_I1_LUT3_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18_I1_LUT3_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18_I1_LUT3_O.XB2  = \i(9) ;
  assign \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_19.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_19.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_19.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_19.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_19.XAB  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_19.XA1  = \i(9) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_19.XA2  = \i(9) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_19.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_19.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I1_LUT2_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I1_LUT2_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I1_LUT2_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I1_LUT2_O.XSL  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17_I1_LUT2_O_I0_LUT3_O.XAB ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I1_LUT2_O.XAB  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1_LUT2_O.XAB ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I1_LUT2_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I1_LUT2_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I1_LUT2_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I1_LUT2_O.XB2  = 1'h1;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I1_LUT2_O_I0_LUT2_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I1_LUT2_O_I0_LUT2_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I1_LUT2_O_I0_LUT2_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I1_LUT2_O_I0_LUT2_O.XSL  = \i(8) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I1_LUT2_O_I0_LUT2_O.XAB  = \i(7) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I1_LUT2_O_I0_LUT2_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I1_LUT2_O_I0_LUT2_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I1_LUT2_O_I0_LUT2_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I1_LUT2_O_I0_LUT2_O.XB2  = 1'h1;
  assign \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q.D  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20.XSL  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_19.XSL ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20.XA1  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I2_LUT3_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I2_LUT3_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I2_LUT3_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I2_LUT3_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I2_LUT3_O.XSL  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1_LUT2_O.XAB ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I2_LUT3_O.XAB  = \i(7) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I2_LUT3_O.XA1  = \i(8) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I2_LUT3_O.XA2  = \i(8) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I2_LUT3_O.XB1  = \i(8) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I2_LUT3_O.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q.C  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q.B  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q.A  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_21.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_21.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_21.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_21.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_21.XSL  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1_LUT2_O.XAB ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_21.XAB  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_21.XA1  = \i(7) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_21.XA2  = \i(7) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_21.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_21.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.XSL  = \i(6) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.XAB  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_22.XSL ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.XB2  = 1'h1;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I1.O  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I1.I0  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I1.I1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I1.I2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I1.XSL  = \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB2 ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I1.XAB  = \i(31) ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I1.XA1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I1.XA2  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT2_O.XAB ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I1.XB1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I1.XB2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.XSL  = \i(29) ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.XAB  = \i(28) ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA1  = \i(30) ;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.XB1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q.S1  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q.S0  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q.Q  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2.XAB  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2.XA1  = \i(29) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2.XA2  = \i(29) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2_I1_LUT3_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2_I1_LUT3_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2_I1_LUT3_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2_I1_LUT3_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2_I1_LUT3_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2_I1_LUT3_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2_I1_LUT3_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2_I1_LUT3_O.XB2  = \i(28) ;
  assign \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O.XSL  = \DATA_dffe_Q_D_mux4x0_Q_1_D_LUT2_O.XSL ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_3.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_3.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_3.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_3.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_3.XAB  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_3.XA1  = \i(28) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_3.XA2  = \i(28) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_3.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_3.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_3_I1_LUT2_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_3_I1_LUT2_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_3_I1_LUT2_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_3_I1_LUT2_O.XSL  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2_I1_LUT3_O.XSL ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_3_I1_LUT2_O.XAB  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2_I1_LUT3_O.XAB ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_3_I1_LUT2_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_3_I1_LUT2_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_3_I1_LUT2_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_3_I1_LUT2_O.XB2  = 1'h1;
  assign \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_1.O  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_1.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_1.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_1.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_1.XSL  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O.XSL ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_1.XAB  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_1.XA1  = \i(30) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_1.XA2  = \i(30) ;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_1.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_1.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O.XB2  = 1'h1;
  assign \LCD_RS_dffe_Q_D_LUT3_O.XB2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O.XB1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O.XA2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O.XSL  = \i(31) ;
  assign \LCD_RS_dffe_Q_D_LUT3_O.I2  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O.I1  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O.I0  = 1'h0;
  assign \LCD_RS_dffe_Q_D_LUT3_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_LUT3_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O.XA2  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O.XB1  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O.XB2  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I1_LUT3_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I1_LUT3_O.I0  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I1_LUT3_O.I1  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I1_LUT3_O.I2  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I1_LUT3_O.XSL  = \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O.XSL ;
  assign \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I1_LUT3_O.XAB  = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0.XSL ;
  assign \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I1_LUT3_O.XA1  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I1_LUT3_O.XA2  = \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O.XSL ;
  assign \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I1_LUT3_O.XB1  = \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O.XSL ;
  assign \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I1_LUT3_O.XB2  = \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O.XSL ;
  assign \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.O  = 1'h0;
  assign \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.I0  = 1'h0;
  assign DATA_dffe_Q_D_LUT3_O_1_I0 = \DATA_dffe_Q_D_LUT3_O_1.XA2 ;
  assign DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0 = \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O.XSL ;
  assign DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O_I0 = \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O.XA1 ;
  assign DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I1 = \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O.XAB ;
  assign DATA_dffe_Q_D_LUT3_O_1_I1 = \DATA_dffe_Q_D_LUT3_O_1.XSL ;
  assign DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I0 = \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O.XSL ;
  assign DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1 = \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O.XAB ;
  assign DATA_dffe_Q_D_LUT3_O_1_I2 = \DATA_dffe_Q_D_LUT3_O_1.XAB ;
  assign DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I1 = \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O.XSL ;
  assign DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I1_LUT2_O_I1 = \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I1_LUT2_O.XAB ;
  assign DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2 = \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O.XAB ;
  assign DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O_I1 = \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O.XAB ;
  assign DATA_dffe_Q_D_LUT3_O_I0 = \DATA_dffe_Q_D_LUT3_O.XA1 ;
  assign DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0 = \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O.XA1 ;
  assign DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0 = \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.XSL ;
  assign DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1 = \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O.XSL ;
  assign DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0 = \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL ;
  assign DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1 = \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL ;
  assign DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I2 = \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I1_LUT3_O.XSL ;
  assign DATA_dffe_Q_D_LUT3_O_I1 = \DATA_dffe_Q_D_LUT3_O.XSL ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0_I1 = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0.XSL ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0_I1_LUT2_O_I1 = \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0 = \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XAB ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2 = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0.XAB ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1 = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XSL ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0 = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O.XSL ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I0 = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O.XB2 ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I2 = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O.XAB ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0 = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O_I2_LUT3_O.XA2 ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1 = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11.XSL ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12_I1 = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12.XSL ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13_I1 = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13.XSL ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13_I1_LUT2_O_I0 = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12_I1_LUT3_O.XSL ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14_I1 = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14.XSL ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15_I1 = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15.XSL ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15_I1_LUT2_O_I0 = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13_I1_LUT2_O_I0_LUT3_O.XAB ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16_I1 = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16.XSL ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17_I1 = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17.XSL ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17_I1_LUT2_O_I0 = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15_I1_LUT2_O_I0_LUT3_O.XAB ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18_I1 = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18.XSL ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I1 = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_19.XSL ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I1_LUT2_O_I0 = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17_I1_LUT2_O_I0_LUT3_O.XAB ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I2 = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20.XAB ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23_I2 = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23.XAB ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1 = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24.XSL ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0 = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23_I2_LUT3_O.XAB ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_22.XSL ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1_O = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1_LUT2_O.XAB ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I2 = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24.XAB ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0 = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25.XA1 ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O_I2 = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O.XAB ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I2 = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25.XAB ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0 = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26.XA1 ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O_I0 = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O.XA1 ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O_I2 = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O.XAB ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I1 = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26.XSL ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I1 = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27.XSL ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I1_LUT3_O_I2 = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I2_LUT4_O.BAB ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I2 = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27.XAB ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2_I1 = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2.XSL ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_3_I1 = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_3.XSL ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1 = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5.XSL ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6_I1 = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6.XSL ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8_I1 = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_7.XSL ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8_I2 = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8.XAB ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1 = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O.XSL ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O_I2 = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2_I1_LUT3_O.XSL ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0 = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O_I2_LUT3_O.XB2 ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3 = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_10.XSL ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1 = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1_LUT2_O.XSL ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2_I1 = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.BSL ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2_O = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2_I1_LUT3_O.XAB ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3 = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_4.XSL ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O_I1 = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O_I2_LUT3_O.XSL ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O_I2 = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.BAB ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I1 = \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_I0.XSL ;
  assign DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I2 = \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB ;
  assign DATA_dffe_Q_D_LUT3_O_I2 = \DATA_dffe_Q_D_LUT3_O.XAB ;
  assign DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I1 = \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O.XSL ;
  assign DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2 = \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O.XAB ;
  assign DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0 = \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA1 ;
  assign DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1 = \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL ;
  assign DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1 = \DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB ;
  assign DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2 = \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I1_LUT3_O.XAB ;
  assign DATA_dffe_Q_D_mux4x0_Q_1_D_LUT2_O_I1 = \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_I1.XSL ;
  assign DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I0 = \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O.XSL ;
  assign DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1 = \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O.XAB ;
  assign DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O_I1 = \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O.XSL ;
  assign DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O_I2 = \DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O.XAB ;
  assign DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I0 = \DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_O.XSL ;
  assign DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I1 = \DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O.XAB ;
  assign DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1_I0 = \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1.XB2 ;
  assign DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0 = \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O.XA2 ;
  assign DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O_I0 = \DATA_dffe_Q_D_LUT3_O_1_I0_LUT2_O_I0_LUT3_O.XSL ;
  assign DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O_I1 = \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I0_LUT3_O.XSL ;
  assign DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2 = \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O.XAB ;
  assign DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O_I1 = \DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O.XAB ;
  assign DATA_dffe_Q_D_mux4x0_Q_D = \DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O.XA1 ;
  assign DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0 = \DATA_dffe_Q_D_mux4x0_Q_1_D_LUT2_O.XSL ;
  assign DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I0 = \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O.XA1 ;
  assign DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I1 = \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O.XSL ;
  assign DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I2 = \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O.XAB ;
  assign DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I2 = \DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA1 ;
  assign DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I1 = \DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O.XAB ;
  assign DATA_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I2 = \DATA_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XAB ;
  assign \Datas[0](0)  = 1'h0;
  assign LCD_E_dffe_Q_D = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.XAB ;
  assign LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10_I2 = \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10.XAB ;
  assign LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11_I2 = \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11.XAB ;
  assign LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12_I2 = \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12.XAB ;
  assign LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_13_I2 = \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_13.XAB ;
  assign LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14_I2 = \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14.XAB ;
  assign LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_15_I2 = \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_15.XAB ;
  assign LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16_I2 = \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16.XAB ;
  assign LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17_I2 = \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17.XAB ;
  assign LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18_I2 = \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18.XAB ;
  assign LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19_I2 = \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19.XAB ;
  assign LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1_I2 = \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1.XAB ;
  assign LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20_I2 = \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20.XAB ;
  assign LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21_I2 = \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21.XAB ;
  assign LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2_I2 = \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2.XAB ;
  assign LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3_I2 = \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3.XAB ;
  assign LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4_I2 = \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4.XAB ;
  assign LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5_I2 = \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5.XAB ;
  assign LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_6_I2 = \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_6.XAB ;
  assign LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7_I2 = \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7.XAB ;
  assign LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8_I2 = \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8.XAB ;
  assign LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9_I2 = \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9.XAB ;
  assign LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_I2 = \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O.XAB ;
  assign LCD_E_dffe_Q_D_LUT2_I0_O_mux4x0_B_Q = \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1.XAB ;
  assign LCD_E_dffe_Q_D_LUT2_I1_1_O_mux4x0_B_Q = \LCD_E_dffe_Q_D_LUT2_I1_1_O_LUT3_I1.XAB ;
  assign LCD_E_dffe_Q_D_LUT2_I1_2_O_mux4x0_B_Q = \LCD_E_dffe_Q_D_LUT2_I1_2_O_LUT3_I1.XAB ;
  assign LCD_E_dffe_Q_D_LUT2_I1_O_mux4x0_B_Q = \LCD_E_dffe_Q_D_LUT2_I1_O_LUT3_I1.XAB ;
  assign LCD_E_dffe_Q_D_LUT2_O_I0 = \LCD_E_dffe_Q_D_LUT2_O.XSL ;
  assign LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I0 = \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O.XB2 ;
  assign LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I1 = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O.XSL ;
  assign LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2 = \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O.XAB ;
  assign LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0 = \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O.XA1 ;
  assign LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_I1 = \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0.XAB ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O(1)  = \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21.XSL ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O(10)  = \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_15.XSL ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O(11)  = \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14.XSL ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O(12)  = \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_13.XSL ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O(13)  = \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12.XSL ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O(14)  = \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11.XSL ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O(15)  = \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10.XSL ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O(16)  = \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9.XSL ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O(17)  = \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8.XSL ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O(18)  = \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7.XSL ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O(19)  = \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_6.XSL ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O(2)  = \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20.XSL ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O(20)  = \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5.XSL ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O(21)  = \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4.XSL ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O(22)  = \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3.XSL ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O(23)  = \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2.XSL ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O(24)  = \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1.XSL ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O(25)  = \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O.XSL ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O(3)  = \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19.XSL ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O(4)  = \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18.XSL ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O(5)  = \LCD_E_dffe_Q_D_LUT2_I1_2.XSL ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O(6)  = \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17.XSL ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O(7)  = \LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16.XSL ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O(8)  = \LCD_E_dffe_Q_D_LUT2_I1_1.XSL ;
  assign \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O(9)  = \LCD_E_dffe_Q_D_LUT2_I1.XSL ;
  assign LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_13_I1 = \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_13.XAB ;
  assign LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1_I0 = \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1.XSL ;
  assign LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_2_I1 = \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1_I0_LUT3_O.XAB ;
  assign LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_3_I1 = \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_3.XAB ;
  assign LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_4_I1 = \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_3_I1_LUT2_O.XAB ;
  assign LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1 = \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_4_I1_LUT2_O.XAB ;
  assign LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_6_I0 = \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_6.XSL ;
  assign LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_I1 = \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O.XAB ;
  assign LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O_5_I2 = \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_11.XAB ;
  assign LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3 = \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_I1_LUT2_O.XAB ;
  assign LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O_I3 = \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_12.XAB ;
  assign LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT2_I1_O = \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_8.XAB ;
  assign LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT4_I3_O = \LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_O.TBS ;
  assign LCD_E_dffe_Q_D_LUT2_O_I1 = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O.XAB ;
  assign LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I0 = \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.XB2 ;
  assign LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0 = \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT3_O.XA1 ;
  assign LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I1 = \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.XSL ;
  assign LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0 = \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I1_LUT3_O.XA1 ;
  assign LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2 = \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.XAB ;
  assign LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0 = \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.XA1 ;
  assign LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0 = \LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA1 ;
  assign LCD_RS_dffe_Q_D_LUT3_O_I0 = \LCD_RS_dffe_Q_D_LUT3_O.XA1 ;
  assign LCD_RS_dffe_Q_D_LUT3_O_I0_LUT2_I1_O = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.XA1 ;
  assign LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_I0_O = \DATA_dffe_Q_EN_LUT2_O.XAB ;
  assign LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0 = \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O.XA2 ;
  assign LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1_O = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.XA1 ;
  assign LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I2_O = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.XA1 ;
  assign LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0 = \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.XSL ;
  assign LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0 = \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.XA1 ;
  assign LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0 = \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.XA1 ;
  assign LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1 = \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB ;
  assign LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0 = \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.XA1 ;
  assign LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0 = \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.XA1 ;
  assign LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1 = \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O.XSL ;
  assign LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0 = \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB2 ;
  assign LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I0_I2 = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT2_O.XAB ;
  assign LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I0_O = \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.XAB ;
  assign LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O = \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I2.XB2 ;
  assign LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1 = \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL ;
  assign LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0 = \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA1 ;
  assign LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I2 = \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O.XAB ;
  assign LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1 = \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT3_O.XSL ;
  assign LCD_RS_dffe_Q_D_LUT3_O_I2 = \LCD_RS_dffe_Q_D_LUT3_O.XAB ;
  assign LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1 = \LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XAB ;
  assign LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0 = \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA1 ;
  assign LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0 = \LCD_RS_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O.XA1 ;
  assign LCD_RS_dffe_Q_D_LUT3_O_I2_LUT3_I2_O = \DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.XSL ;
endmodule
