Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "secureip" -o "G:/hwpractice/cpu_on_nexys_3/cpu_tb_isim_beh.exe" -prj "G:/hwpractice/cpu_on_nexys_3/cpu_tb_beh.prj" "work.cpu_tb" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "G:/hwpractice/cpu_on_nexys_3/opcode.vhd" into library work
Parsing VHDL file "G:/hwpractice/cpu_on_nexys_3/wrbk_ctrl.vhd" into library work
Parsing VHDL file "G:/hwpractice/cpu_on_nexys_3/stor_ctrl.vhd" into library work
Parsing VHDL file "G:/hwpractice/cpu_on_nexys_3/memwr_ctrl.vhd" into library work
Parsing VHDL file "G:/hwpractice/cpu_on_nexys_3/io_ctrl.vhd" into library work
Parsing VHDL file "G:/hwpractice/cpu_on_nexys_3/hex_to_7seg.vhd" into library work
Parsing VHDL file "G:/hwpractice/cpu_on_nexys_3/fetch_ctrl.vhd" into library work
Parsing VHDL file "G:/hwpractice/cpu_on_nexys_3/clock_ctrl.vhd" into library work
Parsing VHDL file "G:/hwpractice/cpu_on_nexys_3/alu_ctrl.vhd" into library work
Parsing VHDL file "G:/hwpractice/cpu_on_nexys_3/cpu.vhd" into library work
Parsing VHDL file "G:/hwpractice/cpu_on_nexys_3/cpu_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package opcode
Compiling architecture behavioral of entity clock_ctrl [clock_ctrl_default]
Compiling architecture behavioral of entity fetch_ctrl [fetch_ctrl_default]
Compiling architecture behavioral of entity alu_ctrl [alu_ctrl_default]
Compiling architecture behavioral of entity stor_ctrl [stor_ctrl_default]
Compiling architecture behavioral of entity wrbk_ctrl [wrbk_ctrl_default]
Compiling architecture behavioral of entity memwr_ctrl [memwr_ctrl_default]
Compiling architecture behavioral of entity io_ctrl [io_ctrl_default]
Compiling architecture behavioral of entity hex_to_7seg [hex_to_7seg_default]
Compiling architecture behavioral of entity cpu [cpu_default]
Compiling architecture behavior of entity cpu_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 24 VHDL Units
Built simulation executable G:/hwpractice/cpu_on_nexys_3/cpu_tb_isim_beh.exe
Fuse Memory Usage: 32856 KB
Fuse CPU Usage: 609 ms
