 
****************************************
check_design summary:
Version:     I-2013.12-SP3
Date:        Sun Dec 16 11:16:17 2018
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     64
    Feedthrough (LINT-29)                                          64

Cells                                                              64
    Connected to power or ground (LINT-32)                         63
    Nets connected to multiple pins on same cell (LINT-33)          1

Nets                                                               96
    Unloaded nets (LINT-2)                                         96
--------------------------------------------------------------------------------

Warning: In design 'topcell', net 'bo6[1]' driven by pin 'pe6/bo[1]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'bo6[2]' driven by pin 'pe6/bo[2]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'bo6[3]' driven by pin 'pe6/bo[3]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'bo6[4]' driven by pin 'pe6/bo[4]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'bo6[5]' driven by pin 'pe6/bo[5]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'bo6[6]' driven by pin 'pe6/bo[6]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'bo6[7]' driven by pin 'pe6/bo[7]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'bo6[8]' driven by pin 'pe6/bo[8]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'bo6[9]' driven by pin 'pe6/bo[9]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'bo6[10]' driven by pin 'pe6/bo[10]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'bo6[11]' driven by pin 'pe6/bo[11]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'bo6[12]' driven by pin 'pe6/bo[12]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'bo6[13]' driven by pin 'pe6/bo[13]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'bo6[14]' driven by pin 'pe6/bo[14]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'bo6[15]' driven by pin 'pe6/bo[15]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'bo6[16]' driven by pin 'pe6/bo[16]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'bo6[17]' driven by pin 'pe6/bo[17]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'bo6[18]' driven by pin 'pe6/bo[18]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'bo6[19]' driven by pin 'pe6/bo[19]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'bo6[20]' driven by pin 'pe6/bo[20]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'bo6[21]' driven by pin 'pe6/bo[21]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'bo6[22]' driven by pin 'pe6/bo[22]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'bo6[23]' driven by pin 'pe6/bo[23]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'bo6[24]' driven by pin 'pe6/bo[24]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'bo6[25]' driven by pin 'pe6/bo[25]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'bo6[26]' driven by pin 'pe6/bo[26]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'bo6[27]' driven by pin 'pe6/bo[27]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'bo6[28]' driven by pin 'pe6/bo[28]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'bo6[29]' driven by pin 'pe6/bo[29]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'bo6[30]' driven by pin 'pe6/bo[30]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'bo6[31]' driven by pin 'pe6/bo[31]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'bo6[32]' driven by pin 'pe6/bo[32]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'go6[1]' driven by pin 'pe6/go[1]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'go6[2]' driven by pin 'pe6/go[2]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'go6[3]' driven by pin 'pe6/go[3]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'go6[4]' driven by pin 'pe6/go[4]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'go6[5]' driven by pin 'pe6/go[5]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'go6[6]' driven by pin 'pe6/go[6]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'go6[7]' driven by pin 'pe6/go[7]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'go6[8]' driven by pin 'pe6/go[8]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'go6[9]' driven by pin 'pe6/go[9]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'go6[10]' driven by pin 'pe6/go[10]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'go6[11]' driven by pin 'pe6/go[11]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'go6[12]' driven by pin 'pe6/go[12]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'go6[13]' driven by pin 'pe6/go[13]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'go6[14]' driven by pin 'pe6/go[14]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'go6[15]' driven by pin 'pe6/go[15]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'go6[16]' driven by pin 'pe6/go[16]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'go6[17]' driven by pin 'pe6/go[17]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'go6[18]' driven by pin 'pe6/go[18]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'go6[19]' driven by pin 'pe6/go[19]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'go6[20]' driven by pin 'pe6/go[20]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'go6[21]' driven by pin 'pe6/go[21]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'go6[22]' driven by pin 'pe6/go[22]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'go6[23]' driven by pin 'pe6/go[23]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'go6[24]' driven by pin 'pe6/go[24]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'go6[25]' driven by pin 'pe6/go[25]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'go6[26]' driven by pin 'pe6/go[26]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'go6[27]' driven by pin 'pe6/go[27]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'go6[28]' driven by pin 'pe6/go[28]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'go6[29]' driven by pin 'pe6/go[29]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'go6[30]' driven by pin 'pe6/go[30]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'go6[31]' driven by pin 'pe6/go[31]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'go6[32]' driven by pin 'pe6/go[32]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'ao6[1]' driven by pin 'pe6/ao[1]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'ao6[2]' driven by pin 'pe6/ao[2]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'ao6[3]' driven by pin 'pe6/ao[3]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'ao6[4]' driven by pin 'pe6/ao[4]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'ao6[5]' driven by pin 'pe6/ao[5]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'ao6[6]' driven by pin 'pe6/ao[6]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'ao6[7]' driven by pin 'pe6/ao[7]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'ao6[8]' driven by pin 'pe6/ao[8]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'ao6[9]' driven by pin 'pe6/ao[9]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'ao6[10]' driven by pin 'pe6/ao[10]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'ao6[11]' driven by pin 'pe6/ao[11]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'ao6[12]' driven by pin 'pe6/ao[12]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'ao6[13]' driven by pin 'pe6/ao[13]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'ao6[14]' driven by pin 'pe6/ao[14]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'ao6[15]' driven by pin 'pe6/ao[15]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'ao6[16]' driven by pin 'pe6/ao[16]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'ao6[17]' driven by pin 'pe6/ao[17]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'ao6[18]' driven by pin 'pe6/ao[18]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'ao6[19]' driven by pin 'pe6/ao[19]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'ao6[20]' driven by pin 'pe6/ao[20]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'ao6[21]' driven by pin 'pe6/ao[21]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'ao6[22]' driven by pin 'pe6/ao[22]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'ao6[23]' driven by pin 'pe6/ao[23]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'ao6[24]' driven by pin 'pe6/ao[24]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'ao6[25]' driven by pin 'pe6/ao[25]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'ao6[26]' driven by pin 'pe6/ao[26]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'ao6[27]' driven by pin 'pe6/ao[27]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'ao6[28]' driven by pin 'pe6/ao[28]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'ao6[29]' driven by pin 'pe6/ao[29]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'ao6[30]' driven by pin 'pe6/ao[30]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'ao6[31]' driven by pin 'pe6/ao[31]' has no loads. (LINT-2)
Warning: In design 'topcell', net 'ao6[32]' driven by pin 'pe6/ao[32]' has no loads. (LINT-2)
Warning: In design 'alucell', input port 'ai[32]' is connected directly to output port 'ao[32]'. (LINT-29)
Warning: In design 'alucell', input port 'ai[31]' is connected directly to output port 'ao[31]'. (LINT-29)
Warning: In design 'alucell', input port 'ai[30]' is connected directly to output port 'ao[30]'. (LINT-29)
Warning: In design 'alucell', input port 'ai[29]' is connected directly to output port 'ao[29]'. (LINT-29)
Warning: In design 'alucell', input port 'ai[28]' is connected directly to output port 'ao[28]'. (LINT-29)
Warning: In design 'alucell', input port 'ai[27]' is connected directly to output port 'ao[27]'. (LINT-29)
Warning: In design 'alucell', input port 'ai[26]' is connected directly to output port 'ao[26]'. (LINT-29)
Warning: In design 'alucell', input port 'ai[25]' is connected directly to output port 'ao[25]'. (LINT-29)
Warning: In design 'alucell', input port 'ai[24]' is connected directly to output port 'ao[24]'. (LINT-29)
Warning: In design 'alucell', input port 'ai[23]' is connected directly to output port 'ao[23]'. (LINT-29)
Warning: In design 'alucell', input port 'ai[22]' is connected directly to output port 'ao[22]'. (LINT-29)
Warning: In design 'alucell', input port 'ai[21]' is connected directly to output port 'ao[21]'. (LINT-29)
Warning: In design 'alucell', input port 'ai[20]' is connected directly to output port 'ao[20]'. (LINT-29)
Warning: In design 'alucell', input port 'ai[19]' is connected directly to output port 'ao[19]'. (LINT-29)
Warning: In design 'alucell', input port 'ai[18]' is connected directly to output port 'ao[18]'. (LINT-29)
Warning: In design 'alucell', input port 'ai[17]' is connected directly to output port 'ao[17]'. (LINT-29)
Warning: In design 'alucell', input port 'ai[16]' is connected directly to output port 'ao[16]'. (LINT-29)
Warning: In design 'alucell', input port 'ai[15]' is connected directly to output port 'ao[15]'. (LINT-29)
Warning: In design 'alucell', input port 'ai[14]' is connected directly to output port 'ao[14]'. (LINT-29)
Warning: In design 'alucell', input port 'ai[13]' is connected directly to output port 'ao[13]'. (LINT-29)
Warning: In design 'alucell', input port 'ai[12]' is connected directly to output port 'ao[12]'. (LINT-29)
Warning: In design 'alucell', input port 'ai[11]' is connected directly to output port 'ao[11]'. (LINT-29)
Warning: In design 'alucell', input port 'ai[10]' is connected directly to output port 'ao[10]'. (LINT-29)
Warning: In design 'alucell', input port 'ai[9]' is connected directly to output port 'ao[9]'. (LINT-29)
Warning: In design 'alucell', input port 'ai[8]' is connected directly to output port 'ao[8]'. (LINT-29)
Warning: In design 'alucell', input port 'ai[7]' is connected directly to output port 'ao[7]'. (LINT-29)
Warning: In design 'alucell', input port 'ai[6]' is connected directly to output port 'ao[6]'. (LINT-29)
Warning: In design 'alucell', input port 'ai[5]' is connected directly to output port 'ao[5]'. (LINT-29)
Warning: In design 'alucell', input port 'ai[4]' is connected directly to output port 'ao[4]'. (LINT-29)
Warning: In design 'alucell', input port 'ai[3]' is connected directly to output port 'ao[3]'. (LINT-29)
Warning: In design 'alucell', input port 'ai[2]' is connected directly to output port 'ao[2]'. (LINT-29)
Warning: In design 'alucell', input port 'ai[1]' is connected directly to output port 'ao[1]'. (LINT-29)
Warning: In design 'alucell', input port 'gi[32]' is connected directly to output port 'go[32]'. (LINT-29)
Warning: In design 'alucell', input port 'gi[31]' is connected directly to output port 'go[31]'. (LINT-29)
Warning: In design 'alucell', input port 'gi[30]' is connected directly to output port 'go[30]'. (LINT-29)
Warning: In design 'alucell', input port 'gi[29]' is connected directly to output port 'go[29]'. (LINT-29)
Warning: In design 'alucell', input port 'gi[28]' is connected directly to output port 'go[28]'. (LINT-29)
Warning: In design 'alucell', input port 'gi[27]' is connected directly to output port 'go[27]'. (LINT-29)
Warning: In design 'alucell', input port 'gi[26]' is connected directly to output port 'go[26]'. (LINT-29)
Warning: In design 'alucell', input port 'gi[25]' is connected directly to output port 'go[25]'. (LINT-29)
Warning: In design 'alucell', input port 'gi[24]' is connected directly to output port 'go[24]'. (LINT-29)
Warning: In design 'alucell', input port 'gi[23]' is connected directly to output port 'go[23]'. (LINT-29)
Warning: In design 'alucell', input port 'gi[22]' is connected directly to output port 'go[22]'. (LINT-29)
Warning: In design 'alucell', input port 'gi[21]' is connected directly to output port 'go[21]'. (LINT-29)
Warning: In design 'alucell', input port 'gi[20]' is connected directly to output port 'go[20]'. (LINT-29)
Warning: In design 'alucell', input port 'gi[19]' is connected directly to output port 'go[19]'. (LINT-29)
Warning: In design 'alucell', input port 'gi[18]' is connected directly to output port 'go[18]'. (LINT-29)
Warning: In design 'alucell', input port 'gi[17]' is connected directly to output port 'go[17]'. (LINT-29)
Warning: In design 'alucell', input port 'gi[16]' is connected directly to output port 'go[16]'. (LINT-29)
Warning: In design 'alucell', input port 'gi[15]' is connected directly to output port 'go[15]'. (LINT-29)
Warning: In design 'alucell', input port 'gi[14]' is connected directly to output port 'go[14]'. (LINT-29)
Warning: In design 'alucell', input port 'gi[13]' is connected directly to output port 'go[13]'. (LINT-29)
Warning: In design 'alucell', input port 'gi[12]' is connected directly to output port 'go[12]'. (LINT-29)
Warning: In design 'alucell', input port 'gi[11]' is connected directly to output port 'go[11]'. (LINT-29)
Warning: In design 'alucell', input port 'gi[10]' is connected directly to output port 'go[10]'. (LINT-29)
Warning: In design 'alucell', input port 'gi[9]' is connected directly to output port 'go[9]'. (LINT-29)
Warning: In design 'alucell', input port 'gi[8]' is connected directly to output port 'go[8]'. (LINT-29)
Warning: In design 'alucell', input port 'gi[7]' is connected directly to output port 'go[7]'. (LINT-29)
Warning: In design 'alucell', input port 'gi[6]' is connected directly to output port 'go[6]'. (LINT-29)
Warning: In design 'alucell', input port 'gi[5]' is connected directly to output port 'go[5]'. (LINT-29)
Warning: In design 'alucell', input port 'gi[4]' is connected directly to output port 'go[4]'. (LINT-29)
Warning: In design 'alucell', input port 'gi[3]' is connected directly to output port 'go[3]'. (LINT-29)
Warning: In design 'alucell', input port 'gi[2]' is connected directly to output port 'go[2]'. (LINT-29)
Warning: In design 'alucell', input port 'gi[1]' is connected directly to output port 'go[1]'. (LINT-29)
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pih[1]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pih[2]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pih[3]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pih[4]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pih[5]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pih[6]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pih[7]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pih[8]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pih[9]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pih[10]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pih[11]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pih[12]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pih[13]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pih[14]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pih[15]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pih[16]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pih[17]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pih[18]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pih[19]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pih[20]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pih[21]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pih[22]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pih[23]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pih[24]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pih[25]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pih[26]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pih[27]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pih[28]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pih[29]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pih[30]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pih[31]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'piv[1]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'piv[2]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'piv[3]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'piv[4]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'piv[5]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'piv[6]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'piv[7]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'piv[8]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'piv[9]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'piv[10]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'piv[11]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'piv[12]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'piv[13]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'piv[14]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'piv[15]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'piv[16]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'piv[17]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'piv[18]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'piv[19]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'piv[20]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'piv[21]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'piv[22]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'piv[23]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'piv[24]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'piv[25]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'piv[26]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'piv[27]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'piv[28]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'piv[29]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'piv[30]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'piv[31]' is connected to logic 0. 
Warning: In design 'topcell', a pin on submodule 'pe1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pi' is connected to logic 0. 
Warning: In design 'topcell', the same net is connected to more than one pin on submodule 'pe1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'pih[1]', 'pih[2]'', 'pih[3]', 'pih[4]', 'pih[5]', 'pih[6]', 'pih[7]', 'pih[8]', 'pih[9]', 'pih[10]', 'pih[11]', 'pih[12]', 'pih[13]', 'pih[14]', 'pih[15]', 'pih[16]', 'pih[17]', 'pih[18]', 'pih[19]', 'pih[20]', 'pih[21]', 'pih[22]', 'pih[23]', 'pih[24]', 'pih[25]', 'pih[26]', 'pih[27]', 'pih[28]', 'pih[29]', 'pih[30]', 'pih[31]', 'piv[1]', 'piv[2]', 'piv[3]', 'piv[4]', 'piv[5]', 'piv[6]', 'piv[7]', 'piv[8]', 'piv[9]', 'piv[10]', 'piv[11]', 'piv[12]', 'piv[13]', 'piv[14]', 'piv[15]', 'piv[16]', 'piv[17]', 'piv[18]', 'piv[19]', 'piv[20]', 'piv[21]', 'piv[22]', 'piv[23]', 'piv[24]', 'piv[25]', 'piv[26]', 'piv[27]', 'piv[28]', 'piv[29]', 'piv[30]', 'piv[31]', 'pi'.
1
