vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_rst_clk_wiz_1_6M_2/sim/design_1_rst_clk_wiz_1_6M_2.vhd" \
"../../../bd/design_1/ip/design_1_rst_clk_wiz_1_6M1_0/sim/design_1_rst_clk_wiz_1_6M1_0.vhd" \
"../../../bd/design_1/ip/design_1_c_addsub_0_0/sim/design_1_c_addsub_0_0.vhd" \
"../../../bd/design_1/ip/design_1_c_addsub_0_1/sim/design_1_c_addsub_0_1.vhd" \
"../../../bd/design_1/ip/design_1_c_addsub_1_0/sim/design_1_c_addsub_1_0.vhd" \
"../../../bd/design_1/ip/design_1_c_addsub_2_0/sim/design_1_c_addsub_2_0.vhd" \
"../../../bd/design_1/ip/design_1_c_addsub_3_0/sim/design_1_c_addsub_3_0.vhd" \
"../../../bd/design_1/ip/design_1_c_addsub_4_0/sim/design_1_c_addsub_4_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_clk_wiz_1_6M2_0/sim/design_1_rst_clk_wiz_1_6M2_0.vhd" \

# Do not sort compile order
nosort
