// Seed: 3774061316
module module_0 (
    input wor id_0,
    input wand id_1,
    output supply1 id_2,
    input supply0 id_3,
    input wand id_4,
    input wor id_5,
    input tri id_6
    , id_26,
    input uwire id_7,
    output tri1 id_8
    , id_27,
    input uwire id_9,
    input wand id_10,
    input tri1 id_11,
    output wor id_12,
    input uwire id_13,
    output supply1 id_14,
    output tri id_15,
    input wor id_16,
    input tri0 id_17
    , id_28,
    input supply0 id_18,
    input supply0 id_19,
    input supply1 id_20,
    input supply0 id_21,
    input tri1 id_22,
    input supply1 id_23,
    output tri1 id_24
);
  wire id_29;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1
);
  logic [7:0] id_3;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1
  );
  assign id_3 = id_3[1];
endmodule
