
*** Running vivado
    with args -log uart.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source uart.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu May  8 11:08:25 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source uart.tcl -notrace
Command: link_design -top uart -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1477.902 ; gain = 0.000 ; free physical = 1248 ; free virtual = 10557
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/srth/GamerDisk/Downloads/Basys3_Master.xdc]
Finished Parsing XDC File [/media/srth/GamerDisk/Downloads/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1685.586 ; gain = 0.000 ; free physical = 1142 ; free virtual = 10451
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.88 . Memory (MB): peak = 1770.695 ; gain = 81.141 ; free physical = 1091 ; free virtual = 10401

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 25b122d31

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2223.492 ; gain = 452.797 ; free physical = 660 ; free virtual = 9970

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 25b122d31

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2564.445 ; gain = 0.000 ; free physical = 331 ; free virtual = 9641

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 25b122d31

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2564.445 ; gain = 0.000 ; free physical = 331 ; free virtual = 9641
Phase 1 Initialization | Checksum: 25b122d31

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2564.445 ; gain = 0.000 ; free physical = 331 ; free virtual = 9641

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 25b122d31

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2564.445 ; gain = 0.000 ; free physical = 331 ; free virtual = 9641

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 25b122d31

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2564.445 ; gain = 0.000 ; free physical = 331 ; free virtual = 9641
Phase 2 Timer Update And Timing Data Collection | Checksum: 25b122d31

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2564.445 ; gain = 0.000 ; free physical = 331 ; free virtual = 9641

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 25b122d31

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2564.445 ; gain = 0.000 ; free physical = 331 ; free virtual = 9641
Retarget | Checksum: 25b122d31
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 25b122d31

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2564.445 ; gain = 0.000 ; free physical = 331 ; free virtual = 9641
Constant propagation | Checksum: 25b122d31
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2564.445 ; gain = 0.000 ; free physical = 331 ; free virtual = 9641
Phase 5 Sweep | Checksum: 30792ab8c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2564.445 ; gain = 0.000 ; free physical = 331 ; free virtual = 9641
Sweep | Checksum: 30792ab8c
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 30792ab8c

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2596.461 ; gain = 32.016 ; free physical = 331 ; free virtual = 9641
BUFG optimization | Checksum: 30792ab8c
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 30792ab8c

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2596.461 ; gain = 32.016 ; free physical = 331 ; free virtual = 9641
Shift Register Optimization | Checksum: 30792ab8c
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 30792ab8c

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2596.461 ; gain = 32.016 ; free physical = 331 ; free virtual = 9641
Post Processing Netlist | Checksum: 30792ab8c
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1fc3006b8

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2596.461 ; gain = 32.016 ; free physical = 331 ; free virtual = 9641

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2596.461 ; gain = 0.000 ; free physical = 331 ; free virtual = 9641
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1fc3006b8

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2596.461 ; gain = 32.016 ; free physical = 331 ; free virtual = 9641
Phase 9 Finalization | Checksum: 1fc3006b8

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2596.461 ; gain = 32.016 ; free physical = 331 ; free virtual = 9641
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1fc3006b8

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2596.461 ; gain = 32.016 ; free physical = 331 ; free virtual = 9641

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1fc3006b8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2596.461 ; gain = 0.000 ; free physical = 331 ; free virtual = 9641

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1fc3006b8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2596.461 ; gain = 0.000 ; free physical = 331 ; free virtual = 9641

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2596.461 ; gain = 0.000 ; free physical = 331 ; free virtual = 9641
Ending Netlist Obfuscation Task | Checksum: 1fc3006b8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2596.461 ; gain = 0.000 ; free physical = 331 ; free virtual = 9641
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2596.461 ; gain = 906.906 ; free physical = 331 ; free virtual = 9641
INFO: [Vivado 12-24828] Executing command : report_drc -file uart_drc_opted.rpt -pb uart_drc_opted.pb -rpx uart_drc_opted.rpx
Command: report_drc -file uart_drc_opted.rpt -pb uart_drc_opted.pb -rpx uart_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/srth/GamerDisk/Vivado/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /media/srth/GamerDisk/Apps/Vivado/RCCar/RCCar.runs/impl_1/uart_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2611.336 ; gain = 0.000 ; free physical = 450 ; free virtual = 9759
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2611.336 ; gain = 0.000 ; free physical = 450 ; free virtual = 9760
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2611.336 ; gain = 0.000 ; free physical = 450 ; free virtual = 9760
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2611.336 ; gain = 0.000 ; free physical = 450 ; free virtual = 9759
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2611.336 ; gain = 0.000 ; free physical = 450 ; free virtual = 9759
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2611.336 ; gain = 0.000 ; free physical = 450 ; free virtual = 9760
Write Physdb Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2611.336 ; gain = 0.000 ; free physical = 450 ; free virtual = 9760
INFO: [Common 17-1381] The checkpoint '/media/srth/GamerDisk/Apps/Vivado/RCCar/RCCar.runs/impl_1/uart_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2639.539 ; gain = 0.000 ; free physical = 430 ; free virtual = 9740
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1731e0c0a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2639.539 ; gain = 0.000 ; free physical = 430 ; free virtual = 9740
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2639.539 ; gain = 0.000 ; free physical = 430 ; free virtual = 9740

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1aa30097c

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2639.539 ; gain = 0.000 ; free physical = 415 ; free virtual = 9725

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 211eecb8d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2639.539 ; gain = 0.000 ; free physical = 415 ; free virtual = 9725

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 211eecb8d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2639.539 ; gain = 0.000 ; free physical = 415 ; free virtual = 9725
Phase 1 Placer Initialization | Checksum: 211eecb8d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2639.539 ; gain = 0.000 ; free physical = 415 ; free virtual = 9725

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 211eecb8d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2639.539 ; gain = 0.000 ; free physical = 414 ; free virtual = 9724

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 211eecb8d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2639.539 ; gain = 0.000 ; free physical = 414 ; free virtual = 9724

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 211eecb8d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2639.539 ; gain = 0.000 ; free physical = 414 ; free virtual = 9724

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 26e09055f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2663.551 ; gain = 24.012 ; free physical = 425 ; free virtual = 9735

Phase 2.5 Global Place Phase2
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.5 Global Place Phase2 | Checksum: 1e558b069

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2663.551 ; gain = 24.012 ; free physical = 425 ; free virtual = 9735
Phase 2 Global Placement | Checksum: 1e558b069

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2663.551 ; gain = 24.012 ; free physical = 425 ; free virtual = 9735

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e558b069

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2663.551 ; gain = 24.012 ; free physical = 425 ; free virtual = 9735

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b7deaae8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2663.551 ; gain = 24.012 ; free physical = 425 ; free virtual = 9735

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d9165415

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2663.551 ; gain = 24.012 ; free physical = 425 ; free virtual = 9735

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d9165415

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2663.551 ; gain = 24.012 ; free physical = 425 ; free virtual = 9735

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2cd02061a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2663.551 ; gain = 24.012 ; free physical = 425 ; free virtual = 9735

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2cd02061a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2663.551 ; gain = 24.012 ; free physical = 425 ; free virtual = 9735

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2cd02061a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2663.551 ; gain = 24.012 ; free physical = 425 ; free virtual = 9735
Phase 3 Detail Placement | Checksum: 2cd02061a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2663.551 ; gain = 24.012 ; free physical = 425 ; free virtual = 9735

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 2cd02061a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2663.551 ; gain = 24.012 ; free physical = 425 ; free virtual = 9735

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2cd02061a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2663.551 ; gain = 24.012 ; free physical = 425 ; free virtual = 9735

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2cd02061a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2663.551 ; gain = 24.012 ; free physical = 425 ; free virtual = 9735
Phase 4.3 Placer Reporting | Checksum: 2cd02061a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2663.551 ; gain = 24.012 ; free physical = 425 ; free virtual = 9735

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2663.551 ; gain = 0.000 ; free physical = 425 ; free virtual = 9735

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2663.551 ; gain = 24.012 ; free physical = 425 ; free virtual = 9735
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 285de2e90

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2663.551 ; gain = 24.012 ; free physical = 425 ; free virtual = 9735
Ending Placer Task | Checksum: 1bd56379c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2663.551 ; gain = 24.012 ; free physical = 425 ; free virtual = 9735
46 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file uart_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2663.551 ; gain = 0.000 ; free physical = 409 ; free virtual = 9719
INFO: [Vivado 12-24828] Executing command : report_utilization -file uart_utilization_placed.rpt -pb uart_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file uart_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2663.551 ; gain = 0.000 ; free physical = 410 ; free virtual = 9720
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2663.551 ; gain = 0.000 ; free physical = 410 ; free virtual = 9720
Wrote PlaceDB: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2663.551 ; gain = 0.000 ; free physical = 410 ; free virtual = 9720
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2663.551 ; gain = 0.000 ; free physical = 410 ; free virtual = 9720
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2663.551 ; gain = 0.000 ; free physical = 410 ; free virtual = 9721
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2663.551 ; gain = 0.000 ; free physical = 410 ; free virtual = 9721
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2663.551 ; gain = 0.000 ; free physical = 409 ; free virtual = 9720
Write Physdb Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2663.551 ; gain = 0.000 ; free physical = 409 ; free virtual = 9720
INFO: [Common 17-1381] The checkpoint '/media/srth/GamerDisk/Apps/Vivado/RCCar/RCCar.runs/impl_1/uart_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2663.551 ; gain = 0.000 ; free physical = 389 ; free virtual = 9700
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2663.551 ; gain = 0.000 ; free physical = 389 ; free virtual = 9700
Wrote PlaceDB: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2663.551 ; gain = 0.000 ; free physical = 389 ; free virtual = 9700
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2663.551 ; gain = 0.000 ; free physical = 389 ; free virtual = 9700
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2663.551 ; gain = 0.000 ; free physical = 389 ; free virtual = 9699
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2663.551 ; gain = 0.000 ; free physical = 389 ; free virtual = 9699
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2663.551 ; gain = 0.000 ; free physical = 387 ; free virtual = 9698
Write Physdb Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2663.551 ; gain = 0.000 ; free physical = 387 ; free virtual = 9698
INFO: [Common 17-1381] The checkpoint '/media/srth/GamerDisk/Apps/Vivado/RCCar/RCCar.runs/impl_1/uart_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f028f3d5 ConstDB: 0 ShapeSum: 2cabe770 RouteDB: a0815c57
Post Restoration Checksum: NetGraph: 4ed23ddf | NumContArr: 8be0585 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1dce2389e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2726.965 ; gain = 63.414 ; free physical = 359 ; free virtual = 9669

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1dce2389e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2757.965 ; gain = 94.414 ; free physical = 313 ; free virtual = 9623

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1dce2389e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2757.965 ; gain = 94.414 ; free physical = 313 ; free virtual = 9623
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 147
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 147
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 274596186

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2775.965 ; gain = 112.414 ; free physical = 289 ; free virtual = 9600

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 274596186

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2775.965 ; gain = 112.414 ; free physical = 289 ; free virtual = 9600

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2d5ffdfb3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2775.965 ; gain = 112.414 ; free physical = 289 ; free virtual = 9600
Phase 4 Initial Routing | Checksum: 2d5ffdfb3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2775.965 ; gain = 112.414 ; free physical = 289 ; free virtual = 9600

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
Phase 5.1 Global Iteration 0 | Checksum: 2c4a36c73

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2775.965 ; gain = 112.414 ; free physical = 289 ; free virtual = 9600
Phase 5 Rip-up And Reroute | Checksum: 2c4a36c73

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2775.965 ; gain = 112.414 ; free physical = 289 ; free virtual = 9600

Phase 6 Delay and Skew Optimization
Phase 6 Delay and Skew Optimization | Checksum: 2c4a36c73

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2775.965 ; gain = 112.414 ; free physical = 289 ; free virtual = 9600

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
Phase 7.1 Hold Fix Iter | Checksum: 2c4a36c73

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2775.965 ; gain = 112.414 ; free physical = 289 ; free virtual = 9600
Phase 7 Post Hold Fix | Checksum: 2c4a36c73

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2775.965 ; gain = 112.414 ; free physical = 289 ; free virtual = 9600

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0274257 %
  Global Horizontal Routing Utilization  = 0.0327954 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 19.1176%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 7.35294%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2c4a36c73

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2775.965 ; gain = 112.414 ; free physical = 289 ; free virtual = 9600

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2c4a36c73

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2775.965 ; gain = 112.414 ; free physical = 288 ; free virtual = 9599

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2089592cd

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2775.965 ; gain = 112.414 ; free physical = 288 ; free virtual = 9599

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2089592cd

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2775.965 ; gain = 112.414 ; free physical = 288 ; free virtual = 9599
Total Elapsed time in route_design: 16.67 secs

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 119cbf6b3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2775.965 ; gain = 112.414 ; free physical = 288 ; free virtual = 9599
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 119cbf6b3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2775.965 ; gain = 112.414 ; free physical = 288 ; free virtual = 9599

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2775.965 ; gain = 112.414 ; free physical = 283 ; free virtual = 9594
INFO: [Vivado 12-24828] Executing command : report_drc -file uart_drc_routed.rpt -pb uart_drc_routed.pb -rpx uart_drc_routed.rpx
Command: report_drc -file uart_drc_routed.rpt -pb uart_drc_routed.pb -rpx uart_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /media/srth/GamerDisk/Apps/Vivado/RCCar/RCCar.runs/impl_1/uart_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file uart_methodology_drc_routed.rpt -pb uart_methodology_drc_routed.pb -rpx uart_methodology_drc_routed.rpx
Command: report_methodology -file uart_methodology_drc_routed.rpt -pb uart_methodology_drc_routed.pb -rpx uart_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /media/srth/GamerDisk/Apps/Vivado/RCCar/RCCar.runs/impl_1/uart_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file uart_timing_summary_routed.rpt -pb uart_timing_summary_routed.pb -rpx uart_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file uart_route_status.rpt -pb uart_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file uart_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file uart_bus_skew_routed.rpt -pb uart_bus_skew_routed.pb -rpx uart_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file uart_power_routed.rpt -pb uart_power_summary_routed.pb -rpx uart_power_routed.rpx
Command: report_power -file uart_power_routed.rpt -pb uart_power_summary_routed.pb -rpx uart_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
82 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file uart_clock_utilization_routed.rpt
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2940.582 ; gain = 0.000 ; free physical = 184 ; free virtual = 9477
Wrote PlaceDB: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2940.582 ; gain = 0.000 ; free physical = 184 ; free virtual = 9476
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2940.582 ; gain = 0.000 ; free physical = 184 ; free virtual = 9476
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2940.582 ; gain = 0.000 ; free physical = 184 ; free virtual = 9477
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2940.582 ; gain = 0.000 ; free physical = 184 ; free virtual = 9477
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2940.582 ; gain = 0.000 ; free physical = 179 ; free virtual = 9472
Write Physdb Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2940.582 ; gain = 0.000 ; free physical = 181 ; free virtual = 9474
INFO: [Common 17-1381] The checkpoint '/media/srth/GamerDisk/Apps/Vivado/RCCar/RCCar.runs/impl_1/uart_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Thu May  8 11:09:14 2025...

*** Running vivado
    with args -log uart.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source uart.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu May  8 11:09:22 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source uart.tcl -notrace
Command: open_checkpoint uart_routed.dcp
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1477.984 ; gain = 0.000 ; free physical = 1623 ; free virtual = 10736
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1534.828 ; gain = 0.000 ; free physical = 1534 ; free virtual = 10647
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2142.047 ; gain = 0.000 ; free physical = 1019 ; free virtual = 10132
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2142.047 ; gain = 0.000 ; free physical = 1019 ; free virtual = 10132
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2142.047 ; gain = 0.000 ; free physical = 1019 ; free virtual = 10133
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2142.047 ; gain = 0.000 ; free physical = 1019 ; free virtual = 10133
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2142.047 ; gain = 0.000 ; free physical = 1019 ; free virtual = 10133
Read Physdb Files: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2142.047 ; gain = 0.000 ; free physical = 1019 ; free virtual = 10133
Restored from archive | CPU: 0.080000 secs | Memory: 1.283783 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2142.047 ; gain = 20.812 ; free physical = 1019 ; free virtual = 10133
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2142.047 ; gain = 0.000 ; free physical = 1019 ; free virtual = 10133
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.2 (64-bit) build 5239630
WARNING: [Vivado 12-23575] Critical violations of the methodology design rules detected. Critical violations may contribute to timing failures or cause functional issues in hardware. Run report_methodology for more information.
open_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2142.047 ; gain = 670.027 ; free physical = 1019 ; free virtual = 10133
Command: write_bitstream -force uart.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/srth/GamerDisk/Vivado/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./uart.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2665.309 ; gain = 523.262 ; free physical = 542 ; free virtual = 9657
INFO: [Common 17-206] Exiting Vivado at Thu May  8 11:09:57 2025...
