
*** Running vivado
    with args -log test_conv2D_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_conv2D_0_0.tcl



****** Vivado v2021.1.1 (64-bit)
  **** SW Build 3286242 on Wed Jul 28 13:10:47 MDT 2021
  **** IP Build 3279568 on Wed Jul 28 16:48:48 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source test_conv2D_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programs/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top test_conv2D_0_0 -part xc7z020clg400-3 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 100712
WARNING: [Synth 8-6901] identifier 'row_count' is used before its declaration [C:/Users/marc/Desktop/yolo/hardware/conv2D.v:72]
WARNING: [Synth 8-6901] identifier 'row_count' is used before its declaration [C:/Users/marc/Desktop/yolo/hardware/conv2D.v:81]
WARNING: [Synth 8-6901] identifier 'TX_count' is used before its declaration [C:/Users/marc/Desktop/yolo/hardware/conv2D.v:82]
WARNING: [Synth 8-6901] identifier 'data_count' is used before its declaration [C:/Users/marc/Desktop/yolo/hardware/conv2D.v:82]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1353.910 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'test_conv2D_0_0' [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_conv2D_0_0/synth/test_conv2D_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'conv2D' [C:/Users/marc/Desktop/yolo/hardware/conv2D.v:3]
INFO: [Synth 8-6155] done synthesizing module 'conv2D' (1#1) [C:/Users/marc/Desktop/yolo/hardware/conv2D.v:3]
INFO: [Synth 8-6155] done synthesizing module 'test_conv2D_0_0' (2#1) [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_conv2D_0_0/synth/test_conv2D_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1353.910 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1353.910 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1353.910 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1353.910 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1385.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 1385.945 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1385.945 ; gain = 32.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1385.945 ; gain = 32.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1385.945 ; gain = 32.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1385.945 ; gain = 32.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   3 Input   16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 11    
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP inst/genblk3[2].products_reg[2][2], operation Mode is: (A2*B'')'.
DSP Report: register inst/data_reg[2][2] is absorbed into DSP inst/genblk3[2].products_reg[2][2].
DSP Report: register inst/genblk1[2].genblk1[1].filter_reg[2][1] is absorbed into DSP inst/genblk3[2].products_reg[2][2].
DSP Report: register inst/genblk1[2].genblk1[2].filter_reg[2][2] is absorbed into DSP inst/genblk3[2].products_reg[2][2].
DSP Report: register inst/genblk3[2].products_reg[2][2] is absorbed into DSP inst/genblk3[2].products_reg[2][2].
DSP Report: operator p_0_out is absorbed into DSP inst/genblk3[2].products_reg[2][2].
DSP Report: Generating DSP inst/p_0_out, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register inst/genblk2[2].data_reg[2][1] is absorbed into DSP inst/p_0_out.
DSP Report: register inst/genblk2[1].data_reg[2][0] is absorbed into DSP inst/p_0_out.
DSP Report: register inst/genblk1[1].genblk1[2].filter_reg[1][2] is absorbed into DSP inst/p_0_out.
DSP Report: register inst/genblk1[2].genblk1[0].filter_reg[2][0] is absorbed into DSP inst/p_0_out.
DSP Report: register inst/genblk3[0].products_reg[2][0] is absorbed into DSP inst/p_0_out.
DSP Report: operator inst/p_0_out is absorbed into DSP inst/p_0_out.
DSP Report: operator p_0_out is absorbed into DSP inst/p_0_out.
DSP Report: Generating DSP inst/genblk4[2].L0sums_reg[2], operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register inst/genblk1[2].genblk1[0].filter_reg[2][0] is absorbed into DSP inst/genblk4[2].L0sums_reg[2].
DSP Report: register inst/genblk1[2].genblk1[1].filter_reg[2][1] is absorbed into DSP inst/genblk4[2].L0sums_reg[2].
DSP Report: register inst/genblk2[2].data_reg[2][1] is absorbed into DSP inst/genblk4[2].L0sums_reg[2].
DSP Report: register inst/genblk4[2].L0sums_reg[2] is absorbed into DSP inst/genblk4[2].L0sums_reg[2].
DSP Report: register inst/genblk3[1].products_reg[2][1] is absorbed into DSP inst/genblk4[2].L0sums_reg[2].
DSP Report: operator inst/p_0_out is absorbed into DSP inst/genblk4[2].L0sums_reg[2].
DSP Report: operator p_0_out is absorbed into DSP inst/genblk4[2].L0sums_reg[2].
DSP Report: Generating DSP inst/genblk3[2].products_reg[1][2], operation Mode is: (A2*B'')'.
DSP Report: register inst/data_reg[1][2] is absorbed into DSP inst/genblk3[2].products_reg[1][2].
DSP Report: register inst/genblk1[1].genblk1[1].filter_reg[1][1] is absorbed into DSP inst/genblk3[2].products_reg[1][2].
DSP Report: register inst/genblk1[1].genblk1[2].filter_reg[1][2] is absorbed into DSP inst/genblk3[2].products_reg[1][2].
DSP Report: register inst/genblk3[2].products_reg[1][2] is absorbed into DSP inst/genblk3[2].products_reg[1][2].
DSP Report: operator p_0_out is absorbed into DSP inst/genblk3[2].products_reg[1][2].
DSP Report: Generating DSP inst/p_1_out, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register inst/genblk2[2].data_reg[1][1] is absorbed into DSP inst/p_1_out.
DSP Report: register inst/genblk2[1].data_reg[1][0] is absorbed into DSP inst/p_1_out.
DSP Report: register inst/genblk1[0].genblk1[2].filter_reg[0][2] is absorbed into DSP inst/p_1_out.
DSP Report: register inst/genblk1[1].genblk1[0].filter_reg[1][0] is absorbed into DSP inst/p_1_out.
DSP Report: register inst/genblk3[0].products_reg[1][0] is absorbed into DSP inst/p_1_out.
DSP Report: operator inst/p_1_out is absorbed into DSP inst/p_1_out.
DSP Report: operator p_0_out is absorbed into DSP inst/p_1_out.
DSP Report: Generating DSP inst/genblk4[1].L0sums_reg[1], operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register inst/genblk1[1].genblk1[0].filter_reg[1][0] is absorbed into DSP inst/genblk4[1].L0sums_reg[1].
DSP Report: register inst/genblk1[1].genblk1[1].filter_reg[1][1] is absorbed into DSP inst/genblk4[1].L0sums_reg[1].
DSP Report: register inst/genblk2[2].data_reg[1][1] is absorbed into DSP inst/genblk4[1].L0sums_reg[1].
DSP Report: register inst/genblk4[1].L0sums_reg[1] is absorbed into DSP inst/genblk4[1].L0sums_reg[1].
DSP Report: register inst/genblk3[1].products_reg[1][1] is absorbed into DSP inst/genblk4[1].L0sums_reg[1].
DSP Report: operator inst/p_1_out is absorbed into DSP inst/genblk4[1].L0sums_reg[1].
DSP Report: operator p_0_out is absorbed into DSP inst/genblk4[1].L0sums_reg[1].
DSP Report: Generating DSP inst/genblk3[2].products_reg[0][2], operation Mode is: (A2*B'')'.
DSP Report: register inst/genblk1[0].genblk1[1].filter_reg[0][1] is absorbed into DSP inst/genblk3[2].products_reg[0][2].
DSP Report: register inst/genblk1[0].genblk1[2].filter_reg[0][2] is absorbed into DSP inst/genblk3[2].products_reg[0][2].
DSP Report: register inst/data_reg[0][2] is absorbed into DSP inst/genblk3[2].products_reg[0][2].
DSP Report: register inst/genblk3[2].products_reg[0][2] is absorbed into DSP inst/genblk3[2].products_reg[0][2].
DSP Report: operator p_0_out is absorbed into DSP inst/genblk3[2].products_reg[0][2].
DSP Report: Generating DSP inst/p_2_out, operation Mode is: PCIN+(ACIN''*B2)'.
DSP Report: register inst/filter_reg[0][0] is absorbed into DSP inst/p_2_out.
DSP Report: register inst/genblk2[2].data_reg[0][1] is absorbed into DSP inst/p_2_out.
DSP Report: register inst/genblk2[1].data_reg[0][0] is absorbed into DSP inst/p_2_out.
DSP Report: register inst/genblk3[0].products_reg[0][0] is absorbed into DSP inst/p_2_out.
DSP Report: operator inst/p_2_out is absorbed into DSP inst/p_2_out.
DSP Report: operator p_0_out is absorbed into DSP inst/p_2_out.
DSP Report: Generating DSP inst/genblk4[0].L0sums_reg[0], operation Mode is: (PCIN+(ACIN*B'')')'.
DSP Report: register inst/filter_reg[0][0] is absorbed into DSP inst/genblk4[0].L0sums_reg[0].
DSP Report: register inst/genblk1[0].genblk1[1].filter_reg[0][1] is absorbed into DSP inst/genblk4[0].L0sums_reg[0].
DSP Report: register inst/genblk4[0].L0sums_reg[0] is absorbed into DSP inst/genblk4[0].L0sums_reg[0].
DSP Report: register inst/genblk3[1].products_reg[0][1] is absorbed into DSP inst/genblk4[0].L0sums_reg[0].
DSP Report: operator inst/p_2_out is absorbed into DSP inst/genblk4[0].L0sums_reg[0].
DSP Report: operator p_0_out is absorbed into DSP inst/genblk4[0].L0sums_reg[0].
DSP Report: Generating DSP inst/M_AXIS_TDATA, operation Mode is: PCIN+(A:0x0):B+C.
DSP Report: operator inst/M_AXIS_TDATA is absorbed into DSP inst/M_AXIS_TDATA.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1385.945 ; gain = 32.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below)
+----------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|test_conv2D_0_0 | (A2*B'')'           | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|conv2D          | PCIN+(A''*B'')'     | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|conv2D          | (PCIN+(A2*B2)')'    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|test_conv2D_0_0 | (A2*B'')'           | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|conv2D          | PCIN+(A''*B'')'     | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|conv2D          | (PCIN+(A2*B2)')'    | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv2D          | (A2*B'')'           | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|test_conv2D_0_0 | PCIN+(ACIN''*B2)'   | 16     | 16     | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|test_conv2D_0_0 | (PCIN+(ACIN*B'')')' | 16     | 16     | -      | -      | 16     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|test_conv2D_0_0 | PCIN+(A:0x0):B+C    | 30     | 16     | 16     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+----------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1427.777 ; gain = 73.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1428.445 ; gain = 74.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1447.520 ; gain = 93.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1463.613 ; gain = 109.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1463.613 ; gain = 109.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1463.613 ; gain = 109.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1463.613 ; gain = 109.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1463.613 ; gain = 109.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1463.613 ; gain = 109.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   132|
|2     |DSP48E1 |    10|
|8     |LUT1    |     5|
|9     |LUT2    |   166|
|10    |LUT3    |    91|
|11    |LUT4    |   206|
|12    |LUT5    |   125|
|13    |LUT6    |    66|
|14    |FDRE    |   243|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1463.613 ; gain = 109.703
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 1463.613 ; gain = 77.668
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1463.613 ; gain = 109.703
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1475.621 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 142 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'test_conv2D_0_0' is not ideal for floorplanning, since the cellview 'conv2D' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1481.301 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 778c154b
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 1481.301 ; gain = 127.391
INFO: [Common 17-1381] The checkpoint 'C:/Users/marc/Desktop/yolo/hardware/testing/test.runs/test_conv2D_0_0_synth_1/test_conv2D_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP test_conv2D_0_0, cache-ID = 3e8b9ed9a3c0ea6b
INFO: [Common 17-1381] The checkpoint 'C:/Users/marc/Desktop/yolo/hardware/testing/test.runs/test_conv2D_0_0_synth_1/test_conv2D_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test_conv2D_0_0_utilization_synth.rpt -pb test_conv2D_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec  5 13:52:25 2021...
