Source Block: hdl/library/axi_ad9361/axi_ad9361_rx_channel.v@169:192@HdlStmIf
    .dfmt_se (adc_dfmt_se_s));
  end
  endgenerate

  generate
  if (DP_DISABLE == 1) begin
  assign adc_dcfilter_valid_s = adc_dfmt_valid_s;
  assign adc_dcfilter_data_out = adc_dfmt_data_s;
  end else begin
  ad_dcfilter i_ad_dcfilter (
    .clk (adc_clk),
    .valid (adc_dfmt_valid_s),
    .data (adc_dfmt_data_s),
    .valid_out (adc_dcfilter_valid_s),
    .data_out (adc_dcfilter_data_out),
    .dcfilt_enb (adc_dcfilt_enb_s),
    .dcfilt_coeff (adc_dcfilt_coeff_s),
    .dcfilt_offset (adc_dcfilt_offset_s));
  end
  endgenerate

  generate
  if (DP_DISABLE == 1) begin
  assign adc_iqcor_valid = adc_dcfilter_valid_s;

Diff Content:
- 174   if (DP_DISABLE == 1) begin
- 176   assign adc_dcfilter_data_out = adc_dfmt_data_s;
- 183     .data_out (adc_dcfilter_data_out),
+ 174   if (DATAPATH_DISABLE == 1) begin
+ 176   assign adc_dcfilter_data_s = adc_dfmt_data_s;
+ 183     .data_out (adc_dcfilter_data_s),

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_ad9265/axi_ad9265_channel.v@142:164
    .dfmt_se (adc_dfmt_se_s));
  end
  endgenerate

  generate
  if (DP_DISABLE == 1) begin
  assign adc_dcfilter_data_out = adc_dfmt_data_s;
  end else begin
  ad_dcfilter i_ad_dcfilter (
    .clk (adc_clk),
    .valid (1'b1),
    .data (adc_dfmt_data_s),
    .valid_out (adc_valid),
    .data_out (adc_dcfilter_data_out),
    .dcfilt_enb (adc_dcfilt_enb_s),
    .dcfilt_coeff (adc_dcfilt_coeff_s),
    .dcfilt_offset (adc_dcfilt_offset_s));
  end
  endgenerate

  up_adc_channel #(.PCORE_ADC_CHID(CHID)) i_up_adc_channel (
    .adc_clk (adc_clk),
    .adc_rst (adc_rst),

Clone Blocks 2:
hdl/library/axi_ad9643/axi_ad9643_channel.v@153:175
    .dfmt_se (adc_dfmt_se_s));
  end
  endgenerate

  generate
  if (DP_DISABLE == 1) begin
  assign adc_dcfilter_data_out = adc_dfmt_data_s;
  end else begin
  ad_dcfilter i_ad_dcfilter (
    .clk (adc_clk),
    .valid (1'b1),
    .data (adc_dfmt_data_s),
    .valid_out (),
    .data_out (adc_dcfilter_data_out),
    .dcfilt_enb (adc_dcfilt_enb_s),
    .dcfilt_coeff (adc_dcfilt_coeff_s),
    .dcfilt_offset (adc_dcfilt_offset_s));
  end
  endgenerate

  generate
  if (DP_DISABLE == 1) begin
  assign adc_iqcor_data = (IQSEL == 1) ? adc_dcfilter_data_q_s : adc_dcfilter_data_i_s;

Clone Blocks 3:
hdl/library/axi_ad9652/axi_ad9652_channel.v@133:155
    .adc_pn_oos (adc_pn_oos_s),
    .adc_pn_err (adc_pn_err_s),
    .adc_pnseq_sel (adc_pnseq_sel_s));

  generate
  if (DP_DISABLE == 1) begin
  assign adc_dcfilter_data_out = adc_data;
  end else begin
  ad_dcfilter i_ad_dcfilter (
    .clk (adc_clk),
    .valid (1'b1),
    .data (adc_data),
    .valid_out (),
    .data_out (adc_dcfilter_data_out),
    .dcfilt_enb (adc_dcfilt_enb_s),
    .dcfilt_coeff (adc_dcfilt_coeff_s),
    .dcfilt_offset (adc_dcfilt_offset_s));
  end
  endgenerate

  generate
  if (DP_DISABLE == 1) begin
  assign adc_iqcor_data = (IQSEL == 1) ? adc_dcfilter_data_q_s : adc_dcfilter_data_i_s;

