NDFramePage.OnPageTitleLoaded("File:axi_lite_block_ram.v","axi_lite_block_ram.v");NDSummary.OnSummaryLoaded("File:axi_lite_block_ram.v",[["SystemVerilog","SystemVerilog"]],[["Authors","Author"],["Dates","Date"],["Files","File"],["Groups","Group"],["Information","Information"],["Modules","Module"],["Variables","Variable"]],[[23,0,2,"axi_lite_block_ram.v","axi_lite_block_ram.v"],[24,0,3,"Authors","Authors"],[25,0,0,"JAY CONVERTINO","JAY_CONVERTINO"],[26,0,3,"Dates","Dates"],[27,0,1,"2024/03/07","2024/03/07"],[28,0,3,"Information","Information"],[29,0,4,"Brief","Brief"],[30,0,4,"License MIT","License_MIT"],[31,0,5,"axi_lite_block_ram","axi_lite_block_ram"],[97,0,6,"c_PWR_RAM","axi_lite_block_ram.c_PWR_RAM"],[98,0,6,"c_RAM_DEPTH","axi_lite_block_ram.c_RAM_DEPTH"],[32,0,6,"up_rreq","axi_lite_block_ram.up_rreq"],[33,0,6,"up_rack","axi_lite_block_ram.up_rack"],[99,0,6,"up_raddr","axi_lite_block_ram.up_raddr"],[100,0,6,"up_rdata","axi_lite_block_ram.up_rdata"],[36,0,6,"up_wreq","axi_lite_block_ram.up_wreq"],[37,0,6,"up_wack","axi_lite_block_ram.up_wack"],[101,0,6,"up_waddr","axi_lite_block_ram.up_waddr"],[102,0,6,"up_wdata","axi_lite_block_ram.up_wdata"],[40,0,3,"Instantianted Modules","axi_lite_block_ram.Instantianted_Modules"],[103,0,5,"inst_up_axi","inst_up_axi"],[104,0,5,"inst_dc_block_ram","inst_dc_block_ram"]]);