
GPS_READ.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b22c  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000160  0800b3b8  0800b3b8  0001b3b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b518  0800b518  00020094  2**0
                  CONTENTS
  4 .ARM          00000008  0800b518  0800b518  0001b518  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b520  0800b520  00020094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b520  0800b520  0001b520  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b524  0800b524  0001b524  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000094  20000000  0800b528  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020094  2**0
                  CONTENTS
 10 .bss          00000a04  20000094  20000094  00020094  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000a98  20000a98  00020094  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
 13 .debug_info   00018688  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003ee7  00000000  00000000  0003874c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000011c8  00000000  00000000  0003c638  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001058  00000000  00000000  0003d800  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000245a9  00000000  00000000  0003e858  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000187f0  00000000  00000000  00062e01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cc26a  00000000  00000000  0007b5f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0014785b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004ff8  00000000  00000000  001478ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000094 	.word	0x20000094
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800b39c 	.word	0x0800b39c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000098 	.word	0x20000098
 80001c4:	0800b39c 	.word	0x0800b39c

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2f>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ab8:	bf24      	itt	cs
 8000aba:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000abe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ac2:	d90d      	bls.n	8000ae0 <__aeabi_d2f+0x30>
 8000ac4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ac8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000acc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ad0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ad4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ad8:	bf08      	it	eq
 8000ada:	f020 0001 	biceq.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ae4:	d121      	bne.n	8000b2a <__aeabi_d2f+0x7a>
 8000ae6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000aea:	bfbc      	itt	lt
 8000aec:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	4770      	bxlt	lr
 8000af2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000af6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000afa:	f1c2 0218 	rsb	r2, r2, #24
 8000afe:	f1c2 0c20 	rsb	ip, r2, #32
 8000b02:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b06:	fa20 f002 	lsr.w	r0, r0, r2
 8000b0a:	bf18      	it	ne
 8000b0c:	f040 0001 	orrne.w	r0, r0, #1
 8000b10:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b14:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b18:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b1c:	ea40 000c 	orr.w	r0, r0, ip
 8000b20:	fa23 f302 	lsr.w	r3, r3, r2
 8000b24:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b28:	e7cc      	b.n	8000ac4 <__aeabi_d2f+0x14>
 8000b2a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b2e:	d107      	bne.n	8000b40 <__aeabi_d2f+0x90>
 8000b30:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b34:	bf1e      	ittt	ne
 8000b36:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b3a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b3e:	4770      	bxne	lr
 8000b40:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b44:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b48:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b4c:	4770      	bx	lr
 8000b4e:	bf00      	nop

08000b50 <__aeabi_uldivmod>:
 8000b50:	b953      	cbnz	r3, 8000b68 <__aeabi_uldivmod+0x18>
 8000b52:	b94a      	cbnz	r2, 8000b68 <__aeabi_uldivmod+0x18>
 8000b54:	2900      	cmp	r1, #0
 8000b56:	bf08      	it	eq
 8000b58:	2800      	cmpeq	r0, #0
 8000b5a:	bf1c      	itt	ne
 8000b5c:	f04f 31ff 	movne.w	r1, #4294967295
 8000b60:	f04f 30ff 	movne.w	r0, #4294967295
 8000b64:	f000 b974 	b.w	8000e50 <__aeabi_idiv0>
 8000b68:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b6c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b70:	f000 f806 	bl	8000b80 <__udivmoddi4>
 8000b74:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b78:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b7c:	b004      	add	sp, #16
 8000b7e:	4770      	bx	lr

08000b80 <__udivmoddi4>:
 8000b80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b84:	9d08      	ldr	r5, [sp, #32]
 8000b86:	4604      	mov	r4, r0
 8000b88:	468e      	mov	lr, r1
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d14d      	bne.n	8000c2a <__udivmoddi4+0xaa>
 8000b8e:	428a      	cmp	r2, r1
 8000b90:	4694      	mov	ip, r2
 8000b92:	d969      	bls.n	8000c68 <__udivmoddi4+0xe8>
 8000b94:	fab2 f282 	clz	r2, r2
 8000b98:	b152      	cbz	r2, 8000bb0 <__udivmoddi4+0x30>
 8000b9a:	fa01 f302 	lsl.w	r3, r1, r2
 8000b9e:	f1c2 0120 	rsb	r1, r2, #32
 8000ba2:	fa20 f101 	lsr.w	r1, r0, r1
 8000ba6:	fa0c fc02 	lsl.w	ip, ip, r2
 8000baa:	ea41 0e03 	orr.w	lr, r1, r3
 8000bae:	4094      	lsls	r4, r2
 8000bb0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000bb4:	0c21      	lsrs	r1, r4, #16
 8000bb6:	fbbe f6f8 	udiv	r6, lr, r8
 8000bba:	fa1f f78c 	uxth.w	r7, ip
 8000bbe:	fb08 e316 	mls	r3, r8, r6, lr
 8000bc2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000bc6:	fb06 f107 	mul.w	r1, r6, r7
 8000bca:	4299      	cmp	r1, r3
 8000bcc:	d90a      	bls.n	8000be4 <__udivmoddi4+0x64>
 8000bce:	eb1c 0303 	adds.w	r3, ip, r3
 8000bd2:	f106 30ff 	add.w	r0, r6, #4294967295
 8000bd6:	f080 811f 	bcs.w	8000e18 <__udivmoddi4+0x298>
 8000bda:	4299      	cmp	r1, r3
 8000bdc:	f240 811c 	bls.w	8000e18 <__udivmoddi4+0x298>
 8000be0:	3e02      	subs	r6, #2
 8000be2:	4463      	add	r3, ip
 8000be4:	1a5b      	subs	r3, r3, r1
 8000be6:	b2a4      	uxth	r4, r4
 8000be8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000bec:	fb08 3310 	mls	r3, r8, r0, r3
 8000bf0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000bf4:	fb00 f707 	mul.w	r7, r0, r7
 8000bf8:	42a7      	cmp	r7, r4
 8000bfa:	d90a      	bls.n	8000c12 <__udivmoddi4+0x92>
 8000bfc:	eb1c 0404 	adds.w	r4, ip, r4
 8000c00:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c04:	f080 810a 	bcs.w	8000e1c <__udivmoddi4+0x29c>
 8000c08:	42a7      	cmp	r7, r4
 8000c0a:	f240 8107 	bls.w	8000e1c <__udivmoddi4+0x29c>
 8000c0e:	4464      	add	r4, ip
 8000c10:	3802      	subs	r0, #2
 8000c12:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c16:	1be4      	subs	r4, r4, r7
 8000c18:	2600      	movs	r6, #0
 8000c1a:	b11d      	cbz	r5, 8000c24 <__udivmoddi4+0xa4>
 8000c1c:	40d4      	lsrs	r4, r2
 8000c1e:	2300      	movs	r3, #0
 8000c20:	e9c5 4300 	strd	r4, r3, [r5]
 8000c24:	4631      	mov	r1, r6
 8000c26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c2a:	428b      	cmp	r3, r1
 8000c2c:	d909      	bls.n	8000c42 <__udivmoddi4+0xc2>
 8000c2e:	2d00      	cmp	r5, #0
 8000c30:	f000 80ef 	beq.w	8000e12 <__udivmoddi4+0x292>
 8000c34:	2600      	movs	r6, #0
 8000c36:	e9c5 0100 	strd	r0, r1, [r5]
 8000c3a:	4630      	mov	r0, r6
 8000c3c:	4631      	mov	r1, r6
 8000c3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c42:	fab3 f683 	clz	r6, r3
 8000c46:	2e00      	cmp	r6, #0
 8000c48:	d14a      	bne.n	8000ce0 <__udivmoddi4+0x160>
 8000c4a:	428b      	cmp	r3, r1
 8000c4c:	d302      	bcc.n	8000c54 <__udivmoddi4+0xd4>
 8000c4e:	4282      	cmp	r2, r0
 8000c50:	f200 80f9 	bhi.w	8000e46 <__udivmoddi4+0x2c6>
 8000c54:	1a84      	subs	r4, r0, r2
 8000c56:	eb61 0303 	sbc.w	r3, r1, r3
 8000c5a:	2001      	movs	r0, #1
 8000c5c:	469e      	mov	lr, r3
 8000c5e:	2d00      	cmp	r5, #0
 8000c60:	d0e0      	beq.n	8000c24 <__udivmoddi4+0xa4>
 8000c62:	e9c5 4e00 	strd	r4, lr, [r5]
 8000c66:	e7dd      	b.n	8000c24 <__udivmoddi4+0xa4>
 8000c68:	b902      	cbnz	r2, 8000c6c <__udivmoddi4+0xec>
 8000c6a:	deff      	udf	#255	; 0xff
 8000c6c:	fab2 f282 	clz	r2, r2
 8000c70:	2a00      	cmp	r2, #0
 8000c72:	f040 8092 	bne.w	8000d9a <__udivmoddi4+0x21a>
 8000c76:	eba1 010c 	sub.w	r1, r1, ip
 8000c7a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c7e:	fa1f fe8c 	uxth.w	lr, ip
 8000c82:	2601      	movs	r6, #1
 8000c84:	0c20      	lsrs	r0, r4, #16
 8000c86:	fbb1 f3f7 	udiv	r3, r1, r7
 8000c8a:	fb07 1113 	mls	r1, r7, r3, r1
 8000c8e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c92:	fb0e f003 	mul.w	r0, lr, r3
 8000c96:	4288      	cmp	r0, r1
 8000c98:	d908      	bls.n	8000cac <__udivmoddi4+0x12c>
 8000c9a:	eb1c 0101 	adds.w	r1, ip, r1
 8000c9e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000ca2:	d202      	bcs.n	8000caa <__udivmoddi4+0x12a>
 8000ca4:	4288      	cmp	r0, r1
 8000ca6:	f200 80cb 	bhi.w	8000e40 <__udivmoddi4+0x2c0>
 8000caa:	4643      	mov	r3, r8
 8000cac:	1a09      	subs	r1, r1, r0
 8000cae:	b2a4      	uxth	r4, r4
 8000cb0:	fbb1 f0f7 	udiv	r0, r1, r7
 8000cb4:	fb07 1110 	mls	r1, r7, r0, r1
 8000cb8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000cbc:	fb0e fe00 	mul.w	lr, lr, r0
 8000cc0:	45a6      	cmp	lr, r4
 8000cc2:	d908      	bls.n	8000cd6 <__udivmoddi4+0x156>
 8000cc4:	eb1c 0404 	adds.w	r4, ip, r4
 8000cc8:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ccc:	d202      	bcs.n	8000cd4 <__udivmoddi4+0x154>
 8000cce:	45a6      	cmp	lr, r4
 8000cd0:	f200 80bb 	bhi.w	8000e4a <__udivmoddi4+0x2ca>
 8000cd4:	4608      	mov	r0, r1
 8000cd6:	eba4 040e 	sub.w	r4, r4, lr
 8000cda:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000cde:	e79c      	b.n	8000c1a <__udivmoddi4+0x9a>
 8000ce0:	f1c6 0720 	rsb	r7, r6, #32
 8000ce4:	40b3      	lsls	r3, r6
 8000ce6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000cea:	ea4c 0c03 	orr.w	ip, ip, r3
 8000cee:	fa20 f407 	lsr.w	r4, r0, r7
 8000cf2:	fa01 f306 	lsl.w	r3, r1, r6
 8000cf6:	431c      	orrs	r4, r3
 8000cf8:	40f9      	lsrs	r1, r7
 8000cfa:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000cfe:	fa00 f306 	lsl.w	r3, r0, r6
 8000d02:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d06:	0c20      	lsrs	r0, r4, #16
 8000d08:	fa1f fe8c 	uxth.w	lr, ip
 8000d0c:	fb09 1118 	mls	r1, r9, r8, r1
 8000d10:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d14:	fb08 f00e 	mul.w	r0, r8, lr
 8000d18:	4288      	cmp	r0, r1
 8000d1a:	fa02 f206 	lsl.w	r2, r2, r6
 8000d1e:	d90b      	bls.n	8000d38 <__udivmoddi4+0x1b8>
 8000d20:	eb1c 0101 	adds.w	r1, ip, r1
 8000d24:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d28:	f080 8088 	bcs.w	8000e3c <__udivmoddi4+0x2bc>
 8000d2c:	4288      	cmp	r0, r1
 8000d2e:	f240 8085 	bls.w	8000e3c <__udivmoddi4+0x2bc>
 8000d32:	f1a8 0802 	sub.w	r8, r8, #2
 8000d36:	4461      	add	r1, ip
 8000d38:	1a09      	subs	r1, r1, r0
 8000d3a:	b2a4      	uxth	r4, r4
 8000d3c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d40:	fb09 1110 	mls	r1, r9, r0, r1
 8000d44:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000d48:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d4c:	458e      	cmp	lr, r1
 8000d4e:	d908      	bls.n	8000d62 <__udivmoddi4+0x1e2>
 8000d50:	eb1c 0101 	adds.w	r1, ip, r1
 8000d54:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d58:	d26c      	bcs.n	8000e34 <__udivmoddi4+0x2b4>
 8000d5a:	458e      	cmp	lr, r1
 8000d5c:	d96a      	bls.n	8000e34 <__udivmoddi4+0x2b4>
 8000d5e:	3802      	subs	r0, #2
 8000d60:	4461      	add	r1, ip
 8000d62:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d66:	fba0 9402 	umull	r9, r4, r0, r2
 8000d6a:	eba1 010e 	sub.w	r1, r1, lr
 8000d6e:	42a1      	cmp	r1, r4
 8000d70:	46c8      	mov	r8, r9
 8000d72:	46a6      	mov	lr, r4
 8000d74:	d356      	bcc.n	8000e24 <__udivmoddi4+0x2a4>
 8000d76:	d053      	beq.n	8000e20 <__udivmoddi4+0x2a0>
 8000d78:	b15d      	cbz	r5, 8000d92 <__udivmoddi4+0x212>
 8000d7a:	ebb3 0208 	subs.w	r2, r3, r8
 8000d7e:	eb61 010e 	sbc.w	r1, r1, lr
 8000d82:	fa01 f707 	lsl.w	r7, r1, r7
 8000d86:	fa22 f306 	lsr.w	r3, r2, r6
 8000d8a:	40f1      	lsrs	r1, r6
 8000d8c:	431f      	orrs	r7, r3
 8000d8e:	e9c5 7100 	strd	r7, r1, [r5]
 8000d92:	2600      	movs	r6, #0
 8000d94:	4631      	mov	r1, r6
 8000d96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d9a:	f1c2 0320 	rsb	r3, r2, #32
 8000d9e:	40d8      	lsrs	r0, r3
 8000da0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000da4:	fa21 f303 	lsr.w	r3, r1, r3
 8000da8:	4091      	lsls	r1, r2
 8000daa:	4301      	orrs	r1, r0
 8000dac:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000db0:	fa1f fe8c 	uxth.w	lr, ip
 8000db4:	fbb3 f0f7 	udiv	r0, r3, r7
 8000db8:	fb07 3610 	mls	r6, r7, r0, r3
 8000dbc:	0c0b      	lsrs	r3, r1, #16
 8000dbe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000dc2:	fb00 f60e 	mul.w	r6, r0, lr
 8000dc6:	429e      	cmp	r6, r3
 8000dc8:	fa04 f402 	lsl.w	r4, r4, r2
 8000dcc:	d908      	bls.n	8000de0 <__udivmoddi4+0x260>
 8000dce:	eb1c 0303 	adds.w	r3, ip, r3
 8000dd2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000dd6:	d22f      	bcs.n	8000e38 <__udivmoddi4+0x2b8>
 8000dd8:	429e      	cmp	r6, r3
 8000dda:	d92d      	bls.n	8000e38 <__udivmoddi4+0x2b8>
 8000ddc:	3802      	subs	r0, #2
 8000dde:	4463      	add	r3, ip
 8000de0:	1b9b      	subs	r3, r3, r6
 8000de2:	b289      	uxth	r1, r1
 8000de4:	fbb3 f6f7 	udiv	r6, r3, r7
 8000de8:	fb07 3316 	mls	r3, r7, r6, r3
 8000dec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000df0:	fb06 f30e 	mul.w	r3, r6, lr
 8000df4:	428b      	cmp	r3, r1
 8000df6:	d908      	bls.n	8000e0a <__udivmoddi4+0x28a>
 8000df8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dfc:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e00:	d216      	bcs.n	8000e30 <__udivmoddi4+0x2b0>
 8000e02:	428b      	cmp	r3, r1
 8000e04:	d914      	bls.n	8000e30 <__udivmoddi4+0x2b0>
 8000e06:	3e02      	subs	r6, #2
 8000e08:	4461      	add	r1, ip
 8000e0a:	1ac9      	subs	r1, r1, r3
 8000e0c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e10:	e738      	b.n	8000c84 <__udivmoddi4+0x104>
 8000e12:	462e      	mov	r6, r5
 8000e14:	4628      	mov	r0, r5
 8000e16:	e705      	b.n	8000c24 <__udivmoddi4+0xa4>
 8000e18:	4606      	mov	r6, r0
 8000e1a:	e6e3      	b.n	8000be4 <__udivmoddi4+0x64>
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	e6f8      	b.n	8000c12 <__udivmoddi4+0x92>
 8000e20:	454b      	cmp	r3, r9
 8000e22:	d2a9      	bcs.n	8000d78 <__udivmoddi4+0x1f8>
 8000e24:	ebb9 0802 	subs.w	r8, r9, r2
 8000e28:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e2c:	3801      	subs	r0, #1
 8000e2e:	e7a3      	b.n	8000d78 <__udivmoddi4+0x1f8>
 8000e30:	4646      	mov	r6, r8
 8000e32:	e7ea      	b.n	8000e0a <__udivmoddi4+0x28a>
 8000e34:	4620      	mov	r0, r4
 8000e36:	e794      	b.n	8000d62 <__udivmoddi4+0x1e2>
 8000e38:	4640      	mov	r0, r8
 8000e3a:	e7d1      	b.n	8000de0 <__udivmoddi4+0x260>
 8000e3c:	46d0      	mov	r8, sl
 8000e3e:	e77b      	b.n	8000d38 <__udivmoddi4+0x1b8>
 8000e40:	3b02      	subs	r3, #2
 8000e42:	4461      	add	r1, ip
 8000e44:	e732      	b.n	8000cac <__udivmoddi4+0x12c>
 8000e46:	4630      	mov	r0, r6
 8000e48:	e709      	b.n	8000c5e <__udivmoddi4+0xde>
 8000e4a:	4464      	add	r4, ip
 8000e4c:	3802      	subs	r0, #2
 8000e4e:	e742      	b.n	8000cd6 <__udivmoddi4+0x156>

08000e50 <__aeabi_idiv0>:
 8000e50:	4770      	bx	lr
 8000e52:	bf00      	nop
 8000e54:	0000      	movs	r0, r0
	...

08000e58 <decodeGGA>:
   @Returns 0 on success
   @ returns 1, 2 depending on where the return statement is excuted, check function for more details
*/

int decodeGGA (char *GGAbuffer, GGASTRUCT *gga)
{
 8000e58:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000e5c:	b08c      	sub	sp, #48	; 0x30
 8000e5e:	af00      	add	r7, sp, #0
 8000e60:	6078      	str	r0, [r7, #4]
 8000e62:	6039      	str	r1, [r7, #0]
	inx = 0;
 8000e64:	4b5b      	ldr	r3, [pc, #364]	; (8000fd4 <decodeGGA+0x17c>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	601a      	str	r2, [r3, #0]
	char buffer[12];
	int i = 0;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	62fb      	str	r3, [r7, #44]	; 0x2c
	while (GGAbuffer[inx] != ',') inx++;  // 1st ','
 8000e6e:	e004      	b.n	8000e7a <decodeGGA+0x22>
 8000e70:	4b58      	ldr	r3, [pc, #352]	; (8000fd4 <decodeGGA+0x17c>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	3301      	adds	r3, #1
 8000e76:	4a57      	ldr	r2, [pc, #348]	; (8000fd4 <decodeGGA+0x17c>)
 8000e78:	6013      	str	r3, [r2, #0]
 8000e7a:	4b56      	ldr	r3, [pc, #344]	; (8000fd4 <decodeGGA+0x17c>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	461a      	mov	r2, r3
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	4413      	add	r3, r2
 8000e84:	781b      	ldrb	r3, [r3, #0]
 8000e86:	2b2c      	cmp	r3, #44	; 0x2c
 8000e88:	d1f2      	bne.n	8000e70 <decodeGGA+0x18>
	inx++;
 8000e8a:	4b52      	ldr	r3, [pc, #328]	; (8000fd4 <decodeGGA+0x17c>)
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	3301      	adds	r3, #1
 8000e90:	4a50      	ldr	r2, [pc, #320]	; (8000fd4 <decodeGGA+0x17c>)
 8000e92:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',') inx++;  // After time ','
 8000e94:	e004      	b.n	8000ea0 <decodeGGA+0x48>
 8000e96:	4b4f      	ldr	r3, [pc, #316]	; (8000fd4 <decodeGGA+0x17c>)
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	3301      	adds	r3, #1
 8000e9c:	4a4d      	ldr	r2, [pc, #308]	; (8000fd4 <decodeGGA+0x17c>)
 8000e9e:	6013      	str	r3, [r2, #0]
 8000ea0:	4b4c      	ldr	r3, [pc, #304]	; (8000fd4 <decodeGGA+0x17c>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	461a      	mov	r2, r3
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	4413      	add	r3, r2
 8000eaa:	781b      	ldrb	r3, [r3, #0]
 8000eac:	2b2c      	cmp	r3, #44	; 0x2c
 8000eae:	d1f2      	bne.n	8000e96 <decodeGGA+0x3e>
	inx++;
 8000eb0:	4b48      	ldr	r3, [pc, #288]	; (8000fd4 <decodeGGA+0x17c>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	3301      	adds	r3, #1
 8000eb6:	4a47      	ldr	r2, [pc, #284]	; (8000fd4 <decodeGGA+0x17c>)
 8000eb8:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',') inx++;  // after latitude ','
 8000eba:	e004      	b.n	8000ec6 <decodeGGA+0x6e>
 8000ebc:	4b45      	ldr	r3, [pc, #276]	; (8000fd4 <decodeGGA+0x17c>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	3301      	adds	r3, #1
 8000ec2:	4a44      	ldr	r2, [pc, #272]	; (8000fd4 <decodeGGA+0x17c>)
 8000ec4:	6013      	str	r3, [r2, #0]
 8000ec6:	4b43      	ldr	r3, [pc, #268]	; (8000fd4 <decodeGGA+0x17c>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	461a      	mov	r2, r3
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	4413      	add	r3, r2
 8000ed0:	781b      	ldrb	r3, [r3, #0]
 8000ed2:	2b2c      	cmp	r3, #44	; 0x2c
 8000ed4:	d1f2      	bne.n	8000ebc <decodeGGA+0x64>
	inx++;
 8000ed6:	4b3f      	ldr	r3, [pc, #252]	; (8000fd4 <decodeGGA+0x17c>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	3301      	adds	r3, #1
 8000edc:	4a3d      	ldr	r2, [pc, #244]	; (8000fd4 <decodeGGA+0x17c>)
 8000ede:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',') inx++;  // after NS ','
 8000ee0:	e004      	b.n	8000eec <decodeGGA+0x94>
 8000ee2:	4b3c      	ldr	r3, [pc, #240]	; (8000fd4 <decodeGGA+0x17c>)
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	3301      	adds	r3, #1
 8000ee8:	4a3a      	ldr	r2, [pc, #232]	; (8000fd4 <decodeGGA+0x17c>)
 8000eea:	6013      	str	r3, [r2, #0]
 8000eec:	4b39      	ldr	r3, [pc, #228]	; (8000fd4 <decodeGGA+0x17c>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	461a      	mov	r2, r3
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	4413      	add	r3, r2
 8000ef6:	781b      	ldrb	r3, [r3, #0]
 8000ef8:	2b2c      	cmp	r3, #44	; 0x2c
 8000efa:	d1f2      	bne.n	8000ee2 <decodeGGA+0x8a>
	inx++;
 8000efc:	4b35      	ldr	r3, [pc, #212]	; (8000fd4 <decodeGGA+0x17c>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	3301      	adds	r3, #1
 8000f02:	4a34      	ldr	r2, [pc, #208]	; (8000fd4 <decodeGGA+0x17c>)
 8000f04:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',') inx++;  // after longitude ','
 8000f06:	e004      	b.n	8000f12 <decodeGGA+0xba>
 8000f08:	4b32      	ldr	r3, [pc, #200]	; (8000fd4 <decodeGGA+0x17c>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	3301      	adds	r3, #1
 8000f0e:	4a31      	ldr	r2, [pc, #196]	; (8000fd4 <decodeGGA+0x17c>)
 8000f10:	6013      	str	r3, [r2, #0]
 8000f12:	4b30      	ldr	r3, [pc, #192]	; (8000fd4 <decodeGGA+0x17c>)
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	461a      	mov	r2, r3
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	4413      	add	r3, r2
 8000f1c:	781b      	ldrb	r3, [r3, #0]
 8000f1e:	2b2c      	cmp	r3, #44	; 0x2c
 8000f20:	d1f2      	bne.n	8000f08 <decodeGGA+0xb0>
	inx++;
 8000f22:	4b2c      	ldr	r3, [pc, #176]	; (8000fd4 <decodeGGA+0x17c>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	3301      	adds	r3, #1
 8000f28:	4a2a      	ldr	r2, [pc, #168]	; (8000fd4 <decodeGGA+0x17c>)
 8000f2a:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',') inx++;  // after EW ','
 8000f2c:	e004      	b.n	8000f38 <decodeGGA+0xe0>
 8000f2e:	4b29      	ldr	r3, [pc, #164]	; (8000fd4 <decodeGGA+0x17c>)
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	3301      	adds	r3, #1
 8000f34:	4a27      	ldr	r2, [pc, #156]	; (8000fd4 <decodeGGA+0x17c>)
 8000f36:	6013      	str	r3, [r2, #0]
 8000f38:	4b26      	ldr	r3, [pc, #152]	; (8000fd4 <decodeGGA+0x17c>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	461a      	mov	r2, r3
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	4413      	add	r3, r2
 8000f42:	781b      	ldrb	r3, [r3, #0]
 8000f44:	2b2c      	cmp	r3, #44	; 0x2c
 8000f46:	d1f2      	bne.n	8000f2e <decodeGGA+0xd6>
	inx++;  // reached the character to identify the fix
 8000f48:	4b22      	ldr	r3, [pc, #136]	; (8000fd4 <decodeGGA+0x17c>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	3301      	adds	r3, #1
 8000f4e:	4a21      	ldr	r2, [pc, #132]	; (8000fd4 <decodeGGA+0x17c>)
 8000f50:	6013      	str	r3, [r2, #0]
	if ((GGAbuffer[inx] == '1') || (GGAbuffer[inx] == '2') || (GGAbuffer[inx] == '6'))   // 0 indicates no fix yet
 8000f52:	4b20      	ldr	r3, [pc, #128]	; (8000fd4 <decodeGGA+0x17c>)
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	461a      	mov	r2, r3
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	4413      	add	r3, r2
 8000f5c:	781b      	ldrb	r3, [r3, #0]
 8000f5e:	2b31      	cmp	r3, #49	; 0x31
 8000f60:	d00f      	beq.n	8000f82 <decodeGGA+0x12a>
 8000f62:	4b1c      	ldr	r3, [pc, #112]	; (8000fd4 <decodeGGA+0x17c>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	461a      	mov	r2, r3
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	4413      	add	r3, r2
 8000f6c:	781b      	ldrb	r3, [r3, #0]
 8000f6e:	2b32      	cmp	r3, #50	; 0x32
 8000f70:	d007      	beq.n	8000f82 <decodeGGA+0x12a>
 8000f72:	4b18      	ldr	r3, [pc, #96]	; (8000fd4 <decodeGGA+0x17c>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	461a      	mov	r2, r3
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	4413      	add	r3, r2
 8000f7c:	781b      	ldrb	r3, [r3, #0]
 8000f7e:	2b36      	cmp	r3, #54	; 0x36
 8000f80:	d106      	bne.n	8000f90 <decodeGGA+0x138>
	{
		gga->isfixValid = 1;   // fix available
 8000f82:	683b      	ldr	r3, [r7, #0]
 8000f84:	2201      	movs	r2, #1
 8000f86:	61da      	str	r2, [r3, #28]
		inx = 0;   // reset the index. We will start from the inx=0 and extract information now
 8000f88:	4b12      	ldr	r3, [pc, #72]	; (8000fd4 <decodeGGA+0x17c>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	601a      	str	r2, [r3, #0]
	else
	{
		gga->isfixValid = 0;   // If the fix is not available
		return 1;  // return error
	}
	while (GGAbuffer[inx] != ',') inx++;  // 1st ','
 8000f8e:	e009      	b.n	8000fa4 <decodeGGA+0x14c>
		gga->isfixValid = 0;   // If the fix is not available
 8000f90:	683b      	ldr	r3, [r7, #0]
 8000f92:	2200      	movs	r2, #0
 8000f94:	61da      	str	r2, [r3, #28]
		return 1;  // return error
 8000f96:	2301      	movs	r3, #1
 8000f98:	e2fd      	b.n	8001596 <decodeGGA+0x73e>
	while (GGAbuffer[inx] != ',') inx++;  // 1st ','
 8000f9a:	4b0e      	ldr	r3, [pc, #56]	; (8000fd4 <decodeGGA+0x17c>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	3301      	adds	r3, #1
 8000fa0:	4a0c      	ldr	r2, [pc, #48]	; (8000fd4 <decodeGGA+0x17c>)
 8000fa2:	6013      	str	r3, [r2, #0]
 8000fa4:	4b0b      	ldr	r3, [pc, #44]	; (8000fd4 <decodeGGA+0x17c>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	461a      	mov	r2, r3
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	4413      	add	r3, r2
 8000fae:	781b      	ldrb	r3, [r3, #0]
 8000fb0:	2b2c      	cmp	r3, #44	; 0x2c
 8000fb2:	d1f2      	bne.n	8000f9a <decodeGGA+0x142>


/*********************** Get TIME ***************************/
//(Update the GMT Offset at the top of this file)

	inx++;   // reach the first number in time
 8000fb4:	4b07      	ldr	r3, [pc, #28]	; (8000fd4 <decodeGGA+0x17c>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	3301      	adds	r3, #1
 8000fba:	4a06      	ldr	r2, [pc, #24]	; (8000fd4 <decodeGGA+0x17c>)
 8000fbc:	6013      	str	r3, [r2, #0]
	memset(buffer, '\0', 12);
 8000fbe:	f107 030c 	add.w	r3, r7, #12
 8000fc2:	220c      	movs	r2, #12
 8000fc4:	2100      	movs	r1, #0
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f009 f93c 	bl	800a244 <memset>
	i=0;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	62fb      	str	r3, [r7, #44]	; 0x2c
	while (GGAbuffer[inx] != ',')  // copy upto the we reach the after time ','
 8000fd0:	e016      	b.n	8001000 <decodeGGA+0x1a8>
 8000fd2:	bf00      	nop
 8000fd4:	200000b0 	.word	0x200000b0
	{
		buffer[i] = GGAbuffer[inx];
 8000fd8:	4bab      	ldr	r3, [pc, #684]	; (8001288 <decodeGGA+0x430>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	461a      	mov	r2, r3
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	4413      	add	r3, r2
 8000fe2:	7819      	ldrb	r1, [r3, #0]
 8000fe4:	f107 020c 	add.w	r2, r7, #12
 8000fe8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000fea:	4413      	add	r3, r2
 8000fec:	460a      	mov	r2, r1
 8000fee:	701a      	strb	r2, [r3, #0]
		i++;
 8000ff0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ff2:	3301      	adds	r3, #1
 8000ff4:	62fb      	str	r3, [r7, #44]	; 0x2c
		inx++;
 8000ff6:	4ba4      	ldr	r3, [pc, #656]	; (8001288 <decodeGGA+0x430>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	3301      	adds	r3, #1
 8000ffc:	4aa2      	ldr	r2, [pc, #648]	; (8001288 <decodeGGA+0x430>)
 8000ffe:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')  // copy upto the we reach the after time ','
 8001000:	4ba1      	ldr	r3, [pc, #644]	; (8001288 <decodeGGA+0x430>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	461a      	mov	r2, r3
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	4413      	add	r3, r2
 800100a:	781b      	ldrb	r3, [r3, #0]
 800100c:	2b2c      	cmp	r3, #44	; 0x2c
 800100e:	d1e3      	bne.n	8000fd8 <decodeGGA+0x180>
	}

	hr = (atoi(buffer)/10000) + GMT/100;   // get the hours from the 6 digit number
 8001010:	f107 030c 	add.w	r3, r7, #12
 8001014:	4618      	mov	r0, r3
 8001016:	f009 f8d7 	bl	800a1c8 <atoi>
 800101a:	4603      	mov	r3, r0
 800101c:	4a9b      	ldr	r2, [pc, #620]	; (800128c <decodeGGA+0x434>)
 800101e:	fb82 1203 	smull	r1, r2, r2, r3
 8001022:	1312      	asrs	r2, r2, #12
 8001024:	17db      	asrs	r3, r3, #31
 8001026:	1ad2      	subs	r2, r2, r3
 8001028:	4b99      	ldr	r3, [pc, #612]	; (8001290 <decodeGGA+0x438>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	4999      	ldr	r1, [pc, #612]	; (8001294 <decodeGGA+0x43c>)
 800102e:	fb81 0103 	smull	r0, r1, r1, r3
 8001032:	1149      	asrs	r1, r1, #5
 8001034:	17db      	asrs	r3, r3, #31
 8001036:	1acb      	subs	r3, r1, r3
 8001038:	4413      	add	r3, r2
 800103a:	4a97      	ldr	r2, [pc, #604]	; (8001298 <decodeGGA+0x440>)
 800103c:	6013      	str	r3, [r2, #0]

	min = ((atoi(buffer)/100)%100) + GMT%100;  // get the minutes from the 6 digit number
 800103e:	f107 030c 	add.w	r3, r7, #12
 8001042:	4618      	mov	r0, r3
 8001044:	f009 f8c0 	bl	800a1c8 <atoi>
 8001048:	4603      	mov	r3, r0
 800104a:	4a92      	ldr	r2, [pc, #584]	; (8001294 <decodeGGA+0x43c>)
 800104c:	fb82 1203 	smull	r1, r2, r2, r3
 8001050:	1152      	asrs	r2, r2, #5
 8001052:	17db      	asrs	r3, r3, #31
 8001054:	1ad3      	subs	r3, r2, r3
 8001056:	4a8f      	ldr	r2, [pc, #572]	; (8001294 <decodeGGA+0x43c>)
 8001058:	fb82 1203 	smull	r1, r2, r2, r3
 800105c:	1151      	asrs	r1, r2, #5
 800105e:	17da      	asrs	r2, r3, #31
 8001060:	1a8a      	subs	r2, r1, r2
 8001062:	2164      	movs	r1, #100	; 0x64
 8001064:	fb01 f202 	mul.w	r2, r1, r2
 8001068:	1a9a      	subs	r2, r3, r2
 800106a:	4b89      	ldr	r3, [pc, #548]	; (8001290 <decodeGGA+0x438>)
 800106c:	6819      	ldr	r1, [r3, #0]
 800106e:	4b89      	ldr	r3, [pc, #548]	; (8001294 <decodeGGA+0x43c>)
 8001070:	fb83 0301 	smull	r0, r3, r3, r1
 8001074:	1158      	asrs	r0, r3, #5
 8001076:	17cb      	asrs	r3, r1, #31
 8001078:	1ac3      	subs	r3, r0, r3
 800107a:	2064      	movs	r0, #100	; 0x64
 800107c:	fb00 f303 	mul.w	r3, r0, r3
 8001080:	1acb      	subs	r3, r1, r3
 8001082:	4413      	add	r3, r2
 8001084:	4a85      	ldr	r2, [pc, #532]	; (800129c <decodeGGA+0x444>)
 8001086:	6013      	str	r3, [r2, #0]

	// adjust time.. This part still needs to be tested
	if (min > 59) 
 8001088:	4b84      	ldr	r3, [pc, #528]	; (800129c <decodeGGA+0x444>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	2b3b      	cmp	r3, #59	; 0x3b
 800108e:	dd09      	ble.n	80010a4 <decodeGGA+0x24c>
	{
		min = min-60;
 8001090:	4b82      	ldr	r3, [pc, #520]	; (800129c <decodeGGA+0x444>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	3b3c      	subs	r3, #60	; 0x3c
 8001096:	4a81      	ldr	r2, [pc, #516]	; (800129c <decodeGGA+0x444>)
 8001098:	6013      	str	r3, [r2, #0]
		hr++;
 800109a:	4b7f      	ldr	r3, [pc, #508]	; (8001298 <decodeGGA+0x440>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	3301      	adds	r3, #1
 80010a0:	4a7d      	ldr	r2, [pc, #500]	; (8001298 <decodeGGA+0x440>)
 80010a2:	6013      	str	r3, [r2, #0]
	}
	if (hr<0)
 80010a4:	4b7c      	ldr	r3, [pc, #496]	; (8001298 <decodeGGA+0x440>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	da09      	bge.n	80010c0 <decodeGGA+0x268>
	{
		hr=24+hr;
 80010ac:	4b7a      	ldr	r3, [pc, #488]	; (8001298 <decodeGGA+0x440>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	3318      	adds	r3, #24
 80010b2:	4a79      	ldr	r2, [pc, #484]	; (8001298 <decodeGGA+0x440>)
 80010b4:	6013      	str	r3, [r2, #0]
		daychange--;
 80010b6:	4b7a      	ldr	r3, [pc, #488]	; (80012a0 <decodeGGA+0x448>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	3b01      	subs	r3, #1
 80010bc:	4a78      	ldr	r2, [pc, #480]	; (80012a0 <decodeGGA+0x448>)
 80010be:	6013      	str	r3, [r2, #0]
	}
	if (hr>=24)
 80010c0:	4b75      	ldr	r3, [pc, #468]	; (8001298 <decodeGGA+0x440>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	2b17      	cmp	r3, #23
 80010c6:	dd09      	ble.n	80010dc <decodeGGA+0x284>
	{
		hr=hr-24;
 80010c8:	4b73      	ldr	r3, [pc, #460]	; (8001298 <decodeGGA+0x440>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	3b18      	subs	r3, #24
 80010ce:	4a72      	ldr	r2, [pc, #456]	; (8001298 <decodeGGA+0x440>)
 80010d0:	6013      	str	r3, [r2, #0]
		daychange++;
 80010d2:	4b73      	ldr	r3, [pc, #460]	; (80012a0 <decodeGGA+0x448>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	3301      	adds	r3, #1
 80010d8:	4a71      	ldr	r2, [pc, #452]	; (80012a0 <decodeGGA+0x448>)
 80010da:	6013      	str	r3, [r2, #0]
	}

	// Store the time in the GGA structure
	gga->tim.hour = hr;
 80010dc:	4b6e      	ldr	r3, [pc, #440]	; (8001298 <decodeGGA+0x440>)
 80010de:	681a      	ldr	r2, [r3, #0]
 80010e0:	683b      	ldr	r3, [r7, #0]
 80010e2:	611a      	str	r2, [r3, #16]
	gga->tim.min = min;
 80010e4:	4b6d      	ldr	r3, [pc, #436]	; (800129c <decodeGGA+0x444>)
 80010e6:	681a      	ldr	r2, [r3, #0]
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	615a      	str	r2, [r3, #20]
	gga->tim.sec = atoi(buffer)%100;
 80010ec:	f107 030c 	add.w	r3, r7, #12
 80010f0:	4618      	mov	r0, r3
 80010f2:	f009 f869 	bl	800a1c8 <atoi>
 80010f6:	4602      	mov	r2, r0
 80010f8:	4b66      	ldr	r3, [pc, #408]	; (8001294 <decodeGGA+0x43c>)
 80010fa:	fb83 1302 	smull	r1, r3, r3, r2
 80010fe:	1159      	asrs	r1, r3, #5
 8001100:	17d3      	asrs	r3, r2, #31
 8001102:	1acb      	subs	r3, r1, r3
 8001104:	2164      	movs	r1, #100	; 0x64
 8001106:	fb01 f303 	mul.w	r3, r1, r3
 800110a:	1ad3      	subs	r3, r2, r3
 800110c:	683a      	ldr	r2, [r7, #0]
 800110e:	6193      	str	r3, [r2, #24]

/***************** Get LATITUDE  **********************/
	inx++;   // Reach the first number in the lattitude
 8001110:	4b5d      	ldr	r3, [pc, #372]	; (8001288 <decodeGGA+0x430>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	3301      	adds	r3, #1
 8001116:	4a5c      	ldr	r2, [pc, #368]	; (8001288 <decodeGGA+0x430>)
 8001118:	6013      	str	r3, [r2, #0]
	memset(buffer, '\0', 12);
 800111a:	f107 030c 	add.w	r3, r7, #12
 800111e:	220c      	movs	r2, #12
 8001120:	2100      	movs	r1, #0
 8001122:	4618      	mov	r0, r3
 8001124:	f009 f88e 	bl	800a244 <memset>
	i=0;
 8001128:	2300      	movs	r3, #0
 800112a:	62fb      	str	r3, [r7, #44]	; 0x2c
	while (GGAbuffer[inx] != ',')   // copy upto the we reach the after lattitude ','
 800112c:	e013      	b.n	8001156 <decodeGGA+0x2fe>
	{
		buffer[i] = GGAbuffer[inx];
 800112e:	4b56      	ldr	r3, [pc, #344]	; (8001288 <decodeGGA+0x430>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	461a      	mov	r2, r3
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	4413      	add	r3, r2
 8001138:	7819      	ldrb	r1, [r3, #0]
 800113a:	f107 020c 	add.w	r2, r7, #12
 800113e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001140:	4413      	add	r3, r2
 8001142:	460a      	mov	r2, r1
 8001144:	701a      	strb	r2, [r3, #0]
		i++;
 8001146:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001148:	3301      	adds	r3, #1
 800114a:	62fb      	str	r3, [r7, #44]	; 0x2c
		inx++;
 800114c:	4b4e      	ldr	r3, [pc, #312]	; (8001288 <decodeGGA+0x430>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	3301      	adds	r3, #1
 8001152:	4a4d      	ldr	r2, [pc, #308]	; (8001288 <decodeGGA+0x430>)
 8001154:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')   // copy upto the we reach the after lattitude ','
 8001156:	4b4c      	ldr	r3, [pc, #304]	; (8001288 <decodeGGA+0x430>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	461a      	mov	r2, r3
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	4413      	add	r3, r2
 8001160:	781b      	ldrb	r3, [r3, #0]
 8001162:	2b2c      	cmp	r3, #44	; 0x2c
 8001164:	d1e3      	bne.n	800112e <decodeGGA+0x2d6>
	}
	if (strlen(buffer) < 6) return 2;  // If the buffer length is not appropriate, return error
 8001166:	f107 030c 	add.w	r3, r7, #12
 800116a:	4618      	mov	r0, r3
 800116c:	f7ff f82c 	bl	80001c8 <strlen>
 8001170:	4603      	mov	r3, r0
 8001172:	2b05      	cmp	r3, #5
 8001174:	d801      	bhi.n	800117a <decodeGGA+0x322>
 8001176:	2302      	movs	r3, #2
 8001178:	e20d      	b.n	8001596 <decodeGGA+0x73e>
	int16_t num = (atoi(buffer));   // change the buffer to the number. It will only convert upto decimal
 800117a:	f107 030c 	add.w	r3, r7, #12
 800117e:	4618      	mov	r0, r3
 8001180:	f009 f822 	bl	800a1c8 <atoi>
 8001184:	4603      	mov	r3, r0
 8001186:	84fb      	strh	r3, [r7, #38]	; 0x26
	int j = 0;
 8001188:	2300      	movs	r3, #0
 800118a:	62bb      	str	r3, [r7, #40]	; 0x28
	while (buffer[j] != '.') j++;   // Figure out how many digits before the decimal
 800118c:	e002      	b.n	8001194 <decodeGGA+0x33c>
 800118e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001190:	3301      	adds	r3, #1
 8001192:	62bb      	str	r3, [r7, #40]	; 0x28
 8001194:	f107 020c 	add.w	r2, r7, #12
 8001198:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800119a:	4413      	add	r3, r2
 800119c:	781b      	ldrb	r3, [r3, #0]
 800119e:	2b2e      	cmp	r3, #46	; 0x2e
 80011a0:	d1f5      	bne.n	800118e <decodeGGA+0x336>
	j++;
 80011a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011a4:	3301      	adds	r3, #1
 80011a6:	62bb      	str	r3, [r7, #40]	; 0x28
	int declen = (strlen(buffer))-j;  // calculate the number of digit after decimal
 80011a8:	f107 030c 	add.w	r3, r7, #12
 80011ac:	4618      	mov	r0, r3
 80011ae:	f7ff f80b 	bl	80001c8 <strlen>
 80011b2:	4602      	mov	r2, r0
 80011b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011b6:	1ad3      	subs	r3, r2, r3
 80011b8:	623b      	str	r3, [r7, #32]
	int dec = atoi ((char *) buffer+j);  // conver the decimal part a a separate number
 80011ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011bc:	f107 020c 	add.w	r2, r7, #12
 80011c0:	4413      	add	r3, r2
 80011c2:	4618      	mov	r0, r3
 80011c4:	f009 f800 	bl	800a1c8 <atoi>
 80011c8:	61f8      	str	r0, [r7, #28]
	float lat = (num/100.0) + (dec/pow(10, (declen+2)));  // 1234.56789 = 12.3456789
 80011ca:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 80011ce:	4618      	mov	r0, r3
 80011d0:	f7ff f954 	bl	800047c <__aeabi_i2d>
 80011d4:	f04f 0200 	mov.w	r2, #0
 80011d8:	4b32      	ldr	r3, [pc, #200]	; (80012a4 <decodeGGA+0x44c>)
 80011da:	f7ff fae3 	bl	80007a4 <__aeabi_ddiv>
 80011de:	4602      	mov	r2, r0
 80011e0:	460b      	mov	r3, r1
 80011e2:	4690      	mov	r8, r2
 80011e4:	4699      	mov	r9, r3
 80011e6:	69f8      	ldr	r0, [r7, #28]
 80011e8:	f7ff f948 	bl	800047c <__aeabi_i2d>
 80011ec:	4604      	mov	r4, r0
 80011ee:	460d      	mov	r5, r1
 80011f0:	6a3b      	ldr	r3, [r7, #32]
 80011f2:	3302      	adds	r3, #2
 80011f4:	4618      	mov	r0, r3
 80011f6:	f7ff f941 	bl	800047c <__aeabi_i2d>
 80011fa:	4602      	mov	r2, r0
 80011fc:	460b      	mov	r3, r1
 80011fe:	ec43 2b11 	vmov	d1, r2, r3
 8001202:	ed9f 0b1f 	vldr	d0, [pc, #124]	; 8001280 <decodeGGA+0x428>
 8001206:	f009 f9af 	bl	800a568 <pow>
 800120a:	ec53 2b10 	vmov	r2, r3, d0
 800120e:	4620      	mov	r0, r4
 8001210:	4629      	mov	r1, r5
 8001212:	f7ff fac7 	bl	80007a4 <__aeabi_ddiv>
 8001216:	4602      	mov	r2, r0
 8001218:	460b      	mov	r3, r1
 800121a:	4640      	mov	r0, r8
 800121c:	4649      	mov	r1, r9
 800121e:	f7fe ffe1 	bl	80001e4 <__adddf3>
 8001222:	4602      	mov	r2, r0
 8001224:	460b      	mov	r3, r1
 8001226:	4610      	mov	r0, r2
 8001228:	4619      	mov	r1, r3
 800122a:	f7ff fc41 	bl	8000ab0 <__aeabi_d2f>
 800122e:	4603      	mov	r3, r0
 8001230:	61bb      	str	r3, [r7, #24]
	gga->lcation.latitude = lat;  // save the lattitude data into the strucure
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	69ba      	ldr	r2, [r7, #24]
 8001236:	601a      	str	r2, [r3, #0]
	inx++;  
 8001238:	4b13      	ldr	r3, [pc, #76]	; (8001288 <decodeGGA+0x430>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	3301      	adds	r3, #1
 800123e:	4a12      	ldr	r2, [pc, #72]	; (8001288 <decodeGGA+0x430>)
 8001240:	6013      	str	r3, [r2, #0]
	gga->lcation.NS = GGAbuffer[inx];  // save the N/S into the structure
 8001242:	4b11      	ldr	r3, [pc, #68]	; (8001288 <decodeGGA+0x430>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	461a      	mov	r2, r3
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	4413      	add	r3, r2
 800124c:	781a      	ldrb	r2, [r3, #0]
 800124e:	683b      	ldr	r3, [r7, #0]
 8001250:	711a      	strb	r2, [r3, #4]


/***********************  GET LONGITUDE **********************/
	inx++;  // ',' after NS character
 8001252:	4b0d      	ldr	r3, [pc, #52]	; (8001288 <decodeGGA+0x430>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	3301      	adds	r3, #1
 8001258:	4a0b      	ldr	r2, [pc, #44]	; (8001288 <decodeGGA+0x430>)
 800125a:	6013      	str	r3, [r2, #0]
	inx++;  // Reach the first number in the longitude
 800125c:	4b0a      	ldr	r3, [pc, #40]	; (8001288 <decodeGGA+0x430>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	3301      	adds	r3, #1
 8001262:	4a09      	ldr	r2, [pc, #36]	; (8001288 <decodeGGA+0x430>)
 8001264:	6013      	str	r3, [r2, #0]
	memset(buffer, '\0', 12);
 8001266:	f107 030c 	add.w	r3, r7, #12
 800126a:	220c      	movs	r2, #12
 800126c:	2100      	movs	r1, #0
 800126e:	4618      	mov	r0, r3
 8001270:	f008 ffe8 	bl	800a244 <memset>
	i=0;
 8001274:	2300      	movs	r3, #0
 8001276:	62fb      	str	r3, [r7, #44]	; 0x2c
	while (GGAbuffer[inx] != ',')  // copy upto the we reach the after longitude ','
 8001278:	e02a      	b.n	80012d0 <decodeGGA+0x478>
 800127a:	bf00      	nop
 800127c:	f3af 8000 	nop.w
 8001280:	00000000 	.word	0x00000000
 8001284:	40240000 	.word	0x40240000
 8001288:	200000b0 	.word	0x200000b0
 800128c:	68db8bad 	.word	0x68db8bad
 8001290:	20000000 	.word	0x20000000
 8001294:	51eb851f 	.word	0x51eb851f
 8001298:	200000b4 	.word	0x200000b4
 800129c:	200000b8 	.word	0x200000b8
 80012a0:	200000c8 	.word	0x200000c8
 80012a4:	40590000 	.word	0x40590000
	{
		buffer[i] = GGAbuffer[inx];
 80012a8:	4b8b      	ldr	r3, [pc, #556]	; (80014d8 <decodeGGA+0x680>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	461a      	mov	r2, r3
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	4413      	add	r3, r2
 80012b2:	7819      	ldrb	r1, [r3, #0]
 80012b4:	f107 020c 	add.w	r2, r7, #12
 80012b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012ba:	4413      	add	r3, r2
 80012bc:	460a      	mov	r2, r1
 80012be:	701a      	strb	r2, [r3, #0]
		i++;
 80012c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012c2:	3301      	adds	r3, #1
 80012c4:	62fb      	str	r3, [r7, #44]	; 0x2c
		inx++;
 80012c6:	4b84      	ldr	r3, [pc, #528]	; (80014d8 <decodeGGA+0x680>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	3301      	adds	r3, #1
 80012cc:	4a82      	ldr	r2, [pc, #520]	; (80014d8 <decodeGGA+0x680>)
 80012ce:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')  // copy upto the we reach the after longitude ','
 80012d0:	4b81      	ldr	r3, [pc, #516]	; (80014d8 <decodeGGA+0x680>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	461a      	mov	r2, r3
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	4413      	add	r3, r2
 80012da:	781b      	ldrb	r3, [r3, #0]
 80012dc:	2b2c      	cmp	r3, #44	; 0x2c
 80012de:	d1e3      	bne.n	80012a8 <decodeGGA+0x450>
	}
	num = (atoi(buffer));  // change the buffer to the number. It will only convert upto decimal
 80012e0:	f107 030c 	add.w	r3, r7, #12
 80012e4:	4618      	mov	r0, r3
 80012e6:	f008 ff6f 	bl	800a1c8 <atoi>
 80012ea:	4603      	mov	r3, r0
 80012ec:	84fb      	strh	r3, [r7, #38]	; 0x26
	j = 0;
 80012ee:	2300      	movs	r3, #0
 80012f0:	62bb      	str	r3, [r7, #40]	; 0x28
	while (buffer[j] != '.') j++;  // Figure out how many digits before the decimal
 80012f2:	e002      	b.n	80012fa <decodeGGA+0x4a2>
 80012f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012f6:	3301      	adds	r3, #1
 80012f8:	62bb      	str	r3, [r7, #40]	; 0x28
 80012fa:	f107 020c 	add.w	r2, r7, #12
 80012fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001300:	4413      	add	r3, r2
 8001302:	781b      	ldrb	r3, [r3, #0]
 8001304:	2b2e      	cmp	r3, #46	; 0x2e
 8001306:	d1f5      	bne.n	80012f4 <decodeGGA+0x49c>
	j++;
 8001308:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800130a:	3301      	adds	r3, #1
 800130c:	62bb      	str	r3, [r7, #40]	; 0x28
	declen = (strlen(buffer))-j;  // calculate the number of digit after decimal
 800130e:	f107 030c 	add.w	r3, r7, #12
 8001312:	4618      	mov	r0, r3
 8001314:	f7fe ff58 	bl	80001c8 <strlen>
 8001318:	4602      	mov	r2, r0
 800131a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800131c:	1ad3      	subs	r3, r2, r3
 800131e:	623b      	str	r3, [r7, #32]
	dec = atoi ((char *) buffer+j);  // conver the decimal part a a separate number
 8001320:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001322:	f107 020c 	add.w	r2, r7, #12
 8001326:	4413      	add	r3, r2
 8001328:	4618      	mov	r0, r3
 800132a:	f008 ff4d 	bl	800a1c8 <atoi>
 800132e:	61f8      	str	r0, [r7, #28]
	lat = (num/100.0) + (dec/pow(10, (declen+2)));  // 1234.56789 = 12.3456789
 8001330:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8001334:	4618      	mov	r0, r3
 8001336:	f7ff f8a1 	bl	800047c <__aeabi_i2d>
 800133a:	f04f 0200 	mov.w	r2, #0
 800133e:	4b67      	ldr	r3, [pc, #412]	; (80014dc <decodeGGA+0x684>)
 8001340:	f7ff fa30 	bl	80007a4 <__aeabi_ddiv>
 8001344:	4602      	mov	r2, r0
 8001346:	460b      	mov	r3, r1
 8001348:	4690      	mov	r8, r2
 800134a:	4699      	mov	r9, r3
 800134c:	69f8      	ldr	r0, [r7, #28]
 800134e:	f7ff f895 	bl	800047c <__aeabi_i2d>
 8001352:	4604      	mov	r4, r0
 8001354:	460d      	mov	r5, r1
 8001356:	6a3b      	ldr	r3, [r7, #32]
 8001358:	3302      	adds	r3, #2
 800135a:	4618      	mov	r0, r3
 800135c:	f7ff f88e 	bl	800047c <__aeabi_i2d>
 8001360:	4602      	mov	r2, r0
 8001362:	460b      	mov	r3, r1
 8001364:	ec43 2b11 	vmov	d1, r2, r3
 8001368:	ed9f 0b59 	vldr	d0, [pc, #356]	; 80014d0 <decodeGGA+0x678>
 800136c:	f009 f8fc 	bl	800a568 <pow>
 8001370:	ec53 2b10 	vmov	r2, r3, d0
 8001374:	4620      	mov	r0, r4
 8001376:	4629      	mov	r1, r5
 8001378:	f7ff fa14 	bl	80007a4 <__aeabi_ddiv>
 800137c:	4602      	mov	r2, r0
 800137e:	460b      	mov	r3, r1
 8001380:	4640      	mov	r0, r8
 8001382:	4649      	mov	r1, r9
 8001384:	f7fe ff2e 	bl	80001e4 <__adddf3>
 8001388:	4602      	mov	r2, r0
 800138a:	460b      	mov	r3, r1
 800138c:	4610      	mov	r0, r2
 800138e:	4619      	mov	r1, r3
 8001390:	f7ff fb8e 	bl	8000ab0 <__aeabi_d2f>
 8001394:	4603      	mov	r3, r0
 8001396:	61bb      	str	r3, [r7, #24]
	gga->lcation.longitude = lat;  // save the longitude data into the strucure
 8001398:	683b      	ldr	r3, [r7, #0]
 800139a:	69ba      	ldr	r2, [r7, #24]
 800139c:	609a      	str	r2, [r3, #8]
	inx++;
 800139e:	4b4e      	ldr	r3, [pc, #312]	; (80014d8 <decodeGGA+0x680>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	3301      	adds	r3, #1
 80013a4:	4a4c      	ldr	r2, [pc, #304]	; (80014d8 <decodeGGA+0x680>)
 80013a6:	6013      	str	r3, [r2, #0]
	gga->lcation.EW = GGAbuffer[inx];  // save the E/W into the structure
 80013a8:	4b4b      	ldr	r3, [pc, #300]	; (80014d8 <decodeGGA+0x680>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	461a      	mov	r2, r3
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	4413      	add	r3, r2
 80013b2:	781a      	ldrb	r2, [r3, #0]
 80013b4:	683b      	ldr	r3, [r7, #0]
 80013b6:	731a      	strb	r2, [r3, #12]

/**************************************************/
	// skip positition fix
	inx++;   // ',' after E/W
 80013b8:	4b47      	ldr	r3, [pc, #284]	; (80014d8 <decodeGGA+0x680>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	3301      	adds	r3, #1
 80013be:	4a46      	ldr	r2, [pc, #280]	; (80014d8 <decodeGGA+0x680>)
 80013c0:	6013      	str	r3, [r2, #0]
	inx++;   // position fix
 80013c2:	4b45      	ldr	r3, [pc, #276]	; (80014d8 <decodeGGA+0x680>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	3301      	adds	r3, #1
 80013c8:	4a43      	ldr	r2, [pc, #268]	; (80014d8 <decodeGGA+0x680>)
 80013ca:	6013      	str	r3, [r2, #0]
	inx++;   // ',' after position fix;
 80013cc:	4b42      	ldr	r3, [pc, #264]	; (80014d8 <decodeGGA+0x680>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	3301      	adds	r3, #1
 80013d2:	4a41      	ldr	r2, [pc, #260]	; (80014d8 <decodeGGA+0x680>)
 80013d4:	6013      	str	r3, [r2, #0]

	// number of sattelites
	inx++;  // Reach the first number in the satellites
 80013d6:	4b40      	ldr	r3, [pc, #256]	; (80014d8 <decodeGGA+0x680>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	3301      	adds	r3, #1
 80013dc:	4a3e      	ldr	r2, [pc, #248]	; (80014d8 <decodeGGA+0x680>)
 80013de:	6013      	str	r3, [r2, #0]
	memset(buffer, '\0', 12);
 80013e0:	f107 030c 	add.w	r3, r7, #12
 80013e4:	220c      	movs	r2, #12
 80013e6:	2100      	movs	r1, #0
 80013e8:	4618      	mov	r0, r3
 80013ea:	f008 ff2b 	bl	800a244 <memset>
	i=0;
 80013ee:	2300      	movs	r3, #0
 80013f0:	62fb      	str	r3, [r7, #44]	; 0x2c
	while (GGAbuffer[inx] != ',')  // copy upto the ',' after number of satellites
 80013f2:	e013      	b.n	800141c <decodeGGA+0x5c4>
	{
		buffer[i] = GGAbuffer[inx];
 80013f4:	4b38      	ldr	r3, [pc, #224]	; (80014d8 <decodeGGA+0x680>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	461a      	mov	r2, r3
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	4413      	add	r3, r2
 80013fe:	7819      	ldrb	r1, [r3, #0]
 8001400:	f107 020c 	add.w	r2, r7, #12
 8001404:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001406:	4413      	add	r3, r2
 8001408:	460a      	mov	r2, r1
 800140a:	701a      	strb	r2, [r3, #0]
		i++;
 800140c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800140e:	3301      	adds	r3, #1
 8001410:	62fb      	str	r3, [r7, #44]	; 0x2c
		inx++;
 8001412:	4b31      	ldr	r3, [pc, #196]	; (80014d8 <decodeGGA+0x680>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	3301      	adds	r3, #1
 8001418:	4a2f      	ldr	r2, [pc, #188]	; (80014d8 <decodeGGA+0x680>)
 800141a:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')  // copy upto the ',' after number of satellites
 800141c:	4b2e      	ldr	r3, [pc, #184]	; (80014d8 <decodeGGA+0x680>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	461a      	mov	r2, r3
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	4413      	add	r3, r2
 8001426:	781b      	ldrb	r3, [r3, #0]
 8001428:	2b2c      	cmp	r3, #44	; 0x2c
 800142a:	d1e3      	bne.n	80013f4 <decodeGGA+0x59c>
	}
	gga->numofsat = atoi(buffer);   // convert the buffer to number and save into the structure
 800142c:	f107 030c 	add.w	r3, r7, #12
 8001430:	4618      	mov	r0, r3
 8001432:	f008 fec9 	bl	800a1c8 <atoi>
 8001436:	4602      	mov	r2, r0
 8001438:	683b      	ldr	r3, [r7, #0]
 800143a:	629a      	str	r2, [r3, #40]	; 0x28


	/***************** skip HDOP  *********************/
	inx++;
 800143c:	4b26      	ldr	r3, [pc, #152]	; (80014d8 <decodeGGA+0x680>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	3301      	adds	r3, #1
 8001442:	4a25      	ldr	r2, [pc, #148]	; (80014d8 <decodeGGA+0x680>)
 8001444:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',') inx++;
 8001446:	e004      	b.n	8001452 <decodeGGA+0x5fa>
 8001448:	4b23      	ldr	r3, [pc, #140]	; (80014d8 <decodeGGA+0x680>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	3301      	adds	r3, #1
 800144e:	4a22      	ldr	r2, [pc, #136]	; (80014d8 <decodeGGA+0x680>)
 8001450:	6013      	str	r3, [r2, #0]
 8001452:	4b21      	ldr	r3, [pc, #132]	; (80014d8 <decodeGGA+0x680>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	461a      	mov	r2, r3
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	4413      	add	r3, r2
 800145c:	781b      	ldrb	r3, [r3, #0]
 800145e:	2b2c      	cmp	r3, #44	; 0x2c
 8001460:	d1f2      	bne.n	8001448 <decodeGGA+0x5f0>


	/*************** Altitude calculation ********************/
	inx++;
 8001462:	4b1d      	ldr	r3, [pc, #116]	; (80014d8 <decodeGGA+0x680>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	3301      	adds	r3, #1
 8001468:	4a1b      	ldr	r2, [pc, #108]	; (80014d8 <decodeGGA+0x680>)
 800146a:	6013      	str	r3, [r2, #0]
	memset(buffer, '\0', 12);
 800146c:	f107 030c 	add.w	r3, r7, #12
 8001470:	220c      	movs	r2, #12
 8001472:	2100      	movs	r1, #0
 8001474:	4618      	mov	r0, r3
 8001476:	f008 fee5 	bl	800a244 <memset>
	i=0;
 800147a:	2300      	movs	r3, #0
 800147c:	62fb      	str	r3, [r7, #44]	; 0x2c
	while (GGAbuffer[inx] != ',')
 800147e:	e013      	b.n	80014a8 <decodeGGA+0x650>
	{
		buffer[i] = GGAbuffer[inx];
 8001480:	4b15      	ldr	r3, [pc, #84]	; (80014d8 <decodeGGA+0x680>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	461a      	mov	r2, r3
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	4413      	add	r3, r2
 800148a:	7819      	ldrb	r1, [r3, #0]
 800148c:	f107 020c 	add.w	r2, r7, #12
 8001490:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001492:	4413      	add	r3, r2
 8001494:	460a      	mov	r2, r1
 8001496:	701a      	strb	r2, [r3, #0]
		i++;
 8001498:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800149a:	3301      	adds	r3, #1
 800149c:	62fb      	str	r3, [r7, #44]	; 0x2c
		inx++;
 800149e:	4b0e      	ldr	r3, [pc, #56]	; (80014d8 <decodeGGA+0x680>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	3301      	adds	r3, #1
 80014a4:	4a0c      	ldr	r2, [pc, #48]	; (80014d8 <decodeGGA+0x680>)
 80014a6:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')
 80014a8:	4b0b      	ldr	r3, [pc, #44]	; (80014d8 <decodeGGA+0x680>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	461a      	mov	r2, r3
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	4413      	add	r3, r2
 80014b2:	781b      	ldrb	r3, [r3, #0]
 80014b4:	2b2c      	cmp	r3, #44	; 0x2c
 80014b6:	d1e3      	bne.n	8001480 <decodeGGA+0x628>
	}
	num = (atoi(buffer));
 80014b8:	f107 030c 	add.w	r3, r7, #12
 80014bc:	4618      	mov	r0, r3
 80014be:	f008 fe83 	bl	800a1c8 <atoi>
 80014c2:	4603      	mov	r3, r0
 80014c4:	84fb      	strh	r3, [r7, #38]	; 0x26
	j = 0;
 80014c6:	2300      	movs	r3, #0
 80014c8:	62bb      	str	r3, [r7, #40]	; 0x28
	while (buffer[j] != '.') j++;
 80014ca:	e00c      	b.n	80014e6 <decodeGGA+0x68e>
 80014cc:	f3af 8000 	nop.w
 80014d0:	00000000 	.word	0x00000000
 80014d4:	40240000 	.word	0x40240000
 80014d8:	200000b0 	.word	0x200000b0
 80014dc:	40590000 	.word	0x40590000
 80014e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014e2:	3301      	adds	r3, #1
 80014e4:	62bb      	str	r3, [r7, #40]	; 0x28
 80014e6:	f107 020c 	add.w	r2, r7, #12
 80014ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014ec:	4413      	add	r3, r2
 80014ee:	781b      	ldrb	r3, [r3, #0]
 80014f0:	2b2e      	cmp	r3, #46	; 0x2e
 80014f2:	d1f5      	bne.n	80014e0 <decodeGGA+0x688>
	j++;
 80014f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014f6:	3301      	adds	r3, #1
 80014f8:	62bb      	str	r3, [r7, #40]	; 0x28
	declen = (strlen(buffer))-j;
 80014fa:	f107 030c 	add.w	r3, r7, #12
 80014fe:	4618      	mov	r0, r3
 8001500:	f7fe fe62 	bl	80001c8 <strlen>
 8001504:	4602      	mov	r2, r0
 8001506:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001508:	1ad3      	subs	r3, r2, r3
 800150a:	623b      	str	r3, [r7, #32]
	dec = atoi ((char *) buffer+j);
 800150c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800150e:	f107 020c 	add.w	r2, r7, #12
 8001512:	4413      	add	r3, r2
 8001514:	4618      	mov	r0, r3
 8001516:	f008 fe57 	bl	800a1c8 <atoi>
 800151a:	61f8      	str	r0, [r7, #28]
	lat = (num) + (dec/pow(10, (declen)));
 800151c:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8001520:	4618      	mov	r0, r3
 8001522:	f7fe ffab 	bl	800047c <__aeabi_i2d>
 8001526:	4604      	mov	r4, r0
 8001528:	460d      	mov	r5, r1
 800152a:	69f8      	ldr	r0, [r7, #28]
 800152c:	f7fe ffa6 	bl	800047c <__aeabi_i2d>
 8001530:	4680      	mov	r8, r0
 8001532:	4689      	mov	r9, r1
 8001534:	6a38      	ldr	r0, [r7, #32]
 8001536:	f7fe ffa1 	bl	800047c <__aeabi_i2d>
 800153a:	4602      	mov	r2, r0
 800153c:	460b      	mov	r3, r1
 800153e:	ec43 2b11 	vmov	d1, r2, r3
 8001542:	ed9f 0b17 	vldr	d0, [pc, #92]	; 80015a0 <decodeGGA+0x748>
 8001546:	f009 f80f 	bl	800a568 <pow>
 800154a:	ec53 2b10 	vmov	r2, r3, d0
 800154e:	4640      	mov	r0, r8
 8001550:	4649      	mov	r1, r9
 8001552:	f7ff f927 	bl	80007a4 <__aeabi_ddiv>
 8001556:	4602      	mov	r2, r0
 8001558:	460b      	mov	r3, r1
 800155a:	4620      	mov	r0, r4
 800155c:	4629      	mov	r1, r5
 800155e:	f7fe fe41 	bl	80001e4 <__adddf3>
 8001562:	4602      	mov	r2, r0
 8001564:	460b      	mov	r3, r1
 8001566:	4610      	mov	r0, r2
 8001568:	4619      	mov	r1, r3
 800156a:	f7ff faa1 	bl	8000ab0 <__aeabi_d2f>
 800156e:	4603      	mov	r3, r0
 8001570:	61bb      	str	r3, [r7, #24]
	gga->alt.altitude = lat;
 8001572:	683b      	ldr	r3, [r7, #0]
 8001574:	69ba      	ldr	r2, [r7, #24]
 8001576:	621a      	str	r2, [r3, #32]

	inx++;
 8001578:	4b0b      	ldr	r3, [pc, #44]	; (80015a8 <decodeGGA+0x750>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	3301      	adds	r3, #1
 800157e:	4a0a      	ldr	r2, [pc, #40]	; (80015a8 <decodeGGA+0x750>)
 8001580:	6013      	str	r3, [r2, #0]
	gga->alt.unit = GGAbuffer[inx];
 8001582:	4b09      	ldr	r3, [pc, #36]	; (80015a8 <decodeGGA+0x750>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	461a      	mov	r2, r3
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	4413      	add	r3, r2
 800158c:	781a      	ldrb	r2, [r3, #0]
 800158e:	683b      	ldr	r3, [r7, #0]
 8001590:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	return 0;
 8001594:	2300      	movs	r3, #0

}
 8001596:	4618      	mov	r0, r3
 8001598:	3730      	adds	r7, #48	; 0x30
 800159a:	46bd      	mov	sp, r7
 800159c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80015a0:	00000000 	.word	0x00000000
 80015a4:	40240000 	.word	0x40240000
 80015a8:	200000b0 	.word	0x200000b0
 80015ac:	00000000 	.word	0x00000000

080015b0 <decodeRMC>:


int decodeRMC (char *RMCbuffer, RMCSTRUCT *rmc)
{
 80015b0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80015b4:	b090      	sub	sp, #64	; 0x40
 80015b6:	af00      	add	r7, sp, #0
 80015b8:	6078      	str	r0, [r7, #4]
 80015ba:	6039      	str	r1, [r7, #0]
	inx = 0;
 80015bc:	4b94      	ldr	r3, [pc, #592]	; (8001810 <decodeRMC+0x260>)
 80015be:	2200      	movs	r2, #0
 80015c0:	601a      	str	r2, [r3, #0]
	char buffer[12];
	int i = 0;
 80015c2:	2300      	movs	r3, #0
 80015c4:	63fb      	str	r3, [r7, #60]	; 0x3c
	while (RMCbuffer[inx] != ',') inx++;  // 1st ,
 80015c6:	e004      	b.n	80015d2 <decodeRMC+0x22>
 80015c8:	4b91      	ldr	r3, [pc, #580]	; (8001810 <decodeRMC+0x260>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	3301      	adds	r3, #1
 80015ce:	4a90      	ldr	r2, [pc, #576]	; (8001810 <decodeRMC+0x260>)
 80015d0:	6013      	str	r3, [r2, #0]
 80015d2:	4b8f      	ldr	r3, [pc, #572]	; (8001810 <decodeRMC+0x260>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	461a      	mov	r2, r3
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	4413      	add	r3, r2
 80015dc:	781b      	ldrb	r3, [r3, #0]
 80015de:	2b2c      	cmp	r3, #44	; 0x2c
 80015e0:	d1f2      	bne.n	80015c8 <decodeRMC+0x18>
	inx++;
 80015e2:	4b8b      	ldr	r3, [pc, #556]	; (8001810 <decodeRMC+0x260>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	3301      	adds	r3, #1
 80015e8:	4a89      	ldr	r2, [pc, #548]	; (8001810 <decodeRMC+0x260>)
 80015ea:	6013      	str	r3, [r2, #0]
	while (RMCbuffer[inx] != ',') inx++;  // After time ,
 80015ec:	e004      	b.n	80015f8 <decodeRMC+0x48>
 80015ee:	4b88      	ldr	r3, [pc, #544]	; (8001810 <decodeRMC+0x260>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	3301      	adds	r3, #1
 80015f4:	4a86      	ldr	r2, [pc, #536]	; (8001810 <decodeRMC+0x260>)
 80015f6:	6013      	str	r3, [r2, #0]
 80015f8:	4b85      	ldr	r3, [pc, #532]	; (8001810 <decodeRMC+0x260>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	461a      	mov	r2, r3
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	4413      	add	r3, r2
 8001602:	781b      	ldrb	r3, [r3, #0]
 8001604:	2b2c      	cmp	r3, #44	; 0x2c
 8001606:	d1f2      	bne.n	80015ee <decodeRMC+0x3e>
	inx++;
 8001608:	4b81      	ldr	r3, [pc, #516]	; (8001810 <decodeRMC+0x260>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	3301      	adds	r3, #1
 800160e:	4a80      	ldr	r2, [pc, #512]	; (8001810 <decodeRMC+0x260>)
 8001610:	6013      	str	r3, [r2, #0]
	if (RMCbuffer[inx] == 'A')  // Here 'A' Indicates the data is valid, and 'V' indicates invalid data
 8001612:	4b7f      	ldr	r3, [pc, #508]	; (8001810 <decodeRMC+0x260>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	461a      	mov	r2, r3
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	4413      	add	r3, r2
 800161c:	781b      	ldrb	r3, [r3, #0]
 800161e:	2b41      	cmp	r3, #65	; 0x41
 8001620:	d10d      	bne.n	800163e <decodeRMC+0x8e>
	{
		rmc->isValid = 1;
 8001622:	683b      	ldr	r3, [r7, #0]
 8001624:	2201      	movs	r2, #1
 8001626:	615a      	str	r2, [r3, #20]
	else
	{
		rmc->isValid =0;
		return 1;
	}
	inx++;
 8001628:	4b79      	ldr	r3, [pc, #484]	; (8001810 <decodeRMC+0x260>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	3301      	adds	r3, #1
 800162e:	4a78      	ldr	r2, [pc, #480]	; (8001810 <decodeRMC+0x260>)
 8001630:	6013      	str	r3, [r2, #0]
	inx++;
 8001632:	4b77      	ldr	r3, [pc, #476]	; (8001810 <decodeRMC+0x260>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	3301      	adds	r3, #1
 8001638:	4a75      	ldr	r2, [pc, #468]	; (8001810 <decodeRMC+0x260>)
 800163a:	6013      	str	r3, [r2, #0]
	while (RMCbuffer[inx] != ',') inx++;  // after latitude,
 800163c:	e009      	b.n	8001652 <decodeRMC+0xa2>
		rmc->isValid =0;
 800163e:	683b      	ldr	r3, [r7, #0]
 8001640:	2200      	movs	r2, #0
 8001642:	615a      	str	r2, [r3, #20]
		return 1;
 8001644:	2301      	movs	r3, #1
 8001646:	e1d8      	b.n	80019fa <decodeRMC+0x44a>
	while (RMCbuffer[inx] != ',') inx++;  // after latitude,
 8001648:	4b71      	ldr	r3, [pc, #452]	; (8001810 <decodeRMC+0x260>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	3301      	adds	r3, #1
 800164e:	4a70      	ldr	r2, [pc, #448]	; (8001810 <decodeRMC+0x260>)
 8001650:	6013      	str	r3, [r2, #0]
 8001652:	4b6f      	ldr	r3, [pc, #444]	; (8001810 <decodeRMC+0x260>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	461a      	mov	r2, r3
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	4413      	add	r3, r2
 800165c:	781b      	ldrb	r3, [r3, #0]
 800165e:	2b2c      	cmp	r3, #44	; 0x2c
 8001660:	d1f2      	bne.n	8001648 <decodeRMC+0x98>
	inx++;
 8001662:	4b6b      	ldr	r3, [pc, #428]	; (8001810 <decodeRMC+0x260>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	3301      	adds	r3, #1
 8001668:	4a69      	ldr	r2, [pc, #420]	; (8001810 <decodeRMC+0x260>)
 800166a:	6013      	str	r3, [r2, #0]
	while (RMCbuffer[inx] != ',') inx++;  // after NS ,
 800166c:	e004      	b.n	8001678 <decodeRMC+0xc8>
 800166e:	4b68      	ldr	r3, [pc, #416]	; (8001810 <decodeRMC+0x260>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	3301      	adds	r3, #1
 8001674:	4a66      	ldr	r2, [pc, #408]	; (8001810 <decodeRMC+0x260>)
 8001676:	6013      	str	r3, [r2, #0]
 8001678:	4b65      	ldr	r3, [pc, #404]	; (8001810 <decodeRMC+0x260>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	461a      	mov	r2, r3
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	4413      	add	r3, r2
 8001682:	781b      	ldrb	r3, [r3, #0]
 8001684:	2b2c      	cmp	r3, #44	; 0x2c
 8001686:	d1f2      	bne.n	800166e <decodeRMC+0xbe>
	inx++;
 8001688:	4b61      	ldr	r3, [pc, #388]	; (8001810 <decodeRMC+0x260>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	3301      	adds	r3, #1
 800168e:	4a60      	ldr	r2, [pc, #384]	; (8001810 <decodeRMC+0x260>)
 8001690:	6013      	str	r3, [r2, #0]
	while (RMCbuffer[inx] != ',') inx++;  // after longitude ,
 8001692:	e004      	b.n	800169e <decodeRMC+0xee>
 8001694:	4b5e      	ldr	r3, [pc, #376]	; (8001810 <decodeRMC+0x260>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	3301      	adds	r3, #1
 800169a:	4a5d      	ldr	r2, [pc, #372]	; (8001810 <decodeRMC+0x260>)
 800169c:	6013      	str	r3, [r2, #0]
 800169e:	4b5c      	ldr	r3, [pc, #368]	; (8001810 <decodeRMC+0x260>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	461a      	mov	r2, r3
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	4413      	add	r3, r2
 80016a8:	781b      	ldrb	r3, [r3, #0]
 80016aa:	2b2c      	cmp	r3, #44	; 0x2c
 80016ac:	d1f2      	bne.n	8001694 <decodeRMC+0xe4>
	inx++;
 80016ae:	4b58      	ldr	r3, [pc, #352]	; (8001810 <decodeRMC+0x260>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	3301      	adds	r3, #1
 80016b4:	4a56      	ldr	r2, [pc, #344]	; (8001810 <decodeRMC+0x260>)
 80016b6:	6013      	str	r3, [r2, #0]
	while (RMCbuffer[inx] != ',') inx++;  // after EW ,
 80016b8:	e004      	b.n	80016c4 <decodeRMC+0x114>
 80016ba:	4b55      	ldr	r3, [pc, #340]	; (8001810 <decodeRMC+0x260>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	3301      	adds	r3, #1
 80016c0:	4a53      	ldr	r2, [pc, #332]	; (8001810 <decodeRMC+0x260>)
 80016c2:	6013      	str	r3, [r2, #0]
 80016c4:	4b52      	ldr	r3, [pc, #328]	; (8001810 <decodeRMC+0x260>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	461a      	mov	r2, r3
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	4413      	add	r3, r2
 80016ce:	781b      	ldrb	r3, [r3, #0]
 80016d0:	2b2c      	cmp	r3, #44	; 0x2c
 80016d2:	d1f2      	bne.n	80016ba <decodeRMC+0x10a>

	// Get Speed
	inx++;
 80016d4:	4b4e      	ldr	r3, [pc, #312]	; (8001810 <decodeRMC+0x260>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	3301      	adds	r3, #1
 80016da:	4a4d      	ldr	r2, [pc, #308]	; (8001810 <decodeRMC+0x260>)
 80016dc:	6013      	str	r3, [r2, #0]
	i=0;
 80016de:	2300      	movs	r3, #0
 80016e0:	63fb      	str	r3, [r7, #60]	; 0x3c
	memset(buffer, '\0', 12);
 80016e2:	f107 0308 	add.w	r3, r7, #8
 80016e6:	220c      	movs	r2, #12
 80016e8:	2100      	movs	r1, #0
 80016ea:	4618      	mov	r0, r3
 80016ec:	f008 fdaa 	bl	800a244 <memset>
	while (RMCbuffer[inx] != ',')
 80016f0:	e013      	b.n	800171a <decodeRMC+0x16a>
	{
		buffer[i] = RMCbuffer[inx];
 80016f2:	4b47      	ldr	r3, [pc, #284]	; (8001810 <decodeRMC+0x260>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	461a      	mov	r2, r3
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	4413      	add	r3, r2
 80016fc:	7819      	ldrb	r1, [r3, #0]
 80016fe:	f107 0208 	add.w	r2, r7, #8
 8001702:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001704:	4413      	add	r3, r2
 8001706:	460a      	mov	r2, r1
 8001708:	701a      	strb	r2, [r3, #0]
		i++;
 800170a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800170c:	3301      	adds	r3, #1
 800170e:	63fb      	str	r3, [r7, #60]	; 0x3c
		inx++;
 8001710:	4b3f      	ldr	r3, [pc, #252]	; (8001810 <decodeRMC+0x260>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	3301      	adds	r3, #1
 8001716:	4a3e      	ldr	r2, [pc, #248]	; (8001810 <decodeRMC+0x260>)
 8001718:	6013      	str	r3, [r2, #0]
	while (RMCbuffer[inx] != ',')
 800171a:	4b3d      	ldr	r3, [pc, #244]	; (8001810 <decodeRMC+0x260>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	461a      	mov	r2, r3
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	4413      	add	r3, r2
 8001724:	781b      	ldrb	r3, [r3, #0]
 8001726:	2b2c      	cmp	r3, #44	; 0x2c
 8001728:	d1e3      	bne.n	80016f2 <decodeRMC+0x142>
	}

	if (strlen (buffer) > 0){          // if the speed have some data
 800172a:	f107 0308 	add.w	r3, r7, #8
 800172e:	781b      	ldrb	r3, [r3, #0]
 8001730:	2b00      	cmp	r3, #0
 8001732:	d056      	beq.n	80017e2 <decodeRMC+0x232>
		int16_t num = (atoi(buffer));  // convert the data into the number
 8001734:	f107 0308 	add.w	r3, r7, #8
 8001738:	4618      	mov	r0, r3
 800173a:	f008 fd45 	bl	800a1c8 <atoi>
 800173e:	4603      	mov	r3, r0
 8001740:	867b      	strh	r3, [r7, #50]	; 0x32
		int j = 0;
 8001742:	2300      	movs	r3, #0
 8001744:	63bb      	str	r3, [r7, #56]	; 0x38
		while (buffer[j] != '.') j++;   // same as above
 8001746:	e002      	b.n	800174e <decodeRMC+0x19e>
 8001748:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800174a:	3301      	adds	r3, #1
 800174c:	63bb      	str	r3, [r7, #56]	; 0x38
 800174e:	f107 0208 	add.w	r2, r7, #8
 8001752:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001754:	4413      	add	r3, r2
 8001756:	781b      	ldrb	r3, [r3, #0]
 8001758:	2b2e      	cmp	r3, #46	; 0x2e
 800175a:	d1f5      	bne.n	8001748 <decodeRMC+0x198>
		j++;
 800175c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800175e:	3301      	adds	r3, #1
 8001760:	63bb      	str	r3, [r7, #56]	; 0x38
		int declen = (strlen(buffer))-j;
 8001762:	f107 0308 	add.w	r3, r7, #8
 8001766:	4618      	mov	r0, r3
 8001768:	f7fe fd2e 	bl	80001c8 <strlen>
 800176c:	4602      	mov	r2, r0
 800176e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001770:	1ad3      	subs	r3, r2, r3
 8001772:	62fb      	str	r3, [r7, #44]	; 0x2c
		int dec = atoi ((char *) buffer+j);
 8001774:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001776:	f107 0208 	add.w	r2, r7, #8
 800177a:	4413      	add	r3, r2
 800177c:	4618      	mov	r0, r3
 800177e:	f008 fd23 	bl	800a1c8 <atoi>
 8001782:	62b8      	str	r0, [r7, #40]	; 0x28
		float lat = num + (dec/pow(10, (declen)));
 8001784:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 8001788:	4618      	mov	r0, r3
 800178a:	f7fe fe77 	bl	800047c <__aeabi_i2d>
 800178e:	4604      	mov	r4, r0
 8001790:	460d      	mov	r5, r1
 8001792:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001794:	f7fe fe72 	bl	800047c <__aeabi_i2d>
 8001798:	4680      	mov	r8, r0
 800179a:	4689      	mov	r9, r1
 800179c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800179e:	f7fe fe6d 	bl	800047c <__aeabi_i2d>
 80017a2:	4602      	mov	r2, r0
 80017a4:	460b      	mov	r3, r1
 80017a6:	ec43 2b11 	vmov	d1, r2, r3
 80017aa:	ed9f 0b17 	vldr	d0, [pc, #92]	; 8001808 <decodeRMC+0x258>
 80017ae:	f008 fedb 	bl	800a568 <pow>
 80017b2:	ec53 2b10 	vmov	r2, r3, d0
 80017b6:	4640      	mov	r0, r8
 80017b8:	4649      	mov	r1, r9
 80017ba:	f7fe fff3 	bl	80007a4 <__aeabi_ddiv>
 80017be:	4602      	mov	r2, r0
 80017c0:	460b      	mov	r3, r1
 80017c2:	4620      	mov	r0, r4
 80017c4:	4629      	mov	r1, r5
 80017c6:	f7fe fd0d 	bl	80001e4 <__adddf3>
 80017ca:	4602      	mov	r2, r0
 80017cc:	460b      	mov	r3, r1
 80017ce:	4610      	mov	r0, r2
 80017d0:	4619      	mov	r1, r3
 80017d2:	f7ff f96d 	bl	8000ab0 <__aeabi_d2f>
 80017d6:	4603      	mov	r3, r0
 80017d8:	627b      	str	r3, [r7, #36]	; 0x24
		rmc->speed = lat;
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80017de:	60da      	str	r2, [r3, #12]
 80017e0:	e003      	b.n	80017ea <decodeRMC+0x23a>
	}
	else rmc->speed = 0;
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	f04f 0200 	mov.w	r2, #0
 80017e8:	60da      	str	r2, [r3, #12]

	// Get Course
	inx++;
 80017ea:	4b09      	ldr	r3, [pc, #36]	; (8001810 <decodeRMC+0x260>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	3301      	adds	r3, #1
 80017f0:	4a07      	ldr	r2, [pc, #28]	; (8001810 <decodeRMC+0x260>)
 80017f2:	6013      	str	r3, [r2, #0]
	i=0;
 80017f4:	2300      	movs	r3, #0
 80017f6:	63fb      	str	r3, [r7, #60]	; 0x3c
	memset(buffer, '\0', 12);
 80017f8:	f107 0308 	add.w	r3, r7, #8
 80017fc:	220c      	movs	r2, #12
 80017fe:	2100      	movs	r1, #0
 8001800:	4618      	mov	r0, r3
 8001802:	f008 fd1f 	bl	800a244 <memset>
	while (RMCbuffer[inx] != ',')
 8001806:	e019      	b.n	800183c <decodeRMC+0x28c>
 8001808:	00000000 	.word	0x00000000
 800180c:	40240000 	.word	0x40240000
 8001810:	200000b0 	.word	0x200000b0
	{
		buffer[i] = RMCbuffer[inx];
 8001814:	4b7e      	ldr	r3, [pc, #504]	; (8001a10 <decodeRMC+0x460>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	461a      	mov	r2, r3
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	4413      	add	r3, r2
 800181e:	7819      	ldrb	r1, [r3, #0]
 8001820:	f107 0208 	add.w	r2, r7, #8
 8001824:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001826:	4413      	add	r3, r2
 8001828:	460a      	mov	r2, r1
 800182a:	701a      	strb	r2, [r3, #0]
		i++;
 800182c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800182e:	3301      	adds	r3, #1
 8001830:	63fb      	str	r3, [r7, #60]	; 0x3c
		inx++;
 8001832:	4b77      	ldr	r3, [pc, #476]	; (8001a10 <decodeRMC+0x460>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	3301      	adds	r3, #1
 8001838:	4a75      	ldr	r2, [pc, #468]	; (8001a10 <decodeRMC+0x460>)
 800183a:	6013      	str	r3, [r2, #0]
	while (RMCbuffer[inx] != ',')
 800183c:	4b74      	ldr	r3, [pc, #464]	; (8001a10 <decodeRMC+0x460>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	461a      	mov	r2, r3
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	4413      	add	r3, r2
 8001846:	781b      	ldrb	r3, [r3, #0]
 8001848:	2b2c      	cmp	r3, #44	; 0x2c
 800184a:	d1e3      	bne.n	8001814 <decodeRMC+0x264>
	}

	if (strlen (buffer) > 0){  // if the course have some data
 800184c:	f107 0308 	add.w	r3, r7, #8
 8001850:	781b      	ldrb	r3, [r3, #0]
 8001852:	2b00      	cmp	r3, #0
 8001854:	d056      	beq.n	8001904 <decodeRMC+0x354>
		int16_t num = (atoi(buffer));   // convert the course data into the number
 8001856:	f107 0308 	add.w	r3, r7, #8
 800185a:	4618      	mov	r0, r3
 800185c:	f008 fcb4 	bl	800a1c8 <atoi>
 8001860:	4603      	mov	r3, r0
 8001862:	847b      	strh	r3, [r7, #34]	; 0x22
		int j = 0;
 8001864:	2300      	movs	r3, #0
 8001866:	637b      	str	r3, [r7, #52]	; 0x34
		while (buffer[j] != '.') j++;   // same as above
 8001868:	e002      	b.n	8001870 <decodeRMC+0x2c0>
 800186a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800186c:	3301      	adds	r3, #1
 800186e:	637b      	str	r3, [r7, #52]	; 0x34
 8001870:	f107 0208 	add.w	r2, r7, #8
 8001874:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001876:	4413      	add	r3, r2
 8001878:	781b      	ldrb	r3, [r3, #0]
 800187a:	2b2e      	cmp	r3, #46	; 0x2e
 800187c:	d1f5      	bne.n	800186a <decodeRMC+0x2ba>
		j++;
 800187e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001880:	3301      	adds	r3, #1
 8001882:	637b      	str	r3, [r7, #52]	; 0x34
		int declen = (strlen(buffer))-j;
 8001884:	f107 0308 	add.w	r3, r7, #8
 8001888:	4618      	mov	r0, r3
 800188a:	f7fe fc9d 	bl	80001c8 <strlen>
 800188e:	4602      	mov	r2, r0
 8001890:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001892:	1ad3      	subs	r3, r2, r3
 8001894:	61fb      	str	r3, [r7, #28]
		int dec = atoi ((char *) buffer+j);
 8001896:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001898:	f107 0208 	add.w	r2, r7, #8
 800189c:	4413      	add	r3, r2
 800189e:	4618      	mov	r0, r3
 80018a0:	f008 fc92 	bl	800a1c8 <atoi>
 80018a4:	61b8      	str	r0, [r7, #24]
		float lat = num + (dec/pow(10, (declen)));
 80018a6:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 80018aa:	4618      	mov	r0, r3
 80018ac:	f7fe fde6 	bl	800047c <__aeabi_i2d>
 80018b0:	4604      	mov	r4, r0
 80018b2:	460d      	mov	r5, r1
 80018b4:	69b8      	ldr	r0, [r7, #24]
 80018b6:	f7fe fde1 	bl	800047c <__aeabi_i2d>
 80018ba:	4680      	mov	r8, r0
 80018bc:	4689      	mov	r9, r1
 80018be:	69f8      	ldr	r0, [r7, #28]
 80018c0:	f7fe fddc 	bl	800047c <__aeabi_i2d>
 80018c4:	4602      	mov	r2, r0
 80018c6:	460b      	mov	r3, r1
 80018c8:	ec43 2b11 	vmov	d1, r2, r3
 80018cc:	ed9f 0b4e 	vldr	d0, [pc, #312]	; 8001a08 <decodeRMC+0x458>
 80018d0:	f008 fe4a 	bl	800a568 <pow>
 80018d4:	ec53 2b10 	vmov	r2, r3, d0
 80018d8:	4640      	mov	r0, r8
 80018da:	4649      	mov	r1, r9
 80018dc:	f7fe ff62 	bl	80007a4 <__aeabi_ddiv>
 80018e0:	4602      	mov	r2, r0
 80018e2:	460b      	mov	r3, r1
 80018e4:	4620      	mov	r0, r4
 80018e6:	4629      	mov	r1, r5
 80018e8:	f7fe fc7c 	bl	80001e4 <__adddf3>
 80018ec:	4602      	mov	r2, r0
 80018ee:	460b      	mov	r3, r1
 80018f0:	4610      	mov	r0, r2
 80018f2:	4619      	mov	r1, r3
 80018f4:	f7ff f8dc 	bl	8000ab0 <__aeabi_d2f>
 80018f8:	4603      	mov	r3, r0
 80018fa:	617b      	str	r3, [r7, #20]
		rmc->course = lat;
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	697a      	ldr	r2, [r7, #20]
 8001900:	611a      	str	r2, [r3, #16]
 8001902:	e003      	b.n	800190c <decodeRMC+0x35c>
	}
	else
		{
			rmc->course = 0;
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	f04f 0200 	mov.w	r2, #0
 800190a:	611a      	str	r2, [r3, #16]
		}

	// Get Date
	inx++;
 800190c:	4b40      	ldr	r3, [pc, #256]	; (8001a10 <decodeRMC+0x460>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	3301      	adds	r3, #1
 8001912:	4a3f      	ldr	r2, [pc, #252]	; (8001a10 <decodeRMC+0x460>)
 8001914:	6013      	str	r3, [r2, #0]
	i=0;
 8001916:	2300      	movs	r3, #0
 8001918:	63fb      	str	r3, [r7, #60]	; 0x3c
	memset(buffer, '\0', 12);
 800191a:	f107 0308 	add.w	r3, r7, #8
 800191e:	220c      	movs	r2, #12
 8001920:	2100      	movs	r1, #0
 8001922:	4618      	mov	r0, r3
 8001924:	f008 fc8e 	bl	800a244 <memset>
	while (RMCbuffer[inx] != ',')
 8001928:	e013      	b.n	8001952 <decodeRMC+0x3a2>
	{
		buffer[i] = RMCbuffer[inx];
 800192a:	4b39      	ldr	r3, [pc, #228]	; (8001a10 <decodeRMC+0x460>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	461a      	mov	r2, r3
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	4413      	add	r3, r2
 8001934:	7819      	ldrb	r1, [r3, #0]
 8001936:	f107 0208 	add.w	r2, r7, #8
 800193a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800193c:	4413      	add	r3, r2
 800193e:	460a      	mov	r2, r1
 8001940:	701a      	strb	r2, [r3, #0]
		i++;
 8001942:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001944:	3301      	adds	r3, #1
 8001946:	63fb      	str	r3, [r7, #60]	; 0x3c
		inx++;
 8001948:	4b31      	ldr	r3, [pc, #196]	; (8001a10 <decodeRMC+0x460>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	3301      	adds	r3, #1
 800194e:	4a30      	ldr	r2, [pc, #192]	; (8001a10 <decodeRMC+0x460>)
 8001950:	6013      	str	r3, [r2, #0]
	while (RMCbuffer[inx] != ',')
 8001952:	4b2f      	ldr	r3, [pc, #188]	; (8001a10 <decodeRMC+0x460>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	461a      	mov	r2, r3
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	4413      	add	r3, r2
 800195c:	781b      	ldrb	r3, [r3, #0]
 800195e:	2b2c      	cmp	r3, #44	; 0x2c
 8001960:	d1e3      	bne.n	800192a <decodeRMC+0x37a>
	}

	// Date in the format 280222
	day = atoi(buffer)/10000;  // extract 28
 8001962:	f107 0308 	add.w	r3, r7, #8
 8001966:	4618      	mov	r0, r3
 8001968:	f008 fc2e 	bl	800a1c8 <atoi>
 800196c:	4603      	mov	r3, r0
 800196e:	4a29      	ldr	r2, [pc, #164]	; (8001a14 <decodeRMC+0x464>)
 8001970:	fb82 1203 	smull	r1, r2, r2, r3
 8001974:	1312      	asrs	r2, r2, #12
 8001976:	17db      	asrs	r3, r3, #31
 8001978:	1ad3      	subs	r3, r2, r3
 800197a:	4a27      	ldr	r2, [pc, #156]	; (8001a18 <decodeRMC+0x468>)
 800197c:	6013      	str	r3, [r2, #0]
	mon = (atoi(buffer)/100)%100;  // extract 02
 800197e:	f107 0308 	add.w	r3, r7, #8
 8001982:	4618      	mov	r0, r3
 8001984:	f008 fc20 	bl	800a1c8 <atoi>
 8001988:	4603      	mov	r3, r0
 800198a:	4a24      	ldr	r2, [pc, #144]	; (8001a1c <decodeRMC+0x46c>)
 800198c:	fb82 1203 	smull	r1, r2, r2, r3
 8001990:	1152      	asrs	r2, r2, #5
 8001992:	17db      	asrs	r3, r3, #31
 8001994:	1ad2      	subs	r2, r2, r3
 8001996:	4b21      	ldr	r3, [pc, #132]	; (8001a1c <decodeRMC+0x46c>)
 8001998:	fb83 1302 	smull	r1, r3, r3, r2
 800199c:	1159      	asrs	r1, r3, #5
 800199e:	17d3      	asrs	r3, r2, #31
 80019a0:	1acb      	subs	r3, r1, r3
 80019a2:	2164      	movs	r1, #100	; 0x64
 80019a4:	fb01 f303 	mul.w	r3, r1, r3
 80019a8:	1ad3      	subs	r3, r2, r3
 80019aa:	4a1d      	ldr	r2, [pc, #116]	; (8001a20 <decodeRMC+0x470>)
 80019ac:	6013      	str	r3, [r2, #0]
	yr = atoi(buffer)%100;  // extract 22
 80019ae:	f107 0308 	add.w	r3, r7, #8
 80019b2:	4618      	mov	r0, r3
 80019b4:	f008 fc08 	bl	800a1c8 <atoi>
 80019b8:	4602      	mov	r2, r0
 80019ba:	4b18      	ldr	r3, [pc, #96]	; (8001a1c <decodeRMC+0x46c>)
 80019bc:	fb83 1302 	smull	r1, r3, r3, r2
 80019c0:	1159      	asrs	r1, r3, #5
 80019c2:	17d3      	asrs	r3, r2, #31
 80019c4:	1acb      	subs	r3, r1, r3
 80019c6:	2164      	movs	r1, #100	; 0x64
 80019c8:	fb01 f303 	mul.w	r3, r1, r3
 80019cc:	1ad3      	subs	r3, r2, r3
 80019ce:	4a15      	ldr	r2, [pc, #84]	; (8001a24 <decodeRMC+0x474>)
 80019d0:	6013      	str	r3, [r2, #0]

	day = day+daychange;   // correction due to GMT shift
 80019d2:	4b11      	ldr	r3, [pc, #68]	; (8001a18 <decodeRMC+0x468>)
 80019d4:	681a      	ldr	r2, [r3, #0]
 80019d6:	4b14      	ldr	r3, [pc, #80]	; (8001a28 <decodeRMC+0x478>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	4413      	add	r3, r2
 80019dc:	4a0e      	ldr	r2, [pc, #56]	; (8001a18 <decodeRMC+0x468>)
 80019de:	6013      	str	r3, [r2, #0]

	// save the data into the structure
	rmc->date.Day = day;
 80019e0:	4b0d      	ldr	r3, [pc, #52]	; (8001a18 <decodeRMC+0x468>)
 80019e2:	681a      	ldr	r2, [r3, #0]
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	601a      	str	r2, [r3, #0]
	rmc->date.Mon = mon;
 80019e8:	4b0d      	ldr	r3, [pc, #52]	; (8001a20 <decodeRMC+0x470>)
 80019ea:	681a      	ldr	r2, [r3, #0]
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	605a      	str	r2, [r3, #4]
	rmc->date.Yr = yr;
 80019f0:	4b0c      	ldr	r3, [pc, #48]	; (8001a24 <decodeRMC+0x474>)
 80019f2:	681a      	ldr	r2, [r3, #0]
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	609a      	str	r2, [r3, #8]

	return 0;
 80019f8:	2300      	movs	r3, #0
}
 80019fa:	4618      	mov	r0, r3
 80019fc:	3740      	adds	r7, #64	; 0x40
 80019fe:	46bd      	mov	sp, r7
 8001a00:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001a04:	f3af 8000 	nop.w
 8001a08:	00000000 	.word	0x00000000
 8001a0c:	40240000 	.word	0x40240000
 8001a10:	200000b0 	.word	0x200000b0
 8001a14:	68db8bad 	.word	0x68db8bad
 8001a18:	200000bc 	.word	0x200000bc
 8001a1c:	51eb851f 	.word	0x51eb851f
 8001a20:	200000c0 	.word	0x200000c0
 8001a24:	200000c4 	.word	0x200000c4
 8001a28:	200000c8 	.word	0x200000c8

08001a2c <Ringbuf_init>:

void store_char(unsigned char c, ring_buffer *buffer);


void Ringbuf_init(void)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	af00      	add	r7, sp, #0
  _rx_buffer = &rx_buffer;
 8001a30:	4b0d      	ldr	r3, [pc, #52]	; (8001a68 <Ringbuf_init+0x3c>)
 8001a32:	4a0e      	ldr	r2, [pc, #56]	; (8001a6c <Ringbuf_init+0x40>)
 8001a34:	601a      	str	r2, [r3, #0]
  _tx_buffer = &tx_buffer;
 8001a36:	4b0e      	ldr	r3, [pc, #56]	; (8001a70 <Ringbuf_init+0x44>)
 8001a38:	4a0e      	ldr	r2, [pc, #56]	; (8001a74 <Ringbuf_init+0x48>)
 8001a3a:	601a      	str	r2, [r3, #0]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(uart, UART_IT_ERR);
 8001a3c:	4b0e      	ldr	r3, [pc, #56]	; (8001a78 <Ringbuf_init+0x4c>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	695a      	ldr	r2, [r3, #20]
 8001a42:	4b0d      	ldr	r3, [pc, #52]	; (8001a78 <Ringbuf_init+0x4c>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f042 0201 	orr.w	r2, r2, #1
 8001a4a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(uart, UART_IT_RXNE);
 8001a4c:	4b0a      	ldr	r3, [pc, #40]	; (8001a78 <Ringbuf_init+0x4c>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	68da      	ldr	r2, [r3, #12]
 8001a52:	4b09      	ldr	r3, [pc, #36]	; (8001a78 <Ringbuf_init+0x4c>)
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f042 0220 	orr.w	r2, r2, #32
 8001a5a:	60da      	str	r2, [r3, #12]
}
 8001a5c:	bf00      	nop
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a64:	4770      	bx	lr
 8001a66:	bf00      	nop
 8001a68:	20000160 	.word	0x20000160
 8001a6c:	200000d0 	.word	0x200000d0
 8001a70:	20000164 	.word	0x20000164
 8001a74:	20000118 	.word	0x20000118
 8001a78:	20000208 	.word	0x20000208

08001a7c <store_char>:

void store_char(unsigned char c, ring_buffer *buffer)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b085      	sub	sp, #20
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	4603      	mov	r3, r0
 8001a84:	6039      	str	r1, [r7, #0]
 8001a86:	71fb      	strb	r3, [r7, #7]
  int i = (unsigned int)(buffer->head + 1) % UART_BUFFER_SIZE;
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a8c:	3301      	adds	r3, #1
 8001a8e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001a92:	60fb      	str	r3, [r7, #12]

  // if we should be storing the received character into the location
  // just before the tail (meaning that the head would advance to the
  // current location of the tail), we're about to overflow the buffer
  // and so we don't write the character or advance the head.
  if(i != buffer->tail) {
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	429a      	cmp	r2, r3
 8001a9c:	d007      	beq.n	8001aae <store_char+0x32>
    buffer->buffer[buffer->head] = c;
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aa2:	683a      	ldr	r2, [r7, #0]
 8001aa4:	79f9      	ldrb	r1, [r7, #7]
 8001aa6:	54d1      	strb	r1, [r2, r3]
    buffer->head = i;
 8001aa8:	68fa      	ldr	r2, [r7, #12]
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	641a      	str	r2, [r3, #64]	; 0x40
  }
}
 8001aae:	bf00      	nop
 8001ab0:	3714      	adds	r7, #20
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab8:	4770      	bx	lr
	...

08001abc <Uart_read>:
	if (so_far == stringlength) return 1;
	else return -1;
}

int Uart_read(void)
{
 8001abc:	b480      	push	{r7}
 8001abe:	b083      	sub	sp, #12
 8001ac0:	af00      	add	r7, sp, #0
  // if the head isn't ahead of the tail, we don't have any characters
  if(_rx_buffer->head == _rx_buffer->tail)
 8001ac2:	4b11      	ldr	r3, [pc, #68]	; (8001b08 <Uart_read+0x4c>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001ac8:	4b0f      	ldr	r3, [pc, #60]	; (8001b08 <Uart_read+0x4c>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ace:	429a      	cmp	r2, r3
 8001ad0:	d102      	bne.n	8001ad8 <Uart_read+0x1c>
  {
    return -1;
 8001ad2:	f04f 33ff 	mov.w	r3, #4294967295
 8001ad6:	e010      	b.n	8001afa <Uart_read+0x3e>
  }
  else
  {
    unsigned char c = _rx_buffer->buffer[_rx_buffer->tail];
 8001ad8:	4b0b      	ldr	r3, [pc, #44]	; (8001b08 <Uart_read+0x4c>)
 8001ada:	681a      	ldr	r2, [r3, #0]
 8001adc:	4b0a      	ldr	r3, [pc, #40]	; (8001b08 <Uart_read+0x4c>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ae2:	5cd3      	ldrb	r3, [r2, r3]
 8001ae4:	71fb      	strb	r3, [r7, #7]
    _rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;
 8001ae6:	4b08      	ldr	r3, [pc, #32]	; (8001b08 <Uart_read+0x4c>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aec:	1c5a      	adds	r2, r3, #1
 8001aee:	4b06      	ldr	r3, [pc, #24]	; (8001b08 <Uart_read+0x4c>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8001af6:	645a      	str	r2, [r3, #68]	; 0x44
    return c;
 8001af8:	79fb      	ldrb	r3, [r7, #7]
  }
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	370c      	adds	r7, #12
 8001afe:	46bd      	mov	sp, r7
 8001b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b04:	4770      	bx	lr
 8001b06:	bf00      	nop
 8001b08:	20000160 	.word	0x20000160

08001b0c <IsDataAvailable>:
}

/* checks if the new data is available in the incoming buffer
 */
int IsDataAvailable(void)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0
  return (uint16_t)(UART_BUFFER_SIZE + _rx_buffer->head - _rx_buffer->tail) % UART_BUFFER_SIZE;
 8001b10:	4b09      	ldr	r3, [pc, #36]	; (8001b38 <IsDataAvailable+0x2c>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b16:	b29a      	uxth	r2, r3
 8001b18:	4b07      	ldr	r3, [pc, #28]	; (8001b38 <IsDataAvailable+0x2c>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b1e:	b29b      	uxth	r3, r3
 8001b20:	1ad3      	subs	r3, r2, r3
 8001b22:	b29b      	uxth	r3, r3
 8001b24:	3340      	adds	r3, #64	; 0x40
 8001b26:	b29b      	uxth	r3, r3
 8001b28:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b34:	4770      	bx	lr
 8001b36:	bf00      	nop
 8001b38:	20000160 	.word	0x20000160

08001b3c <Uart_peek>:
	_rx_buffer->head = 0;
	_rx_buffer->tail = 0;
}

int Uart_peek()
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	af00      	add	r7, sp, #0
  if(_rx_buffer->head == _rx_buffer->tail)
 8001b40:	4b0a      	ldr	r3, [pc, #40]	; (8001b6c <Uart_peek+0x30>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b46:	4b09      	ldr	r3, [pc, #36]	; (8001b6c <Uart_peek+0x30>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b4c:	429a      	cmp	r2, r3
 8001b4e:	d102      	bne.n	8001b56 <Uart_peek+0x1a>
  {
    return -1;
 8001b50:	f04f 33ff 	mov.w	r3, #4294967295
 8001b54:	e005      	b.n	8001b62 <Uart_peek+0x26>
  }
  else
  {
    return _rx_buffer->buffer[_rx_buffer->tail];
 8001b56:	4b05      	ldr	r3, [pc, #20]	; (8001b6c <Uart_peek+0x30>)
 8001b58:	681a      	ldr	r2, [r3, #0]
 8001b5a:	4b04      	ldr	r3, [pc, #16]	; (8001b6c <Uart_peek+0x30>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b60:	5cd3      	ldrb	r3, [r2, r3]
  }
}
 8001b62:	4618      	mov	r0, r3
 8001b64:	46bd      	mov	sp, r7
 8001b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6a:	4770      	bx	lr
 8001b6c:	20000160 	.word	0x20000160

08001b70 <Copy_upto>:
 * it will copy irrespective of, if the end string is there or not
 * if the end string gets copied, it returns 1 or else 0
 * Use it either after (IsDataAvailable) or after (Wait_for) functions
 */
int Copy_upto (char *string, char *buffertocopyinto)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b086      	sub	sp, #24
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
 8001b78:	6039      	str	r1, [r7, #0]
	int so_far =0;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	617b      	str	r3, [r7, #20]
	int len = strlen (string);
 8001b7e:	6878      	ldr	r0, [r7, #4]
 8001b80:	f7fe fb22 	bl	80001c8 <strlen>
 8001b84:	4603      	mov	r3, r0
 8001b86:	60fb      	str	r3, [r7, #12]
	int indx = 0;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	613b      	str	r3, [r7, #16]

again:
	while (Uart_peek() != string[so_far])
 8001b8c:	e01b      	b.n	8001bc6 <Copy_upto+0x56>
		{
			buffertocopyinto[indx] = _rx_buffer->buffer[_rx_buffer->tail];
 8001b8e:	4b34      	ldr	r3, [pc, #208]	; (8001c60 <Copy_upto+0xf0>)
 8001b90:	6819      	ldr	r1, [r3, #0]
 8001b92:	4b33      	ldr	r3, [pc, #204]	; (8001c60 <Copy_upto+0xf0>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001b98:	693b      	ldr	r3, [r7, #16]
 8001b9a:	6838      	ldr	r0, [r7, #0]
 8001b9c:	4403      	add	r3, r0
 8001b9e:	5c8a      	ldrb	r2, [r1, r2]
 8001ba0:	701a      	strb	r2, [r3, #0]
			_rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;
 8001ba2:	4b2f      	ldr	r3, [pc, #188]	; (8001c60 <Copy_upto+0xf0>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ba8:	1c5a      	adds	r2, r3, #1
 8001baa:	4b2d      	ldr	r3, [pc, #180]	; (8001c60 <Copy_upto+0xf0>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8001bb2:	645a      	str	r2, [r3, #68]	; 0x44
			indx++;
 8001bb4:	693b      	ldr	r3, [r7, #16]
 8001bb6:	3301      	adds	r3, #1
 8001bb8:	613b      	str	r3, [r7, #16]
			while (!IsDataAvailable());
 8001bba:	bf00      	nop
 8001bbc:	f7ff ffa6 	bl	8001b0c <IsDataAvailable>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d0fa      	beq.n	8001bbc <Copy_upto+0x4c>
	while (Uart_peek() != string[so_far])
 8001bc6:	f7ff ffb9 	bl	8001b3c <Uart_peek>
 8001bca:	4601      	mov	r1, r0
 8001bcc:	697b      	ldr	r3, [r7, #20]
 8001bce:	687a      	ldr	r2, [r7, #4]
 8001bd0:	4413      	add	r3, r2
 8001bd2:	781b      	ldrb	r3, [r3, #0]
 8001bd4:	4299      	cmp	r1, r3
 8001bd6:	d1da      	bne.n	8001b8e <Copy_upto+0x1e>

		}
	while (Uart_peek() == string [so_far])
 8001bd8:	e027      	b.n	8001c2a <Copy_upto+0xba>
	{
		so_far++;
 8001bda:	697b      	ldr	r3, [r7, #20]
 8001bdc:	3301      	adds	r3, #1
 8001bde:	617b      	str	r3, [r7, #20]
		buffertocopyinto[indx++] = Uart_read();
 8001be0:	f7ff ff6c 	bl	8001abc <Uart_read>
 8001be4:	4601      	mov	r1, r0
 8001be6:	693b      	ldr	r3, [r7, #16]
 8001be8:	1c5a      	adds	r2, r3, #1
 8001bea:	613a      	str	r2, [r7, #16]
 8001bec:	461a      	mov	r2, r3
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	4413      	add	r3, r2
 8001bf2:	b2ca      	uxtb	r2, r1
 8001bf4:	701a      	strb	r2, [r3, #0]
		if (so_far == len) return 1;
 8001bf6:	697a      	ldr	r2, [r7, #20]
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	429a      	cmp	r2, r3
 8001bfc:	d101      	bne.n	8001c02 <Copy_upto+0x92>
 8001bfe:	2301      	movs	r3, #1
 8001c00:	e02a      	b.n	8001c58 <Copy_upto+0xe8>
		timeout = TIMEOUT_DEF;
 8001c02:	4b18      	ldr	r3, [pc, #96]	; (8001c64 <Copy_upto+0xf4>)
 8001c04:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001c08:	801a      	strh	r2, [r3, #0]
		while ((!IsDataAvailable())&&timeout);
 8001c0a:	bf00      	nop
 8001c0c:	f7ff ff7e 	bl	8001b0c <IsDataAvailable>
 8001c10:	4603      	mov	r3, r0
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d103      	bne.n	8001c1e <Copy_upto+0xae>
 8001c16:	4b13      	ldr	r3, [pc, #76]	; (8001c64 <Copy_upto+0xf4>)
 8001c18:	881b      	ldrh	r3, [r3, #0]
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d1f6      	bne.n	8001c0c <Copy_upto+0x9c>
		if (timeout == 0) return 0;
 8001c1e:	4b11      	ldr	r3, [pc, #68]	; (8001c64 <Copy_upto+0xf4>)
 8001c20:	881b      	ldrh	r3, [r3, #0]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d101      	bne.n	8001c2a <Copy_upto+0xba>
 8001c26:	2300      	movs	r3, #0
 8001c28:	e016      	b.n	8001c58 <Copy_upto+0xe8>
	while (Uart_peek() == string [so_far])
 8001c2a:	f7ff ff87 	bl	8001b3c <Uart_peek>
 8001c2e:	4601      	mov	r1, r0
 8001c30:	697b      	ldr	r3, [r7, #20]
 8001c32:	687a      	ldr	r2, [r7, #4]
 8001c34:	4413      	add	r3, r2
 8001c36:	781b      	ldrb	r3, [r3, #0]
 8001c38:	4299      	cmp	r1, r3
 8001c3a:	d0ce      	beq.n	8001bda <Copy_upto+0x6a>
	}

	if (so_far != len)
 8001c3c:	697a      	ldr	r2, [r7, #20]
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	429a      	cmp	r2, r3
 8001c42:	d002      	beq.n	8001c4a <Copy_upto+0xda>
	{
		so_far = 0;
 8001c44:	2300      	movs	r3, #0
 8001c46:	617b      	str	r3, [r7, #20]
		goto again;
 8001c48:	e7a0      	b.n	8001b8c <Copy_upto+0x1c>
	}

	if (so_far == len) return 1;
 8001c4a:	697a      	ldr	r2, [r7, #20]
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	429a      	cmp	r2, r3
 8001c50:	d101      	bne.n	8001c56 <Copy_upto+0xe6>
 8001c52:	2301      	movs	r3, #1
 8001c54:	e000      	b.n	8001c58 <Copy_upto+0xe8>
	else return 0;
 8001c56:	2300      	movs	r3, #0
}
 8001c58:	4618      	mov	r0, r3
 8001c5a:	3718      	adds	r7, #24
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd80      	pop	{r7, pc}
 8001c60:	20000160 	.word	0x20000160
 8001c64:	200000cc 	.word	0x200000cc

08001c68 <Wait_for>:
/* Waits for a particular string to arrive in the incoming buffer... It also increments the tail
 * returns 1, if the string is detected
 */
// added timeout feature so the function won't block the processing of the other functions
int Wait_for (char *string)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b084      	sub	sp, #16
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
	int so_far =0;
 8001c70:	2300      	movs	r3, #0
 8001c72:	60fb      	str	r3, [r7, #12]
	int len = strlen (string);
 8001c74:	6878      	ldr	r0, [r7, #4]
 8001c76:	f7fe faa7 	bl	80001c8 <strlen>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	60bb      	str	r3, [r7, #8]

again:
	timeout = TIMEOUT_DEF;
 8001c7e:	4b39      	ldr	r3, [pc, #228]	; (8001d64 <Wait_for+0xfc>)
 8001c80:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001c84:	801a      	strh	r2, [r3, #0]
	while ((!IsDataAvailable())&&timeout);  // let's wait for the data to show up
 8001c86:	bf00      	nop
 8001c88:	f7ff ff40 	bl	8001b0c <IsDataAvailable>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d103      	bne.n	8001c9a <Wait_for+0x32>
 8001c92:	4b34      	ldr	r3, [pc, #208]	; (8001d64 <Wait_for+0xfc>)
 8001c94:	881b      	ldrh	r3, [r3, #0]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d1f6      	bne.n	8001c88 <Wait_for+0x20>
	if (timeout == 0) return 0;
 8001c9a:	4b32      	ldr	r3, [pc, #200]	; (8001d64 <Wait_for+0xfc>)
 8001c9c:	881b      	ldrh	r3, [r3, #0]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d115      	bne.n	8001cce <Wait_for+0x66>
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	e05a      	b.n	8001d5c <Wait_for+0xf4>
	while (Uart_peek() != string[so_far])  // peek in the rx_buffer to see if we get the string
	{
		if (_rx_buffer->tail != _rx_buffer->head)
 8001ca6:	4b30      	ldr	r3, [pc, #192]	; (8001d68 <Wait_for+0x100>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001cac:	4b2e      	ldr	r3, [pc, #184]	; (8001d68 <Wait_for+0x100>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cb2:	429a      	cmp	r2, r3
 8001cb4:	d009      	beq.n	8001cca <Wait_for+0x62>
		{
			_rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;  // increment the tail
 8001cb6:	4b2c      	ldr	r3, [pc, #176]	; (8001d68 <Wait_for+0x100>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cbc:	1c5a      	adds	r2, r3, #1
 8001cbe:	4b2a      	ldr	r3, [pc, #168]	; (8001d68 <Wait_for+0x100>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8001cc6:	645a      	str	r2, [r3, #68]	; 0x44
 8001cc8:	e001      	b.n	8001cce <Wait_for+0x66>
		}

		else
		{
			return 0;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	e046      	b.n	8001d5c <Wait_for+0xf4>
	while (Uart_peek() != string[so_far])  // peek in the rx_buffer to see if we get the string
 8001cce:	f7ff ff35 	bl	8001b3c <Uart_peek>
 8001cd2:	4601      	mov	r1, r0
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	687a      	ldr	r2, [r7, #4]
 8001cd8:	4413      	add	r3, r2
 8001cda:	781b      	ldrb	r3, [r3, #0]
 8001cdc:	4299      	cmp	r1, r3
 8001cde:	d1e2      	bne.n	8001ca6 <Wait_for+0x3e>
		}
	}
	while (Uart_peek() == string [so_far]) // if we got the first letter of the string
 8001ce0:	e025      	b.n	8001d2e <Wait_for+0xc6>
	{
		// now we will peek for the other letters too
		so_far++;
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	3301      	adds	r3, #1
 8001ce6:	60fb      	str	r3, [r7, #12]
		_rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;  // increment the tail
 8001ce8:	4b1f      	ldr	r3, [pc, #124]	; (8001d68 <Wait_for+0x100>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cee:	1c5a      	adds	r2, r3, #1
 8001cf0:	4b1d      	ldr	r3, [pc, #116]	; (8001d68 <Wait_for+0x100>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8001cf8:	645a      	str	r2, [r3, #68]	; 0x44
		if (so_far == len) return 1;
 8001cfa:	68fa      	ldr	r2, [r7, #12]
 8001cfc:	68bb      	ldr	r3, [r7, #8]
 8001cfe:	429a      	cmp	r2, r3
 8001d00:	d101      	bne.n	8001d06 <Wait_for+0x9e>
 8001d02:	2301      	movs	r3, #1
 8001d04:	e02a      	b.n	8001d5c <Wait_for+0xf4>
		timeout = TIMEOUT_DEF;
 8001d06:	4b17      	ldr	r3, [pc, #92]	; (8001d64 <Wait_for+0xfc>)
 8001d08:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001d0c:	801a      	strh	r2, [r3, #0]
		while ((!IsDataAvailable())&&timeout);
 8001d0e:	bf00      	nop
 8001d10:	f7ff fefc 	bl	8001b0c <IsDataAvailable>
 8001d14:	4603      	mov	r3, r0
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d103      	bne.n	8001d22 <Wait_for+0xba>
 8001d1a:	4b12      	ldr	r3, [pc, #72]	; (8001d64 <Wait_for+0xfc>)
 8001d1c:	881b      	ldrh	r3, [r3, #0]
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d1f6      	bne.n	8001d10 <Wait_for+0xa8>
		if (timeout == 0) return 0;
 8001d22:	4b10      	ldr	r3, [pc, #64]	; (8001d64 <Wait_for+0xfc>)
 8001d24:	881b      	ldrh	r3, [r3, #0]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d101      	bne.n	8001d2e <Wait_for+0xc6>
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	e016      	b.n	8001d5c <Wait_for+0xf4>
	while (Uart_peek() == string [so_far]) // if we got the first letter of the string
 8001d2e:	f7ff ff05 	bl	8001b3c <Uart_peek>
 8001d32:	4601      	mov	r1, r0
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	687a      	ldr	r2, [r7, #4]
 8001d38:	4413      	add	r3, r2
 8001d3a:	781b      	ldrb	r3, [r3, #0]
 8001d3c:	4299      	cmp	r1, r3
 8001d3e:	d0d0      	beq.n	8001ce2 <Wait_for+0x7a>
	}

	if (so_far != len)
 8001d40:	68fa      	ldr	r2, [r7, #12]
 8001d42:	68bb      	ldr	r3, [r7, #8]
 8001d44:	429a      	cmp	r2, r3
 8001d46:	d002      	beq.n	8001d4e <Wait_for+0xe6>
	{
		so_far = 0;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	60fb      	str	r3, [r7, #12]
		goto again;
 8001d4c:	e797      	b.n	8001c7e <Wait_for+0x16>
	}

	if (so_far == len) return 1;
 8001d4e:	68fa      	ldr	r2, [r7, #12]
 8001d50:	68bb      	ldr	r3, [r7, #8]
 8001d52:	429a      	cmp	r2, r3
 8001d54:	d101      	bne.n	8001d5a <Wait_for+0xf2>
 8001d56:	2301      	movs	r3, #1
 8001d58:	e000      	b.n	8001d5c <Wait_for+0xf4>
	else return 0;
 8001d5a:	2300      	movs	r3, #0
}
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	3710      	adds	r7, #16
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bd80      	pop	{r7, pc}
 8001d64:	200000cc 	.word	0x200000cc
 8001d68:	20000160 	.word	0x20000160

08001d6c <Uart_isr>:




void Uart_isr (UART_HandleTypeDef *huart)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b086      	sub	sp, #24
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
	  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	617b      	str	r3, [r7, #20]
	  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	68db      	ldr	r3, [r3, #12]
 8001d82:	613b      	str	r3, [r7, #16]

    /* if DR is not empty and the Rx Int is enabled */
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001d84:	697b      	ldr	r3, [r7, #20]
 8001d86:	f003 0320 	and.w	r3, r3, #32
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d013      	beq.n	8001db6 <Uart_isr+0x4a>
 8001d8e:	693b      	ldr	r3, [r7, #16]
 8001d90:	f003 0320 	and.w	r3, r3, #32
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d00e      	beq.n	8001db6 <Uart_isr+0x4a>
    	    	      * @note   TC flag can be also cleared by software sequence: a read operation to
    	    	      *          USART_SR register followed by a write operation to USART_DR register.
    	    	      * @note   TXE flag is cleared only by a write to the USART_DR register.

    	 *********************/
		huart->Instance->SR;                       /* Read status register */
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	681b      	ldr	r3, [r3, #0]
        unsigned char c = huart->Instance->DR;     /* Read data register */
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	73fb      	strb	r3, [r7, #15]
        store_char (c, _rx_buffer);  // store data in buffer
 8001da6:	4b1c      	ldr	r3, [pc, #112]	; (8001e18 <Uart_isr+0xac>)
 8001da8:	681a      	ldr	r2, [r3, #0]
 8001daa:	7bfb      	ldrb	r3, [r7, #15]
 8001dac:	4611      	mov	r1, r2
 8001dae:	4618      	mov	r0, r3
 8001db0:	f7ff fe64 	bl	8001a7c <store_char>
        return;
 8001db4:	e02c      	b.n	8001e10 <Uart_isr+0xa4>
    }

    /*If interrupt is caused due to Transmit Data Register Empty */
    if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001db6:	697b      	ldr	r3, [r7, #20]
 8001db8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d027      	beq.n	8001e10 <Uart_isr+0xa4>
 8001dc0:	693b      	ldr	r3, [r7, #16]
 8001dc2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d022      	beq.n	8001e10 <Uart_isr+0xa4>
    {
    	if(tx_buffer.head == tx_buffer.tail)
 8001dca:	4b14      	ldr	r3, [pc, #80]	; (8001e1c <Uart_isr+0xb0>)
 8001dcc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001dce:	4b13      	ldr	r3, [pc, #76]	; (8001e1c <Uart_isr+0xb0>)
 8001dd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dd2:	429a      	cmp	r2, r3
 8001dd4:	d108      	bne.n	8001de8 <Uart_isr+0x7c>
    	    {
    	      // Buffer empty, so disable interrupts
    	      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	68da      	ldr	r2, [r3, #12]
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001de4:	60da      	str	r2, [r3, #12]

    	      huart->Instance->SR;
    	      huart->Instance->DR = c;

    	    }
    	return;
 8001de6:	e012      	b.n	8001e0e <Uart_isr+0xa2>
    	      unsigned char c = tx_buffer.buffer[tx_buffer.tail];
 8001de8:	4b0c      	ldr	r3, [pc, #48]	; (8001e1c <Uart_isr+0xb0>)
 8001dea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dec:	4a0b      	ldr	r2, [pc, #44]	; (8001e1c <Uart_isr+0xb0>)
 8001dee:	5cd3      	ldrb	r3, [r2, r3]
 8001df0:	73bb      	strb	r3, [r7, #14]
    	      tx_buffer.tail = (tx_buffer.tail + 1) % UART_BUFFER_SIZE;
 8001df2:	4b0a      	ldr	r3, [pc, #40]	; (8001e1c <Uart_isr+0xb0>)
 8001df4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001df6:	3301      	adds	r3, #1
 8001df8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001dfc:	4a07      	ldr	r2, [pc, #28]	; (8001e1c <Uart_isr+0xb0>)
 8001dfe:	6453      	str	r3, [r2, #68]	; 0x44
    	      huart->Instance->SR;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	681b      	ldr	r3, [r3, #0]
    	      huart->Instance->DR = c;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	7bba      	ldrb	r2, [r7, #14]
 8001e0c:	605a      	str	r2, [r3, #4]
    	return;
 8001e0e:	bf00      	nop
    }
}
 8001e10:	3718      	adds	r7, #24
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	bf00      	nop
 8001e18:	20000160 	.word	0x20000160
 8001e1c:	20000118 	.word	0x20000118

08001e20 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001e24:	f000 fcce 	bl	80027c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001e28:	f000 f850 	bl	8001ecc <SystemClock_Config>

  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */
  Ringbuf_init();
 8001e2c:	f7ff fdfe 	bl	8001a2c <Ringbuf_init>
  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001e30:	f000 f970 	bl	8002114 <MX_GPIO_Init>
  MX_I2S3_Init();
 8001e34:	f000 f8b4 	bl	8001fa0 <MX_I2S3_Init>
  MX_SPI1_Init();
 8001e38:	f000 f8e2 	bl	8002000 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 8001e3c:	f007 febc 	bl	8009bb8 <MX_USB_HOST_Init>
  MX_USART1_UART_Init();
 8001e40:	f000 f914 	bl	800206c <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8001e44:	f000 f93c 	bl	80020c0 <MX_USART2_UART_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	state = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0);
 8001e48:	2101      	movs	r1, #1
 8001e4a:	4817      	ldr	r0, [pc, #92]	; (8001ea8 <main+0x88>)
 8001e4c:	f001 f890 	bl	8002f70 <HAL_GPIO_ReadPin>
 8001e50:	4603      	mov	r3, r0
 8001e52:	461a      	mov	r2, r3
 8001e54:	4b15      	ldr	r3, [pc, #84]	; (8001eac <main+0x8c>)
 8001e56:	601a      	str	r2, [r3, #0]
    MX_USB_HOST_Process();
 8001e58:	f007 fed4 	bl	8009c04 <MX_USB_HOST_Process>
    if(state){
 8001e5c:	4b13      	ldr	r3, [pc, #76]	; (8001eac <main+0x8c>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d01c      	beq.n	8001e9e <main+0x7e>

    if(Wait_for("GGA")==1){
 8001e64:	4812      	ldr	r0, [pc, #72]	; (8001eb0 <main+0x90>)
 8001e66:	f7ff feff 	bl	8001c68 <Wait_for>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	2b01      	cmp	r3, #1
 8001e6e:	d107      	bne.n	8001e80 <main+0x60>
    	Copy_upto("*",GGA);
 8001e70:	4910      	ldr	r1, [pc, #64]	; (8001eb4 <main+0x94>)
 8001e72:	4811      	ldr	r0, [pc, #68]	; (8001eb8 <main+0x98>)
 8001e74:	f7ff fe7c 	bl	8001b70 <Copy_upto>
    	decodeGGA(GGA, &gpsData.ggastruct);
 8001e78:	4910      	ldr	r1, [pc, #64]	; (8001ebc <main+0x9c>)
 8001e7a:	480e      	ldr	r0, [pc, #56]	; (8001eb4 <main+0x94>)
 8001e7c:	f7fe ffec 	bl	8000e58 <decodeGGA>
    }

    if(Wait_for("RMC")==1){
 8001e80:	480f      	ldr	r0, [pc, #60]	; (8001ec0 <main+0xa0>)
 8001e82:	f7ff fef1 	bl	8001c68 <Wait_for>
 8001e86:	4603      	mov	r3, r0
 8001e88:	2b01      	cmp	r3, #1
 8001e8a:	d1dd      	bne.n	8001e48 <main+0x28>
      	Copy_upto("*",RMC);
 8001e8c:	490d      	ldr	r1, [pc, #52]	; (8001ec4 <main+0xa4>)
 8001e8e:	480a      	ldr	r0, [pc, #40]	; (8001eb8 <main+0x98>)
 8001e90:	f7ff fe6e 	bl	8001b70 <Copy_upto>
      	decodeRMC(RMC, &gpsData.rmcstruct);
 8001e94:	490c      	ldr	r1, [pc, #48]	; (8001ec8 <main+0xa8>)
 8001e96:	480b      	ldr	r0, [pc, #44]	; (8001ec4 <main+0xa4>)
 8001e98:	f7ff fb8a 	bl	80015b0 <decodeRMC>
	state = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0);
 8001e9c:	e7d4      	b.n	8001e48 <main+0x28>
      }
    /* USER CODE BEGIN 3 */
  }
    else{
    	break;
 8001e9e:	bf00      	nop
 8001ea0:	2300      	movs	r3, #0
    }
    }
  }
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	bd80      	pop	{r7, pc}
 8001ea6:	bf00      	nop
 8001ea8:	40020000 	.word	0x40020000
 8001eac:	20000358 	.word	0x20000358
 8001eb0:	0800b3b8 	.word	0x0800b3b8
 8001eb4:	20000290 	.word	0x20000290
 8001eb8:	0800b3bc 	.word	0x0800b3bc
 8001ebc:	2000035c 	.word	0x2000035c
 8001ec0:	0800b3c0 	.word	0x0800b3c0
 8001ec4:	200002f4 	.word	0x200002f4
 8001ec8:	20000388 	.word	0x20000388

08001ecc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b094      	sub	sp, #80	; 0x50
 8001ed0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ed2:	f107 0320 	add.w	r3, r7, #32
 8001ed6:	2230      	movs	r2, #48	; 0x30
 8001ed8:	2100      	movs	r1, #0
 8001eda:	4618      	mov	r0, r3
 8001edc:	f008 f9b2 	bl	800a244 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ee0:	f107 030c 	add.w	r3, r7, #12
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	601a      	str	r2, [r3, #0]
 8001ee8:	605a      	str	r2, [r3, #4]
 8001eea:	609a      	str	r2, [r3, #8]
 8001eec:	60da      	str	r2, [r3, #12]
 8001eee:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	60bb      	str	r3, [r7, #8]
 8001ef4:	4b28      	ldr	r3, [pc, #160]	; (8001f98 <SystemClock_Config+0xcc>)
 8001ef6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ef8:	4a27      	ldr	r2, [pc, #156]	; (8001f98 <SystemClock_Config+0xcc>)
 8001efa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001efe:	6413      	str	r3, [r2, #64]	; 0x40
 8001f00:	4b25      	ldr	r3, [pc, #148]	; (8001f98 <SystemClock_Config+0xcc>)
 8001f02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f08:	60bb      	str	r3, [r7, #8]
 8001f0a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	607b      	str	r3, [r7, #4]
 8001f10:	4b22      	ldr	r3, [pc, #136]	; (8001f9c <SystemClock_Config+0xd0>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4a21      	ldr	r2, [pc, #132]	; (8001f9c <SystemClock_Config+0xd0>)
 8001f16:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f1a:	6013      	str	r3, [r2, #0]
 8001f1c:	4b1f      	ldr	r3, [pc, #124]	; (8001f9c <SystemClock_Config+0xd0>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f24:	607b      	str	r3, [r7, #4]
 8001f26:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001f28:	2301      	movs	r3, #1
 8001f2a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001f2c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001f30:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f32:	2302      	movs	r3, #2
 8001f34:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001f36:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001f3a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001f3c:	2308      	movs	r3, #8
 8001f3e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001f40:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001f44:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001f46:	2302      	movs	r3, #2
 8001f48:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001f4a:	2307      	movs	r3, #7
 8001f4c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f4e:	f107 0320 	add.w	r3, r7, #32
 8001f52:	4618      	mov	r0, r3
 8001f54:	f003 f8e8 	bl	8005128 <HAL_RCC_OscConfig>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d001      	beq.n	8001f62 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001f5e:	f000 f9e7 	bl	8002330 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f62:	230f      	movs	r3, #15
 8001f64:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f66:	2302      	movs	r3, #2
 8001f68:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001f6e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001f72:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001f74:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f78:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001f7a:	f107 030c 	add.w	r3, r7, #12
 8001f7e:	2105      	movs	r1, #5
 8001f80:	4618      	mov	r0, r3
 8001f82:	f003 fb49 	bl	8005618 <HAL_RCC_ClockConfig>
 8001f86:	4603      	mov	r3, r0
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d001      	beq.n	8001f90 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001f8c:	f000 f9d0 	bl	8002330 <Error_Handler>
  }
}
 8001f90:	bf00      	nop
 8001f92:	3750      	adds	r7, #80	; 0x50
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bd80      	pop	{r7, pc}
 8001f98:	40023800 	.word	0x40023800
 8001f9c:	40007000 	.word	0x40007000

08001fa0 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8001fa4:	4b13      	ldr	r3, [pc, #76]	; (8001ff4 <MX_I2S3_Init+0x54>)
 8001fa6:	4a14      	ldr	r2, [pc, #80]	; (8001ff8 <MX_I2S3_Init+0x58>)
 8001fa8:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8001faa:	4b12      	ldr	r3, [pc, #72]	; (8001ff4 <MX_I2S3_Init+0x54>)
 8001fac:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001fb0:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8001fb2:	4b10      	ldr	r3, [pc, #64]	; (8001ff4 <MX_I2S3_Init+0x54>)
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001fb8:	4b0e      	ldr	r3, [pc, #56]	; (8001ff4 <MX_I2S3_Init+0x54>)
 8001fba:	2200      	movs	r2, #0
 8001fbc:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8001fbe:	4b0d      	ldr	r3, [pc, #52]	; (8001ff4 <MX_I2S3_Init+0x54>)
 8001fc0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001fc4:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8001fc6:	4b0b      	ldr	r3, [pc, #44]	; (8001ff4 <MX_I2S3_Init+0x54>)
 8001fc8:	4a0c      	ldr	r2, [pc, #48]	; (8001ffc <MX_I2S3_Init+0x5c>)
 8001fca:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8001fcc:	4b09      	ldr	r3, [pc, #36]	; (8001ff4 <MX_I2S3_Init+0x54>)
 8001fce:	2200      	movs	r2, #0
 8001fd0:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8001fd2:	4b08      	ldr	r3, [pc, #32]	; (8001ff4 <MX_I2S3_Init+0x54>)
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8001fd8:	4b06      	ldr	r3, [pc, #24]	; (8001ff4 <MX_I2S3_Init+0x54>)
 8001fda:	2200      	movs	r2, #0
 8001fdc:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8001fde:	4805      	ldr	r0, [pc, #20]	; (8001ff4 <MX_I2S3_Init+0x54>)
 8001fe0:	f002 fc02 	bl	80047e8 <HAL_I2S_Init>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d001      	beq.n	8001fee <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8001fea:	f000 f9a1 	bl	8002330 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8001fee:	bf00      	nop
 8001ff0:	bd80      	pop	{r7, pc}
 8001ff2:	bf00      	nop
 8001ff4:	20000168 	.word	0x20000168
 8001ff8:	40003c00 	.word	0x40003c00
 8001ffc:	00017700 	.word	0x00017700

08002000 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002004:	4b17      	ldr	r3, [pc, #92]	; (8002064 <MX_SPI1_Init+0x64>)
 8002006:	4a18      	ldr	r2, [pc, #96]	; (8002068 <MX_SPI1_Init+0x68>)
 8002008:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800200a:	4b16      	ldr	r3, [pc, #88]	; (8002064 <MX_SPI1_Init+0x64>)
 800200c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002010:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002012:	4b14      	ldr	r3, [pc, #80]	; (8002064 <MX_SPI1_Init+0x64>)
 8002014:	2200      	movs	r2, #0
 8002016:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002018:	4b12      	ldr	r3, [pc, #72]	; (8002064 <MX_SPI1_Init+0x64>)
 800201a:	2200      	movs	r2, #0
 800201c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800201e:	4b11      	ldr	r3, [pc, #68]	; (8002064 <MX_SPI1_Init+0x64>)
 8002020:	2200      	movs	r2, #0
 8002022:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002024:	4b0f      	ldr	r3, [pc, #60]	; (8002064 <MX_SPI1_Init+0x64>)
 8002026:	2200      	movs	r2, #0
 8002028:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800202a:	4b0e      	ldr	r3, [pc, #56]	; (8002064 <MX_SPI1_Init+0x64>)
 800202c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002030:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002032:	4b0c      	ldr	r3, [pc, #48]	; (8002064 <MX_SPI1_Init+0x64>)
 8002034:	2200      	movs	r2, #0
 8002036:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002038:	4b0a      	ldr	r3, [pc, #40]	; (8002064 <MX_SPI1_Init+0x64>)
 800203a:	2200      	movs	r2, #0
 800203c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800203e:	4b09      	ldr	r3, [pc, #36]	; (8002064 <MX_SPI1_Init+0x64>)
 8002040:	2200      	movs	r2, #0
 8002042:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002044:	4b07      	ldr	r3, [pc, #28]	; (8002064 <MX_SPI1_Init+0x64>)
 8002046:	2200      	movs	r2, #0
 8002048:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800204a:	4b06      	ldr	r3, [pc, #24]	; (8002064 <MX_SPI1_Init+0x64>)
 800204c:	220a      	movs	r2, #10
 800204e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002050:	4804      	ldr	r0, [pc, #16]	; (8002064 <MX_SPI1_Init+0x64>)
 8002052:	f003 fe41 	bl	8005cd8 <HAL_SPI_Init>
 8002056:	4603      	mov	r3, r0
 8002058:	2b00      	cmp	r3, #0
 800205a:	d001      	beq.n	8002060 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800205c:	f000 f968 	bl	8002330 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002060:	bf00      	nop
 8002062:	bd80      	pop	{r7, pc}
 8002064:	200001b0 	.word	0x200001b0
 8002068:	40013000 	.word	0x40013000

0800206c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002070:	4b11      	ldr	r3, [pc, #68]	; (80020b8 <MX_USART1_UART_Init+0x4c>)
 8002072:	4a12      	ldr	r2, [pc, #72]	; (80020bc <MX_USART1_UART_Init+0x50>)
 8002074:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002076:	4b10      	ldr	r3, [pc, #64]	; (80020b8 <MX_USART1_UART_Init+0x4c>)
 8002078:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800207c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800207e:	4b0e      	ldr	r3, [pc, #56]	; (80020b8 <MX_USART1_UART_Init+0x4c>)
 8002080:	2200      	movs	r2, #0
 8002082:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002084:	4b0c      	ldr	r3, [pc, #48]	; (80020b8 <MX_USART1_UART_Init+0x4c>)
 8002086:	2200      	movs	r2, #0
 8002088:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800208a:	4b0b      	ldr	r3, [pc, #44]	; (80020b8 <MX_USART1_UART_Init+0x4c>)
 800208c:	2200      	movs	r2, #0
 800208e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002090:	4b09      	ldr	r3, [pc, #36]	; (80020b8 <MX_USART1_UART_Init+0x4c>)
 8002092:	220c      	movs	r2, #12
 8002094:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002096:	4b08      	ldr	r3, [pc, #32]	; (80020b8 <MX_USART1_UART_Init+0x4c>)
 8002098:	2200      	movs	r2, #0
 800209a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800209c:	4b06      	ldr	r3, [pc, #24]	; (80020b8 <MX_USART1_UART_Init+0x4c>)
 800209e:	2200      	movs	r2, #0
 80020a0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80020a2:	4805      	ldr	r0, [pc, #20]	; (80020b8 <MX_USART1_UART_Init+0x4c>)
 80020a4:	f003 fea1 	bl	8005dea <HAL_UART_Init>
 80020a8:	4603      	mov	r3, r0
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d001      	beq.n	80020b2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80020ae:	f000 f93f 	bl	8002330 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80020b2:	bf00      	nop
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	bf00      	nop
 80020b8:	20000208 	.word	0x20000208
 80020bc:	40011000 	.word	0x40011000

080020c0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80020c4:	4b11      	ldr	r3, [pc, #68]	; (800210c <MX_USART2_UART_Init+0x4c>)
 80020c6:	4a12      	ldr	r2, [pc, #72]	; (8002110 <MX_USART2_UART_Init+0x50>)
 80020c8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80020ca:	4b10      	ldr	r3, [pc, #64]	; (800210c <MX_USART2_UART_Init+0x4c>)
 80020cc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80020d0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80020d2:	4b0e      	ldr	r3, [pc, #56]	; (800210c <MX_USART2_UART_Init+0x4c>)
 80020d4:	2200      	movs	r2, #0
 80020d6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80020d8:	4b0c      	ldr	r3, [pc, #48]	; (800210c <MX_USART2_UART_Init+0x4c>)
 80020da:	2200      	movs	r2, #0
 80020dc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80020de:	4b0b      	ldr	r3, [pc, #44]	; (800210c <MX_USART2_UART_Init+0x4c>)
 80020e0:	2200      	movs	r2, #0
 80020e2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80020e4:	4b09      	ldr	r3, [pc, #36]	; (800210c <MX_USART2_UART_Init+0x4c>)
 80020e6:	220c      	movs	r2, #12
 80020e8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020ea:	4b08      	ldr	r3, [pc, #32]	; (800210c <MX_USART2_UART_Init+0x4c>)
 80020ec:	2200      	movs	r2, #0
 80020ee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80020f0:	4b06      	ldr	r3, [pc, #24]	; (800210c <MX_USART2_UART_Init+0x4c>)
 80020f2:	2200      	movs	r2, #0
 80020f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80020f6:	4805      	ldr	r0, [pc, #20]	; (800210c <MX_USART2_UART_Init+0x4c>)
 80020f8:	f003 fe77 	bl	8005dea <HAL_UART_Init>
 80020fc:	4603      	mov	r3, r0
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d001      	beq.n	8002106 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002102:	f000 f915 	bl	8002330 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002106:	bf00      	nop
 8002108:	bd80      	pop	{r7, pc}
 800210a:	bf00      	nop
 800210c:	2000024c 	.word	0x2000024c
 8002110:	40004400 	.word	0x40004400

08002114 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b08c      	sub	sp, #48	; 0x30
 8002118:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800211a:	f107 031c 	add.w	r3, r7, #28
 800211e:	2200      	movs	r2, #0
 8002120:	601a      	str	r2, [r3, #0]
 8002122:	605a      	str	r2, [r3, #4]
 8002124:	609a      	str	r2, [r3, #8]
 8002126:	60da      	str	r2, [r3, #12]
 8002128:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800212a:	2300      	movs	r3, #0
 800212c:	61bb      	str	r3, [r7, #24]
 800212e:	4b7a      	ldr	r3, [pc, #488]	; (8002318 <MX_GPIO_Init+0x204>)
 8002130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002132:	4a79      	ldr	r2, [pc, #484]	; (8002318 <MX_GPIO_Init+0x204>)
 8002134:	f043 0310 	orr.w	r3, r3, #16
 8002138:	6313      	str	r3, [r2, #48]	; 0x30
 800213a:	4b77      	ldr	r3, [pc, #476]	; (8002318 <MX_GPIO_Init+0x204>)
 800213c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800213e:	f003 0310 	and.w	r3, r3, #16
 8002142:	61bb      	str	r3, [r7, #24]
 8002144:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002146:	2300      	movs	r3, #0
 8002148:	617b      	str	r3, [r7, #20]
 800214a:	4b73      	ldr	r3, [pc, #460]	; (8002318 <MX_GPIO_Init+0x204>)
 800214c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800214e:	4a72      	ldr	r2, [pc, #456]	; (8002318 <MX_GPIO_Init+0x204>)
 8002150:	f043 0304 	orr.w	r3, r3, #4
 8002154:	6313      	str	r3, [r2, #48]	; 0x30
 8002156:	4b70      	ldr	r3, [pc, #448]	; (8002318 <MX_GPIO_Init+0x204>)
 8002158:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800215a:	f003 0304 	and.w	r3, r3, #4
 800215e:	617b      	str	r3, [r7, #20]
 8002160:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002162:	2300      	movs	r3, #0
 8002164:	613b      	str	r3, [r7, #16]
 8002166:	4b6c      	ldr	r3, [pc, #432]	; (8002318 <MX_GPIO_Init+0x204>)
 8002168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800216a:	4a6b      	ldr	r2, [pc, #428]	; (8002318 <MX_GPIO_Init+0x204>)
 800216c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002170:	6313      	str	r3, [r2, #48]	; 0x30
 8002172:	4b69      	ldr	r3, [pc, #420]	; (8002318 <MX_GPIO_Init+0x204>)
 8002174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002176:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800217a:	613b      	str	r3, [r7, #16]
 800217c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800217e:	2300      	movs	r3, #0
 8002180:	60fb      	str	r3, [r7, #12]
 8002182:	4b65      	ldr	r3, [pc, #404]	; (8002318 <MX_GPIO_Init+0x204>)
 8002184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002186:	4a64      	ldr	r2, [pc, #400]	; (8002318 <MX_GPIO_Init+0x204>)
 8002188:	f043 0301 	orr.w	r3, r3, #1
 800218c:	6313      	str	r3, [r2, #48]	; 0x30
 800218e:	4b62      	ldr	r3, [pc, #392]	; (8002318 <MX_GPIO_Init+0x204>)
 8002190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002192:	f003 0301 	and.w	r3, r3, #1
 8002196:	60fb      	str	r3, [r7, #12]
 8002198:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800219a:	2300      	movs	r3, #0
 800219c:	60bb      	str	r3, [r7, #8]
 800219e:	4b5e      	ldr	r3, [pc, #376]	; (8002318 <MX_GPIO_Init+0x204>)
 80021a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021a2:	4a5d      	ldr	r2, [pc, #372]	; (8002318 <MX_GPIO_Init+0x204>)
 80021a4:	f043 0302 	orr.w	r3, r3, #2
 80021a8:	6313      	str	r3, [r2, #48]	; 0x30
 80021aa:	4b5b      	ldr	r3, [pc, #364]	; (8002318 <MX_GPIO_Init+0x204>)
 80021ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ae:	f003 0302 	and.w	r3, r3, #2
 80021b2:	60bb      	str	r3, [r7, #8]
 80021b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80021b6:	2300      	movs	r3, #0
 80021b8:	607b      	str	r3, [r7, #4]
 80021ba:	4b57      	ldr	r3, [pc, #348]	; (8002318 <MX_GPIO_Init+0x204>)
 80021bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021be:	4a56      	ldr	r2, [pc, #344]	; (8002318 <MX_GPIO_Init+0x204>)
 80021c0:	f043 0308 	orr.w	r3, r3, #8
 80021c4:	6313      	str	r3, [r2, #48]	; 0x30
 80021c6:	4b54      	ldr	r3, [pc, #336]	; (8002318 <MX_GPIO_Init+0x204>)
 80021c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ca:	f003 0308 	and.w	r3, r3, #8
 80021ce:	607b      	str	r3, [r7, #4]
 80021d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80021d2:	2200      	movs	r2, #0
 80021d4:	2108      	movs	r1, #8
 80021d6:	4851      	ldr	r0, [pc, #324]	; (800231c <MX_GPIO_Init+0x208>)
 80021d8:	f000 fee2 	bl	8002fa0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80021dc:	2201      	movs	r2, #1
 80021de:	2101      	movs	r1, #1
 80021e0:	484f      	ldr	r0, [pc, #316]	; (8002320 <MX_GPIO_Init+0x20c>)
 80021e2:	f000 fedd 	bl	8002fa0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80021e6:	2200      	movs	r2, #0
 80021e8:	f24f 0110 	movw	r1, #61456	; 0xf010
 80021ec:	484d      	ldr	r0, [pc, #308]	; (8002324 <MX_GPIO_Init+0x210>)
 80021ee:	f000 fed7 	bl	8002fa0 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80021f2:	2308      	movs	r3, #8
 80021f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021f6:	2301      	movs	r3, #1
 80021f8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021fa:	2300      	movs	r3, #0
 80021fc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021fe:	2300      	movs	r3, #0
 8002200:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8002202:	f107 031c 	add.w	r3, r7, #28
 8002206:	4619      	mov	r1, r3
 8002208:	4844      	ldr	r0, [pc, #272]	; (800231c <MX_GPIO_Init+0x208>)
 800220a:	f000 fd15 	bl	8002c38 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800220e:	2301      	movs	r3, #1
 8002210:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002212:	2301      	movs	r3, #1
 8002214:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002216:	2300      	movs	r3, #0
 8002218:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800221a:	2300      	movs	r3, #0
 800221c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800221e:	f107 031c 	add.w	r3, r7, #28
 8002222:	4619      	mov	r1, r3
 8002224:	483e      	ldr	r0, [pc, #248]	; (8002320 <MX_GPIO_Init+0x20c>)
 8002226:	f000 fd07 	bl	8002c38 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800222a:	2308      	movs	r3, #8
 800222c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800222e:	2302      	movs	r3, #2
 8002230:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002232:	2300      	movs	r3, #0
 8002234:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002236:	2300      	movs	r3, #0
 8002238:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800223a:	2305      	movs	r3, #5
 800223c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 800223e:	f107 031c 	add.w	r3, r7, #28
 8002242:	4619      	mov	r1, r3
 8002244:	4836      	ldr	r0, [pc, #216]	; (8002320 <MX_GPIO_Init+0x20c>)
 8002246:	f000 fcf7 	bl	8002c38 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800224a:	2301      	movs	r3, #1
 800224c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800224e:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8002252:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002254:	2300      	movs	r3, #0
 8002256:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002258:	f107 031c 	add.w	r3, r7, #28
 800225c:	4619      	mov	r1, r3
 800225e:	4832      	ldr	r0, [pc, #200]	; (8002328 <MX_GPIO_Init+0x214>)
 8002260:	f000 fcea 	bl	8002c38 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8002264:	2304      	movs	r3, #4
 8002266:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002268:	2300      	movs	r3, #0
 800226a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800226c:	2300      	movs	r3, #0
 800226e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8002270:	f107 031c 	add.w	r3, r7, #28
 8002274:	4619      	mov	r1, r3
 8002276:	482d      	ldr	r0, [pc, #180]	; (800232c <MX_GPIO_Init+0x218>)
 8002278:	f000 fcde 	bl	8002c38 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 800227c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002280:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002282:	2302      	movs	r3, #2
 8002284:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002286:	2300      	movs	r3, #0
 8002288:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800228a:	2300      	movs	r3, #0
 800228c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800228e:	2305      	movs	r3, #5
 8002290:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8002292:	f107 031c 	add.w	r3, r7, #28
 8002296:	4619      	mov	r1, r3
 8002298:	4824      	ldr	r0, [pc, #144]	; (800232c <MX_GPIO_Init+0x218>)
 800229a:	f000 fccd 	bl	8002c38 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800229e:	f24f 0310 	movw	r3, #61456	; 0xf010
 80022a2:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022a4:	2301      	movs	r3, #1
 80022a6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022a8:	2300      	movs	r3, #0
 80022aa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022ac:	2300      	movs	r3, #0
 80022ae:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80022b0:	f107 031c 	add.w	r3, r7, #28
 80022b4:	4619      	mov	r1, r3
 80022b6:	481b      	ldr	r0, [pc, #108]	; (8002324 <MX_GPIO_Init+0x210>)
 80022b8:	f000 fcbe 	bl	8002c38 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80022bc:	2320      	movs	r3, #32
 80022be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022c0:	2300      	movs	r3, #0
 80022c2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c4:	2300      	movs	r3, #0
 80022c6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80022c8:	f107 031c 	add.w	r3, r7, #28
 80022cc:	4619      	mov	r1, r3
 80022ce:	4815      	ldr	r0, [pc, #84]	; (8002324 <MX_GPIO_Init+0x210>)
 80022d0:	f000 fcb2 	bl	8002c38 <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SDA_Pin;
 80022d4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80022d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80022da:	2312      	movs	r3, #18
 80022dc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80022de:	2301      	movs	r3, #1
 80022e0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022e2:	2300      	movs	r3, #0
 80022e4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80022e6:	2304      	movs	r3, #4
 80022e8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(Audio_SDA_GPIO_Port, &GPIO_InitStruct);
 80022ea:	f107 031c 	add.w	r3, r7, #28
 80022ee:	4619      	mov	r1, r3
 80022f0:	480e      	ldr	r0, [pc, #56]	; (800232c <MX_GPIO_Init+0x218>)
 80022f2:	f000 fca1 	bl	8002c38 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80022f6:	2302      	movs	r3, #2
 80022f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80022fa:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80022fe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002300:	2300      	movs	r3, #0
 8002302:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8002304:	f107 031c 	add.w	r3, r7, #28
 8002308:	4619      	mov	r1, r3
 800230a:	4804      	ldr	r0, [pc, #16]	; (800231c <MX_GPIO_Init+0x208>)
 800230c:	f000 fc94 	bl	8002c38 <HAL_GPIO_Init>

}
 8002310:	bf00      	nop
 8002312:	3730      	adds	r7, #48	; 0x30
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}
 8002318:	40023800 	.word	0x40023800
 800231c:	40021000 	.word	0x40021000
 8002320:	40020800 	.word	0x40020800
 8002324:	40020c00 	.word	0x40020c00
 8002328:	40020000 	.word	0x40020000
 800232c:	40020400 	.word	0x40020400

08002330 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002330:	b480      	push	{r7}
 8002332:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002334:	b672      	cpsid	i
}
 8002336:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002338:	e7fe      	b.n	8002338 <Error_Handler+0x8>
	...

0800233c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b082      	sub	sp, #8
 8002340:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002342:	2300      	movs	r3, #0
 8002344:	607b      	str	r3, [r7, #4]
 8002346:	4b10      	ldr	r3, [pc, #64]	; (8002388 <HAL_MspInit+0x4c>)
 8002348:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800234a:	4a0f      	ldr	r2, [pc, #60]	; (8002388 <HAL_MspInit+0x4c>)
 800234c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002350:	6453      	str	r3, [r2, #68]	; 0x44
 8002352:	4b0d      	ldr	r3, [pc, #52]	; (8002388 <HAL_MspInit+0x4c>)
 8002354:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002356:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800235a:	607b      	str	r3, [r7, #4]
 800235c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800235e:	2300      	movs	r3, #0
 8002360:	603b      	str	r3, [r7, #0]
 8002362:	4b09      	ldr	r3, [pc, #36]	; (8002388 <HAL_MspInit+0x4c>)
 8002364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002366:	4a08      	ldr	r2, [pc, #32]	; (8002388 <HAL_MspInit+0x4c>)
 8002368:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800236c:	6413      	str	r3, [r2, #64]	; 0x40
 800236e:	4b06      	ldr	r3, [pc, #24]	; (8002388 <HAL_MspInit+0x4c>)
 8002370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002372:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002376:	603b      	str	r3, [r7, #0]
 8002378:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800237a:	2007      	movs	r0, #7
 800237c:	f000 fb88 	bl	8002a90 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002380:	bf00      	nop
 8002382:	3708      	adds	r7, #8
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}
 8002388:	40023800 	.word	0x40023800

0800238c <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b08e      	sub	sp, #56	; 0x38
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002394:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002398:	2200      	movs	r2, #0
 800239a:	601a      	str	r2, [r3, #0]
 800239c:	605a      	str	r2, [r3, #4]
 800239e:	609a      	str	r2, [r3, #8]
 80023a0:	60da      	str	r2, [r3, #12]
 80023a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80023a4:	f107 0314 	add.w	r3, r7, #20
 80023a8:	2200      	movs	r2, #0
 80023aa:	601a      	str	r2, [r3, #0]
 80023ac:	605a      	str	r2, [r3, #4]
 80023ae:	609a      	str	r2, [r3, #8]
 80023b0:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	4a31      	ldr	r2, [pc, #196]	; (800247c <HAL_I2S_MspInit+0xf0>)
 80023b8:	4293      	cmp	r3, r2
 80023ba:	d15a      	bne.n	8002472 <HAL_I2S_MspInit+0xe6>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80023bc:	2301      	movs	r3, #1
 80023be:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 80023c0:	23c0      	movs	r3, #192	; 0xc0
 80023c2:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80023c4:	2302      	movs	r3, #2
 80023c6:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80023c8:	f107 0314 	add.w	r3, r7, #20
 80023cc:	4618      	mov	r0, r3
 80023ce:	f003 fb43 	bl	8005a58 <HAL_RCCEx_PeriphCLKConfig>
 80023d2:	4603      	mov	r3, r0
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d001      	beq.n	80023dc <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 80023d8:	f7ff ffaa 	bl	8002330 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80023dc:	2300      	movs	r3, #0
 80023de:	613b      	str	r3, [r7, #16]
 80023e0:	4b27      	ldr	r3, [pc, #156]	; (8002480 <HAL_I2S_MspInit+0xf4>)
 80023e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023e4:	4a26      	ldr	r2, [pc, #152]	; (8002480 <HAL_I2S_MspInit+0xf4>)
 80023e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80023ea:	6413      	str	r3, [r2, #64]	; 0x40
 80023ec:	4b24      	ldr	r3, [pc, #144]	; (8002480 <HAL_I2S_MspInit+0xf4>)
 80023ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023f0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80023f4:	613b      	str	r3, [r7, #16]
 80023f6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023f8:	2300      	movs	r3, #0
 80023fa:	60fb      	str	r3, [r7, #12]
 80023fc:	4b20      	ldr	r3, [pc, #128]	; (8002480 <HAL_I2S_MspInit+0xf4>)
 80023fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002400:	4a1f      	ldr	r2, [pc, #124]	; (8002480 <HAL_I2S_MspInit+0xf4>)
 8002402:	f043 0301 	orr.w	r3, r3, #1
 8002406:	6313      	str	r3, [r2, #48]	; 0x30
 8002408:	4b1d      	ldr	r3, [pc, #116]	; (8002480 <HAL_I2S_MspInit+0xf4>)
 800240a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800240c:	f003 0301 	and.w	r3, r3, #1
 8002410:	60fb      	str	r3, [r7, #12]
 8002412:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002414:	2300      	movs	r3, #0
 8002416:	60bb      	str	r3, [r7, #8]
 8002418:	4b19      	ldr	r3, [pc, #100]	; (8002480 <HAL_I2S_MspInit+0xf4>)
 800241a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800241c:	4a18      	ldr	r2, [pc, #96]	; (8002480 <HAL_I2S_MspInit+0xf4>)
 800241e:	f043 0304 	orr.w	r3, r3, #4
 8002422:	6313      	str	r3, [r2, #48]	; 0x30
 8002424:	4b16      	ldr	r3, [pc, #88]	; (8002480 <HAL_I2S_MspInit+0xf4>)
 8002426:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002428:	f003 0304 	and.w	r3, r3, #4
 800242c:	60bb      	str	r3, [r7, #8]
 800242e:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8002430:	2310      	movs	r3, #16
 8002432:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002434:	2302      	movs	r3, #2
 8002436:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002438:	2300      	movs	r3, #0
 800243a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800243c:	2300      	movs	r3, #0
 800243e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002440:	2306      	movs	r3, #6
 8002442:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8002444:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002448:	4619      	mov	r1, r3
 800244a:	480e      	ldr	r0, [pc, #56]	; (8002484 <HAL_I2S_MspInit+0xf8>)
 800244c:	f000 fbf4 	bl	8002c38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8002450:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8002454:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002456:	2302      	movs	r3, #2
 8002458:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800245a:	2300      	movs	r3, #0
 800245c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800245e:	2300      	movs	r3, #0
 8002460:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002462:	2306      	movs	r3, #6
 8002464:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002466:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800246a:	4619      	mov	r1, r3
 800246c:	4806      	ldr	r0, [pc, #24]	; (8002488 <HAL_I2S_MspInit+0xfc>)
 800246e:	f000 fbe3 	bl	8002c38 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8002472:	bf00      	nop
 8002474:	3738      	adds	r7, #56	; 0x38
 8002476:	46bd      	mov	sp, r7
 8002478:	bd80      	pop	{r7, pc}
 800247a:	bf00      	nop
 800247c:	40003c00 	.word	0x40003c00
 8002480:	40023800 	.word	0x40023800
 8002484:	40020000 	.word	0x40020000
 8002488:	40020800 	.word	0x40020800

0800248c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b08a      	sub	sp, #40	; 0x28
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002494:	f107 0314 	add.w	r3, r7, #20
 8002498:	2200      	movs	r2, #0
 800249a:	601a      	str	r2, [r3, #0]
 800249c:	605a      	str	r2, [r3, #4]
 800249e:	609a      	str	r2, [r3, #8]
 80024a0:	60da      	str	r2, [r3, #12]
 80024a2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a19      	ldr	r2, [pc, #100]	; (8002510 <HAL_SPI_MspInit+0x84>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d12b      	bne.n	8002506 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80024ae:	2300      	movs	r3, #0
 80024b0:	613b      	str	r3, [r7, #16]
 80024b2:	4b18      	ldr	r3, [pc, #96]	; (8002514 <HAL_SPI_MspInit+0x88>)
 80024b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024b6:	4a17      	ldr	r2, [pc, #92]	; (8002514 <HAL_SPI_MspInit+0x88>)
 80024b8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80024bc:	6453      	str	r3, [r2, #68]	; 0x44
 80024be:	4b15      	ldr	r3, [pc, #84]	; (8002514 <HAL_SPI_MspInit+0x88>)
 80024c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024c2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80024c6:	613b      	str	r3, [r7, #16]
 80024c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024ca:	2300      	movs	r3, #0
 80024cc:	60fb      	str	r3, [r7, #12]
 80024ce:	4b11      	ldr	r3, [pc, #68]	; (8002514 <HAL_SPI_MspInit+0x88>)
 80024d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024d2:	4a10      	ldr	r2, [pc, #64]	; (8002514 <HAL_SPI_MspInit+0x88>)
 80024d4:	f043 0301 	orr.w	r3, r3, #1
 80024d8:	6313      	str	r3, [r2, #48]	; 0x30
 80024da:	4b0e      	ldr	r3, [pc, #56]	; (8002514 <HAL_SPI_MspInit+0x88>)
 80024dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024de:	f003 0301 	and.w	r3, r3, #1
 80024e2:	60fb      	str	r3, [r7, #12]
 80024e4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80024e6:	23e0      	movs	r3, #224	; 0xe0
 80024e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024ea:	2302      	movs	r3, #2
 80024ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ee:	2300      	movs	r3, #0
 80024f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024f2:	2300      	movs	r3, #0
 80024f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80024f6:	2305      	movs	r3, #5
 80024f8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024fa:	f107 0314 	add.w	r3, r7, #20
 80024fe:	4619      	mov	r1, r3
 8002500:	4805      	ldr	r0, [pc, #20]	; (8002518 <HAL_SPI_MspInit+0x8c>)
 8002502:	f000 fb99 	bl	8002c38 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002506:	bf00      	nop
 8002508:	3728      	adds	r7, #40	; 0x28
 800250a:	46bd      	mov	sp, r7
 800250c:	bd80      	pop	{r7, pc}
 800250e:	bf00      	nop
 8002510:	40013000 	.word	0x40013000
 8002514:	40023800 	.word	0x40023800
 8002518:	40020000 	.word	0x40020000

0800251c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b08c      	sub	sp, #48	; 0x30
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002524:	f107 031c 	add.w	r3, r7, #28
 8002528:	2200      	movs	r2, #0
 800252a:	601a      	str	r2, [r3, #0]
 800252c:	605a      	str	r2, [r3, #4]
 800252e:	609a      	str	r2, [r3, #8]
 8002530:	60da      	str	r2, [r3, #12]
 8002532:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a3a      	ldr	r2, [pc, #232]	; (8002624 <HAL_UART_MspInit+0x108>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d134      	bne.n	80025a8 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800253e:	2300      	movs	r3, #0
 8002540:	61bb      	str	r3, [r7, #24]
 8002542:	4b39      	ldr	r3, [pc, #228]	; (8002628 <HAL_UART_MspInit+0x10c>)
 8002544:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002546:	4a38      	ldr	r2, [pc, #224]	; (8002628 <HAL_UART_MspInit+0x10c>)
 8002548:	f043 0310 	orr.w	r3, r3, #16
 800254c:	6453      	str	r3, [r2, #68]	; 0x44
 800254e:	4b36      	ldr	r3, [pc, #216]	; (8002628 <HAL_UART_MspInit+0x10c>)
 8002550:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002552:	f003 0310 	and.w	r3, r3, #16
 8002556:	61bb      	str	r3, [r7, #24]
 8002558:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800255a:	2300      	movs	r3, #0
 800255c:	617b      	str	r3, [r7, #20]
 800255e:	4b32      	ldr	r3, [pc, #200]	; (8002628 <HAL_UART_MspInit+0x10c>)
 8002560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002562:	4a31      	ldr	r2, [pc, #196]	; (8002628 <HAL_UART_MspInit+0x10c>)
 8002564:	f043 0302 	orr.w	r3, r3, #2
 8002568:	6313      	str	r3, [r2, #48]	; 0x30
 800256a:	4b2f      	ldr	r3, [pc, #188]	; (8002628 <HAL_UART_MspInit+0x10c>)
 800256c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800256e:	f003 0302 	and.w	r3, r3, #2
 8002572:	617b      	str	r3, [r7, #20]
 8002574:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002576:	23c0      	movs	r3, #192	; 0xc0
 8002578:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800257a:	2302      	movs	r3, #2
 800257c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800257e:	2300      	movs	r3, #0
 8002580:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002582:	2303      	movs	r3, #3
 8002584:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002586:	2307      	movs	r3, #7
 8002588:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800258a:	f107 031c 	add.w	r3, r7, #28
 800258e:	4619      	mov	r1, r3
 8002590:	4826      	ldr	r0, [pc, #152]	; (800262c <HAL_UART_MspInit+0x110>)
 8002592:	f000 fb51 	bl	8002c38 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002596:	2200      	movs	r2, #0
 8002598:	2100      	movs	r1, #0
 800259a:	2025      	movs	r0, #37	; 0x25
 800259c:	f000 fa83 	bl	8002aa6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80025a0:	2025      	movs	r0, #37	; 0x25
 80025a2:	f000 fa9c 	bl	8002ade <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80025a6:	e038      	b.n	800261a <HAL_UART_MspInit+0xfe>
  else if(huart->Instance==USART2)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4a20      	ldr	r2, [pc, #128]	; (8002630 <HAL_UART_MspInit+0x114>)
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d133      	bne.n	800261a <HAL_UART_MspInit+0xfe>
    __HAL_RCC_USART2_CLK_ENABLE();
 80025b2:	2300      	movs	r3, #0
 80025b4:	613b      	str	r3, [r7, #16]
 80025b6:	4b1c      	ldr	r3, [pc, #112]	; (8002628 <HAL_UART_MspInit+0x10c>)
 80025b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ba:	4a1b      	ldr	r2, [pc, #108]	; (8002628 <HAL_UART_MspInit+0x10c>)
 80025bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025c0:	6413      	str	r3, [r2, #64]	; 0x40
 80025c2:	4b19      	ldr	r3, [pc, #100]	; (8002628 <HAL_UART_MspInit+0x10c>)
 80025c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025ca:	613b      	str	r3, [r7, #16]
 80025cc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025ce:	2300      	movs	r3, #0
 80025d0:	60fb      	str	r3, [r7, #12]
 80025d2:	4b15      	ldr	r3, [pc, #84]	; (8002628 <HAL_UART_MspInit+0x10c>)
 80025d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025d6:	4a14      	ldr	r2, [pc, #80]	; (8002628 <HAL_UART_MspInit+0x10c>)
 80025d8:	f043 0301 	orr.w	r3, r3, #1
 80025dc:	6313      	str	r3, [r2, #48]	; 0x30
 80025de:	4b12      	ldr	r3, [pc, #72]	; (8002628 <HAL_UART_MspInit+0x10c>)
 80025e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025e2:	f003 0301 	and.w	r3, r3, #1
 80025e6:	60fb      	str	r3, [r7, #12]
 80025e8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80025ea:	230c      	movs	r3, #12
 80025ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025ee:	2302      	movs	r3, #2
 80025f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025f2:	2300      	movs	r3, #0
 80025f4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025f6:	2303      	movs	r3, #3
 80025f8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80025fa:	2307      	movs	r3, #7
 80025fc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025fe:	f107 031c 	add.w	r3, r7, #28
 8002602:	4619      	mov	r1, r3
 8002604:	480b      	ldr	r0, [pc, #44]	; (8002634 <HAL_UART_MspInit+0x118>)
 8002606:	f000 fb17 	bl	8002c38 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800260a:	2200      	movs	r2, #0
 800260c:	2100      	movs	r1, #0
 800260e:	2026      	movs	r0, #38	; 0x26
 8002610:	f000 fa49 	bl	8002aa6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002614:	2026      	movs	r0, #38	; 0x26
 8002616:	f000 fa62 	bl	8002ade <HAL_NVIC_EnableIRQ>
}
 800261a:	bf00      	nop
 800261c:	3730      	adds	r7, #48	; 0x30
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}
 8002622:	bf00      	nop
 8002624:	40011000 	.word	0x40011000
 8002628:	40023800 	.word	0x40023800
 800262c:	40020400 	.word	0x40020400
 8002630:	40004400 	.word	0x40004400
 8002634:	40020000 	.word	0x40020000

08002638 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002638:	b480      	push	{r7}
 800263a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800263c:	e7fe      	b.n	800263c <NMI_Handler+0x4>

0800263e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800263e:	b480      	push	{r7}
 8002640:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002642:	e7fe      	b.n	8002642 <HardFault_Handler+0x4>

08002644 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002644:	b480      	push	{r7}
 8002646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002648:	e7fe      	b.n	8002648 <MemManage_Handler+0x4>

0800264a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800264a:	b480      	push	{r7}
 800264c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800264e:	e7fe      	b.n	800264e <BusFault_Handler+0x4>

08002650 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002650:	b480      	push	{r7}
 8002652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002654:	e7fe      	b.n	8002654 <UsageFault_Handler+0x4>

08002656 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002656:	b480      	push	{r7}
 8002658:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800265a:	bf00      	nop
 800265c:	46bd      	mov	sp, r7
 800265e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002662:	4770      	bx	lr

08002664 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002664:	b480      	push	{r7}
 8002666:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002668:	bf00      	nop
 800266a:	46bd      	mov	sp, r7
 800266c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002670:	4770      	bx	lr

08002672 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002672:	b480      	push	{r7}
 8002674:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002676:	bf00      	nop
 8002678:	46bd      	mov	sp, r7
 800267a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267e:	4770      	bx	lr

08002680 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	if(timeout >0)  timeout--;
 8002684:	4b06      	ldr	r3, [pc, #24]	; (80026a0 <SysTick_Handler+0x20>)
 8002686:	881b      	ldrh	r3, [r3, #0]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d005      	beq.n	8002698 <SysTick_Handler+0x18>
 800268c:	4b04      	ldr	r3, [pc, #16]	; (80026a0 <SysTick_Handler+0x20>)
 800268e:	881b      	ldrh	r3, [r3, #0]
 8002690:	3b01      	subs	r3, #1
 8002692:	b29a      	uxth	r2, r3
 8002694:	4b02      	ldr	r3, [pc, #8]	; (80026a0 <SysTick_Handler+0x20>)
 8002696:	801a      	strh	r2, [r3, #0]
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002698:	f000 f8e6 	bl	8002868 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800269c:	bf00      	nop
 800269e:	bd80      	pop	{r7, pc}
 80026a0:	200000cc 	.word	0x200000cc

080026a4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	Uart_isr(&huart1);
 80026a8:	4802      	ldr	r0, [pc, #8]	; (80026b4 <USART1_IRQHandler+0x10>)
 80026aa:	f7ff fb5f 	bl	8001d6c <Uart_isr>
  /* USER CODE END USART1_IRQn 0 */
 // HAL_UART_IRQHandler(&huart1);
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80026ae:	bf00      	nop
 80026b0:	bd80      	pop	{r7, pc}
 80026b2:	bf00      	nop
 80026b4:	20000208 	.word	0x20000208

080026b8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80026bc:	4802      	ldr	r0, [pc, #8]	; (80026c8 <USART2_IRQHandler+0x10>)
 80026be:	f003 fbe1 	bl	8005e84 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80026c2:	bf00      	nop
 80026c4:	bd80      	pop	{r7, pc}
 80026c6:	bf00      	nop
 80026c8:	2000024c 	.word	0x2000024c

080026cc <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 80026d0:	4802      	ldr	r0, [pc, #8]	; (80026dc <OTG_FS_IRQHandler+0x10>)
 80026d2:	f000 fee9 	bl	80034a8 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80026d6:	bf00      	nop
 80026d8:	bd80      	pop	{r7, pc}
 80026da:	bf00      	nop
 80026dc:	20000784 	.word	0x20000784

080026e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b086      	sub	sp, #24
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80026e8:	4a14      	ldr	r2, [pc, #80]	; (800273c <_sbrk+0x5c>)
 80026ea:	4b15      	ldr	r3, [pc, #84]	; (8002740 <_sbrk+0x60>)
 80026ec:	1ad3      	subs	r3, r2, r3
 80026ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80026f0:	697b      	ldr	r3, [r7, #20]
 80026f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80026f4:	4b13      	ldr	r3, [pc, #76]	; (8002744 <_sbrk+0x64>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d102      	bne.n	8002702 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80026fc:	4b11      	ldr	r3, [pc, #68]	; (8002744 <_sbrk+0x64>)
 80026fe:	4a12      	ldr	r2, [pc, #72]	; (8002748 <_sbrk+0x68>)
 8002700:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002702:	4b10      	ldr	r3, [pc, #64]	; (8002744 <_sbrk+0x64>)
 8002704:	681a      	ldr	r2, [r3, #0]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	4413      	add	r3, r2
 800270a:	693a      	ldr	r2, [r7, #16]
 800270c:	429a      	cmp	r2, r3
 800270e:	d207      	bcs.n	8002720 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002710:	f007 fd5e 	bl	800a1d0 <__errno>
 8002714:	4603      	mov	r3, r0
 8002716:	220c      	movs	r2, #12
 8002718:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800271a:	f04f 33ff 	mov.w	r3, #4294967295
 800271e:	e009      	b.n	8002734 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002720:	4b08      	ldr	r3, [pc, #32]	; (8002744 <_sbrk+0x64>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002726:	4b07      	ldr	r3, [pc, #28]	; (8002744 <_sbrk+0x64>)
 8002728:	681a      	ldr	r2, [r3, #0]
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	4413      	add	r3, r2
 800272e:	4a05      	ldr	r2, [pc, #20]	; (8002744 <_sbrk+0x64>)
 8002730:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002732:	68fb      	ldr	r3, [r7, #12]
}
 8002734:	4618      	mov	r0, r3
 8002736:	3718      	adds	r7, #24
 8002738:	46bd      	mov	sp, r7
 800273a:	bd80      	pop	{r7, pc}
 800273c:	20020000 	.word	0x20020000
 8002740:	00000400 	.word	0x00000400
 8002744:	200003a0 	.word	0x200003a0
 8002748:	20000a98 	.word	0x20000a98

0800274c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800274c:	b480      	push	{r7}
 800274e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002750:	4b06      	ldr	r3, [pc, #24]	; (800276c <SystemInit+0x20>)
 8002752:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002756:	4a05      	ldr	r2, [pc, #20]	; (800276c <SystemInit+0x20>)
 8002758:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800275c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002760:	bf00      	nop
 8002762:	46bd      	mov	sp, r7
 8002764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002768:	4770      	bx	lr
 800276a:	bf00      	nop
 800276c:	e000ed00 	.word	0xe000ed00

08002770 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002770:	f8df d034 	ldr.w	sp, [pc, #52]	; 80027a8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002774:	480d      	ldr	r0, [pc, #52]	; (80027ac <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002776:	490e      	ldr	r1, [pc, #56]	; (80027b0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002778:	4a0e      	ldr	r2, [pc, #56]	; (80027b4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800277a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800277c:	e002      	b.n	8002784 <LoopCopyDataInit>

0800277e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800277e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002780:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002782:	3304      	adds	r3, #4

08002784 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002784:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002786:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002788:	d3f9      	bcc.n	800277e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800278a:	4a0b      	ldr	r2, [pc, #44]	; (80027b8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800278c:	4c0b      	ldr	r4, [pc, #44]	; (80027bc <LoopFillZerobss+0x26>)
  movs r3, #0
 800278e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002790:	e001      	b.n	8002796 <LoopFillZerobss>

08002792 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002792:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002794:	3204      	adds	r2, #4

08002796 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002796:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002798:	d3fb      	bcc.n	8002792 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800279a:	f7ff ffd7 	bl	800274c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800279e:	f007 fd1d 	bl	800a1dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80027a2:	f7ff fb3d 	bl	8001e20 <main>
  bx  lr    
 80027a6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80027a8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80027ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80027b0:	20000094 	.word	0x20000094
  ldr r2, =_sidata
 80027b4:	0800b528 	.word	0x0800b528
  ldr r2, =_sbss
 80027b8:	20000094 	.word	0x20000094
  ldr r4, =_ebss
 80027bc:	20000a98 	.word	0x20000a98

080027c0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80027c0:	e7fe      	b.n	80027c0 <ADC_IRQHandler>
	...

080027c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80027c8:	4b0e      	ldr	r3, [pc, #56]	; (8002804 <HAL_Init+0x40>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	4a0d      	ldr	r2, [pc, #52]	; (8002804 <HAL_Init+0x40>)
 80027ce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80027d2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80027d4:	4b0b      	ldr	r3, [pc, #44]	; (8002804 <HAL_Init+0x40>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	4a0a      	ldr	r2, [pc, #40]	; (8002804 <HAL_Init+0x40>)
 80027da:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80027de:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80027e0:	4b08      	ldr	r3, [pc, #32]	; (8002804 <HAL_Init+0x40>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	4a07      	ldr	r2, [pc, #28]	; (8002804 <HAL_Init+0x40>)
 80027e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027ea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80027ec:	2003      	movs	r0, #3
 80027ee:	f000 f94f 	bl	8002a90 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80027f2:	2000      	movs	r0, #0
 80027f4:	f000 f808 	bl	8002808 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80027f8:	f7ff fda0 	bl	800233c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80027fc:	2300      	movs	r3, #0
}
 80027fe:	4618      	mov	r0, r3
 8002800:	bd80      	pop	{r7, pc}
 8002802:	bf00      	nop
 8002804:	40023c00 	.word	0x40023c00

08002808 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b082      	sub	sp, #8
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002810:	4b12      	ldr	r3, [pc, #72]	; (800285c <HAL_InitTick+0x54>)
 8002812:	681a      	ldr	r2, [r3, #0]
 8002814:	4b12      	ldr	r3, [pc, #72]	; (8002860 <HAL_InitTick+0x58>)
 8002816:	781b      	ldrb	r3, [r3, #0]
 8002818:	4619      	mov	r1, r3
 800281a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800281e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002822:	fbb2 f3f3 	udiv	r3, r2, r3
 8002826:	4618      	mov	r0, r3
 8002828:	f000 f967 	bl	8002afa <HAL_SYSTICK_Config>
 800282c:	4603      	mov	r3, r0
 800282e:	2b00      	cmp	r3, #0
 8002830:	d001      	beq.n	8002836 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002832:	2301      	movs	r3, #1
 8002834:	e00e      	b.n	8002854 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	2b0f      	cmp	r3, #15
 800283a:	d80a      	bhi.n	8002852 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800283c:	2200      	movs	r2, #0
 800283e:	6879      	ldr	r1, [r7, #4]
 8002840:	f04f 30ff 	mov.w	r0, #4294967295
 8002844:	f000 f92f 	bl	8002aa6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002848:	4a06      	ldr	r2, [pc, #24]	; (8002864 <HAL_InitTick+0x5c>)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800284e:	2300      	movs	r3, #0
 8002850:	e000      	b.n	8002854 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002852:	2301      	movs	r3, #1
}
 8002854:	4618      	mov	r0, r3
 8002856:	3708      	adds	r7, #8
 8002858:	46bd      	mov	sp, r7
 800285a:	bd80      	pop	{r7, pc}
 800285c:	20000004 	.word	0x20000004
 8002860:	2000000c 	.word	0x2000000c
 8002864:	20000008 	.word	0x20000008

08002868 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002868:	b480      	push	{r7}
 800286a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800286c:	4b06      	ldr	r3, [pc, #24]	; (8002888 <HAL_IncTick+0x20>)
 800286e:	781b      	ldrb	r3, [r3, #0]
 8002870:	461a      	mov	r2, r3
 8002872:	4b06      	ldr	r3, [pc, #24]	; (800288c <HAL_IncTick+0x24>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	4413      	add	r3, r2
 8002878:	4a04      	ldr	r2, [pc, #16]	; (800288c <HAL_IncTick+0x24>)
 800287a:	6013      	str	r3, [r2, #0]
}
 800287c:	bf00      	nop
 800287e:	46bd      	mov	sp, r7
 8002880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002884:	4770      	bx	lr
 8002886:	bf00      	nop
 8002888:	2000000c 	.word	0x2000000c
 800288c:	200003a4 	.word	0x200003a4

08002890 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002890:	b480      	push	{r7}
 8002892:	af00      	add	r7, sp, #0
  return uwTick;
 8002894:	4b03      	ldr	r3, [pc, #12]	; (80028a4 <HAL_GetTick+0x14>)
 8002896:	681b      	ldr	r3, [r3, #0]
}
 8002898:	4618      	mov	r0, r3
 800289a:	46bd      	mov	sp, r7
 800289c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a0:	4770      	bx	lr
 80028a2:	bf00      	nop
 80028a4:	200003a4 	.word	0x200003a4

080028a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b084      	sub	sp, #16
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80028b0:	f7ff ffee 	bl	8002890 <HAL_GetTick>
 80028b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028c0:	d005      	beq.n	80028ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80028c2:	4b0a      	ldr	r3, [pc, #40]	; (80028ec <HAL_Delay+0x44>)
 80028c4:	781b      	ldrb	r3, [r3, #0]
 80028c6:	461a      	mov	r2, r3
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	4413      	add	r3, r2
 80028cc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80028ce:	bf00      	nop
 80028d0:	f7ff ffde 	bl	8002890 <HAL_GetTick>
 80028d4:	4602      	mov	r2, r0
 80028d6:	68bb      	ldr	r3, [r7, #8]
 80028d8:	1ad3      	subs	r3, r2, r3
 80028da:	68fa      	ldr	r2, [r7, #12]
 80028dc:	429a      	cmp	r2, r3
 80028de:	d8f7      	bhi.n	80028d0 <HAL_Delay+0x28>
  {
  }
}
 80028e0:	bf00      	nop
 80028e2:	bf00      	nop
 80028e4:	3710      	adds	r7, #16
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bd80      	pop	{r7, pc}
 80028ea:	bf00      	nop
 80028ec:	2000000c 	.word	0x2000000c

080028f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028f0:	b480      	push	{r7}
 80028f2:	b085      	sub	sp, #20
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	f003 0307 	and.w	r3, r3, #7
 80028fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002900:	4b0c      	ldr	r3, [pc, #48]	; (8002934 <__NVIC_SetPriorityGrouping+0x44>)
 8002902:	68db      	ldr	r3, [r3, #12]
 8002904:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002906:	68ba      	ldr	r2, [r7, #8]
 8002908:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800290c:	4013      	ands	r3, r2
 800290e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002914:	68bb      	ldr	r3, [r7, #8]
 8002916:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002918:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800291c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002920:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002922:	4a04      	ldr	r2, [pc, #16]	; (8002934 <__NVIC_SetPriorityGrouping+0x44>)
 8002924:	68bb      	ldr	r3, [r7, #8]
 8002926:	60d3      	str	r3, [r2, #12]
}
 8002928:	bf00      	nop
 800292a:	3714      	adds	r7, #20
 800292c:	46bd      	mov	sp, r7
 800292e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002932:	4770      	bx	lr
 8002934:	e000ed00 	.word	0xe000ed00

08002938 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002938:	b480      	push	{r7}
 800293a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800293c:	4b04      	ldr	r3, [pc, #16]	; (8002950 <__NVIC_GetPriorityGrouping+0x18>)
 800293e:	68db      	ldr	r3, [r3, #12]
 8002940:	0a1b      	lsrs	r3, r3, #8
 8002942:	f003 0307 	and.w	r3, r3, #7
}
 8002946:	4618      	mov	r0, r3
 8002948:	46bd      	mov	sp, r7
 800294a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294e:	4770      	bx	lr
 8002950:	e000ed00 	.word	0xe000ed00

08002954 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002954:	b480      	push	{r7}
 8002956:	b083      	sub	sp, #12
 8002958:	af00      	add	r7, sp, #0
 800295a:	4603      	mov	r3, r0
 800295c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800295e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002962:	2b00      	cmp	r3, #0
 8002964:	db0b      	blt.n	800297e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002966:	79fb      	ldrb	r3, [r7, #7]
 8002968:	f003 021f 	and.w	r2, r3, #31
 800296c:	4907      	ldr	r1, [pc, #28]	; (800298c <__NVIC_EnableIRQ+0x38>)
 800296e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002972:	095b      	lsrs	r3, r3, #5
 8002974:	2001      	movs	r0, #1
 8002976:	fa00 f202 	lsl.w	r2, r0, r2
 800297a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800297e:	bf00      	nop
 8002980:	370c      	adds	r7, #12
 8002982:	46bd      	mov	sp, r7
 8002984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002988:	4770      	bx	lr
 800298a:	bf00      	nop
 800298c:	e000e100 	.word	0xe000e100

08002990 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002990:	b480      	push	{r7}
 8002992:	b083      	sub	sp, #12
 8002994:	af00      	add	r7, sp, #0
 8002996:	4603      	mov	r3, r0
 8002998:	6039      	str	r1, [r7, #0]
 800299a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800299c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	db0a      	blt.n	80029ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	b2da      	uxtb	r2, r3
 80029a8:	490c      	ldr	r1, [pc, #48]	; (80029dc <__NVIC_SetPriority+0x4c>)
 80029aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029ae:	0112      	lsls	r2, r2, #4
 80029b0:	b2d2      	uxtb	r2, r2
 80029b2:	440b      	add	r3, r1
 80029b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80029b8:	e00a      	b.n	80029d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	b2da      	uxtb	r2, r3
 80029be:	4908      	ldr	r1, [pc, #32]	; (80029e0 <__NVIC_SetPriority+0x50>)
 80029c0:	79fb      	ldrb	r3, [r7, #7]
 80029c2:	f003 030f 	and.w	r3, r3, #15
 80029c6:	3b04      	subs	r3, #4
 80029c8:	0112      	lsls	r2, r2, #4
 80029ca:	b2d2      	uxtb	r2, r2
 80029cc:	440b      	add	r3, r1
 80029ce:	761a      	strb	r2, [r3, #24]
}
 80029d0:	bf00      	nop
 80029d2:	370c      	adds	r7, #12
 80029d4:	46bd      	mov	sp, r7
 80029d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029da:	4770      	bx	lr
 80029dc:	e000e100 	.word	0xe000e100
 80029e0:	e000ed00 	.word	0xe000ed00

080029e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029e4:	b480      	push	{r7}
 80029e6:	b089      	sub	sp, #36	; 0x24
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	60f8      	str	r0, [r7, #12]
 80029ec:	60b9      	str	r1, [r7, #8]
 80029ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	f003 0307 	and.w	r3, r3, #7
 80029f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029f8:	69fb      	ldr	r3, [r7, #28]
 80029fa:	f1c3 0307 	rsb	r3, r3, #7
 80029fe:	2b04      	cmp	r3, #4
 8002a00:	bf28      	it	cs
 8002a02:	2304      	movcs	r3, #4
 8002a04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a06:	69fb      	ldr	r3, [r7, #28]
 8002a08:	3304      	adds	r3, #4
 8002a0a:	2b06      	cmp	r3, #6
 8002a0c:	d902      	bls.n	8002a14 <NVIC_EncodePriority+0x30>
 8002a0e:	69fb      	ldr	r3, [r7, #28]
 8002a10:	3b03      	subs	r3, #3
 8002a12:	e000      	b.n	8002a16 <NVIC_EncodePriority+0x32>
 8002a14:	2300      	movs	r3, #0
 8002a16:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a18:	f04f 32ff 	mov.w	r2, #4294967295
 8002a1c:	69bb      	ldr	r3, [r7, #24]
 8002a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a22:	43da      	mvns	r2, r3
 8002a24:	68bb      	ldr	r3, [r7, #8]
 8002a26:	401a      	ands	r2, r3
 8002a28:	697b      	ldr	r3, [r7, #20]
 8002a2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a2c:	f04f 31ff 	mov.w	r1, #4294967295
 8002a30:	697b      	ldr	r3, [r7, #20]
 8002a32:	fa01 f303 	lsl.w	r3, r1, r3
 8002a36:	43d9      	mvns	r1, r3
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a3c:	4313      	orrs	r3, r2
         );
}
 8002a3e:	4618      	mov	r0, r3
 8002a40:	3724      	adds	r7, #36	; 0x24
 8002a42:	46bd      	mov	sp, r7
 8002a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a48:	4770      	bx	lr
	...

08002a4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b082      	sub	sp, #8
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	3b01      	subs	r3, #1
 8002a58:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002a5c:	d301      	bcc.n	8002a62 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a5e:	2301      	movs	r3, #1
 8002a60:	e00f      	b.n	8002a82 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a62:	4a0a      	ldr	r2, [pc, #40]	; (8002a8c <SysTick_Config+0x40>)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	3b01      	subs	r3, #1
 8002a68:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a6a:	210f      	movs	r1, #15
 8002a6c:	f04f 30ff 	mov.w	r0, #4294967295
 8002a70:	f7ff ff8e 	bl	8002990 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a74:	4b05      	ldr	r3, [pc, #20]	; (8002a8c <SysTick_Config+0x40>)
 8002a76:	2200      	movs	r2, #0
 8002a78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a7a:	4b04      	ldr	r3, [pc, #16]	; (8002a8c <SysTick_Config+0x40>)
 8002a7c:	2207      	movs	r2, #7
 8002a7e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a80:	2300      	movs	r3, #0
}
 8002a82:	4618      	mov	r0, r3
 8002a84:	3708      	adds	r7, #8
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bd80      	pop	{r7, pc}
 8002a8a:	bf00      	nop
 8002a8c:	e000e010 	.word	0xe000e010

08002a90 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b082      	sub	sp, #8
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a98:	6878      	ldr	r0, [r7, #4]
 8002a9a:	f7ff ff29 	bl	80028f0 <__NVIC_SetPriorityGrouping>
}
 8002a9e:	bf00      	nop
 8002aa0:	3708      	adds	r7, #8
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	bd80      	pop	{r7, pc}

08002aa6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002aa6:	b580      	push	{r7, lr}
 8002aa8:	b086      	sub	sp, #24
 8002aaa:	af00      	add	r7, sp, #0
 8002aac:	4603      	mov	r3, r0
 8002aae:	60b9      	str	r1, [r7, #8]
 8002ab0:	607a      	str	r2, [r7, #4]
 8002ab2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ab8:	f7ff ff3e 	bl	8002938 <__NVIC_GetPriorityGrouping>
 8002abc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002abe:	687a      	ldr	r2, [r7, #4]
 8002ac0:	68b9      	ldr	r1, [r7, #8]
 8002ac2:	6978      	ldr	r0, [r7, #20]
 8002ac4:	f7ff ff8e 	bl	80029e4 <NVIC_EncodePriority>
 8002ac8:	4602      	mov	r2, r0
 8002aca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ace:	4611      	mov	r1, r2
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	f7ff ff5d 	bl	8002990 <__NVIC_SetPriority>
}
 8002ad6:	bf00      	nop
 8002ad8:	3718      	adds	r7, #24
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}

08002ade <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ade:	b580      	push	{r7, lr}
 8002ae0:	b082      	sub	sp, #8
 8002ae2:	af00      	add	r7, sp, #0
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ae8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aec:	4618      	mov	r0, r3
 8002aee:	f7ff ff31 	bl	8002954 <__NVIC_EnableIRQ>
}
 8002af2:	bf00      	nop
 8002af4:	3708      	adds	r7, #8
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd80      	pop	{r7, pc}

08002afa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002afa:	b580      	push	{r7, lr}
 8002afc:	b082      	sub	sp, #8
 8002afe:	af00      	add	r7, sp, #0
 8002b00:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b02:	6878      	ldr	r0, [r7, #4]
 8002b04:	f7ff ffa2 	bl	8002a4c <SysTick_Config>
 8002b08:	4603      	mov	r3, r0
}
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	3708      	adds	r7, #8
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bd80      	pop	{r7, pc}

08002b12 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002b12:	b580      	push	{r7, lr}
 8002b14:	b084      	sub	sp, #16
 8002b16:	af00      	add	r7, sp, #0
 8002b18:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b1e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002b20:	f7ff feb6 	bl	8002890 <HAL_GetTick>
 8002b24:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002b2c:	b2db      	uxtb	r3, r3
 8002b2e:	2b02      	cmp	r3, #2
 8002b30:	d008      	beq.n	8002b44 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	2280      	movs	r2, #128	; 0x80
 8002b36:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002b40:	2301      	movs	r3, #1
 8002b42:	e052      	b.n	8002bea <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	681a      	ldr	r2, [r3, #0]
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f022 0216 	bic.w	r2, r2, #22
 8002b52:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	695a      	ldr	r2, [r3, #20]
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002b62:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d103      	bne.n	8002b74 <HAL_DMA_Abort+0x62>
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d007      	beq.n	8002b84 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	681a      	ldr	r2, [r3, #0]
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f022 0208 	bic.w	r2, r2, #8
 8002b82:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	681a      	ldr	r2, [r3, #0]
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f022 0201 	bic.w	r2, r2, #1
 8002b92:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b94:	e013      	b.n	8002bbe <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002b96:	f7ff fe7b 	bl	8002890 <HAL_GetTick>
 8002b9a:	4602      	mov	r2, r0
 8002b9c:	68bb      	ldr	r3, [r7, #8]
 8002b9e:	1ad3      	subs	r3, r2, r3
 8002ba0:	2b05      	cmp	r3, #5
 8002ba2:	d90c      	bls.n	8002bbe <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2220      	movs	r2, #32
 8002ba8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2203      	movs	r2, #3
 8002bae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002bba:	2303      	movs	r3, #3
 8002bbc:	e015      	b.n	8002bea <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f003 0301 	and.w	r3, r3, #1
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d1e4      	bne.n	8002b96 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bd0:	223f      	movs	r2, #63	; 0x3f
 8002bd2:	409a      	lsls	r2, r3
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2201      	movs	r2, #1
 8002bdc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2200      	movs	r2, #0
 8002be4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002be8:	2300      	movs	r3, #0
}
 8002bea:	4618      	mov	r0, r3
 8002bec:	3710      	adds	r7, #16
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	bd80      	pop	{r7, pc}

08002bf2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002bf2:	b480      	push	{r7}
 8002bf4:	b083      	sub	sp, #12
 8002bf6:	af00      	add	r7, sp, #0
 8002bf8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002c00:	b2db      	uxtb	r3, r3
 8002c02:	2b02      	cmp	r3, #2
 8002c04:	d004      	beq.n	8002c10 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	2280      	movs	r2, #128	; 0x80
 8002c0a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002c0c:	2301      	movs	r3, #1
 8002c0e:	e00c      	b.n	8002c2a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2205      	movs	r2, #5
 8002c14:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	681a      	ldr	r2, [r3, #0]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f022 0201 	bic.w	r2, r2, #1
 8002c26:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002c28:	2300      	movs	r3, #0
}
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	370c      	adds	r7, #12
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c34:	4770      	bx	lr
	...

08002c38 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	b089      	sub	sp, #36	; 0x24
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
 8002c40:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002c42:	2300      	movs	r3, #0
 8002c44:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002c46:	2300      	movs	r3, #0
 8002c48:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c4e:	2300      	movs	r3, #0
 8002c50:	61fb      	str	r3, [r7, #28]
 8002c52:	e16b      	b.n	8002f2c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002c54:	2201      	movs	r2, #1
 8002c56:	69fb      	ldr	r3, [r7, #28]
 8002c58:	fa02 f303 	lsl.w	r3, r2, r3
 8002c5c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	697a      	ldr	r2, [r7, #20]
 8002c64:	4013      	ands	r3, r2
 8002c66:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002c68:	693a      	ldr	r2, [r7, #16]
 8002c6a:	697b      	ldr	r3, [r7, #20]
 8002c6c:	429a      	cmp	r2, r3
 8002c6e:	f040 815a 	bne.w	8002f26 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	685b      	ldr	r3, [r3, #4]
 8002c76:	f003 0303 	and.w	r3, r3, #3
 8002c7a:	2b01      	cmp	r3, #1
 8002c7c:	d005      	beq.n	8002c8a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c86:	2b02      	cmp	r3, #2
 8002c88:	d130      	bne.n	8002cec <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	689b      	ldr	r3, [r3, #8]
 8002c8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002c90:	69fb      	ldr	r3, [r7, #28]
 8002c92:	005b      	lsls	r3, r3, #1
 8002c94:	2203      	movs	r2, #3
 8002c96:	fa02 f303 	lsl.w	r3, r2, r3
 8002c9a:	43db      	mvns	r3, r3
 8002c9c:	69ba      	ldr	r2, [r7, #24]
 8002c9e:	4013      	ands	r3, r2
 8002ca0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	68da      	ldr	r2, [r3, #12]
 8002ca6:	69fb      	ldr	r3, [r7, #28]
 8002ca8:	005b      	lsls	r3, r3, #1
 8002caa:	fa02 f303 	lsl.w	r3, r2, r3
 8002cae:	69ba      	ldr	r2, [r7, #24]
 8002cb0:	4313      	orrs	r3, r2
 8002cb2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	69ba      	ldr	r2, [r7, #24]
 8002cb8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	685b      	ldr	r3, [r3, #4]
 8002cbe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002cc0:	2201      	movs	r2, #1
 8002cc2:	69fb      	ldr	r3, [r7, #28]
 8002cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc8:	43db      	mvns	r3, r3
 8002cca:	69ba      	ldr	r2, [r7, #24]
 8002ccc:	4013      	ands	r3, r2
 8002cce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	091b      	lsrs	r3, r3, #4
 8002cd6:	f003 0201 	and.w	r2, r3, #1
 8002cda:	69fb      	ldr	r3, [r7, #28]
 8002cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce0:	69ba      	ldr	r2, [r7, #24]
 8002ce2:	4313      	orrs	r3, r2
 8002ce4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	69ba      	ldr	r2, [r7, #24]
 8002cea:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	f003 0303 	and.w	r3, r3, #3
 8002cf4:	2b03      	cmp	r3, #3
 8002cf6:	d017      	beq.n	8002d28 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	68db      	ldr	r3, [r3, #12]
 8002cfc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002cfe:	69fb      	ldr	r3, [r7, #28]
 8002d00:	005b      	lsls	r3, r3, #1
 8002d02:	2203      	movs	r2, #3
 8002d04:	fa02 f303 	lsl.w	r3, r2, r3
 8002d08:	43db      	mvns	r3, r3
 8002d0a:	69ba      	ldr	r2, [r7, #24]
 8002d0c:	4013      	ands	r3, r2
 8002d0e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	689a      	ldr	r2, [r3, #8]
 8002d14:	69fb      	ldr	r3, [r7, #28]
 8002d16:	005b      	lsls	r3, r3, #1
 8002d18:	fa02 f303 	lsl.w	r3, r2, r3
 8002d1c:	69ba      	ldr	r2, [r7, #24]
 8002d1e:	4313      	orrs	r3, r2
 8002d20:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	69ba      	ldr	r2, [r7, #24]
 8002d26:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	f003 0303 	and.w	r3, r3, #3
 8002d30:	2b02      	cmp	r3, #2
 8002d32:	d123      	bne.n	8002d7c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002d34:	69fb      	ldr	r3, [r7, #28]
 8002d36:	08da      	lsrs	r2, r3, #3
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	3208      	adds	r2, #8
 8002d3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d40:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002d42:	69fb      	ldr	r3, [r7, #28]
 8002d44:	f003 0307 	and.w	r3, r3, #7
 8002d48:	009b      	lsls	r3, r3, #2
 8002d4a:	220f      	movs	r2, #15
 8002d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d50:	43db      	mvns	r3, r3
 8002d52:	69ba      	ldr	r2, [r7, #24]
 8002d54:	4013      	ands	r3, r2
 8002d56:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	691a      	ldr	r2, [r3, #16]
 8002d5c:	69fb      	ldr	r3, [r7, #28]
 8002d5e:	f003 0307 	and.w	r3, r3, #7
 8002d62:	009b      	lsls	r3, r3, #2
 8002d64:	fa02 f303 	lsl.w	r3, r2, r3
 8002d68:	69ba      	ldr	r2, [r7, #24]
 8002d6a:	4313      	orrs	r3, r2
 8002d6c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002d6e:	69fb      	ldr	r3, [r7, #28]
 8002d70:	08da      	lsrs	r2, r3, #3
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	3208      	adds	r2, #8
 8002d76:	69b9      	ldr	r1, [r7, #24]
 8002d78:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002d82:	69fb      	ldr	r3, [r7, #28]
 8002d84:	005b      	lsls	r3, r3, #1
 8002d86:	2203      	movs	r2, #3
 8002d88:	fa02 f303 	lsl.w	r3, r2, r3
 8002d8c:	43db      	mvns	r3, r3
 8002d8e:	69ba      	ldr	r2, [r7, #24]
 8002d90:	4013      	ands	r3, r2
 8002d92:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	f003 0203 	and.w	r2, r3, #3
 8002d9c:	69fb      	ldr	r3, [r7, #28]
 8002d9e:	005b      	lsls	r3, r3, #1
 8002da0:	fa02 f303 	lsl.w	r3, r2, r3
 8002da4:	69ba      	ldr	r2, [r7, #24]
 8002da6:	4313      	orrs	r3, r2
 8002da8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	69ba      	ldr	r2, [r7, #24]
 8002dae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	685b      	ldr	r3, [r3, #4]
 8002db4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	f000 80b4 	beq.w	8002f26 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	60fb      	str	r3, [r7, #12]
 8002dc2:	4b60      	ldr	r3, [pc, #384]	; (8002f44 <HAL_GPIO_Init+0x30c>)
 8002dc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dc6:	4a5f      	ldr	r2, [pc, #380]	; (8002f44 <HAL_GPIO_Init+0x30c>)
 8002dc8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002dcc:	6453      	str	r3, [r2, #68]	; 0x44
 8002dce:	4b5d      	ldr	r3, [pc, #372]	; (8002f44 <HAL_GPIO_Init+0x30c>)
 8002dd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dd2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002dd6:	60fb      	str	r3, [r7, #12]
 8002dd8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002dda:	4a5b      	ldr	r2, [pc, #364]	; (8002f48 <HAL_GPIO_Init+0x310>)
 8002ddc:	69fb      	ldr	r3, [r7, #28]
 8002dde:	089b      	lsrs	r3, r3, #2
 8002de0:	3302      	adds	r3, #2
 8002de2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002de6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002de8:	69fb      	ldr	r3, [r7, #28]
 8002dea:	f003 0303 	and.w	r3, r3, #3
 8002dee:	009b      	lsls	r3, r3, #2
 8002df0:	220f      	movs	r2, #15
 8002df2:	fa02 f303 	lsl.w	r3, r2, r3
 8002df6:	43db      	mvns	r3, r3
 8002df8:	69ba      	ldr	r2, [r7, #24]
 8002dfa:	4013      	ands	r3, r2
 8002dfc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	4a52      	ldr	r2, [pc, #328]	; (8002f4c <HAL_GPIO_Init+0x314>)
 8002e02:	4293      	cmp	r3, r2
 8002e04:	d02b      	beq.n	8002e5e <HAL_GPIO_Init+0x226>
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	4a51      	ldr	r2, [pc, #324]	; (8002f50 <HAL_GPIO_Init+0x318>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d025      	beq.n	8002e5a <HAL_GPIO_Init+0x222>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	4a50      	ldr	r2, [pc, #320]	; (8002f54 <HAL_GPIO_Init+0x31c>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d01f      	beq.n	8002e56 <HAL_GPIO_Init+0x21e>
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	4a4f      	ldr	r2, [pc, #316]	; (8002f58 <HAL_GPIO_Init+0x320>)
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	d019      	beq.n	8002e52 <HAL_GPIO_Init+0x21a>
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	4a4e      	ldr	r2, [pc, #312]	; (8002f5c <HAL_GPIO_Init+0x324>)
 8002e22:	4293      	cmp	r3, r2
 8002e24:	d013      	beq.n	8002e4e <HAL_GPIO_Init+0x216>
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	4a4d      	ldr	r2, [pc, #308]	; (8002f60 <HAL_GPIO_Init+0x328>)
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d00d      	beq.n	8002e4a <HAL_GPIO_Init+0x212>
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	4a4c      	ldr	r2, [pc, #304]	; (8002f64 <HAL_GPIO_Init+0x32c>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d007      	beq.n	8002e46 <HAL_GPIO_Init+0x20e>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	4a4b      	ldr	r2, [pc, #300]	; (8002f68 <HAL_GPIO_Init+0x330>)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d101      	bne.n	8002e42 <HAL_GPIO_Init+0x20a>
 8002e3e:	2307      	movs	r3, #7
 8002e40:	e00e      	b.n	8002e60 <HAL_GPIO_Init+0x228>
 8002e42:	2308      	movs	r3, #8
 8002e44:	e00c      	b.n	8002e60 <HAL_GPIO_Init+0x228>
 8002e46:	2306      	movs	r3, #6
 8002e48:	e00a      	b.n	8002e60 <HAL_GPIO_Init+0x228>
 8002e4a:	2305      	movs	r3, #5
 8002e4c:	e008      	b.n	8002e60 <HAL_GPIO_Init+0x228>
 8002e4e:	2304      	movs	r3, #4
 8002e50:	e006      	b.n	8002e60 <HAL_GPIO_Init+0x228>
 8002e52:	2303      	movs	r3, #3
 8002e54:	e004      	b.n	8002e60 <HAL_GPIO_Init+0x228>
 8002e56:	2302      	movs	r3, #2
 8002e58:	e002      	b.n	8002e60 <HAL_GPIO_Init+0x228>
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	e000      	b.n	8002e60 <HAL_GPIO_Init+0x228>
 8002e5e:	2300      	movs	r3, #0
 8002e60:	69fa      	ldr	r2, [r7, #28]
 8002e62:	f002 0203 	and.w	r2, r2, #3
 8002e66:	0092      	lsls	r2, r2, #2
 8002e68:	4093      	lsls	r3, r2
 8002e6a:	69ba      	ldr	r2, [r7, #24]
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002e70:	4935      	ldr	r1, [pc, #212]	; (8002f48 <HAL_GPIO_Init+0x310>)
 8002e72:	69fb      	ldr	r3, [r7, #28]
 8002e74:	089b      	lsrs	r3, r3, #2
 8002e76:	3302      	adds	r3, #2
 8002e78:	69ba      	ldr	r2, [r7, #24]
 8002e7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002e7e:	4b3b      	ldr	r3, [pc, #236]	; (8002f6c <HAL_GPIO_Init+0x334>)
 8002e80:	689b      	ldr	r3, [r3, #8]
 8002e82:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e84:	693b      	ldr	r3, [r7, #16]
 8002e86:	43db      	mvns	r3, r3
 8002e88:	69ba      	ldr	r2, [r7, #24]
 8002e8a:	4013      	ands	r3, r2
 8002e8c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	685b      	ldr	r3, [r3, #4]
 8002e92:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d003      	beq.n	8002ea2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002e9a:	69ba      	ldr	r2, [r7, #24]
 8002e9c:	693b      	ldr	r3, [r7, #16]
 8002e9e:	4313      	orrs	r3, r2
 8002ea0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002ea2:	4a32      	ldr	r2, [pc, #200]	; (8002f6c <HAL_GPIO_Init+0x334>)
 8002ea4:	69bb      	ldr	r3, [r7, #24]
 8002ea6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002ea8:	4b30      	ldr	r3, [pc, #192]	; (8002f6c <HAL_GPIO_Init+0x334>)
 8002eaa:	68db      	ldr	r3, [r3, #12]
 8002eac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002eae:	693b      	ldr	r3, [r7, #16]
 8002eb0:	43db      	mvns	r3, r3
 8002eb2:	69ba      	ldr	r2, [r7, #24]
 8002eb4:	4013      	ands	r3, r2
 8002eb6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d003      	beq.n	8002ecc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002ec4:	69ba      	ldr	r2, [r7, #24]
 8002ec6:	693b      	ldr	r3, [r7, #16]
 8002ec8:	4313      	orrs	r3, r2
 8002eca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002ecc:	4a27      	ldr	r2, [pc, #156]	; (8002f6c <HAL_GPIO_Init+0x334>)
 8002ece:	69bb      	ldr	r3, [r7, #24]
 8002ed0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002ed2:	4b26      	ldr	r3, [pc, #152]	; (8002f6c <HAL_GPIO_Init+0x334>)
 8002ed4:	685b      	ldr	r3, [r3, #4]
 8002ed6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ed8:	693b      	ldr	r3, [r7, #16]
 8002eda:	43db      	mvns	r3, r3
 8002edc:	69ba      	ldr	r2, [r7, #24]
 8002ede:	4013      	ands	r3, r2
 8002ee0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	685b      	ldr	r3, [r3, #4]
 8002ee6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d003      	beq.n	8002ef6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002eee:	69ba      	ldr	r2, [r7, #24]
 8002ef0:	693b      	ldr	r3, [r7, #16]
 8002ef2:	4313      	orrs	r3, r2
 8002ef4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002ef6:	4a1d      	ldr	r2, [pc, #116]	; (8002f6c <HAL_GPIO_Init+0x334>)
 8002ef8:	69bb      	ldr	r3, [r7, #24]
 8002efa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002efc:	4b1b      	ldr	r3, [pc, #108]	; (8002f6c <HAL_GPIO_Init+0x334>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f02:	693b      	ldr	r3, [r7, #16]
 8002f04:	43db      	mvns	r3, r3
 8002f06:	69ba      	ldr	r2, [r7, #24]
 8002f08:	4013      	ands	r3, r2
 8002f0a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	685b      	ldr	r3, [r3, #4]
 8002f10:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d003      	beq.n	8002f20 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002f18:	69ba      	ldr	r2, [r7, #24]
 8002f1a:	693b      	ldr	r3, [r7, #16]
 8002f1c:	4313      	orrs	r3, r2
 8002f1e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002f20:	4a12      	ldr	r2, [pc, #72]	; (8002f6c <HAL_GPIO_Init+0x334>)
 8002f22:	69bb      	ldr	r3, [r7, #24]
 8002f24:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f26:	69fb      	ldr	r3, [r7, #28]
 8002f28:	3301      	adds	r3, #1
 8002f2a:	61fb      	str	r3, [r7, #28]
 8002f2c:	69fb      	ldr	r3, [r7, #28]
 8002f2e:	2b0f      	cmp	r3, #15
 8002f30:	f67f ae90 	bls.w	8002c54 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002f34:	bf00      	nop
 8002f36:	bf00      	nop
 8002f38:	3724      	adds	r7, #36	; 0x24
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f40:	4770      	bx	lr
 8002f42:	bf00      	nop
 8002f44:	40023800 	.word	0x40023800
 8002f48:	40013800 	.word	0x40013800
 8002f4c:	40020000 	.word	0x40020000
 8002f50:	40020400 	.word	0x40020400
 8002f54:	40020800 	.word	0x40020800
 8002f58:	40020c00 	.word	0x40020c00
 8002f5c:	40021000 	.word	0x40021000
 8002f60:	40021400 	.word	0x40021400
 8002f64:	40021800 	.word	0x40021800
 8002f68:	40021c00 	.word	0x40021c00
 8002f6c:	40013c00 	.word	0x40013c00

08002f70 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002f70:	b480      	push	{r7}
 8002f72:	b085      	sub	sp, #20
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
 8002f78:	460b      	mov	r3, r1
 8002f7a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	691a      	ldr	r2, [r3, #16]
 8002f80:	887b      	ldrh	r3, [r7, #2]
 8002f82:	4013      	ands	r3, r2
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d002      	beq.n	8002f8e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002f88:	2301      	movs	r3, #1
 8002f8a:	73fb      	strb	r3, [r7, #15]
 8002f8c:	e001      	b.n	8002f92 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002f8e:	2300      	movs	r3, #0
 8002f90:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002f92:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f94:	4618      	mov	r0, r3
 8002f96:	3714      	adds	r7, #20
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9e:	4770      	bx	lr

08002fa0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	b083      	sub	sp, #12
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
 8002fa8:	460b      	mov	r3, r1
 8002faa:	807b      	strh	r3, [r7, #2]
 8002fac:	4613      	mov	r3, r2
 8002fae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002fb0:	787b      	ldrb	r3, [r7, #1]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d003      	beq.n	8002fbe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002fb6:	887a      	ldrh	r2, [r7, #2]
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002fbc:	e003      	b.n	8002fc6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002fbe:	887b      	ldrh	r3, [r7, #2]
 8002fc0:	041a      	lsls	r2, r3, #16
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	619a      	str	r2, [r3, #24]
}
 8002fc6:	bf00      	nop
 8002fc8:	370c      	adds	r7, #12
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd0:	4770      	bx	lr

08002fd2 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8002fd2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002fd4:	b08f      	sub	sp, #60	; 0x3c
 8002fd6:	af0a      	add	r7, sp, #40	; 0x28
 8002fd8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d101      	bne.n	8002fe4 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	e054      	b.n	800308e <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8002ff0:	b2db      	uxtb	r3, r3
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d106      	bne.n	8003004 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8002ffe:	6878      	ldr	r0, [r7, #4]
 8003000:	f006 fe38 	bl	8009c74 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2203      	movs	r2, #3
 8003008:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003010:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003014:	2b00      	cmp	r3, #0
 8003016:	d102      	bne.n	800301e <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2200      	movs	r2, #0
 800301c:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4618      	mov	r0, r3
 8003024:	f003 fe66 	bl	8006cf4 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	603b      	str	r3, [r7, #0]
 800302e:	687e      	ldr	r6, [r7, #4]
 8003030:	466d      	mov	r5, sp
 8003032:	f106 0410 	add.w	r4, r6, #16
 8003036:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003038:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800303a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800303c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800303e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003042:	e885 0003 	stmia.w	r5, {r0, r1}
 8003046:	1d33      	adds	r3, r6, #4
 8003048:	cb0e      	ldmia	r3, {r1, r2, r3}
 800304a:	6838      	ldr	r0, [r7, #0]
 800304c:	f003 fde0 	bl	8006c10 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	2101      	movs	r1, #1
 8003056:	4618      	mov	r0, r3
 8003058:	f003 fe5d 	bl	8006d16 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	603b      	str	r3, [r7, #0]
 8003062:	687e      	ldr	r6, [r7, #4]
 8003064:	466d      	mov	r5, sp
 8003066:	f106 0410 	add.w	r4, r6, #16
 800306a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800306c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800306e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003070:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003072:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003076:	e885 0003 	stmia.w	r5, {r0, r1}
 800307a:	1d33      	adds	r3, r6, #4
 800307c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800307e:	6838      	ldr	r0, [r7, #0]
 8003080:	f003 ffe6 	bl	8007050 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2201      	movs	r2, #1
 8003088:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 800308c:	2300      	movs	r3, #0
}
 800308e:	4618      	mov	r0, r3
 8003090:	3714      	adds	r7, #20
 8003092:	46bd      	mov	sp, r7
 8003094:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003096 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8003096:	b590      	push	{r4, r7, lr}
 8003098:	b089      	sub	sp, #36	; 0x24
 800309a:	af04      	add	r7, sp, #16
 800309c:	6078      	str	r0, [r7, #4]
 800309e:	4608      	mov	r0, r1
 80030a0:	4611      	mov	r1, r2
 80030a2:	461a      	mov	r2, r3
 80030a4:	4603      	mov	r3, r0
 80030a6:	70fb      	strb	r3, [r7, #3]
 80030a8:	460b      	mov	r3, r1
 80030aa:	70bb      	strb	r3, [r7, #2]
 80030ac:	4613      	mov	r3, r2
 80030ae:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80030b6:	2b01      	cmp	r3, #1
 80030b8:	d101      	bne.n	80030be <HAL_HCD_HC_Init+0x28>
 80030ba:	2302      	movs	r3, #2
 80030bc:	e076      	b.n	80031ac <HAL_HCD_HC_Init+0x116>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2201      	movs	r2, #1
 80030c2:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 80030c6:	78fb      	ldrb	r3, [r7, #3]
 80030c8:	687a      	ldr	r2, [r7, #4]
 80030ca:	212c      	movs	r1, #44	; 0x2c
 80030cc:	fb01 f303 	mul.w	r3, r1, r3
 80030d0:	4413      	add	r3, r2
 80030d2:	333d      	adds	r3, #61	; 0x3d
 80030d4:	2200      	movs	r2, #0
 80030d6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80030d8:	78fb      	ldrb	r3, [r7, #3]
 80030da:	687a      	ldr	r2, [r7, #4]
 80030dc:	212c      	movs	r1, #44	; 0x2c
 80030de:	fb01 f303 	mul.w	r3, r1, r3
 80030e2:	4413      	add	r3, r2
 80030e4:	3338      	adds	r3, #56	; 0x38
 80030e6:	787a      	ldrb	r2, [r7, #1]
 80030e8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 80030ea:	78fb      	ldrb	r3, [r7, #3]
 80030ec:	687a      	ldr	r2, [r7, #4]
 80030ee:	212c      	movs	r1, #44	; 0x2c
 80030f0:	fb01 f303 	mul.w	r3, r1, r3
 80030f4:	4413      	add	r3, r2
 80030f6:	3340      	adds	r3, #64	; 0x40
 80030f8:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80030fa:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80030fc:	78fb      	ldrb	r3, [r7, #3]
 80030fe:	687a      	ldr	r2, [r7, #4]
 8003100:	212c      	movs	r1, #44	; 0x2c
 8003102:	fb01 f303 	mul.w	r3, r1, r3
 8003106:	4413      	add	r3, r2
 8003108:	3339      	adds	r3, #57	; 0x39
 800310a:	78fa      	ldrb	r2, [r7, #3]
 800310c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 800310e:	78fb      	ldrb	r3, [r7, #3]
 8003110:	687a      	ldr	r2, [r7, #4]
 8003112:	212c      	movs	r1, #44	; 0x2c
 8003114:	fb01 f303 	mul.w	r3, r1, r3
 8003118:	4413      	add	r3, r2
 800311a:	333f      	adds	r3, #63	; 0x3f
 800311c:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8003120:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8003122:	78fb      	ldrb	r3, [r7, #3]
 8003124:	78ba      	ldrb	r2, [r7, #2]
 8003126:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800312a:	b2d0      	uxtb	r0, r2
 800312c:	687a      	ldr	r2, [r7, #4]
 800312e:	212c      	movs	r1, #44	; 0x2c
 8003130:	fb01 f303 	mul.w	r3, r1, r3
 8003134:	4413      	add	r3, r2
 8003136:	333a      	adds	r3, #58	; 0x3a
 8003138:	4602      	mov	r2, r0
 800313a:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 800313c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8003140:	2b00      	cmp	r3, #0
 8003142:	da09      	bge.n	8003158 <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8003144:	78fb      	ldrb	r3, [r7, #3]
 8003146:	687a      	ldr	r2, [r7, #4]
 8003148:	212c      	movs	r1, #44	; 0x2c
 800314a:	fb01 f303 	mul.w	r3, r1, r3
 800314e:	4413      	add	r3, r2
 8003150:	333b      	adds	r3, #59	; 0x3b
 8003152:	2201      	movs	r2, #1
 8003154:	701a      	strb	r2, [r3, #0]
 8003156:	e008      	b.n	800316a <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8003158:	78fb      	ldrb	r3, [r7, #3]
 800315a:	687a      	ldr	r2, [r7, #4]
 800315c:	212c      	movs	r1, #44	; 0x2c
 800315e:	fb01 f303 	mul.w	r3, r1, r3
 8003162:	4413      	add	r3, r2
 8003164:	333b      	adds	r3, #59	; 0x3b
 8003166:	2200      	movs	r2, #0
 8003168:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 800316a:	78fb      	ldrb	r3, [r7, #3]
 800316c:	687a      	ldr	r2, [r7, #4]
 800316e:	212c      	movs	r1, #44	; 0x2c
 8003170:	fb01 f303 	mul.w	r3, r1, r3
 8003174:	4413      	add	r3, r2
 8003176:	333c      	adds	r3, #60	; 0x3c
 8003178:	f897 2020 	ldrb.w	r2, [r7, #32]
 800317c:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6818      	ldr	r0, [r3, #0]
 8003182:	787c      	ldrb	r4, [r7, #1]
 8003184:	78ba      	ldrb	r2, [r7, #2]
 8003186:	78f9      	ldrb	r1, [r7, #3]
 8003188:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800318a:	9302      	str	r3, [sp, #8]
 800318c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003190:	9301      	str	r3, [sp, #4]
 8003192:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003196:	9300      	str	r3, [sp, #0]
 8003198:	4623      	mov	r3, r4
 800319a:	f004 f8df 	bl	800735c <USB_HC_Init>
 800319e:	4603      	mov	r3, r0
 80031a0:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	2200      	movs	r2, #0
 80031a6:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 80031aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80031ac:	4618      	mov	r0, r3
 80031ae:	3714      	adds	r7, #20
 80031b0:	46bd      	mov	sp, r7
 80031b2:	bd90      	pop	{r4, r7, pc}

080031b4 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b084      	sub	sp, #16
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
 80031bc:	460b      	mov	r3, r1
 80031be:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80031c0:	2300      	movs	r3, #0
 80031c2:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80031ca:	2b01      	cmp	r3, #1
 80031cc:	d101      	bne.n	80031d2 <HAL_HCD_HC_Halt+0x1e>
 80031ce:	2302      	movs	r3, #2
 80031d0:	e00f      	b.n	80031f2 <HAL_HCD_HC_Halt+0x3e>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2201      	movs	r2, #1
 80031d6:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	78fa      	ldrb	r2, [r7, #3]
 80031e0:	4611      	mov	r1, r2
 80031e2:	4618      	mov	r0, r3
 80031e4:	f004 fb2f 	bl	8007846 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2200      	movs	r2, #0
 80031ec:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 80031f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80031f2:	4618      	mov	r0, r3
 80031f4:	3710      	adds	r7, #16
 80031f6:	46bd      	mov	sp, r7
 80031f8:	bd80      	pop	{r7, pc}
	...

080031fc <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b082      	sub	sp, #8
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
 8003204:	4608      	mov	r0, r1
 8003206:	4611      	mov	r1, r2
 8003208:	461a      	mov	r2, r3
 800320a:	4603      	mov	r3, r0
 800320c:	70fb      	strb	r3, [r7, #3]
 800320e:	460b      	mov	r3, r1
 8003210:	70bb      	strb	r3, [r7, #2]
 8003212:	4613      	mov	r3, r2
 8003214:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8003216:	78fb      	ldrb	r3, [r7, #3]
 8003218:	687a      	ldr	r2, [r7, #4]
 800321a:	212c      	movs	r1, #44	; 0x2c
 800321c:	fb01 f303 	mul.w	r3, r1, r3
 8003220:	4413      	add	r3, r2
 8003222:	333b      	adds	r3, #59	; 0x3b
 8003224:	78ba      	ldrb	r2, [r7, #2]
 8003226:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8003228:	78fb      	ldrb	r3, [r7, #3]
 800322a:	687a      	ldr	r2, [r7, #4]
 800322c:	212c      	movs	r1, #44	; 0x2c
 800322e:	fb01 f303 	mul.w	r3, r1, r3
 8003232:	4413      	add	r3, r2
 8003234:	333f      	adds	r3, #63	; 0x3f
 8003236:	787a      	ldrb	r2, [r7, #1]
 8003238:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 800323a:	7c3b      	ldrb	r3, [r7, #16]
 800323c:	2b00      	cmp	r3, #0
 800323e:	d112      	bne.n	8003266 <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8003240:	78fb      	ldrb	r3, [r7, #3]
 8003242:	687a      	ldr	r2, [r7, #4]
 8003244:	212c      	movs	r1, #44	; 0x2c
 8003246:	fb01 f303 	mul.w	r3, r1, r3
 800324a:	4413      	add	r3, r2
 800324c:	3342      	adds	r3, #66	; 0x42
 800324e:	2203      	movs	r2, #3
 8003250:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8003252:	78fb      	ldrb	r3, [r7, #3]
 8003254:	687a      	ldr	r2, [r7, #4]
 8003256:	212c      	movs	r1, #44	; 0x2c
 8003258:	fb01 f303 	mul.w	r3, r1, r3
 800325c:	4413      	add	r3, r2
 800325e:	333d      	adds	r3, #61	; 0x3d
 8003260:	7f3a      	ldrb	r2, [r7, #28]
 8003262:	701a      	strb	r2, [r3, #0]
 8003264:	e008      	b.n	8003278 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003266:	78fb      	ldrb	r3, [r7, #3]
 8003268:	687a      	ldr	r2, [r7, #4]
 800326a:	212c      	movs	r1, #44	; 0x2c
 800326c:	fb01 f303 	mul.w	r3, r1, r3
 8003270:	4413      	add	r3, r2
 8003272:	3342      	adds	r3, #66	; 0x42
 8003274:	2202      	movs	r2, #2
 8003276:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8003278:	787b      	ldrb	r3, [r7, #1]
 800327a:	2b03      	cmp	r3, #3
 800327c:	f200 80c6 	bhi.w	800340c <HAL_HCD_HC_SubmitRequest+0x210>
 8003280:	a201      	add	r2, pc, #4	; (adr r2, 8003288 <HAL_HCD_HC_SubmitRequest+0x8c>)
 8003282:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003286:	bf00      	nop
 8003288:	08003299 	.word	0x08003299
 800328c:	080033f9 	.word	0x080033f9
 8003290:	080032fd 	.word	0x080032fd
 8003294:	0800337b 	.word	0x0800337b
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8003298:	7c3b      	ldrb	r3, [r7, #16]
 800329a:	2b01      	cmp	r3, #1
 800329c:	f040 80b8 	bne.w	8003410 <HAL_HCD_HC_SubmitRequest+0x214>
 80032a0:	78bb      	ldrb	r3, [r7, #2]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	f040 80b4 	bne.w	8003410 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 80032a8:	8b3b      	ldrh	r3, [r7, #24]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d108      	bne.n	80032c0 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 80032ae:	78fb      	ldrb	r3, [r7, #3]
 80032b0:	687a      	ldr	r2, [r7, #4]
 80032b2:	212c      	movs	r1, #44	; 0x2c
 80032b4:	fb01 f303 	mul.w	r3, r1, r3
 80032b8:	4413      	add	r3, r2
 80032ba:	3355      	adds	r3, #85	; 0x55
 80032bc:	2201      	movs	r2, #1
 80032be:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80032c0:	78fb      	ldrb	r3, [r7, #3]
 80032c2:	687a      	ldr	r2, [r7, #4]
 80032c4:	212c      	movs	r1, #44	; 0x2c
 80032c6:	fb01 f303 	mul.w	r3, r1, r3
 80032ca:	4413      	add	r3, r2
 80032cc:	3355      	adds	r3, #85	; 0x55
 80032ce:	781b      	ldrb	r3, [r3, #0]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d109      	bne.n	80032e8 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80032d4:	78fb      	ldrb	r3, [r7, #3]
 80032d6:	687a      	ldr	r2, [r7, #4]
 80032d8:	212c      	movs	r1, #44	; 0x2c
 80032da:	fb01 f303 	mul.w	r3, r1, r3
 80032de:	4413      	add	r3, r2
 80032e0:	3342      	adds	r3, #66	; 0x42
 80032e2:	2200      	movs	r2, #0
 80032e4:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80032e6:	e093      	b.n	8003410 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80032e8:	78fb      	ldrb	r3, [r7, #3]
 80032ea:	687a      	ldr	r2, [r7, #4]
 80032ec:	212c      	movs	r1, #44	; 0x2c
 80032ee:	fb01 f303 	mul.w	r3, r1, r3
 80032f2:	4413      	add	r3, r2
 80032f4:	3342      	adds	r3, #66	; 0x42
 80032f6:	2202      	movs	r2, #2
 80032f8:	701a      	strb	r2, [r3, #0]
      break;
 80032fa:	e089      	b.n	8003410 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 80032fc:	78bb      	ldrb	r3, [r7, #2]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d11d      	bne.n	800333e <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003302:	78fb      	ldrb	r3, [r7, #3]
 8003304:	687a      	ldr	r2, [r7, #4]
 8003306:	212c      	movs	r1, #44	; 0x2c
 8003308:	fb01 f303 	mul.w	r3, r1, r3
 800330c:	4413      	add	r3, r2
 800330e:	3355      	adds	r3, #85	; 0x55
 8003310:	781b      	ldrb	r3, [r3, #0]
 8003312:	2b00      	cmp	r3, #0
 8003314:	d109      	bne.n	800332a <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003316:	78fb      	ldrb	r3, [r7, #3]
 8003318:	687a      	ldr	r2, [r7, #4]
 800331a:	212c      	movs	r1, #44	; 0x2c
 800331c:	fb01 f303 	mul.w	r3, r1, r3
 8003320:	4413      	add	r3, r2
 8003322:	3342      	adds	r3, #66	; 0x42
 8003324:	2200      	movs	r2, #0
 8003326:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8003328:	e073      	b.n	8003412 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800332a:	78fb      	ldrb	r3, [r7, #3]
 800332c:	687a      	ldr	r2, [r7, #4]
 800332e:	212c      	movs	r1, #44	; 0x2c
 8003330:	fb01 f303 	mul.w	r3, r1, r3
 8003334:	4413      	add	r3, r2
 8003336:	3342      	adds	r3, #66	; 0x42
 8003338:	2202      	movs	r2, #2
 800333a:	701a      	strb	r2, [r3, #0]
      break;
 800333c:	e069      	b.n	8003412 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800333e:	78fb      	ldrb	r3, [r7, #3]
 8003340:	687a      	ldr	r2, [r7, #4]
 8003342:	212c      	movs	r1, #44	; 0x2c
 8003344:	fb01 f303 	mul.w	r3, r1, r3
 8003348:	4413      	add	r3, r2
 800334a:	3354      	adds	r3, #84	; 0x54
 800334c:	781b      	ldrb	r3, [r3, #0]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d109      	bne.n	8003366 <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003352:	78fb      	ldrb	r3, [r7, #3]
 8003354:	687a      	ldr	r2, [r7, #4]
 8003356:	212c      	movs	r1, #44	; 0x2c
 8003358:	fb01 f303 	mul.w	r3, r1, r3
 800335c:	4413      	add	r3, r2
 800335e:	3342      	adds	r3, #66	; 0x42
 8003360:	2200      	movs	r2, #0
 8003362:	701a      	strb	r2, [r3, #0]
      break;
 8003364:	e055      	b.n	8003412 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003366:	78fb      	ldrb	r3, [r7, #3]
 8003368:	687a      	ldr	r2, [r7, #4]
 800336a:	212c      	movs	r1, #44	; 0x2c
 800336c:	fb01 f303 	mul.w	r3, r1, r3
 8003370:	4413      	add	r3, r2
 8003372:	3342      	adds	r3, #66	; 0x42
 8003374:	2202      	movs	r2, #2
 8003376:	701a      	strb	r2, [r3, #0]
      break;
 8003378:	e04b      	b.n	8003412 <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 800337a:	78bb      	ldrb	r3, [r7, #2]
 800337c:	2b00      	cmp	r3, #0
 800337e:	d11d      	bne.n	80033bc <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003380:	78fb      	ldrb	r3, [r7, #3]
 8003382:	687a      	ldr	r2, [r7, #4]
 8003384:	212c      	movs	r1, #44	; 0x2c
 8003386:	fb01 f303 	mul.w	r3, r1, r3
 800338a:	4413      	add	r3, r2
 800338c:	3355      	adds	r3, #85	; 0x55
 800338e:	781b      	ldrb	r3, [r3, #0]
 8003390:	2b00      	cmp	r3, #0
 8003392:	d109      	bne.n	80033a8 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003394:	78fb      	ldrb	r3, [r7, #3]
 8003396:	687a      	ldr	r2, [r7, #4]
 8003398:	212c      	movs	r1, #44	; 0x2c
 800339a:	fb01 f303 	mul.w	r3, r1, r3
 800339e:	4413      	add	r3, r2
 80033a0:	3342      	adds	r3, #66	; 0x42
 80033a2:	2200      	movs	r2, #0
 80033a4:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80033a6:	e034      	b.n	8003412 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80033a8:	78fb      	ldrb	r3, [r7, #3]
 80033aa:	687a      	ldr	r2, [r7, #4]
 80033ac:	212c      	movs	r1, #44	; 0x2c
 80033ae:	fb01 f303 	mul.w	r3, r1, r3
 80033b2:	4413      	add	r3, r2
 80033b4:	3342      	adds	r3, #66	; 0x42
 80033b6:	2202      	movs	r2, #2
 80033b8:	701a      	strb	r2, [r3, #0]
      break;
 80033ba:	e02a      	b.n	8003412 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80033bc:	78fb      	ldrb	r3, [r7, #3]
 80033be:	687a      	ldr	r2, [r7, #4]
 80033c0:	212c      	movs	r1, #44	; 0x2c
 80033c2:	fb01 f303 	mul.w	r3, r1, r3
 80033c6:	4413      	add	r3, r2
 80033c8:	3354      	adds	r3, #84	; 0x54
 80033ca:	781b      	ldrb	r3, [r3, #0]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d109      	bne.n	80033e4 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80033d0:	78fb      	ldrb	r3, [r7, #3]
 80033d2:	687a      	ldr	r2, [r7, #4]
 80033d4:	212c      	movs	r1, #44	; 0x2c
 80033d6:	fb01 f303 	mul.w	r3, r1, r3
 80033da:	4413      	add	r3, r2
 80033dc:	3342      	adds	r3, #66	; 0x42
 80033de:	2200      	movs	r2, #0
 80033e0:	701a      	strb	r2, [r3, #0]
      break;
 80033e2:	e016      	b.n	8003412 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80033e4:	78fb      	ldrb	r3, [r7, #3]
 80033e6:	687a      	ldr	r2, [r7, #4]
 80033e8:	212c      	movs	r1, #44	; 0x2c
 80033ea:	fb01 f303 	mul.w	r3, r1, r3
 80033ee:	4413      	add	r3, r2
 80033f0:	3342      	adds	r3, #66	; 0x42
 80033f2:	2202      	movs	r2, #2
 80033f4:	701a      	strb	r2, [r3, #0]
      break;
 80033f6:	e00c      	b.n	8003412 <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80033f8:	78fb      	ldrb	r3, [r7, #3]
 80033fa:	687a      	ldr	r2, [r7, #4]
 80033fc:	212c      	movs	r1, #44	; 0x2c
 80033fe:	fb01 f303 	mul.w	r3, r1, r3
 8003402:	4413      	add	r3, r2
 8003404:	3342      	adds	r3, #66	; 0x42
 8003406:	2200      	movs	r2, #0
 8003408:	701a      	strb	r2, [r3, #0]
      break;
 800340a:	e002      	b.n	8003412 <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 800340c:	bf00      	nop
 800340e:	e000      	b.n	8003412 <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8003410:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8003412:	78fb      	ldrb	r3, [r7, #3]
 8003414:	687a      	ldr	r2, [r7, #4]
 8003416:	212c      	movs	r1, #44	; 0x2c
 8003418:	fb01 f303 	mul.w	r3, r1, r3
 800341c:	4413      	add	r3, r2
 800341e:	3344      	adds	r3, #68	; 0x44
 8003420:	697a      	ldr	r2, [r7, #20]
 8003422:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8003424:	78fb      	ldrb	r3, [r7, #3]
 8003426:	8b3a      	ldrh	r2, [r7, #24]
 8003428:	6879      	ldr	r1, [r7, #4]
 800342a:	202c      	movs	r0, #44	; 0x2c
 800342c:	fb00 f303 	mul.w	r3, r0, r3
 8003430:	440b      	add	r3, r1
 8003432:	334c      	adds	r3, #76	; 0x4c
 8003434:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8003436:	78fb      	ldrb	r3, [r7, #3]
 8003438:	687a      	ldr	r2, [r7, #4]
 800343a:	212c      	movs	r1, #44	; 0x2c
 800343c:	fb01 f303 	mul.w	r3, r1, r3
 8003440:	4413      	add	r3, r2
 8003442:	3360      	adds	r3, #96	; 0x60
 8003444:	2200      	movs	r2, #0
 8003446:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8003448:	78fb      	ldrb	r3, [r7, #3]
 800344a:	687a      	ldr	r2, [r7, #4]
 800344c:	212c      	movs	r1, #44	; 0x2c
 800344e:	fb01 f303 	mul.w	r3, r1, r3
 8003452:	4413      	add	r3, r2
 8003454:	3350      	adds	r3, #80	; 0x50
 8003456:	2200      	movs	r2, #0
 8003458:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800345a:	78fb      	ldrb	r3, [r7, #3]
 800345c:	687a      	ldr	r2, [r7, #4]
 800345e:	212c      	movs	r1, #44	; 0x2c
 8003460:	fb01 f303 	mul.w	r3, r1, r3
 8003464:	4413      	add	r3, r2
 8003466:	3339      	adds	r3, #57	; 0x39
 8003468:	78fa      	ldrb	r2, [r7, #3]
 800346a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 800346c:	78fb      	ldrb	r3, [r7, #3]
 800346e:	687a      	ldr	r2, [r7, #4]
 8003470:	212c      	movs	r1, #44	; 0x2c
 8003472:	fb01 f303 	mul.w	r3, r1, r3
 8003476:	4413      	add	r3, r2
 8003478:	3361      	adds	r3, #97	; 0x61
 800347a:	2200      	movs	r2, #0
 800347c:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6818      	ldr	r0, [r3, #0]
 8003482:	78fb      	ldrb	r3, [r7, #3]
 8003484:	222c      	movs	r2, #44	; 0x2c
 8003486:	fb02 f303 	mul.w	r3, r2, r3
 800348a:	3338      	adds	r3, #56	; 0x38
 800348c:	687a      	ldr	r2, [r7, #4]
 800348e:	18d1      	adds	r1, r2, r3
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	691b      	ldr	r3, [r3, #16]
 8003494:	b2db      	uxtb	r3, r3
 8003496:	461a      	mov	r2, r3
 8003498:	f004 f882 	bl	80075a0 <USB_HC_StartXfer>
 800349c:	4603      	mov	r3, r0
}
 800349e:	4618      	mov	r0, r3
 80034a0:	3708      	adds	r7, #8
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bd80      	pop	{r7, pc}
 80034a6:	bf00      	nop

080034a8 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b086      	sub	sp, #24
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80034b6:	693b      	ldr	r3, [r7, #16]
 80034b8:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	4618      	mov	r0, r3
 80034c0:	f003 fd83 	bl	8006fca <USB_GetMode>
 80034c4:	4603      	mov	r3, r0
 80034c6:	2b01      	cmp	r3, #1
 80034c8:	f040 80f6 	bne.w	80036b8 <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4618      	mov	r0, r3
 80034d2:	f003 fd67 	bl	8006fa4 <USB_ReadInterrupts>
 80034d6:	4603      	mov	r3, r0
 80034d8:	2b00      	cmp	r3, #0
 80034da:	f000 80ec 	beq.w	80036b6 <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4618      	mov	r0, r3
 80034e4:	f003 fd5e 	bl	8006fa4 <USB_ReadInterrupts>
 80034e8:	4603      	mov	r3, r0
 80034ea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80034ee:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80034f2:	d104      	bne.n	80034fe <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80034fc:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	4618      	mov	r0, r3
 8003504:	f003 fd4e 	bl	8006fa4 <USB_ReadInterrupts>
 8003508:	4603      	mov	r3, r0
 800350a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800350e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003512:	d104      	bne.n	800351e <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800351c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	4618      	mov	r0, r3
 8003524:	f003 fd3e 	bl	8006fa4 <USB_ReadInterrupts>
 8003528:	4603      	mov	r3, r0
 800352a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800352e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003532:	d104      	bne.n	800353e <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800353c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4618      	mov	r0, r3
 8003544:	f003 fd2e 	bl	8006fa4 <USB_ReadInterrupts>
 8003548:	4603      	mov	r3, r0
 800354a:	f003 0302 	and.w	r3, r3, #2
 800354e:	2b02      	cmp	r3, #2
 8003550:	d103      	bne.n	800355a <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	2202      	movs	r2, #2
 8003558:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	4618      	mov	r0, r3
 8003560:	f003 fd20 	bl	8006fa4 <USB_ReadInterrupts>
 8003564:	4603      	mov	r3, r0
 8003566:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800356a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800356e:	d11c      	bne.n	80035aa <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8003578:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f003 0301 	and.w	r3, r3, #1
 8003586:	2b00      	cmp	r3, #0
 8003588:	d10f      	bne.n	80035aa <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 800358a:	2110      	movs	r1, #16
 800358c:	6938      	ldr	r0, [r7, #16]
 800358e:	f003 fc0f 	bl	8006db0 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8003592:	6938      	ldr	r0, [r7, #16]
 8003594:	f003 fc40 	bl	8006e18 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	2101      	movs	r1, #1
 800359e:	4618      	mov	r0, r3
 80035a0:	f003 fe16 	bl	80071d0 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80035a4:	6878      	ldr	r0, [r7, #4]
 80035a6:	f006 fbe3 	bl	8009d70 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	4618      	mov	r0, r3
 80035b0:	f003 fcf8 	bl	8006fa4 <USB_ReadInterrupts>
 80035b4:	4603      	mov	r3, r0
 80035b6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80035ba:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80035be:	d102      	bne.n	80035c6 <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 80035c0:	6878      	ldr	r0, [r7, #4]
 80035c2:	f001 f89e 	bl	8004702 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4618      	mov	r0, r3
 80035cc:	f003 fcea 	bl	8006fa4 <USB_ReadInterrupts>
 80035d0:	4603      	mov	r3, r0
 80035d2:	f003 0308 	and.w	r3, r3, #8
 80035d6:	2b08      	cmp	r3, #8
 80035d8:	d106      	bne.n	80035e8 <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80035da:	6878      	ldr	r0, [r7, #4]
 80035dc:	f006 fbac 	bl	8009d38 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	2208      	movs	r2, #8
 80035e6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4618      	mov	r0, r3
 80035ee:	f003 fcd9 	bl	8006fa4 <USB_ReadInterrupts>
 80035f2:	4603      	mov	r3, r0
 80035f4:	f003 0310 	and.w	r3, r3, #16
 80035f8:	2b10      	cmp	r3, #16
 80035fa:	d101      	bne.n	8003600 <HAL_HCD_IRQHandler+0x158>
 80035fc:	2301      	movs	r3, #1
 80035fe:	e000      	b.n	8003602 <HAL_HCD_IRQHandler+0x15a>
 8003600:	2300      	movs	r3, #0
 8003602:	2b00      	cmp	r3, #0
 8003604:	d012      	beq.n	800362c <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	699a      	ldr	r2, [r3, #24]
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f022 0210 	bic.w	r2, r2, #16
 8003614:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8003616:	6878      	ldr	r0, [r7, #4]
 8003618:	f000 ffa1 	bl	800455e <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	699a      	ldr	r2, [r3, #24]
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f042 0210 	orr.w	r2, r2, #16
 800362a:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4618      	mov	r0, r3
 8003632:	f003 fcb7 	bl	8006fa4 <USB_ReadInterrupts>
 8003636:	4603      	mov	r3, r0
 8003638:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800363c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003640:	d13a      	bne.n	80036b8 <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	4618      	mov	r0, r3
 8003648:	f004 f8ec 	bl	8007824 <USB_HC_ReadInterrupt>
 800364c:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800364e:	2300      	movs	r3, #0
 8003650:	617b      	str	r3, [r7, #20]
 8003652:	e025      	b.n	80036a0 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8003654:	697b      	ldr	r3, [r7, #20]
 8003656:	f003 030f 	and.w	r3, r3, #15
 800365a:	68ba      	ldr	r2, [r7, #8]
 800365c:	fa22 f303 	lsr.w	r3, r2, r3
 8003660:	f003 0301 	and.w	r3, r3, #1
 8003664:	2b00      	cmp	r3, #0
 8003666:	d018      	beq.n	800369a <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8003668:	697b      	ldr	r3, [r7, #20]
 800366a:	015a      	lsls	r2, r3, #5
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	4413      	add	r3, r2
 8003670:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800367a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800367e:	d106      	bne.n	800368e <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8003680:	697b      	ldr	r3, [r7, #20]
 8003682:	b2db      	uxtb	r3, r3
 8003684:	4619      	mov	r1, r3
 8003686:	6878      	ldr	r0, [r7, #4]
 8003688:	f000 f8ab 	bl	80037e2 <HCD_HC_IN_IRQHandler>
 800368c:	e005      	b.n	800369a <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 800368e:	697b      	ldr	r3, [r7, #20]
 8003690:	b2db      	uxtb	r3, r3
 8003692:	4619      	mov	r1, r3
 8003694:	6878      	ldr	r0, [r7, #4]
 8003696:	f000 fbf9 	bl	8003e8c <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800369a:	697b      	ldr	r3, [r7, #20]
 800369c:	3301      	adds	r3, #1
 800369e:	617b      	str	r3, [r7, #20]
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	689b      	ldr	r3, [r3, #8]
 80036a4:	697a      	ldr	r2, [r7, #20]
 80036a6:	429a      	cmp	r2, r3
 80036a8:	d3d4      	bcc.n	8003654 <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80036b2:	615a      	str	r2, [r3, #20]
 80036b4:	e000      	b.n	80036b8 <HAL_HCD_IRQHandler+0x210>
      return;
 80036b6:	bf00      	nop
    }
  }
}
 80036b8:	3718      	adds	r7, #24
 80036ba:	46bd      	mov	sp, r7
 80036bc:	bd80      	pop	{r7, pc}

080036be <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80036be:	b580      	push	{r7, lr}
 80036c0:	b082      	sub	sp, #8
 80036c2:	af00      	add	r7, sp, #0
 80036c4:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80036cc:	2b01      	cmp	r3, #1
 80036ce:	d101      	bne.n	80036d4 <HAL_HCD_Start+0x16>
 80036d0:	2302      	movs	r3, #2
 80036d2:	e013      	b.n	80036fc <HAL_HCD_Start+0x3e>
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2201      	movs	r2, #1
 80036d8:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	2101      	movs	r1, #1
 80036e2:	4618      	mov	r0, r3
 80036e4:	f003 fdd8 	bl	8007298 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4618      	mov	r0, r3
 80036ee:	f003 faf0 	bl	8006cd2 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2200      	movs	r2, #0
 80036f6:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 80036fa:	2300      	movs	r3, #0
}
 80036fc:	4618      	mov	r0, r3
 80036fe:	3708      	adds	r7, #8
 8003700:	46bd      	mov	sp, r7
 8003702:	bd80      	pop	{r7, pc}

08003704 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b082      	sub	sp, #8
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8003712:	2b01      	cmp	r3, #1
 8003714:	d101      	bne.n	800371a <HAL_HCD_Stop+0x16>
 8003716:	2302      	movs	r3, #2
 8003718:	e00d      	b.n	8003736 <HAL_HCD_Stop+0x32>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2201      	movs	r2, #1
 800371e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	4618      	mov	r0, r3
 8003728:	f004 f9c6 	bl	8007ab8 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2200      	movs	r2, #0
 8003730:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8003734:	2300      	movs	r3, #0
}
 8003736:	4618      	mov	r0, r3
 8003738:	3708      	adds	r7, #8
 800373a:	46bd      	mov	sp, r7
 800373c:	bd80      	pop	{r7, pc}

0800373e <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 800373e:	b580      	push	{r7, lr}
 8003740:	b082      	sub	sp, #8
 8003742:	af00      	add	r7, sp, #0
 8003744:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	4618      	mov	r0, r3
 800374c:	f003 fd7a 	bl	8007244 <USB_ResetPort>
 8003750:	4603      	mov	r3, r0
}
 8003752:	4618      	mov	r0, r3
 8003754:	3708      	adds	r7, #8
 8003756:	46bd      	mov	sp, r7
 8003758:	bd80      	pop	{r7, pc}

0800375a <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800375a:	b480      	push	{r7}
 800375c:	b083      	sub	sp, #12
 800375e:	af00      	add	r7, sp, #0
 8003760:	6078      	str	r0, [r7, #4]
 8003762:	460b      	mov	r3, r1
 8003764:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8003766:	78fb      	ldrb	r3, [r7, #3]
 8003768:	687a      	ldr	r2, [r7, #4]
 800376a:	212c      	movs	r1, #44	; 0x2c
 800376c:	fb01 f303 	mul.w	r3, r1, r3
 8003770:	4413      	add	r3, r2
 8003772:	3360      	adds	r3, #96	; 0x60
 8003774:	781b      	ldrb	r3, [r3, #0]
}
 8003776:	4618      	mov	r0, r3
 8003778:	370c      	adds	r7, #12
 800377a:	46bd      	mov	sp, r7
 800377c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003780:	4770      	bx	lr

08003782 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003782:	b480      	push	{r7}
 8003784:	b083      	sub	sp, #12
 8003786:	af00      	add	r7, sp, #0
 8003788:	6078      	str	r0, [r7, #4]
 800378a:	460b      	mov	r3, r1
 800378c:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 800378e:	78fb      	ldrb	r3, [r7, #3]
 8003790:	687a      	ldr	r2, [r7, #4]
 8003792:	212c      	movs	r1, #44	; 0x2c
 8003794:	fb01 f303 	mul.w	r3, r1, r3
 8003798:	4413      	add	r3, r2
 800379a:	3350      	adds	r3, #80	; 0x50
 800379c:	681b      	ldr	r3, [r3, #0]
}
 800379e:	4618      	mov	r0, r3
 80037a0:	370c      	adds	r7, #12
 80037a2:	46bd      	mov	sp, r7
 80037a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a8:	4770      	bx	lr

080037aa <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80037aa:	b580      	push	{r7, lr}
 80037ac:	b082      	sub	sp, #8
 80037ae:	af00      	add	r7, sp, #0
 80037b0:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	4618      	mov	r0, r3
 80037b8:	f003 fdbe 	bl	8007338 <USB_GetCurrentFrame>
 80037bc:	4603      	mov	r3, r0
}
 80037be:	4618      	mov	r0, r3
 80037c0:	3708      	adds	r7, #8
 80037c2:	46bd      	mov	sp, r7
 80037c4:	bd80      	pop	{r7, pc}

080037c6 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 80037c6:	b580      	push	{r7, lr}
 80037c8:	b082      	sub	sp, #8
 80037ca:	af00      	add	r7, sp, #0
 80037cc:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	4618      	mov	r0, r3
 80037d4:	f003 fd99 	bl	800730a <USB_GetHostSpeed>
 80037d8:	4603      	mov	r3, r0
}
 80037da:	4618      	mov	r0, r3
 80037dc:	3708      	adds	r7, #8
 80037de:	46bd      	mov	sp, r7
 80037e0:	bd80      	pop	{r7, pc}

080037e2 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80037e2:	b580      	push	{r7, lr}
 80037e4:	b086      	sub	sp, #24
 80037e6:	af00      	add	r7, sp, #0
 80037e8:	6078      	str	r0, [r7, #4]
 80037ea:	460b      	mov	r3, r1
 80037ec:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80037f4:	697b      	ldr	r3, [r7, #20]
 80037f6:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 80037f8:	78fb      	ldrb	r3, [r7, #3]
 80037fa:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	015a      	lsls	r2, r3, #5
 8003800:	693b      	ldr	r3, [r7, #16]
 8003802:	4413      	add	r3, r2
 8003804:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003808:	689b      	ldr	r3, [r3, #8]
 800380a:	f003 0304 	and.w	r3, r3, #4
 800380e:	2b04      	cmp	r3, #4
 8003810:	d11a      	bne.n	8003848 <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	015a      	lsls	r2, r3, #5
 8003816:	693b      	ldr	r3, [r7, #16]
 8003818:	4413      	add	r3, r2
 800381a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800381e:	461a      	mov	r2, r3
 8003820:	2304      	movs	r3, #4
 8003822:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8003824:	687a      	ldr	r2, [r7, #4]
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	212c      	movs	r1, #44	; 0x2c
 800382a:	fb01 f303 	mul.w	r3, r1, r3
 800382e:	4413      	add	r3, r2
 8003830:	3361      	adds	r3, #97	; 0x61
 8003832:	2206      	movs	r2, #6
 8003834:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	68fa      	ldr	r2, [r7, #12]
 800383c:	b2d2      	uxtb	r2, r2
 800383e:	4611      	mov	r1, r2
 8003840:	4618      	mov	r0, r3
 8003842:	f004 f800 	bl	8007846 <USB_HC_Halt>
 8003846:	e0af      	b.n	80039a8 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	015a      	lsls	r2, r3, #5
 800384c:	693b      	ldr	r3, [r7, #16]
 800384e:	4413      	add	r3, r2
 8003850:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003854:	689b      	ldr	r3, [r3, #8]
 8003856:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800385a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800385e:	d11b      	bne.n	8003898 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	015a      	lsls	r2, r3, #5
 8003864:	693b      	ldr	r3, [r7, #16]
 8003866:	4413      	add	r3, r2
 8003868:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800386c:	461a      	mov	r2, r3
 800386e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003872:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8003874:	687a      	ldr	r2, [r7, #4]
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	212c      	movs	r1, #44	; 0x2c
 800387a:	fb01 f303 	mul.w	r3, r1, r3
 800387e:	4413      	add	r3, r2
 8003880:	3361      	adds	r3, #97	; 0x61
 8003882:	2207      	movs	r2, #7
 8003884:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	68fa      	ldr	r2, [r7, #12]
 800388c:	b2d2      	uxtb	r2, r2
 800388e:	4611      	mov	r1, r2
 8003890:	4618      	mov	r0, r3
 8003892:	f003 ffd8 	bl	8007846 <USB_HC_Halt>
 8003896:	e087      	b.n	80039a8 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	015a      	lsls	r2, r3, #5
 800389c:	693b      	ldr	r3, [r7, #16]
 800389e:	4413      	add	r3, r2
 80038a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80038a4:	689b      	ldr	r3, [r3, #8]
 80038a6:	f003 0320 	and.w	r3, r3, #32
 80038aa:	2b20      	cmp	r3, #32
 80038ac:	d109      	bne.n	80038c2 <HCD_HC_IN_IRQHandler+0xe0>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	015a      	lsls	r2, r3, #5
 80038b2:	693b      	ldr	r3, [r7, #16]
 80038b4:	4413      	add	r3, r2
 80038b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80038ba:	461a      	mov	r2, r3
 80038bc:	2320      	movs	r3, #32
 80038be:	6093      	str	r3, [r2, #8]
 80038c0:	e072      	b.n	80039a8 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	015a      	lsls	r2, r3, #5
 80038c6:	693b      	ldr	r3, [r7, #16]
 80038c8:	4413      	add	r3, r2
 80038ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80038ce:	689b      	ldr	r3, [r3, #8]
 80038d0:	f003 0308 	and.w	r3, r3, #8
 80038d4:	2b08      	cmp	r3, #8
 80038d6:	d11a      	bne.n	800390e <HCD_HC_IN_IRQHandler+0x12c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	015a      	lsls	r2, r3, #5
 80038dc:	693b      	ldr	r3, [r7, #16]
 80038de:	4413      	add	r3, r2
 80038e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80038e4:	461a      	mov	r2, r3
 80038e6:	2308      	movs	r3, #8
 80038e8:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 80038ea:	687a      	ldr	r2, [r7, #4]
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	212c      	movs	r1, #44	; 0x2c
 80038f0:	fb01 f303 	mul.w	r3, r1, r3
 80038f4:	4413      	add	r3, r2
 80038f6:	3361      	adds	r3, #97	; 0x61
 80038f8:	2205      	movs	r2, #5
 80038fa:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	68fa      	ldr	r2, [r7, #12]
 8003902:	b2d2      	uxtb	r2, r2
 8003904:	4611      	mov	r1, r2
 8003906:	4618      	mov	r0, r3
 8003908:	f003 ff9d 	bl	8007846 <USB_HC_Halt>
 800390c:	e04c      	b.n	80039a8 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	015a      	lsls	r2, r3, #5
 8003912:	693b      	ldr	r3, [r7, #16]
 8003914:	4413      	add	r3, r2
 8003916:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800391a:	689b      	ldr	r3, [r3, #8]
 800391c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003920:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003924:	d11b      	bne.n	800395e <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	015a      	lsls	r2, r3, #5
 800392a:	693b      	ldr	r3, [r7, #16]
 800392c:	4413      	add	r3, r2
 800392e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003932:	461a      	mov	r2, r3
 8003934:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003938:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 800393a:	687a      	ldr	r2, [r7, #4]
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	212c      	movs	r1, #44	; 0x2c
 8003940:	fb01 f303 	mul.w	r3, r1, r3
 8003944:	4413      	add	r3, r2
 8003946:	3361      	adds	r3, #97	; 0x61
 8003948:	2208      	movs	r2, #8
 800394a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	68fa      	ldr	r2, [r7, #12]
 8003952:	b2d2      	uxtb	r2, r2
 8003954:	4611      	mov	r1, r2
 8003956:	4618      	mov	r0, r3
 8003958:	f003 ff75 	bl	8007846 <USB_HC_Halt>
 800395c:	e024      	b.n	80039a8 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	015a      	lsls	r2, r3, #5
 8003962:	693b      	ldr	r3, [r7, #16]
 8003964:	4413      	add	r3, r2
 8003966:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800396a:	689b      	ldr	r3, [r3, #8]
 800396c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003970:	2b80      	cmp	r3, #128	; 0x80
 8003972:	d119      	bne.n	80039a8 <HCD_HC_IN_IRQHandler+0x1c6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	015a      	lsls	r2, r3, #5
 8003978:	693b      	ldr	r3, [r7, #16]
 800397a:	4413      	add	r3, r2
 800397c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003980:	461a      	mov	r2, r3
 8003982:	2380      	movs	r3, #128	; 0x80
 8003984:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8003986:	687a      	ldr	r2, [r7, #4]
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	212c      	movs	r1, #44	; 0x2c
 800398c:	fb01 f303 	mul.w	r3, r1, r3
 8003990:	4413      	add	r3, r2
 8003992:	3361      	adds	r3, #97	; 0x61
 8003994:	2206      	movs	r2, #6
 8003996:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	68fa      	ldr	r2, [r7, #12]
 800399e:	b2d2      	uxtb	r2, r2
 80039a0:	4611      	mov	r1, r2
 80039a2:	4618      	mov	r0, r3
 80039a4:	f003 ff4f 	bl	8007846 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	015a      	lsls	r2, r3, #5
 80039ac:	693b      	ldr	r3, [r7, #16]
 80039ae:	4413      	add	r3, r2
 80039b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80039b4:	689b      	ldr	r3, [r3, #8]
 80039b6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80039ba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80039be:	d112      	bne.n	80039e6 <HCD_HC_IN_IRQHandler+0x204>
  {
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	68fa      	ldr	r2, [r7, #12]
 80039c6:	b2d2      	uxtb	r2, r2
 80039c8:	4611      	mov	r1, r2
 80039ca:	4618      	mov	r0, r3
 80039cc:	f003 ff3b 	bl	8007846 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	015a      	lsls	r2, r3, #5
 80039d4:	693b      	ldr	r3, [r7, #16]
 80039d6:	4413      	add	r3, r2
 80039d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80039dc:	461a      	mov	r2, r3
 80039de:	f44f 7300 	mov.w	r3, #512	; 0x200
 80039e2:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 80039e4:	e24e      	b.n	8003e84 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	015a      	lsls	r2, r3, #5
 80039ea:	693b      	ldr	r3, [r7, #16]
 80039ec:	4413      	add	r3, r2
 80039ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80039f2:	689b      	ldr	r3, [r3, #8]
 80039f4:	f003 0301 	and.w	r3, r3, #1
 80039f8:	2b01      	cmp	r3, #1
 80039fa:	f040 80df 	bne.w	8003bbc <HCD_HC_IN_IRQHandler+0x3da>
    if (hhcd->Init.dma_enable != 0U)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	691b      	ldr	r3, [r3, #16]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d019      	beq.n	8003a3a <HCD_HC_IN_IRQHandler+0x258>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8003a06:	687a      	ldr	r2, [r7, #4]
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	212c      	movs	r1, #44	; 0x2c
 8003a0c:	fb01 f303 	mul.w	r3, r1, r3
 8003a10:	4413      	add	r3, r2
 8003a12:	3348      	adds	r3, #72	; 0x48
 8003a14:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	0159      	lsls	r1, r3, #5
 8003a1a:	693b      	ldr	r3, [r7, #16]
 8003a1c:	440b      	add	r3, r1
 8003a1e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a22:	691b      	ldr	r3, [r3, #16]
 8003a24:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8003a28:	1ad2      	subs	r2, r2, r3
 8003a2a:	6879      	ldr	r1, [r7, #4]
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	202c      	movs	r0, #44	; 0x2c
 8003a30:	fb00 f303 	mul.w	r3, r0, r3
 8003a34:	440b      	add	r3, r1
 8003a36:	3350      	adds	r3, #80	; 0x50
 8003a38:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8003a3a:	687a      	ldr	r2, [r7, #4]
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	212c      	movs	r1, #44	; 0x2c
 8003a40:	fb01 f303 	mul.w	r3, r1, r3
 8003a44:	4413      	add	r3, r2
 8003a46:	3361      	adds	r3, #97	; 0x61
 8003a48:	2201      	movs	r2, #1
 8003a4a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003a4c:	687a      	ldr	r2, [r7, #4]
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	212c      	movs	r1, #44	; 0x2c
 8003a52:	fb01 f303 	mul.w	r3, r1, r3
 8003a56:	4413      	add	r3, r2
 8003a58:	335c      	adds	r3, #92	; 0x5c
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	015a      	lsls	r2, r3, #5
 8003a62:	693b      	ldr	r3, [r7, #16]
 8003a64:	4413      	add	r3, r2
 8003a66:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a6a:	461a      	mov	r2, r3
 8003a6c:	2301      	movs	r3, #1
 8003a6e:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003a70:	687a      	ldr	r2, [r7, #4]
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	212c      	movs	r1, #44	; 0x2c
 8003a76:	fb01 f303 	mul.w	r3, r1, r3
 8003a7a:	4413      	add	r3, r2
 8003a7c:	333f      	adds	r3, #63	; 0x3f
 8003a7e:	781b      	ldrb	r3, [r3, #0]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d009      	beq.n	8003a98 <HCD_HC_IN_IRQHandler+0x2b6>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8003a84:	687a      	ldr	r2, [r7, #4]
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	212c      	movs	r1, #44	; 0x2c
 8003a8a:	fb01 f303 	mul.w	r3, r1, r3
 8003a8e:	4413      	add	r3, r2
 8003a90:	333f      	adds	r3, #63	; 0x3f
 8003a92:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003a94:	2b02      	cmp	r3, #2
 8003a96:	d111      	bne.n	8003abc <HCD_HC_IN_IRQHandler+0x2da>
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	68fa      	ldr	r2, [r7, #12]
 8003a9e:	b2d2      	uxtb	r2, r2
 8003aa0:	4611      	mov	r1, r2
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	f003 fecf 	bl	8007846 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	015a      	lsls	r2, r3, #5
 8003aac:	693b      	ldr	r3, [r7, #16]
 8003aae:	4413      	add	r3, r2
 8003ab0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ab4:	461a      	mov	r2, r3
 8003ab6:	2310      	movs	r3, #16
 8003ab8:	6093      	str	r3, [r2, #8]
 8003aba:	e03a      	b.n	8003b32 <HCD_HC_IN_IRQHandler+0x350>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8003abc:	687a      	ldr	r2, [r7, #4]
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	212c      	movs	r1, #44	; 0x2c
 8003ac2:	fb01 f303 	mul.w	r3, r1, r3
 8003ac6:	4413      	add	r3, r2
 8003ac8:	333f      	adds	r3, #63	; 0x3f
 8003aca:	781b      	ldrb	r3, [r3, #0]
 8003acc:	2b03      	cmp	r3, #3
 8003ace:	d009      	beq.n	8003ae4 <HCD_HC_IN_IRQHandler+0x302>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC))
 8003ad0:	687a      	ldr	r2, [r7, #4]
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	212c      	movs	r1, #44	; 0x2c
 8003ad6:	fb01 f303 	mul.w	r3, r1, r3
 8003ada:	4413      	add	r3, r2
 8003adc:	333f      	adds	r3, #63	; 0x3f
 8003ade:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8003ae0:	2b01      	cmp	r3, #1
 8003ae2:	d126      	bne.n	8003b32 <HCD_HC_IN_IRQHandler+0x350>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	015a      	lsls	r2, r3, #5
 8003ae8:	693b      	ldr	r3, [r7, #16]
 8003aea:	4413      	add	r3, r2
 8003aec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	68fa      	ldr	r2, [r7, #12]
 8003af4:	0151      	lsls	r1, r2, #5
 8003af6:	693a      	ldr	r2, [r7, #16]
 8003af8:	440a      	add	r2, r1
 8003afa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003afe:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003b02:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8003b04:	687a      	ldr	r2, [r7, #4]
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	212c      	movs	r1, #44	; 0x2c
 8003b0a:	fb01 f303 	mul.w	r3, r1, r3
 8003b0e:	4413      	add	r3, r2
 8003b10:	3360      	adds	r3, #96	; 0x60
 8003b12:	2201      	movs	r2, #1
 8003b14:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	b2d9      	uxtb	r1, r3
 8003b1a:	687a      	ldr	r2, [r7, #4]
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	202c      	movs	r0, #44	; 0x2c
 8003b20:	fb00 f303 	mul.w	r3, r0, r3
 8003b24:	4413      	add	r3, r2
 8003b26:	3360      	adds	r3, #96	; 0x60
 8003b28:	781b      	ldrb	r3, [r3, #0]
 8003b2a:	461a      	mov	r2, r3
 8003b2c:	6878      	ldr	r0, [r7, #4]
 8003b2e:	f006 f92d 	bl	8009d8c <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	691b      	ldr	r3, [r3, #16]
 8003b36:	2b01      	cmp	r3, #1
 8003b38:	d12b      	bne.n	8003b92 <HCD_HC_IN_IRQHandler+0x3b0>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 8003b3a:	687a      	ldr	r2, [r7, #4]
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	212c      	movs	r1, #44	; 0x2c
 8003b40:	fb01 f303 	mul.w	r3, r1, r3
 8003b44:	4413      	add	r3, r2
 8003b46:	3348      	adds	r3, #72	; 0x48
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	6879      	ldr	r1, [r7, #4]
 8003b4c:	68fa      	ldr	r2, [r7, #12]
 8003b4e:	202c      	movs	r0, #44	; 0x2c
 8003b50:	fb00 f202 	mul.w	r2, r0, r2
 8003b54:	440a      	add	r2, r1
 8003b56:	3240      	adds	r2, #64	; 0x40
 8003b58:	8812      	ldrh	r2, [r2, #0]
 8003b5a:	fbb3 f3f2 	udiv	r3, r3, r2
 8003b5e:	f003 0301 	and.w	r3, r3, #1
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	f000 818e 	beq.w	8003e84 <HCD_HC_IN_IRQHandler+0x6a2>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8003b68:	687a      	ldr	r2, [r7, #4]
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	212c      	movs	r1, #44	; 0x2c
 8003b6e:	fb01 f303 	mul.w	r3, r1, r3
 8003b72:	4413      	add	r3, r2
 8003b74:	3354      	adds	r3, #84	; 0x54
 8003b76:	781b      	ldrb	r3, [r3, #0]
 8003b78:	f083 0301 	eor.w	r3, r3, #1
 8003b7c:	b2d8      	uxtb	r0, r3
 8003b7e:	687a      	ldr	r2, [r7, #4]
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	212c      	movs	r1, #44	; 0x2c
 8003b84:	fb01 f303 	mul.w	r3, r1, r3
 8003b88:	4413      	add	r3, r2
 8003b8a:	3354      	adds	r3, #84	; 0x54
 8003b8c:	4602      	mov	r2, r0
 8003b8e:	701a      	strb	r2, [r3, #0]
}
 8003b90:	e178      	b.n	8003e84 <HCD_HC_IN_IRQHandler+0x6a2>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8003b92:	687a      	ldr	r2, [r7, #4]
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	212c      	movs	r1, #44	; 0x2c
 8003b98:	fb01 f303 	mul.w	r3, r1, r3
 8003b9c:	4413      	add	r3, r2
 8003b9e:	3354      	adds	r3, #84	; 0x54
 8003ba0:	781b      	ldrb	r3, [r3, #0]
 8003ba2:	f083 0301 	eor.w	r3, r3, #1
 8003ba6:	b2d8      	uxtb	r0, r3
 8003ba8:	687a      	ldr	r2, [r7, #4]
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	212c      	movs	r1, #44	; 0x2c
 8003bae:	fb01 f303 	mul.w	r3, r1, r3
 8003bb2:	4413      	add	r3, r2
 8003bb4:	3354      	adds	r3, #84	; 0x54
 8003bb6:	4602      	mov	r2, r0
 8003bb8:	701a      	strb	r2, [r3, #0]
}
 8003bba:	e163      	b.n	8003e84 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	015a      	lsls	r2, r3, #5
 8003bc0:	693b      	ldr	r3, [r7, #16]
 8003bc2:	4413      	add	r3, r2
 8003bc4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003bc8:	689b      	ldr	r3, [r3, #8]
 8003bca:	f003 0302 	and.w	r3, r3, #2
 8003bce:	2b02      	cmp	r3, #2
 8003bd0:	f040 80f6 	bne.w	8003dc0 <HCD_HC_IN_IRQHandler+0x5de>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8003bd4:	687a      	ldr	r2, [r7, #4]
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	212c      	movs	r1, #44	; 0x2c
 8003bda:	fb01 f303 	mul.w	r3, r1, r3
 8003bde:	4413      	add	r3, r2
 8003be0:	3361      	adds	r3, #97	; 0x61
 8003be2:	781b      	ldrb	r3, [r3, #0]
 8003be4:	2b01      	cmp	r3, #1
 8003be6:	d109      	bne.n	8003bfc <HCD_HC_IN_IRQHandler+0x41a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8003be8:	687a      	ldr	r2, [r7, #4]
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	212c      	movs	r1, #44	; 0x2c
 8003bee:	fb01 f303 	mul.w	r3, r1, r3
 8003bf2:	4413      	add	r3, r2
 8003bf4:	3360      	adds	r3, #96	; 0x60
 8003bf6:	2201      	movs	r2, #1
 8003bf8:	701a      	strb	r2, [r3, #0]
 8003bfa:	e0c9      	b.n	8003d90 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8003bfc:	687a      	ldr	r2, [r7, #4]
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	212c      	movs	r1, #44	; 0x2c
 8003c02:	fb01 f303 	mul.w	r3, r1, r3
 8003c06:	4413      	add	r3, r2
 8003c08:	3361      	adds	r3, #97	; 0x61
 8003c0a:	781b      	ldrb	r3, [r3, #0]
 8003c0c:	2b05      	cmp	r3, #5
 8003c0e:	d109      	bne.n	8003c24 <HCD_HC_IN_IRQHandler+0x442>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 8003c10:	687a      	ldr	r2, [r7, #4]
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	212c      	movs	r1, #44	; 0x2c
 8003c16:	fb01 f303 	mul.w	r3, r1, r3
 8003c1a:	4413      	add	r3, r2
 8003c1c:	3360      	adds	r3, #96	; 0x60
 8003c1e:	2205      	movs	r2, #5
 8003c20:	701a      	strb	r2, [r3, #0]
 8003c22:	e0b5      	b.n	8003d90 <HCD_HC_IN_IRQHandler+0x5ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003c24:	687a      	ldr	r2, [r7, #4]
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	212c      	movs	r1, #44	; 0x2c
 8003c2a:	fb01 f303 	mul.w	r3, r1, r3
 8003c2e:	4413      	add	r3, r2
 8003c30:	3361      	adds	r3, #97	; 0x61
 8003c32:	781b      	ldrb	r3, [r3, #0]
 8003c34:	2b06      	cmp	r3, #6
 8003c36:	d009      	beq.n	8003c4c <HCD_HC_IN_IRQHandler+0x46a>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8003c38:	687a      	ldr	r2, [r7, #4]
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	212c      	movs	r1, #44	; 0x2c
 8003c3e:	fb01 f303 	mul.w	r3, r1, r3
 8003c42:	4413      	add	r3, r2
 8003c44:	3361      	adds	r3, #97	; 0x61
 8003c46:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003c48:	2b08      	cmp	r3, #8
 8003c4a:	d150      	bne.n	8003cee <HCD_HC_IN_IRQHandler+0x50c>
      hhcd->hc[ch_num].ErrCnt++;
 8003c4c:	687a      	ldr	r2, [r7, #4]
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	212c      	movs	r1, #44	; 0x2c
 8003c52:	fb01 f303 	mul.w	r3, r1, r3
 8003c56:	4413      	add	r3, r2
 8003c58:	335c      	adds	r3, #92	; 0x5c
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	1c5a      	adds	r2, r3, #1
 8003c5e:	6879      	ldr	r1, [r7, #4]
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	202c      	movs	r0, #44	; 0x2c
 8003c64:	fb00 f303 	mul.w	r3, r0, r3
 8003c68:	440b      	add	r3, r1
 8003c6a:	335c      	adds	r3, #92	; 0x5c
 8003c6c:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003c6e:	687a      	ldr	r2, [r7, #4]
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	212c      	movs	r1, #44	; 0x2c
 8003c74:	fb01 f303 	mul.w	r3, r1, r3
 8003c78:	4413      	add	r3, r2
 8003c7a:	335c      	adds	r3, #92	; 0x5c
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	2b02      	cmp	r3, #2
 8003c80:	d912      	bls.n	8003ca8 <HCD_HC_IN_IRQHandler+0x4c6>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8003c82:	687a      	ldr	r2, [r7, #4]
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	212c      	movs	r1, #44	; 0x2c
 8003c88:	fb01 f303 	mul.w	r3, r1, r3
 8003c8c:	4413      	add	r3, r2
 8003c8e:	335c      	adds	r3, #92	; 0x5c
 8003c90:	2200      	movs	r2, #0
 8003c92:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003c94:	687a      	ldr	r2, [r7, #4]
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	212c      	movs	r1, #44	; 0x2c
 8003c9a:	fb01 f303 	mul.w	r3, r1, r3
 8003c9e:	4413      	add	r3, r2
 8003ca0:	3360      	adds	r3, #96	; 0x60
 8003ca2:	2204      	movs	r2, #4
 8003ca4:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003ca6:	e073      	b.n	8003d90 <HCD_HC_IN_IRQHandler+0x5ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003ca8:	687a      	ldr	r2, [r7, #4]
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	212c      	movs	r1, #44	; 0x2c
 8003cae:	fb01 f303 	mul.w	r3, r1, r3
 8003cb2:	4413      	add	r3, r2
 8003cb4:	3360      	adds	r3, #96	; 0x60
 8003cb6:	2202      	movs	r2, #2
 8003cb8:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	015a      	lsls	r2, r3, #5
 8003cbe:	693b      	ldr	r3, [r7, #16]
 8003cc0:	4413      	add	r3, r2
 8003cc2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003cca:	68bb      	ldr	r3, [r7, #8]
 8003ccc:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003cd0:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003cd2:	68bb      	ldr	r3, [r7, #8]
 8003cd4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003cd8:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	015a      	lsls	r2, r3, #5
 8003cde:	693b      	ldr	r3, [r7, #16]
 8003ce0:	4413      	add	r3, r2
 8003ce2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ce6:	461a      	mov	r2, r3
 8003ce8:	68bb      	ldr	r3, [r7, #8]
 8003cea:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003cec:	e050      	b.n	8003d90 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8003cee:	687a      	ldr	r2, [r7, #4]
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	212c      	movs	r1, #44	; 0x2c
 8003cf4:	fb01 f303 	mul.w	r3, r1, r3
 8003cf8:	4413      	add	r3, r2
 8003cfa:	3361      	adds	r3, #97	; 0x61
 8003cfc:	781b      	ldrb	r3, [r3, #0]
 8003cfe:	2b03      	cmp	r3, #3
 8003d00:	d122      	bne.n	8003d48 <HCD_HC_IN_IRQHandler+0x566>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8003d02:	687a      	ldr	r2, [r7, #4]
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	212c      	movs	r1, #44	; 0x2c
 8003d08:	fb01 f303 	mul.w	r3, r1, r3
 8003d0c:	4413      	add	r3, r2
 8003d0e:	3360      	adds	r3, #96	; 0x60
 8003d10:	2202      	movs	r2, #2
 8003d12:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	015a      	lsls	r2, r3, #5
 8003d18:	693b      	ldr	r3, [r7, #16]
 8003d1a:	4413      	add	r3, r2
 8003d1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003d24:	68bb      	ldr	r3, [r7, #8]
 8003d26:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003d2a:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003d2c:	68bb      	ldr	r3, [r7, #8]
 8003d2e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003d32:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	015a      	lsls	r2, r3, #5
 8003d38:	693b      	ldr	r3, [r7, #16]
 8003d3a:	4413      	add	r3, r2
 8003d3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d40:	461a      	mov	r2, r3
 8003d42:	68bb      	ldr	r3, [r7, #8]
 8003d44:	6013      	str	r3, [r2, #0]
 8003d46:	e023      	b.n	8003d90 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8003d48:	687a      	ldr	r2, [r7, #4]
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	212c      	movs	r1, #44	; 0x2c
 8003d4e:	fb01 f303 	mul.w	r3, r1, r3
 8003d52:	4413      	add	r3, r2
 8003d54:	3361      	adds	r3, #97	; 0x61
 8003d56:	781b      	ldrb	r3, [r3, #0]
 8003d58:	2b07      	cmp	r3, #7
 8003d5a:	d119      	bne.n	8003d90 <HCD_HC_IN_IRQHandler+0x5ae>
      hhcd->hc[ch_num].ErrCnt++;
 8003d5c:	687a      	ldr	r2, [r7, #4]
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	212c      	movs	r1, #44	; 0x2c
 8003d62:	fb01 f303 	mul.w	r3, r1, r3
 8003d66:	4413      	add	r3, r2
 8003d68:	335c      	adds	r3, #92	; 0x5c
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	1c5a      	adds	r2, r3, #1
 8003d6e:	6879      	ldr	r1, [r7, #4]
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	202c      	movs	r0, #44	; 0x2c
 8003d74:	fb00 f303 	mul.w	r3, r0, r3
 8003d78:	440b      	add	r3, r1
 8003d7a:	335c      	adds	r3, #92	; 0x5c
 8003d7c:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003d7e:	687a      	ldr	r2, [r7, #4]
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	212c      	movs	r1, #44	; 0x2c
 8003d84:	fb01 f303 	mul.w	r3, r1, r3
 8003d88:	4413      	add	r3, r2
 8003d8a:	3360      	adds	r3, #96	; 0x60
 8003d8c:	2204      	movs	r2, #4
 8003d8e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	015a      	lsls	r2, r3, #5
 8003d94:	693b      	ldr	r3, [r7, #16]
 8003d96:	4413      	add	r3, r2
 8003d98:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d9c:	461a      	mov	r2, r3
 8003d9e:	2302      	movs	r3, #2
 8003da0:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	b2d9      	uxtb	r1, r3
 8003da6:	687a      	ldr	r2, [r7, #4]
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	202c      	movs	r0, #44	; 0x2c
 8003dac:	fb00 f303 	mul.w	r3, r0, r3
 8003db0:	4413      	add	r3, r2
 8003db2:	3360      	adds	r3, #96	; 0x60
 8003db4:	781b      	ldrb	r3, [r3, #0]
 8003db6:	461a      	mov	r2, r3
 8003db8:	6878      	ldr	r0, [r7, #4]
 8003dba:	f005 ffe7 	bl	8009d8c <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8003dbe:	e061      	b.n	8003e84 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	015a      	lsls	r2, r3, #5
 8003dc4:	693b      	ldr	r3, [r7, #16]
 8003dc6:	4413      	add	r3, r2
 8003dc8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003dcc:	689b      	ldr	r3, [r3, #8]
 8003dce:	f003 0310 	and.w	r3, r3, #16
 8003dd2:	2b10      	cmp	r3, #16
 8003dd4:	d156      	bne.n	8003e84 <HCD_HC_IN_IRQHandler+0x6a2>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8003dd6:	687a      	ldr	r2, [r7, #4]
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	212c      	movs	r1, #44	; 0x2c
 8003ddc:	fb01 f303 	mul.w	r3, r1, r3
 8003de0:	4413      	add	r3, r2
 8003de2:	333f      	adds	r3, #63	; 0x3f
 8003de4:	781b      	ldrb	r3, [r3, #0]
 8003de6:	2b03      	cmp	r3, #3
 8003de8:	d111      	bne.n	8003e0e <HCD_HC_IN_IRQHandler+0x62c>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8003dea:	687a      	ldr	r2, [r7, #4]
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	212c      	movs	r1, #44	; 0x2c
 8003df0:	fb01 f303 	mul.w	r3, r1, r3
 8003df4:	4413      	add	r3, r2
 8003df6:	335c      	adds	r3, #92	; 0x5c
 8003df8:	2200      	movs	r2, #0
 8003dfa:	601a      	str	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	68fa      	ldr	r2, [r7, #12]
 8003e02:	b2d2      	uxtb	r2, r2
 8003e04:	4611      	mov	r1, r2
 8003e06:	4618      	mov	r0, r3
 8003e08:	f003 fd1d 	bl	8007846 <USB_HC_Halt>
 8003e0c:	e031      	b.n	8003e72 <HCD_HC_IN_IRQHandler+0x690>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003e0e:	687a      	ldr	r2, [r7, #4]
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	212c      	movs	r1, #44	; 0x2c
 8003e14:	fb01 f303 	mul.w	r3, r1, r3
 8003e18:	4413      	add	r3, r2
 8003e1a:	333f      	adds	r3, #63	; 0x3f
 8003e1c:	781b      	ldrb	r3, [r3, #0]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d009      	beq.n	8003e36 <HCD_HC_IN_IRQHandler+0x654>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8003e22:	687a      	ldr	r2, [r7, #4]
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	212c      	movs	r1, #44	; 0x2c
 8003e28:	fb01 f303 	mul.w	r3, r1, r3
 8003e2c:	4413      	add	r3, r2
 8003e2e:	333f      	adds	r3, #63	; 0x3f
 8003e30:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003e32:	2b02      	cmp	r3, #2
 8003e34:	d11d      	bne.n	8003e72 <HCD_HC_IN_IRQHandler+0x690>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8003e36:	687a      	ldr	r2, [r7, #4]
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	212c      	movs	r1, #44	; 0x2c
 8003e3c:	fb01 f303 	mul.w	r3, r1, r3
 8003e40:	4413      	add	r3, r2
 8003e42:	335c      	adds	r3, #92	; 0x5c
 8003e44:	2200      	movs	r2, #0
 8003e46:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	691b      	ldr	r3, [r3, #16]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d110      	bne.n	8003e72 <HCD_HC_IN_IRQHandler+0x690>
        hhcd->hc[ch_num].state = HC_NAK;
 8003e50:	687a      	ldr	r2, [r7, #4]
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	212c      	movs	r1, #44	; 0x2c
 8003e56:	fb01 f303 	mul.w	r3, r1, r3
 8003e5a:	4413      	add	r3, r2
 8003e5c:	3361      	adds	r3, #97	; 0x61
 8003e5e:	2203      	movs	r2, #3
 8003e60:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	68fa      	ldr	r2, [r7, #12]
 8003e68:	b2d2      	uxtb	r2, r2
 8003e6a:	4611      	mov	r1, r2
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	f003 fcea 	bl	8007846 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	015a      	lsls	r2, r3, #5
 8003e76:	693b      	ldr	r3, [r7, #16]
 8003e78:	4413      	add	r3, r2
 8003e7a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e7e:	461a      	mov	r2, r3
 8003e80:	2310      	movs	r3, #16
 8003e82:	6093      	str	r3, [r2, #8]
}
 8003e84:	bf00      	nop
 8003e86:	3718      	adds	r7, #24
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	bd80      	pop	{r7, pc}

08003e8c <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	b088      	sub	sp, #32
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
 8003e94:	460b      	mov	r3, r1
 8003e96:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003e9e:	69fb      	ldr	r3, [r7, #28]
 8003ea0:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 8003ea2:	78fb      	ldrb	r3, [r7, #3]
 8003ea4:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8003ea6:	697b      	ldr	r3, [r7, #20]
 8003ea8:	015a      	lsls	r2, r3, #5
 8003eaa:	69bb      	ldr	r3, [r7, #24]
 8003eac:	4413      	add	r3, r2
 8003eae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003eb2:	689b      	ldr	r3, [r3, #8]
 8003eb4:	f003 0304 	and.w	r3, r3, #4
 8003eb8:	2b04      	cmp	r3, #4
 8003eba:	d11a      	bne.n	8003ef2 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8003ebc:	697b      	ldr	r3, [r7, #20]
 8003ebe:	015a      	lsls	r2, r3, #5
 8003ec0:	69bb      	ldr	r3, [r7, #24]
 8003ec2:	4413      	add	r3, r2
 8003ec4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ec8:	461a      	mov	r2, r3
 8003eca:	2304      	movs	r3, #4
 8003ecc:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8003ece:	687a      	ldr	r2, [r7, #4]
 8003ed0:	697b      	ldr	r3, [r7, #20]
 8003ed2:	212c      	movs	r1, #44	; 0x2c
 8003ed4:	fb01 f303 	mul.w	r3, r1, r3
 8003ed8:	4413      	add	r3, r2
 8003eda:	3361      	adds	r3, #97	; 0x61
 8003edc:	2206      	movs	r2, #6
 8003ede:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	697a      	ldr	r2, [r7, #20]
 8003ee6:	b2d2      	uxtb	r2, r2
 8003ee8:	4611      	mov	r1, r2
 8003eea:	4618      	mov	r0, r3
 8003eec:	f003 fcab 	bl	8007846 <USB_HC_Halt>
  }
  else
  {
    /* ... */
  }
}
 8003ef0:	e331      	b.n	8004556 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8003ef2:	697b      	ldr	r3, [r7, #20]
 8003ef4:	015a      	lsls	r2, r3, #5
 8003ef6:	69bb      	ldr	r3, [r7, #24]
 8003ef8:	4413      	add	r3, r2
 8003efa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003efe:	689b      	ldr	r3, [r3, #8]
 8003f00:	f003 0320 	and.w	r3, r3, #32
 8003f04:	2b20      	cmp	r3, #32
 8003f06:	d12e      	bne.n	8003f66 <HCD_HC_OUT_IRQHandler+0xda>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8003f08:	697b      	ldr	r3, [r7, #20]
 8003f0a:	015a      	lsls	r2, r3, #5
 8003f0c:	69bb      	ldr	r3, [r7, #24]
 8003f0e:	4413      	add	r3, r2
 8003f10:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f14:	461a      	mov	r2, r3
 8003f16:	2320      	movs	r3, #32
 8003f18:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8003f1a:	687a      	ldr	r2, [r7, #4]
 8003f1c:	697b      	ldr	r3, [r7, #20]
 8003f1e:	212c      	movs	r1, #44	; 0x2c
 8003f20:	fb01 f303 	mul.w	r3, r1, r3
 8003f24:	4413      	add	r3, r2
 8003f26:	333d      	adds	r3, #61	; 0x3d
 8003f28:	781b      	ldrb	r3, [r3, #0]
 8003f2a:	2b01      	cmp	r3, #1
 8003f2c:	f040 8313 	bne.w	8004556 <HCD_HC_OUT_IRQHandler+0x6ca>
      hhcd->hc[ch_num].do_ping = 0U;
 8003f30:	687a      	ldr	r2, [r7, #4]
 8003f32:	697b      	ldr	r3, [r7, #20]
 8003f34:	212c      	movs	r1, #44	; 0x2c
 8003f36:	fb01 f303 	mul.w	r3, r1, r3
 8003f3a:	4413      	add	r3, r2
 8003f3c:	333d      	adds	r3, #61	; 0x3d
 8003f3e:	2200      	movs	r2, #0
 8003f40:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003f42:	687a      	ldr	r2, [r7, #4]
 8003f44:	697b      	ldr	r3, [r7, #20]
 8003f46:	212c      	movs	r1, #44	; 0x2c
 8003f48:	fb01 f303 	mul.w	r3, r1, r3
 8003f4c:	4413      	add	r3, r2
 8003f4e:	3360      	adds	r3, #96	; 0x60
 8003f50:	2202      	movs	r2, #2
 8003f52:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	697a      	ldr	r2, [r7, #20]
 8003f5a:	b2d2      	uxtb	r2, r2
 8003f5c:	4611      	mov	r1, r2
 8003f5e:	4618      	mov	r0, r3
 8003f60:	f003 fc71 	bl	8007846 <USB_HC_Halt>
}
 8003f64:	e2f7      	b.n	8004556 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8003f66:	697b      	ldr	r3, [r7, #20]
 8003f68:	015a      	lsls	r2, r3, #5
 8003f6a:	69bb      	ldr	r3, [r7, #24]
 8003f6c:	4413      	add	r3, r2
 8003f6e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f72:	689b      	ldr	r3, [r3, #8]
 8003f74:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003f78:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f7c:	d112      	bne.n	8003fa4 <HCD_HC_OUT_IRQHandler+0x118>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8003f7e:	697b      	ldr	r3, [r7, #20]
 8003f80:	015a      	lsls	r2, r3, #5
 8003f82:	69bb      	ldr	r3, [r7, #24]
 8003f84:	4413      	add	r3, r2
 8003f86:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f8a:	461a      	mov	r2, r3
 8003f8c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003f90:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	697a      	ldr	r2, [r7, #20]
 8003f98:	b2d2      	uxtb	r2, r2
 8003f9a:	4611      	mov	r1, r2
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	f003 fc52 	bl	8007846 <USB_HC_Halt>
}
 8003fa2:	e2d8      	b.n	8004556 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8003fa4:	697b      	ldr	r3, [r7, #20]
 8003fa6:	015a      	lsls	r2, r3, #5
 8003fa8:	69bb      	ldr	r3, [r7, #24]
 8003faa:	4413      	add	r3, r2
 8003fac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003fb0:	689b      	ldr	r3, [r3, #8]
 8003fb2:	f003 0301 	and.w	r3, r3, #1
 8003fb6:	2b01      	cmp	r3, #1
 8003fb8:	d140      	bne.n	800403c <HCD_HC_OUT_IRQHandler+0x1b0>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003fba:	687a      	ldr	r2, [r7, #4]
 8003fbc:	697b      	ldr	r3, [r7, #20]
 8003fbe:	212c      	movs	r1, #44	; 0x2c
 8003fc0:	fb01 f303 	mul.w	r3, r1, r3
 8003fc4:	4413      	add	r3, r2
 8003fc6:	335c      	adds	r3, #92	; 0x5c
 8003fc8:	2200      	movs	r2, #0
 8003fca:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8003fcc:	697b      	ldr	r3, [r7, #20]
 8003fce:	015a      	lsls	r2, r3, #5
 8003fd0:	69bb      	ldr	r3, [r7, #24]
 8003fd2:	4413      	add	r3, r2
 8003fd4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003fd8:	689b      	ldr	r3, [r3, #8]
 8003fda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fde:	2b40      	cmp	r3, #64	; 0x40
 8003fe0:	d111      	bne.n	8004006 <HCD_HC_OUT_IRQHandler+0x17a>
      hhcd->hc[ch_num].do_ping = 1U;
 8003fe2:	687a      	ldr	r2, [r7, #4]
 8003fe4:	697b      	ldr	r3, [r7, #20]
 8003fe6:	212c      	movs	r1, #44	; 0x2c
 8003fe8:	fb01 f303 	mul.w	r3, r1, r3
 8003fec:	4413      	add	r3, r2
 8003fee:	333d      	adds	r3, #61	; 0x3d
 8003ff0:	2201      	movs	r2, #1
 8003ff2:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8003ff4:	697b      	ldr	r3, [r7, #20]
 8003ff6:	015a      	lsls	r2, r3, #5
 8003ff8:	69bb      	ldr	r3, [r7, #24]
 8003ffa:	4413      	add	r3, r2
 8003ffc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004000:	461a      	mov	r2, r3
 8004002:	2340      	movs	r3, #64	; 0x40
 8004004:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8004006:	697b      	ldr	r3, [r7, #20]
 8004008:	015a      	lsls	r2, r3, #5
 800400a:	69bb      	ldr	r3, [r7, #24]
 800400c:	4413      	add	r3, r2
 800400e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004012:	461a      	mov	r2, r3
 8004014:	2301      	movs	r3, #1
 8004016:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8004018:	687a      	ldr	r2, [r7, #4]
 800401a:	697b      	ldr	r3, [r7, #20]
 800401c:	212c      	movs	r1, #44	; 0x2c
 800401e:	fb01 f303 	mul.w	r3, r1, r3
 8004022:	4413      	add	r3, r2
 8004024:	3361      	adds	r3, #97	; 0x61
 8004026:	2201      	movs	r2, #1
 8004028:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	697a      	ldr	r2, [r7, #20]
 8004030:	b2d2      	uxtb	r2, r2
 8004032:	4611      	mov	r1, r2
 8004034:	4618      	mov	r0, r3
 8004036:	f003 fc06 	bl	8007846 <USB_HC_Halt>
}
 800403a:	e28c      	b.n	8004556 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 800403c:	697b      	ldr	r3, [r7, #20]
 800403e:	015a      	lsls	r2, r3, #5
 8004040:	69bb      	ldr	r3, [r7, #24]
 8004042:	4413      	add	r3, r2
 8004044:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004048:	689b      	ldr	r3, [r3, #8]
 800404a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800404e:	2b40      	cmp	r3, #64	; 0x40
 8004050:	d12c      	bne.n	80040ac <HCD_HC_OUT_IRQHandler+0x220>
    hhcd->hc[ch_num].state = HC_NYET;
 8004052:	687a      	ldr	r2, [r7, #4]
 8004054:	697b      	ldr	r3, [r7, #20]
 8004056:	212c      	movs	r1, #44	; 0x2c
 8004058:	fb01 f303 	mul.w	r3, r1, r3
 800405c:	4413      	add	r3, r2
 800405e:	3361      	adds	r3, #97	; 0x61
 8004060:	2204      	movs	r2, #4
 8004062:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8004064:	687a      	ldr	r2, [r7, #4]
 8004066:	697b      	ldr	r3, [r7, #20]
 8004068:	212c      	movs	r1, #44	; 0x2c
 800406a:	fb01 f303 	mul.w	r3, r1, r3
 800406e:	4413      	add	r3, r2
 8004070:	333d      	adds	r3, #61	; 0x3d
 8004072:	2201      	movs	r2, #1
 8004074:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8004076:	687a      	ldr	r2, [r7, #4]
 8004078:	697b      	ldr	r3, [r7, #20]
 800407a:	212c      	movs	r1, #44	; 0x2c
 800407c:	fb01 f303 	mul.w	r3, r1, r3
 8004080:	4413      	add	r3, r2
 8004082:	335c      	adds	r3, #92	; 0x5c
 8004084:	2200      	movs	r2, #0
 8004086:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	697a      	ldr	r2, [r7, #20]
 800408e:	b2d2      	uxtb	r2, r2
 8004090:	4611      	mov	r1, r2
 8004092:	4618      	mov	r0, r3
 8004094:	f003 fbd7 	bl	8007846 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8004098:	697b      	ldr	r3, [r7, #20]
 800409a:	015a      	lsls	r2, r3, #5
 800409c:	69bb      	ldr	r3, [r7, #24]
 800409e:	4413      	add	r3, r2
 80040a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040a4:	461a      	mov	r2, r3
 80040a6:	2340      	movs	r3, #64	; 0x40
 80040a8:	6093      	str	r3, [r2, #8]
}
 80040aa:	e254      	b.n	8004556 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80040ac:	697b      	ldr	r3, [r7, #20]
 80040ae:	015a      	lsls	r2, r3, #5
 80040b0:	69bb      	ldr	r3, [r7, #24]
 80040b2:	4413      	add	r3, r2
 80040b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040b8:	689b      	ldr	r3, [r3, #8]
 80040ba:	f003 0308 	and.w	r3, r3, #8
 80040be:	2b08      	cmp	r3, #8
 80040c0:	d11a      	bne.n	80040f8 <HCD_HC_OUT_IRQHandler+0x26c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80040c2:	697b      	ldr	r3, [r7, #20]
 80040c4:	015a      	lsls	r2, r3, #5
 80040c6:	69bb      	ldr	r3, [r7, #24]
 80040c8:	4413      	add	r3, r2
 80040ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040ce:	461a      	mov	r2, r3
 80040d0:	2308      	movs	r3, #8
 80040d2:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 80040d4:	687a      	ldr	r2, [r7, #4]
 80040d6:	697b      	ldr	r3, [r7, #20]
 80040d8:	212c      	movs	r1, #44	; 0x2c
 80040da:	fb01 f303 	mul.w	r3, r1, r3
 80040de:	4413      	add	r3, r2
 80040e0:	3361      	adds	r3, #97	; 0x61
 80040e2:	2205      	movs	r2, #5
 80040e4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	697a      	ldr	r2, [r7, #20]
 80040ec:	b2d2      	uxtb	r2, r2
 80040ee:	4611      	mov	r1, r2
 80040f0:	4618      	mov	r0, r3
 80040f2:	f003 fba8 	bl	8007846 <USB_HC_Halt>
}
 80040f6:	e22e      	b.n	8004556 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80040f8:	697b      	ldr	r3, [r7, #20]
 80040fa:	015a      	lsls	r2, r3, #5
 80040fc:	69bb      	ldr	r3, [r7, #24]
 80040fe:	4413      	add	r3, r2
 8004100:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004104:	689b      	ldr	r3, [r3, #8]
 8004106:	f003 0310 	and.w	r3, r3, #16
 800410a:	2b10      	cmp	r3, #16
 800410c:	d140      	bne.n	8004190 <HCD_HC_OUT_IRQHandler+0x304>
    hhcd->hc[ch_num].ErrCnt = 0U;
 800410e:	687a      	ldr	r2, [r7, #4]
 8004110:	697b      	ldr	r3, [r7, #20]
 8004112:	212c      	movs	r1, #44	; 0x2c
 8004114:	fb01 f303 	mul.w	r3, r1, r3
 8004118:	4413      	add	r3, r2
 800411a:	335c      	adds	r3, #92	; 0x5c
 800411c:	2200      	movs	r2, #0
 800411e:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8004120:	687a      	ldr	r2, [r7, #4]
 8004122:	697b      	ldr	r3, [r7, #20]
 8004124:	212c      	movs	r1, #44	; 0x2c
 8004126:	fb01 f303 	mul.w	r3, r1, r3
 800412a:	4413      	add	r3, r2
 800412c:	3361      	adds	r3, #97	; 0x61
 800412e:	2203      	movs	r2, #3
 8004130:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8004132:	687a      	ldr	r2, [r7, #4]
 8004134:	697b      	ldr	r3, [r7, #20]
 8004136:	212c      	movs	r1, #44	; 0x2c
 8004138:	fb01 f303 	mul.w	r3, r1, r3
 800413c:	4413      	add	r3, r2
 800413e:	333d      	adds	r3, #61	; 0x3d
 8004140:	781b      	ldrb	r3, [r3, #0]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d112      	bne.n	800416c <HCD_HC_OUT_IRQHandler+0x2e0>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 8004146:	687a      	ldr	r2, [r7, #4]
 8004148:	697b      	ldr	r3, [r7, #20]
 800414a:	212c      	movs	r1, #44	; 0x2c
 800414c:	fb01 f303 	mul.w	r3, r1, r3
 8004150:	4413      	add	r3, r2
 8004152:	333c      	adds	r3, #60	; 0x3c
 8004154:	781b      	ldrb	r3, [r3, #0]
 8004156:	2b00      	cmp	r3, #0
 8004158:	d108      	bne.n	800416c <HCD_HC_OUT_IRQHandler+0x2e0>
        hhcd->hc[ch_num].do_ping = 1U;
 800415a:	687a      	ldr	r2, [r7, #4]
 800415c:	697b      	ldr	r3, [r7, #20]
 800415e:	212c      	movs	r1, #44	; 0x2c
 8004160:	fb01 f303 	mul.w	r3, r1, r3
 8004164:	4413      	add	r3, r2
 8004166:	333d      	adds	r3, #61	; 0x3d
 8004168:	2201      	movs	r2, #1
 800416a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	697a      	ldr	r2, [r7, #20]
 8004172:	b2d2      	uxtb	r2, r2
 8004174:	4611      	mov	r1, r2
 8004176:	4618      	mov	r0, r3
 8004178:	f003 fb65 	bl	8007846 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800417c:	697b      	ldr	r3, [r7, #20]
 800417e:	015a      	lsls	r2, r3, #5
 8004180:	69bb      	ldr	r3, [r7, #24]
 8004182:	4413      	add	r3, r2
 8004184:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004188:	461a      	mov	r2, r3
 800418a:	2310      	movs	r3, #16
 800418c:	6093      	str	r3, [r2, #8]
}
 800418e:	e1e2      	b.n	8004556 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8004190:	697b      	ldr	r3, [r7, #20]
 8004192:	015a      	lsls	r2, r3, #5
 8004194:	69bb      	ldr	r3, [r7, #24]
 8004196:	4413      	add	r3, r2
 8004198:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800419c:	689b      	ldr	r3, [r3, #8]
 800419e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041a2:	2b80      	cmp	r3, #128	; 0x80
 80041a4:	d164      	bne.n	8004270 <HCD_HC_OUT_IRQHandler+0x3e4>
    if (hhcd->Init.dma_enable == 0U)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	691b      	ldr	r3, [r3, #16]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d111      	bne.n	80041d2 <HCD_HC_OUT_IRQHandler+0x346>
      hhcd->hc[ch_num].state = HC_XACTERR;
 80041ae:	687a      	ldr	r2, [r7, #4]
 80041b0:	697b      	ldr	r3, [r7, #20]
 80041b2:	212c      	movs	r1, #44	; 0x2c
 80041b4:	fb01 f303 	mul.w	r3, r1, r3
 80041b8:	4413      	add	r3, r2
 80041ba:	3361      	adds	r3, #97	; 0x61
 80041bc:	2206      	movs	r2, #6
 80041be:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	697a      	ldr	r2, [r7, #20]
 80041c6:	b2d2      	uxtb	r2, r2
 80041c8:	4611      	mov	r1, r2
 80041ca:	4618      	mov	r0, r3
 80041cc:	f003 fb3b 	bl	8007846 <USB_HC_Halt>
 80041d0:	e044      	b.n	800425c <HCD_HC_OUT_IRQHandler+0x3d0>
      hhcd->hc[ch_num].ErrCnt++;
 80041d2:	687a      	ldr	r2, [r7, #4]
 80041d4:	697b      	ldr	r3, [r7, #20]
 80041d6:	212c      	movs	r1, #44	; 0x2c
 80041d8:	fb01 f303 	mul.w	r3, r1, r3
 80041dc:	4413      	add	r3, r2
 80041de:	335c      	adds	r3, #92	; 0x5c
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	1c5a      	adds	r2, r3, #1
 80041e4:	6879      	ldr	r1, [r7, #4]
 80041e6:	697b      	ldr	r3, [r7, #20]
 80041e8:	202c      	movs	r0, #44	; 0x2c
 80041ea:	fb00 f303 	mul.w	r3, r0, r3
 80041ee:	440b      	add	r3, r1
 80041f0:	335c      	adds	r3, #92	; 0x5c
 80041f2:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80041f4:	687a      	ldr	r2, [r7, #4]
 80041f6:	697b      	ldr	r3, [r7, #20]
 80041f8:	212c      	movs	r1, #44	; 0x2c
 80041fa:	fb01 f303 	mul.w	r3, r1, r3
 80041fe:	4413      	add	r3, r2
 8004200:	335c      	adds	r3, #92	; 0x5c
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	2b02      	cmp	r3, #2
 8004206:	d920      	bls.n	800424a <HCD_HC_OUT_IRQHandler+0x3be>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8004208:	687a      	ldr	r2, [r7, #4]
 800420a:	697b      	ldr	r3, [r7, #20]
 800420c:	212c      	movs	r1, #44	; 0x2c
 800420e:	fb01 f303 	mul.w	r3, r1, r3
 8004212:	4413      	add	r3, r2
 8004214:	335c      	adds	r3, #92	; 0x5c
 8004216:	2200      	movs	r2, #0
 8004218:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800421a:	687a      	ldr	r2, [r7, #4]
 800421c:	697b      	ldr	r3, [r7, #20]
 800421e:	212c      	movs	r1, #44	; 0x2c
 8004220:	fb01 f303 	mul.w	r3, r1, r3
 8004224:	4413      	add	r3, r2
 8004226:	3360      	adds	r3, #96	; 0x60
 8004228:	2204      	movs	r2, #4
 800422a:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800422c:	697b      	ldr	r3, [r7, #20]
 800422e:	b2d9      	uxtb	r1, r3
 8004230:	687a      	ldr	r2, [r7, #4]
 8004232:	697b      	ldr	r3, [r7, #20]
 8004234:	202c      	movs	r0, #44	; 0x2c
 8004236:	fb00 f303 	mul.w	r3, r0, r3
 800423a:	4413      	add	r3, r2
 800423c:	3360      	adds	r3, #96	; 0x60
 800423e:	781b      	ldrb	r3, [r3, #0]
 8004240:	461a      	mov	r2, r3
 8004242:	6878      	ldr	r0, [r7, #4]
 8004244:	f005 fda2 	bl	8009d8c <HAL_HCD_HC_NotifyURBChange_Callback>
 8004248:	e008      	b.n	800425c <HCD_HC_OUT_IRQHandler+0x3d0>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800424a:	687a      	ldr	r2, [r7, #4]
 800424c:	697b      	ldr	r3, [r7, #20]
 800424e:	212c      	movs	r1, #44	; 0x2c
 8004250:	fb01 f303 	mul.w	r3, r1, r3
 8004254:	4413      	add	r3, r2
 8004256:	3360      	adds	r3, #96	; 0x60
 8004258:	2202      	movs	r2, #2
 800425a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 800425c:	697b      	ldr	r3, [r7, #20]
 800425e:	015a      	lsls	r2, r3, #5
 8004260:	69bb      	ldr	r3, [r7, #24]
 8004262:	4413      	add	r3, r2
 8004264:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004268:	461a      	mov	r2, r3
 800426a:	2380      	movs	r3, #128	; 0x80
 800426c:	6093      	str	r3, [r2, #8]
}
 800426e:	e172      	b.n	8004556 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8004270:	697b      	ldr	r3, [r7, #20]
 8004272:	015a      	lsls	r2, r3, #5
 8004274:	69bb      	ldr	r3, [r7, #24]
 8004276:	4413      	add	r3, r2
 8004278:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800427c:	689b      	ldr	r3, [r3, #8]
 800427e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004282:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004286:	d11b      	bne.n	80042c0 <HCD_HC_OUT_IRQHandler+0x434>
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8004288:	687a      	ldr	r2, [r7, #4]
 800428a:	697b      	ldr	r3, [r7, #20]
 800428c:	212c      	movs	r1, #44	; 0x2c
 800428e:	fb01 f303 	mul.w	r3, r1, r3
 8004292:	4413      	add	r3, r2
 8004294:	3361      	adds	r3, #97	; 0x61
 8004296:	2208      	movs	r2, #8
 8004298:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	697a      	ldr	r2, [r7, #20]
 80042a0:	b2d2      	uxtb	r2, r2
 80042a2:	4611      	mov	r1, r2
 80042a4:	4618      	mov	r0, r3
 80042a6:	f003 face 	bl	8007846 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80042aa:	697b      	ldr	r3, [r7, #20]
 80042ac:	015a      	lsls	r2, r3, #5
 80042ae:	69bb      	ldr	r3, [r7, #24]
 80042b0:	4413      	add	r3, r2
 80042b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80042b6:	461a      	mov	r2, r3
 80042b8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80042bc:	6093      	str	r3, [r2, #8]
}
 80042be:	e14a      	b.n	8004556 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80042c0:	697b      	ldr	r3, [r7, #20]
 80042c2:	015a      	lsls	r2, r3, #5
 80042c4:	69bb      	ldr	r3, [r7, #24]
 80042c6:	4413      	add	r3, r2
 80042c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80042cc:	689b      	ldr	r3, [r3, #8]
 80042ce:	f003 0302 	and.w	r3, r3, #2
 80042d2:	2b02      	cmp	r3, #2
 80042d4:	f040 813f 	bne.w	8004556 <HCD_HC_OUT_IRQHandler+0x6ca>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80042d8:	687a      	ldr	r2, [r7, #4]
 80042da:	697b      	ldr	r3, [r7, #20]
 80042dc:	212c      	movs	r1, #44	; 0x2c
 80042de:	fb01 f303 	mul.w	r3, r1, r3
 80042e2:	4413      	add	r3, r2
 80042e4:	3361      	adds	r3, #97	; 0x61
 80042e6:	781b      	ldrb	r3, [r3, #0]
 80042e8:	2b01      	cmp	r3, #1
 80042ea:	d17d      	bne.n	80043e8 <HCD_HC_OUT_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80042ec:	687a      	ldr	r2, [r7, #4]
 80042ee:	697b      	ldr	r3, [r7, #20]
 80042f0:	212c      	movs	r1, #44	; 0x2c
 80042f2:	fb01 f303 	mul.w	r3, r1, r3
 80042f6:	4413      	add	r3, r2
 80042f8:	3360      	adds	r3, #96	; 0x60
 80042fa:	2201      	movs	r2, #1
 80042fc:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80042fe:	687a      	ldr	r2, [r7, #4]
 8004300:	697b      	ldr	r3, [r7, #20]
 8004302:	212c      	movs	r1, #44	; 0x2c
 8004304:	fb01 f303 	mul.w	r3, r1, r3
 8004308:	4413      	add	r3, r2
 800430a:	333f      	adds	r3, #63	; 0x3f
 800430c:	781b      	ldrb	r3, [r3, #0]
 800430e:	2b02      	cmp	r3, #2
 8004310:	d00a      	beq.n	8004328 <HCD_HC_OUT_IRQHandler+0x49c>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8004312:	687a      	ldr	r2, [r7, #4]
 8004314:	697b      	ldr	r3, [r7, #20]
 8004316:	212c      	movs	r1, #44	; 0x2c
 8004318:	fb01 f303 	mul.w	r3, r1, r3
 800431c:	4413      	add	r3, r2
 800431e:	333f      	adds	r3, #63	; 0x3f
 8004320:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8004322:	2b03      	cmp	r3, #3
 8004324:	f040 8100 	bne.w	8004528 <HCD_HC_OUT_IRQHandler+0x69c>
        if (hhcd->Init.dma_enable == 0U)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	691b      	ldr	r3, [r3, #16]
 800432c:	2b00      	cmp	r3, #0
 800432e:	d113      	bne.n	8004358 <HCD_HC_OUT_IRQHandler+0x4cc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8004330:	687a      	ldr	r2, [r7, #4]
 8004332:	697b      	ldr	r3, [r7, #20]
 8004334:	212c      	movs	r1, #44	; 0x2c
 8004336:	fb01 f303 	mul.w	r3, r1, r3
 800433a:	4413      	add	r3, r2
 800433c:	3355      	adds	r3, #85	; 0x55
 800433e:	781b      	ldrb	r3, [r3, #0]
 8004340:	f083 0301 	eor.w	r3, r3, #1
 8004344:	b2d8      	uxtb	r0, r3
 8004346:	687a      	ldr	r2, [r7, #4]
 8004348:	697b      	ldr	r3, [r7, #20]
 800434a:	212c      	movs	r1, #44	; 0x2c
 800434c:	fb01 f303 	mul.w	r3, r1, r3
 8004350:	4413      	add	r3, r2
 8004352:	3355      	adds	r3, #85	; 0x55
 8004354:	4602      	mov	r2, r0
 8004356:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	691b      	ldr	r3, [r3, #16]
 800435c:	2b01      	cmp	r3, #1
 800435e:	f040 80e3 	bne.w	8004528 <HCD_HC_OUT_IRQHandler+0x69c>
 8004362:	687a      	ldr	r2, [r7, #4]
 8004364:	697b      	ldr	r3, [r7, #20]
 8004366:	212c      	movs	r1, #44	; 0x2c
 8004368:	fb01 f303 	mul.w	r3, r1, r3
 800436c:	4413      	add	r3, r2
 800436e:	334c      	adds	r3, #76	; 0x4c
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	2b00      	cmp	r3, #0
 8004374:	f000 80d8 	beq.w	8004528 <HCD_HC_OUT_IRQHandler+0x69c>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 8004378:	687a      	ldr	r2, [r7, #4]
 800437a:	697b      	ldr	r3, [r7, #20]
 800437c:	212c      	movs	r1, #44	; 0x2c
 800437e:	fb01 f303 	mul.w	r3, r1, r3
 8004382:	4413      	add	r3, r2
 8004384:	334c      	adds	r3, #76	; 0x4c
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	6879      	ldr	r1, [r7, #4]
 800438a:	697a      	ldr	r2, [r7, #20]
 800438c:	202c      	movs	r0, #44	; 0x2c
 800438e:	fb00 f202 	mul.w	r2, r0, r2
 8004392:	440a      	add	r2, r1
 8004394:	3240      	adds	r2, #64	; 0x40
 8004396:	8812      	ldrh	r2, [r2, #0]
 8004398:	4413      	add	r3, r2
 800439a:	3b01      	subs	r3, #1
 800439c:	6879      	ldr	r1, [r7, #4]
 800439e:	697a      	ldr	r2, [r7, #20]
 80043a0:	202c      	movs	r0, #44	; 0x2c
 80043a2:	fb00 f202 	mul.w	r2, r0, r2
 80043a6:	440a      	add	r2, r1
 80043a8:	3240      	adds	r2, #64	; 0x40
 80043aa:	8812      	ldrh	r2, [r2, #0]
 80043ac:	fbb3 f3f2 	udiv	r3, r3, r2
 80043b0:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	f003 0301 	and.w	r3, r3, #1
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	f000 80b5 	beq.w	8004528 <HCD_HC_OUT_IRQHandler+0x69c>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 80043be:	687a      	ldr	r2, [r7, #4]
 80043c0:	697b      	ldr	r3, [r7, #20]
 80043c2:	212c      	movs	r1, #44	; 0x2c
 80043c4:	fb01 f303 	mul.w	r3, r1, r3
 80043c8:	4413      	add	r3, r2
 80043ca:	3355      	adds	r3, #85	; 0x55
 80043cc:	781b      	ldrb	r3, [r3, #0]
 80043ce:	f083 0301 	eor.w	r3, r3, #1
 80043d2:	b2d8      	uxtb	r0, r3
 80043d4:	687a      	ldr	r2, [r7, #4]
 80043d6:	697b      	ldr	r3, [r7, #20]
 80043d8:	212c      	movs	r1, #44	; 0x2c
 80043da:	fb01 f303 	mul.w	r3, r1, r3
 80043de:	4413      	add	r3, r2
 80043e0:	3355      	adds	r3, #85	; 0x55
 80043e2:	4602      	mov	r2, r0
 80043e4:	701a      	strb	r2, [r3, #0]
 80043e6:	e09f      	b.n	8004528 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80043e8:	687a      	ldr	r2, [r7, #4]
 80043ea:	697b      	ldr	r3, [r7, #20]
 80043ec:	212c      	movs	r1, #44	; 0x2c
 80043ee:	fb01 f303 	mul.w	r3, r1, r3
 80043f2:	4413      	add	r3, r2
 80043f4:	3361      	adds	r3, #97	; 0x61
 80043f6:	781b      	ldrb	r3, [r3, #0]
 80043f8:	2b03      	cmp	r3, #3
 80043fa:	d109      	bne.n	8004410 <HCD_HC_OUT_IRQHandler+0x584>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80043fc:	687a      	ldr	r2, [r7, #4]
 80043fe:	697b      	ldr	r3, [r7, #20]
 8004400:	212c      	movs	r1, #44	; 0x2c
 8004402:	fb01 f303 	mul.w	r3, r1, r3
 8004406:	4413      	add	r3, r2
 8004408:	3360      	adds	r3, #96	; 0x60
 800440a:	2202      	movs	r2, #2
 800440c:	701a      	strb	r2, [r3, #0]
 800440e:	e08b      	b.n	8004528 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8004410:	687a      	ldr	r2, [r7, #4]
 8004412:	697b      	ldr	r3, [r7, #20]
 8004414:	212c      	movs	r1, #44	; 0x2c
 8004416:	fb01 f303 	mul.w	r3, r1, r3
 800441a:	4413      	add	r3, r2
 800441c:	3361      	adds	r3, #97	; 0x61
 800441e:	781b      	ldrb	r3, [r3, #0]
 8004420:	2b04      	cmp	r3, #4
 8004422:	d109      	bne.n	8004438 <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8004424:	687a      	ldr	r2, [r7, #4]
 8004426:	697b      	ldr	r3, [r7, #20]
 8004428:	212c      	movs	r1, #44	; 0x2c
 800442a:	fb01 f303 	mul.w	r3, r1, r3
 800442e:	4413      	add	r3, r2
 8004430:	3360      	adds	r3, #96	; 0x60
 8004432:	2202      	movs	r2, #2
 8004434:	701a      	strb	r2, [r3, #0]
 8004436:	e077      	b.n	8004528 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8004438:	687a      	ldr	r2, [r7, #4]
 800443a:	697b      	ldr	r3, [r7, #20]
 800443c:	212c      	movs	r1, #44	; 0x2c
 800443e:	fb01 f303 	mul.w	r3, r1, r3
 8004442:	4413      	add	r3, r2
 8004444:	3361      	adds	r3, #97	; 0x61
 8004446:	781b      	ldrb	r3, [r3, #0]
 8004448:	2b05      	cmp	r3, #5
 800444a:	d109      	bne.n	8004460 <HCD_HC_OUT_IRQHandler+0x5d4>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 800444c:	687a      	ldr	r2, [r7, #4]
 800444e:	697b      	ldr	r3, [r7, #20]
 8004450:	212c      	movs	r1, #44	; 0x2c
 8004452:	fb01 f303 	mul.w	r3, r1, r3
 8004456:	4413      	add	r3, r2
 8004458:	3360      	adds	r3, #96	; 0x60
 800445a:	2205      	movs	r2, #5
 800445c:	701a      	strb	r2, [r3, #0]
 800445e:	e063      	b.n	8004528 <HCD_HC_OUT_IRQHandler+0x69c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8004460:	687a      	ldr	r2, [r7, #4]
 8004462:	697b      	ldr	r3, [r7, #20]
 8004464:	212c      	movs	r1, #44	; 0x2c
 8004466:	fb01 f303 	mul.w	r3, r1, r3
 800446a:	4413      	add	r3, r2
 800446c:	3361      	adds	r3, #97	; 0x61
 800446e:	781b      	ldrb	r3, [r3, #0]
 8004470:	2b06      	cmp	r3, #6
 8004472:	d009      	beq.n	8004488 <HCD_HC_OUT_IRQHandler+0x5fc>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8004474:	687a      	ldr	r2, [r7, #4]
 8004476:	697b      	ldr	r3, [r7, #20]
 8004478:	212c      	movs	r1, #44	; 0x2c
 800447a:	fb01 f303 	mul.w	r3, r1, r3
 800447e:	4413      	add	r3, r2
 8004480:	3361      	adds	r3, #97	; 0x61
 8004482:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8004484:	2b08      	cmp	r3, #8
 8004486:	d14f      	bne.n	8004528 <HCD_HC_OUT_IRQHandler+0x69c>
      hhcd->hc[ch_num].ErrCnt++;
 8004488:	687a      	ldr	r2, [r7, #4]
 800448a:	697b      	ldr	r3, [r7, #20]
 800448c:	212c      	movs	r1, #44	; 0x2c
 800448e:	fb01 f303 	mul.w	r3, r1, r3
 8004492:	4413      	add	r3, r2
 8004494:	335c      	adds	r3, #92	; 0x5c
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	1c5a      	adds	r2, r3, #1
 800449a:	6879      	ldr	r1, [r7, #4]
 800449c:	697b      	ldr	r3, [r7, #20]
 800449e:	202c      	movs	r0, #44	; 0x2c
 80044a0:	fb00 f303 	mul.w	r3, r0, r3
 80044a4:	440b      	add	r3, r1
 80044a6:	335c      	adds	r3, #92	; 0x5c
 80044a8:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80044aa:	687a      	ldr	r2, [r7, #4]
 80044ac:	697b      	ldr	r3, [r7, #20]
 80044ae:	212c      	movs	r1, #44	; 0x2c
 80044b0:	fb01 f303 	mul.w	r3, r1, r3
 80044b4:	4413      	add	r3, r2
 80044b6:	335c      	adds	r3, #92	; 0x5c
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	2b02      	cmp	r3, #2
 80044bc:	d912      	bls.n	80044e4 <HCD_HC_OUT_IRQHandler+0x658>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80044be:	687a      	ldr	r2, [r7, #4]
 80044c0:	697b      	ldr	r3, [r7, #20]
 80044c2:	212c      	movs	r1, #44	; 0x2c
 80044c4:	fb01 f303 	mul.w	r3, r1, r3
 80044c8:	4413      	add	r3, r2
 80044ca:	335c      	adds	r3, #92	; 0x5c
 80044cc:	2200      	movs	r2, #0
 80044ce:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80044d0:	687a      	ldr	r2, [r7, #4]
 80044d2:	697b      	ldr	r3, [r7, #20]
 80044d4:	212c      	movs	r1, #44	; 0x2c
 80044d6:	fb01 f303 	mul.w	r3, r1, r3
 80044da:	4413      	add	r3, r2
 80044dc:	3360      	adds	r3, #96	; 0x60
 80044de:	2204      	movs	r2, #4
 80044e0:	701a      	strb	r2, [r3, #0]
 80044e2:	e021      	b.n	8004528 <HCD_HC_OUT_IRQHandler+0x69c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80044e4:	687a      	ldr	r2, [r7, #4]
 80044e6:	697b      	ldr	r3, [r7, #20]
 80044e8:	212c      	movs	r1, #44	; 0x2c
 80044ea:	fb01 f303 	mul.w	r3, r1, r3
 80044ee:	4413      	add	r3, r2
 80044f0:	3360      	adds	r3, #96	; 0x60
 80044f2:	2202      	movs	r2, #2
 80044f4:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80044f6:	697b      	ldr	r3, [r7, #20]
 80044f8:	015a      	lsls	r2, r3, #5
 80044fa:	69bb      	ldr	r3, [r7, #24]
 80044fc:	4413      	add	r3, r2
 80044fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004506:	693b      	ldr	r3, [r7, #16]
 8004508:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800450c:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800450e:	693b      	ldr	r3, [r7, #16]
 8004510:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004514:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004516:	697b      	ldr	r3, [r7, #20]
 8004518:	015a      	lsls	r2, r3, #5
 800451a:	69bb      	ldr	r3, [r7, #24]
 800451c:	4413      	add	r3, r2
 800451e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004522:	461a      	mov	r2, r3
 8004524:	693b      	ldr	r3, [r7, #16]
 8004526:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8004528:	697b      	ldr	r3, [r7, #20]
 800452a:	015a      	lsls	r2, r3, #5
 800452c:	69bb      	ldr	r3, [r7, #24]
 800452e:	4413      	add	r3, r2
 8004530:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004534:	461a      	mov	r2, r3
 8004536:	2302      	movs	r3, #2
 8004538:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800453a:	697b      	ldr	r3, [r7, #20]
 800453c:	b2d9      	uxtb	r1, r3
 800453e:	687a      	ldr	r2, [r7, #4]
 8004540:	697b      	ldr	r3, [r7, #20]
 8004542:	202c      	movs	r0, #44	; 0x2c
 8004544:	fb00 f303 	mul.w	r3, r0, r3
 8004548:	4413      	add	r3, r2
 800454a:	3360      	adds	r3, #96	; 0x60
 800454c:	781b      	ldrb	r3, [r3, #0]
 800454e:	461a      	mov	r2, r3
 8004550:	6878      	ldr	r0, [r7, #4]
 8004552:	f005 fc1b 	bl	8009d8c <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8004556:	bf00      	nop
 8004558:	3720      	adds	r7, #32
 800455a:	46bd      	mov	sp, r7
 800455c:	bd80      	pop	{r7, pc}

0800455e <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800455e:	b580      	push	{r7, lr}
 8004560:	b08a      	sub	sp, #40	; 0x28
 8004562:	af00      	add	r7, sp, #0
 8004564:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 800456c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800456e:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	6a1b      	ldr	r3, [r3, #32]
 8004576:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8004578:	69fb      	ldr	r3, [r7, #28]
 800457a:	f003 030f 	and.w	r3, r3, #15
 800457e:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8004580:	69fb      	ldr	r3, [r7, #28]
 8004582:	0c5b      	lsrs	r3, r3, #17
 8004584:	f003 030f 	and.w	r3, r3, #15
 8004588:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 800458a:	69fb      	ldr	r3, [r7, #28]
 800458c:	091b      	lsrs	r3, r3, #4
 800458e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004592:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8004594:	697b      	ldr	r3, [r7, #20]
 8004596:	2b02      	cmp	r3, #2
 8004598:	d004      	beq.n	80045a4 <HCD_RXQLVL_IRQHandler+0x46>
 800459a:	697b      	ldr	r3, [r7, #20]
 800459c:	2b05      	cmp	r3, #5
 800459e:	f000 80a9 	beq.w	80046f4 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80045a2:	e0aa      	b.n	80046fa <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 80045a4:	693b      	ldr	r3, [r7, #16]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	f000 80a6 	beq.w	80046f8 <HCD_RXQLVL_IRQHandler+0x19a>
 80045ac:	687a      	ldr	r2, [r7, #4]
 80045ae:	69bb      	ldr	r3, [r7, #24]
 80045b0:	212c      	movs	r1, #44	; 0x2c
 80045b2:	fb01 f303 	mul.w	r3, r1, r3
 80045b6:	4413      	add	r3, r2
 80045b8:	3344      	adds	r3, #68	; 0x44
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	2b00      	cmp	r3, #0
 80045be:	f000 809b 	beq.w	80046f8 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 80045c2:	687a      	ldr	r2, [r7, #4]
 80045c4:	69bb      	ldr	r3, [r7, #24]
 80045c6:	212c      	movs	r1, #44	; 0x2c
 80045c8:	fb01 f303 	mul.w	r3, r1, r3
 80045cc:	4413      	add	r3, r2
 80045ce:	3350      	adds	r3, #80	; 0x50
 80045d0:	681a      	ldr	r2, [r3, #0]
 80045d2:	693b      	ldr	r3, [r7, #16]
 80045d4:	441a      	add	r2, r3
 80045d6:	6879      	ldr	r1, [r7, #4]
 80045d8:	69bb      	ldr	r3, [r7, #24]
 80045da:	202c      	movs	r0, #44	; 0x2c
 80045dc:	fb00 f303 	mul.w	r3, r0, r3
 80045e0:	440b      	add	r3, r1
 80045e2:	334c      	adds	r3, #76	; 0x4c
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	429a      	cmp	r2, r3
 80045e8:	d87a      	bhi.n	80046e0 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6818      	ldr	r0, [r3, #0]
 80045ee:	687a      	ldr	r2, [r7, #4]
 80045f0:	69bb      	ldr	r3, [r7, #24]
 80045f2:	212c      	movs	r1, #44	; 0x2c
 80045f4:	fb01 f303 	mul.w	r3, r1, r3
 80045f8:	4413      	add	r3, r2
 80045fa:	3344      	adds	r3, #68	; 0x44
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	693a      	ldr	r2, [r7, #16]
 8004600:	b292      	uxth	r2, r2
 8004602:	4619      	mov	r1, r3
 8004604:	f002 fc76 	bl	8006ef4 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8004608:	687a      	ldr	r2, [r7, #4]
 800460a:	69bb      	ldr	r3, [r7, #24]
 800460c:	212c      	movs	r1, #44	; 0x2c
 800460e:	fb01 f303 	mul.w	r3, r1, r3
 8004612:	4413      	add	r3, r2
 8004614:	3344      	adds	r3, #68	; 0x44
 8004616:	681a      	ldr	r2, [r3, #0]
 8004618:	693b      	ldr	r3, [r7, #16]
 800461a:	441a      	add	r2, r3
 800461c:	6879      	ldr	r1, [r7, #4]
 800461e:	69bb      	ldr	r3, [r7, #24]
 8004620:	202c      	movs	r0, #44	; 0x2c
 8004622:	fb00 f303 	mul.w	r3, r0, r3
 8004626:	440b      	add	r3, r1
 8004628:	3344      	adds	r3, #68	; 0x44
 800462a:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 800462c:	687a      	ldr	r2, [r7, #4]
 800462e:	69bb      	ldr	r3, [r7, #24]
 8004630:	212c      	movs	r1, #44	; 0x2c
 8004632:	fb01 f303 	mul.w	r3, r1, r3
 8004636:	4413      	add	r3, r2
 8004638:	3350      	adds	r3, #80	; 0x50
 800463a:	681a      	ldr	r2, [r3, #0]
 800463c:	693b      	ldr	r3, [r7, #16]
 800463e:	441a      	add	r2, r3
 8004640:	6879      	ldr	r1, [r7, #4]
 8004642:	69bb      	ldr	r3, [r7, #24]
 8004644:	202c      	movs	r0, #44	; 0x2c
 8004646:	fb00 f303 	mul.w	r3, r0, r3
 800464a:	440b      	add	r3, r1
 800464c:	3350      	adds	r3, #80	; 0x50
 800464e:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8004650:	69bb      	ldr	r3, [r7, #24]
 8004652:	015a      	lsls	r2, r3, #5
 8004654:	6a3b      	ldr	r3, [r7, #32]
 8004656:	4413      	add	r3, r2
 8004658:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800465c:	691b      	ldr	r3, [r3, #16]
 800465e:	0cdb      	lsrs	r3, r3, #19
 8004660:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004664:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8004666:	687a      	ldr	r2, [r7, #4]
 8004668:	69bb      	ldr	r3, [r7, #24]
 800466a:	212c      	movs	r1, #44	; 0x2c
 800466c:	fb01 f303 	mul.w	r3, r1, r3
 8004670:	4413      	add	r3, r2
 8004672:	3340      	adds	r3, #64	; 0x40
 8004674:	881b      	ldrh	r3, [r3, #0]
 8004676:	461a      	mov	r2, r3
 8004678:	693b      	ldr	r3, [r7, #16]
 800467a:	4293      	cmp	r3, r2
 800467c:	d13c      	bne.n	80046f8 <HCD_RXQLVL_IRQHandler+0x19a>
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	2b00      	cmp	r3, #0
 8004682:	d039      	beq.n	80046f8 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004684:	69bb      	ldr	r3, [r7, #24]
 8004686:	015a      	lsls	r2, r3, #5
 8004688:	6a3b      	ldr	r3, [r7, #32]
 800468a:	4413      	add	r3, r2
 800468c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004694:	68bb      	ldr	r3, [r7, #8]
 8004696:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800469a:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 800469c:	68bb      	ldr	r3, [r7, #8]
 800469e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80046a2:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 80046a4:	69bb      	ldr	r3, [r7, #24]
 80046a6:	015a      	lsls	r2, r3, #5
 80046a8:	6a3b      	ldr	r3, [r7, #32]
 80046aa:	4413      	add	r3, r2
 80046ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80046b0:	461a      	mov	r2, r3
 80046b2:	68bb      	ldr	r3, [r7, #8]
 80046b4:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 80046b6:	687a      	ldr	r2, [r7, #4]
 80046b8:	69bb      	ldr	r3, [r7, #24]
 80046ba:	212c      	movs	r1, #44	; 0x2c
 80046bc:	fb01 f303 	mul.w	r3, r1, r3
 80046c0:	4413      	add	r3, r2
 80046c2:	3354      	adds	r3, #84	; 0x54
 80046c4:	781b      	ldrb	r3, [r3, #0]
 80046c6:	f083 0301 	eor.w	r3, r3, #1
 80046ca:	b2d8      	uxtb	r0, r3
 80046cc:	687a      	ldr	r2, [r7, #4]
 80046ce:	69bb      	ldr	r3, [r7, #24]
 80046d0:	212c      	movs	r1, #44	; 0x2c
 80046d2:	fb01 f303 	mul.w	r3, r1, r3
 80046d6:	4413      	add	r3, r2
 80046d8:	3354      	adds	r3, #84	; 0x54
 80046da:	4602      	mov	r2, r0
 80046dc:	701a      	strb	r2, [r3, #0]
      break;
 80046de:	e00b      	b.n	80046f8 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 80046e0:	687a      	ldr	r2, [r7, #4]
 80046e2:	69bb      	ldr	r3, [r7, #24]
 80046e4:	212c      	movs	r1, #44	; 0x2c
 80046e6:	fb01 f303 	mul.w	r3, r1, r3
 80046ea:	4413      	add	r3, r2
 80046ec:	3360      	adds	r3, #96	; 0x60
 80046ee:	2204      	movs	r2, #4
 80046f0:	701a      	strb	r2, [r3, #0]
      break;
 80046f2:	e001      	b.n	80046f8 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 80046f4:	bf00      	nop
 80046f6:	e000      	b.n	80046fa <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 80046f8:	bf00      	nop
  }
}
 80046fa:	bf00      	nop
 80046fc:	3728      	adds	r7, #40	; 0x28
 80046fe:	46bd      	mov	sp, r7
 8004700:	bd80      	pop	{r7, pc}

08004702 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004702:	b580      	push	{r7, lr}
 8004704:	b086      	sub	sp, #24
 8004706:	af00      	add	r7, sp, #0
 8004708:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004710:	697b      	ldr	r3, [r7, #20]
 8004712:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8004714:	693b      	ldr	r3, [r7, #16]
 8004716:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 800471e:	693b      	ldr	r3, [r7, #16]
 8004720:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8004728:	68bb      	ldr	r3, [r7, #8]
 800472a:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800472e:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	f003 0302 	and.w	r3, r3, #2
 8004736:	2b02      	cmp	r3, #2
 8004738:	d10b      	bne.n	8004752 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	f003 0301 	and.w	r3, r3, #1
 8004740:	2b01      	cmp	r3, #1
 8004742:	d102      	bne.n	800474a <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8004744:	6878      	ldr	r0, [r7, #4]
 8004746:	f005 fb05 	bl	8009d54 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 800474a:	68bb      	ldr	r3, [r7, #8]
 800474c:	f043 0302 	orr.w	r3, r3, #2
 8004750:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	f003 0308 	and.w	r3, r3, #8
 8004758:	2b08      	cmp	r3, #8
 800475a:	d132      	bne.n	80047c2 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800475c:	68bb      	ldr	r3, [r7, #8]
 800475e:	f043 0308 	orr.w	r3, r3, #8
 8004762:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	f003 0304 	and.w	r3, r3, #4
 800476a:	2b04      	cmp	r3, #4
 800476c:	d126      	bne.n	80047bc <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	699b      	ldr	r3, [r3, #24]
 8004772:	2b02      	cmp	r3, #2
 8004774:	d113      	bne.n	800479e <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 800477c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004780:	d106      	bne.n	8004790 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	2102      	movs	r1, #2
 8004788:	4618      	mov	r0, r3
 800478a:	f002 fd21 	bl	80071d0 <USB_InitFSLSPClkSel>
 800478e:	e011      	b.n	80047b4 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	2101      	movs	r1, #1
 8004796:	4618      	mov	r0, r3
 8004798:	f002 fd1a 	bl	80071d0 <USB_InitFSLSPClkSel>
 800479c:	e00a      	b.n	80047b4 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	68db      	ldr	r3, [r3, #12]
 80047a2:	2b01      	cmp	r3, #1
 80047a4:	d106      	bne.n	80047b4 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 80047a6:	693b      	ldr	r3, [r7, #16]
 80047a8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80047ac:	461a      	mov	r2, r3
 80047ae:	f64e 2360 	movw	r3, #60000	; 0xea60
 80047b2:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80047b4:	6878      	ldr	r0, [r7, #4]
 80047b6:	f005 faf7 	bl	8009da8 <HAL_HCD_PortEnabled_Callback>
 80047ba:	e002      	b.n	80047c2 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80047bc:	6878      	ldr	r0, [r7, #4]
 80047be:	f005 fb01 	bl	8009dc4 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	f003 0320 	and.w	r3, r3, #32
 80047c8:	2b20      	cmp	r3, #32
 80047ca:	d103      	bne.n	80047d4 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80047cc:	68bb      	ldr	r3, [r7, #8]
 80047ce:	f043 0320 	orr.w	r3, r3, #32
 80047d2:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80047d4:	693b      	ldr	r3, [r7, #16]
 80047d6:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80047da:	461a      	mov	r2, r3
 80047dc:	68bb      	ldr	r3, [r7, #8]
 80047de:	6013      	str	r3, [r2, #0]
}
 80047e0:	bf00      	nop
 80047e2:	3718      	adds	r7, #24
 80047e4:	46bd      	mov	sp, r7
 80047e6:	bd80      	pop	{r7, pc}

080047e8 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b088      	sub	sp, #32
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d101      	bne.n	80047fa <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80047f6:	2301      	movs	r3, #1
 80047f8:	e128      	b.n	8004a4c <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004800:	b2db      	uxtb	r3, r3
 8004802:	2b00      	cmp	r3, #0
 8004804:	d109      	bne.n	800481a <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2200      	movs	r2, #0
 800480a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	4a90      	ldr	r2, [pc, #576]	; (8004a54 <HAL_I2S_Init+0x26c>)
 8004812:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8004814:	6878      	ldr	r0, [r7, #4]
 8004816:	f7fd fdb9 	bl	800238c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2202      	movs	r2, #2
 800481e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	69db      	ldr	r3, [r3, #28]
 8004828:	687a      	ldr	r2, [r7, #4]
 800482a:	6812      	ldr	r2, [r2, #0]
 800482c:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8004830:	f023 030f 	bic.w	r3, r3, #15
 8004834:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	2202      	movs	r2, #2
 800483c:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	695b      	ldr	r3, [r3, #20]
 8004842:	2b02      	cmp	r3, #2
 8004844:	d060      	beq.n	8004908 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	68db      	ldr	r3, [r3, #12]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d102      	bne.n	8004854 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800484e:	2310      	movs	r3, #16
 8004850:	617b      	str	r3, [r7, #20]
 8004852:	e001      	b.n	8004858 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8004854:	2320      	movs	r3, #32
 8004856:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	689b      	ldr	r3, [r3, #8]
 800485c:	2b20      	cmp	r3, #32
 800485e:	d802      	bhi.n	8004866 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8004860:	697b      	ldr	r3, [r7, #20]
 8004862:	005b      	lsls	r3, r3, #1
 8004864:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8004866:	2001      	movs	r0, #1
 8004868:	f001 f9d8 	bl	8005c1c <HAL_RCCEx_GetPeriphCLKFreq>
 800486c:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	691b      	ldr	r3, [r3, #16]
 8004872:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004876:	d125      	bne.n	80048c4 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	68db      	ldr	r3, [r3, #12]
 800487c:	2b00      	cmp	r3, #0
 800487e:	d010      	beq.n	80048a2 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004880:	697b      	ldr	r3, [r7, #20]
 8004882:	009b      	lsls	r3, r3, #2
 8004884:	68fa      	ldr	r2, [r7, #12]
 8004886:	fbb2 f2f3 	udiv	r2, r2, r3
 800488a:	4613      	mov	r3, r2
 800488c:	009b      	lsls	r3, r3, #2
 800488e:	4413      	add	r3, r2
 8004890:	005b      	lsls	r3, r3, #1
 8004892:	461a      	mov	r2, r3
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	695b      	ldr	r3, [r3, #20]
 8004898:	fbb2 f3f3 	udiv	r3, r2, r3
 800489c:	3305      	adds	r3, #5
 800489e:	613b      	str	r3, [r7, #16]
 80048a0:	e01f      	b.n	80048e2 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80048a2:	697b      	ldr	r3, [r7, #20]
 80048a4:	00db      	lsls	r3, r3, #3
 80048a6:	68fa      	ldr	r2, [r7, #12]
 80048a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80048ac:	4613      	mov	r3, r2
 80048ae:	009b      	lsls	r3, r3, #2
 80048b0:	4413      	add	r3, r2
 80048b2:	005b      	lsls	r3, r3, #1
 80048b4:	461a      	mov	r2, r3
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	695b      	ldr	r3, [r3, #20]
 80048ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80048be:	3305      	adds	r3, #5
 80048c0:	613b      	str	r3, [r7, #16]
 80048c2:	e00e      	b.n	80048e2 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80048c4:	68fa      	ldr	r2, [r7, #12]
 80048c6:	697b      	ldr	r3, [r7, #20]
 80048c8:	fbb2 f2f3 	udiv	r2, r2, r3
 80048cc:	4613      	mov	r3, r2
 80048ce:	009b      	lsls	r3, r3, #2
 80048d0:	4413      	add	r3, r2
 80048d2:	005b      	lsls	r3, r3, #1
 80048d4:	461a      	mov	r2, r3
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	695b      	ldr	r3, [r3, #20]
 80048da:	fbb2 f3f3 	udiv	r3, r2, r3
 80048de:	3305      	adds	r3, #5
 80048e0:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80048e2:	693b      	ldr	r3, [r7, #16]
 80048e4:	4a5c      	ldr	r2, [pc, #368]	; (8004a58 <HAL_I2S_Init+0x270>)
 80048e6:	fba2 2303 	umull	r2, r3, r2, r3
 80048ea:	08db      	lsrs	r3, r3, #3
 80048ec:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80048ee:	693b      	ldr	r3, [r7, #16]
 80048f0:	f003 0301 	and.w	r3, r3, #1
 80048f4:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80048f6:	693a      	ldr	r2, [r7, #16]
 80048f8:	69bb      	ldr	r3, [r7, #24]
 80048fa:	1ad3      	subs	r3, r2, r3
 80048fc:	085b      	lsrs	r3, r3, #1
 80048fe:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8004900:	69bb      	ldr	r3, [r7, #24]
 8004902:	021b      	lsls	r3, r3, #8
 8004904:	61bb      	str	r3, [r7, #24]
 8004906:	e003      	b.n	8004910 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8004908:	2302      	movs	r3, #2
 800490a:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 800490c:	2300      	movs	r3, #0
 800490e:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8004910:	69fb      	ldr	r3, [r7, #28]
 8004912:	2b01      	cmp	r3, #1
 8004914:	d902      	bls.n	800491c <HAL_I2S_Init+0x134>
 8004916:	69fb      	ldr	r3, [r7, #28]
 8004918:	2bff      	cmp	r3, #255	; 0xff
 800491a:	d907      	bls.n	800492c <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004920:	f043 0210 	orr.w	r2, r3, #16
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8004928:	2301      	movs	r3, #1
 800492a:	e08f      	b.n	8004a4c <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	691a      	ldr	r2, [r3, #16]
 8004930:	69bb      	ldr	r3, [r7, #24]
 8004932:	ea42 0103 	orr.w	r1, r2, r3
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	69fa      	ldr	r2, [r7, #28]
 800493c:	430a      	orrs	r2, r1
 800493e:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	69db      	ldr	r3, [r3, #28]
 8004946:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800494a:	f023 030f 	bic.w	r3, r3, #15
 800494e:	687a      	ldr	r2, [r7, #4]
 8004950:	6851      	ldr	r1, [r2, #4]
 8004952:	687a      	ldr	r2, [r7, #4]
 8004954:	6892      	ldr	r2, [r2, #8]
 8004956:	4311      	orrs	r1, r2
 8004958:	687a      	ldr	r2, [r7, #4]
 800495a:	68d2      	ldr	r2, [r2, #12]
 800495c:	4311      	orrs	r1, r2
 800495e:	687a      	ldr	r2, [r7, #4]
 8004960:	6992      	ldr	r2, [r2, #24]
 8004962:	430a      	orrs	r2, r1
 8004964:	431a      	orrs	r2, r3
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800496e:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6a1b      	ldr	r3, [r3, #32]
 8004974:	2b01      	cmp	r3, #1
 8004976:	d161      	bne.n	8004a3c <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	4a38      	ldr	r2, [pc, #224]	; (8004a5c <HAL_I2S_Init+0x274>)
 800497c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	4a37      	ldr	r2, [pc, #220]	; (8004a60 <HAL_I2S_Init+0x278>)
 8004984:	4293      	cmp	r3, r2
 8004986:	d101      	bne.n	800498c <HAL_I2S_Init+0x1a4>
 8004988:	4b36      	ldr	r3, [pc, #216]	; (8004a64 <HAL_I2S_Init+0x27c>)
 800498a:	e001      	b.n	8004990 <HAL_I2S_Init+0x1a8>
 800498c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004990:	69db      	ldr	r3, [r3, #28]
 8004992:	687a      	ldr	r2, [r7, #4]
 8004994:	6812      	ldr	r2, [r2, #0]
 8004996:	4932      	ldr	r1, [pc, #200]	; (8004a60 <HAL_I2S_Init+0x278>)
 8004998:	428a      	cmp	r2, r1
 800499a:	d101      	bne.n	80049a0 <HAL_I2S_Init+0x1b8>
 800499c:	4a31      	ldr	r2, [pc, #196]	; (8004a64 <HAL_I2S_Init+0x27c>)
 800499e:	e001      	b.n	80049a4 <HAL_I2S_Init+0x1bc>
 80049a0:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80049a4:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80049a8:	f023 030f 	bic.w	r3, r3, #15
 80049ac:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	4a2b      	ldr	r2, [pc, #172]	; (8004a60 <HAL_I2S_Init+0x278>)
 80049b4:	4293      	cmp	r3, r2
 80049b6:	d101      	bne.n	80049bc <HAL_I2S_Init+0x1d4>
 80049b8:	4b2a      	ldr	r3, [pc, #168]	; (8004a64 <HAL_I2S_Init+0x27c>)
 80049ba:	e001      	b.n	80049c0 <HAL_I2S_Init+0x1d8>
 80049bc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80049c0:	2202      	movs	r2, #2
 80049c2:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	4a25      	ldr	r2, [pc, #148]	; (8004a60 <HAL_I2S_Init+0x278>)
 80049ca:	4293      	cmp	r3, r2
 80049cc:	d101      	bne.n	80049d2 <HAL_I2S_Init+0x1ea>
 80049ce:	4b25      	ldr	r3, [pc, #148]	; (8004a64 <HAL_I2S_Init+0x27c>)
 80049d0:	e001      	b.n	80049d6 <HAL_I2S_Init+0x1ee>
 80049d2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80049d6:	69db      	ldr	r3, [r3, #28]
 80049d8:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	685b      	ldr	r3, [r3, #4]
 80049de:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80049e2:	d003      	beq.n	80049ec <HAL_I2S_Init+0x204>
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	685b      	ldr	r3, [r3, #4]
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d103      	bne.n	80049f4 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 80049ec:	f44f 7380 	mov.w	r3, #256	; 0x100
 80049f0:	613b      	str	r3, [r7, #16]
 80049f2:	e001      	b.n	80049f8 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 80049f4:	2300      	movs	r3, #0
 80049f6:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 80049f8:	693b      	ldr	r3, [r7, #16]
 80049fa:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	689b      	ldr	r3, [r3, #8]
 8004a00:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004a02:	4313      	orrs	r3, r2
 8004a04:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	68db      	ldr	r3, [r3, #12]
 8004a0a:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004a0c:	4313      	orrs	r3, r2
 8004a0e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	699b      	ldr	r3, [r3, #24]
 8004a14:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004a16:	4313      	orrs	r3, r2
 8004a18:	b29a      	uxth	r2, r3
 8004a1a:	897b      	ldrh	r3, [r7, #10]
 8004a1c:	4313      	orrs	r3, r2
 8004a1e:	b29b      	uxth	r3, r3
 8004a20:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004a24:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	4a0d      	ldr	r2, [pc, #52]	; (8004a60 <HAL_I2S_Init+0x278>)
 8004a2c:	4293      	cmp	r3, r2
 8004a2e:	d101      	bne.n	8004a34 <HAL_I2S_Init+0x24c>
 8004a30:	4b0c      	ldr	r3, [pc, #48]	; (8004a64 <HAL_I2S_Init+0x27c>)
 8004a32:	e001      	b.n	8004a38 <HAL_I2S_Init+0x250>
 8004a34:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004a38:	897a      	ldrh	r2, [r7, #10]
 8004a3a:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2200      	movs	r2, #0
 8004a40:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	2201      	movs	r2, #1
 8004a46:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8004a4a:	2300      	movs	r3, #0
}
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	3720      	adds	r7, #32
 8004a50:	46bd      	mov	sp, r7
 8004a52:	bd80      	pop	{r7, pc}
 8004a54:	08004b5f 	.word	0x08004b5f
 8004a58:	cccccccd 	.word	0xcccccccd
 8004a5c:	08004c75 	.word	0x08004c75
 8004a60:	40003800 	.word	0x40003800
 8004a64:	40003400 	.word	0x40003400

08004a68 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004a68:	b480      	push	{r7}
 8004a6a:	b083      	sub	sp, #12
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8004a70:	bf00      	nop
 8004a72:	370c      	adds	r7, #12
 8004a74:	46bd      	mov	sp, r7
 8004a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7a:	4770      	bx	lr

08004a7c <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004a7c:	b480      	push	{r7}
 8004a7e:	b083      	sub	sp, #12
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8004a84:	bf00      	nop
 8004a86:	370c      	adds	r7, #12
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8e:	4770      	bx	lr

08004a90 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8004a90:	b480      	push	{r7}
 8004a92:	b083      	sub	sp, #12
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8004a98:	bf00      	nop
 8004a9a:	370c      	adds	r7, #12
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa2:	4770      	bx	lr

08004aa4 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b082      	sub	sp, #8
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ab0:	881a      	ldrh	r2, [r3, #0]
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004abc:	1c9a      	adds	r2, r3, #2
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ac6:	b29b      	uxth	r3, r3
 8004ac8:	3b01      	subs	r3, #1
 8004aca:	b29a      	uxth	r2, r3
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ad4:	b29b      	uxth	r3, r3
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d10e      	bne.n	8004af8 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	685a      	ldr	r2, [r3, #4]
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004ae8:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	2201      	movs	r2, #1
 8004aee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8004af2:	6878      	ldr	r0, [r7, #4]
 8004af4:	f7ff ffb8 	bl	8004a68 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004af8:	bf00      	nop
 8004afa:	3708      	adds	r7, #8
 8004afc:	46bd      	mov	sp, r7
 8004afe:	bd80      	pop	{r7, pc}

08004b00 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b082      	sub	sp, #8
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	68da      	ldr	r2, [r3, #12]
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b12:	b292      	uxth	r2, r2
 8004b14:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b1a:	1c9a      	adds	r2, r3, #2
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004b24:	b29b      	uxth	r3, r3
 8004b26:	3b01      	subs	r3, #1
 8004b28:	b29a      	uxth	r2, r3
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004b32:	b29b      	uxth	r3, r3
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d10e      	bne.n	8004b56 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	685a      	ldr	r2, [r3, #4]
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004b46:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2201      	movs	r2, #1
 8004b4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8004b50:	6878      	ldr	r0, [r7, #4]
 8004b52:	f7ff ff93 	bl	8004a7c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004b56:	bf00      	nop
 8004b58:	3708      	adds	r7, #8
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	bd80      	pop	{r7, pc}

08004b5e <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004b5e:	b580      	push	{r7, lr}
 8004b60:	b086      	sub	sp, #24
 8004b62:	af00      	add	r7, sp, #0
 8004b64:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	689b      	ldr	r3, [r3, #8]
 8004b6c:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004b74:	b2db      	uxtb	r3, r3
 8004b76:	2b04      	cmp	r3, #4
 8004b78:	d13a      	bne.n	8004bf0 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8004b7a:	697b      	ldr	r3, [r7, #20]
 8004b7c:	f003 0301 	and.w	r3, r3, #1
 8004b80:	2b01      	cmp	r3, #1
 8004b82:	d109      	bne.n	8004b98 <I2S_IRQHandler+0x3a>
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	685b      	ldr	r3, [r3, #4]
 8004b8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b8e:	2b40      	cmp	r3, #64	; 0x40
 8004b90:	d102      	bne.n	8004b98 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8004b92:	6878      	ldr	r0, [r7, #4]
 8004b94:	f7ff ffb4 	bl	8004b00 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004b98:	697b      	ldr	r3, [r7, #20]
 8004b9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b9e:	2b40      	cmp	r3, #64	; 0x40
 8004ba0:	d126      	bne.n	8004bf0 <I2S_IRQHandler+0x92>
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	685b      	ldr	r3, [r3, #4]
 8004ba8:	f003 0320 	and.w	r3, r3, #32
 8004bac:	2b20      	cmp	r3, #32
 8004bae:	d11f      	bne.n	8004bf0 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	685a      	ldr	r2, [r3, #4]
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004bbe:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004bc0:	2300      	movs	r3, #0
 8004bc2:	613b      	str	r3, [r7, #16]
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	68db      	ldr	r3, [r3, #12]
 8004bca:	613b      	str	r3, [r7, #16]
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	689b      	ldr	r3, [r3, #8]
 8004bd2:	613b      	str	r3, [r7, #16]
 8004bd4:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	2201      	movs	r2, #1
 8004bda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004be2:	f043 0202 	orr.w	r2, r3, #2
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004bea:	6878      	ldr	r0, [r7, #4]
 8004bec:	f7ff ff50 	bl	8004a90 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004bf6:	b2db      	uxtb	r3, r3
 8004bf8:	2b03      	cmp	r3, #3
 8004bfa:	d136      	bne.n	8004c6a <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8004bfc:	697b      	ldr	r3, [r7, #20]
 8004bfe:	f003 0302 	and.w	r3, r3, #2
 8004c02:	2b02      	cmp	r3, #2
 8004c04:	d109      	bne.n	8004c1a <I2S_IRQHandler+0xbc>
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	685b      	ldr	r3, [r3, #4]
 8004c0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c10:	2b80      	cmp	r3, #128	; 0x80
 8004c12:	d102      	bne.n	8004c1a <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8004c14:	6878      	ldr	r0, [r7, #4]
 8004c16:	f7ff ff45 	bl	8004aa4 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004c1a:	697b      	ldr	r3, [r7, #20]
 8004c1c:	f003 0308 	and.w	r3, r3, #8
 8004c20:	2b08      	cmp	r3, #8
 8004c22:	d122      	bne.n	8004c6a <I2S_IRQHandler+0x10c>
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	685b      	ldr	r3, [r3, #4]
 8004c2a:	f003 0320 	and.w	r3, r3, #32
 8004c2e:	2b20      	cmp	r3, #32
 8004c30:	d11b      	bne.n	8004c6a <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	685a      	ldr	r2, [r3, #4]
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004c40:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004c42:	2300      	movs	r3, #0
 8004c44:	60fb      	str	r3, [r7, #12]
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	689b      	ldr	r3, [r3, #8]
 8004c4c:	60fb      	str	r3, [r7, #12]
 8004c4e:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2201      	movs	r2, #1
 8004c54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c5c:	f043 0204 	orr.w	r2, r3, #4
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004c64:	6878      	ldr	r0, [r7, #4]
 8004c66:	f7ff ff13 	bl	8004a90 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004c6a:	bf00      	nop
 8004c6c:	3718      	adds	r7, #24
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	bd80      	pop	{r7, pc}
	...

08004c74 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b088      	sub	sp, #32
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	689b      	ldr	r3, [r3, #8]
 8004c82:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	4a92      	ldr	r2, [pc, #584]	; (8004ed4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004c8a:	4293      	cmp	r3, r2
 8004c8c:	d101      	bne.n	8004c92 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8004c8e:	4b92      	ldr	r3, [pc, #584]	; (8004ed8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004c90:	e001      	b.n	8004c96 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8004c92:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004c96:	689b      	ldr	r3, [r3, #8]
 8004c98:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	685b      	ldr	r3, [r3, #4]
 8004ca0:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	4a8b      	ldr	r2, [pc, #556]	; (8004ed4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d101      	bne.n	8004cb0 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8004cac:	4b8a      	ldr	r3, [pc, #552]	; (8004ed8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004cae:	e001      	b.n	8004cb4 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8004cb0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004cb4:	685b      	ldr	r3, [r3, #4]
 8004cb6:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	685b      	ldr	r3, [r3, #4]
 8004cbc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004cc0:	d004      	beq.n	8004ccc <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	685b      	ldr	r3, [r3, #4]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	f040 8099 	bne.w	8004dfe <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8004ccc:	69fb      	ldr	r3, [r7, #28]
 8004cce:	f003 0302 	and.w	r3, r3, #2
 8004cd2:	2b02      	cmp	r3, #2
 8004cd4:	d107      	bne.n	8004ce6 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8004cd6:	697b      	ldr	r3, [r7, #20]
 8004cd8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d002      	beq.n	8004ce6 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8004ce0:	6878      	ldr	r0, [r7, #4]
 8004ce2:	f000 f925 	bl	8004f30 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8004ce6:	69bb      	ldr	r3, [r7, #24]
 8004ce8:	f003 0301 	and.w	r3, r3, #1
 8004cec:	2b01      	cmp	r3, #1
 8004cee:	d107      	bne.n	8004d00 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8004cf0:	693b      	ldr	r3, [r7, #16]
 8004cf2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d002      	beq.n	8004d00 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8004cfa:	6878      	ldr	r0, [r7, #4]
 8004cfc:	f000 f9c8 	bl	8005090 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004d00:	69bb      	ldr	r3, [r7, #24]
 8004d02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d06:	2b40      	cmp	r3, #64	; 0x40
 8004d08:	d13a      	bne.n	8004d80 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8004d0a:	693b      	ldr	r3, [r7, #16]
 8004d0c:	f003 0320 	and.w	r3, r3, #32
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d035      	beq.n	8004d80 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4a6e      	ldr	r2, [pc, #440]	; (8004ed4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d101      	bne.n	8004d22 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8004d1e:	4b6e      	ldr	r3, [pc, #440]	; (8004ed8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004d20:	e001      	b.n	8004d26 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8004d22:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004d26:	685a      	ldr	r2, [r3, #4]
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	4969      	ldr	r1, [pc, #420]	; (8004ed4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004d2e:	428b      	cmp	r3, r1
 8004d30:	d101      	bne.n	8004d36 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8004d32:	4b69      	ldr	r3, [pc, #420]	; (8004ed8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004d34:	e001      	b.n	8004d3a <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8004d36:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004d3a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004d3e:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	685a      	ldr	r2, [r3, #4]
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004d4e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004d50:	2300      	movs	r3, #0
 8004d52:	60fb      	str	r3, [r7, #12]
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	68db      	ldr	r3, [r3, #12]
 8004d5a:	60fb      	str	r3, [r7, #12]
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	689b      	ldr	r3, [r3, #8]
 8004d62:	60fb      	str	r3, [r7, #12]
 8004d64:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	2201      	movs	r2, #1
 8004d6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d72:	f043 0202 	orr.w	r2, r3, #2
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004d7a:	6878      	ldr	r0, [r7, #4]
 8004d7c:	f7ff fe88 	bl	8004a90 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004d80:	69fb      	ldr	r3, [r7, #28]
 8004d82:	f003 0308 	and.w	r3, r3, #8
 8004d86:	2b08      	cmp	r3, #8
 8004d88:	f040 80c3 	bne.w	8004f12 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8004d8c:	697b      	ldr	r3, [r7, #20]
 8004d8e:	f003 0320 	and.w	r3, r3, #32
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	f000 80bd 	beq.w	8004f12 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	685a      	ldr	r2, [r3, #4]
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004da6:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	4a49      	ldr	r2, [pc, #292]	; (8004ed4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d101      	bne.n	8004db6 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8004db2:	4b49      	ldr	r3, [pc, #292]	; (8004ed8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004db4:	e001      	b.n	8004dba <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8004db6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004dba:	685a      	ldr	r2, [r3, #4]
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	4944      	ldr	r1, [pc, #272]	; (8004ed4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004dc2:	428b      	cmp	r3, r1
 8004dc4:	d101      	bne.n	8004dca <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8004dc6:	4b44      	ldr	r3, [pc, #272]	; (8004ed8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004dc8:	e001      	b.n	8004dce <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8004dca:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004dce:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004dd2:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004dd4:	2300      	movs	r3, #0
 8004dd6:	60bb      	str	r3, [r7, #8]
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	689b      	ldr	r3, [r3, #8]
 8004dde:	60bb      	str	r3, [r7, #8]
 8004de0:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	2201      	movs	r2, #1
 8004de6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dee:	f043 0204 	orr.w	r2, r3, #4
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004df6:	6878      	ldr	r0, [r7, #4]
 8004df8:	f7ff fe4a 	bl	8004a90 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004dfc:	e089      	b.n	8004f12 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8004dfe:	69bb      	ldr	r3, [r7, #24]
 8004e00:	f003 0302 	and.w	r3, r3, #2
 8004e04:	2b02      	cmp	r3, #2
 8004e06:	d107      	bne.n	8004e18 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8004e08:	693b      	ldr	r3, [r7, #16]
 8004e0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d002      	beq.n	8004e18 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8004e12:	6878      	ldr	r0, [r7, #4]
 8004e14:	f000 f8be 	bl	8004f94 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8004e18:	69fb      	ldr	r3, [r7, #28]
 8004e1a:	f003 0301 	and.w	r3, r3, #1
 8004e1e:	2b01      	cmp	r3, #1
 8004e20:	d107      	bne.n	8004e32 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8004e22:	697b      	ldr	r3, [r7, #20]
 8004e24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d002      	beq.n	8004e32 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8004e2c:	6878      	ldr	r0, [r7, #4]
 8004e2e:	f000 f8fd 	bl	800502c <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004e32:	69fb      	ldr	r3, [r7, #28]
 8004e34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e38:	2b40      	cmp	r3, #64	; 0x40
 8004e3a:	d12f      	bne.n	8004e9c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8004e3c:	697b      	ldr	r3, [r7, #20]
 8004e3e:	f003 0320 	and.w	r3, r3, #32
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d02a      	beq.n	8004e9c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	685a      	ldr	r2, [r3, #4]
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004e54:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	4a1e      	ldr	r2, [pc, #120]	; (8004ed4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	d101      	bne.n	8004e64 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8004e60:	4b1d      	ldr	r3, [pc, #116]	; (8004ed8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004e62:	e001      	b.n	8004e68 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8004e64:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004e68:	685a      	ldr	r2, [r3, #4]
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	4919      	ldr	r1, [pc, #100]	; (8004ed4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004e70:	428b      	cmp	r3, r1
 8004e72:	d101      	bne.n	8004e78 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8004e74:	4b18      	ldr	r3, [pc, #96]	; (8004ed8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004e76:	e001      	b.n	8004e7c <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8004e78:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004e7c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004e80:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	2201      	movs	r2, #1
 8004e86:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e8e:	f043 0202 	orr.w	r2, r3, #2
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004e96:	6878      	ldr	r0, [r7, #4]
 8004e98:	f7ff fdfa 	bl	8004a90 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004e9c:	69bb      	ldr	r3, [r7, #24]
 8004e9e:	f003 0308 	and.w	r3, r3, #8
 8004ea2:	2b08      	cmp	r3, #8
 8004ea4:	d136      	bne.n	8004f14 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8004ea6:	693b      	ldr	r3, [r7, #16]
 8004ea8:	f003 0320 	and.w	r3, r3, #32
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d031      	beq.n	8004f14 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	4a07      	ldr	r2, [pc, #28]	; (8004ed4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004eb6:	4293      	cmp	r3, r2
 8004eb8:	d101      	bne.n	8004ebe <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8004eba:	4b07      	ldr	r3, [pc, #28]	; (8004ed8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004ebc:	e001      	b.n	8004ec2 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8004ebe:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004ec2:	685a      	ldr	r2, [r3, #4]
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	4902      	ldr	r1, [pc, #8]	; (8004ed4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004eca:	428b      	cmp	r3, r1
 8004ecc:	d106      	bne.n	8004edc <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8004ece:	4b02      	ldr	r3, [pc, #8]	; (8004ed8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004ed0:	e006      	b.n	8004ee0 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8004ed2:	bf00      	nop
 8004ed4:	40003800 	.word	0x40003800
 8004ed8:	40003400 	.word	0x40003400
 8004edc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004ee0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004ee4:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	685a      	ldr	r2, [r3, #4]
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004ef4:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	2201      	movs	r2, #1
 8004efa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f02:	f043 0204 	orr.w	r2, r3, #4
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004f0a:	6878      	ldr	r0, [r7, #4]
 8004f0c:	f7ff fdc0 	bl	8004a90 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004f10:	e000      	b.n	8004f14 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004f12:	bf00      	nop
}
 8004f14:	bf00      	nop
 8004f16:	3720      	adds	r7, #32
 8004f18:	46bd      	mov	sp, r7
 8004f1a:	bd80      	pop	{r7, pc}

08004f1c <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004f1c:	b480      	push	{r7}
 8004f1e:	b083      	sub	sp, #12
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8004f24:	bf00      	nop
 8004f26:	370c      	adds	r7, #12
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2e:	4770      	bx	lr

08004f30 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b082      	sub	sp, #8
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f3c:	1c99      	adds	r1, r3, #2
 8004f3e:	687a      	ldr	r2, [r7, #4]
 8004f40:	6251      	str	r1, [r2, #36]	; 0x24
 8004f42:	881a      	ldrh	r2, [r3, #0]
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f4e:	b29b      	uxth	r3, r3
 8004f50:	3b01      	subs	r3, #1
 8004f52:	b29a      	uxth	r2, r3
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f5c:	b29b      	uxth	r3, r3
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d113      	bne.n	8004f8a <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	685a      	ldr	r2, [r3, #4]
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004f70:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004f76:	b29b      	uxth	r3, r3
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d106      	bne.n	8004f8a <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2201      	movs	r2, #1
 8004f80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004f84:	6878      	ldr	r0, [r7, #4]
 8004f86:	f7ff ffc9 	bl	8004f1c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004f8a:	bf00      	nop
 8004f8c:	3708      	adds	r7, #8
 8004f8e:	46bd      	mov	sp, r7
 8004f90:	bd80      	pop	{r7, pc}
	...

08004f94 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	b082      	sub	sp, #8
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fa0:	1c99      	adds	r1, r3, #2
 8004fa2:	687a      	ldr	r2, [r7, #4]
 8004fa4:	6251      	str	r1, [r2, #36]	; 0x24
 8004fa6:	8819      	ldrh	r1, [r3, #0]
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	4a1d      	ldr	r2, [pc, #116]	; (8005024 <I2SEx_TxISR_I2SExt+0x90>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d101      	bne.n	8004fb6 <I2SEx_TxISR_I2SExt+0x22>
 8004fb2:	4b1d      	ldr	r3, [pc, #116]	; (8005028 <I2SEx_TxISR_I2SExt+0x94>)
 8004fb4:	e001      	b.n	8004fba <I2SEx_TxISR_I2SExt+0x26>
 8004fb6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004fba:	460a      	mov	r2, r1
 8004fbc:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fc2:	b29b      	uxth	r3, r3
 8004fc4:	3b01      	subs	r3, #1
 8004fc6:	b29a      	uxth	r2, r3
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fd0:	b29b      	uxth	r3, r3
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d121      	bne.n	800501a <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	4a12      	ldr	r2, [pc, #72]	; (8005024 <I2SEx_TxISR_I2SExt+0x90>)
 8004fdc:	4293      	cmp	r3, r2
 8004fde:	d101      	bne.n	8004fe4 <I2SEx_TxISR_I2SExt+0x50>
 8004fe0:	4b11      	ldr	r3, [pc, #68]	; (8005028 <I2SEx_TxISR_I2SExt+0x94>)
 8004fe2:	e001      	b.n	8004fe8 <I2SEx_TxISR_I2SExt+0x54>
 8004fe4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004fe8:	685a      	ldr	r2, [r3, #4]
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	490d      	ldr	r1, [pc, #52]	; (8005024 <I2SEx_TxISR_I2SExt+0x90>)
 8004ff0:	428b      	cmp	r3, r1
 8004ff2:	d101      	bne.n	8004ff8 <I2SEx_TxISR_I2SExt+0x64>
 8004ff4:	4b0c      	ldr	r3, [pc, #48]	; (8005028 <I2SEx_TxISR_I2SExt+0x94>)
 8004ff6:	e001      	b.n	8004ffc <I2SEx_TxISR_I2SExt+0x68>
 8004ff8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004ffc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005000:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005006:	b29b      	uxth	r3, r3
 8005008:	2b00      	cmp	r3, #0
 800500a:	d106      	bne.n	800501a <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2201      	movs	r2, #1
 8005010:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005014:	6878      	ldr	r0, [r7, #4]
 8005016:	f7ff ff81 	bl	8004f1c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800501a:	bf00      	nop
 800501c:	3708      	adds	r7, #8
 800501e:	46bd      	mov	sp, r7
 8005020:	bd80      	pop	{r7, pc}
 8005022:	bf00      	nop
 8005024:	40003800 	.word	0x40003800
 8005028:	40003400 	.word	0x40003400

0800502c <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800502c:	b580      	push	{r7, lr}
 800502e:	b082      	sub	sp, #8
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	68d8      	ldr	r0, [r3, #12]
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800503e:	1c99      	adds	r1, r3, #2
 8005040:	687a      	ldr	r2, [r7, #4]
 8005042:	62d1      	str	r1, [r2, #44]	; 0x2c
 8005044:	b282      	uxth	r2, r0
 8005046:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800504c:	b29b      	uxth	r3, r3
 800504e:	3b01      	subs	r3, #1
 8005050:	b29a      	uxth	r2, r3
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800505a:	b29b      	uxth	r3, r3
 800505c:	2b00      	cmp	r3, #0
 800505e:	d113      	bne.n	8005088 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	685a      	ldr	r2, [r3, #4]
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800506e:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005074:	b29b      	uxth	r3, r3
 8005076:	2b00      	cmp	r3, #0
 8005078:	d106      	bne.n	8005088 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	2201      	movs	r2, #1
 800507e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005082:	6878      	ldr	r0, [r7, #4]
 8005084:	f7ff ff4a 	bl	8004f1c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005088:	bf00      	nop
 800508a:	3708      	adds	r7, #8
 800508c:	46bd      	mov	sp, r7
 800508e:	bd80      	pop	{r7, pc}

08005090 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b082      	sub	sp, #8
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	4a20      	ldr	r2, [pc, #128]	; (8005120 <I2SEx_RxISR_I2SExt+0x90>)
 800509e:	4293      	cmp	r3, r2
 80050a0:	d101      	bne.n	80050a6 <I2SEx_RxISR_I2SExt+0x16>
 80050a2:	4b20      	ldr	r3, [pc, #128]	; (8005124 <I2SEx_RxISR_I2SExt+0x94>)
 80050a4:	e001      	b.n	80050aa <I2SEx_RxISR_I2SExt+0x1a>
 80050a6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80050aa:	68d8      	ldr	r0, [r3, #12]
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050b0:	1c99      	adds	r1, r3, #2
 80050b2:	687a      	ldr	r2, [r7, #4]
 80050b4:	62d1      	str	r1, [r2, #44]	; 0x2c
 80050b6:	b282      	uxth	r2, r0
 80050b8:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80050be:	b29b      	uxth	r3, r3
 80050c0:	3b01      	subs	r3, #1
 80050c2:	b29a      	uxth	r2, r3
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80050cc:	b29b      	uxth	r3, r3
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d121      	bne.n	8005116 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	4a12      	ldr	r2, [pc, #72]	; (8005120 <I2SEx_RxISR_I2SExt+0x90>)
 80050d8:	4293      	cmp	r3, r2
 80050da:	d101      	bne.n	80050e0 <I2SEx_RxISR_I2SExt+0x50>
 80050dc:	4b11      	ldr	r3, [pc, #68]	; (8005124 <I2SEx_RxISR_I2SExt+0x94>)
 80050de:	e001      	b.n	80050e4 <I2SEx_RxISR_I2SExt+0x54>
 80050e0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80050e4:	685a      	ldr	r2, [r3, #4]
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	490d      	ldr	r1, [pc, #52]	; (8005120 <I2SEx_RxISR_I2SExt+0x90>)
 80050ec:	428b      	cmp	r3, r1
 80050ee:	d101      	bne.n	80050f4 <I2SEx_RxISR_I2SExt+0x64>
 80050f0:	4b0c      	ldr	r3, [pc, #48]	; (8005124 <I2SEx_RxISR_I2SExt+0x94>)
 80050f2:	e001      	b.n	80050f8 <I2SEx_RxISR_I2SExt+0x68>
 80050f4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80050f8:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80050fc:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005102:	b29b      	uxth	r3, r3
 8005104:	2b00      	cmp	r3, #0
 8005106:	d106      	bne.n	8005116 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2201      	movs	r2, #1
 800510c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005110:	6878      	ldr	r0, [r7, #4]
 8005112:	f7ff ff03 	bl	8004f1c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005116:	bf00      	nop
 8005118:	3708      	adds	r7, #8
 800511a:	46bd      	mov	sp, r7
 800511c:	bd80      	pop	{r7, pc}
 800511e:	bf00      	nop
 8005120:	40003800 	.word	0x40003800
 8005124:	40003400 	.word	0x40003400

08005128 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	b086      	sub	sp, #24
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2b00      	cmp	r3, #0
 8005134:	d101      	bne.n	800513a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005136:	2301      	movs	r3, #1
 8005138:	e267      	b.n	800560a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f003 0301 	and.w	r3, r3, #1
 8005142:	2b00      	cmp	r3, #0
 8005144:	d075      	beq.n	8005232 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005146:	4b88      	ldr	r3, [pc, #544]	; (8005368 <HAL_RCC_OscConfig+0x240>)
 8005148:	689b      	ldr	r3, [r3, #8]
 800514a:	f003 030c 	and.w	r3, r3, #12
 800514e:	2b04      	cmp	r3, #4
 8005150:	d00c      	beq.n	800516c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005152:	4b85      	ldr	r3, [pc, #532]	; (8005368 <HAL_RCC_OscConfig+0x240>)
 8005154:	689b      	ldr	r3, [r3, #8]
 8005156:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800515a:	2b08      	cmp	r3, #8
 800515c:	d112      	bne.n	8005184 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800515e:	4b82      	ldr	r3, [pc, #520]	; (8005368 <HAL_RCC_OscConfig+0x240>)
 8005160:	685b      	ldr	r3, [r3, #4]
 8005162:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005166:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800516a:	d10b      	bne.n	8005184 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800516c:	4b7e      	ldr	r3, [pc, #504]	; (8005368 <HAL_RCC_OscConfig+0x240>)
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005174:	2b00      	cmp	r3, #0
 8005176:	d05b      	beq.n	8005230 <HAL_RCC_OscConfig+0x108>
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	685b      	ldr	r3, [r3, #4]
 800517c:	2b00      	cmp	r3, #0
 800517e:	d157      	bne.n	8005230 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005180:	2301      	movs	r3, #1
 8005182:	e242      	b.n	800560a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	685b      	ldr	r3, [r3, #4]
 8005188:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800518c:	d106      	bne.n	800519c <HAL_RCC_OscConfig+0x74>
 800518e:	4b76      	ldr	r3, [pc, #472]	; (8005368 <HAL_RCC_OscConfig+0x240>)
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	4a75      	ldr	r2, [pc, #468]	; (8005368 <HAL_RCC_OscConfig+0x240>)
 8005194:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005198:	6013      	str	r3, [r2, #0]
 800519a:	e01d      	b.n	80051d8 <HAL_RCC_OscConfig+0xb0>
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	685b      	ldr	r3, [r3, #4]
 80051a0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80051a4:	d10c      	bne.n	80051c0 <HAL_RCC_OscConfig+0x98>
 80051a6:	4b70      	ldr	r3, [pc, #448]	; (8005368 <HAL_RCC_OscConfig+0x240>)
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	4a6f      	ldr	r2, [pc, #444]	; (8005368 <HAL_RCC_OscConfig+0x240>)
 80051ac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80051b0:	6013      	str	r3, [r2, #0]
 80051b2:	4b6d      	ldr	r3, [pc, #436]	; (8005368 <HAL_RCC_OscConfig+0x240>)
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	4a6c      	ldr	r2, [pc, #432]	; (8005368 <HAL_RCC_OscConfig+0x240>)
 80051b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80051bc:	6013      	str	r3, [r2, #0]
 80051be:	e00b      	b.n	80051d8 <HAL_RCC_OscConfig+0xb0>
 80051c0:	4b69      	ldr	r3, [pc, #420]	; (8005368 <HAL_RCC_OscConfig+0x240>)
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	4a68      	ldr	r2, [pc, #416]	; (8005368 <HAL_RCC_OscConfig+0x240>)
 80051c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80051ca:	6013      	str	r3, [r2, #0]
 80051cc:	4b66      	ldr	r3, [pc, #408]	; (8005368 <HAL_RCC_OscConfig+0x240>)
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	4a65      	ldr	r2, [pc, #404]	; (8005368 <HAL_RCC_OscConfig+0x240>)
 80051d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80051d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	685b      	ldr	r3, [r3, #4]
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d013      	beq.n	8005208 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051e0:	f7fd fb56 	bl	8002890 <HAL_GetTick>
 80051e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80051e6:	e008      	b.n	80051fa <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80051e8:	f7fd fb52 	bl	8002890 <HAL_GetTick>
 80051ec:	4602      	mov	r2, r0
 80051ee:	693b      	ldr	r3, [r7, #16]
 80051f0:	1ad3      	subs	r3, r2, r3
 80051f2:	2b64      	cmp	r3, #100	; 0x64
 80051f4:	d901      	bls.n	80051fa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80051f6:	2303      	movs	r3, #3
 80051f8:	e207      	b.n	800560a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80051fa:	4b5b      	ldr	r3, [pc, #364]	; (8005368 <HAL_RCC_OscConfig+0x240>)
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005202:	2b00      	cmp	r3, #0
 8005204:	d0f0      	beq.n	80051e8 <HAL_RCC_OscConfig+0xc0>
 8005206:	e014      	b.n	8005232 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005208:	f7fd fb42 	bl	8002890 <HAL_GetTick>
 800520c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800520e:	e008      	b.n	8005222 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005210:	f7fd fb3e 	bl	8002890 <HAL_GetTick>
 8005214:	4602      	mov	r2, r0
 8005216:	693b      	ldr	r3, [r7, #16]
 8005218:	1ad3      	subs	r3, r2, r3
 800521a:	2b64      	cmp	r3, #100	; 0x64
 800521c:	d901      	bls.n	8005222 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800521e:	2303      	movs	r3, #3
 8005220:	e1f3      	b.n	800560a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005222:	4b51      	ldr	r3, [pc, #324]	; (8005368 <HAL_RCC_OscConfig+0x240>)
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800522a:	2b00      	cmp	r3, #0
 800522c:	d1f0      	bne.n	8005210 <HAL_RCC_OscConfig+0xe8>
 800522e:	e000      	b.n	8005232 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005230:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f003 0302 	and.w	r3, r3, #2
 800523a:	2b00      	cmp	r3, #0
 800523c:	d063      	beq.n	8005306 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800523e:	4b4a      	ldr	r3, [pc, #296]	; (8005368 <HAL_RCC_OscConfig+0x240>)
 8005240:	689b      	ldr	r3, [r3, #8]
 8005242:	f003 030c 	and.w	r3, r3, #12
 8005246:	2b00      	cmp	r3, #0
 8005248:	d00b      	beq.n	8005262 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800524a:	4b47      	ldr	r3, [pc, #284]	; (8005368 <HAL_RCC_OscConfig+0x240>)
 800524c:	689b      	ldr	r3, [r3, #8]
 800524e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005252:	2b08      	cmp	r3, #8
 8005254:	d11c      	bne.n	8005290 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005256:	4b44      	ldr	r3, [pc, #272]	; (8005368 <HAL_RCC_OscConfig+0x240>)
 8005258:	685b      	ldr	r3, [r3, #4]
 800525a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800525e:	2b00      	cmp	r3, #0
 8005260:	d116      	bne.n	8005290 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005262:	4b41      	ldr	r3, [pc, #260]	; (8005368 <HAL_RCC_OscConfig+0x240>)
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f003 0302 	and.w	r3, r3, #2
 800526a:	2b00      	cmp	r3, #0
 800526c:	d005      	beq.n	800527a <HAL_RCC_OscConfig+0x152>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	68db      	ldr	r3, [r3, #12]
 8005272:	2b01      	cmp	r3, #1
 8005274:	d001      	beq.n	800527a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005276:	2301      	movs	r3, #1
 8005278:	e1c7      	b.n	800560a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800527a:	4b3b      	ldr	r3, [pc, #236]	; (8005368 <HAL_RCC_OscConfig+0x240>)
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	691b      	ldr	r3, [r3, #16]
 8005286:	00db      	lsls	r3, r3, #3
 8005288:	4937      	ldr	r1, [pc, #220]	; (8005368 <HAL_RCC_OscConfig+0x240>)
 800528a:	4313      	orrs	r3, r2
 800528c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800528e:	e03a      	b.n	8005306 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	68db      	ldr	r3, [r3, #12]
 8005294:	2b00      	cmp	r3, #0
 8005296:	d020      	beq.n	80052da <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005298:	4b34      	ldr	r3, [pc, #208]	; (800536c <HAL_RCC_OscConfig+0x244>)
 800529a:	2201      	movs	r2, #1
 800529c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800529e:	f7fd faf7 	bl	8002890 <HAL_GetTick>
 80052a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052a4:	e008      	b.n	80052b8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80052a6:	f7fd faf3 	bl	8002890 <HAL_GetTick>
 80052aa:	4602      	mov	r2, r0
 80052ac:	693b      	ldr	r3, [r7, #16]
 80052ae:	1ad3      	subs	r3, r2, r3
 80052b0:	2b02      	cmp	r3, #2
 80052b2:	d901      	bls.n	80052b8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80052b4:	2303      	movs	r3, #3
 80052b6:	e1a8      	b.n	800560a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052b8:	4b2b      	ldr	r3, [pc, #172]	; (8005368 <HAL_RCC_OscConfig+0x240>)
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f003 0302 	and.w	r3, r3, #2
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d0f0      	beq.n	80052a6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80052c4:	4b28      	ldr	r3, [pc, #160]	; (8005368 <HAL_RCC_OscConfig+0x240>)
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	691b      	ldr	r3, [r3, #16]
 80052d0:	00db      	lsls	r3, r3, #3
 80052d2:	4925      	ldr	r1, [pc, #148]	; (8005368 <HAL_RCC_OscConfig+0x240>)
 80052d4:	4313      	orrs	r3, r2
 80052d6:	600b      	str	r3, [r1, #0]
 80052d8:	e015      	b.n	8005306 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80052da:	4b24      	ldr	r3, [pc, #144]	; (800536c <HAL_RCC_OscConfig+0x244>)
 80052dc:	2200      	movs	r2, #0
 80052de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052e0:	f7fd fad6 	bl	8002890 <HAL_GetTick>
 80052e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80052e6:	e008      	b.n	80052fa <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80052e8:	f7fd fad2 	bl	8002890 <HAL_GetTick>
 80052ec:	4602      	mov	r2, r0
 80052ee:	693b      	ldr	r3, [r7, #16]
 80052f0:	1ad3      	subs	r3, r2, r3
 80052f2:	2b02      	cmp	r3, #2
 80052f4:	d901      	bls.n	80052fa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80052f6:	2303      	movs	r3, #3
 80052f8:	e187      	b.n	800560a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80052fa:	4b1b      	ldr	r3, [pc, #108]	; (8005368 <HAL_RCC_OscConfig+0x240>)
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f003 0302 	and.w	r3, r3, #2
 8005302:	2b00      	cmp	r3, #0
 8005304:	d1f0      	bne.n	80052e8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f003 0308 	and.w	r3, r3, #8
 800530e:	2b00      	cmp	r3, #0
 8005310:	d036      	beq.n	8005380 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	695b      	ldr	r3, [r3, #20]
 8005316:	2b00      	cmp	r3, #0
 8005318:	d016      	beq.n	8005348 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800531a:	4b15      	ldr	r3, [pc, #84]	; (8005370 <HAL_RCC_OscConfig+0x248>)
 800531c:	2201      	movs	r2, #1
 800531e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005320:	f7fd fab6 	bl	8002890 <HAL_GetTick>
 8005324:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005326:	e008      	b.n	800533a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005328:	f7fd fab2 	bl	8002890 <HAL_GetTick>
 800532c:	4602      	mov	r2, r0
 800532e:	693b      	ldr	r3, [r7, #16]
 8005330:	1ad3      	subs	r3, r2, r3
 8005332:	2b02      	cmp	r3, #2
 8005334:	d901      	bls.n	800533a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005336:	2303      	movs	r3, #3
 8005338:	e167      	b.n	800560a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800533a:	4b0b      	ldr	r3, [pc, #44]	; (8005368 <HAL_RCC_OscConfig+0x240>)
 800533c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800533e:	f003 0302 	and.w	r3, r3, #2
 8005342:	2b00      	cmp	r3, #0
 8005344:	d0f0      	beq.n	8005328 <HAL_RCC_OscConfig+0x200>
 8005346:	e01b      	b.n	8005380 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005348:	4b09      	ldr	r3, [pc, #36]	; (8005370 <HAL_RCC_OscConfig+0x248>)
 800534a:	2200      	movs	r2, #0
 800534c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800534e:	f7fd fa9f 	bl	8002890 <HAL_GetTick>
 8005352:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005354:	e00e      	b.n	8005374 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005356:	f7fd fa9b 	bl	8002890 <HAL_GetTick>
 800535a:	4602      	mov	r2, r0
 800535c:	693b      	ldr	r3, [r7, #16]
 800535e:	1ad3      	subs	r3, r2, r3
 8005360:	2b02      	cmp	r3, #2
 8005362:	d907      	bls.n	8005374 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005364:	2303      	movs	r3, #3
 8005366:	e150      	b.n	800560a <HAL_RCC_OscConfig+0x4e2>
 8005368:	40023800 	.word	0x40023800
 800536c:	42470000 	.word	0x42470000
 8005370:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005374:	4b88      	ldr	r3, [pc, #544]	; (8005598 <HAL_RCC_OscConfig+0x470>)
 8005376:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005378:	f003 0302 	and.w	r3, r3, #2
 800537c:	2b00      	cmp	r3, #0
 800537e:	d1ea      	bne.n	8005356 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f003 0304 	and.w	r3, r3, #4
 8005388:	2b00      	cmp	r3, #0
 800538a:	f000 8097 	beq.w	80054bc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800538e:	2300      	movs	r3, #0
 8005390:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005392:	4b81      	ldr	r3, [pc, #516]	; (8005598 <HAL_RCC_OscConfig+0x470>)
 8005394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005396:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800539a:	2b00      	cmp	r3, #0
 800539c:	d10f      	bne.n	80053be <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800539e:	2300      	movs	r3, #0
 80053a0:	60bb      	str	r3, [r7, #8]
 80053a2:	4b7d      	ldr	r3, [pc, #500]	; (8005598 <HAL_RCC_OscConfig+0x470>)
 80053a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053a6:	4a7c      	ldr	r2, [pc, #496]	; (8005598 <HAL_RCC_OscConfig+0x470>)
 80053a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80053ac:	6413      	str	r3, [r2, #64]	; 0x40
 80053ae:	4b7a      	ldr	r3, [pc, #488]	; (8005598 <HAL_RCC_OscConfig+0x470>)
 80053b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053b6:	60bb      	str	r3, [r7, #8]
 80053b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80053ba:	2301      	movs	r3, #1
 80053bc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053be:	4b77      	ldr	r3, [pc, #476]	; (800559c <HAL_RCC_OscConfig+0x474>)
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d118      	bne.n	80053fc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80053ca:	4b74      	ldr	r3, [pc, #464]	; (800559c <HAL_RCC_OscConfig+0x474>)
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	4a73      	ldr	r2, [pc, #460]	; (800559c <HAL_RCC_OscConfig+0x474>)
 80053d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80053d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80053d6:	f7fd fa5b 	bl	8002890 <HAL_GetTick>
 80053da:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053dc:	e008      	b.n	80053f0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80053de:	f7fd fa57 	bl	8002890 <HAL_GetTick>
 80053e2:	4602      	mov	r2, r0
 80053e4:	693b      	ldr	r3, [r7, #16]
 80053e6:	1ad3      	subs	r3, r2, r3
 80053e8:	2b02      	cmp	r3, #2
 80053ea:	d901      	bls.n	80053f0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80053ec:	2303      	movs	r3, #3
 80053ee:	e10c      	b.n	800560a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053f0:	4b6a      	ldr	r3, [pc, #424]	; (800559c <HAL_RCC_OscConfig+0x474>)
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d0f0      	beq.n	80053de <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	689b      	ldr	r3, [r3, #8]
 8005400:	2b01      	cmp	r3, #1
 8005402:	d106      	bne.n	8005412 <HAL_RCC_OscConfig+0x2ea>
 8005404:	4b64      	ldr	r3, [pc, #400]	; (8005598 <HAL_RCC_OscConfig+0x470>)
 8005406:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005408:	4a63      	ldr	r2, [pc, #396]	; (8005598 <HAL_RCC_OscConfig+0x470>)
 800540a:	f043 0301 	orr.w	r3, r3, #1
 800540e:	6713      	str	r3, [r2, #112]	; 0x70
 8005410:	e01c      	b.n	800544c <HAL_RCC_OscConfig+0x324>
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	689b      	ldr	r3, [r3, #8]
 8005416:	2b05      	cmp	r3, #5
 8005418:	d10c      	bne.n	8005434 <HAL_RCC_OscConfig+0x30c>
 800541a:	4b5f      	ldr	r3, [pc, #380]	; (8005598 <HAL_RCC_OscConfig+0x470>)
 800541c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800541e:	4a5e      	ldr	r2, [pc, #376]	; (8005598 <HAL_RCC_OscConfig+0x470>)
 8005420:	f043 0304 	orr.w	r3, r3, #4
 8005424:	6713      	str	r3, [r2, #112]	; 0x70
 8005426:	4b5c      	ldr	r3, [pc, #368]	; (8005598 <HAL_RCC_OscConfig+0x470>)
 8005428:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800542a:	4a5b      	ldr	r2, [pc, #364]	; (8005598 <HAL_RCC_OscConfig+0x470>)
 800542c:	f043 0301 	orr.w	r3, r3, #1
 8005430:	6713      	str	r3, [r2, #112]	; 0x70
 8005432:	e00b      	b.n	800544c <HAL_RCC_OscConfig+0x324>
 8005434:	4b58      	ldr	r3, [pc, #352]	; (8005598 <HAL_RCC_OscConfig+0x470>)
 8005436:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005438:	4a57      	ldr	r2, [pc, #348]	; (8005598 <HAL_RCC_OscConfig+0x470>)
 800543a:	f023 0301 	bic.w	r3, r3, #1
 800543e:	6713      	str	r3, [r2, #112]	; 0x70
 8005440:	4b55      	ldr	r3, [pc, #340]	; (8005598 <HAL_RCC_OscConfig+0x470>)
 8005442:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005444:	4a54      	ldr	r2, [pc, #336]	; (8005598 <HAL_RCC_OscConfig+0x470>)
 8005446:	f023 0304 	bic.w	r3, r3, #4
 800544a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	689b      	ldr	r3, [r3, #8]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d015      	beq.n	8005480 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005454:	f7fd fa1c 	bl	8002890 <HAL_GetTick>
 8005458:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800545a:	e00a      	b.n	8005472 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800545c:	f7fd fa18 	bl	8002890 <HAL_GetTick>
 8005460:	4602      	mov	r2, r0
 8005462:	693b      	ldr	r3, [r7, #16]
 8005464:	1ad3      	subs	r3, r2, r3
 8005466:	f241 3288 	movw	r2, #5000	; 0x1388
 800546a:	4293      	cmp	r3, r2
 800546c:	d901      	bls.n	8005472 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800546e:	2303      	movs	r3, #3
 8005470:	e0cb      	b.n	800560a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005472:	4b49      	ldr	r3, [pc, #292]	; (8005598 <HAL_RCC_OscConfig+0x470>)
 8005474:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005476:	f003 0302 	and.w	r3, r3, #2
 800547a:	2b00      	cmp	r3, #0
 800547c:	d0ee      	beq.n	800545c <HAL_RCC_OscConfig+0x334>
 800547e:	e014      	b.n	80054aa <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005480:	f7fd fa06 	bl	8002890 <HAL_GetTick>
 8005484:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005486:	e00a      	b.n	800549e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005488:	f7fd fa02 	bl	8002890 <HAL_GetTick>
 800548c:	4602      	mov	r2, r0
 800548e:	693b      	ldr	r3, [r7, #16]
 8005490:	1ad3      	subs	r3, r2, r3
 8005492:	f241 3288 	movw	r2, #5000	; 0x1388
 8005496:	4293      	cmp	r3, r2
 8005498:	d901      	bls.n	800549e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800549a:	2303      	movs	r3, #3
 800549c:	e0b5      	b.n	800560a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800549e:	4b3e      	ldr	r3, [pc, #248]	; (8005598 <HAL_RCC_OscConfig+0x470>)
 80054a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054a2:	f003 0302 	and.w	r3, r3, #2
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d1ee      	bne.n	8005488 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80054aa:	7dfb      	ldrb	r3, [r7, #23]
 80054ac:	2b01      	cmp	r3, #1
 80054ae:	d105      	bne.n	80054bc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80054b0:	4b39      	ldr	r3, [pc, #228]	; (8005598 <HAL_RCC_OscConfig+0x470>)
 80054b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054b4:	4a38      	ldr	r2, [pc, #224]	; (8005598 <HAL_RCC_OscConfig+0x470>)
 80054b6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80054ba:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	699b      	ldr	r3, [r3, #24]
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	f000 80a1 	beq.w	8005608 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80054c6:	4b34      	ldr	r3, [pc, #208]	; (8005598 <HAL_RCC_OscConfig+0x470>)
 80054c8:	689b      	ldr	r3, [r3, #8]
 80054ca:	f003 030c 	and.w	r3, r3, #12
 80054ce:	2b08      	cmp	r3, #8
 80054d0:	d05c      	beq.n	800558c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	699b      	ldr	r3, [r3, #24]
 80054d6:	2b02      	cmp	r3, #2
 80054d8:	d141      	bne.n	800555e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054da:	4b31      	ldr	r3, [pc, #196]	; (80055a0 <HAL_RCC_OscConfig+0x478>)
 80054dc:	2200      	movs	r2, #0
 80054de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054e0:	f7fd f9d6 	bl	8002890 <HAL_GetTick>
 80054e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054e6:	e008      	b.n	80054fa <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80054e8:	f7fd f9d2 	bl	8002890 <HAL_GetTick>
 80054ec:	4602      	mov	r2, r0
 80054ee:	693b      	ldr	r3, [r7, #16]
 80054f0:	1ad3      	subs	r3, r2, r3
 80054f2:	2b02      	cmp	r3, #2
 80054f4:	d901      	bls.n	80054fa <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80054f6:	2303      	movs	r3, #3
 80054f8:	e087      	b.n	800560a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054fa:	4b27      	ldr	r3, [pc, #156]	; (8005598 <HAL_RCC_OscConfig+0x470>)
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005502:	2b00      	cmp	r3, #0
 8005504:	d1f0      	bne.n	80054e8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	69da      	ldr	r2, [r3, #28]
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6a1b      	ldr	r3, [r3, #32]
 800550e:	431a      	orrs	r2, r3
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005514:	019b      	lsls	r3, r3, #6
 8005516:	431a      	orrs	r2, r3
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800551c:	085b      	lsrs	r3, r3, #1
 800551e:	3b01      	subs	r3, #1
 8005520:	041b      	lsls	r3, r3, #16
 8005522:	431a      	orrs	r2, r3
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005528:	061b      	lsls	r3, r3, #24
 800552a:	491b      	ldr	r1, [pc, #108]	; (8005598 <HAL_RCC_OscConfig+0x470>)
 800552c:	4313      	orrs	r3, r2
 800552e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005530:	4b1b      	ldr	r3, [pc, #108]	; (80055a0 <HAL_RCC_OscConfig+0x478>)
 8005532:	2201      	movs	r2, #1
 8005534:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005536:	f7fd f9ab 	bl	8002890 <HAL_GetTick>
 800553a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800553c:	e008      	b.n	8005550 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800553e:	f7fd f9a7 	bl	8002890 <HAL_GetTick>
 8005542:	4602      	mov	r2, r0
 8005544:	693b      	ldr	r3, [r7, #16]
 8005546:	1ad3      	subs	r3, r2, r3
 8005548:	2b02      	cmp	r3, #2
 800554a:	d901      	bls.n	8005550 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800554c:	2303      	movs	r3, #3
 800554e:	e05c      	b.n	800560a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005550:	4b11      	ldr	r3, [pc, #68]	; (8005598 <HAL_RCC_OscConfig+0x470>)
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005558:	2b00      	cmp	r3, #0
 800555a:	d0f0      	beq.n	800553e <HAL_RCC_OscConfig+0x416>
 800555c:	e054      	b.n	8005608 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800555e:	4b10      	ldr	r3, [pc, #64]	; (80055a0 <HAL_RCC_OscConfig+0x478>)
 8005560:	2200      	movs	r2, #0
 8005562:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005564:	f7fd f994 	bl	8002890 <HAL_GetTick>
 8005568:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800556a:	e008      	b.n	800557e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800556c:	f7fd f990 	bl	8002890 <HAL_GetTick>
 8005570:	4602      	mov	r2, r0
 8005572:	693b      	ldr	r3, [r7, #16]
 8005574:	1ad3      	subs	r3, r2, r3
 8005576:	2b02      	cmp	r3, #2
 8005578:	d901      	bls.n	800557e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800557a:	2303      	movs	r3, #3
 800557c:	e045      	b.n	800560a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800557e:	4b06      	ldr	r3, [pc, #24]	; (8005598 <HAL_RCC_OscConfig+0x470>)
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005586:	2b00      	cmp	r3, #0
 8005588:	d1f0      	bne.n	800556c <HAL_RCC_OscConfig+0x444>
 800558a:	e03d      	b.n	8005608 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	699b      	ldr	r3, [r3, #24]
 8005590:	2b01      	cmp	r3, #1
 8005592:	d107      	bne.n	80055a4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005594:	2301      	movs	r3, #1
 8005596:	e038      	b.n	800560a <HAL_RCC_OscConfig+0x4e2>
 8005598:	40023800 	.word	0x40023800
 800559c:	40007000 	.word	0x40007000
 80055a0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80055a4:	4b1b      	ldr	r3, [pc, #108]	; (8005614 <HAL_RCC_OscConfig+0x4ec>)
 80055a6:	685b      	ldr	r3, [r3, #4]
 80055a8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	699b      	ldr	r3, [r3, #24]
 80055ae:	2b01      	cmp	r3, #1
 80055b0:	d028      	beq.n	8005604 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80055bc:	429a      	cmp	r2, r3
 80055be:	d121      	bne.n	8005604 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80055ca:	429a      	cmp	r2, r3
 80055cc:	d11a      	bne.n	8005604 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80055ce:	68fa      	ldr	r2, [r7, #12]
 80055d0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80055d4:	4013      	ands	r3, r2
 80055d6:	687a      	ldr	r2, [r7, #4]
 80055d8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80055da:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80055dc:	4293      	cmp	r3, r2
 80055de:	d111      	bne.n	8005604 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055ea:	085b      	lsrs	r3, r3, #1
 80055ec:	3b01      	subs	r3, #1
 80055ee:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80055f0:	429a      	cmp	r2, r3
 80055f2:	d107      	bne.n	8005604 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055fe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005600:	429a      	cmp	r2, r3
 8005602:	d001      	beq.n	8005608 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005604:	2301      	movs	r3, #1
 8005606:	e000      	b.n	800560a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005608:	2300      	movs	r3, #0
}
 800560a:	4618      	mov	r0, r3
 800560c:	3718      	adds	r7, #24
 800560e:	46bd      	mov	sp, r7
 8005610:	bd80      	pop	{r7, pc}
 8005612:	bf00      	nop
 8005614:	40023800 	.word	0x40023800

08005618 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005618:	b580      	push	{r7, lr}
 800561a:	b084      	sub	sp, #16
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
 8005620:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	2b00      	cmp	r3, #0
 8005626:	d101      	bne.n	800562c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005628:	2301      	movs	r3, #1
 800562a:	e0cc      	b.n	80057c6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800562c:	4b68      	ldr	r3, [pc, #416]	; (80057d0 <HAL_RCC_ClockConfig+0x1b8>)
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	f003 0307 	and.w	r3, r3, #7
 8005634:	683a      	ldr	r2, [r7, #0]
 8005636:	429a      	cmp	r2, r3
 8005638:	d90c      	bls.n	8005654 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800563a:	4b65      	ldr	r3, [pc, #404]	; (80057d0 <HAL_RCC_ClockConfig+0x1b8>)
 800563c:	683a      	ldr	r2, [r7, #0]
 800563e:	b2d2      	uxtb	r2, r2
 8005640:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005642:	4b63      	ldr	r3, [pc, #396]	; (80057d0 <HAL_RCC_ClockConfig+0x1b8>)
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f003 0307 	and.w	r3, r3, #7
 800564a:	683a      	ldr	r2, [r7, #0]
 800564c:	429a      	cmp	r2, r3
 800564e:	d001      	beq.n	8005654 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005650:	2301      	movs	r3, #1
 8005652:	e0b8      	b.n	80057c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f003 0302 	and.w	r3, r3, #2
 800565c:	2b00      	cmp	r3, #0
 800565e:	d020      	beq.n	80056a2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f003 0304 	and.w	r3, r3, #4
 8005668:	2b00      	cmp	r3, #0
 800566a:	d005      	beq.n	8005678 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800566c:	4b59      	ldr	r3, [pc, #356]	; (80057d4 <HAL_RCC_ClockConfig+0x1bc>)
 800566e:	689b      	ldr	r3, [r3, #8]
 8005670:	4a58      	ldr	r2, [pc, #352]	; (80057d4 <HAL_RCC_ClockConfig+0x1bc>)
 8005672:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005676:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f003 0308 	and.w	r3, r3, #8
 8005680:	2b00      	cmp	r3, #0
 8005682:	d005      	beq.n	8005690 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005684:	4b53      	ldr	r3, [pc, #332]	; (80057d4 <HAL_RCC_ClockConfig+0x1bc>)
 8005686:	689b      	ldr	r3, [r3, #8]
 8005688:	4a52      	ldr	r2, [pc, #328]	; (80057d4 <HAL_RCC_ClockConfig+0x1bc>)
 800568a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800568e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005690:	4b50      	ldr	r3, [pc, #320]	; (80057d4 <HAL_RCC_ClockConfig+0x1bc>)
 8005692:	689b      	ldr	r3, [r3, #8]
 8005694:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	689b      	ldr	r3, [r3, #8]
 800569c:	494d      	ldr	r1, [pc, #308]	; (80057d4 <HAL_RCC_ClockConfig+0x1bc>)
 800569e:	4313      	orrs	r3, r2
 80056a0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f003 0301 	and.w	r3, r3, #1
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d044      	beq.n	8005738 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	685b      	ldr	r3, [r3, #4]
 80056b2:	2b01      	cmp	r3, #1
 80056b4:	d107      	bne.n	80056c6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80056b6:	4b47      	ldr	r3, [pc, #284]	; (80057d4 <HAL_RCC_ClockConfig+0x1bc>)
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d119      	bne.n	80056f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056c2:	2301      	movs	r3, #1
 80056c4:	e07f      	b.n	80057c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	685b      	ldr	r3, [r3, #4]
 80056ca:	2b02      	cmp	r3, #2
 80056cc:	d003      	beq.n	80056d6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80056d2:	2b03      	cmp	r3, #3
 80056d4:	d107      	bne.n	80056e6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80056d6:	4b3f      	ldr	r3, [pc, #252]	; (80057d4 <HAL_RCC_ClockConfig+0x1bc>)
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d109      	bne.n	80056f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056e2:	2301      	movs	r3, #1
 80056e4:	e06f      	b.n	80057c6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056e6:	4b3b      	ldr	r3, [pc, #236]	; (80057d4 <HAL_RCC_ClockConfig+0x1bc>)
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f003 0302 	and.w	r3, r3, #2
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d101      	bne.n	80056f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056f2:	2301      	movs	r3, #1
 80056f4:	e067      	b.n	80057c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80056f6:	4b37      	ldr	r3, [pc, #220]	; (80057d4 <HAL_RCC_ClockConfig+0x1bc>)
 80056f8:	689b      	ldr	r3, [r3, #8]
 80056fa:	f023 0203 	bic.w	r2, r3, #3
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	685b      	ldr	r3, [r3, #4]
 8005702:	4934      	ldr	r1, [pc, #208]	; (80057d4 <HAL_RCC_ClockConfig+0x1bc>)
 8005704:	4313      	orrs	r3, r2
 8005706:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005708:	f7fd f8c2 	bl	8002890 <HAL_GetTick>
 800570c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800570e:	e00a      	b.n	8005726 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005710:	f7fd f8be 	bl	8002890 <HAL_GetTick>
 8005714:	4602      	mov	r2, r0
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	1ad3      	subs	r3, r2, r3
 800571a:	f241 3288 	movw	r2, #5000	; 0x1388
 800571e:	4293      	cmp	r3, r2
 8005720:	d901      	bls.n	8005726 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005722:	2303      	movs	r3, #3
 8005724:	e04f      	b.n	80057c6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005726:	4b2b      	ldr	r3, [pc, #172]	; (80057d4 <HAL_RCC_ClockConfig+0x1bc>)
 8005728:	689b      	ldr	r3, [r3, #8]
 800572a:	f003 020c 	and.w	r2, r3, #12
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	685b      	ldr	r3, [r3, #4]
 8005732:	009b      	lsls	r3, r3, #2
 8005734:	429a      	cmp	r2, r3
 8005736:	d1eb      	bne.n	8005710 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005738:	4b25      	ldr	r3, [pc, #148]	; (80057d0 <HAL_RCC_ClockConfig+0x1b8>)
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f003 0307 	and.w	r3, r3, #7
 8005740:	683a      	ldr	r2, [r7, #0]
 8005742:	429a      	cmp	r2, r3
 8005744:	d20c      	bcs.n	8005760 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005746:	4b22      	ldr	r3, [pc, #136]	; (80057d0 <HAL_RCC_ClockConfig+0x1b8>)
 8005748:	683a      	ldr	r2, [r7, #0]
 800574a:	b2d2      	uxtb	r2, r2
 800574c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800574e:	4b20      	ldr	r3, [pc, #128]	; (80057d0 <HAL_RCC_ClockConfig+0x1b8>)
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f003 0307 	and.w	r3, r3, #7
 8005756:	683a      	ldr	r2, [r7, #0]
 8005758:	429a      	cmp	r2, r3
 800575a:	d001      	beq.n	8005760 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800575c:	2301      	movs	r3, #1
 800575e:	e032      	b.n	80057c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f003 0304 	and.w	r3, r3, #4
 8005768:	2b00      	cmp	r3, #0
 800576a:	d008      	beq.n	800577e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800576c:	4b19      	ldr	r3, [pc, #100]	; (80057d4 <HAL_RCC_ClockConfig+0x1bc>)
 800576e:	689b      	ldr	r3, [r3, #8]
 8005770:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	68db      	ldr	r3, [r3, #12]
 8005778:	4916      	ldr	r1, [pc, #88]	; (80057d4 <HAL_RCC_ClockConfig+0x1bc>)
 800577a:	4313      	orrs	r3, r2
 800577c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f003 0308 	and.w	r3, r3, #8
 8005786:	2b00      	cmp	r3, #0
 8005788:	d009      	beq.n	800579e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800578a:	4b12      	ldr	r3, [pc, #72]	; (80057d4 <HAL_RCC_ClockConfig+0x1bc>)
 800578c:	689b      	ldr	r3, [r3, #8]
 800578e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	691b      	ldr	r3, [r3, #16]
 8005796:	00db      	lsls	r3, r3, #3
 8005798:	490e      	ldr	r1, [pc, #56]	; (80057d4 <HAL_RCC_ClockConfig+0x1bc>)
 800579a:	4313      	orrs	r3, r2
 800579c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800579e:	f000 f821 	bl	80057e4 <HAL_RCC_GetSysClockFreq>
 80057a2:	4602      	mov	r2, r0
 80057a4:	4b0b      	ldr	r3, [pc, #44]	; (80057d4 <HAL_RCC_ClockConfig+0x1bc>)
 80057a6:	689b      	ldr	r3, [r3, #8]
 80057a8:	091b      	lsrs	r3, r3, #4
 80057aa:	f003 030f 	and.w	r3, r3, #15
 80057ae:	490a      	ldr	r1, [pc, #40]	; (80057d8 <HAL_RCC_ClockConfig+0x1c0>)
 80057b0:	5ccb      	ldrb	r3, [r1, r3]
 80057b2:	fa22 f303 	lsr.w	r3, r2, r3
 80057b6:	4a09      	ldr	r2, [pc, #36]	; (80057dc <HAL_RCC_ClockConfig+0x1c4>)
 80057b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80057ba:	4b09      	ldr	r3, [pc, #36]	; (80057e0 <HAL_RCC_ClockConfig+0x1c8>)
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	4618      	mov	r0, r3
 80057c0:	f7fd f822 	bl	8002808 <HAL_InitTick>

  return HAL_OK;
 80057c4:	2300      	movs	r3, #0
}
 80057c6:	4618      	mov	r0, r3
 80057c8:	3710      	adds	r7, #16
 80057ca:	46bd      	mov	sp, r7
 80057cc:	bd80      	pop	{r7, pc}
 80057ce:	bf00      	nop
 80057d0:	40023c00 	.word	0x40023c00
 80057d4:	40023800 	.word	0x40023800
 80057d8:	0800b3c8 	.word	0x0800b3c8
 80057dc:	20000004 	.word	0x20000004
 80057e0:	20000008 	.word	0x20000008

080057e4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80057e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80057e8:	b094      	sub	sp, #80	; 0x50
 80057ea:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80057ec:	2300      	movs	r3, #0
 80057ee:	647b      	str	r3, [r7, #68]	; 0x44
 80057f0:	2300      	movs	r3, #0
 80057f2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80057f4:	2300      	movs	r3, #0
 80057f6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80057f8:	2300      	movs	r3, #0
 80057fa:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80057fc:	4b79      	ldr	r3, [pc, #484]	; (80059e4 <HAL_RCC_GetSysClockFreq+0x200>)
 80057fe:	689b      	ldr	r3, [r3, #8]
 8005800:	f003 030c 	and.w	r3, r3, #12
 8005804:	2b08      	cmp	r3, #8
 8005806:	d00d      	beq.n	8005824 <HAL_RCC_GetSysClockFreq+0x40>
 8005808:	2b08      	cmp	r3, #8
 800580a:	f200 80e1 	bhi.w	80059d0 <HAL_RCC_GetSysClockFreq+0x1ec>
 800580e:	2b00      	cmp	r3, #0
 8005810:	d002      	beq.n	8005818 <HAL_RCC_GetSysClockFreq+0x34>
 8005812:	2b04      	cmp	r3, #4
 8005814:	d003      	beq.n	800581e <HAL_RCC_GetSysClockFreq+0x3a>
 8005816:	e0db      	b.n	80059d0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005818:	4b73      	ldr	r3, [pc, #460]	; (80059e8 <HAL_RCC_GetSysClockFreq+0x204>)
 800581a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800581c:	e0db      	b.n	80059d6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800581e:	4b73      	ldr	r3, [pc, #460]	; (80059ec <HAL_RCC_GetSysClockFreq+0x208>)
 8005820:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005822:	e0d8      	b.n	80059d6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005824:	4b6f      	ldr	r3, [pc, #444]	; (80059e4 <HAL_RCC_GetSysClockFreq+0x200>)
 8005826:	685b      	ldr	r3, [r3, #4]
 8005828:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800582c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800582e:	4b6d      	ldr	r3, [pc, #436]	; (80059e4 <HAL_RCC_GetSysClockFreq+0x200>)
 8005830:	685b      	ldr	r3, [r3, #4]
 8005832:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005836:	2b00      	cmp	r3, #0
 8005838:	d063      	beq.n	8005902 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800583a:	4b6a      	ldr	r3, [pc, #424]	; (80059e4 <HAL_RCC_GetSysClockFreq+0x200>)
 800583c:	685b      	ldr	r3, [r3, #4]
 800583e:	099b      	lsrs	r3, r3, #6
 8005840:	2200      	movs	r2, #0
 8005842:	63bb      	str	r3, [r7, #56]	; 0x38
 8005844:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005846:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005848:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800584c:	633b      	str	r3, [r7, #48]	; 0x30
 800584e:	2300      	movs	r3, #0
 8005850:	637b      	str	r3, [r7, #52]	; 0x34
 8005852:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8005856:	4622      	mov	r2, r4
 8005858:	462b      	mov	r3, r5
 800585a:	f04f 0000 	mov.w	r0, #0
 800585e:	f04f 0100 	mov.w	r1, #0
 8005862:	0159      	lsls	r1, r3, #5
 8005864:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005868:	0150      	lsls	r0, r2, #5
 800586a:	4602      	mov	r2, r0
 800586c:	460b      	mov	r3, r1
 800586e:	4621      	mov	r1, r4
 8005870:	1a51      	subs	r1, r2, r1
 8005872:	6139      	str	r1, [r7, #16]
 8005874:	4629      	mov	r1, r5
 8005876:	eb63 0301 	sbc.w	r3, r3, r1
 800587a:	617b      	str	r3, [r7, #20]
 800587c:	f04f 0200 	mov.w	r2, #0
 8005880:	f04f 0300 	mov.w	r3, #0
 8005884:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005888:	4659      	mov	r1, fp
 800588a:	018b      	lsls	r3, r1, #6
 800588c:	4651      	mov	r1, sl
 800588e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005892:	4651      	mov	r1, sl
 8005894:	018a      	lsls	r2, r1, #6
 8005896:	4651      	mov	r1, sl
 8005898:	ebb2 0801 	subs.w	r8, r2, r1
 800589c:	4659      	mov	r1, fp
 800589e:	eb63 0901 	sbc.w	r9, r3, r1
 80058a2:	f04f 0200 	mov.w	r2, #0
 80058a6:	f04f 0300 	mov.w	r3, #0
 80058aa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80058ae:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80058b2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80058b6:	4690      	mov	r8, r2
 80058b8:	4699      	mov	r9, r3
 80058ba:	4623      	mov	r3, r4
 80058bc:	eb18 0303 	adds.w	r3, r8, r3
 80058c0:	60bb      	str	r3, [r7, #8]
 80058c2:	462b      	mov	r3, r5
 80058c4:	eb49 0303 	adc.w	r3, r9, r3
 80058c8:	60fb      	str	r3, [r7, #12]
 80058ca:	f04f 0200 	mov.w	r2, #0
 80058ce:	f04f 0300 	mov.w	r3, #0
 80058d2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80058d6:	4629      	mov	r1, r5
 80058d8:	024b      	lsls	r3, r1, #9
 80058da:	4621      	mov	r1, r4
 80058dc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80058e0:	4621      	mov	r1, r4
 80058e2:	024a      	lsls	r2, r1, #9
 80058e4:	4610      	mov	r0, r2
 80058e6:	4619      	mov	r1, r3
 80058e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80058ea:	2200      	movs	r2, #0
 80058ec:	62bb      	str	r3, [r7, #40]	; 0x28
 80058ee:	62fa      	str	r2, [r7, #44]	; 0x2c
 80058f0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80058f4:	f7fb f92c 	bl	8000b50 <__aeabi_uldivmod>
 80058f8:	4602      	mov	r2, r0
 80058fa:	460b      	mov	r3, r1
 80058fc:	4613      	mov	r3, r2
 80058fe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005900:	e058      	b.n	80059b4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005902:	4b38      	ldr	r3, [pc, #224]	; (80059e4 <HAL_RCC_GetSysClockFreq+0x200>)
 8005904:	685b      	ldr	r3, [r3, #4]
 8005906:	099b      	lsrs	r3, r3, #6
 8005908:	2200      	movs	r2, #0
 800590a:	4618      	mov	r0, r3
 800590c:	4611      	mov	r1, r2
 800590e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005912:	623b      	str	r3, [r7, #32]
 8005914:	2300      	movs	r3, #0
 8005916:	627b      	str	r3, [r7, #36]	; 0x24
 8005918:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800591c:	4642      	mov	r2, r8
 800591e:	464b      	mov	r3, r9
 8005920:	f04f 0000 	mov.w	r0, #0
 8005924:	f04f 0100 	mov.w	r1, #0
 8005928:	0159      	lsls	r1, r3, #5
 800592a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800592e:	0150      	lsls	r0, r2, #5
 8005930:	4602      	mov	r2, r0
 8005932:	460b      	mov	r3, r1
 8005934:	4641      	mov	r1, r8
 8005936:	ebb2 0a01 	subs.w	sl, r2, r1
 800593a:	4649      	mov	r1, r9
 800593c:	eb63 0b01 	sbc.w	fp, r3, r1
 8005940:	f04f 0200 	mov.w	r2, #0
 8005944:	f04f 0300 	mov.w	r3, #0
 8005948:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800594c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005950:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005954:	ebb2 040a 	subs.w	r4, r2, sl
 8005958:	eb63 050b 	sbc.w	r5, r3, fp
 800595c:	f04f 0200 	mov.w	r2, #0
 8005960:	f04f 0300 	mov.w	r3, #0
 8005964:	00eb      	lsls	r3, r5, #3
 8005966:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800596a:	00e2      	lsls	r2, r4, #3
 800596c:	4614      	mov	r4, r2
 800596e:	461d      	mov	r5, r3
 8005970:	4643      	mov	r3, r8
 8005972:	18e3      	adds	r3, r4, r3
 8005974:	603b      	str	r3, [r7, #0]
 8005976:	464b      	mov	r3, r9
 8005978:	eb45 0303 	adc.w	r3, r5, r3
 800597c:	607b      	str	r3, [r7, #4]
 800597e:	f04f 0200 	mov.w	r2, #0
 8005982:	f04f 0300 	mov.w	r3, #0
 8005986:	e9d7 4500 	ldrd	r4, r5, [r7]
 800598a:	4629      	mov	r1, r5
 800598c:	028b      	lsls	r3, r1, #10
 800598e:	4621      	mov	r1, r4
 8005990:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005994:	4621      	mov	r1, r4
 8005996:	028a      	lsls	r2, r1, #10
 8005998:	4610      	mov	r0, r2
 800599a:	4619      	mov	r1, r3
 800599c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800599e:	2200      	movs	r2, #0
 80059a0:	61bb      	str	r3, [r7, #24]
 80059a2:	61fa      	str	r2, [r7, #28]
 80059a4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80059a8:	f7fb f8d2 	bl	8000b50 <__aeabi_uldivmod>
 80059ac:	4602      	mov	r2, r0
 80059ae:	460b      	mov	r3, r1
 80059b0:	4613      	mov	r3, r2
 80059b2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80059b4:	4b0b      	ldr	r3, [pc, #44]	; (80059e4 <HAL_RCC_GetSysClockFreq+0x200>)
 80059b6:	685b      	ldr	r3, [r3, #4]
 80059b8:	0c1b      	lsrs	r3, r3, #16
 80059ba:	f003 0303 	and.w	r3, r3, #3
 80059be:	3301      	adds	r3, #1
 80059c0:	005b      	lsls	r3, r3, #1
 80059c2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80059c4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80059c6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80059c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80059cc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80059ce:	e002      	b.n	80059d6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80059d0:	4b05      	ldr	r3, [pc, #20]	; (80059e8 <HAL_RCC_GetSysClockFreq+0x204>)
 80059d2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80059d4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80059d6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80059d8:	4618      	mov	r0, r3
 80059da:	3750      	adds	r7, #80	; 0x50
 80059dc:	46bd      	mov	sp, r7
 80059de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80059e2:	bf00      	nop
 80059e4:	40023800 	.word	0x40023800
 80059e8:	00f42400 	.word	0x00f42400
 80059ec:	007a1200 	.word	0x007a1200

080059f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80059f0:	b480      	push	{r7}
 80059f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80059f4:	4b03      	ldr	r3, [pc, #12]	; (8005a04 <HAL_RCC_GetHCLKFreq+0x14>)
 80059f6:	681b      	ldr	r3, [r3, #0]
}
 80059f8:	4618      	mov	r0, r3
 80059fa:	46bd      	mov	sp, r7
 80059fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a00:	4770      	bx	lr
 8005a02:	bf00      	nop
 8005a04:	20000004 	.word	0x20000004

08005a08 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005a0c:	f7ff fff0 	bl	80059f0 <HAL_RCC_GetHCLKFreq>
 8005a10:	4602      	mov	r2, r0
 8005a12:	4b05      	ldr	r3, [pc, #20]	; (8005a28 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005a14:	689b      	ldr	r3, [r3, #8]
 8005a16:	0a9b      	lsrs	r3, r3, #10
 8005a18:	f003 0307 	and.w	r3, r3, #7
 8005a1c:	4903      	ldr	r1, [pc, #12]	; (8005a2c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005a1e:	5ccb      	ldrb	r3, [r1, r3]
 8005a20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005a24:	4618      	mov	r0, r3
 8005a26:	bd80      	pop	{r7, pc}
 8005a28:	40023800 	.word	0x40023800
 8005a2c:	0800b3d8 	.word	0x0800b3d8

08005a30 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005a34:	f7ff ffdc 	bl	80059f0 <HAL_RCC_GetHCLKFreq>
 8005a38:	4602      	mov	r2, r0
 8005a3a:	4b05      	ldr	r3, [pc, #20]	; (8005a50 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005a3c:	689b      	ldr	r3, [r3, #8]
 8005a3e:	0b5b      	lsrs	r3, r3, #13
 8005a40:	f003 0307 	and.w	r3, r3, #7
 8005a44:	4903      	ldr	r1, [pc, #12]	; (8005a54 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005a46:	5ccb      	ldrb	r3, [r1, r3]
 8005a48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	bd80      	pop	{r7, pc}
 8005a50:	40023800 	.word	0x40023800
 8005a54:	0800b3d8 	.word	0x0800b3d8

08005a58 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005a58:	b580      	push	{r7, lr}
 8005a5a:	b086      	sub	sp, #24
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005a60:	2300      	movs	r3, #0
 8005a62:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005a64:	2300      	movs	r3, #0
 8005a66:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f003 0301 	and.w	r3, r3, #1
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d105      	bne.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d035      	beq.n	8005aec <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005a80:	4b62      	ldr	r3, [pc, #392]	; (8005c0c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8005a82:	2200      	movs	r2, #0
 8005a84:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005a86:	f7fc ff03 	bl	8002890 <HAL_GetTick>
 8005a8a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005a8c:	e008      	b.n	8005aa0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005a8e:	f7fc feff 	bl	8002890 <HAL_GetTick>
 8005a92:	4602      	mov	r2, r0
 8005a94:	697b      	ldr	r3, [r7, #20]
 8005a96:	1ad3      	subs	r3, r2, r3
 8005a98:	2b02      	cmp	r3, #2
 8005a9a:	d901      	bls.n	8005aa0 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005a9c:	2303      	movs	r3, #3
 8005a9e:	e0b0      	b.n	8005c02 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005aa0:	4b5b      	ldr	r3, [pc, #364]	; (8005c10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d1f0      	bne.n	8005a8e <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	685b      	ldr	r3, [r3, #4]
 8005ab0:	019a      	lsls	r2, r3, #6
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	689b      	ldr	r3, [r3, #8]
 8005ab6:	071b      	lsls	r3, r3, #28
 8005ab8:	4955      	ldr	r1, [pc, #340]	; (8005c10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005aba:	4313      	orrs	r3, r2
 8005abc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005ac0:	4b52      	ldr	r3, [pc, #328]	; (8005c0c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8005ac2:	2201      	movs	r2, #1
 8005ac4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005ac6:	f7fc fee3 	bl	8002890 <HAL_GetTick>
 8005aca:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005acc:	e008      	b.n	8005ae0 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005ace:	f7fc fedf 	bl	8002890 <HAL_GetTick>
 8005ad2:	4602      	mov	r2, r0
 8005ad4:	697b      	ldr	r3, [r7, #20]
 8005ad6:	1ad3      	subs	r3, r2, r3
 8005ad8:	2b02      	cmp	r3, #2
 8005ada:	d901      	bls.n	8005ae0 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005adc:	2303      	movs	r3, #3
 8005ade:	e090      	b.n	8005c02 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005ae0:	4b4b      	ldr	r3, [pc, #300]	; (8005c10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d0f0      	beq.n	8005ace <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f003 0302 	and.w	r3, r3, #2
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	f000 8083 	beq.w	8005c00 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005afa:	2300      	movs	r3, #0
 8005afc:	60fb      	str	r3, [r7, #12]
 8005afe:	4b44      	ldr	r3, [pc, #272]	; (8005c10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b02:	4a43      	ldr	r2, [pc, #268]	; (8005c10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005b04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005b08:	6413      	str	r3, [r2, #64]	; 0x40
 8005b0a:	4b41      	ldr	r3, [pc, #260]	; (8005c10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b12:	60fb      	str	r3, [r7, #12]
 8005b14:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005b16:	4b3f      	ldr	r3, [pc, #252]	; (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	4a3e      	ldr	r2, [pc, #248]	; (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005b1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005b20:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005b22:	f7fc feb5 	bl	8002890 <HAL_GetTick>
 8005b26:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005b28:	e008      	b.n	8005b3c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005b2a:	f7fc feb1 	bl	8002890 <HAL_GetTick>
 8005b2e:	4602      	mov	r2, r0
 8005b30:	697b      	ldr	r3, [r7, #20]
 8005b32:	1ad3      	subs	r3, r2, r3
 8005b34:	2b02      	cmp	r3, #2
 8005b36:	d901      	bls.n	8005b3c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8005b38:	2303      	movs	r3, #3
 8005b3a:	e062      	b.n	8005c02 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005b3c:	4b35      	ldr	r3, [pc, #212]	; (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d0f0      	beq.n	8005b2a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005b48:	4b31      	ldr	r3, [pc, #196]	; (8005c10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005b4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b4c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b50:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005b52:	693b      	ldr	r3, [r7, #16]
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d02f      	beq.n	8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	68db      	ldr	r3, [r3, #12]
 8005b5c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b60:	693a      	ldr	r2, [r7, #16]
 8005b62:	429a      	cmp	r2, r3
 8005b64:	d028      	beq.n	8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005b66:	4b2a      	ldr	r3, [pc, #168]	; (8005c10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005b68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b6a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b6e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005b70:	4b29      	ldr	r3, [pc, #164]	; (8005c18 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005b72:	2201      	movs	r2, #1
 8005b74:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005b76:	4b28      	ldr	r3, [pc, #160]	; (8005c18 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005b78:	2200      	movs	r2, #0
 8005b7a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005b7c:	4a24      	ldr	r2, [pc, #144]	; (8005c10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005b7e:	693b      	ldr	r3, [r7, #16]
 8005b80:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005b82:	4b23      	ldr	r3, [pc, #140]	; (8005c10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005b84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b86:	f003 0301 	and.w	r3, r3, #1
 8005b8a:	2b01      	cmp	r3, #1
 8005b8c:	d114      	bne.n	8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005b8e:	f7fc fe7f 	bl	8002890 <HAL_GetTick>
 8005b92:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b94:	e00a      	b.n	8005bac <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005b96:	f7fc fe7b 	bl	8002890 <HAL_GetTick>
 8005b9a:	4602      	mov	r2, r0
 8005b9c:	697b      	ldr	r3, [r7, #20]
 8005b9e:	1ad3      	subs	r3, r2, r3
 8005ba0:	f241 3288 	movw	r2, #5000	; 0x1388
 8005ba4:	4293      	cmp	r3, r2
 8005ba6:	d901      	bls.n	8005bac <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8005ba8:	2303      	movs	r3, #3
 8005baa:	e02a      	b.n	8005c02 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005bac:	4b18      	ldr	r3, [pc, #96]	; (8005c10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005bae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bb0:	f003 0302 	and.w	r3, r3, #2
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d0ee      	beq.n	8005b96 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	68db      	ldr	r3, [r3, #12]
 8005bbc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005bc0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005bc4:	d10d      	bne.n	8005be2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8005bc6:	4b12      	ldr	r3, [pc, #72]	; (8005c10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005bc8:	689b      	ldr	r3, [r3, #8]
 8005bca:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	68db      	ldr	r3, [r3, #12]
 8005bd2:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005bd6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005bda:	490d      	ldr	r1, [pc, #52]	; (8005c10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005bdc:	4313      	orrs	r3, r2
 8005bde:	608b      	str	r3, [r1, #8]
 8005be0:	e005      	b.n	8005bee <HAL_RCCEx_PeriphCLKConfig+0x196>
 8005be2:	4b0b      	ldr	r3, [pc, #44]	; (8005c10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005be4:	689b      	ldr	r3, [r3, #8]
 8005be6:	4a0a      	ldr	r2, [pc, #40]	; (8005c10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005be8:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005bec:	6093      	str	r3, [r2, #8]
 8005bee:	4b08      	ldr	r3, [pc, #32]	; (8005c10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005bf0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	68db      	ldr	r3, [r3, #12]
 8005bf6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005bfa:	4905      	ldr	r1, [pc, #20]	; (8005c10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005bfc:	4313      	orrs	r3, r2
 8005bfe:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8005c00:	2300      	movs	r3, #0
}
 8005c02:	4618      	mov	r0, r3
 8005c04:	3718      	adds	r7, #24
 8005c06:	46bd      	mov	sp, r7
 8005c08:	bd80      	pop	{r7, pc}
 8005c0a:	bf00      	nop
 8005c0c:	42470068 	.word	0x42470068
 8005c10:	40023800 	.word	0x40023800
 8005c14:	40007000 	.word	0x40007000
 8005c18:	42470e40 	.word	0x42470e40

08005c1c <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005c1c:	b480      	push	{r7}
 8005c1e:	b087      	sub	sp, #28
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8005c24:	2300      	movs	r3, #0
 8005c26:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8005c28:	2300      	movs	r3, #0
 8005c2a:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8005c30:	2300      	movs	r3, #0
 8005c32:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2b01      	cmp	r3, #1
 8005c38:	d13e      	bne.n	8005cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8005c3a:	4b23      	ldr	r3, [pc, #140]	; (8005cc8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005c3c:	689b      	ldr	r3, [r3, #8]
 8005c3e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005c42:	60fb      	str	r3, [r7, #12]
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d005      	beq.n	8005c56 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	2b01      	cmp	r3, #1
 8005c4e:	d12f      	bne.n	8005cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8005c50:	4b1e      	ldr	r3, [pc, #120]	; (8005ccc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005c52:	617b      	str	r3, [r7, #20]
          break;
 8005c54:	e02f      	b.n	8005cb6 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005c56:	4b1c      	ldr	r3, [pc, #112]	; (8005cc8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005c58:	685b      	ldr	r3, [r3, #4]
 8005c5a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005c5e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005c62:	d108      	bne.n	8005c76 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005c64:	4b18      	ldr	r3, [pc, #96]	; (8005cc8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005c66:	685b      	ldr	r3, [r3, #4]
 8005c68:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005c6c:	4a18      	ldr	r2, [pc, #96]	; (8005cd0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005c6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c72:	613b      	str	r3, [r7, #16]
 8005c74:	e007      	b.n	8005c86 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005c76:	4b14      	ldr	r3, [pc, #80]	; (8005cc8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005c78:	685b      	ldr	r3, [r3, #4]
 8005c7a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005c7e:	4a15      	ldr	r2, [pc, #84]	; (8005cd4 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8005c80:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c84:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8005c86:	4b10      	ldr	r3, [pc, #64]	; (8005cc8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005c88:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005c8c:	099b      	lsrs	r3, r3, #6
 8005c8e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005c92:	693b      	ldr	r3, [r7, #16]
 8005c94:	fb02 f303 	mul.w	r3, r2, r3
 8005c98:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8005c9a:	4b0b      	ldr	r3, [pc, #44]	; (8005cc8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005c9c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005ca0:	0f1b      	lsrs	r3, r3, #28
 8005ca2:	f003 0307 	and.w	r3, r3, #7
 8005ca6:	68ba      	ldr	r2, [r7, #8]
 8005ca8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cac:	617b      	str	r3, [r7, #20]
          break;
 8005cae:	e002      	b.n	8005cb6 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8005cb0:	2300      	movs	r3, #0
 8005cb2:	617b      	str	r3, [r7, #20]
          break;
 8005cb4:	bf00      	nop
        }
      }
      break;
 8005cb6:	bf00      	nop
    }
  }
  return frequency;
 8005cb8:	697b      	ldr	r3, [r7, #20]
}
 8005cba:	4618      	mov	r0, r3
 8005cbc:	371c      	adds	r7, #28
 8005cbe:	46bd      	mov	sp, r7
 8005cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc4:	4770      	bx	lr
 8005cc6:	bf00      	nop
 8005cc8:	40023800 	.word	0x40023800
 8005ccc:	00bb8000 	.word	0x00bb8000
 8005cd0:	007a1200 	.word	0x007a1200
 8005cd4:	00f42400 	.word	0x00f42400

08005cd8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005cd8:	b580      	push	{r7, lr}
 8005cda:	b082      	sub	sp, #8
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d101      	bne.n	8005cea <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	e07b      	b.n	8005de2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d108      	bne.n	8005d04 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	685b      	ldr	r3, [r3, #4]
 8005cf6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005cfa:	d009      	beq.n	8005d10 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2200      	movs	r2, #0
 8005d00:	61da      	str	r2, [r3, #28]
 8005d02:	e005      	b.n	8005d10 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	2200      	movs	r2, #0
 8005d08:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2200      	movs	r2, #0
 8005d14:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005d1c:	b2db      	uxtb	r3, r3
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d106      	bne.n	8005d30 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	2200      	movs	r2, #0
 8005d26:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005d2a:	6878      	ldr	r0, [r7, #4]
 8005d2c:	f7fc fbae 	bl	800248c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2202      	movs	r2, #2
 8005d34:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	681a      	ldr	r2, [r3, #0]
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d46:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	685b      	ldr	r3, [r3, #4]
 8005d4c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	689b      	ldr	r3, [r3, #8]
 8005d54:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005d58:	431a      	orrs	r2, r3
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	68db      	ldr	r3, [r3, #12]
 8005d5e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005d62:	431a      	orrs	r2, r3
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	691b      	ldr	r3, [r3, #16]
 8005d68:	f003 0302 	and.w	r3, r3, #2
 8005d6c:	431a      	orrs	r2, r3
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	695b      	ldr	r3, [r3, #20]
 8005d72:	f003 0301 	and.w	r3, r3, #1
 8005d76:	431a      	orrs	r2, r3
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	699b      	ldr	r3, [r3, #24]
 8005d7c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005d80:	431a      	orrs	r2, r3
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	69db      	ldr	r3, [r3, #28]
 8005d86:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005d8a:	431a      	orrs	r2, r3
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	6a1b      	ldr	r3, [r3, #32]
 8005d90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d94:	ea42 0103 	orr.w	r1, r2, r3
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d9c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	430a      	orrs	r2, r1
 8005da6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	699b      	ldr	r3, [r3, #24]
 8005dac:	0c1b      	lsrs	r3, r3, #16
 8005dae:	f003 0104 	and.w	r1, r3, #4
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005db6:	f003 0210 	and.w	r2, r3, #16
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	430a      	orrs	r2, r1
 8005dc0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	69da      	ldr	r2, [r3, #28]
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005dd0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2201      	movs	r2, #1
 8005ddc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005de0:	2300      	movs	r3, #0
}
 8005de2:	4618      	mov	r0, r3
 8005de4:	3708      	adds	r7, #8
 8005de6:	46bd      	mov	sp, r7
 8005de8:	bd80      	pop	{r7, pc}

08005dea <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005dea:	b580      	push	{r7, lr}
 8005dec:	b082      	sub	sp, #8
 8005dee:	af00      	add	r7, sp, #0
 8005df0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d101      	bne.n	8005dfc <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005df8:	2301      	movs	r3, #1
 8005dfa:	e03f      	b.n	8005e7c <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e02:	b2db      	uxtb	r3, r3
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d106      	bne.n	8005e16 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005e10:	6878      	ldr	r0, [r7, #4]
 8005e12:	f7fc fb83 	bl	800251c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	2224      	movs	r2, #36	; 0x24
 8005e1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	68da      	ldr	r2, [r3, #12]
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005e2c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005e2e:	6878      	ldr	r0, [r7, #4]
 8005e30:	f000 fc7a 	bl	8006728 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	691a      	ldr	r2, [r3, #16]
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005e42:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	695a      	ldr	r2, [r3, #20]
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005e52:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	68da      	ldr	r2, [r3, #12]
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005e62:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2200      	movs	r2, #0
 8005e68:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2220      	movs	r2, #32
 8005e6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	2220      	movs	r2, #32
 8005e76:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005e7a:	2300      	movs	r3, #0
}
 8005e7c:	4618      	mov	r0, r3
 8005e7e:	3708      	adds	r7, #8
 8005e80:	46bd      	mov	sp, r7
 8005e82:	bd80      	pop	{r7, pc}

08005e84 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005e84:	b580      	push	{r7, lr}
 8005e86:	b0ba      	sub	sp, #232	; 0xe8
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	68db      	ldr	r3, [r3, #12]
 8005e9c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	695b      	ldr	r3, [r3, #20]
 8005ea6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005eaa:	2300      	movs	r3, #0
 8005eac:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005eb0:	2300      	movs	r3, #0
 8005eb2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005eb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005eba:	f003 030f 	and.w	r3, r3, #15
 8005ebe:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8005ec2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d10f      	bne.n	8005eea <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005eca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005ece:	f003 0320 	and.w	r3, r3, #32
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d009      	beq.n	8005eea <HAL_UART_IRQHandler+0x66>
 8005ed6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005eda:	f003 0320 	and.w	r3, r3, #32
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d003      	beq.n	8005eea <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005ee2:	6878      	ldr	r0, [r7, #4]
 8005ee4:	f000 fb65 	bl	80065b2 <UART_Receive_IT>
      return;
 8005ee8:	e256      	b.n	8006398 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005eea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	f000 80de 	beq.w	80060b0 <HAL_UART_IRQHandler+0x22c>
 8005ef4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005ef8:	f003 0301 	and.w	r3, r3, #1
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d106      	bne.n	8005f0e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005f00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f04:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	f000 80d1 	beq.w	80060b0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005f0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f12:	f003 0301 	and.w	r3, r3, #1
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d00b      	beq.n	8005f32 <HAL_UART_IRQHandler+0xae>
 8005f1a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d005      	beq.n	8005f32 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f2a:	f043 0201 	orr.w	r2, r3, #1
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005f32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f36:	f003 0304 	and.w	r3, r3, #4
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d00b      	beq.n	8005f56 <HAL_UART_IRQHandler+0xd2>
 8005f3e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005f42:	f003 0301 	and.w	r3, r3, #1
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d005      	beq.n	8005f56 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f4e:	f043 0202 	orr.w	r2, r3, #2
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005f56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f5a:	f003 0302 	and.w	r3, r3, #2
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d00b      	beq.n	8005f7a <HAL_UART_IRQHandler+0xf6>
 8005f62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005f66:	f003 0301 	and.w	r3, r3, #1
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d005      	beq.n	8005f7a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f72:	f043 0204 	orr.w	r2, r3, #4
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005f7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f7e:	f003 0308 	and.w	r3, r3, #8
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d011      	beq.n	8005faa <HAL_UART_IRQHandler+0x126>
 8005f86:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f8a:	f003 0320 	and.w	r3, r3, #32
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d105      	bne.n	8005f9e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005f92:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005f96:	f003 0301 	and.w	r3, r3, #1
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d005      	beq.n	8005faa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fa2:	f043 0208 	orr.w	r2, r3, #8
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	f000 81ed 	beq.w	800638e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005fb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005fb8:	f003 0320 	and.w	r3, r3, #32
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d008      	beq.n	8005fd2 <HAL_UART_IRQHandler+0x14e>
 8005fc0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005fc4:	f003 0320 	and.w	r3, r3, #32
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d002      	beq.n	8005fd2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005fcc:	6878      	ldr	r0, [r7, #4]
 8005fce:	f000 faf0 	bl	80065b2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	695b      	ldr	r3, [r3, #20]
 8005fd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fdc:	2b40      	cmp	r3, #64	; 0x40
 8005fde:	bf0c      	ite	eq
 8005fe0:	2301      	moveq	r3, #1
 8005fe2:	2300      	movne	r3, #0
 8005fe4:	b2db      	uxtb	r3, r3
 8005fe6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fee:	f003 0308 	and.w	r3, r3, #8
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d103      	bne.n	8005ffe <HAL_UART_IRQHandler+0x17a>
 8005ff6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d04f      	beq.n	800609e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005ffe:	6878      	ldr	r0, [r7, #4]
 8006000:	f000 f9f8 	bl	80063f4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	695b      	ldr	r3, [r3, #20]
 800600a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800600e:	2b40      	cmp	r3, #64	; 0x40
 8006010:	d141      	bne.n	8006096 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	3314      	adds	r3, #20
 8006018:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800601c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006020:	e853 3f00 	ldrex	r3, [r3]
 8006024:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006028:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800602c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006030:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	3314      	adds	r3, #20
 800603a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800603e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006042:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006046:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800604a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800604e:	e841 2300 	strex	r3, r2, [r1]
 8006052:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006056:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800605a:	2b00      	cmp	r3, #0
 800605c:	d1d9      	bne.n	8006012 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006062:	2b00      	cmp	r3, #0
 8006064:	d013      	beq.n	800608e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800606a:	4a7d      	ldr	r2, [pc, #500]	; (8006260 <HAL_UART_IRQHandler+0x3dc>)
 800606c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006072:	4618      	mov	r0, r3
 8006074:	f7fc fdbd 	bl	8002bf2 <HAL_DMA_Abort_IT>
 8006078:	4603      	mov	r3, r0
 800607a:	2b00      	cmp	r3, #0
 800607c:	d016      	beq.n	80060ac <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006082:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006084:	687a      	ldr	r2, [r7, #4]
 8006086:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006088:	4610      	mov	r0, r2
 800608a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800608c:	e00e      	b.n	80060ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800608e:	6878      	ldr	r0, [r7, #4]
 8006090:	f000 f99a 	bl	80063c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006094:	e00a      	b.n	80060ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006096:	6878      	ldr	r0, [r7, #4]
 8006098:	f000 f996 	bl	80063c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800609c:	e006      	b.n	80060ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800609e:	6878      	ldr	r0, [r7, #4]
 80060a0:	f000 f992 	bl	80063c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	2200      	movs	r2, #0
 80060a8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80060aa:	e170      	b.n	800638e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80060ac:	bf00      	nop
    return;
 80060ae:	e16e      	b.n	800638e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060b4:	2b01      	cmp	r3, #1
 80060b6:	f040 814a 	bne.w	800634e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80060ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80060be:	f003 0310 	and.w	r3, r3, #16
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	f000 8143 	beq.w	800634e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80060c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80060cc:	f003 0310 	and.w	r3, r3, #16
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	f000 813c 	beq.w	800634e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80060d6:	2300      	movs	r3, #0
 80060d8:	60bb      	str	r3, [r7, #8]
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	60bb      	str	r3, [r7, #8]
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	685b      	ldr	r3, [r3, #4]
 80060e8:	60bb      	str	r3, [r7, #8]
 80060ea:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	695b      	ldr	r3, [r3, #20]
 80060f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060f6:	2b40      	cmp	r3, #64	; 0x40
 80060f8:	f040 80b4 	bne.w	8006264 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	685b      	ldr	r3, [r3, #4]
 8006104:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006108:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800610c:	2b00      	cmp	r3, #0
 800610e:	f000 8140 	beq.w	8006392 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006116:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800611a:	429a      	cmp	r2, r3
 800611c:	f080 8139 	bcs.w	8006392 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006126:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800612c:	69db      	ldr	r3, [r3, #28]
 800612e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006132:	f000 8088 	beq.w	8006246 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	330c      	adds	r3, #12
 800613c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006140:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006144:	e853 3f00 	ldrex	r3, [r3]
 8006148:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800614c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006150:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006154:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	330c      	adds	r3, #12
 800615e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8006162:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006166:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800616a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800616e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006172:	e841 2300 	strex	r3, r2, [r1]
 8006176:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800617a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800617e:	2b00      	cmp	r3, #0
 8006180:	d1d9      	bne.n	8006136 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	3314      	adds	r3, #20
 8006188:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800618a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800618c:	e853 3f00 	ldrex	r3, [r3]
 8006190:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006192:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006194:	f023 0301 	bic.w	r3, r3, #1
 8006198:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	3314      	adds	r3, #20
 80061a2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80061a6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80061aa:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061ac:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80061ae:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80061b2:	e841 2300 	strex	r3, r2, [r1]
 80061b6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80061b8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d1e1      	bne.n	8006182 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	3314      	adds	r3, #20
 80061c4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061c6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80061c8:	e853 3f00 	ldrex	r3, [r3]
 80061cc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80061ce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80061d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80061d4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	3314      	adds	r3, #20
 80061de:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80061e2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80061e4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061e6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80061e8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80061ea:	e841 2300 	strex	r3, r2, [r1]
 80061ee:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80061f0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d1e3      	bne.n	80061be <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	2220      	movs	r2, #32
 80061fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	2200      	movs	r2, #0
 8006202:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	330c      	adds	r3, #12
 800620a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800620c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800620e:	e853 3f00 	ldrex	r3, [r3]
 8006212:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006214:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006216:	f023 0310 	bic.w	r3, r3, #16
 800621a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	330c      	adds	r3, #12
 8006224:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006228:	65ba      	str	r2, [r7, #88]	; 0x58
 800622a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800622c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800622e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006230:	e841 2300 	strex	r3, r2, [r1]
 8006234:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006236:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006238:	2b00      	cmp	r3, #0
 800623a:	d1e3      	bne.n	8006204 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006240:	4618      	mov	r0, r3
 8006242:	f7fc fc66 	bl	8002b12 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800624e:	b29b      	uxth	r3, r3
 8006250:	1ad3      	subs	r3, r2, r3
 8006252:	b29b      	uxth	r3, r3
 8006254:	4619      	mov	r1, r3
 8006256:	6878      	ldr	r0, [r7, #4]
 8006258:	f000 f8c0 	bl	80063dc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800625c:	e099      	b.n	8006392 <HAL_UART_IRQHandler+0x50e>
 800625e:	bf00      	nop
 8006260:	080064bb 	.word	0x080064bb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800626c:	b29b      	uxth	r3, r3
 800626e:	1ad3      	subs	r3, r2, r3
 8006270:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006278:	b29b      	uxth	r3, r3
 800627a:	2b00      	cmp	r3, #0
 800627c:	f000 808b 	beq.w	8006396 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8006280:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006284:	2b00      	cmp	r3, #0
 8006286:	f000 8086 	beq.w	8006396 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	330c      	adds	r3, #12
 8006290:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006292:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006294:	e853 3f00 	ldrex	r3, [r3]
 8006298:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800629a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800629c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80062a0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	330c      	adds	r3, #12
 80062aa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80062ae:	647a      	str	r2, [r7, #68]	; 0x44
 80062b0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062b2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80062b4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80062b6:	e841 2300 	strex	r3, r2, [r1]
 80062ba:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80062bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d1e3      	bne.n	800628a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	3314      	adds	r3, #20
 80062c8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062cc:	e853 3f00 	ldrex	r3, [r3]
 80062d0:	623b      	str	r3, [r7, #32]
   return(result);
 80062d2:	6a3b      	ldr	r3, [r7, #32]
 80062d4:	f023 0301 	bic.w	r3, r3, #1
 80062d8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	3314      	adds	r3, #20
 80062e2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80062e6:	633a      	str	r2, [r7, #48]	; 0x30
 80062e8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062ea:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80062ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80062ee:	e841 2300 	strex	r3, r2, [r1]
 80062f2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80062f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d1e3      	bne.n	80062c2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	2220      	movs	r2, #32
 80062fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	2200      	movs	r2, #0
 8006306:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	330c      	adds	r3, #12
 800630e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006310:	693b      	ldr	r3, [r7, #16]
 8006312:	e853 3f00 	ldrex	r3, [r3]
 8006316:	60fb      	str	r3, [r7, #12]
   return(result);
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	f023 0310 	bic.w	r3, r3, #16
 800631e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	330c      	adds	r3, #12
 8006328:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800632c:	61fa      	str	r2, [r7, #28]
 800632e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006330:	69b9      	ldr	r1, [r7, #24]
 8006332:	69fa      	ldr	r2, [r7, #28]
 8006334:	e841 2300 	strex	r3, r2, [r1]
 8006338:	617b      	str	r3, [r7, #20]
   return(result);
 800633a:	697b      	ldr	r3, [r7, #20]
 800633c:	2b00      	cmp	r3, #0
 800633e:	d1e3      	bne.n	8006308 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006340:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006344:	4619      	mov	r1, r3
 8006346:	6878      	ldr	r0, [r7, #4]
 8006348:	f000 f848 	bl	80063dc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800634c:	e023      	b.n	8006396 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800634e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006352:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006356:	2b00      	cmp	r3, #0
 8006358:	d009      	beq.n	800636e <HAL_UART_IRQHandler+0x4ea>
 800635a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800635e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006362:	2b00      	cmp	r3, #0
 8006364:	d003      	beq.n	800636e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8006366:	6878      	ldr	r0, [r7, #4]
 8006368:	f000 f8bb 	bl	80064e2 <UART_Transmit_IT>
    return;
 800636c:	e014      	b.n	8006398 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800636e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006372:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006376:	2b00      	cmp	r3, #0
 8006378:	d00e      	beq.n	8006398 <HAL_UART_IRQHandler+0x514>
 800637a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800637e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006382:	2b00      	cmp	r3, #0
 8006384:	d008      	beq.n	8006398 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8006386:	6878      	ldr	r0, [r7, #4]
 8006388:	f000 f8fb 	bl	8006582 <UART_EndTransmit_IT>
    return;
 800638c:	e004      	b.n	8006398 <HAL_UART_IRQHandler+0x514>
    return;
 800638e:	bf00      	nop
 8006390:	e002      	b.n	8006398 <HAL_UART_IRQHandler+0x514>
      return;
 8006392:	bf00      	nop
 8006394:	e000      	b.n	8006398 <HAL_UART_IRQHandler+0x514>
      return;
 8006396:	bf00      	nop
  }
}
 8006398:	37e8      	adds	r7, #232	; 0xe8
 800639a:	46bd      	mov	sp, r7
 800639c:	bd80      	pop	{r7, pc}
 800639e:	bf00      	nop

080063a0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80063a0:	b480      	push	{r7}
 80063a2:	b083      	sub	sp, #12
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80063a8:	bf00      	nop
 80063aa:	370c      	adds	r7, #12
 80063ac:	46bd      	mov	sp, r7
 80063ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b2:	4770      	bx	lr

080063b4 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80063b4:	b480      	push	{r7}
 80063b6:	b083      	sub	sp, #12
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80063bc:	bf00      	nop
 80063be:	370c      	adds	r7, #12
 80063c0:	46bd      	mov	sp, r7
 80063c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c6:	4770      	bx	lr

080063c8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80063c8:	b480      	push	{r7}
 80063ca:	b083      	sub	sp, #12
 80063cc:	af00      	add	r7, sp, #0
 80063ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80063d0:	bf00      	nop
 80063d2:	370c      	adds	r7, #12
 80063d4:	46bd      	mov	sp, r7
 80063d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063da:	4770      	bx	lr

080063dc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80063dc:	b480      	push	{r7}
 80063de:	b083      	sub	sp, #12
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	6078      	str	r0, [r7, #4]
 80063e4:	460b      	mov	r3, r1
 80063e6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80063e8:	bf00      	nop
 80063ea:	370c      	adds	r7, #12
 80063ec:	46bd      	mov	sp, r7
 80063ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f2:	4770      	bx	lr

080063f4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80063f4:	b480      	push	{r7}
 80063f6:	b095      	sub	sp, #84	; 0x54
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	330c      	adds	r3, #12
 8006402:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006404:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006406:	e853 3f00 	ldrex	r3, [r3]
 800640a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800640c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800640e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006412:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	330c      	adds	r3, #12
 800641a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800641c:	643a      	str	r2, [r7, #64]	; 0x40
 800641e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006420:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006422:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006424:	e841 2300 	strex	r3, r2, [r1]
 8006428:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800642a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800642c:	2b00      	cmp	r3, #0
 800642e:	d1e5      	bne.n	80063fc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	3314      	adds	r3, #20
 8006436:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006438:	6a3b      	ldr	r3, [r7, #32]
 800643a:	e853 3f00 	ldrex	r3, [r3]
 800643e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006440:	69fb      	ldr	r3, [r7, #28]
 8006442:	f023 0301 	bic.w	r3, r3, #1
 8006446:	64bb      	str	r3, [r7, #72]	; 0x48
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	3314      	adds	r3, #20
 800644e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006450:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006452:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006454:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006456:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006458:	e841 2300 	strex	r3, r2, [r1]
 800645c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800645e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006460:	2b00      	cmp	r3, #0
 8006462:	d1e5      	bne.n	8006430 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006468:	2b01      	cmp	r3, #1
 800646a:	d119      	bne.n	80064a0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	330c      	adds	r3, #12
 8006472:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	e853 3f00 	ldrex	r3, [r3]
 800647a:	60bb      	str	r3, [r7, #8]
   return(result);
 800647c:	68bb      	ldr	r3, [r7, #8]
 800647e:	f023 0310 	bic.w	r3, r3, #16
 8006482:	647b      	str	r3, [r7, #68]	; 0x44
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	330c      	adds	r3, #12
 800648a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800648c:	61ba      	str	r2, [r7, #24]
 800648e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006490:	6979      	ldr	r1, [r7, #20]
 8006492:	69ba      	ldr	r2, [r7, #24]
 8006494:	e841 2300 	strex	r3, r2, [r1]
 8006498:	613b      	str	r3, [r7, #16]
   return(result);
 800649a:	693b      	ldr	r3, [r7, #16]
 800649c:	2b00      	cmp	r3, #0
 800649e:	d1e5      	bne.n	800646c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2220      	movs	r2, #32
 80064a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2200      	movs	r2, #0
 80064ac:	631a      	str	r2, [r3, #48]	; 0x30
}
 80064ae:	bf00      	nop
 80064b0:	3754      	adds	r7, #84	; 0x54
 80064b2:	46bd      	mov	sp, r7
 80064b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b8:	4770      	bx	lr

080064ba <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80064ba:	b580      	push	{r7, lr}
 80064bc:	b084      	sub	sp, #16
 80064be:	af00      	add	r7, sp, #0
 80064c0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064c6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	2200      	movs	r2, #0
 80064cc:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	2200      	movs	r2, #0
 80064d2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80064d4:	68f8      	ldr	r0, [r7, #12]
 80064d6:	f7ff ff77 	bl	80063c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80064da:	bf00      	nop
 80064dc:	3710      	adds	r7, #16
 80064de:	46bd      	mov	sp, r7
 80064e0:	bd80      	pop	{r7, pc}

080064e2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80064e2:	b480      	push	{r7}
 80064e4:	b085      	sub	sp, #20
 80064e6:	af00      	add	r7, sp, #0
 80064e8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064f0:	b2db      	uxtb	r3, r3
 80064f2:	2b21      	cmp	r3, #33	; 0x21
 80064f4:	d13e      	bne.n	8006574 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	689b      	ldr	r3, [r3, #8]
 80064fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80064fe:	d114      	bne.n	800652a <UART_Transmit_IT+0x48>
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	691b      	ldr	r3, [r3, #16]
 8006504:	2b00      	cmp	r3, #0
 8006506:	d110      	bne.n	800652a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	6a1b      	ldr	r3, [r3, #32]
 800650c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	881b      	ldrh	r3, [r3, #0]
 8006512:	461a      	mov	r2, r3
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800651c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	6a1b      	ldr	r3, [r3, #32]
 8006522:	1c9a      	adds	r2, r3, #2
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	621a      	str	r2, [r3, #32]
 8006528:	e008      	b.n	800653c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	6a1b      	ldr	r3, [r3, #32]
 800652e:	1c59      	adds	r1, r3, #1
 8006530:	687a      	ldr	r2, [r7, #4]
 8006532:	6211      	str	r1, [r2, #32]
 8006534:	781a      	ldrb	r2, [r3, #0]
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006540:	b29b      	uxth	r3, r3
 8006542:	3b01      	subs	r3, #1
 8006544:	b29b      	uxth	r3, r3
 8006546:	687a      	ldr	r2, [r7, #4]
 8006548:	4619      	mov	r1, r3
 800654a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800654c:	2b00      	cmp	r3, #0
 800654e:	d10f      	bne.n	8006570 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	68da      	ldr	r2, [r3, #12]
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800655e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	68da      	ldr	r2, [r3, #12]
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800656e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006570:	2300      	movs	r3, #0
 8006572:	e000      	b.n	8006576 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006574:	2302      	movs	r3, #2
  }
}
 8006576:	4618      	mov	r0, r3
 8006578:	3714      	adds	r7, #20
 800657a:	46bd      	mov	sp, r7
 800657c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006580:	4770      	bx	lr

08006582 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006582:	b580      	push	{r7, lr}
 8006584:	b082      	sub	sp, #8
 8006586:	af00      	add	r7, sp, #0
 8006588:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	68da      	ldr	r2, [r3, #12]
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006598:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	2220      	movs	r2, #32
 800659e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80065a2:	6878      	ldr	r0, [r7, #4]
 80065a4:	f7ff fefc 	bl	80063a0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80065a8:	2300      	movs	r3, #0
}
 80065aa:	4618      	mov	r0, r3
 80065ac:	3708      	adds	r7, #8
 80065ae:	46bd      	mov	sp, r7
 80065b0:	bd80      	pop	{r7, pc}

080065b2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80065b2:	b580      	push	{r7, lr}
 80065b4:	b08c      	sub	sp, #48	; 0x30
 80065b6:	af00      	add	r7, sp, #0
 80065b8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80065c0:	b2db      	uxtb	r3, r3
 80065c2:	2b22      	cmp	r3, #34	; 0x22
 80065c4:	f040 80ab 	bne.w	800671e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	689b      	ldr	r3, [r3, #8]
 80065cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80065d0:	d117      	bne.n	8006602 <UART_Receive_IT+0x50>
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	691b      	ldr	r3, [r3, #16]
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d113      	bne.n	8006602 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80065da:	2300      	movs	r3, #0
 80065dc:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065e2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	685b      	ldr	r3, [r3, #4]
 80065ea:	b29b      	uxth	r3, r3
 80065ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80065f0:	b29a      	uxth	r2, r3
 80065f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065f4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065fa:	1c9a      	adds	r2, r3, #2
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	629a      	str	r2, [r3, #40]	; 0x28
 8006600:	e026      	b.n	8006650 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006606:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006608:	2300      	movs	r3, #0
 800660a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	689b      	ldr	r3, [r3, #8]
 8006610:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006614:	d007      	beq.n	8006626 <UART_Receive_IT+0x74>
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	689b      	ldr	r3, [r3, #8]
 800661a:	2b00      	cmp	r3, #0
 800661c:	d10a      	bne.n	8006634 <UART_Receive_IT+0x82>
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	691b      	ldr	r3, [r3, #16]
 8006622:	2b00      	cmp	r3, #0
 8006624:	d106      	bne.n	8006634 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	685b      	ldr	r3, [r3, #4]
 800662c:	b2da      	uxtb	r2, r3
 800662e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006630:	701a      	strb	r2, [r3, #0]
 8006632:	e008      	b.n	8006646 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	685b      	ldr	r3, [r3, #4]
 800663a:	b2db      	uxtb	r3, r3
 800663c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006640:	b2da      	uxtb	r2, r3
 8006642:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006644:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800664a:	1c5a      	adds	r2, r3, #1
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006654:	b29b      	uxth	r3, r3
 8006656:	3b01      	subs	r3, #1
 8006658:	b29b      	uxth	r3, r3
 800665a:	687a      	ldr	r2, [r7, #4]
 800665c:	4619      	mov	r1, r3
 800665e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006660:	2b00      	cmp	r3, #0
 8006662:	d15a      	bne.n	800671a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	68da      	ldr	r2, [r3, #12]
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f022 0220 	bic.w	r2, r2, #32
 8006672:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	68da      	ldr	r2, [r3, #12]
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006682:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	695a      	ldr	r2, [r3, #20]
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f022 0201 	bic.w	r2, r2, #1
 8006692:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	2220      	movs	r2, #32
 8006698:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066a0:	2b01      	cmp	r3, #1
 80066a2:	d135      	bne.n	8006710 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2200      	movs	r2, #0
 80066a8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	330c      	adds	r3, #12
 80066b0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066b2:	697b      	ldr	r3, [r7, #20]
 80066b4:	e853 3f00 	ldrex	r3, [r3]
 80066b8:	613b      	str	r3, [r7, #16]
   return(result);
 80066ba:	693b      	ldr	r3, [r7, #16]
 80066bc:	f023 0310 	bic.w	r3, r3, #16
 80066c0:	627b      	str	r3, [r7, #36]	; 0x24
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	330c      	adds	r3, #12
 80066c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80066ca:	623a      	str	r2, [r7, #32]
 80066cc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066ce:	69f9      	ldr	r1, [r7, #28]
 80066d0:	6a3a      	ldr	r2, [r7, #32]
 80066d2:	e841 2300 	strex	r3, r2, [r1]
 80066d6:	61bb      	str	r3, [r7, #24]
   return(result);
 80066d8:	69bb      	ldr	r3, [r7, #24]
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d1e5      	bne.n	80066aa <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f003 0310 	and.w	r3, r3, #16
 80066e8:	2b10      	cmp	r3, #16
 80066ea:	d10a      	bne.n	8006702 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80066ec:	2300      	movs	r3, #0
 80066ee:	60fb      	str	r3, [r7, #12]
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	60fb      	str	r3, [r7, #12]
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	685b      	ldr	r3, [r3, #4]
 80066fe:	60fb      	str	r3, [r7, #12]
 8006700:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006706:	4619      	mov	r1, r3
 8006708:	6878      	ldr	r0, [r7, #4]
 800670a:	f7ff fe67 	bl	80063dc <HAL_UARTEx_RxEventCallback>
 800670e:	e002      	b.n	8006716 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006710:	6878      	ldr	r0, [r7, #4]
 8006712:	f7ff fe4f 	bl	80063b4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006716:	2300      	movs	r3, #0
 8006718:	e002      	b.n	8006720 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800671a:	2300      	movs	r3, #0
 800671c:	e000      	b.n	8006720 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800671e:	2302      	movs	r3, #2
  }
}
 8006720:	4618      	mov	r0, r3
 8006722:	3730      	adds	r7, #48	; 0x30
 8006724:	46bd      	mov	sp, r7
 8006726:	bd80      	pop	{r7, pc}

08006728 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006728:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800672c:	b0c0      	sub	sp, #256	; 0x100
 800672e:	af00      	add	r7, sp, #0
 8006730:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006734:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	691b      	ldr	r3, [r3, #16]
 800673c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006740:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006744:	68d9      	ldr	r1, [r3, #12]
 8006746:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800674a:	681a      	ldr	r2, [r3, #0]
 800674c:	ea40 0301 	orr.w	r3, r0, r1
 8006750:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006752:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006756:	689a      	ldr	r2, [r3, #8]
 8006758:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800675c:	691b      	ldr	r3, [r3, #16]
 800675e:	431a      	orrs	r2, r3
 8006760:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006764:	695b      	ldr	r3, [r3, #20]
 8006766:	431a      	orrs	r2, r3
 8006768:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800676c:	69db      	ldr	r3, [r3, #28]
 800676e:	4313      	orrs	r3, r2
 8006770:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006774:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	68db      	ldr	r3, [r3, #12]
 800677c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006780:	f021 010c 	bic.w	r1, r1, #12
 8006784:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006788:	681a      	ldr	r2, [r3, #0]
 800678a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800678e:	430b      	orrs	r3, r1
 8006790:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006792:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	695b      	ldr	r3, [r3, #20]
 800679a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800679e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067a2:	6999      	ldr	r1, [r3, #24]
 80067a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067a8:	681a      	ldr	r2, [r3, #0]
 80067aa:	ea40 0301 	orr.w	r3, r0, r1
 80067ae:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80067b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067b4:	681a      	ldr	r2, [r3, #0]
 80067b6:	4b8f      	ldr	r3, [pc, #572]	; (80069f4 <UART_SetConfig+0x2cc>)
 80067b8:	429a      	cmp	r2, r3
 80067ba:	d005      	beq.n	80067c8 <UART_SetConfig+0xa0>
 80067bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067c0:	681a      	ldr	r2, [r3, #0]
 80067c2:	4b8d      	ldr	r3, [pc, #564]	; (80069f8 <UART_SetConfig+0x2d0>)
 80067c4:	429a      	cmp	r2, r3
 80067c6:	d104      	bne.n	80067d2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80067c8:	f7ff f932 	bl	8005a30 <HAL_RCC_GetPCLK2Freq>
 80067cc:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80067d0:	e003      	b.n	80067da <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80067d2:	f7ff f919 	bl	8005a08 <HAL_RCC_GetPCLK1Freq>
 80067d6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80067da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067de:	69db      	ldr	r3, [r3, #28]
 80067e0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80067e4:	f040 810c 	bne.w	8006a00 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80067e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80067ec:	2200      	movs	r2, #0
 80067ee:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80067f2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80067f6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80067fa:	4622      	mov	r2, r4
 80067fc:	462b      	mov	r3, r5
 80067fe:	1891      	adds	r1, r2, r2
 8006800:	65b9      	str	r1, [r7, #88]	; 0x58
 8006802:	415b      	adcs	r3, r3
 8006804:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006806:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800680a:	4621      	mov	r1, r4
 800680c:	eb12 0801 	adds.w	r8, r2, r1
 8006810:	4629      	mov	r1, r5
 8006812:	eb43 0901 	adc.w	r9, r3, r1
 8006816:	f04f 0200 	mov.w	r2, #0
 800681a:	f04f 0300 	mov.w	r3, #0
 800681e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006822:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006826:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800682a:	4690      	mov	r8, r2
 800682c:	4699      	mov	r9, r3
 800682e:	4623      	mov	r3, r4
 8006830:	eb18 0303 	adds.w	r3, r8, r3
 8006834:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006838:	462b      	mov	r3, r5
 800683a:	eb49 0303 	adc.w	r3, r9, r3
 800683e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006842:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006846:	685b      	ldr	r3, [r3, #4]
 8006848:	2200      	movs	r2, #0
 800684a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800684e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006852:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006856:	460b      	mov	r3, r1
 8006858:	18db      	adds	r3, r3, r3
 800685a:	653b      	str	r3, [r7, #80]	; 0x50
 800685c:	4613      	mov	r3, r2
 800685e:	eb42 0303 	adc.w	r3, r2, r3
 8006862:	657b      	str	r3, [r7, #84]	; 0x54
 8006864:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006868:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800686c:	f7fa f970 	bl	8000b50 <__aeabi_uldivmod>
 8006870:	4602      	mov	r2, r0
 8006872:	460b      	mov	r3, r1
 8006874:	4b61      	ldr	r3, [pc, #388]	; (80069fc <UART_SetConfig+0x2d4>)
 8006876:	fba3 2302 	umull	r2, r3, r3, r2
 800687a:	095b      	lsrs	r3, r3, #5
 800687c:	011c      	lsls	r4, r3, #4
 800687e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006882:	2200      	movs	r2, #0
 8006884:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006888:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800688c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006890:	4642      	mov	r2, r8
 8006892:	464b      	mov	r3, r9
 8006894:	1891      	adds	r1, r2, r2
 8006896:	64b9      	str	r1, [r7, #72]	; 0x48
 8006898:	415b      	adcs	r3, r3
 800689a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800689c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80068a0:	4641      	mov	r1, r8
 80068a2:	eb12 0a01 	adds.w	sl, r2, r1
 80068a6:	4649      	mov	r1, r9
 80068a8:	eb43 0b01 	adc.w	fp, r3, r1
 80068ac:	f04f 0200 	mov.w	r2, #0
 80068b0:	f04f 0300 	mov.w	r3, #0
 80068b4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80068b8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80068bc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80068c0:	4692      	mov	sl, r2
 80068c2:	469b      	mov	fp, r3
 80068c4:	4643      	mov	r3, r8
 80068c6:	eb1a 0303 	adds.w	r3, sl, r3
 80068ca:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80068ce:	464b      	mov	r3, r9
 80068d0:	eb4b 0303 	adc.w	r3, fp, r3
 80068d4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80068d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80068dc:	685b      	ldr	r3, [r3, #4]
 80068de:	2200      	movs	r2, #0
 80068e0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80068e4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80068e8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80068ec:	460b      	mov	r3, r1
 80068ee:	18db      	adds	r3, r3, r3
 80068f0:	643b      	str	r3, [r7, #64]	; 0x40
 80068f2:	4613      	mov	r3, r2
 80068f4:	eb42 0303 	adc.w	r3, r2, r3
 80068f8:	647b      	str	r3, [r7, #68]	; 0x44
 80068fa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80068fe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006902:	f7fa f925 	bl	8000b50 <__aeabi_uldivmod>
 8006906:	4602      	mov	r2, r0
 8006908:	460b      	mov	r3, r1
 800690a:	4611      	mov	r1, r2
 800690c:	4b3b      	ldr	r3, [pc, #236]	; (80069fc <UART_SetConfig+0x2d4>)
 800690e:	fba3 2301 	umull	r2, r3, r3, r1
 8006912:	095b      	lsrs	r3, r3, #5
 8006914:	2264      	movs	r2, #100	; 0x64
 8006916:	fb02 f303 	mul.w	r3, r2, r3
 800691a:	1acb      	subs	r3, r1, r3
 800691c:	00db      	lsls	r3, r3, #3
 800691e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006922:	4b36      	ldr	r3, [pc, #216]	; (80069fc <UART_SetConfig+0x2d4>)
 8006924:	fba3 2302 	umull	r2, r3, r3, r2
 8006928:	095b      	lsrs	r3, r3, #5
 800692a:	005b      	lsls	r3, r3, #1
 800692c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006930:	441c      	add	r4, r3
 8006932:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006936:	2200      	movs	r2, #0
 8006938:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800693c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006940:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006944:	4642      	mov	r2, r8
 8006946:	464b      	mov	r3, r9
 8006948:	1891      	adds	r1, r2, r2
 800694a:	63b9      	str	r1, [r7, #56]	; 0x38
 800694c:	415b      	adcs	r3, r3
 800694e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006950:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006954:	4641      	mov	r1, r8
 8006956:	1851      	adds	r1, r2, r1
 8006958:	6339      	str	r1, [r7, #48]	; 0x30
 800695a:	4649      	mov	r1, r9
 800695c:	414b      	adcs	r3, r1
 800695e:	637b      	str	r3, [r7, #52]	; 0x34
 8006960:	f04f 0200 	mov.w	r2, #0
 8006964:	f04f 0300 	mov.w	r3, #0
 8006968:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800696c:	4659      	mov	r1, fp
 800696e:	00cb      	lsls	r3, r1, #3
 8006970:	4651      	mov	r1, sl
 8006972:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006976:	4651      	mov	r1, sl
 8006978:	00ca      	lsls	r2, r1, #3
 800697a:	4610      	mov	r0, r2
 800697c:	4619      	mov	r1, r3
 800697e:	4603      	mov	r3, r0
 8006980:	4642      	mov	r2, r8
 8006982:	189b      	adds	r3, r3, r2
 8006984:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006988:	464b      	mov	r3, r9
 800698a:	460a      	mov	r2, r1
 800698c:	eb42 0303 	adc.w	r3, r2, r3
 8006990:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006994:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006998:	685b      	ldr	r3, [r3, #4]
 800699a:	2200      	movs	r2, #0
 800699c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80069a0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80069a4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80069a8:	460b      	mov	r3, r1
 80069aa:	18db      	adds	r3, r3, r3
 80069ac:	62bb      	str	r3, [r7, #40]	; 0x28
 80069ae:	4613      	mov	r3, r2
 80069b0:	eb42 0303 	adc.w	r3, r2, r3
 80069b4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80069b6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80069ba:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80069be:	f7fa f8c7 	bl	8000b50 <__aeabi_uldivmod>
 80069c2:	4602      	mov	r2, r0
 80069c4:	460b      	mov	r3, r1
 80069c6:	4b0d      	ldr	r3, [pc, #52]	; (80069fc <UART_SetConfig+0x2d4>)
 80069c8:	fba3 1302 	umull	r1, r3, r3, r2
 80069cc:	095b      	lsrs	r3, r3, #5
 80069ce:	2164      	movs	r1, #100	; 0x64
 80069d0:	fb01 f303 	mul.w	r3, r1, r3
 80069d4:	1ad3      	subs	r3, r2, r3
 80069d6:	00db      	lsls	r3, r3, #3
 80069d8:	3332      	adds	r3, #50	; 0x32
 80069da:	4a08      	ldr	r2, [pc, #32]	; (80069fc <UART_SetConfig+0x2d4>)
 80069dc:	fba2 2303 	umull	r2, r3, r2, r3
 80069e0:	095b      	lsrs	r3, r3, #5
 80069e2:	f003 0207 	and.w	r2, r3, #7
 80069e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	4422      	add	r2, r4
 80069ee:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80069f0:	e105      	b.n	8006bfe <UART_SetConfig+0x4d6>
 80069f2:	bf00      	nop
 80069f4:	40011000 	.word	0x40011000
 80069f8:	40011400 	.word	0x40011400
 80069fc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006a00:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006a04:	2200      	movs	r2, #0
 8006a06:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006a0a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006a0e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006a12:	4642      	mov	r2, r8
 8006a14:	464b      	mov	r3, r9
 8006a16:	1891      	adds	r1, r2, r2
 8006a18:	6239      	str	r1, [r7, #32]
 8006a1a:	415b      	adcs	r3, r3
 8006a1c:	627b      	str	r3, [r7, #36]	; 0x24
 8006a1e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006a22:	4641      	mov	r1, r8
 8006a24:	1854      	adds	r4, r2, r1
 8006a26:	4649      	mov	r1, r9
 8006a28:	eb43 0501 	adc.w	r5, r3, r1
 8006a2c:	f04f 0200 	mov.w	r2, #0
 8006a30:	f04f 0300 	mov.w	r3, #0
 8006a34:	00eb      	lsls	r3, r5, #3
 8006a36:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006a3a:	00e2      	lsls	r2, r4, #3
 8006a3c:	4614      	mov	r4, r2
 8006a3e:	461d      	mov	r5, r3
 8006a40:	4643      	mov	r3, r8
 8006a42:	18e3      	adds	r3, r4, r3
 8006a44:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006a48:	464b      	mov	r3, r9
 8006a4a:	eb45 0303 	adc.w	r3, r5, r3
 8006a4e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006a52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a56:	685b      	ldr	r3, [r3, #4]
 8006a58:	2200      	movs	r2, #0
 8006a5a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006a5e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006a62:	f04f 0200 	mov.w	r2, #0
 8006a66:	f04f 0300 	mov.w	r3, #0
 8006a6a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006a6e:	4629      	mov	r1, r5
 8006a70:	008b      	lsls	r3, r1, #2
 8006a72:	4621      	mov	r1, r4
 8006a74:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006a78:	4621      	mov	r1, r4
 8006a7a:	008a      	lsls	r2, r1, #2
 8006a7c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006a80:	f7fa f866 	bl	8000b50 <__aeabi_uldivmod>
 8006a84:	4602      	mov	r2, r0
 8006a86:	460b      	mov	r3, r1
 8006a88:	4b60      	ldr	r3, [pc, #384]	; (8006c0c <UART_SetConfig+0x4e4>)
 8006a8a:	fba3 2302 	umull	r2, r3, r3, r2
 8006a8e:	095b      	lsrs	r3, r3, #5
 8006a90:	011c      	lsls	r4, r3, #4
 8006a92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006a96:	2200      	movs	r2, #0
 8006a98:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006a9c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006aa0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006aa4:	4642      	mov	r2, r8
 8006aa6:	464b      	mov	r3, r9
 8006aa8:	1891      	adds	r1, r2, r2
 8006aaa:	61b9      	str	r1, [r7, #24]
 8006aac:	415b      	adcs	r3, r3
 8006aae:	61fb      	str	r3, [r7, #28]
 8006ab0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006ab4:	4641      	mov	r1, r8
 8006ab6:	1851      	adds	r1, r2, r1
 8006ab8:	6139      	str	r1, [r7, #16]
 8006aba:	4649      	mov	r1, r9
 8006abc:	414b      	adcs	r3, r1
 8006abe:	617b      	str	r3, [r7, #20]
 8006ac0:	f04f 0200 	mov.w	r2, #0
 8006ac4:	f04f 0300 	mov.w	r3, #0
 8006ac8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006acc:	4659      	mov	r1, fp
 8006ace:	00cb      	lsls	r3, r1, #3
 8006ad0:	4651      	mov	r1, sl
 8006ad2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006ad6:	4651      	mov	r1, sl
 8006ad8:	00ca      	lsls	r2, r1, #3
 8006ada:	4610      	mov	r0, r2
 8006adc:	4619      	mov	r1, r3
 8006ade:	4603      	mov	r3, r0
 8006ae0:	4642      	mov	r2, r8
 8006ae2:	189b      	adds	r3, r3, r2
 8006ae4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006ae8:	464b      	mov	r3, r9
 8006aea:	460a      	mov	r2, r1
 8006aec:	eb42 0303 	adc.w	r3, r2, r3
 8006af0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006af4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006af8:	685b      	ldr	r3, [r3, #4]
 8006afa:	2200      	movs	r2, #0
 8006afc:	67bb      	str	r3, [r7, #120]	; 0x78
 8006afe:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006b00:	f04f 0200 	mov.w	r2, #0
 8006b04:	f04f 0300 	mov.w	r3, #0
 8006b08:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006b0c:	4649      	mov	r1, r9
 8006b0e:	008b      	lsls	r3, r1, #2
 8006b10:	4641      	mov	r1, r8
 8006b12:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006b16:	4641      	mov	r1, r8
 8006b18:	008a      	lsls	r2, r1, #2
 8006b1a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006b1e:	f7fa f817 	bl	8000b50 <__aeabi_uldivmod>
 8006b22:	4602      	mov	r2, r0
 8006b24:	460b      	mov	r3, r1
 8006b26:	4b39      	ldr	r3, [pc, #228]	; (8006c0c <UART_SetConfig+0x4e4>)
 8006b28:	fba3 1302 	umull	r1, r3, r3, r2
 8006b2c:	095b      	lsrs	r3, r3, #5
 8006b2e:	2164      	movs	r1, #100	; 0x64
 8006b30:	fb01 f303 	mul.w	r3, r1, r3
 8006b34:	1ad3      	subs	r3, r2, r3
 8006b36:	011b      	lsls	r3, r3, #4
 8006b38:	3332      	adds	r3, #50	; 0x32
 8006b3a:	4a34      	ldr	r2, [pc, #208]	; (8006c0c <UART_SetConfig+0x4e4>)
 8006b3c:	fba2 2303 	umull	r2, r3, r2, r3
 8006b40:	095b      	lsrs	r3, r3, #5
 8006b42:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006b46:	441c      	add	r4, r3
 8006b48:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006b4c:	2200      	movs	r2, #0
 8006b4e:	673b      	str	r3, [r7, #112]	; 0x70
 8006b50:	677a      	str	r2, [r7, #116]	; 0x74
 8006b52:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006b56:	4642      	mov	r2, r8
 8006b58:	464b      	mov	r3, r9
 8006b5a:	1891      	adds	r1, r2, r2
 8006b5c:	60b9      	str	r1, [r7, #8]
 8006b5e:	415b      	adcs	r3, r3
 8006b60:	60fb      	str	r3, [r7, #12]
 8006b62:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006b66:	4641      	mov	r1, r8
 8006b68:	1851      	adds	r1, r2, r1
 8006b6a:	6039      	str	r1, [r7, #0]
 8006b6c:	4649      	mov	r1, r9
 8006b6e:	414b      	adcs	r3, r1
 8006b70:	607b      	str	r3, [r7, #4]
 8006b72:	f04f 0200 	mov.w	r2, #0
 8006b76:	f04f 0300 	mov.w	r3, #0
 8006b7a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006b7e:	4659      	mov	r1, fp
 8006b80:	00cb      	lsls	r3, r1, #3
 8006b82:	4651      	mov	r1, sl
 8006b84:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006b88:	4651      	mov	r1, sl
 8006b8a:	00ca      	lsls	r2, r1, #3
 8006b8c:	4610      	mov	r0, r2
 8006b8e:	4619      	mov	r1, r3
 8006b90:	4603      	mov	r3, r0
 8006b92:	4642      	mov	r2, r8
 8006b94:	189b      	adds	r3, r3, r2
 8006b96:	66bb      	str	r3, [r7, #104]	; 0x68
 8006b98:	464b      	mov	r3, r9
 8006b9a:	460a      	mov	r2, r1
 8006b9c:	eb42 0303 	adc.w	r3, r2, r3
 8006ba0:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006ba2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ba6:	685b      	ldr	r3, [r3, #4]
 8006ba8:	2200      	movs	r2, #0
 8006baa:	663b      	str	r3, [r7, #96]	; 0x60
 8006bac:	667a      	str	r2, [r7, #100]	; 0x64
 8006bae:	f04f 0200 	mov.w	r2, #0
 8006bb2:	f04f 0300 	mov.w	r3, #0
 8006bb6:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006bba:	4649      	mov	r1, r9
 8006bbc:	008b      	lsls	r3, r1, #2
 8006bbe:	4641      	mov	r1, r8
 8006bc0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006bc4:	4641      	mov	r1, r8
 8006bc6:	008a      	lsls	r2, r1, #2
 8006bc8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006bcc:	f7f9 ffc0 	bl	8000b50 <__aeabi_uldivmod>
 8006bd0:	4602      	mov	r2, r0
 8006bd2:	460b      	mov	r3, r1
 8006bd4:	4b0d      	ldr	r3, [pc, #52]	; (8006c0c <UART_SetConfig+0x4e4>)
 8006bd6:	fba3 1302 	umull	r1, r3, r3, r2
 8006bda:	095b      	lsrs	r3, r3, #5
 8006bdc:	2164      	movs	r1, #100	; 0x64
 8006bde:	fb01 f303 	mul.w	r3, r1, r3
 8006be2:	1ad3      	subs	r3, r2, r3
 8006be4:	011b      	lsls	r3, r3, #4
 8006be6:	3332      	adds	r3, #50	; 0x32
 8006be8:	4a08      	ldr	r2, [pc, #32]	; (8006c0c <UART_SetConfig+0x4e4>)
 8006bea:	fba2 2303 	umull	r2, r3, r2, r3
 8006bee:	095b      	lsrs	r3, r3, #5
 8006bf0:	f003 020f 	and.w	r2, r3, #15
 8006bf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	4422      	add	r2, r4
 8006bfc:	609a      	str	r2, [r3, #8]
}
 8006bfe:	bf00      	nop
 8006c00:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006c04:	46bd      	mov	sp, r7
 8006c06:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006c0a:	bf00      	nop
 8006c0c:	51eb851f 	.word	0x51eb851f

08006c10 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006c10:	b084      	sub	sp, #16
 8006c12:	b580      	push	{r7, lr}
 8006c14:	b084      	sub	sp, #16
 8006c16:	af00      	add	r7, sp, #0
 8006c18:	6078      	str	r0, [r7, #4]
 8006c1a:	f107 001c 	add.w	r0, r7, #28
 8006c1e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006c22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c24:	2b01      	cmp	r3, #1
 8006c26:	d122      	bne.n	8006c6e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c2c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	68db      	ldr	r3, [r3, #12]
 8006c38:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8006c3c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006c40:	687a      	ldr	r2, [r7, #4]
 8006c42:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	68db      	ldr	r3, [r3, #12]
 8006c48:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006c50:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006c52:	2b01      	cmp	r3, #1
 8006c54:	d105      	bne.n	8006c62 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	68db      	ldr	r3, [r3, #12]
 8006c5a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006c62:	6878      	ldr	r0, [r7, #4]
 8006c64:	f000 f9c0 	bl	8006fe8 <USB_CoreReset>
 8006c68:	4603      	mov	r3, r0
 8006c6a:	73fb      	strb	r3, [r7, #15]
 8006c6c:	e01a      	b.n	8006ca4 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	68db      	ldr	r3, [r3, #12]
 8006c72:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006c7a:	6878      	ldr	r0, [r7, #4]
 8006c7c:	f000 f9b4 	bl	8006fe8 <USB_CoreReset>
 8006c80:	4603      	mov	r3, r0
 8006c82:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006c84:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d106      	bne.n	8006c98 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c8e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	639a      	str	r2, [r3, #56]	; 0x38
 8006c96:	e005      	b.n	8006ca4 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c9c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006ca4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ca6:	2b01      	cmp	r3, #1
 8006ca8:	d10b      	bne.n	8006cc2 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	689b      	ldr	r3, [r3, #8]
 8006cae:	f043 0206 	orr.w	r2, r3, #6
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	689b      	ldr	r3, [r3, #8]
 8006cba:	f043 0220 	orr.w	r2, r3, #32
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006cc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cc4:	4618      	mov	r0, r3
 8006cc6:	3710      	adds	r7, #16
 8006cc8:	46bd      	mov	sp, r7
 8006cca:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006cce:	b004      	add	sp, #16
 8006cd0:	4770      	bx	lr

08006cd2 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006cd2:	b480      	push	{r7}
 8006cd4:	b083      	sub	sp, #12
 8006cd6:	af00      	add	r7, sp, #0
 8006cd8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	689b      	ldr	r3, [r3, #8]
 8006cde:	f043 0201 	orr.w	r2, r3, #1
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006ce6:	2300      	movs	r3, #0
}
 8006ce8:	4618      	mov	r0, r3
 8006cea:	370c      	adds	r7, #12
 8006cec:	46bd      	mov	sp, r7
 8006cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf2:	4770      	bx	lr

08006cf4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006cf4:	b480      	push	{r7}
 8006cf6:	b083      	sub	sp, #12
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	689b      	ldr	r3, [r3, #8]
 8006d00:	f023 0201 	bic.w	r2, r3, #1
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006d08:	2300      	movs	r3, #0
}
 8006d0a:	4618      	mov	r0, r3
 8006d0c:	370c      	adds	r7, #12
 8006d0e:	46bd      	mov	sp, r7
 8006d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d14:	4770      	bx	lr

08006d16 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006d16:	b580      	push	{r7, lr}
 8006d18:	b084      	sub	sp, #16
 8006d1a:	af00      	add	r7, sp, #0
 8006d1c:	6078      	str	r0, [r7, #4]
 8006d1e:	460b      	mov	r3, r1
 8006d20:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006d22:	2300      	movs	r3, #0
 8006d24:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	68db      	ldr	r3, [r3, #12]
 8006d2a:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006d32:	78fb      	ldrb	r3, [r7, #3]
 8006d34:	2b01      	cmp	r3, #1
 8006d36:	d115      	bne.n	8006d64 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	68db      	ldr	r3, [r3, #12]
 8006d3c:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8006d44:	2001      	movs	r0, #1
 8006d46:	f7fb fdaf 	bl	80028a8 <HAL_Delay>
      ms++;
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	3301      	adds	r3, #1
 8006d4e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8006d50:	6878      	ldr	r0, [r7, #4]
 8006d52:	f000 f93a 	bl	8006fca <USB_GetMode>
 8006d56:	4603      	mov	r3, r0
 8006d58:	2b01      	cmp	r3, #1
 8006d5a:	d01e      	beq.n	8006d9a <USB_SetCurrentMode+0x84>
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	2b31      	cmp	r3, #49	; 0x31
 8006d60:	d9f0      	bls.n	8006d44 <USB_SetCurrentMode+0x2e>
 8006d62:	e01a      	b.n	8006d9a <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006d64:	78fb      	ldrb	r3, [r7, #3]
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d115      	bne.n	8006d96 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	68db      	ldr	r3, [r3, #12]
 8006d6e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8006d76:	2001      	movs	r0, #1
 8006d78:	f7fb fd96 	bl	80028a8 <HAL_Delay>
      ms++;
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	3301      	adds	r3, #1
 8006d80:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8006d82:	6878      	ldr	r0, [r7, #4]
 8006d84:	f000 f921 	bl	8006fca <USB_GetMode>
 8006d88:	4603      	mov	r3, r0
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d005      	beq.n	8006d9a <USB_SetCurrentMode+0x84>
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	2b31      	cmp	r3, #49	; 0x31
 8006d92:	d9f0      	bls.n	8006d76 <USB_SetCurrentMode+0x60>
 8006d94:	e001      	b.n	8006d9a <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006d96:	2301      	movs	r3, #1
 8006d98:	e005      	b.n	8006da6 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	2b32      	cmp	r3, #50	; 0x32
 8006d9e:	d101      	bne.n	8006da4 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006da0:	2301      	movs	r3, #1
 8006da2:	e000      	b.n	8006da6 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006da4:	2300      	movs	r3, #0
}
 8006da6:	4618      	mov	r0, r3
 8006da8:	3710      	adds	r7, #16
 8006daa:	46bd      	mov	sp, r7
 8006dac:	bd80      	pop	{r7, pc}
	...

08006db0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006db0:	b480      	push	{r7}
 8006db2:	b085      	sub	sp, #20
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	6078      	str	r0, [r7, #4]
 8006db8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006dba:	2300      	movs	r3, #0
 8006dbc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	3301      	adds	r3, #1
 8006dc2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	4a13      	ldr	r2, [pc, #76]	; (8006e14 <USB_FlushTxFifo+0x64>)
 8006dc8:	4293      	cmp	r3, r2
 8006dca:	d901      	bls.n	8006dd0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006dcc:	2303      	movs	r3, #3
 8006dce:	e01b      	b.n	8006e08 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	691b      	ldr	r3, [r3, #16]
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	daf2      	bge.n	8006dbe <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006dd8:	2300      	movs	r3, #0
 8006dda:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006ddc:	683b      	ldr	r3, [r7, #0]
 8006dde:	019b      	lsls	r3, r3, #6
 8006de0:	f043 0220 	orr.w	r2, r3, #32
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	3301      	adds	r3, #1
 8006dec:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	4a08      	ldr	r2, [pc, #32]	; (8006e14 <USB_FlushTxFifo+0x64>)
 8006df2:	4293      	cmp	r3, r2
 8006df4:	d901      	bls.n	8006dfa <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006df6:	2303      	movs	r3, #3
 8006df8:	e006      	b.n	8006e08 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	691b      	ldr	r3, [r3, #16]
 8006dfe:	f003 0320 	and.w	r3, r3, #32
 8006e02:	2b20      	cmp	r3, #32
 8006e04:	d0f0      	beq.n	8006de8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006e06:	2300      	movs	r3, #0
}
 8006e08:	4618      	mov	r0, r3
 8006e0a:	3714      	adds	r7, #20
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e12:	4770      	bx	lr
 8006e14:	00030d40 	.word	0x00030d40

08006e18 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006e18:	b480      	push	{r7}
 8006e1a:	b085      	sub	sp, #20
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006e20:	2300      	movs	r3, #0
 8006e22:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	3301      	adds	r3, #1
 8006e28:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	4a11      	ldr	r2, [pc, #68]	; (8006e74 <USB_FlushRxFifo+0x5c>)
 8006e2e:	4293      	cmp	r3, r2
 8006e30:	d901      	bls.n	8006e36 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006e32:	2303      	movs	r3, #3
 8006e34:	e018      	b.n	8006e68 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	691b      	ldr	r3, [r3, #16]
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	daf2      	bge.n	8006e24 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006e3e:	2300      	movs	r3, #0
 8006e40:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	2210      	movs	r2, #16
 8006e46:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	3301      	adds	r3, #1
 8006e4c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	4a08      	ldr	r2, [pc, #32]	; (8006e74 <USB_FlushRxFifo+0x5c>)
 8006e52:	4293      	cmp	r3, r2
 8006e54:	d901      	bls.n	8006e5a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006e56:	2303      	movs	r3, #3
 8006e58:	e006      	b.n	8006e68 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	691b      	ldr	r3, [r3, #16]
 8006e5e:	f003 0310 	and.w	r3, r3, #16
 8006e62:	2b10      	cmp	r3, #16
 8006e64:	d0f0      	beq.n	8006e48 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006e66:	2300      	movs	r3, #0
}
 8006e68:	4618      	mov	r0, r3
 8006e6a:	3714      	adds	r7, #20
 8006e6c:	46bd      	mov	sp, r7
 8006e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e72:	4770      	bx	lr
 8006e74:	00030d40 	.word	0x00030d40

08006e78 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006e78:	b480      	push	{r7}
 8006e7a:	b089      	sub	sp, #36	; 0x24
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	60f8      	str	r0, [r7, #12]
 8006e80:	60b9      	str	r1, [r7, #8]
 8006e82:	4611      	mov	r1, r2
 8006e84:	461a      	mov	r2, r3
 8006e86:	460b      	mov	r3, r1
 8006e88:	71fb      	strb	r3, [r7, #7]
 8006e8a:	4613      	mov	r3, r2
 8006e8c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8006e92:	68bb      	ldr	r3, [r7, #8]
 8006e94:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8006e96:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d123      	bne.n	8006ee6 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006e9e:	88bb      	ldrh	r3, [r7, #4]
 8006ea0:	3303      	adds	r3, #3
 8006ea2:	089b      	lsrs	r3, r3, #2
 8006ea4:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	61bb      	str	r3, [r7, #24]
 8006eaa:	e018      	b.n	8006ede <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006eac:	79fb      	ldrb	r3, [r7, #7]
 8006eae:	031a      	lsls	r2, r3, #12
 8006eb0:	697b      	ldr	r3, [r7, #20]
 8006eb2:	4413      	add	r3, r2
 8006eb4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006eb8:	461a      	mov	r2, r3
 8006eba:	69fb      	ldr	r3, [r7, #28]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006ec0:	69fb      	ldr	r3, [r7, #28]
 8006ec2:	3301      	adds	r3, #1
 8006ec4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006ec6:	69fb      	ldr	r3, [r7, #28]
 8006ec8:	3301      	adds	r3, #1
 8006eca:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006ecc:	69fb      	ldr	r3, [r7, #28]
 8006ece:	3301      	adds	r3, #1
 8006ed0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006ed2:	69fb      	ldr	r3, [r7, #28]
 8006ed4:	3301      	adds	r3, #1
 8006ed6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006ed8:	69bb      	ldr	r3, [r7, #24]
 8006eda:	3301      	adds	r3, #1
 8006edc:	61bb      	str	r3, [r7, #24]
 8006ede:	69ba      	ldr	r2, [r7, #24]
 8006ee0:	693b      	ldr	r3, [r7, #16]
 8006ee2:	429a      	cmp	r2, r3
 8006ee4:	d3e2      	bcc.n	8006eac <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006ee6:	2300      	movs	r3, #0
}
 8006ee8:	4618      	mov	r0, r3
 8006eea:	3724      	adds	r7, #36	; 0x24
 8006eec:	46bd      	mov	sp, r7
 8006eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef2:	4770      	bx	lr

08006ef4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006ef4:	b480      	push	{r7}
 8006ef6:	b08b      	sub	sp, #44	; 0x2c
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	60f8      	str	r0, [r7, #12]
 8006efc:	60b9      	str	r1, [r7, #8]
 8006efe:	4613      	mov	r3, r2
 8006f00:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8006f06:	68bb      	ldr	r3, [r7, #8]
 8006f08:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8006f0a:	88fb      	ldrh	r3, [r7, #6]
 8006f0c:	089b      	lsrs	r3, r3, #2
 8006f0e:	b29b      	uxth	r3, r3
 8006f10:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8006f12:	88fb      	ldrh	r3, [r7, #6]
 8006f14:	f003 0303 	and.w	r3, r3, #3
 8006f18:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8006f1a:	2300      	movs	r3, #0
 8006f1c:	623b      	str	r3, [r7, #32]
 8006f1e:	e014      	b.n	8006f4a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006f20:	69bb      	ldr	r3, [r7, #24]
 8006f22:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006f26:	681a      	ldr	r2, [r3, #0]
 8006f28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f2a:	601a      	str	r2, [r3, #0]
    pDest++;
 8006f2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f2e:	3301      	adds	r3, #1
 8006f30:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8006f32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f34:	3301      	adds	r3, #1
 8006f36:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8006f38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f3a:	3301      	adds	r3, #1
 8006f3c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8006f3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f40:	3301      	adds	r3, #1
 8006f42:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8006f44:	6a3b      	ldr	r3, [r7, #32]
 8006f46:	3301      	adds	r3, #1
 8006f48:	623b      	str	r3, [r7, #32]
 8006f4a:	6a3a      	ldr	r2, [r7, #32]
 8006f4c:	697b      	ldr	r3, [r7, #20]
 8006f4e:	429a      	cmp	r2, r3
 8006f50:	d3e6      	bcc.n	8006f20 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8006f52:	8bfb      	ldrh	r3, [r7, #30]
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d01e      	beq.n	8006f96 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8006f58:	2300      	movs	r3, #0
 8006f5a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006f5c:	69bb      	ldr	r3, [r7, #24]
 8006f5e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006f62:	461a      	mov	r2, r3
 8006f64:	f107 0310 	add.w	r3, r7, #16
 8006f68:	6812      	ldr	r2, [r2, #0]
 8006f6a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006f6c:	693a      	ldr	r2, [r7, #16]
 8006f6e:	6a3b      	ldr	r3, [r7, #32]
 8006f70:	b2db      	uxtb	r3, r3
 8006f72:	00db      	lsls	r3, r3, #3
 8006f74:	fa22 f303 	lsr.w	r3, r2, r3
 8006f78:	b2da      	uxtb	r2, r3
 8006f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f7c:	701a      	strb	r2, [r3, #0]
      i++;
 8006f7e:	6a3b      	ldr	r3, [r7, #32]
 8006f80:	3301      	adds	r3, #1
 8006f82:	623b      	str	r3, [r7, #32]
      pDest++;
 8006f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f86:	3301      	adds	r3, #1
 8006f88:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8006f8a:	8bfb      	ldrh	r3, [r7, #30]
 8006f8c:	3b01      	subs	r3, #1
 8006f8e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006f90:	8bfb      	ldrh	r3, [r7, #30]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d1ea      	bne.n	8006f6c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8006f96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006f98:	4618      	mov	r0, r3
 8006f9a:	372c      	adds	r7, #44	; 0x2c
 8006f9c:	46bd      	mov	sp, r7
 8006f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa2:	4770      	bx	lr

08006fa4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8006fa4:	b480      	push	{r7}
 8006fa6:	b085      	sub	sp, #20
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	695b      	ldr	r3, [r3, #20]
 8006fb0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	699b      	ldr	r3, [r3, #24]
 8006fb6:	68fa      	ldr	r2, [r7, #12]
 8006fb8:	4013      	ands	r3, r2
 8006fba:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006fbc:	68fb      	ldr	r3, [r7, #12]
}
 8006fbe:	4618      	mov	r0, r3
 8006fc0:	3714      	adds	r7, #20
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc8:	4770      	bx	lr

08006fca <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8006fca:	b480      	push	{r7}
 8006fcc:	b083      	sub	sp, #12
 8006fce:	af00      	add	r7, sp, #0
 8006fd0:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	695b      	ldr	r3, [r3, #20]
 8006fd6:	f003 0301 	and.w	r3, r3, #1
}
 8006fda:	4618      	mov	r0, r3
 8006fdc:	370c      	adds	r7, #12
 8006fde:	46bd      	mov	sp, r7
 8006fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe4:	4770      	bx	lr
	...

08006fe8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006fe8:	b480      	push	{r7}
 8006fea:	b085      	sub	sp, #20
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006ff0:	2300      	movs	r3, #0
 8006ff2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	3301      	adds	r3, #1
 8006ff8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	4a13      	ldr	r2, [pc, #76]	; (800704c <USB_CoreReset+0x64>)
 8006ffe:	4293      	cmp	r3, r2
 8007000:	d901      	bls.n	8007006 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007002:	2303      	movs	r3, #3
 8007004:	e01b      	b.n	800703e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	691b      	ldr	r3, [r3, #16]
 800700a:	2b00      	cmp	r3, #0
 800700c:	daf2      	bge.n	8006ff4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800700e:	2300      	movs	r3, #0
 8007010:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	691b      	ldr	r3, [r3, #16]
 8007016:	f043 0201 	orr.w	r2, r3, #1
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	3301      	adds	r3, #1
 8007022:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	4a09      	ldr	r2, [pc, #36]	; (800704c <USB_CoreReset+0x64>)
 8007028:	4293      	cmp	r3, r2
 800702a:	d901      	bls.n	8007030 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800702c:	2303      	movs	r3, #3
 800702e:	e006      	b.n	800703e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	691b      	ldr	r3, [r3, #16]
 8007034:	f003 0301 	and.w	r3, r3, #1
 8007038:	2b01      	cmp	r3, #1
 800703a:	d0f0      	beq.n	800701e <USB_CoreReset+0x36>

  return HAL_OK;
 800703c:	2300      	movs	r3, #0
}
 800703e:	4618      	mov	r0, r3
 8007040:	3714      	adds	r7, #20
 8007042:	46bd      	mov	sp, r7
 8007044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007048:	4770      	bx	lr
 800704a:	bf00      	nop
 800704c:	00030d40 	.word	0x00030d40

08007050 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007050:	b084      	sub	sp, #16
 8007052:	b580      	push	{r7, lr}
 8007054:	b086      	sub	sp, #24
 8007056:	af00      	add	r7, sp, #0
 8007058:	6078      	str	r0, [r7, #4]
 800705a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800705e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007062:	2300      	movs	r3, #0
 8007064:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007070:	461a      	mov	r2, r3
 8007072:	2300      	movs	r3, #0
 8007074:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800707a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007086:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007092:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800709e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d018      	beq.n	80070d8 <USB_HostInit+0x88>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 80070a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070a8:	2b01      	cmp	r3, #1
 80070aa:	d10a      	bne.n	80070c2 <USB_HostInit+0x72>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	68fa      	ldr	r2, [r7, #12]
 80070b6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80070ba:	f043 0304 	orr.w	r3, r3, #4
 80070be:	6013      	str	r3, [r2, #0]
 80070c0:	e014      	b.n	80070ec <USB_HostInit+0x9c>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	68fa      	ldr	r2, [r7, #12]
 80070cc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80070d0:	f023 0304 	bic.w	r3, r3, #4
 80070d4:	6013      	str	r3, [r2, #0]
 80070d6:	e009      	b.n	80070ec <USB_HostInit+0x9c>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	68fa      	ldr	r2, [r7, #12]
 80070e2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80070e6:	f023 0304 	bic.w	r3, r3, #4
 80070ea:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80070ec:	2110      	movs	r1, #16
 80070ee:	6878      	ldr	r0, [r7, #4]
 80070f0:	f7ff fe5e 	bl	8006db0 <USB_FlushTxFifo>
 80070f4:	4603      	mov	r3, r0
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d001      	beq.n	80070fe <USB_HostInit+0xae>
  {
    ret = HAL_ERROR;
 80070fa:	2301      	movs	r3, #1
 80070fc:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80070fe:	6878      	ldr	r0, [r7, #4]
 8007100:	f7ff fe8a 	bl	8006e18 <USB_FlushRxFifo>
 8007104:	4603      	mov	r3, r0
 8007106:	2b00      	cmp	r3, #0
 8007108:	d001      	beq.n	800710e <USB_HostInit+0xbe>
  {
    ret = HAL_ERROR;
 800710a:	2301      	movs	r3, #1
 800710c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800710e:	2300      	movs	r3, #0
 8007110:	613b      	str	r3, [r7, #16]
 8007112:	e015      	b.n	8007140 <USB_HostInit+0xf0>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8007114:	693b      	ldr	r3, [r7, #16]
 8007116:	015a      	lsls	r2, r3, #5
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	4413      	add	r3, r2
 800711c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007120:	461a      	mov	r2, r3
 8007122:	f04f 33ff 	mov.w	r3, #4294967295
 8007126:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8007128:	693b      	ldr	r3, [r7, #16]
 800712a:	015a      	lsls	r2, r3, #5
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	4413      	add	r3, r2
 8007130:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007134:	461a      	mov	r2, r3
 8007136:	2300      	movs	r3, #0
 8007138:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800713a:	693b      	ldr	r3, [r7, #16]
 800713c:	3301      	adds	r3, #1
 800713e:	613b      	str	r3, [r7, #16]
 8007140:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007142:	693a      	ldr	r2, [r7, #16]
 8007144:	429a      	cmp	r2, r3
 8007146:	d3e5      	bcc.n	8007114 <USB_HostInit+0xc4>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	2200      	movs	r2, #0
 800714c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	f04f 32ff 	mov.w	r2, #4294967295
 8007154:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800715a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800715e:	2b00      	cmp	r3, #0
 8007160:	d00b      	beq.n	800717a <USB_HostInit+0x12a>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007168:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	4a13      	ldr	r2, [pc, #76]	; (80071bc <USB_HostInit+0x16c>)
 800716e:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	4a13      	ldr	r2, [pc, #76]	; (80071c0 <USB_HostInit+0x170>)
 8007174:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8007178:	e009      	b.n	800718e <USB_HostInit+0x13e>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	2280      	movs	r2, #128	; 0x80
 800717e:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	4a10      	ldr	r2, [pc, #64]	; (80071c4 <USB_HostInit+0x174>)
 8007184:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	4a0f      	ldr	r2, [pc, #60]	; (80071c8 <USB_HostInit+0x178>)
 800718a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800718e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007190:	2b00      	cmp	r3, #0
 8007192:	d105      	bne.n	80071a0 <USB_HostInit+0x150>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	699b      	ldr	r3, [r3, #24]
 8007198:	f043 0210 	orr.w	r2, r3, #16
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	699a      	ldr	r2, [r3, #24]
 80071a4:	4b09      	ldr	r3, [pc, #36]	; (80071cc <USB_HostInit+0x17c>)
 80071a6:	4313      	orrs	r3, r2
 80071a8:	687a      	ldr	r2, [r7, #4]
 80071aa:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 80071ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80071ae:	4618      	mov	r0, r3
 80071b0:	3718      	adds	r7, #24
 80071b2:	46bd      	mov	sp, r7
 80071b4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80071b8:	b004      	add	sp, #16
 80071ba:	4770      	bx	lr
 80071bc:	01000200 	.word	0x01000200
 80071c0:	00e00300 	.word	0x00e00300
 80071c4:	00600080 	.word	0x00600080
 80071c8:	004000e0 	.word	0x004000e0
 80071cc:	a3200008 	.word	0xa3200008

080071d0 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80071d0:	b480      	push	{r7}
 80071d2:	b085      	sub	sp, #20
 80071d4:	af00      	add	r7, sp, #0
 80071d6:	6078      	str	r0, [r7, #4]
 80071d8:	460b      	mov	r3, r1
 80071da:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	68fa      	ldr	r2, [r7, #12]
 80071ea:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80071ee:	f023 0303 	bic.w	r3, r3, #3
 80071f2:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80071fa:	681a      	ldr	r2, [r3, #0]
 80071fc:	78fb      	ldrb	r3, [r7, #3]
 80071fe:	f003 0303 	and.w	r3, r3, #3
 8007202:	68f9      	ldr	r1, [r7, #12]
 8007204:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8007208:	4313      	orrs	r3, r2
 800720a:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800720c:	78fb      	ldrb	r3, [r7, #3]
 800720e:	2b01      	cmp	r3, #1
 8007210:	d107      	bne.n	8007222 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007218:	461a      	mov	r2, r3
 800721a:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800721e:	6053      	str	r3, [r2, #4]
 8007220:	e009      	b.n	8007236 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8007222:	78fb      	ldrb	r3, [r7, #3]
 8007224:	2b02      	cmp	r3, #2
 8007226:	d106      	bne.n	8007236 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800722e:	461a      	mov	r2, r3
 8007230:	f241 7370 	movw	r3, #6000	; 0x1770
 8007234:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8007236:	2300      	movs	r3, #0
}
 8007238:	4618      	mov	r0, r3
 800723a:	3714      	adds	r7, #20
 800723c:	46bd      	mov	sp, r7
 800723e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007242:	4770      	bx	lr

08007244 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8007244:	b580      	push	{r7, lr}
 8007246:	b084      	sub	sp, #16
 8007248:	af00      	add	r7, sp, #0
 800724a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8007250:	2300      	movs	r3, #0
 8007252:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800725e:	68bb      	ldr	r3, [r7, #8]
 8007260:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8007264:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8007266:	68bb      	ldr	r3, [r7, #8]
 8007268:	68fa      	ldr	r2, [r7, #12]
 800726a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800726e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007272:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8007274:	2064      	movs	r0, #100	; 0x64
 8007276:	f7fb fb17 	bl	80028a8 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800727a:	68bb      	ldr	r3, [r7, #8]
 800727c:	68fa      	ldr	r2, [r7, #12]
 800727e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8007282:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007286:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8007288:	200a      	movs	r0, #10
 800728a:	f7fb fb0d 	bl	80028a8 <HAL_Delay>

  return HAL_OK;
 800728e:	2300      	movs	r3, #0
}
 8007290:	4618      	mov	r0, r3
 8007292:	3710      	adds	r7, #16
 8007294:	46bd      	mov	sp, r7
 8007296:	bd80      	pop	{r7, pc}

08007298 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8007298:	b480      	push	{r7}
 800729a:	b085      	sub	sp, #20
 800729c:	af00      	add	r7, sp, #0
 800729e:	6078      	str	r0, [r7, #4]
 80072a0:	460b      	mov	r3, r1
 80072a2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80072a8:	2300      	movs	r3, #0
 80072aa:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80072b6:	68bb      	ldr	r3, [r7, #8]
 80072b8:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80072bc:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 80072be:	68bb      	ldr	r3, [r7, #8]
 80072c0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d109      	bne.n	80072dc <USB_DriveVbus+0x44>
 80072c8:	78fb      	ldrb	r3, [r7, #3]
 80072ca:	2b01      	cmp	r3, #1
 80072cc:	d106      	bne.n	80072dc <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 80072ce:	68bb      	ldr	r3, [r7, #8]
 80072d0:	68fa      	ldr	r2, [r7, #12]
 80072d2:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80072d6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80072da:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 80072dc:	68bb      	ldr	r3, [r7, #8]
 80072de:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80072e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80072e6:	d109      	bne.n	80072fc <USB_DriveVbus+0x64>
 80072e8:	78fb      	ldrb	r3, [r7, #3]
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d106      	bne.n	80072fc <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 80072ee:	68bb      	ldr	r3, [r7, #8]
 80072f0:	68fa      	ldr	r2, [r7, #12]
 80072f2:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80072f6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80072fa:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 80072fc:	2300      	movs	r3, #0
}
 80072fe:	4618      	mov	r0, r3
 8007300:	3714      	adds	r7, #20
 8007302:	46bd      	mov	sp, r7
 8007304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007308:	4770      	bx	lr

0800730a <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800730a:	b480      	push	{r7}
 800730c:	b085      	sub	sp, #20
 800730e:	af00      	add	r7, sp, #0
 8007310:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8007316:	2300      	movs	r3, #0
 8007318:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8007324:	68bb      	ldr	r3, [r7, #8]
 8007326:	0c5b      	lsrs	r3, r3, #17
 8007328:	f003 0303 	and.w	r3, r3, #3
}
 800732c:	4618      	mov	r0, r3
 800732e:	3714      	adds	r7, #20
 8007330:	46bd      	mov	sp, r7
 8007332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007336:	4770      	bx	lr

08007338 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8007338:	b480      	push	{r7}
 800733a:	b085      	sub	sp, #20
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800734a:	689b      	ldr	r3, [r3, #8]
 800734c:	b29b      	uxth	r3, r3
}
 800734e:	4618      	mov	r0, r3
 8007350:	3714      	adds	r7, #20
 8007352:	46bd      	mov	sp, r7
 8007354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007358:	4770      	bx	lr
	...

0800735c <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 800735c:	b580      	push	{r7, lr}
 800735e:	b088      	sub	sp, #32
 8007360:	af00      	add	r7, sp, #0
 8007362:	6078      	str	r0, [r7, #4]
 8007364:	4608      	mov	r0, r1
 8007366:	4611      	mov	r1, r2
 8007368:	461a      	mov	r2, r3
 800736a:	4603      	mov	r3, r0
 800736c:	70fb      	strb	r3, [r7, #3]
 800736e:	460b      	mov	r3, r1
 8007370:	70bb      	strb	r3, [r7, #2]
 8007372:	4613      	mov	r3, r2
 8007374:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8007376:	2300      	movs	r3, #0
 8007378:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 800737e:	78fb      	ldrb	r3, [r7, #3]
 8007380:	015a      	lsls	r2, r3, #5
 8007382:	693b      	ldr	r3, [r7, #16]
 8007384:	4413      	add	r3, r2
 8007386:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800738a:	461a      	mov	r2, r3
 800738c:	f04f 33ff 	mov.w	r3, #4294967295
 8007390:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8007392:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8007396:	2b03      	cmp	r3, #3
 8007398:	d87e      	bhi.n	8007498 <USB_HC_Init+0x13c>
 800739a:	a201      	add	r2, pc, #4	; (adr r2, 80073a0 <USB_HC_Init+0x44>)
 800739c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073a0:	080073b1 	.word	0x080073b1
 80073a4:	0800745b 	.word	0x0800745b
 80073a8:	080073b1 	.word	0x080073b1
 80073ac:	0800741d 	.word	0x0800741d
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80073b0:	78fb      	ldrb	r3, [r7, #3]
 80073b2:	015a      	lsls	r2, r3, #5
 80073b4:	693b      	ldr	r3, [r7, #16]
 80073b6:	4413      	add	r3, r2
 80073b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80073bc:	461a      	mov	r2, r3
 80073be:	f240 439d 	movw	r3, #1181	; 0x49d
 80073c2:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 80073c4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	da10      	bge.n	80073ee <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80073cc:	78fb      	ldrb	r3, [r7, #3]
 80073ce:	015a      	lsls	r2, r3, #5
 80073d0:	693b      	ldr	r3, [r7, #16]
 80073d2:	4413      	add	r3, r2
 80073d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80073d8:	68db      	ldr	r3, [r3, #12]
 80073da:	78fa      	ldrb	r2, [r7, #3]
 80073dc:	0151      	lsls	r1, r2, #5
 80073de:	693a      	ldr	r2, [r7, #16]
 80073e0:	440a      	add	r2, r1
 80073e2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80073e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80073ea:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 80073ec:	e057      	b.n	800749e <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d051      	beq.n	800749e <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 80073fa:	78fb      	ldrb	r3, [r7, #3]
 80073fc:	015a      	lsls	r2, r3, #5
 80073fe:	693b      	ldr	r3, [r7, #16]
 8007400:	4413      	add	r3, r2
 8007402:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007406:	68db      	ldr	r3, [r3, #12]
 8007408:	78fa      	ldrb	r2, [r7, #3]
 800740a:	0151      	lsls	r1, r2, #5
 800740c:	693a      	ldr	r2, [r7, #16]
 800740e:	440a      	add	r2, r1
 8007410:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007414:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8007418:	60d3      	str	r3, [r2, #12]
      break;
 800741a:	e040      	b.n	800749e <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800741c:	78fb      	ldrb	r3, [r7, #3]
 800741e:	015a      	lsls	r2, r3, #5
 8007420:	693b      	ldr	r3, [r7, #16]
 8007422:	4413      	add	r3, r2
 8007424:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007428:	461a      	mov	r2, r3
 800742a:	f240 639d 	movw	r3, #1693	; 0x69d
 800742e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8007430:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007434:	2b00      	cmp	r3, #0
 8007436:	da34      	bge.n	80074a2 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8007438:	78fb      	ldrb	r3, [r7, #3]
 800743a:	015a      	lsls	r2, r3, #5
 800743c:	693b      	ldr	r3, [r7, #16]
 800743e:	4413      	add	r3, r2
 8007440:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007444:	68db      	ldr	r3, [r3, #12]
 8007446:	78fa      	ldrb	r2, [r7, #3]
 8007448:	0151      	lsls	r1, r2, #5
 800744a:	693a      	ldr	r2, [r7, #16]
 800744c:	440a      	add	r2, r1
 800744e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007452:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007456:	60d3      	str	r3, [r2, #12]
      }

      break;
 8007458:	e023      	b.n	80074a2 <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800745a:	78fb      	ldrb	r3, [r7, #3]
 800745c:	015a      	lsls	r2, r3, #5
 800745e:	693b      	ldr	r3, [r7, #16]
 8007460:	4413      	add	r3, r2
 8007462:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007466:	461a      	mov	r2, r3
 8007468:	f240 2325 	movw	r3, #549	; 0x225
 800746c:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800746e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007472:	2b00      	cmp	r3, #0
 8007474:	da17      	bge.n	80074a6 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8007476:	78fb      	ldrb	r3, [r7, #3]
 8007478:	015a      	lsls	r2, r3, #5
 800747a:	693b      	ldr	r3, [r7, #16]
 800747c:	4413      	add	r3, r2
 800747e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007482:	68db      	ldr	r3, [r3, #12]
 8007484:	78fa      	ldrb	r2, [r7, #3]
 8007486:	0151      	lsls	r1, r2, #5
 8007488:	693a      	ldr	r2, [r7, #16]
 800748a:	440a      	add	r2, r1
 800748c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007490:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8007494:	60d3      	str	r3, [r2, #12]
      }
      break;
 8007496:	e006      	b.n	80074a6 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8007498:	2301      	movs	r3, #1
 800749a:	77fb      	strb	r3, [r7, #31]
      break;
 800749c:	e004      	b.n	80074a8 <USB_HC_Init+0x14c>
      break;
 800749e:	bf00      	nop
 80074a0:	e002      	b.n	80074a8 <USB_HC_Init+0x14c>
      break;
 80074a2:	bf00      	nop
 80074a4:	e000      	b.n	80074a8 <USB_HC_Init+0x14c>
      break;
 80074a6:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 80074a8:	78fb      	ldrb	r3, [r7, #3]
 80074aa:	015a      	lsls	r2, r3, #5
 80074ac:	693b      	ldr	r3, [r7, #16]
 80074ae:	4413      	add	r3, r2
 80074b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80074b4:	68db      	ldr	r3, [r3, #12]
 80074b6:	78fa      	ldrb	r2, [r7, #3]
 80074b8:	0151      	lsls	r1, r2, #5
 80074ba:	693a      	ldr	r2, [r7, #16]
 80074bc:	440a      	add	r2, r1
 80074be:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80074c2:	f043 0302 	orr.w	r3, r3, #2
 80074c6:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 80074c8:	693b      	ldr	r3, [r7, #16]
 80074ca:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80074ce:	699a      	ldr	r2, [r3, #24]
 80074d0:	78fb      	ldrb	r3, [r7, #3]
 80074d2:	f003 030f 	and.w	r3, r3, #15
 80074d6:	2101      	movs	r1, #1
 80074d8:	fa01 f303 	lsl.w	r3, r1, r3
 80074dc:	6939      	ldr	r1, [r7, #16]
 80074de:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80074e2:	4313      	orrs	r3, r2
 80074e4:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	699b      	ldr	r3, [r3, #24]
 80074ea:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 80074f2:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	da03      	bge.n	8007502 <USB_HC_Init+0x1a6>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 80074fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80074fe:	61bb      	str	r3, [r7, #24]
 8007500:	e001      	b.n	8007506 <USB_HC_Init+0x1aa>
  }
  else
  {
    HCcharEpDir = 0U;
 8007502:	2300      	movs	r3, #0
 8007504:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8007506:	6878      	ldr	r0, [r7, #4]
 8007508:	f7ff feff 	bl	800730a <USB_GetHostSpeed>
 800750c:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 800750e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8007512:	2b02      	cmp	r3, #2
 8007514:	d106      	bne.n	8007524 <USB_HC_Init+0x1c8>
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	2b02      	cmp	r3, #2
 800751a:	d003      	beq.n	8007524 <USB_HC_Init+0x1c8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800751c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007520:	617b      	str	r3, [r7, #20]
 8007522:	e001      	b.n	8007528 <USB_HC_Init+0x1cc>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8007524:	2300      	movs	r3, #0
 8007526:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007528:	787b      	ldrb	r3, [r7, #1]
 800752a:	059b      	lsls	r3, r3, #22
 800752c:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8007530:	78bb      	ldrb	r3, [r7, #2]
 8007532:	02db      	lsls	r3, r3, #11
 8007534:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007538:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800753a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800753e:	049b      	lsls	r3, r3, #18
 8007540:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8007544:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8007546:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8007548:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800754c:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800754e:	69bb      	ldr	r3, [r7, #24]
 8007550:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007552:	78fb      	ldrb	r3, [r7, #3]
 8007554:	0159      	lsls	r1, r3, #5
 8007556:	693b      	ldr	r3, [r7, #16]
 8007558:	440b      	add	r3, r1
 800755a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800755e:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8007560:	697b      	ldr	r3, [r7, #20]
 8007562:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007564:	600b      	str	r3, [r1, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8007566:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800756a:	2b03      	cmp	r3, #3
 800756c:	d003      	beq.n	8007576 <USB_HC_Init+0x21a>
 800756e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8007572:	2b01      	cmp	r3, #1
 8007574:	d10f      	bne.n	8007596 <USB_HC_Init+0x23a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8007576:	78fb      	ldrb	r3, [r7, #3]
 8007578:	015a      	lsls	r2, r3, #5
 800757a:	693b      	ldr	r3, [r7, #16]
 800757c:	4413      	add	r3, r2
 800757e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	78fa      	ldrb	r2, [r7, #3]
 8007586:	0151      	lsls	r1, r2, #5
 8007588:	693a      	ldr	r2, [r7, #16]
 800758a:	440a      	add	r2, r1
 800758c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007590:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007594:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8007596:	7ffb      	ldrb	r3, [r7, #31]
}
 8007598:	4618      	mov	r0, r3
 800759a:	3720      	adds	r7, #32
 800759c:	46bd      	mov	sp, r7
 800759e:	bd80      	pop	{r7, pc}

080075a0 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 80075a0:	b580      	push	{r7, lr}
 80075a2:	b08c      	sub	sp, #48	; 0x30
 80075a4:	af02      	add	r7, sp, #8
 80075a6:	60f8      	str	r0, [r7, #12]
 80075a8:	60b9      	str	r1, [r7, #8]
 80075aa:	4613      	mov	r3, r2
 80075ac:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 80075b2:	68bb      	ldr	r3, [r7, #8]
 80075b4:	785b      	ldrb	r3, [r3, #1]
 80075b6:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 80075b8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80075bc:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80075c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d02d      	beq.n	8007626 <USB_HC_StartXfer+0x86>
 80075ca:	68bb      	ldr	r3, [r7, #8]
 80075cc:	791b      	ldrb	r3, [r3, #4]
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d129      	bne.n	8007626 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 80075d2:	79fb      	ldrb	r3, [r7, #7]
 80075d4:	2b01      	cmp	r3, #1
 80075d6:	d117      	bne.n	8007608 <USB_HC_StartXfer+0x68>
 80075d8:	68bb      	ldr	r3, [r7, #8]
 80075da:	79db      	ldrb	r3, [r3, #7]
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d003      	beq.n	80075e8 <USB_HC_StartXfer+0x48>
 80075e0:	68bb      	ldr	r3, [r7, #8]
 80075e2:	79db      	ldrb	r3, [r3, #7]
 80075e4:	2b02      	cmp	r3, #2
 80075e6:	d10f      	bne.n	8007608 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 80075e8:	69fb      	ldr	r3, [r7, #28]
 80075ea:	015a      	lsls	r2, r3, #5
 80075ec:	6a3b      	ldr	r3, [r7, #32]
 80075ee:	4413      	add	r3, r2
 80075f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80075f4:	68db      	ldr	r3, [r3, #12]
 80075f6:	69fa      	ldr	r2, [r7, #28]
 80075f8:	0151      	lsls	r1, r2, #5
 80075fa:	6a3a      	ldr	r2, [r7, #32]
 80075fc:	440a      	add	r2, r1
 80075fe:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007602:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007606:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 8007608:	79fb      	ldrb	r3, [r7, #7]
 800760a:	2b00      	cmp	r3, #0
 800760c:	d10b      	bne.n	8007626 <USB_HC_StartXfer+0x86>
 800760e:	68bb      	ldr	r3, [r7, #8]
 8007610:	795b      	ldrb	r3, [r3, #5]
 8007612:	2b01      	cmp	r3, #1
 8007614:	d107      	bne.n	8007626 <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 8007616:	68bb      	ldr	r3, [r7, #8]
 8007618:	785b      	ldrb	r3, [r3, #1]
 800761a:	4619      	mov	r1, r3
 800761c:	68f8      	ldr	r0, [r7, #12]
 800761e:	f000 fa0f 	bl	8007a40 <USB_DoPing>
      return HAL_OK;
 8007622:	2300      	movs	r3, #0
 8007624:	e0f8      	b.n	8007818 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8007626:	68bb      	ldr	r3, [r7, #8]
 8007628:	695b      	ldr	r3, [r3, #20]
 800762a:	2b00      	cmp	r3, #0
 800762c:	d018      	beq.n	8007660 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800762e:	68bb      	ldr	r3, [r7, #8]
 8007630:	695b      	ldr	r3, [r3, #20]
 8007632:	68ba      	ldr	r2, [r7, #8]
 8007634:	8912      	ldrh	r2, [r2, #8]
 8007636:	4413      	add	r3, r2
 8007638:	3b01      	subs	r3, #1
 800763a:	68ba      	ldr	r2, [r7, #8]
 800763c:	8912      	ldrh	r2, [r2, #8]
 800763e:	fbb3 f3f2 	udiv	r3, r3, r2
 8007642:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8007644:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8007646:	8b7b      	ldrh	r3, [r7, #26]
 8007648:	429a      	cmp	r2, r3
 800764a:	d90b      	bls.n	8007664 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 800764c:	8b7b      	ldrh	r3, [r7, #26]
 800764e:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007650:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007652:	68ba      	ldr	r2, [r7, #8]
 8007654:	8912      	ldrh	r2, [r2, #8]
 8007656:	fb03 f202 	mul.w	r2, r3, r2
 800765a:	68bb      	ldr	r3, [r7, #8]
 800765c:	611a      	str	r2, [r3, #16]
 800765e:	e001      	b.n	8007664 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 8007660:	2301      	movs	r3, #1
 8007662:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 8007664:	68bb      	ldr	r3, [r7, #8]
 8007666:	78db      	ldrb	r3, [r3, #3]
 8007668:	2b00      	cmp	r3, #0
 800766a:	d007      	beq.n	800767c <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800766c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800766e:	68ba      	ldr	r2, [r7, #8]
 8007670:	8912      	ldrh	r2, [r2, #8]
 8007672:	fb03 f202 	mul.w	r2, r3, r2
 8007676:	68bb      	ldr	r3, [r7, #8]
 8007678:	611a      	str	r2, [r3, #16]
 800767a:	e003      	b.n	8007684 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 800767c:	68bb      	ldr	r3, [r7, #8]
 800767e:	695a      	ldr	r2, [r3, #20]
 8007680:	68bb      	ldr	r3, [r7, #8]
 8007682:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007684:	68bb      	ldr	r3, [r7, #8]
 8007686:	691b      	ldr	r3, [r3, #16]
 8007688:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800768c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800768e:	04d9      	lsls	r1, r3, #19
 8007690:	4b63      	ldr	r3, [pc, #396]	; (8007820 <USB_HC_StartXfer+0x280>)
 8007692:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007694:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8007696:	68bb      	ldr	r3, [r7, #8]
 8007698:	7a9b      	ldrb	r3, [r3, #10]
 800769a:	075b      	lsls	r3, r3, #29
 800769c:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80076a0:	69f9      	ldr	r1, [r7, #28]
 80076a2:	0148      	lsls	r0, r1, #5
 80076a4:	6a39      	ldr	r1, [r7, #32]
 80076a6:	4401      	add	r1, r0
 80076a8:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80076ac:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80076ae:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 80076b0:	79fb      	ldrb	r3, [r7, #7]
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d009      	beq.n	80076ca <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 80076b6:	68bb      	ldr	r3, [r7, #8]
 80076b8:	68d9      	ldr	r1, [r3, #12]
 80076ba:	69fb      	ldr	r3, [r7, #28]
 80076bc:	015a      	lsls	r2, r3, #5
 80076be:	6a3b      	ldr	r3, [r7, #32]
 80076c0:	4413      	add	r3, r2
 80076c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80076c6:	460a      	mov	r2, r1
 80076c8:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 80076ca:	6a3b      	ldr	r3, [r7, #32]
 80076cc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80076d0:	689b      	ldr	r3, [r3, #8]
 80076d2:	f003 0301 	and.w	r3, r3, #1
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	bf0c      	ite	eq
 80076da:	2301      	moveq	r3, #1
 80076dc:	2300      	movne	r3, #0
 80076de:	b2db      	uxtb	r3, r3
 80076e0:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 80076e2:	69fb      	ldr	r3, [r7, #28]
 80076e4:	015a      	lsls	r2, r3, #5
 80076e6:	6a3b      	ldr	r3, [r7, #32]
 80076e8:	4413      	add	r3, r2
 80076ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	69fa      	ldr	r2, [r7, #28]
 80076f2:	0151      	lsls	r1, r2, #5
 80076f4:	6a3a      	ldr	r2, [r7, #32]
 80076f6:	440a      	add	r2, r1
 80076f8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80076fc:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8007700:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8007702:	69fb      	ldr	r3, [r7, #28]
 8007704:	015a      	lsls	r2, r3, #5
 8007706:	6a3b      	ldr	r3, [r7, #32]
 8007708:	4413      	add	r3, r2
 800770a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800770e:	681a      	ldr	r2, [r3, #0]
 8007710:	7e7b      	ldrb	r3, [r7, #25]
 8007712:	075b      	lsls	r3, r3, #29
 8007714:	69f9      	ldr	r1, [r7, #28]
 8007716:	0148      	lsls	r0, r1, #5
 8007718:	6a39      	ldr	r1, [r7, #32]
 800771a:	4401      	add	r1, r0
 800771c:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8007720:	4313      	orrs	r3, r2
 8007722:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8007724:	69fb      	ldr	r3, [r7, #28]
 8007726:	015a      	lsls	r2, r3, #5
 8007728:	6a3b      	ldr	r3, [r7, #32]
 800772a:	4413      	add	r3, r2
 800772c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007734:	693b      	ldr	r3, [r7, #16]
 8007736:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800773a:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800773c:	68bb      	ldr	r3, [r7, #8]
 800773e:	78db      	ldrb	r3, [r3, #3]
 8007740:	2b00      	cmp	r3, #0
 8007742:	d004      	beq.n	800774e <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8007744:	693b      	ldr	r3, [r7, #16]
 8007746:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800774a:	613b      	str	r3, [r7, #16]
 800774c:	e003      	b.n	8007756 <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800774e:	693b      	ldr	r3, [r7, #16]
 8007750:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007754:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007756:	693b      	ldr	r3, [r7, #16]
 8007758:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800775c:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800775e:	69fb      	ldr	r3, [r7, #28]
 8007760:	015a      	lsls	r2, r3, #5
 8007762:	6a3b      	ldr	r3, [r7, #32]
 8007764:	4413      	add	r3, r2
 8007766:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800776a:	461a      	mov	r2, r3
 800776c:	693b      	ldr	r3, [r7, #16]
 800776e:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8007770:	79fb      	ldrb	r3, [r7, #7]
 8007772:	2b00      	cmp	r3, #0
 8007774:	d001      	beq.n	800777a <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 8007776:	2300      	movs	r3, #0
 8007778:	e04e      	b.n	8007818 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800777a:	68bb      	ldr	r3, [r7, #8]
 800777c:	78db      	ldrb	r3, [r3, #3]
 800777e:	2b00      	cmp	r3, #0
 8007780:	d149      	bne.n	8007816 <USB_HC_StartXfer+0x276>
 8007782:	68bb      	ldr	r3, [r7, #8]
 8007784:	695b      	ldr	r3, [r3, #20]
 8007786:	2b00      	cmp	r3, #0
 8007788:	d045      	beq.n	8007816 <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 800778a:	68bb      	ldr	r3, [r7, #8]
 800778c:	79db      	ldrb	r3, [r3, #7]
 800778e:	2b03      	cmp	r3, #3
 8007790:	d830      	bhi.n	80077f4 <USB_HC_StartXfer+0x254>
 8007792:	a201      	add	r2, pc, #4	; (adr r2, 8007798 <USB_HC_StartXfer+0x1f8>)
 8007794:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007798:	080077a9 	.word	0x080077a9
 800779c:	080077cd 	.word	0x080077cd
 80077a0:	080077a9 	.word	0x080077a9
 80077a4:	080077cd 	.word	0x080077cd
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80077a8:	68bb      	ldr	r3, [r7, #8]
 80077aa:	695b      	ldr	r3, [r3, #20]
 80077ac:	3303      	adds	r3, #3
 80077ae:	089b      	lsrs	r3, r3, #2
 80077b0:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 80077b2:	8afa      	ldrh	r2, [r7, #22]
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077b8:	b29b      	uxth	r3, r3
 80077ba:	429a      	cmp	r2, r3
 80077bc:	d91c      	bls.n	80077f8 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	699b      	ldr	r3, [r3, #24]
 80077c2:	f043 0220 	orr.w	r2, r3, #32
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	619a      	str	r2, [r3, #24]
        }
        break;
 80077ca:	e015      	b.n	80077f8 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80077cc:	68bb      	ldr	r3, [r7, #8]
 80077ce:	695b      	ldr	r3, [r3, #20]
 80077d0:	3303      	adds	r3, #3
 80077d2:	089b      	lsrs	r3, r3, #2
 80077d4:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 80077d6:	8afa      	ldrh	r2, [r7, #22]
 80077d8:	6a3b      	ldr	r3, [r7, #32]
 80077da:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80077de:	691b      	ldr	r3, [r3, #16]
 80077e0:	b29b      	uxth	r3, r3
 80077e2:	429a      	cmp	r2, r3
 80077e4:	d90a      	bls.n	80077fc <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	699b      	ldr	r3, [r3, #24]
 80077ea:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	619a      	str	r2, [r3, #24]
        }
        break;
 80077f2:	e003      	b.n	80077fc <USB_HC_StartXfer+0x25c>

      default:
        break;
 80077f4:	bf00      	nop
 80077f6:	e002      	b.n	80077fe <USB_HC_StartXfer+0x25e>
        break;
 80077f8:	bf00      	nop
 80077fa:	e000      	b.n	80077fe <USB_HC_StartXfer+0x25e>
        break;
 80077fc:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 80077fe:	68bb      	ldr	r3, [r7, #8]
 8007800:	68d9      	ldr	r1, [r3, #12]
 8007802:	68bb      	ldr	r3, [r7, #8]
 8007804:	785a      	ldrb	r2, [r3, #1]
 8007806:	68bb      	ldr	r3, [r7, #8]
 8007808:	695b      	ldr	r3, [r3, #20]
 800780a:	b29b      	uxth	r3, r3
 800780c:	2000      	movs	r0, #0
 800780e:	9000      	str	r0, [sp, #0]
 8007810:	68f8      	ldr	r0, [r7, #12]
 8007812:	f7ff fb31 	bl	8006e78 <USB_WritePacket>
  }

  return HAL_OK;
 8007816:	2300      	movs	r3, #0
}
 8007818:	4618      	mov	r0, r3
 800781a:	3728      	adds	r7, #40	; 0x28
 800781c:	46bd      	mov	sp, r7
 800781e:	bd80      	pop	{r7, pc}
 8007820:	1ff80000 	.word	0x1ff80000

08007824 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007824:	b480      	push	{r7}
 8007826:	b085      	sub	sp, #20
 8007828:	af00      	add	r7, sp, #0
 800782a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007836:	695b      	ldr	r3, [r3, #20]
 8007838:	b29b      	uxth	r3, r3
}
 800783a:	4618      	mov	r0, r3
 800783c:	3714      	adds	r7, #20
 800783e:	46bd      	mov	sp, r7
 8007840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007844:	4770      	bx	lr

08007846 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8007846:	b480      	push	{r7}
 8007848:	b089      	sub	sp, #36	; 0x24
 800784a:	af00      	add	r7, sp, #0
 800784c:	6078      	str	r0, [r7, #4]
 800784e:	460b      	mov	r3, r1
 8007850:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8007856:	78fb      	ldrb	r3, [r7, #3]
 8007858:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800785a:	2300      	movs	r3, #0
 800785c:	60fb      	str	r3, [r7, #12]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800785e:	69bb      	ldr	r3, [r7, #24]
 8007860:	015a      	lsls	r2, r3, #5
 8007862:	69fb      	ldr	r3, [r7, #28]
 8007864:	4413      	add	r3, r2
 8007866:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	0c9b      	lsrs	r3, r3, #18
 800786e:	f003 0303 	and.w	r3, r3, #3
 8007872:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8007874:	69bb      	ldr	r3, [r7, #24]
 8007876:	015a      	lsls	r2, r3, #5
 8007878:	69fb      	ldr	r3, [r7, #28]
 800787a:	4413      	add	r3, r2
 800787c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	0fdb      	lsrs	r3, r3, #31
 8007884:	f003 0301 	and.w	r3, r3, #1
 8007888:	613b      	str	r3, [r7, #16]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	689b      	ldr	r3, [r3, #8]
 800788e:	f003 0320 	and.w	r3, r3, #32
 8007892:	2b20      	cmp	r3, #32
 8007894:	d104      	bne.n	80078a0 <USB_HC_Halt+0x5a>
 8007896:	693b      	ldr	r3, [r7, #16]
 8007898:	2b00      	cmp	r3, #0
 800789a:	d101      	bne.n	80078a0 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 800789c:	2300      	movs	r3, #0
 800789e:	e0c8      	b.n	8007a32 <USB_HC_Halt+0x1ec>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80078a0:	697b      	ldr	r3, [r7, #20]
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d002      	beq.n	80078ac <USB_HC_Halt+0x66>
 80078a6:	697b      	ldr	r3, [r7, #20]
 80078a8:	2b02      	cmp	r3, #2
 80078aa:	d163      	bne.n	8007974 <USB_HC_Halt+0x12e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80078ac:	69bb      	ldr	r3, [r7, #24]
 80078ae:	015a      	lsls	r2, r3, #5
 80078b0:	69fb      	ldr	r3, [r7, #28]
 80078b2:	4413      	add	r3, r2
 80078b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	69ba      	ldr	r2, [r7, #24]
 80078bc:	0151      	lsls	r1, r2, #5
 80078be:	69fa      	ldr	r2, [r7, #28]
 80078c0:	440a      	add	r2, r1
 80078c2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80078c6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80078ca:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	689b      	ldr	r3, [r3, #8]
 80078d0:	f003 0320 	and.w	r3, r3, #32
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	f040 80ab 	bne.w	8007a30 <USB_HC_Halt+0x1ea>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078de:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d133      	bne.n	800794e <USB_HC_Halt+0x108>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80078e6:	69bb      	ldr	r3, [r7, #24]
 80078e8:	015a      	lsls	r2, r3, #5
 80078ea:	69fb      	ldr	r3, [r7, #28]
 80078ec:	4413      	add	r3, r2
 80078ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	69ba      	ldr	r2, [r7, #24]
 80078f6:	0151      	lsls	r1, r2, #5
 80078f8:	69fa      	ldr	r2, [r7, #28]
 80078fa:	440a      	add	r2, r1
 80078fc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007900:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007904:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007906:	69bb      	ldr	r3, [r7, #24]
 8007908:	015a      	lsls	r2, r3, #5
 800790a:	69fb      	ldr	r3, [r7, #28]
 800790c:	4413      	add	r3, r2
 800790e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	69ba      	ldr	r2, [r7, #24]
 8007916:	0151      	lsls	r1, r2, #5
 8007918:	69fa      	ldr	r2, [r7, #28]
 800791a:	440a      	add	r2, r1
 800791c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007920:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007924:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	3301      	adds	r3, #1
 800792a:	60fb      	str	r3, [r7, #12]

          if (count > 1000U)
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007932:	d81d      	bhi.n	8007970 <USB_HC_Halt+0x12a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007934:	69bb      	ldr	r3, [r7, #24]
 8007936:	015a      	lsls	r2, r3, #5
 8007938:	69fb      	ldr	r3, [r7, #28]
 800793a:	4413      	add	r3, r2
 800793c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007946:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800794a:	d0ec      	beq.n	8007926 <USB_HC_Halt+0xe0>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800794c:	e070      	b.n	8007a30 <USB_HC_Halt+0x1ea>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800794e:	69bb      	ldr	r3, [r7, #24]
 8007950:	015a      	lsls	r2, r3, #5
 8007952:	69fb      	ldr	r3, [r7, #28]
 8007954:	4413      	add	r3, r2
 8007956:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	69ba      	ldr	r2, [r7, #24]
 800795e:	0151      	lsls	r1, r2, #5
 8007960:	69fa      	ldr	r2, [r7, #28]
 8007962:	440a      	add	r2, r1
 8007964:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007968:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800796c:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800796e:	e05f      	b.n	8007a30 <USB_HC_Halt+0x1ea>
            break;
 8007970:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007972:	e05d      	b.n	8007a30 <USB_HC_Halt+0x1ea>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8007974:	69bb      	ldr	r3, [r7, #24]
 8007976:	015a      	lsls	r2, r3, #5
 8007978:	69fb      	ldr	r3, [r7, #28]
 800797a:	4413      	add	r3, r2
 800797c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	69ba      	ldr	r2, [r7, #24]
 8007984:	0151      	lsls	r1, r2, #5
 8007986:	69fa      	ldr	r2, [r7, #28]
 8007988:	440a      	add	r2, r1
 800798a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800798e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007992:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8007994:	69fb      	ldr	r3, [r7, #28]
 8007996:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800799a:	691b      	ldr	r3, [r3, #16]
 800799c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d133      	bne.n	8007a0c <USB_HC_Halt+0x1c6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80079a4:	69bb      	ldr	r3, [r7, #24]
 80079a6:	015a      	lsls	r2, r3, #5
 80079a8:	69fb      	ldr	r3, [r7, #28]
 80079aa:	4413      	add	r3, r2
 80079ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	69ba      	ldr	r2, [r7, #24]
 80079b4:	0151      	lsls	r1, r2, #5
 80079b6:	69fa      	ldr	r2, [r7, #28]
 80079b8:	440a      	add	r2, r1
 80079ba:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80079be:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80079c2:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80079c4:	69bb      	ldr	r3, [r7, #24]
 80079c6:	015a      	lsls	r2, r3, #5
 80079c8:	69fb      	ldr	r3, [r7, #28]
 80079ca:	4413      	add	r3, r2
 80079cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	69ba      	ldr	r2, [r7, #24]
 80079d4:	0151      	lsls	r1, r2, #5
 80079d6:	69fa      	ldr	r2, [r7, #28]
 80079d8:	440a      	add	r2, r1
 80079da:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80079de:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80079e2:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	3301      	adds	r3, #1
 80079e8:	60fb      	str	r3, [r7, #12]

        if (count > 1000U)
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80079f0:	d81d      	bhi.n	8007a2e <USB_HC_Halt+0x1e8>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80079f2:	69bb      	ldr	r3, [r7, #24]
 80079f4:	015a      	lsls	r2, r3, #5
 80079f6:	69fb      	ldr	r3, [r7, #28]
 80079f8:	4413      	add	r3, r2
 80079fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007a04:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007a08:	d0ec      	beq.n	80079e4 <USB_HC_Halt+0x19e>
 8007a0a:	e011      	b.n	8007a30 <USB_HC_Halt+0x1ea>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007a0c:	69bb      	ldr	r3, [r7, #24]
 8007a0e:	015a      	lsls	r2, r3, #5
 8007a10:	69fb      	ldr	r3, [r7, #28]
 8007a12:	4413      	add	r3, r2
 8007a14:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	69ba      	ldr	r2, [r7, #24]
 8007a1c:	0151      	lsls	r1, r2, #5
 8007a1e:	69fa      	ldr	r2, [r7, #28]
 8007a20:	440a      	add	r2, r1
 8007a22:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007a26:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007a2a:	6013      	str	r3, [r2, #0]
 8007a2c:	e000      	b.n	8007a30 <USB_HC_Halt+0x1ea>
          break;
 8007a2e:	bf00      	nop
    }
  }

  return HAL_OK;
 8007a30:	2300      	movs	r3, #0
}
 8007a32:	4618      	mov	r0, r3
 8007a34:	3724      	adds	r7, #36	; 0x24
 8007a36:	46bd      	mov	sp, r7
 8007a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a3c:	4770      	bx	lr
	...

08007a40 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8007a40:	b480      	push	{r7}
 8007a42:	b087      	sub	sp, #28
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	6078      	str	r0, [r7, #4]
 8007a48:	460b      	mov	r3, r1
 8007a4a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8007a50:	78fb      	ldrb	r3, [r7, #3]
 8007a52:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8007a54:	2301      	movs	r3, #1
 8007a56:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	04da      	lsls	r2, r3, #19
 8007a5c:	4b15      	ldr	r3, [pc, #84]	; (8007ab4 <USB_DoPing+0x74>)
 8007a5e:	4013      	ands	r3, r2
 8007a60:	693a      	ldr	r2, [r7, #16]
 8007a62:	0151      	lsls	r1, r2, #5
 8007a64:	697a      	ldr	r2, [r7, #20]
 8007a66:	440a      	add	r2, r1
 8007a68:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007a6c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007a70:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8007a72:	693b      	ldr	r3, [r7, #16]
 8007a74:	015a      	lsls	r2, r3, #5
 8007a76:	697b      	ldr	r3, [r7, #20]
 8007a78:	4413      	add	r3, r2
 8007a7a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007a82:	68bb      	ldr	r3, [r7, #8]
 8007a84:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007a88:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007a8a:	68bb      	ldr	r3, [r7, #8]
 8007a8c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007a90:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8007a92:	693b      	ldr	r3, [r7, #16]
 8007a94:	015a      	lsls	r2, r3, #5
 8007a96:	697b      	ldr	r3, [r7, #20]
 8007a98:	4413      	add	r3, r2
 8007a9a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007a9e:	461a      	mov	r2, r3
 8007aa0:	68bb      	ldr	r3, [r7, #8]
 8007aa2:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8007aa4:	2300      	movs	r3, #0
}
 8007aa6:	4618      	mov	r0, r3
 8007aa8:	371c      	adds	r7, #28
 8007aaa:	46bd      	mov	sp, r7
 8007aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab0:	4770      	bx	lr
 8007ab2:	bf00      	nop
 8007ab4:	1ff80000 	.word	0x1ff80000

08007ab8 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8007ab8:	b580      	push	{r7, lr}
 8007aba:	b088      	sub	sp, #32
 8007abc:	af00      	add	r7, sp, #0
 8007abe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8007ac0:	2300      	movs	r3, #0
 8007ac2:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8007ac8:	2300      	movs	r3, #0
 8007aca:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8007acc:	6878      	ldr	r0, [r7, #4]
 8007ace:	f7ff f911 	bl	8006cf4 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007ad2:	2110      	movs	r1, #16
 8007ad4:	6878      	ldr	r0, [r7, #4]
 8007ad6:	f7ff f96b 	bl	8006db0 <USB_FlushTxFifo>
 8007ada:	4603      	mov	r3, r0
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d001      	beq.n	8007ae4 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8007ae0:	2301      	movs	r3, #1
 8007ae2:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007ae4:	6878      	ldr	r0, [r7, #4]
 8007ae6:	f7ff f997 	bl	8006e18 <USB_FlushRxFifo>
 8007aea:	4603      	mov	r3, r0
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d001      	beq.n	8007af4 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8007af0:	2301      	movs	r3, #1
 8007af2:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8007af4:	2300      	movs	r3, #0
 8007af6:	61bb      	str	r3, [r7, #24]
 8007af8:	e01f      	b.n	8007b3a <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8007afa:	69bb      	ldr	r3, [r7, #24]
 8007afc:	015a      	lsls	r2, r3, #5
 8007afe:	697b      	ldr	r3, [r7, #20]
 8007b00:	4413      	add	r3, r2
 8007b02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8007b0a:	693b      	ldr	r3, [r7, #16]
 8007b0c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007b10:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8007b12:	693b      	ldr	r3, [r7, #16]
 8007b14:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007b18:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8007b1a:	693b      	ldr	r3, [r7, #16]
 8007b1c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007b20:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8007b22:	69bb      	ldr	r3, [r7, #24]
 8007b24:	015a      	lsls	r2, r3, #5
 8007b26:	697b      	ldr	r3, [r7, #20]
 8007b28:	4413      	add	r3, r2
 8007b2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007b2e:	461a      	mov	r2, r3
 8007b30:	693b      	ldr	r3, [r7, #16]
 8007b32:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8007b34:	69bb      	ldr	r3, [r7, #24]
 8007b36:	3301      	adds	r3, #1
 8007b38:	61bb      	str	r3, [r7, #24]
 8007b3a:	69bb      	ldr	r3, [r7, #24]
 8007b3c:	2b0f      	cmp	r3, #15
 8007b3e:	d9dc      	bls.n	8007afa <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8007b40:	2300      	movs	r3, #0
 8007b42:	61bb      	str	r3, [r7, #24]
 8007b44:	e034      	b.n	8007bb0 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8007b46:	69bb      	ldr	r3, [r7, #24]
 8007b48:	015a      	lsls	r2, r3, #5
 8007b4a:	697b      	ldr	r3, [r7, #20]
 8007b4c:	4413      	add	r3, r2
 8007b4e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8007b56:	693b      	ldr	r3, [r7, #16]
 8007b58:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007b5c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8007b5e:	693b      	ldr	r3, [r7, #16]
 8007b60:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007b64:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8007b66:	693b      	ldr	r3, [r7, #16]
 8007b68:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007b6c:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8007b6e:	69bb      	ldr	r3, [r7, #24]
 8007b70:	015a      	lsls	r2, r3, #5
 8007b72:	697b      	ldr	r3, [r7, #20]
 8007b74:	4413      	add	r3, r2
 8007b76:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007b7a:	461a      	mov	r2, r3
 8007b7c:	693b      	ldr	r3, [r7, #16]
 8007b7e:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	3301      	adds	r3, #1
 8007b84:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007b8c:	d80c      	bhi.n	8007ba8 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007b8e:	69bb      	ldr	r3, [r7, #24]
 8007b90:	015a      	lsls	r2, r3, #5
 8007b92:	697b      	ldr	r3, [r7, #20]
 8007b94:	4413      	add	r3, r2
 8007b96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007ba0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007ba4:	d0ec      	beq.n	8007b80 <USB_StopHost+0xc8>
 8007ba6:	e000      	b.n	8007baa <USB_StopHost+0xf2>
        break;
 8007ba8:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8007baa:	69bb      	ldr	r3, [r7, #24]
 8007bac:	3301      	adds	r3, #1
 8007bae:	61bb      	str	r3, [r7, #24]
 8007bb0:	69bb      	ldr	r3, [r7, #24]
 8007bb2:	2b0f      	cmp	r3, #15
 8007bb4:	d9c7      	bls.n	8007b46 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 8007bb6:	697b      	ldr	r3, [r7, #20]
 8007bb8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007bbc:	461a      	mov	r2, r3
 8007bbe:	f04f 33ff 	mov.w	r3, #4294967295
 8007bc2:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	f04f 32ff 	mov.w	r2, #4294967295
 8007bca:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8007bcc:	6878      	ldr	r0, [r7, #4]
 8007bce:	f7ff f880 	bl	8006cd2 <USB_EnableGlobalInt>

  return ret;
 8007bd2:	7ffb      	ldrb	r3, [r7, #31]
}
 8007bd4:	4618      	mov	r0, r3
 8007bd6:	3720      	adds	r7, #32
 8007bd8:	46bd      	mov	sp, r7
 8007bda:	bd80      	pop	{r7, pc}

08007bdc <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8007bdc:	b590      	push	{r4, r7, lr}
 8007bde:	b089      	sub	sp, #36	; 0x24
 8007be0:	af04      	add	r7, sp, #16
 8007be2:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8007be4:	2301      	movs	r3, #1
 8007be6:	2202      	movs	r2, #2
 8007be8:	2102      	movs	r1, #2
 8007bea:	6878      	ldr	r0, [r7, #4]
 8007bec:	f000 fc66 	bl	80084bc <USBH_FindInterface>
 8007bf0:	4603      	mov	r3, r0
 8007bf2:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8007bf4:	7bfb      	ldrb	r3, [r7, #15]
 8007bf6:	2bff      	cmp	r3, #255	; 0xff
 8007bf8:	d002      	beq.n	8007c00 <USBH_CDC_InterfaceInit+0x24>
 8007bfa:	7bfb      	ldrb	r3, [r7, #15]
 8007bfc:	2b01      	cmp	r3, #1
 8007bfe:	d901      	bls.n	8007c04 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8007c00:	2302      	movs	r3, #2
 8007c02:	e13d      	b.n	8007e80 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8007c04:	7bfb      	ldrb	r3, [r7, #15]
 8007c06:	4619      	mov	r1, r3
 8007c08:	6878      	ldr	r0, [r7, #4]
 8007c0a:	f000 fc3b 	bl	8008484 <USBH_SelectInterface>
 8007c0e:	4603      	mov	r3, r0
 8007c10:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8007c12:	7bbb      	ldrb	r3, [r7, #14]
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d001      	beq.n	8007c1c <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8007c18:	2302      	movs	r3, #2
 8007c1a:	e131      	b.n	8007e80 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 8007c22:	2050      	movs	r0, #80	; 0x50
 8007c24:	f002 fafe 	bl	800a224 <malloc>
 8007c28:	4603      	mov	r3, r0
 8007c2a:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007c32:	69db      	ldr	r3, [r3, #28]
 8007c34:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8007c36:	68bb      	ldr	r3, [r7, #8]
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d101      	bne.n	8007c40 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8007c3c:	2302      	movs	r3, #2
 8007c3e:	e11f      	b.n	8007e80 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8007c40:	2250      	movs	r2, #80	; 0x50
 8007c42:	2100      	movs	r1, #0
 8007c44:	68b8      	ldr	r0, [r7, #8]
 8007c46:	f002 fafd 	bl	800a244 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8007c4a:	7bfb      	ldrb	r3, [r7, #15]
 8007c4c:	687a      	ldr	r2, [r7, #4]
 8007c4e:	211a      	movs	r1, #26
 8007c50:	fb01 f303 	mul.w	r3, r1, r3
 8007c54:	4413      	add	r3, r2
 8007c56:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8007c5a:	781b      	ldrb	r3, [r3, #0]
 8007c5c:	b25b      	sxtb	r3, r3
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	da15      	bge.n	8007c8e <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007c62:	7bfb      	ldrb	r3, [r7, #15]
 8007c64:	687a      	ldr	r2, [r7, #4]
 8007c66:	211a      	movs	r1, #26
 8007c68:	fb01 f303 	mul.w	r3, r1, r3
 8007c6c:	4413      	add	r3, r2
 8007c6e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8007c72:	781a      	ldrb	r2, [r3, #0]
 8007c74:	68bb      	ldr	r3, [r7, #8]
 8007c76:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007c78:	7bfb      	ldrb	r3, [r7, #15]
 8007c7a:	687a      	ldr	r2, [r7, #4]
 8007c7c:	211a      	movs	r1, #26
 8007c7e:	fb01 f303 	mul.w	r3, r1, r3
 8007c82:	4413      	add	r3, r2
 8007c84:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8007c88:	881a      	ldrh	r2, [r3, #0]
 8007c8a:	68bb      	ldr	r3, [r7, #8]
 8007c8c:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8007c8e:	68bb      	ldr	r3, [r7, #8]
 8007c90:	785b      	ldrb	r3, [r3, #1]
 8007c92:	4619      	mov	r1, r3
 8007c94:	6878      	ldr	r0, [r7, #4]
 8007c96:	f001 ff2c 	bl	8009af2 <USBH_AllocPipe>
 8007c9a:	4603      	mov	r3, r0
 8007c9c:	461a      	mov	r2, r3
 8007c9e:	68bb      	ldr	r3, [r7, #8]
 8007ca0:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8007ca2:	68bb      	ldr	r3, [r7, #8]
 8007ca4:	7819      	ldrb	r1, [r3, #0]
 8007ca6:	68bb      	ldr	r3, [r7, #8]
 8007ca8:	7858      	ldrb	r0, [r3, #1]
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007cb6:	68ba      	ldr	r2, [r7, #8]
 8007cb8:	8952      	ldrh	r2, [r2, #10]
 8007cba:	9202      	str	r2, [sp, #8]
 8007cbc:	2203      	movs	r2, #3
 8007cbe:	9201      	str	r2, [sp, #4]
 8007cc0:	9300      	str	r3, [sp, #0]
 8007cc2:	4623      	mov	r3, r4
 8007cc4:	4602      	mov	r2, r0
 8007cc6:	6878      	ldr	r0, [r7, #4]
 8007cc8:	f001 fee4 	bl	8009a94 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8007ccc:	68bb      	ldr	r3, [r7, #8]
 8007cce:	781b      	ldrb	r3, [r3, #0]
 8007cd0:	2200      	movs	r2, #0
 8007cd2:	4619      	mov	r1, r3
 8007cd4:	6878      	ldr	r0, [r7, #4]
 8007cd6:	f002 f9f3 	bl	800a0c0 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8007cda:	2300      	movs	r3, #0
 8007cdc:	2200      	movs	r2, #0
 8007cde:	210a      	movs	r1, #10
 8007ce0:	6878      	ldr	r0, [r7, #4]
 8007ce2:	f000 fbeb 	bl	80084bc <USBH_FindInterface>
 8007ce6:	4603      	mov	r3, r0
 8007ce8:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8007cea:	7bfb      	ldrb	r3, [r7, #15]
 8007cec:	2bff      	cmp	r3, #255	; 0xff
 8007cee:	d002      	beq.n	8007cf6 <USBH_CDC_InterfaceInit+0x11a>
 8007cf0:	7bfb      	ldrb	r3, [r7, #15]
 8007cf2:	2b01      	cmp	r3, #1
 8007cf4:	d901      	bls.n	8007cfa <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8007cf6:	2302      	movs	r3, #2
 8007cf8:	e0c2      	b.n	8007e80 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8007cfa:	7bfb      	ldrb	r3, [r7, #15]
 8007cfc:	687a      	ldr	r2, [r7, #4]
 8007cfe:	211a      	movs	r1, #26
 8007d00:	fb01 f303 	mul.w	r3, r1, r3
 8007d04:	4413      	add	r3, r2
 8007d06:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8007d0a:	781b      	ldrb	r3, [r3, #0]
 8007d0c:	b25b      	sxtb	r3, r3
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	da16      	bge.n	8007d40 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007d12:	7bfb      	ldrb	r3, [r7, #15]
 8007d14:	687a      	ldr	r2, [r7, #4]
 8007d16:	211a      	movs	r1, #26
 8007d18:	fb01 f303 	mul.w	r3, r1, r3
 8007d1c:	4413      	add	r3, r2
 8007d1e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8007d22:	781a      	ldrb	r2, [r3, #0]
 8007d24:	68bb      	ldr	r3, [r7, #8]
 8007d26:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007d28:	7bfb      	ldrb	r3, [r7, #15]
 8007d2a:	687a      	ldr	r2, [r7, #4]
 8007d2c:	211a      	movs	r1, #26
 8007d2e:	fb01 f303 	mul.w	r3, r1, r3
 8007d32:	4413      	add	r3, r2
 8007d34:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8007d38:	881a      	ldrh	r2, [r3, #0]
 8007d3a:	68bb      	ldr	r3, [r7, #8]
 8007d3c:	835a      	strh	r2, [r3, #26]
 8007d3e:	e015      	b.n	8007d6c <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007d40:	7bfb      	ldrb	r3, [r7, #15]
 8007d42:	687a      	ldr	r2, [r7, #4]
 8007d44:	211a      	movs	r1, #26
 8007d46:	fb01 f303 	mul.w	r3, r1, r3
 8007d4a:	4413      	add	r3, r2
 8007d4c:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8007d50:	781a      	ldrb	r2, [r3, #0]
 8007d52:	68bb      	ldr	r3, [r7, #8]
 8007d54:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007d56:	7bfb      	ldrb	r3, [r7, #15]
 8007d58:	687a      	ldr	r2, [r7, #4]
 8007d5a:	211a      	movs	r1, #26
 8007d5c:	fb01 f303 	mul.w	r3, r1, r3
 8007d60:	4413      	add	r3, r2
 8007d62:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8007d66:	881a      	ldrh	r2, [r3, #0]
 8007d68:	68bb      	ldr	r3, [r7, #8]
 8007d6a:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8007d6c:	7bfb      	ldrb	r3, [r7, #15]
 8007d6e:	687a      	ldr	r2, [r7, #4]
 8007d70:	211a      	movs	r1, #26
 8007d72:	fb01 f303 	mul.w	r3, r1, r3
 8007d76:	4413      	add	r3, r2
 8007d78:	f203 3356 	addw	r3, r3, #854	; 0x356
 8007d7c:	781b      	ldrb	r3, [r3, #0]
 8007d7e:	b25b      	sxtb	r3, r3
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	da16      	bge.n	8007db2 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8007d84:	7bfb      	ldrb	r3, [r7, #15]
 8007d86:	687a      	ldr	r2, [r7, #4]
 8007d88:	211a      	movs	r1, #26
 8007d8a:	fb01 f303 	mul.w	r3, r1, r3
 8007d8e:	4413      	add	r3, r2
 8007d90:	f203 3356 	addw	r3, r3, #854	; 0x356
 8007d94:	781a      	ldrb	r2, [r3, #0]
 8007d96:	68bb      	ldr	r3, [r7, #8]
 8007d98:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8007d9a:	7bfb      	ldrb	r3, [r7, #15]
 8007d9c:	687a      	ldr	r2, [r7, #4]
 8007d9e:	211a      	movs	r1, #26
 8007da0:	fb01 f303 	mul.w	r3, r1, r3
 8007da4:	4413      	add	r3, r2
 8007da6:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8007daa:	881a      	ldrh	r2, [r3, #0]
 8007dac:	68bb      	ldr	r3, [r7, #8]
 8007dae:	835a      	strh	r2, [r3, #26]
 8007db0:	e015      	b.n	8007dde <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8007db2:	7bfb      	ldrb	r3, [r7, #15]
 8007db4:	687a      	ldr	r2, [r7, #4]
 8007db6:	211a      	movs	r1, #26
 8007db8:	fb01 f303 	mul.w	r3, r1, r3
 8007dbc:	4413      	add	r3, r2
 8007dbe:	f203 3356 	addw	r3, r3, #854	; 0x356
 8007dc2:	781a      	ldrb	r2, [r3, #0]
 8007dc4:	68bb      	ldr	r3, [r7, #8]
 8007dc6:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8007dc8:	7bfb      	ldrb	r3, [r7, #15]
 8007dca:	687a      	ldr	r2, [r7, #4]
 8007dcc:	211a      	movs	r1, #26
 8007dce:	fb01 f303 	mul.w	r3, r1, r3
 8007dd2:	4413      	add	r3, r2
 8007dd4:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8007dd8:	881a      	ldrh	r2, [r3, #0]
 8007dda:	68bb      	ldr	r3, [r7, #8]
 8007ddc:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8007dde:	68bb      	ldr	r3, [r7, #8]
 8007de0:	7b9b      	ldrb	r3, [r3, #14]
 8007de2:	4619      	mov	r1, r3
 8007de4:	6878      	ldr	r0, [r7, #4]
 8007de6:	f001 fe84 	bl	8009af2 <USBH_AllocPipe>
 8007dea:	4603      	mov	r3, r0
 8007dec:	461a      	mov	r2, r3
 8007dee:	68bb      	ldr	r3, [r7, #8]
 8007df0:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8007df2:	68bb      	ldr	r3, [r7, #8]
 8007df4:	7bdb      	ldrb	r3, [r3, #15]
 8007df6:	4619      	mov	r1, r3
 8007df8:	6878      	ldr	r0, [r7, #4]
 8007dfa:	f001 fe7a 	bl	8009af2 <USBH_AllocPipe>
 8007dfe:	4603      	mov	r3, r0
 8007e00:	461a      	mov	r2, r3
 8007e02:	68bb      	ldr	r3, [r7, #8]
 8007e04:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8007e06:	68bb      	ldr	r3, [r7, #8]
 8007e08:	7b59      	ldrb	r1, [r3, #13]
 8007e0a:	68bb      	ldr	r3, [r7, #8]
 8007e0c:	7b98      	ldrb	r0, [r3, #14]
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007e1a:	68ba      	ldr	r2, [r7, #8]
 8007e1c:	8b12      	ldrh	r2, [r2, #24]
 8007e1e:	9202      	str	r2, [sp, #8]
 8007e20:	2202      	movs	r2, #2
 8007e22:	9201      	str	r2, [sp, #4]
 8007e24:	9300      	str	r3, [sp, #0]
 8007e26:	4623      	mov	r3, r4
 8007e28:	4602      	mov	r2, r0
 8007e2a:	6878      	ldr	r0, [r7, #4]
 8007e2c:	f001 fe32 	bl	8009a94 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8007e30:	68bb      	ldr	r3, [r7, #8]
 8007e32:	7b19      	ldrb	r1, [r3, #12]
 8007e34:	68bb      	ldr	r3, [r7, #8]
 8007e36:	7bd8      	ldrb	r0, [r3, #15]
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007e44:	68ba      	ldr	r2, [r7, #8]
 8007e46:	8b52      	ldrh	r2, [r2, #26]
 8007e48:	9202      	str	r2, [sp, #8]
 8007e4a:	2202      	movs	r2, #2
 8007e4c:	9201      	str	r2, [sp, #4]
 8007e4e:	9300      	str	r3, [sp, #0]
 8007e50:	4623      	mov	r3, r4
 8007e52:	4602      	mov	r2, r0
 8007e54:	6878      	ldr	r0, [r7, #4]
 8007e56:	f001 fe1d 	bl	8009a94 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8007e5a:	68bb      	ldr	r3, [r7, #8]
 8007e5c:	2200      	movs	r2, #0
 8007e5e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8007e62:	68bb      	ldr	r3, [r7, #8]
 8007e64:	7b5b      	ldrb	r3, [r3, #13]
 8007e66:	2200      	movs	r2, #0
 8007e68:	4619      	mov	r1, r3
 8007e6a:	6878      	ldr	r0, [r7, #4]
 8007e6c:	f002 f928 	bl	800a0c0 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8007e70:	68bb      	ldr	r3, [r7, #8]
 8007e72:	7b1b      	ldrb	r3, [r3, #12]
 8007e74:	2200      	movs	r2, #0
 8007e76:	4619      	mov	r1, r3
 8007e78:	6878      	ldr	r0, [r7, #4]
 8007e7a:	f002 f921 	bl	800a0c0 <USBH_LL_SetToggle>

  return USBH_OK;
 8007e7e:	2300      	movs	r3, #0
}
 8007e80:	4618      	mov	r0, r3
 8007e82:	3714      	adds	r7, #20
 8007e84:	46bd      	mov	sp, r7
 8007e86:	bd90      	pop	{r4, r7, pc}

08007e88 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8007e88:	b580      	push	{r7, lr}
 8007e8a:	b084      	sub	sp, #16
 8007e8c:	af00      	add	r7, sp, #0
 8007e8e:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007e96:	69db      	ldr	r3, [r3, #28]
 8007e98:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	781b      	ldrb	r3, [r3, #0]
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d00e      	beq.n	8007ec0 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	781b      	ldrb	r3, [r3, #0]
 8007ea6:	4619      	mov	r1, r3
 8007ea8:	6878      	ldr	r0, [r7, #4]
 8007eaa:	f001 fe12 	bl	8009ad2 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	781b      	ldrb	r3, [r3, #0]
 8007eb2:	4619      	mov	r1, r3
 8007eb4:	6878      	ldr	r0, [r7, #4]
 8007eb6:	f001 fe3d 	bl	8009b34 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	2200      	movs	r2, #0
 8007ebe:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	7b1b      	ldrb	r3, [r3, #12]
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d00e      	beq.n	8007ee6 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	7b1b      	ldrb	r3, [r3, #12]
 8007ecc:	4619      	mov	r1, r3
 8007ece:	6878      	ldr	r0, [r7, #4]
 8007ed0:	f001 fdff 	bl	8009ad2 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	7b1b      	ldrb	r3, [r3, #12]
 8007ed8:	4619      	mov	r1, r3
 8007eda:	6878      	ldr	r0, [r7, #4]
 8007edc:	f001 fe2a 	bl	8009b34 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	2200      	movs	r2, #0
 8007ee4:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	7b5b      	ldrb	r3, [r3, #13]
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d00e      	beq.n	8007f0c <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	7b5b      	ldrb	r3, [r3, #13]
 8007ef2:	4619      	mov	r1, r3
 8007ef4:	6878      	ldr	r0, [r7, #4]
 8007ef6:	f001 fdec 	bl	8009ad2 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	7b5b      	ldrb	r3, [r3, #13]
 8007efe:	4619      	mov	r1, r3
 8007f00:	6878      	ldr	r0, [r7, #4]
 8007f02:	f001 fe17 	bl	8009b34 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	2200      	movs	r2, #0
 8007f0a:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007f12:	69db      	ldr	r3, [r3, #28]
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d00b      	beq.n	8007f30 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007f1e:	69db      	ldr	r3, [r3, #28]
 8007f20:	4618      	mov	r0, r3
 8007f22:	f002 f987 	bl	800a234 <free>
    phost->pActiveClass->pData = 0U;
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007f2c:	2200      	movs	r2, #0
 8007f2e:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8007f30:	2300      	movs	r3, #0
}
 8007f32:	4618      	mov	r0, r3
 8007f34:	3710      	adds	r7, #16
 8007f36:	46bd      	mov	sp, r7
 8007f38:	bd80      	pop	{r7, pc}

08007f3a <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8007f3a:	b580      	push	{r7, lr}
 8007f3c:	b084      	sub	sp, #16
 8007f3e:	af00      	add	r7, sp, #0
 8007f40:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007f48:	69db      	ldr	r3, [r3, #28]
 8007f4a:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	3340      	adds	r3, #64	; 0x40
 8007f50:	4619      	mov	r1, r3
 8007f52:	6878      	ldr	r0, [r7, #4]
 8007f54:	f000 f8b1 	bl	80080ba <GetLineCoding>
 8007f58:	4603      	mov	r3, r0
 8007f5a:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8007f5c:	7afb      	ldrb	r3, [r7, #11]
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d105      	bne.n	8007f6e <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007f68:	2102      	movs	r1, #2
 8007f6a:	6878      	ldr	r0, [r7, #4]
 8007f6c:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8007f6e:	7afb      	ldrb	r3, [r7, #11]
}
 8007f70:	4618      	mov	r0, r3
 8007f72:	3710      	adds	r7, #16
 8007f74:	46bd      	mov	sp, r7
 8007f76:	bd80      	pop	{r7, pc}

08007f78 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8007f78:	b580      	push	{r7, lr}
 8007f7a:	b084      	sub	sp, #16
 8007f7c:	af00      	add	r7, sp, #0
 8007f7e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8007f80:	2301      	movs	r3, #1
 8007f82:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8007f84:	2300      	movs	r3, #0
 8007f86:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007f8e:	69db      	ldr	r3, [r3, #28]
 8007f90:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8007f92:	68bb      	ldr	r3, [r7, #8]
 8007f94:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8007f98:	2b04      	cmp	r3, #4
 8007f9a:	d877      	bhi.n	800808c <USBH_CDC_Process+0x114>
 8007f9c:	a201      	add	r2, pc, #4	; (adr r2, 8007fa4 <USBH_CDC_Process+0x2c>)
 8007f9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fa2:	bf00      	nop
 8007fa4:	08007fb9 	.word	0x08007fb9
 8007fa8:	08007fbf 	.word	0x08007fbf
 8007fac:	08007fef 	.word	0x08007fef
 8007fb0:	08008063 	.word	0x08008063
 8007fb4:	08008071 	.word	0x08008071
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8007fb8:	2300      	movs	r3, #0
 8007fba:	73fb      	strb	r3, [r7, #15]
      break;
 8007fbc:	e06d      	b.n	800809a <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8007fbe:	68bb      	ldr	r3, [r7, #8]
 8007fc0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007fc2:	4619      	mov	r1, r3
 8007fc4:	6878      	ldr	r0, [r7, #4]
 8007fc6:	f000 f897 	bl	80080f8 <SetLineCoding>
 8007fca:	4603      	mov	r3, r0
 8007fcc:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8007fce:	7bbb      	ldrb	r3, [r7, #14]
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d104      	bne.n	8007fde <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8007fd4:	68bb      	ldr	r3, [r7, #8]
 8007fd6:	2202      	movs	r2, #2
 8007fd8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8007fdc:	e058      	b.n	8008090 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8007fde:	7bbb      	ldrb	r3, [r7, #14]
 8007fe0:	2b01      	cmp	r3, #1
 8007fe2:	d055      	beq.n	8008090 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8007fe4:	68bb      	ldr	r3, [r7, #8]
 8007fe6:	2204      	movs	r2, #4
 8007fe8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8007fec:	e050      	b.n	8008090 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8007fee:	68bb      	ldr	r3, [r7, #8]
 8007ff0:	3340      	adds	r3, #64	; 0x40
 8007ff2:	4619      	mov	r1, r3
 8007ff4:	6878      	ldr	r0, [r7, #4]
 8007ff6:	f000 f860 	bl	80080ba <GetLineCoding>
 8007ffa:	4603      	mov	r3, r0
 8007ffc:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8007ffe:	7bbb      	ldrb	r3, [r7, #14]
 8008000:	2b00      	cmp	r3, #0
 8008002:	d126      	bne.n	8008052 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8008004:	68bb      	ldr	r3, [r7, #8]
 8008006:	2200      	movs	r2, #0
 8008008:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800800c:	68bb      	ldr	r3, [r7, #8]
 800800e:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8008012:	68bb      	ldr	r3, [r7, #8]
 8008014:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008016:	791b      	ldrb	r3, [r3, #4]
 8008018:	429a      	cmp	r2, r3
 800801a:	d13b      	bne.n	8008094 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800801c:	68bb      	ldr	r3, [r7, #8]
 800801e:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 8008022:	68bb      	ldr	r3, [r7, #8]
 8008024:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008026:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8008028:	429a      	cmp	r2, r3
 800802a:	d133      	bne.n	8008094 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800802c:	68bb      	ldr	r3, [r7, #8]
 800802e:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8008032:	68bb      	ldr	r3, [r7, #8]
 8008034:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008036:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8008038:	429a      	cmp	r2, r3
 800803a:	d12b      	bne.n	8008094 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800803c:	68bb      	ldr	r3, [r7, #8]
 800803e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008040:	68bb      	ldr	r3, [r7, #8]
 8008042:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008044:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8008046:	429a      	cmp	r2, r3
 8008048:	d124      	bne.n	8008094 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800804a:	6878      	ldr	r0, [r7, #4]
 800804c:	f000 f958 	bl	8008300 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8008050:	e020      	b.n	8008094 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8008052:	7bbb      	ldrb	r3, [r7, #14]
 8008054:	2b01      	cmp	r3, #1
 8008056:	d01d      	beq.n	8008094 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8008058:	68bb      	ldr	r3, [r7, #8]
 800805a:	2204      	movs	r2, #4
 800805c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8008060:	e018      	b.n	8008094 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8008062:	6878      	ldr	r0, [r7, #4]
 8008064:	f000 f867 	bl	8008136 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8008068:	6878      	ldr	r0, [r7, #4]
 800806a:	f000 f8da 	bl	8008222 <CDC_ProcessReception>
      break;
 800806e:	e014      	b.n	800809a <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8008070:	2100      	movs	r1, #0
 8008072:	6878      	ldr	r0, [r7, #4]
 8008074:	f000 ffef 	bl	8009056 <USBH_ClrFeature>
 8008078:	4603      	mov	r3, r0
 800807a:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800807c:	7bbb      	ldrb	r3, [r7, #14]
 800807e:	2b00      	cmp	r3, #0
 8008080:	d10a      	bne.n	8008098 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8008082:	68bb      	ldr	r3, [r7, #8]
 8008084:	2200      	movs	r2, #0
 8008086:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 800808a:	e005      	b.n	8008098 <USBH_CDC_Process+0x120>

    default:
      break;
 800808c:	bf00      	nop
 800808e:	e004      	b.n	800809a <USBH_CDC_Process+0x122>
      break;
 8008090:	bf00      	nop
 8008092:	e002      	b.n	800809a <USBH_CDC_Process+0x122>
      break;
 8008094:	bf00      	nop
 8008096:	e000      	b.n	800809a <USBH_CDC_Process+0x122>
      break;
 8008098:	bf00      	nop

  }

  return status;
 800809a:	7bfb      	ldrb	r3, [r7, #15]
}
 800809c:	4618      	mov	r0, r3
 800809e:	3710      	adds	r7, #16
 80080a0:	46bd      	mov	sp, r7
 80080a2:	bd80      	pop	{r7, pc}

080080a4 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 80080a4:	b480      	push	{r7}
 80080a6:	b083      	sub	sp, #12
 80080a8:	af00      	add	r7, sp, #0
 80080aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 80080ac:	2300      	movs	r3, #0
}
 80080ae:	4618      	mov	r0, r3
 80080b0:	370c      	adds	r7, #12
 80080b2:	46bd      	mov	sp, r7
 80080b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b8:	4770      	bx	lr

080080ba <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 80080ba:	b580      	push	{r7, lr}
 80080bc:	b082      	sub	sp, #8
 80080be:	af00      	add	r7, sp, #0
 80080c0:	6078      	str	r0, [r7, #4]
 80080c2:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	22a1      	movs	r2, #161	; 0xa1
 80080c8:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	2221      	movs	r2, #33	; 0x21
 80080ce:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	2200      	movs	r2, #0
 80080d4:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	2200      	movs	r2, #0
 80080da:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	2207      	movs	r2, #7
 80080e0:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80080e2:	683b      	ldr	r3, [r7, #0]
 80080e4:	2207      	movs	r2, #7
 80080e6:	4619      	mov	r1, r3
 80080e8:	6878      	ldr	r0, [r7, #4]
 80080ea:	f001 fa81 	bl	80095f0 <USBH_CtlReq>
 80080ee:	4603      	mov	r3, r0
}
 80080f0:	4618      	mov	r0, r3
 80080f2:	3708      	adds	r7, #8
 80080f4:	46bd      	mov	sp, r7
 80080f6:	bd80      	pop	{r7, pc}

080080f8 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 80080f8:	b580      	push	{r7, lr}
 80080fa:	b082      	sub	sp, #8
 80080fc:	af00      	add	r7, sp, #0
 80080fe:	6078      	str	r0, [r7, #4]
 8008100:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	2221      	movs	r2, #33	; 0x21
 8008106:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	2220      	movs	r2, #32
 800810c:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	2200      	movs	r2, #0
 8008112:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	2200      	movs	r2, #0
 8008118:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	2207      	movs	r2, #7
 800811e:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8008120:	683b      	ldr	r3, [r7, #0]
 8008122:	2207      	movs	r2, #7
 8008124:	4619      	mov	r1, r3
 8008126:	6878      	ldr	r0, [r7, #4]
 8008128:	f001 fa62 	bl	80095f0 <USBH_CtlReq>
 800812c:	4603      	mov	r3, r0
}
 800812e:	4618      	mov	r0, r3
 8008130:	3708      	adds	r7, #8
 8008132:	46bd      	mov	sp, r7
 8008134:	bd80      	pop	{r7, pc}

08008136 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8008136:	b580      	push	{r7, lr}
 8008138:	b086      	sub	sp, #24
 800813a:	af02      	add	r7, sp, #8
 800813c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008144:	69db      	ldr	r3, [r3, #28]
 8008146:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008148:	2300      	movs	r3, #0
 800814a:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8008152:	2b01      	cmp	r3, #1
 8008154:	d002      	beq.n	800815c <CDC_ProcessTransmission+0x26>
 8008156:	2b02      	cmp	r3, #2
 8008158:	d023      	beq.n	80081a2 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 800815a:	e05e      	b.n	800821a <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008160:	68fa      	ldr	r2, [r7, #12]
 8008162:	8b12      	ldrh	r2, [r2, #24]
 8008164:	4293      	cmp	r3, r2
 8008166:	d90b      	bls.n	8008180 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	69d9      	ldr	r1, [r3, #28]
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	8b1a      	ldrh	r2, [r3, #24]
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	7b5b      	ldrb	r3, [r3, #13]
 8008174:	2001      	movs	r0, #1
 8008176:	9000      	str	r0, [sp, #0]
 8008178:	6878      	ldr	r0, [r7, #4]
 800817a:	f001 fc48 	bl	8009a0e <USBH_BulkSendData>
 800817e:	e00b      	b.n	8008198 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        (void)USBH_BulkSendData(phost,
 8008188:	b29a      	uxth	r2, r3
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	7b5b      	ldrb	r3, [r3, #13]
 800818e:	2001      	movs	r0, #1
 8008190:	9000      	str	r0, [sp, #0]
 8008192:	6878      	ldr	r0, [r7, #4]
 8008194:	f001 fc3b 	bl	8009a0e <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	2202      	movs	r2, #2
 800819c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 80081a0:	e03b      	b.n	800821a <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	7b5b      	ldrb	r3, [r3, #13]
 80081a6:	4619      	mov	r1, r3
 80081a8:	6878      	ldr	r0, [r7, #4]
 80081aa:	f001 ff5f 	bl	800a06c <USBH_LL_GetURBState>
 80081ae:	4603      	mov	r3, r0
 80081b0:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 80081b2:	7afb      	ldrb	r3, [r7, #11]
 80081b4:	2b01      	cmp	r3, #1
 80081b6:	d128      	bne.n	800820a <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081bc:	68fa      	ldr	r2, [r7, #12]
 80081be:	8b12      	ldrh	r2, [r2, #24]
 80081c0:	4293      	cmp	r3, r2
 80081c2:	d90e      	bls.n	80081e2 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081c8:	68fa      	ldr	r2, [r7, #12]
 80081ca:	8b12      	ldrh	r2, [r2, #24]
 80081cc:	1a9a      	subs	r2, r3, r2
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	69db      	ldr	r3, [r3, #28]
 80081d6:	68fa      	ldr	r2, [r7, #12]
 80081d8:	8b12      	ldrh	r2, [r2, #24]
 80081da:	441a      	add	r2, r3
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	61da      	str	r2, [r3, #28]
 80081e0:	e002      	b.n	80081e8 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	2200      	movs	r2, #0
 80081e6:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d004      	beq.n	80081fa <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	2201      	movs	r2, #1
 80081f4:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 80081f8:	e00e      	b.n	8008218 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	2200      	movs	r2, #0
 80081fe:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 8008202:	6878      	ldr	r0, [r7, #4]
 8008204:	f000 f868 	bl	80082d8 <USBH_CDC_TransmitCallback>
      break;
 8008208:	e006      	b.n	8008218 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 800820a:	7afb      	ldrb	r3, [r7, #11]
 800820c:	2b02      	cmp	r3, #2
 800820e:	d103      	bne.n	8008218 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	2201      	movs	r2, #1
 8008214:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8008218:	bf00      	nop
  }
}
 800821a:	bf00      	nop
 800821c:	3710      	adds	r7, #16
 800821e:	46bd      	mov	sp, r7
 8008220:	bd80      	pop	{r7, pc}

08008222 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8008222:	b580      	push	{r7, lr}
 8008224:	b086      	sub	sp, #24
 8008226:	af00      	add	r7, sp, #0
 8008228:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008230:	69db      	ldr	r3, [r3, #28]
 8008232:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008234:	2300      	movs	r3, #0
 8008236:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8008238:	697b      	ldr	r3, [r7, #20]
 800823a:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 800823e:	2b03      	cmp	r3, #3
 8008240:	d002      	beq.n	8008248 <CDC_ProcessReception+0x26>
 8008242:	2b04      	cmp	r3, #4
 8008244:	d00e      	beq.n	8008264 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 8008246:	e043      	b.n	80082d0 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 8008248:	697b      	ldr	r3, [r7, #20]
 800824a:	6a19      	ldr	r1, [r3, #32]
 800824c:	697b      	ldr	r3, [r7, #20]
 800824e:	8b5a      	ldrh	r2, [r3, #26]
 8008250:	697b      	ldr	r3, [r7, #20]
 8008252:	7b1b      	ldrb	r3, [r3, #12]
 8008254:	6878      	ldr	r0, [r7, #4]
 8008256:	f001 fbff 	bl	8009a58 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800825a:	697b      	ldr	r3, [r7, #20]
 800825c:	2204      	movs	r2, #4
 800825e:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8008262:	e035      	b.n	80082d0 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8008264:	697b      	ldr	r3, [r7, #20]
 8008266:	7b1b      	ldrb	r3, [r3, #12]
 8008268:	4619      	mov	r1, r3
 800826a:	6878      	ldr	r0, [r7, #4]
 800826c:	f001 fefe 	bl	800a06c <USBH_LL_GetURBState>
 8008270:	4603      	mov	r3, r0
 8008272:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8008274:	7cfb      	ldrb	r3, [r7, #19]
 8008276:	2b01      	cmp	r3, #1
 8008278:	d129      	bne.n	80082ce <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800827a:	697b      	ldr	r3, [r7, #20]
 800827c:	7b1b      	ldrb	r3, [r3, #12]
 800827e:	4619      	mov	r1, r3
 8008280:	6878      	ldr	r0, [r7, #4]
 8008282:	f001 fe61 	bl	8009f48 <USBH_LL_GetLastXferSize>
 8008286:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 8008288:	697b      	ldr	r3, [r7, #20]
 800828a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800828c:	68fa      	ldr	r2, [r7, #12]
 800828e:	429a      	cmp	r2, r3
 8008290:	d016      	beq.n	80082c0 <CDC_ProcessReception+0x9e>
 8008292:	697b      	ldr	r3, [r7, #20]
 8008294:	8b5b      	ldrh	r3, [r3, #26]
 8008296:	461a      	mov	r2, r3
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	4293      	cmp	r3, r2
 800829c:	d910      	bls.n	80082c0 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 800829e:	697b      	ldr	r3, [r7, #20]
 80082a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	1ad2      	subs	r2, r2, r3
 80082a6:	697b      	ldr	r3, [r7, #20]
 80082a8:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 80082aa:	697b      	ldr	r3, [r7, #20]
 80082ac:	6a1a      	ldr	r2, [r3, #32]
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	441a      	add	r2, r3
 80082b2:	697b      	ldr	r3, [r7, #20]
 80082b4:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 80082b6:	697b      	ldr	r3, [r7, #20]
 80082b8:	2203      	movs	r2, #3
 80082ba:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 80082be:	e006      	b.n	80082ce <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 80082c0:	697b      	ldr	r3, [r7, #20]
 80082c2:	2200      	movs	r2, #0
 80082c4:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 80082c8:	6878      	ldr	r0, [r7, #4]
 80082ca:	f000 f80f 	bl	80082ec <USBH_CDC_ReceiveCallback>
      break;
 80082ce:	bf00      	nop
  }
}
 80082d0:	bf00      	nop
 80082d2:	3718      	adds	r7, #24
 80082d4:	46bd      	mov	sp, r7
 80082d6:	bd80      	pop	{r7, pc}

080082d8 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 80082d8:	b480      	push	{r7}
 80082da:	b083      	sub	sp, #12
 80082dc:	af00      	add	r7, sp, #0
 80082de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80082e0:	bf00      	nop
 80082e2:	370c      	adds	r7, #12
 80082e4:	46bd      	mov	sp, r7
 80082e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ea:	4770      	bx	lr

080082ec <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 80082ec:	b480      	push	{r7}
 80082ee:	b083      	sub	sp, #12
 80082f0:	af00      	add	r7, sp, #0
 80082f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80082f4:	bf00      	nop
 80082f6:	370c      	adds	r7, #12
 80082f8:	46bd      	mov	sp, r7
 80082fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082fe:	4770      	bx	lr

08008300 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8008300:	b480      	push	{r7}
 8008302:	b083      	sub	sp, #12
 8008304:	af00      	add	r7, sp, #0
 8008306:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008308:	bf00      	nop
 800830a:	370c      	adds	r7, #12
 800830c:	46bd      	mov	sp, r7
 800830e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008312:	4770      	bx	lr

08008314 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                               uint8_t id), uint8_t id)
{
 8008314:	b580      	push	{r7, lr}
 8008316:	b084      	sub	sp, #16
 8008318:	af00      	add	r7, sp, #0
 800831a:	60f8      	str	r0, [r7, #12]
 800831c:	60b9      	str	r1, [r7, #8]
 800831e:	4613      	mov	r3, r2
 8008320:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	2b00      	cmp	r3, #0
 8008326:	d101      	bne.n	800832c <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8008328:	2302      	movs	r3, #2
 800832a:	e029      	b.n	8008380 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	79fa      	ldrb	r2, [r7, #7]
 8008330:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	2200      	movs	r2, #0
 8008338:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	2200      	movs	r2, #0
 8008340:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8008344:	68f8      	ldr	r0, [r7, #12]
 8008346:	f000 f81f 	bl	8008388 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	2200      	movs	r2, #0
 800834e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	2200      	movs	r2, #0
 8008356:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	2200      	movs	r2, #0
 800835e:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	2200      	movs	r2, #0
 8008366:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800836a:	68bb      	ldr	r3, [r7, #8]
 800836c:	2b00      	cmp	r3, #0
 800836e:	d003      	beq.n	8008378 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	68ba      	ldr	r2, [r7, #8]
 8008374:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8008378:	68f8      	ldr	r0, [r7, #12]
 800837a:	f001 fd31 	bl	8009de0 <USBH_LL_Init>

  return USBH_OK;
 800837e:	2300      	movs	r3, #0
}
 8008380:	4618      	mov	r0, r3
 8008382:	3710      	adds	r7, #16
 8008384:	46bd      	mov	sp, r7
 8008386:	bd80      	pop	{r7, pc}

08008388 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8008388:	b480      	push	{r7}
 800838a:	b085      	sub	sp, #20
 800838c:	af00      	add	r7, sp, #0
 800838e:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8008390:	2300      	movs	r3, #0
 8008392:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8008394:	2300      	movs	r3, #0
 8008396:	60fb      	str	r3, [r7, #12]
 8008398:	e009      	b.n	80083ae <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 800839a:	687a      	ldr	r2, [r7, #4]
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	33e0      	adds	r3, #224	; 0xe0
 80083a0:	009b      	lsls	r3, r3, #2
 80083a2:	4413      	add	r3, r2
 80083a4:	2200      	movs	r2, #0
 80083a6:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	3301      	adds	r3, #1
 80083ac:	60fb      	str	r3, [r7, #12]
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	2b0f      	cmp	r3, #15
 80083b2:	d9f2      	bls.n	800839a <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80083b4:	2300      	movs	r3, #0
 80083b6:	60fb      	str	r3, [r7, #12]
 80083b8:	e009      	b.n	80083ce <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 80083ba:	687a      	ldr	r2, [r7, #4]
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	4413      	add	r3, r2
 80083c0:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 80083c4:	2200      	movs	r2, #0
 80083c6:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	3301      	adds	r3, #1
 80083cc:	60fb      	str	r3, [r7, #12]
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80083d4:	d3f1      	bcc.n	80083ba <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	2200      	movs	r2, #0
 80083da:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	2200      	movs	r2, #0
 80083e0:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	2201      	movs	r2, #1
 80083e6:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	2200      	movs	r2, #0
 80083ec:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	2201      	movs	r2, #1
 80083f4:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	2240      	movs	r2, #64	; 0x40
 80083fa:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	2200      	movs	r2, #0
 8008400:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	2200      	movs	r2, #0
 8008406:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	2201      	movs	r2, #1
 800840e:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	2200      	movs	r2, #0
 8008416:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	2200      	movs	r2, #0
 800841e:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 8008422:	2300      	movs	r3, #0
}
 8008424:	4618      	mov	r0, r3
 8008426:	3714      	adds	r7, #20
 8008428:	46bd      	mov	sp, r7
 800842a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800842e:	4770      	bx	lr

08008430 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8008430:	b480      	push	{r7}
 8008432:	b085      	sub	sp, #20
 8008434:	af00      	add	r7, sp, #0
 8008436:	6078      	str	r0, [r7, #4]
 8008438:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800843a:	2300      	movs	r3, #0
 800843c:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800843e:	683b      	ldr	r3, [r7, #0]
 8008440:	2b00      	cmp	r3, #0
 8008442:	d016      	beq.n	8008472 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800844a:	2b00      	cmp	r3, #0
 800844c:	d10e      	bne.n	800846c <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8008454:	1c59      	adds	r1, r3, #1
 8008456:	687a      	ldr	r2, [r7, #4]
 8008458:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 800845c:	687a      	ldr	r2, [r7, #4]
 800845e:	33de      	adds	r3, #222	; 0xde
 8008460:	6839      	ldr	r1, [r7, #0]
 8008462:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8008466:	2300      	movs	r3, #0
 8008468:	73fb      	strb	r3, [r7, #15]
 800846a:	e004      	b.n	8008476 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800846c:	2302      	movs	r3, #2
 800846e:	73fb      	strb	r3, [r7, #15]
 8008470:	e001      	b.n	8008476 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8008472:	2302      	movs	r3, #2
 8008474:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008476:	7bfb      	ldrb	r3, [r7, #15]
}
 8008478:	4618      	mov	r0, r3
 800847a:	3714      	adds	r7, #20
 800847c:	46bd      	mov	sp, r7
 800847e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008482:	4770      	bx	lr

08008484 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8008484:	b480      	push	{r7}
 8008486:	b085      	sub	sp, #20
 8008488:	af00      	add	r7, sp, #0
 800848a:	6078      	str	r0, [r7, #4]
 800848c:	460b      	mov	r3, r1
 800848e:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8008490:	2300      	movs	r3, #0
 8008492:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 800849a:	78fa      	ldrb	r2, [r7, #3]
 800849c:	429a      	cmp	r2, r3
 800849e:	d204      	bcs.n	80084aa <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	78fa      	ldrb	r2, [r7, #3]
 80084a4:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 80084a8:	e001      	b.n	80084ae <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 80084aa:	2302      	movs	r3, #2
 80084ac:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80084ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80084b0:	4618      	mov	r0, r3
 80084b2:	3714      	adds	r7, #20
 80084b4:	46bd      	mov	sp, r7
 80084b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ba:	4770      	bx	lr

080084bc <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 80084bc:	b480      	push	{r7}
 80084be:	b087      	sub	sp, #28
 80084c0:	af00      	add	r7, sp, #0
 80084c2:	6078      	str	r0, [r7, #4]
 80084c4:	4608      	mov	r0, r1
 80084c6:	4611      	mov	r1, r2
 80084c8:	461a      	mov	r2, r3
 80084ca:	4603      	mov	r3, r0
 80084cc:	70fb      	strb	r3, [r7, #3]
 80084ce:	460b      	mov	r3, r1
 80084d0:	70bb      	strb	r3, [r7, #2]
 80084d2:	4613      	mov	r3, r2
 80084d4:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 80084d6:	2300      	movs	r3, #0
 80084d8:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 80084da:	2300      	movs	r3, #0
 80084dc:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	f503 734e 	add.w	r3, r3, #824	; 0x338
 80084e4:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80084e6:	e025      	b.n	8008534 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 80084e8:	7dfb      	ldrb	r3, [r7, #23]
 80084ea:	221a      	movs	r2, #26
 80084ec:	fb02 f303 	mul.w	r3, r2, r3
 80084f0:	3308      	adds	r3, #8
 80084f2:	68fa      	ldr	r2, [r7, #12]
 80084f4:	4413      	add	r3, r2
 80084f6:	3302      	adds	r3, #2
 80084f8:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80084fa:	693b      	ldr	r3, [r7, #16]
 80084fc:	795b      	ldrb	r3, [r3, #5]
 80084fe:	78fa      	ldrb	r2, [r7, #3]
 8008500:	429a      	cmp	r2, r3
 8008502:	d002      	beq.n	800850a <USBH_FindInterface+0x4e>
 8008504:	78fb      	ldrb	r3, [r7, #3]
 8008506:	2bff      	cmp	r3, #255	; 0xff
 8008508:	d111      	bne.n	800852e <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800850a:	693b      	ldr	r3, [r7, #16]
 800850c:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800850e:	78ba      	ldrb	r2, [r7, #2]
 8008510:	429a      	cmp	r2, r3
 8008512:	d002      	beq.n	800851a <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008514:	78bb      	ldrb	r3, [r7, #2]
 8008516:	2bff      	cmp	r3, #255	; 0xff
 8008518:	d109      	bne.n	800852e <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800851a:	693b      	ldr	r3, [r7, #16]
 800851c:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800851e:	787a      	ldrb	r2, [r7, #1]
 8008520:	429a      	cmp	r2, r3
 8008522:	d002      	beq.n	800852a <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8008524:	787b      	ldrb	r3, [r7, #1]
 8008526:	2bff      	cmp	r3, #255	; 0xff
 8008528:	d101      	bne.n	800852e <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800852a:	7dfb      	ldrb	r3, [r7, #23]
 800852c:	e006      	b.n	800853c <USBH_FindInterface+0x80>
    }
    if_ix++;
 800852e:	7dfb      	ldrb	r3, [r7, #23]
 8008530:	3301      	adds	r3, #1
 8008532:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008534:	7dfb      	ldrb	r3, [r7, #23]
 8008536:	2b01      	cmp	r3, #1
 8008538:	d9d6      	bls.n	80084e8 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800853a:	23ff      	movs	r3, #255	; 0xff
}
 800853c:	4618      	mov	r0, r3
 800853e:	371c      	adds	r7, #28
 8008540:	46bd      	mov	sp, r7
 8008542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008546:	4770      	bx	lr

08008548 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 8008548:	b580      	push	{r7, lr}
 800854a:	b082      	sub	sp, #8
 800854c:	af00      	add	r7, sp, #0
 800854e:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8008550:	6878      	ldr	r0, [r7, #4]
 8008552:	f001 fc81 	bl	8009e58 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8008556:	2101      	movs	r1, #1
 8008558:	6878      	ldr	r0, [r7, #4]
 800855a:	f001 fd9a 	bl	800a092 <USBH_LL_DriverVBUS>

  return USBH_OK;
 800855e:	2300      	movs	r3, #0
}
 8008560:	4618      	mov	r0, r3
 8008562:	3708      	adds	r7, #8
 8008564:	46bd      	mov	sp, r7
 8008566:	bd80      	pop	{r7, pc}

08008568 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 8008568:	b580      	push	{r7, lr}
 800856a:	b088      	sub	sp, #32
 800856c:	af04      	add	r7, sp, #16
 800856e:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8008570:	2302      	movs	r3, #2
 8008572:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8008574:	2300      	movs	r3, #0
 8008576:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 800857e:	b2db      	uxtb	r3, r3
 8008580:	2b01      	cmp	r3, #1
 8008582:	d102      	bne.n	800858a <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	2203      	movs	r2, #3
 8008588:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	781b      	ldrb	r3, [r3, #0]
 800858e:	b2db      	uxtb	r3, r3
 8008590:	2b0b      	cmp	r3, #11
 8008592:	f200 81be 	bhi.w	8008912 <USBH_Process+0x3aa>
 8008596:	a201      	add	r2, pc, #4	; (adr r2, 800859c <USBH_Process+0x34>)
 8008598:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800859c:	080085cd 	.word	0x080085cd
 80085a0:	080085ff 	.word	0x080085ff
 80085a4:	08008667 	.word	0x08008667
 80085a8:	080088ad 	.word	0x080088ad
 80085ac:	08008913 	.word	0x08008913
 80085b0:	0800870b 	.word	0x0800870b
 80085b4:	08008853 	.word	0x08008853
 80085b8:	08008741 	.word	0x08008741
 80085bc:	08008761 	.word	0x08008761
 80085c0:	08008781 	.word	0x08008781
 80085c4:	080087c5 	.word	0x080087c5
 80085c8:	08008895 	.word	0x08008895
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 80085d2:	b2db      	uxtb	r3, r3
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	f000 819e 	beq.w	8008916 <USBH_Process+0x3ae>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	2201      	movs	r2, #1
 80085de:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 80085e0:	20c8      	movs	r0, #200	; 0xc8
 80085e2:	f001 fd9d 	bl	800a120 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 80085e6:	6878      	ldr	r0, [r7, #4]
 80085e8:	f001 fc93 	bl	8009f12 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	2200      	movs	r2, #0
 80085f0:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	2200      	movs	r2, #0
 80085f8:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 80085fc:	e18b      	b.n	8008916 <USBH_Process+0x3ae>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 8008604:	2b01      	cmp	r3, #1
 8008606:	d107      	bne.n	8008618 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	2200      	movs	r2, #0
 800860c:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	2202      	movs	r2, #2
 8008614:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008616:	e18d      	b.n	8008934 <USBH_Process+0x3cc>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800861e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008622:	d914      	bls.n	800864e <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800862a:	3301      	adds	r3, #1
 800862c:	b2da      	uxtb	r2, r3
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800863a:	2b03      	cmp	r3, #3
 800863c:	d903      	bls.n	8008646 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	220d      	movs	r2, #13
 8008642:	701a      	strb	r2, [r3, #0]
      break;
 8008644:	e176      	b.n	8008934 <USBH_Process+0x3cc>
            phost->gState = HOST_IDLE;
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	2200      	movs	r2, #0
 800864a:	701a      	strb	r2, [r3, #0]
      break;
 800864c:	e172      	b.n	8008934 <USBH_Process+0x3cc>
          phost->Timeout += 10U;
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008654:	f103 020a 	add.w	r2, r3, #10
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 800865e:	200a      	movs	r0, #10
 8008660:	f001 fd5e 	bl	800a120 <USBH_Delay>
      break;
 8008664:	e166      	b.n	8008934 <USBH_Process+0x3cc>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800866c:	2b00      	cmp	r3, #0
 800866e:	d005      	beq.n	800867c <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8008676:	2104      	movs	r1, #4
 8008678:	6878      	ldr	r0, [r7, #4]
 800867a:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800867c:	2064      	movs	r0, #100	; 0x64
 800867e:	f001 fd4f 	bl	800a120 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8008682:	6878      	ldr	r0, [r7, #4]
 8008684:	f001 fc1e 	bl	8009ec4 <USBH_LL_GetSpeed>
 8008688:	4603      	mov	r3, r0
 800868a:	461a      	mov	r2, r3
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	2205      	movs	r2, #5
 8008696:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8008698:	2100      	movs	r1, #0
 800869a:	6878      	ldr	r0, [r7, #4]
 800869c:	f001 fa29 	bl	8009af2 <USBH_AllocPipe>
 80086a0:	4603      	mov	r3, r0
 80086a2:	461a      	mov	r2, r3
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 80086a8:	2180      	movs	r1, #128	; 0x80
 80086aa:	6878      	ldr	r0, [r7, #4]
 80086ac:	f001 fa21 	bl	8009af2 <USBH_AllocPipe>
 80086b0:	4603      	mov	r3, r0
 80086b2:	461a      	mov	r2, r3
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	7919      	ldrb	r1, [r3, #4]
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80086c8:	687a      	ldr	r2, [r7, #4]
 80086ca:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80086cc:	b292      	uxth	r2, r2
 80086ce:	9202      	str	r2, [sp, #8]
 80086d0:	2200      	movs	r2, #0
 80086d2:	9201      	str	r2, [sp, #4]
 80086d4:	9300      	str	r3, [sp, #0]
 80086d6:	4603      	mov	r3, r0
 80086d8:	2280      	movs	r2, #128	; 0x80
 80086da:	6878      	ldr	r0, [r7, #4]
 80086dc:	f001 f9da 	bl	8009a94 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	7959      	ldrb	r1, [r3, #5]
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80086f0:	687a      	ldr	r2, [r7, #4]
 80086f2:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80086f4:	b292      	uxth	r2, r2
 80086f6:	9202      	str	r2, [sp, #8]
 80086f8:	2200      	movs	r2, #0
 80086fa:	9201      	str	r2, [sp, #4]
 80086fc:	9300      	str	r3, [sp, #0]
 80086fe:	4603      	mov	r3, r0
 8008700:	2200      	movs	r2, #0
 8008702:	6878      	ldr	r0, [r7, #4]
 8008704:	f001 f9c6 	bl	8009a94 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008708:	e114      	b.n	8008934 <USBH_Process+0x3cc>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800870a:	6878      	ldr	r0, [r7, #4]
 800870c:	f000 f918 	bl	8008940 <USBH_HandleEnum>
 8008710:	4603      	mov	r3, r0
 8008712:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8008714:	7bbb      	ldrb	r3, [r7, #14]
 8008716:	b2db      	uxtb	r3, r3
 8008718:	2b00      	cmp	r3, #0
 800871a:	f040 80fe 	bne.w	800891a <USBH_Process+0x3b2>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	2200      	movs	r2, #0
 8008722:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 800872c:	2b01      	cmp	r3, #1
 800872e:	d103      	bne.n	8008738 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	2208      	movs	r2, #8
 8008734:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8008736:	e0f0      	b.n	800891a <USBH_Process+0x3b2>
          phost->gState = HOST_INPUT;
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	2207      	movs	r2, #7
 800873c:	701a      	strb	r2, [r3, #0]
      break;
 800873e:	e0ec      	b.n	800891a <USBH_Process+0x3b2>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8008746:	2b00      	cmp	r3, #0
 8008748:	f000 80e9 	beq.w	800891e <USBH_Process+0x3b6>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8008752:	2101      	movs	r1, #1
 8008754:	6878      	ldr	r0, [r7, #4]
 8008756:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	2208      	movs	r2, #8
 800875c:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 800875e:	e0de      	b.n	800891e <USBH_Process+0x3b6>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 8008766:	b29b      	uxth	r3, r3
 8008768:	4619      	mov	r1, r3
 800876a:	6878      	ldr	r0, [r7, #4]
 800876c:	f000 fc2c 	bl	8008fc8 <USBH_SetCfg>
 8008770:	4603      	mov	r3, r0
 8008772:	2b00      	cmp	r3, #0
 8008774:	f040 80d5 	bne.w	8008922 <USBH_Process+0x3ba>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	2209      	movs	r2, #9
 800877c:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800877e:	e0d0      	b.n	8008922 <USBH_Process+0x3ba>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 8008786:	f003 0320 	and.w	r3, r3, #32
 800878a:	2b00      	cmp	r3, #0
 800878c:	d016      	beq.n	80087bc <USBH_Process+0x254>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800878e:	2101      	movs	r1, #1
 8008790:	6878      	ldr	r0, [r7, #4]
 8008792:	f000 fc3c 	bl	800900e <USBH_SetFeature>
 8008796:	4603      	mov	r3, r0
 8008798:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800879a:	7bbb      	ldrb	r3, [r7, #14]
 800879c:	b2db      	uxtb	r3, r3
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d103      	bne.n	80087aa <USBH_Process+0x242>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	220a      	movs	r2, #10
 80087a6:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80087a8:	e0bd      	b.n	8008926 <USBH_Process+0x3be>
        else if (status == USBH_NOT_SUPPORTED)
 80087aa:	7bbb      	ldrb	r3, [r7, #14]
 80087ac:	b2db      	uxtb	r3, r3
 80087ae:	2b03      	cmp	r3, #3
 80087b0:	f040 80b9 	bne.w	8008926 <USBH_Process+0x3be>
          phost->gState = HOST_CHECK_CLASS;
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	220a      	movs	r2, #10
 80087b8:	701a      	strb	r2, [r3, #0]
      break;
 80087ba:	e0b4      	b.n	8008926 <USBH_Process+0x3be>
        phost->gState = HOST_CHECK_CLASS;
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	220a      	movs	r2, #10
 80087c0:	701a      	strb	r2, [r3, #0]
      break;
 80087c2:	e0b0      	b.n	8008926 <USBH_Process+0x3be>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	f000 80ad 	beq.w	800892a <USBH_Process+0x3c2>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	2200      	movs	r2, #0
 80087d4:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80087d8:	2300      	movs	r3, #0
 80087da:	73fb      	strb	r3, [r7, #15]
 80087dc:	e016      	b.n	800880c <USBH_Process+0x2a4>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 80087de:	7bfa      	ldrb	r2, [r7, #15]
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	32de      	adds	r2, #222	; 0xde
 80087e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087e8:	791a      	ldrb	r2, [r3, #4]
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 80087f0:	429a      	cmp	r2, r3
 80087f2:	d108      	bne.n	8008806 <USBH_Process+0x29e>
          {
            phost->pActiveClass = phost->pClass[idx];
 80087f4:	7bfa      	ldrb	r2, [r7, #15]
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	32de      	adds	r2, #222	; 0xde
 80087fa:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 8008804:	e005      	b.n	8008812 <USBH_Process+0x2aa>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8008806:	7bfb      	ldrb	r3, [r7, #15]
 8008808:	3301      	adds	r3, #1
 800880a:	73fb      	strb	r3, [r7, #15]
 800880c:	7bfb      	ldrb	r3, [r7, #15]
 800880e:	2b00      	cmp	r3, #0
 8008810:	d0e5      	beq.n	80087de <USBH_Process+0x276>
          }
        }

        if (phost->pActiveClass != NULL)
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008818:	2b00      	cmp	r3, #0
 800881a:	d016      	beq.n	800884a <USBH_Process+0x2e2>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008822:	689b      	ldr	r3, [r3, #8]
 8008824:	6878      	ldr	r0, [r7, #4]
 8008826:	4798      	blx	r3
 8008828:	4603      	mov	r3, r0
 800882a:	2b00      	cmp	r3, #0
 800882c:	d109      	bne.n	8008842 <USBH_Process+0x2da>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	2206      	movs	r2, #6
 8008832:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800883a:	2103      	movs	r1, #3
 800883c:	6878      	ldr	r0, [r7, #4]
 800883e:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008840:	e073      	b.n	800892a <USBH_Process+0x3c2>
            phost->gState = HOST_ABORT_STATE;
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	220d      	movs	r2, #13
 8008846:	701a      	strb	r2, [r3, #0]
      break;
 8008848:	e06f      	b.n	800892a <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	220d      	movs	r2, #13
 800884e:	701a      	strb	r2, [r3, #0]
      break;
 8008850:	e06b      	b.n	800892a <USBH_Process+0x3c2>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008858:	2b00      	cmp	r3, #0
 800885a:	d017      	beq.n	800888c <USBH_Process+0x324>
      {
        status = phost->pActiveClass->Requests(phost);
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008862:	691b      	ldr	r3, [r3, #16]
 8008864:	6878      	ldr	r0, [r7, #4]
 8008866:	4798      	blx	r3
 8008868:	4603      	mov	r3, r0
 800886a:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800886c:	7bbb      	ldrb	r3, [r7, #14]
 800886e:	b2db      	uxtb	r3, r3
 8008870:	2b00      	cmp	r3, #0
 8008872:	d103      	bne.n	800887c <USBH_Process+0x314>
        {
          phost->gState = HOST_CLASS;
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	220b      	movs	r2, #11
 8008878:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800887a:	e058      	b.n	800892e <USBH_Process+0x3c6>
        else if (status == USBH_FAIL)
 800887c:	7bbb      	ldrb	r3, [r7, #14]
 800887e:	b2db      	uxtb	r3, r3
 8008880:	2b02      	cmp	r3, #2
 8008882:	d154      	bne.n	800892e <USBH_Process+0x3c6>
          phost->gState = HOST_ABORT_STATE;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	220d      	movs	r2, #13
 8008888:	701a      	strb	r2, [r3, #0]
      break;
 800888a:	e050      	b.n	800892e <USBH_Process+0x3c6>
        phost->gState = HOST_ABORT_STATE;
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	220d      	movs	r2, #13
 8008890:	701a      	strb	r2, [r3, #0]
      break;
 8008892:	e04c      	b.n	800892e <USBH_Process+0x3c6>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800889a:	2b00      	cmp	r3, #0
 800889c:	d049      	beq.n	8008932 <USBH_Process+0x3ca>
      {
        phost->pActiveClass->BgndProcess(phost);
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80088a4:	695b      	ldr	r3, [r3, #20]
 80088a6:	6878      	ldr	r0, [r7, #4]
 80088a8:	4798      	blx	r3
      }
      break;
 80088aa:	e042      	b.n	8008932 <USBH_Process+0x3ca>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	2200      	movs	r2, #0
 80088b0:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      (void)DeInitStateMachine(phost);
 80088b4:	6878      	ldr	r0, [r7, #4]
 80088b6:	f7ff fd67 	bl	8008388 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d009      	beq.n	80088d8 <USBH_Process+0x370>
      {
        phost->pActiveClass->DeInit(phost);
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80088ca:	68db      	ldr	r3, [r3, #12]
 80088cc:	6878      	ldr	r0, [r7, #4]
 80088ce:	4798      	blx	r3
        phost->pActiveClass = NULL;
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	2200      	movs	r2, #0
 80088d4:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d005      	beq.n	80088ee <USBH_Process+0x386>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80088e8:	2105      	movs	r1, #5
 80088ea:	6878      	ldr	r0, [r7, #4]
 80088ec:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 80088f4:	b2db      	uxtb	r3, r3
 80088f6:	2b01      	cmp	r3, #1
 80088f8:	d107      	bne.n	800890a <USBH_Process+0x3a2>
      {
        phost->device.is_ReEnumerated = 0U;
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	2200      	movs	r2, #0
 80088fe:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8008902:	6878      	ldr	r0, [r7, #4]
 8008904:	f7ff fe20 	bl	8008548 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008908:	e014      	b.n	8008934 <USBH_Process+0x3cc>
        (void)USBH_LL_Start(phost);
 800890a:	6878      	ldr	r0, [r7, #4]
 800890c:	f001 faa4 	bl	8009e58 <USBH_LL_Start>
      break;
 8008910:	e010      	b.n	8008934 <USBH_Process+0x3cc>

    case HOST_ABORT_STATE:
    default :
      break;
 8008912:	bf00      	nop
 8008914:	e00e      	b.n	8008934 <USBH_Process+0x3cc>
      break;
 8008916:	bf00      	nop
 8008918:	e00c      	b.n	8008934 <USBH_Process+0x3cc>
      break;
 800891a:	bf00      	nop
 800891c:	e00a      	b.n	8008934 <USBH_Process+0x3cc>
    break;
 800891e:	bf00      	nop
 8008920:	e008      	b.n	8008934 <USBH_Process+0x3cc>
      break;
 8008922:	bf00      	nop
 8008924:	e006      	b.n	8008934 <USBH_Process+0x3cc>
      break;
 8008926:	bf00      	nop
 8008928:	e004      	b.n	8008934 <USBH_Process+0x3cc>
      break;
 800892a:	bf00      	nop
 800892c:	e002      	b.n	8008934 <USBH_Process+0x3cc>
      break;
 800892e:	bf00      	nop
 8008930:	e000      	b.n	8008934 <USBH_Process+0x3cc>
      break;
 8008932:	bf00      	nop
  }
  return USBH_OK;
 8008934:	2300      	movs	r3, #0
}
 8008936:	4618      	mov	r0, r3
 8008938:	3710      	adds	r7, #16
 800893a:	46bd      	mov	sp, r7
 800893c:	bd80      	pop	{r7, pc}
 800893e:	bf00      	nop

08008940 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8008940:	b580      	push	{r7, lr}
 8008942:	b088      	sub	sp, #32
 8008944:	af04      	add	r7, sp, #16
 8008946:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8008948:	2301      	movs	r3, #1
 800894a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800894c:	2301      	movs	r3, #1
 800894e:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	785b      	ldrb	r3, [r3, #1]
 8008954:	2b07      	cmp	r3, #7
 8008956:	f200 81c1 	bhi.w	8008cdc <USBH_HandleEnum+0x39c>
 800895a:	a201      	add	r2, pc, #4	; (adr r2, 8008960 <USBH_HandleEnum+0x20>)
 800895c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008960:	08008981 	.word	0x08008981
 8008964:	08008a3f 	.word	0x08008a3f
 8008968:	08008aa9 	.word	0x08008aa9
 800896c:	08008b37 	.word	0x08008b37
 8008970:	08008ba1 	.word	0x08008ba1
 8008974:	08008c11 	.word	0x08008c11
 8008978:	08008c57 	.word	0x08008c57
 800897c:	08008c9d 	.word	0x08008c9d
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8008980:	2108      	movs	r1, #8
 8008982:	6878      	ldr	r0, [r7, #4]
 8008984:	f000 fa50 	bl	8008e28 <USBH_Get_DevDesc>
 8008988:	4603      	mov	r3, r0
 800898a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800898c:	7bbb      	ldrb	r3, [r7, #14]
 800898e:	2b00      	cmp	r3, #0
 8008990:	d130      	bne.n	80089f4 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	2201      	movs	r2, #1
 80089a0:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	7919      	ldrb	r1, [r3, #4]
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80089b2:	687a      	ldr	r2, [r7, #4]
 80089b4:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80089b6:	b292      	uxth	r2, r2
 80089b8:	9202      	str	r2, [sp, #8]
 80089ba:	2200      	movs	r2, #0
 80089bc:	9201      	str	r2, [sp, #4]
 80089be:	9300      	str	r3, [sp, #0]
 80089c0:	4603      	mov	r3, r0
 80089c2:	2280      	movs	r2, #128	; 0x80
 80089c4:	6878      	ldr	r0, [r7, #4]
 80089c6:	f001 f865 	bl	8009a94 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	7959      	ldrb	r1, [r3, #5]
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80089da:	687a      	ldr	r2, [r7, #4]
 80089dc:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80089de:	b292      	uxth	r2, r2
 80089e0:	9202      	str	r2, [sp, #8]
 80089e2:	2200      	movs	r2, #0
 80089e4:	9201      	str	r2, [sp, #4]
 80089e6:	9300      	str	r3, [sp, #0]
 80089e8:	4603      	mov	r3, r0
 80089ea:	2200      	movs	r2, #0
 80089ec:	6878      	ldr	r0, [r7, #4]
 80089ee:	f001 f851 	bl	8009a94 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80089f2:	e175      	b.n	8008ce0 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80089f4:	7bbb      	ldrb	r3, [r7, #14]
 80089f6:	2b03      	cmp	r3, #3
 80089f8:	f040 8172 	bne.w	8008ce0 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008a02:	3301      	adds	r3, #1
 8008a04:	b2da      	uxtb	r2, r3
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008a12:	2b03      	cmp	r3, #3
 8008a14:	d903      	bls.n	8008a1e <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	220d      	movs	r2, #13
 8008a1a:	701a      	strb	r2, [r3, #0]
      break;
 8008a1c:	e160      	b.n	8008ce0 <USBH_HandleEnum+0x3a0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	795b      	ldrb	r3, [r3, #5]
 8008a22:	4619      	mov	r1, r3
 8008a24:	6878      	ldr	r0, [r7, #4]
 8008a26:	f001 f885 	bl	8009b34 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	791b      	ldrb	r3, [r3, #4]
 8008a2e:	4619      	mov	r1, r3
 8008a30:	6878      	ldr	r0, [r7, #4]
 8008a32:	f001 f87f 	bl	8009b34 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	2200      	movs	r2, #0
 8008a3a:	701a      	strb	r2, [r3, #0]
      break;
 8008a3c:	e150      	b.n	8008ce0 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8008a3e:	2112      	movs	r1, #18
 8008a40:	6878      	ldr	r0, [r7, #4]
 8008a42:	f000 f9f1 	bl	8008e28 <USBH_Get_DevDesc>
 8008a46:	4603      	mov	r3, r0
 8008a48:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008a4a:	7bbb      	ldrb	r3, [r7, #14]
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d103      	bne.n	8008a58 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	2202      	movs	r2, #2
 8008a54:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008a56:	e145      	b.n	8008ce4 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008a58:	7bbb      	ldrb	r3, [r7, #14]
 8008a5a:	2b03      	cmp	r3, #3
 8008a5c:	f040 8142 	bne.w	8008ce4 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008a66:	3301      	adds	r3, #1
 8008a68:	b2da      	uxtb	r2, r3
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008a76:	2b03      	cmp	r3, #3
 8008a78:	d903      	bls.n	8008a82 <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	220d      	movs	r2, #13
 8008a7e:	701a      	strb	r2, [r3, #0]
      break;
 8008a80:	e130      	b.n	8008ce4 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	795b      	ldrb	r3, [r3, #5]
 8008a86:	4619      	mov	r1, r3
 8008a88:	6878      	ldr	r0, [r7, #4]
 8008a8a:	f001 f853 	bl	8009b34 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	791b      	ldrb	r3, [r3, #4]
 8008a92:	4619      	mov	r1, r3
 8008a94:	6878      	ldr	r0, [r7, #4]
 8008a96:	f001 f84d 	bl	8009b34 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	2200      	movs	r2, #0
 8008a9e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	2200      	movs	r2, #0
 8008aa4:	701a      	strb	r2, [r3, #0]
      break;
 8008aa6:	e11d      	b.n	8008ce4 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8008aa8:	2101      	movs	r1, #1
 8008aaa:	6878      	ldr	r0, [r7, #4]
 8008aac:	f000 fa68 	bl	8008f80 <USBH_SetAddress>
 8008ab0:	4603      	mov	r3, r0
 8008ab2:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008ab4:	7bbb      	ldrb	r3, [r7, #14]
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d132      	bne.n	8008b20 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 8008aba:	2002      	movs	r0, #2
 8008abc:	f001 fb30 	bl	800a120 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	2201      	movs	r2, #1
 8008ac4:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	2203      	movs	r2, #3
 8008acc:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	7919      	ldrb	r1, [r3, #4]
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008ade:	687a      	ldr	r2, [r7, #4]
 8008ae0:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8008ae2:	b292      	uxth	r2, r2
 8008ae4:	9202      	str	r2, [sp, #8]
 8008ae6:	2200      	movs	r2, #0
 8008ae8:	9201      	str	r2, [sp, #4]
 8008aea:	9300      	str	r3, [sp, #0]
 8008aec:	4603      	mov	r3, r0
 8008aee:	2280      	movs	r2, #128	; 0x80
 8008af0:	6878      	ldr	r0, [r7, #4]
 8008af2:	f000 ffcf 	bl	8009a94 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	7959      	ldrb	r1, [r3, #5]
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008b06:	687a      	ldr	r2, [r7, #4]
 8008b08:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008b0a:	b292      	uxth	r2, r2
 8008b0c:	9202      	str	r2, [sp, #8]
 8008b0e:	2200      	movs	r2, #0
 8008b10:	9201      	str	r2, [sp, #4]
 8008b12:	9300      	str	r3, [sp, #0]
 8008b14:	4603      	mov	r3, r0
 8008b16:	2200      	movs	r2, #0
 8008b18:	6878      	ldr	r0, [r7, #4]
 8008b1a:	f000 ffbb 	bl	8009a94 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8008b1e:	e0e3      	b.n	8008ce8 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008b20:	7bbb      	ldrb	r3, [r7, #14]
 8008b22:	2b03      	cmp	r3, #3
 8008b24:	f040 80e0 	bne.w	8008ce8 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	220d      	movs	r2, #13
 8008b2c:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	2200      	movs	r2, #0
 8008b32:	705a      	strb	r2, [r3, #1]
      break;
 8008b34:	e0d8      	b.n	8008ce8 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8008b36:	2109      	movs	r1, #9
 8008b38:	6878      	ldr	r0, [r7, #4]
 8008b3a:	f000 f99d 	bl	8008e78 <USBH_Get_CfgDesc>
 8008b3e:	4603      	mov	r3, r0
 8008b40:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008b42:	7bbb      	ldrb	r3, [r7, #14]
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d103      	bne.n	8008b50 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	2204      	movs	r2, #4
 8008b4c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008b4e:	e0cd      	b.n	8008cec <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008b50:	7bbb      	ldrb	r3, [r7, #14]
 8008b52:	2b03      	cmp	r3, #3
 8008b54:	f040 80ca 	bne.w	8008cec <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008b5e:	3301      	adds	r3, #1
 8008b60:	b2da      	uxtb	r2, r3
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008b6e:	2b03      	cmp	r3, #3
 8008b70:	d903      	bls.n	8008b7a <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	220d      	movs	r2, #13
 8008b76:	701a      	strb	r2, [r3, #0]
      break;
 8008b78:	e0b8      	b.n	8008cec <USBH_HandleEnum+0x3ac>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	795b      	ldrb	r3, [r3, #5]
 8008b7e:	4619      	mov	r1, r3
 8008b80:	6878      	ldr	r0, [r7, #4]
 8008b82:	f000 ffd7 	bl	8009b34 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	791b      	ldrb	r3, [r3, #4]
 8008b8a:	4619      	mov	r1, r3
 8008b8c:	6878      	ldr	r0, [r7, #4]
 8008b8e:	f000 ffd1 	bl	8009b34 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	2200      	movs	r2, #0
 8008b96:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	2200      	movs	r2, #0
 8008b9c:	701a      	strb	r2, [r3, #0]
      break;
 8008b9e:	e0a5      	b.n	8008cec <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 8008ba6:	4619      	mov	r1, r3
 8008ba8:	6878      	ldr	r0, [r7, #4]
 8008baa:	f000 f965 	bl	8008e78 <USBH_Get_CfgDesc>
 8008bae:	4603      	mov	r3, r0
 8008bb0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008bb2:	7bbb      	ldrb	r3, [r7, #14]
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d103      	bne.n	8008bc0 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	2205      	movs	r2, #5
 8008bbc:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008bbe:	e097      	b.n	8008cf0 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008bc0:	7bbb      	ldrb	r3, [r7, #14]
 8008bc2:	2b03      	cmp	r3, #3
 8008bc4:	f040 8094 	bne.w	8008cf0 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008bce:	3301      	adds	r3, #1
 8008bd0:	b2da      	uxtb	r2, r3
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008bde:	2b03      	cmp	r3, #3
 8008be0:	d903      	bls.n	8008bea <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	220d      	movs	r2, #13
 8008be6:	701a      	strb	r2, [r3, #0]
      break;
 8008be8:	e082      	b.n	8008cf0 <USBH_HandleEnum+0x3b0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	795b      	ldrb	r3, [r3, #5]
 8008bee:	4619      	mov	r1, r3
 8008bf0:	6878      	ldr	r0, [r7, #4]
 8008bf2:	f000 ff9f 	bl	8009b34 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	791b      	ldrb	r3, [r3, #4]
 8008bfa:	4619      	mov	r1, r3
 8008bfc:	6878      	ldr	r0, [r7, #4]
 8008bfe:	f000 ff99 	bl	8009b34 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	2200      	movs	r2, #0
 8008c06:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	2200      	movs	r2, #0
 8008c0c:	701a      	strb	r2, [r3, #0]
      break;
 8008c0e:	e06f      	b.n	8008cf0 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d019      	beq.n	8008c4e <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8008c26:	23ff      	movs	r3, #255	; 0xff
 8008c28:	6878      	ldr	r0, [r7, #4]
 8008c2a:	f000 f949 	bl	8008ec0 <USBH_Get_StringDesc>
 8008c2e:	4603      	mov	r3, r0
 8008c30:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008c32:	7bbb      	ldrb	r3, [r7, #14]
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d103      	bne.n	8008c40 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	2206      	movs	r2, #6
 8008c3c:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8008c3e:	e059      	b.n	8008cf4 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008c40:	7bbb      	ldrb	r3, [r7, #14]
 8008c42:	2b03      	cmp	r3, #3
 8008c44:	d156      	bne.n	8008cf4 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	2206      	movs	r2, #6
 8008c4a:	705a      	strb	r2, [r3, #1]
      break;
 8008c4c:	e052      	b.n	8008cf4 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	2206      	movs	r2, #6
 8008c52:	705a      	strb	r2, [r3, #1]
      break;
 8008c54:	e04e      	b.n	8008cf4 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d019      	beq.n	8008c94 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008c6c:	23ff      	movs	r3, #255	; 0xff
 8008c6e:	6878      	ldr	r0, [r7, #4]
 8008c70:	f000 f926 	bl	8008ec0 <USBH_Get_StringDesc>
 8008c74:	4603      	mov	r3, r0
 8008c76:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008c78:	7bbb      	ldrb	r3, [r7, #14]
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d103      	bne.n	8008c86 <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	2207      	movs	r2, #7
 8008c82:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8008c84:	e038      	b.n	8008cf8 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008c86:	7bbb      	ldrb	r3, [r7, #14]
 8008c88:	2b03      	cmp	r3, #3
 8008c8a:	d135      	bne.n	8008cf8 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	2207      	movs	r2, #7
 8008c90:	705a      	strb	r2, [r3, #1]
      break;
 8008c92:	e031      	b.n	8008cf8 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	2207      	movs	r2, #7
 8008c98:	705a      	strb	r2, [r3, #1]
      break;
 8008c9a:	e02d      	b.n	8008cf8 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d017      	beq.n	8008cd6 <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8008cb2:	23ff      	movs	r3, #255	; 0xff
 8008cb4:	6878      	ldr	r0, [r7, #4]
 8008cb6:	f000 f903 	bl	8008ec0 <USBH_Get_StringDesc>
 8008cba:	4603      	mov	r3, r0
 8008cbc:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008cbe:	7bbb      	ldrb	r3, [r7, #14]
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d102      	bne.n	8008cca <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8008cc4:	2300      	movs	r3, #0
 8008cc6:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8008cc8:	e018      	b.n	8008cfc <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008cca:	7bbb      	ldrb	r3, [r7, #14]
 8008ccc:	2b03      	cmp	r3, #3
 8008cce:	d115      	bne.n	8008cfc <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 8008cd0:	2300      	movs	r3, #0
 8008cd2:	73fb      	strb	r3, [r7, #15]
      break;
 8008cd4:	e012      	b.n	8008cfc <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 8008cd6:	2300      	movs	r3, #0
 8008cd8:	73fb      	strb	r3, [r7, #15]
      break;
 8008cda:	e00f      	b.n	8008cfc <USBH_HandleEnum+0x3bc>

    default:
      break;
 8008cdc:	bf00      	nop
 8008cde:	e00e      	b.n	8008cfe <USBH_HandleEnum+0x3be>
      break;
 8008ce0:	bf00      	nop
 8008ce2:	e00c      	b.n	8008cfe <USBH_HandleEnum+0x3be>
      break;
 8008ce4:	bf00      	nop
 8008ce6:	e00a      	b.n	8008cfe <USBH_HandleEnum+0x3be>
      break;
 8008ce8:	bf00      	nop
 8008cea:	e008      	b.n	8008cfe <USBH_HandleEnum+0x3be>
      break;
 8008cec:	bf00      	nop
 8008cee:	e006      	b.n	8008cfe <USBH_HandleEnum+0x3be>
      break;
 8008cf0:	bf00      	nop
 8008cf2:	e004      	b.n	8008cfe <USBH_HandleEnum+0x3be>
      break;
 8008cf4:	bf00      	nop
 8008cf6:	e002      	b.n	8008cfe <USBH_HandleEnum+0x3be>
      break;
 8008cf8:	bf00      	nop
 8008cfa:	e000      	b.n	8008cfe <USBH_HandleEnum+0x3be>
      break;
 8008cfc:	bf00      	nop
  }
  return Status;
 8008cfe:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d00:	4618      	mov	r0, r3
 8008d02:	3710      	adds	r7, #16
 8008d04:	46bd      	mov	sp, r7
 8008d06:	bd80      	pop	{r7, pc}

08008d08 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8008d08:	b480      	push	{r7}
 8008d0a:	b083      	sub	sp, #12
 8008d0c:	af00      	add	r7, sp, #0
 8008d0e:	6078      	str	r0, [r7, #4]
 8008d10:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	683a      	ldr	r2, [r7, #0]
 8008d16:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 8008d1a:	bf00      	nop
 8008d1c:	370c      	adds	r7, #12
 8008d1e:	46bd      	mov	sp, r7
 8008d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d24:	4770      	bx	lr

08008d26 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8008d26:	b580      	push	{r7, lr}
 8008d28:	b082      	sub	sp, #8
 8008d2a:	af00      	add	r7, sp, #0
 8008d2c:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8008d34:	1c5a      	adds	r2, r3, #1
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 8008d3c:	6878      	ldr	r0, [r7, #4]
 8008d3e:	f000 f804 	bl	8008d4a <USBH_HandleSof>
}
 8008d42:	bf00      	nop
 8008d44:	3708      	adds	r7, #8
 8008d46:	46bd      	mov	sp, r7
 8008d48:	bd80      	pop	{r7, pc}

08008d4a <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8008d4a:	b580      	push	{r7, lr}
 8008d4c:	b082      	sub	sp, #8
 8008d4e:	af00      	add	r7, sp, #0
 8008d50:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	781b      	ldrb	r3, [r3, #0]
 8008d56:	b2db      	uxtb	r3, r3
 8008d58:	2b0b      	cmp	r3, #11
 8008d5a:	d10a      	bne.n	8008d72 <USBH_HandleSof+0x28>
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d005      	beq.n	8008d72 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008d6c:	699b      	ldr	r3, [r3, #24]
 8008d6e:	6878      	ldr	r0, [r7, #4]
 8008d70:	4798      	blx	r3
  }
}
 8008d72:	bf00      	nop
 8008d74:	3708      	adds	r7, #8
 8008d76:	46bd      	mov	sp, r7
 8008d78:	bd80      	pop	{r7, pc}

08008d7a <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8008d7a:	b480      	push	{r7}
 8008d7c:	b083      	sub	sp, #12
 8008d7e:	af00      	add	r7, sp, #0
 8008d80:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	2201      	movs	r2, #1
 8008d86:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 8008d8a:	bf00      	nop
}
 8008d8c:	370c      	adds	r7, #12
 8008d8e:	46bd      	mov	sp, r7
 8008d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d94:	4770      	bx	lr

08008d96 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8008d96:	b480      	push	{r7}
 8008d98:	b083      	sub	sp, #12
 8008d9a:	af00      	add	r7, sp, #0
 8008d9c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	2200      	movs	r2, #0
 8008da2:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 8008da6:	bf00      	nop
}
 8008da8:	370c      	adds	r7, #12
 8008daa:	46bd      	mov	sp, r7
 8008dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db0:	4770      	bx	lr

08008db2 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8008db2:	b480      	push	{r7}
 8008db4:	b083      	sub	sp, #12
 8008db6:	af00      	add	r7, sp, #0
 8008db8:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	2201      	movs	r2, #1
 8008dbe:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	2200      	movs	r2, #0
 8008dc6:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	2200      	movs	r2, #0
 8008dce:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8008dd2:	2300      	movs	r3, #0
}
 8008dd4:	4618      	mov	r0, r3
 8008dd6:	370c      	adds	r7, #12
 8008dd8:	46bd      	mov	sp, r7
 8008dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dde:	4770      	bx	lr

08008de0 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8008de0:	b580      	push	{r7, lr}
 8008de2:	b082      	sub	sp, #8
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	2201      	movs	r2, #1
 8008dec:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	2200      	movs	r2, #0
 8008df4:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	2200      	movs	r2, #0
 8008dfc:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8008e00:	6878      	ldr	r0, [r7, #4]
 8008e02:	f001 f844 	bl	8009e8e <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	791b      	ldrb	r3, [r3, #4]
 8008e0a:	4619      	mov	r1, r3
 8008e0c:	6878      	ldr	r0, [r7, #4]
 8008e0e:	f000 fe91 	bl	8009b34 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	795b      	ldrb	r3, [r3, #5]
 8008e16:	4619      	mov	r1, r3
 8008e18:	6878      	ldr	r0, [r7, #4]
 8008e1a:	f000 fe8b 	bl	8009b34 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8008e1e:	2300      	movs	r3, #0
}
 8008e20:	4618      	mov	r0, r3
 8008e22:	3708      	adds	r7, #8
 8008e24:	46bd      	mov	sp, r7
 8008e26:	bd80      	pop	{r7, pc}

08008e28 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 8008e28:	b580      	push	{r7, lr}
 8008e2a:	b086      	sub	sp, #24
 8008e2c:	af02      	add	r7, sp, #8
 8008e2e:	6078      	str	r0, [r7, #4]
 8008e30:	460b      	mov	r3, r1
 8008e32:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data,
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 8008e3a:	78fb      	ldrb	r3, [r7, #3]
 8008e3c:	b29b      	uxth	r3, r3
 8008e3e:	9300      	str	r3, [sp, #0]
 8008e40:	4613      	mov	r3, r2
 8008e42:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008e46:	2100      	movs	r1, #0
 8008e48:	6878      	ldr	r0, [r7, #4]
 8008e4a:	f000 f864 	bl	8008f16 <USBH_GetDescriptor>
 8008e4e:	4603      	mov	r3, r0
 8008e50:	73fb      	strb	r3, [r7, #15]
                              (uint16_t)length);

  if (status == USBH_OK)
 8008e52:	7bfb      	ldrb	r3, [r7, #15]
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d10a      	bne.n	8008e6e <USBH_Get_DevDesc+0x46>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	f203 3026 	addw	r0, r3, #806	; 0x326
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8008e64:	78fa      	ldrb	r2, [r7, #3]
 8008e66:	b292      	uxth	r2, r2
 8008e68:	4619      	mov	r1, r3
 8008e6a:	f000 f918 	bl	800909e <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 8008e6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e70:	4618      	mov	r0, r3
 8008e72:	3710      	adds	r7, #16
 8008e74:	46bd      	mov	sp, r7
 8008e76:	bd80      	pop	{r7, pc}

08008e78 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 8008e78:	b580      	push	{r7, lr}
 8008e7a:	b086      	sub	sp, #24
 8008e7c:	af02      	add	r7, sp, #8
 8008e7e:	6078      	str	r0, [r7, #4]
 8008e80:	460b      	mov	r3, r1
 8008e82:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	331c      	adds	r3, #28
 8008e88:	60bb      	str	r3, [r7, #8]

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8008e8a:	887b      	ldrh	r3, [r7, #2]
 8008e8c:	9300      	str	r3, [sp, #0]
 8008e8e:	68bb      	ldr	r3, [r7, #8]
 8008e90:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008e94:	2100      	movs	r1, #0
 8008e96:	6878      	ldr	r0, [r7, #4]
 8008e98:	f000 f83d 	bl	8008f16 <USBH_GetDescriptor>
 8008e9c:	4603      	mov	r3, r0
 8008e9e:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8008ea0:	7bfb      	ldrb	r3, [r7, #15]
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d107      	bne.n	8008eb6 <USBH_Get_CfgDesc+0x3e>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8008ea6:	887b      	ldrh	r3, [r7, #2]
 8008ea8:	461a      	mov	r2, r3
 8008eaa:	68b9      	ldr	r1, [r7, #8]
 8008eac:	6878      	ldr	r0, [r7, #4]
 8008eae:	f000 f987 	bl	80091c0 <USBH_ParseCfgDesc>
 8008eb2:	4603      	mov	r3, r0
 8008eb4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008eb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8008eb8:	4618      	mov	r0, r3
 8008eba:	3710      	adds	r7, #16
 8008ebc:	46bd      	mov	sp, r7
 8008ebe:	bd80      	pop	{r7, pc}

08008ec0 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 8008ec0:	b580      	push	{r7, lr}
 8008ec2:	b088      	sub	sp, #32
 8008ec4:	af02      	add	r7, sp, #8
 8008ec6:	60f8      	str	r0, [r7, #12]
 8008ec8:	607a      	str	r2, [r7, #4]
 8008eca:	461a      	mov	r2, r3
 8008ecc:	460b      	mov	r3, r1
 8008ece:	72fb      	strb	r3, [r7, #11]
 8008ed0:	4613      	mov	r3, r2
 8008ed2:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
 8008ed4:	7afb      	ldrb	r3, [r7, #11]
 8008ed6:	b29b      	uxth	r3, r3
 8008ed8:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8008edc:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 8008ee4:	893b      	ldrh	r3, [r7, #8]
 8008ee6:	9300      	str	r3, [sp, #0]
 8008ee8:	460b      	mov	r3, r1
 8008eea:	2100      	movs	r1, #0
 8008eec:	68f8      	ldr	r0, [r7, #12]
 8008eee:	f000 f812 	bl	8008f16 <USBH_GetDescriptor>
 8008ef2:	4603      	mov	r3, r0
 8008ef4:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8008ef6:	7dfb      	ldrb	r3, [r7, #23]
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d107      	bne.n	8008f0c <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8008f02:	893a      	ldrh	r2, [r7, #8]
 8008f04:	6879      	ldr	r1, [r7, #4]
 8008f06:	4618      	mov	r0, r3
 8008f08:	f000 fb24 	bl	8009554 <USBH_ParseStringDesc>
  }

  return status;
 8008f0c:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f0e:	4618      	mov	r0, r3
 8008f10:	3718      	adds	r7, #24
 8008f12:	46bd      	mov	sp, r7
 8008f14:	bd80      	pop	{r7, pc}

08008f16 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 8008f16:	b580      	push	{r7, lr}
 8008f18:	b084      	sub	sp, #16
 8008f1a:	af00      	add	r7, sp, #0
 8008f1c:	60f8      	str	r0, [r7, #12]
 8008f1e:	607b      	str	r3, [r7, #4]
 8008f20:	460b      	mov	r3, r1
 8008f22:	72fb      	strb	r3, [r7, #11]
 8008f24:	4613      	mov	r3, r2
 8008f26:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	789b      	ldrb	r3, [r3, #2]
 8008f2c:	2b01      	cmp	r3, #1
 8008f2e:	d11c      	bne.n	8008f6a <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8008f30:	7afb      	ldrb	r3, [r7, #11]
 8008f32:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8008f36:	b2da      	uxtb	r2, r3
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	2206      	movs	r2, #6
 8008f40:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	893a      	ldrh	r2, [r7, #8]
 8008f46:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8008f48:	893b      	ldrh	r3, [r7, #8]
 8008f4a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8008f4e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008f52:	d104      	bne.n	8008f5e <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	f240 4209 	movw	r2, #1033	; 0x409
 8008f5a:	829a      	strh	r2, [r3, #20]
 8008f5c:	e002      	b.n	8008f64 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	2200      	movs	r2, #0
 8008f62:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	8b3a      	ldrh	r2, [r7, #24]
 8008f68:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8008f6a:	8b3b      	ldrh	r3, [r7, #24]
 8008f6c:	461a      	mov	r2, r3
 8008f6e:	6879      	ldr	r1, [r7, #4]
 8008f70:	68f8      	ldr	r0, [r7, #12]
 8008f72:	f000 fb3d 	bl	80095f0 <USBH_CtlReq>
 8008f76:	4603      	mov	r3, r0
}
 8008f78:	4618      	mov	r0, r3
 8008f7a:	3710      	adds	r7, #16
 8008f7c:	46bd      	mov	sp, r7
 8008f7e:	bd80      	pop	{r7, pc}

08008f80 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8008f80:	b580      	push	{r7, lr}
 8008f82:	b082      	sub	sp, #8
 8008f84:	af00      	add	r7, sp, #0
 8008f86:	6078      	str	r0, [r7, #4]
 8008f88:	460b      	mov	r3, r1
 8008f8a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	789b      	ldrb	r3, [r3, #2]
 8008f90:	2b01      	cmp	r3, #1
 8008f92:	d10f      	bne.n	8008fb4 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	2200      	movs	r2, #0
 8008f98:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	2205      	movs	r2, #5
 8008f9e:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8008fa0:	78fb      	ldrb	r3, [r7, #3]
 8008fa2:	b29a      	uxth	r2, r3
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	2200      	movs	r2, #0
 8008fac:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	2200      	movs	r2, #0
 8008fb2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8008fb4:	2200      	movs	r2, #0
 8008fb6:	2100      	movs	r1, #0
 8008fb8:	6878      	ldr	r0, [r7, #4]
 8008fba:	f000 fb19 	bl	80095f0 <USBH_CtlReq>
 8008fbe:	4603      	mov	r3, r0
}
 8008fc0:	4618      	mov	r0, r3
 8008fc2:	3708      	adds	r7, #8
 8008fc4:	46bd      	mov	sp, r7
 8008fc6:	bd80      	pop	{r7, pc}

08008fc8 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8008fc8:	b580      	push	{r7, lr}
 8008fca:	b082      	sub	sp, #8
 8008fcc:	af00      	add	r7, sp, #0
 8008fce:	6078      	str	r0, [r7, #4]
 8008fd0:	460b      	mov	r3, r1
 8008fd2:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	789b      	ldrb	r3, [r3, #2]
 8008fd8:	2b01      	cmp	r3, #1
 8008fda:	d10e      	bne.n	8008ffa <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	2200      	movs	r2, #0
 8008fe0:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	2209      	movs	r2, #9
 8008fe6:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	887a      	ldrh	r2, [r7, #2]
 8008fec:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	2200      	movs	r2, #0
 8008ff2:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	2200      	movs	r2, #0
 8008ff8:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8008ffa:	2200      	movs	r2, #0
 8008ffc:	2100      	movs	r1, #0
 8008ffe:	6878      	ldr	r0, [r7, #4]
 8009000:	f000 faf6 	bl	80095f0 <USBH_CtlReq>
 8009004:	4603      	mov	r3, r0
}
 8009006:	4618      	mov	r0, r3
 8009008:	3708      	adds	r7, #8
 800900a:	46bd      	mov	sp, r7
 800900c:	bd80      	pop	{r7, pc}

0800900e <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800900e:	b580      	push	{r7, lr}
 8009010:	b082      	sub	sp, #8
 8009012:	af00      	add	r7, sp, #0
 8009014:	6078      	str	r0, [r7, #4]
 8009016:	460b      	mov	r3, r1
 8009018:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	789b      	ldrb	r3, [r3, #2]
 800901e:	2b01      	cmp	r3, #1
 8009020:	d10f      	bne.n	8009042 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	2200      	movs	r2, #0
 8009026:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	2203      	movs	r2, #3
 800902c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800902e:	78fb      	ldrb	r3, [r7, #3]
 8009030:	b29a      	uxth	r2, r3
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	2200      	movs	r2, #0
 800903a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	2200      	movs	r2, #0
 8009040:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009042:	2200      	movs	r2, #0
 8009044:	2100      	movs	r1, #0
 8009046:	6878      	ldr	r0, [r7, #4]
 8009048:	f000 fad2 	bl	80095f0 <USBH_CtlReq>
 800904c:	4603      	mov	r3, r0
}
 800904e:	4618      	mov	r0, r3
 8009050:	3708      	adds	r7, #8
 8009052:	46bd      	mov	sp, r7
 8009054:	bd80      	pop	{r7, pc}

08009056 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8009056:	b580      	push	{r7, lr}
 8009058:	b082      	sub	sp, #8
 800905a:	af00      	add	r7, sp, #0
 800905c:	6078      	str	r0, [r7, #4]
 800905e:	460b      	mov	r3, r1
 8009060:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	789b      	ldrb	r3, [r3, #2]
 8009066:	2b01      	cmp	r3, #1
 8009068:	d10f      	bne.n	800908a <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	2202      	movs	r2, #2
 800906e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	2201      	movs	r2, #1
 8009074:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	2200      	movs	r2, #0
 800907a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800907c:	78fb      	ldrb	r3, [r7, #3]
 800907e:	b29a      	uxth	r2, r3
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	2200      	movs	r2, #0
 8009088:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, NULL, 0U);
 800908a:	2200      	movs	r2, #0
 800908c:	2100      	movs	r1, #0
 800908e:	6878      	ldr	r0, [r7, #4]
 8009090:	f000 faae 	bl	80095f0 <USBH_CtlReq>
 8009094:	4603      	mov	r3, r0
}
 8009096:	4618      	mov	r0, r3
 8009098:	3708      	adds	r7, #8
 800909a:	46bd      	mov	sp, r7
 800909c:	bd80      	pop	{r7, pc}

0800909e <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 800909e:	b480      	push	{r7}
 80090a0:	b085      	sub	sp, #20
 80090a2:	af00      	add	r7, sp, #0
 80090a4:	60f8      	str	r0, [r7, #12]
 80090a6:	60b9      	str	r1, [r7, #8]
 80090a8:	4613      	mov	r3, r2
 80090aa:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 80090ac:	68bb      	ldr	r3, [r7, #8]
 80090ae:	781a      	ldrb	r2, [r3, #0]
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 80090b4:	68bb      	ldr	r3, [r7, #8]
 80090b6:	785a      	ldrb	r2, [r3, #1]
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 80090bc:	68bb      	ldr	r3, [r7, #8]
 80090be:	3302      	adds	r3, #2
 80090c0:	781b      	ldrb	r3, [r3, #0]
 80090c2:	b29a      	uxth	r2, r3
 80090c4:	68bb      	ldr	r3, [r7, #8]
 80090c6:	3303      	adds	r3, #3
 80090c8:	781b      	ldrb	r3, [r3, #0]
 80090ca:	b29b      	uxth	r3, r3
 80090cc:	021b      	lsls	r3, r3, #8
 80090ce:	b29b      	uxth	r3, r3
 80090d0:	4313      	orrs	r3, r2
 80090d2:	b29a      	uxth	r2, r3
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 80090d8:	68bb      	ldr	r3, [r7, #8]
 80090da:	791a      	ldrb	r2, [r3, #4]
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 80090e0:	68bb      	ldr	r3, [r7, #8]
 80090e2:	795a      	ldrb	r2, [r3, #5]
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 80090e8:	68bb      	ldr	r3, [r7, #8]
 80090ea:	799a      	ldrb	r2, [r3, #6]
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 80090f0:	68bb      	ldr	r3, [r7, #8]
 80090f2:	79da      	ldrb	r2, [r3, #7]
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	71da      	strb	r2, [r3, #7]

  /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to 64 */
  switch (dev_desc->bMaxPacketSize)
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	79db      	ldrb	r3, [r3, #7]
 80090fc:	2b20      	cmp	r3, #32
 80090fe:	dc11      	bgt.n	8009124 <USBH_ParseDevDesc+0x86>
 8009100:	2b08      	cmp	r3, #8
 8009102:	db16      	blt.n	8009132 <USBH_ParseDevDesc+0x94>
 8009104:	3b08      	subs	r3, #8
 8009106:	2201      	movs	r2, #1
 8009108:	fa02 f303 	lsl.w	r3, r2, r3
 800910c:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 8009110:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009114:	2b00      	cmp	r3, #0
 8009116:	bf14      	ite	ne
 8009118:	2301      	movne	r3, #1
 800911a:	2300      	moveq	r3, #0
 800911c:	b2db      	uxtb	r3, r3
 800911e:	2b00      	cmp	r3, #0
 8009120:	d102      	bne.n	8009128 <USBH_ParseDevDesc+0x8a>
 8009122:	e006      	b.n	8009132 <USBH_ParseDevDesc+0x94>
 8009124:	2b40      	cmp	r3, #64	; 0x40
 8009126:	d104      	bne.n	8009132 <USBH_ParseDevDesc+0x94>
  {
    case 8:
    case 16:
    case 32:
    case 64:
      dev_desc->bMaxPacketSize = dev_desc->bMaxPacketSize;
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	79da      	ldrb	r2, [r3, #7]
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	71da      	strb	r2, [r3, #7]
      break;
 8009130:	e003      	b.n	800913a <USBH_ParseDevDesc+0x9c>

    default:
      /*set the size to 64 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 64U;
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	2240      	movs	r2, #64	; 0x40
 8009136:	71da      	strb	r2, [r3, #7]
      break;
 8009138:	bf00      	nop
  }

  if (length > 8U)
 800913a:	88fb      	ldrh	r3, [r7, #6]
 800913c:	2b08      	cmp	r3, #8
 800913e:	d939      	bls.n	80091b4 <USBH_ParseDevDesc+0x116>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 8009140:	68bb      	ldr	r3, [r7, #8]
 8009142:	3308      	adds	r3, #8
 8009144:	781b      	ldrb	r3, [r3, #0]
 8009146:	b29a      	uxth	r2, r3
 8009148:	68bb      	ldr	r3, [r7, #8]
 800914a:	3309      	adds	r3, #9
 800914c:	781b      	ldrb	r3, [r3, #0]
 800914e:	b29b      	uxth	r3, r3
 8009150:	021b      	lsls	r3, r3, #8
 8009152:	b29b      	uxth	r3, r3
 8009154:	4313      	orrs	r3, r2
 8009156:	b29a      	uxth	r2, r3
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 800915c:	68bb      	ldr	r3, [r7, #8]
 800915e:	330a      	adds	r3, #10
 8009160:	781b      	ldrb	r3, [r3, #0]
 8009162:	b29a      	uxth	r2, r3
 8009164:	68bb      	ldr	r3, [r7, #8]
 8009166:	330b      	adds	r3, #11
 8009168:	781b      	ldrb	r3, [r3, #0]
 800916a:	b29b      	uxth	r3, r3
 800916c:	021b      	lsls	r3, r3, #8
 800916e:	b29b      	uxth	r3, r3
 8009170:	4313      	orrs	r3, r2
 8009172:	b29a      	uxth	r2, r3
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 8009178:	68bb      	ldr	r3, [r7, #8]
 800917a:	330c      	adds	r3, #12
 800917c:	781b      	ldrb	r3, [r3, #0]
 800917e:	b29a      	uxth	r2, r3
 8009180:	68bb      	ldr	r3, [r7, #8]
 8009182:	330d      	adds	r3, #13
 8009184:	781b      	ldrb	r3, [r3, #0]
 8009186:	b29b      	uxth	r3, r3
 8009188:	021b      	lsls	r3, r3, #8
 800918a:	b29b      	uxth	r3, r3
 800918c:	4313      	orrs	r3, r2
 800918e:	b29a      	uxth	r2, r3
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 8009194:	68bb      	ldr	r3, [r7, #8]
 8009196:	7b9a      	ldrb	r2, [r3, #14]
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 800919c:	68bb      	ldr	r3, [r7, #8]
 800919e:	7bda      	ldrb	r2, [r3, #15]
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 80091a4:	68bb      	ldr	r3, [r7, #8]
 80091a6:	7c1a      	ldrb	r2, [r3, #16]
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 80091ac:	68bb      	ldr	r3, [r7, #8]
 80091ae:	7c5a      	ldrb	r2, [r3, #17]
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	745a      	strb	r2, [r3, #17]
  }
}
 80091b4:	bf00      	nop
 80091b6:	3714      	adds	r7, #20
 80091b8:	46bd      	mov	sp, r7
 80091ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091be:	4770      	bx	lr

080091c0 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH statuse
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 80091c0:	b580      	push	{r7, lr}
 80091c2:	b08c      	sub	sp, #48	; 0x30
 80091c4:	af00      	add	r7, sp, #0
 80091c6:	60f8      	str	r0, [r7, #12]
 80091c8:	60b9      	str	r1, [r7, #8]
 80091ca:	4613      	mov	r3, r2
 80091cc:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	f503 734e 	add.w	r3, r3, #824	; 0x338
 80091d4:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 80091d6:	2300      	movs	r3, #0
 80091d8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 80091dc:	68bb      	ldr	r3, [r7, #8]
 80091de:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 80091e0:	2300      	movs	r3, #0
 80091e2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t                      ep_ix = 0U;
 80091e6:	2300      	movs	r3, #0
 80091e8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 80091ec:	68bb      	ldr	r3, [r7, #8]
 80091ee:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 80091f0:	68bb      	ldr	r3, [r7, #8]
 80091f2:	781a      	ldrb	r2, [r3, #0]
 80091f4:	6a3b      	ldr	r3, [r7, #32]
 80091f6:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 80091f8:	68bb      	ldr	r3, [r7, #8]
 80091fa:	785a      	ldrb	r2, [r3, #1]
 80091fc:	6a3b      	ldr	r3, [r7, #32]
 80091fe:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8009200:	68bb      	ldr	r3, [r7, #8]
 8009202:	3302      	adds	r3, #2
 8009204:	781b      	ldrb	r3, [r3, #0]
 8009206:	b29a      	uxth	r2, r3
 8009208:	68bb      	ldr	r3, [r7, #8]
 800920a:	3303      	adds	r3, #3
 800920c:	781b      	ldrb	r3, [r3, #0]
 800920e:	b29b      	uxth	r3, r3
 8009210:	021b      	lsls	r3, r3, #8
 8009212:	b29b      	uxth	r3, r3
 8009214:	4313      	orrs	r3, r2
 8009216:	b29b      	uxth	r3, r3
 8009218:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800921c:	bf28      	it	cs
 800921e:	f44f 7380 	movcs.w	r3, #256	; 0x100
 8009222:	b29a      	uxth	r2, r3
 8009224:	6a3b      	ldr	r3, [r7, #32]
 8009226:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 8009228:	68bb      	ldr	r3, [r7, #8]
 800922a:	791a      	ldrb	r2, [r3, #4]
 800922c:	6a3b      	ldr	r3, [r7, #32]
 800922e:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 8009230:	68bb      	ldr	r3, [r7, #8]
 8009232:	795a      	ldrb	r2, [r3, #5]
 8009234:	6a3b      	ldr	r3, [r7, #32]
 8009236:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 8009238:	68bb      	ldr	r3, [r7, #8]
 800923a:	799a      	ldrb	r2, [r3, #6]
 800923c:	6a3b      	ldr	r3, [r7, #32]
 800923e:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 8009240:	68bb      	ldr	r3, [r7, #8]
 8009242:	79da      	ldrb	r2, [r3, #7]
 8009244:	6a3b      	ldr	r3, [r7, #32]
 8009246:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 8009248:	68bb      	ldr	r3, [r7, #8]
 800924a:	7a1a      	ldrb	r2, [r3, #8]
 800924c:	6a3b      	ldr	r3, [r7, #32]
 800924e:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Confguration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength  != USB_CONFIGURATION_DESC_SIZE)
 8009250:	6a3b      	ldr	r3, [r7, #32]
 8009252:	781b      	ldrb	r3, [r3, #0]
 8009254:	2b09      	cmp	r3, #9
 8009256:	d002      	beq.n	800925e <USBH_ParseCfgDesc+0x9e>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8009258:	6a3b      	ldr	r3, [r7, #32]
 800925a:	2209      	movs	r2, #9
 800925c:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800925e:	88fb      	ldrh	r3, [r7, #6]
 8009260:	2b09      	cmp	r3, #9
 8009262:	f240 809d 	bls.w	80093a0 <USBH_ParseCfgDesc+0x1e0>
  {
    ptr = USB_LEN_CFG_DESC;
 8009266:	2309      	movs	r3, #9
 8009268:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800926a:	2300      	movs	r3, #0
 800926c:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800926e:	e081      	b.n	8009374 <USBH_ParseCfgDesc+0x1b4>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8009270:	f107 0316 	add.w	r3, r7, #22
 8009274:	4619      	mov	r1, r3
 8009276:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009278:	f000 f99f 	bl	80095ba <USBH_GetNextDesc>
 800927c:	62b8      	str	r0, [r7, #40]	; 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800927e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009280:	785b      	ldrb	r3, [r3, #1]
 8009282:	2b04      	cmp	r3, #4
 8009284:	d176      	bne.n	8009374 <USBH_ParseCfgDesc+0x1b4>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8009286:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009288:	781b      	ldrb	r3, [r3, #0]
 800928a:	2b09      	cmp	r3, #9
 800928c:	d002      	beq.n	8009294 <USBH_ParseCfgDesc+0xd4>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800928e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009290:	2209      	movs	r2, #9
 8009292:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8009294:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009298:	221a      	movs	r2, #26
 800929a:	fb02 f303 	mul.w	r3, r2, r3
 800929e:	3308      	adds	r3, #8
 80092a0:	6a3a      	ldr	r2, [r7, #32]
 80092a2:	4413      	add	r3, r2
 80092a4:	3302      	adds	r3, #2
 80092a6:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 80092a8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80092aa:	69f8      	ldr	r0, [r7, #28]
 80092ac:	f000 f87e 	bl	80093ac <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 80092b0:	2300      	movs	r3, #0
 80092b2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 80092b6:	2300      	movs	r3, #0
 80092b8:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80092ba:	e043      	b.n	8009344 <USBH_ParseCfgDesc+0x184>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80092bc:	f107 0316 	add.w	r3, r7, #22
 80092c0:	4619      	mov	r1, r3
 80092c2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80092c4:	f000 f979 	bl	80095ba <USBH_GetNextDesc>
 80092c8:	62b8      	str	r0, [r7, #40]	; 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80092ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092cc:	785b      	ldrb	r3, [r3, #1]
 80092ce:	2b05      	cmp	r3, #5
 80092d0:	d138      	bne.n	8009344 <USBH_ParseCfgDesc+0x184>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) && (pif->bInterfaceSubClass == 0x02U))
 80092d2:	69fb      	ldr	r3, [r7, #28]
 80092d4:	795b      	ldrb	r3, [r3, #5]
 80092d6:	2b01      	cmp	r3, #1
 80092d8:	d10f      	bne.n	80092fa <USBH_ParseCfgDesc+0x13a>
 80092da:	69fb      	ldr	r3, [r7, #28]
 80092dc:	799b      	ldrb	r3, [r3, #6]
 80092de:	2b02      	cmp	r3, #2
 80092e0:	d10b      	bne.n	80092fa <USBH_ParseCfgDesc+0x13a>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80092e2:	69fb      	ldr	r3, [r7, #28]
 80092e4:	79db      	ldrb	r3, [r3, #7]
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d10f      	bne.n	800930a <USBH_ParseCfgDesc+0x14a>
 80092ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092ec:	781b      	ldrb	r3, [r3, #0]
 80092ee:	2b09      	cmp	r3, #9
 80092f0:	d00b      	beq.n	800930a <USBH_ParseCfgDesc+0x14a>
              {
                pdesc->bLength = 0x09U;
 80092f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092f4:	2209      	movs	r2, #9
 80092f6:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80092f8:	e007      	b.n	800930a <USBH_ParseCfgDesc+0x14a>
              }
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else if (pdesc->bLength != USB_ENDPOINT_DESC_SIZE)
 80092fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092fc:	781b      	ldrb	r3, [r3, #0]
 80092fe:	2b07      	cmp	r3, #7
 8009300:	d004      	beq.n	800930c <USBH_ParseCfgDesc+0x14c>
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8009302:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009304:	2207      	movs	r2, #7
 8009306:	701a      	strb	r2, [r3, #0]
 8009308:	e000      	b.n	800930c <USBH_ParseCfgDesc+0x14c>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800930a:	bf00      	nop
            else
            {
              /* ... */
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800930c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009310:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8009314:	3201      	adds	r2, #1
 8009316:	00d2      	lsls	r2, r2, #3
 8009318:	211a      	movs	r1, #26
 800931a:	fb01 f303 	mul.w	r3, r1, r3
 800931e:	4413      	add	r3, r2
 8009320:	3308      	adds	r3, #8
 8009322:	6a3a      	ldr	r2, [r7, #32]
 8009324:	4413      	add	r3, r2
 8009326:	3304      	adds	r3, #4
 8009328:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800932a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800932c:	69b9      	ldr	r1, [r7, #24]
 800932e:	68f8      	ldr	r0, [r7, #12]
 8009330:	f000 f86b 	bl	800940a <USBH_ParseEPDesc>
 8009334:	4603      	mov	r3, r0
 8009336:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            ep_ix++;
 800933a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800933e:	3301      	adds	r3, #1
 8009340:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8009344:	69fb      	ldr	r3, [r7, #28]
 8009346:	791b      	ldrb	r3, [r3, #4]
 8009348:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800934c:	429a      	cmp	r2, r3
 800934e:	d204      	bcs.n	800935a <USBH_ParseCfgDesc+0x19a>
 8009350:	6a3b      	ldr	r3, [r7, #32]
 8009352:	885a      	ldrh	r2, [r3, #2]
 8009354:	8afb      	ldrh	r3, [r7, #22]
 8009356:	429a      	cmp	r2, r3
 8009358:	d8b0      	bhi.n	80092bc <USBH_ParseCfgDesc+0xfc>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800935a:	69fb      	ldr	r3, [r7, #28]
 800935c:	791b      	ldrb	r3, [r3, #4]
 800935e:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8009362:	429a      	cmp	r2, r3
 8009364:	d201      	bcs.n	800936a <USBH_ParseCfgDesc+0x1aa>
        {
          return USBH_NOT_SUPPORTED;
 8009366:	2303      	movs	r3, #3
 8009368:	e01c      	b.n	80093a4 <USBH_ParseCfgDesc+0x1e4>
        }

        if_ix++;
 800936a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800936e:	3301      	adds	r3, #1
 8009370:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8009374:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009378:	2b01      	cmp	r3, #1
 800937a:	d805      	bhi.n	8009388 <USBH_ParseCfgDesc+0x1c8>
 800937c:	6a3b      	ldr	r3, [r7, #32]
 800937e:	885a      	ldrh	r2, [r3, #2]
 8009380:	8afb      	ldrh	r3, [r7, #22]
 8009382:	429a      	cmp	r2, r3
 8009384:	f63f af74 	bhi.w	8009270 <USBH_ParseCfgDesc+0xb0>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8009388:	6a3b      	ldr	r3, [r7, #32]
 800938a:	791b      	ldrb	r3, [r3, #4]
 800938c:	2b02      	cmp	r3, #2
 800938e:	bf28      	it	cs
 8009390:	2302      	movcs	r3, #2
 8009392:	b2db      	uxtb	r3, r3
 8009394:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8009398:	429a      	cmp	r2, r3
 800939a:	d201      	bcs.n	80093a0 <USBH_ParseCfgDesc+0x1e0>
    {
      return USBH_NOT_SUPPORTED;
 800939c:	2303      	movs	r3, #3
 800939e:	e001      	b.n	80093a4 <USBH_ParseCfgDesc+0x1e4>
    }
  }

  return status;
 80093a0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80093a4:	4618      	mov	r0, r3
 80093a6:	3730      	adds	r7, #48	; 0x30
 80093a8:	46bd      	mov	sp, r7
 80093aa:	bd80      	pop	{r7, pc}

080093ac <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 80093ac:	b480      	push	{r7}
 80093ae:	b083      	sub	sp, #12
 80093b0:	af00      	add	r7, sp, #0
 80093b2:	6078      	str	r0, [r7, #4]
 80093b4:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 80093b6:	683b      	ldr	r3, [r7, #0]
 80093b8:	781a      	ldrb	r2, [r3, #0]
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 80093be:	683b      	ldr	r3, [r7, #0]
 80093c0:	785a      	ldrb	r2, [r3, #1]
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 80093c6:	683b      	ldr	r3, [r7, #0]
 80093c8:	789a      	ldrb	r2, [r3, #2]
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 80093ce:	683b      	ldr	r3, [r7, #0]
 80093d0:	78da      	ldrb	r2, [r3, #3]
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 80093d6:	683b      	ldr	r3, [r7, #0]
 80093d8:	791a      	ldrb	r2, [r3, #4]
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 80093de:	683b      	ldr	r3, [r7, #0]
 80093e0:	795a      	ldrb	r2, [r3, #5]
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 80093e6:	683b      	ldr	r3, [r7, #0]
 80093e8:	799a      	ldrb	r2, [r3, #6]
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 80093ee:	683b      	ldr	r3, [r7, #0]
 80093f0:	79da      	ldrb	r2, [r3, #7]
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 80093f6:	683b      	ldr	r3, [r7, #0]
 80093f8:	7a1a      	ldrb	r2, [r3, #8]
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	721a      	strb	r2, [r3, #8]
}
 80093fe:	bf00      	nop
 8009400:	370c      	adds	r7, #12
 8009402:	46bd      	mov	sp, r7
 8009404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009408:	4770      	bx	lr

0800940a <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef  USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef  *ep_descriptor,
                                            uint8_t *buf)
{
 800940a:	b480      	push	{r7}
 800940c:	b087      	sub	sp, #28
 800940e:	af00      	add	r7, sp, #0
 8009410:	60f8      	str	r0, [r7, #12]
 8009412:	60b9      	str	r1, [r7, #8]
 8009414:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8009416:	2300      	movs	r3, #0
 8009418:	75fb      	strb	r3, [r7, #23]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	781a      	ldrb	r2, [r3, #0]
 800941e:	68bb      	ldr	r3, [r7, #8]
 8009420:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	785a      	ldrb	r2, [r3, #1]
 8009426:	68bb      	ldr	r3, [r7, #8]
 8009428:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	789a      	ldrb	r2, [r3, #2]
 800942e:	68bb      	ldr	r3, [r7, #8]
 8009430:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	78da      	ldrb	r2, [r3, #3]
 8009436:	68bb      	ldr	r3, [r7, #8]
 8009438:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	3304      	adds	r3, #4
 800943e:	781b      	ldrb	r3, [r3, #0]
 8009440:	b29a      	uxth	r2, r3
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	3305      	adds	r3, #5
 8009446:	781b      	ldrb	r3, [r3, #0]
 8009448:	b29b      	uxth	r3, r3
 800944a:	021b      	lsls	r3, r3, #8
 800944c:	b29b      	uxth	r3, r3
 800944e:	4313      	orrs	r3, r2
 8009450:	b29a      	uxth	r2, r3
 8009452:	68bb      	ldr	r3, [r7, #8]
 8009454:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	799a      	ldrb	r2, [r3, #6]
 800945a:	68bb      	ldr	r3, [r7, #8]
 800945c:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if (ep_descriptor->wMaxPacketSize == 0x00U)
 800945e:	68bb      	ldr	r3, [r7, #8]
 8009460:	889b      	ldrh	r3, [r3, #4]
 8009462:	2b00      	cmp	r3, #0
 8009464:	d102      	bne.n	800946c <USBH_ParseEPDesc+0x62>
  {
    status = USBH_NOT_SUPPORTED;
 8009466:	2303      	movs	r3, #3
 8009468:	75fb      	strb	r3, [r7, #23]
 800946a:	e033      	b.n	80094d4 <USBH_ParseEPDesc+0xca>

  }
  else if ((uint16_t)USBH_MAX_DATA_BUFFER < USBH_MAX_EP_PACKET_SIZE)
  {
    /* Make sure that maximum packet size (bits 0..10) does not exceed the total buffer length */
    ep_descriptor->wMaxPacketSize &= ~0x7FFU;
 800946c:	68bb      	ldr	r3, [r7, #8]
 800946e:	889b      	ldrh	r3, [r3, #4]
 8009470:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8009474:	f023 0307 	bic.w	r3, r3, #7
 8009478:	b29a      	uxth	r2, r3
 800947a:	68bb      	ldr	r3, [r7, #8]
 800947c:	809a      	strh	r2, [r3, #4]
    ep_descriptor->wMaxPacketSize |= MIN((uint16_t)(LE16(buf + 4) & 0x7FFU), (uint16_t)USBH_MAX_DATA_BUFFER);
 800947e:	68bb      	ldr	r3, [r7, #8]
 8009480:	889b      	ldrh	r3, [r3, #4]
 8009482:	b21a      	sxth	r2, r3
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	3304      	adds	r3, #4
 8009488:	781b      	ldrb	r3, [r3, #0]
 800948a:	b299      	uxth	r1, r3
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	3305      	adds	r3, #5
 8009490:	781b      	ldrb	r3, [r3, #0]
 8009492:	b29b      	uxth	r3, r3
 8009494:	021b      	lsls	r3, r3, #8
 8009496:	b29b      	uxth	r3, r3
 8009498:	430b      	orrs	r3, r1
 800949a:	b29b      	uxth	r3, r3
 800949c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d110      	bne.n	80094c6 <USBH_ParseEPDesc+0xbc>
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	3304      	adds	r3, #4
 80094a8:	781b      	ldrb	r3, [r3, #0]
 80094aa:	b299      	uxth	r1, r3
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	3305      	adds	r3, #5
 80094b0:	781b      	ldrb	r3, [r3, #0]
 80094b2:	b29b      	uxth	r3, r3
 80094b4:	021b      	lsls	r3, r3, #8
 80094b6:	b29b      	uxth	r3, r3
 80094b8:	430b      	orrs	r3, r1
 80094ba:	b29b      	uxth	r3, r3
 80094bc:	b21b      	sxth	r3, r3
 80094be:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80094c2:	b21b      	sxth	r3, r3
 80094c4:	e001      	b.n	80094ca <USBH_ParseEPDesc+0xc0>
 80094c6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80094ca:	4313      	orrs	r3, r2
 80094cc:	b21b      	sxth	r3, r3
 80094ce:	b29a      	uxth	r2, r3
 80094d0:	68bb      	ldr	r3, [r7, #8]
 80094d2:	809a      	strh	r2, [r3, #4]
  {
    /* ... */
  }

  /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d116      	bne.n	800950c <USBH_ParseEPDesc+0x102>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 80094de:	68bb      	ldr	r3, [r7, #8]
 80094e0:	78db      	ldrb	r3, [r3, #3]
 80094e2:	f003 0303 	and.w	r3, r3, #3
 80094e6:	2b01      	cmp	r3, #1
 80094e8:	d005      	beq.n	80094f6 <USBH_ParseEPDesc+0xec>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 80094ea:	68bb      	ldr	r3, [r7, #8]
 80094ec:	78db      	ldrb	r3, [r3, #3]
 80094ee:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 80094f2:	2b03      	cmp	r3, #3
 80094f4:	d127      	bne.n	8009546 <USBH_ParseEPDesc+0x13c>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80094f6:	68bb      	ldr	r3, [r7, #8]
 80094f8:	799b      	ldrb	r3, [r3, #6]
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d003      	beq.n	8009506 <USBH_ParseEPDesc+0xfc>
 80094fe:	68bb      	ldr	r3, [r7, #8]
 8009500:	799b      	ldrb	r3, [r3, #6]
 8009502:	2b10      	cmp	r3, #16
 8009504:	d91f      	bls.n	8009546 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 8009506:	2303      	movs	r3, #3
 8009508:	75fb      	strb	r3, [r7, #23]
 800950a:	e01c      	b.n	8009546 <USBH_ParseEPDesc+0x13c>
    }
  }
  else
  {
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800950c:	68bb      	ldr	r3, [r7, #8]
 800950e:	78db      	ldrb	r3, [r3, #3]
 8009510:	f003 0303 	and.w	r3, r3, #3
 8009514:	2b01      	cmp	r3, #1
 8009516:	d10a      	bne.n	800952e <USBH_ParseEPDesc+0x124>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009518:	68bb      	ldr	r3, [r7, #8]
 800951a:	799b      	ldrb	r3, [r3, #6]
 800951c:	2b00      	cmp	r3, #0
 800951e:	d003      	beq.n	8009528 <USBH_ParseEPDesc+0x11e>
 8009520:	68bb      	ldr	r3, [r7, #8]
 8009522:	799b      	ldrb	r3, [r3, #6]
 8009524:	2b10      	cmp	r3, #16
 8009526:	d90e      	bls.n	8009546 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 8009528:	2303      	movs	r3, #3
 800952a:	75fb      	strb	r3, [r7, #23]
 800952c:	e00b      	b.n	8009546 <USBH_ParseEPDesc+0x13c>
      }
    }
    /* For full-/low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800952e:	68bb      	ldr	r3, [r7, #8]
 8009530:	78db      	ldrb	r3, [r3, #3]
 8009532:	f003 0303 	and.w	r3, r3, #3
 8009536:	2b03      	cmp	r3, #3
 8009538:	d105      	bne.n	8009546 <USBH_ParseEPDesc+0x13c>
    {
      if (ep_descriptor->bInterval == 0U)
 800953a:	68bb      	ldr	r3, [r7, #8]
 800953c:	799b      	ldrb	r3, [r3, #6]
 800953e:	2b00      	cmp	r3, #0
 8009540:	d101      	bne.n	8009546 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 8009542:	2303      	movs	r3, #3
 8009544:	75fb      	strb	r3, [r7, #23]
    {
      /* ... */
    }
  }

  return status;
 8009546:	7dfb      	ldrb	r3, [r7, #23]
}
 8009548:	4618      	mov	r0, r3
 800954a:	371c      	adds	r7, #28
 800954c:	46bd      	mov	sp, r7
 800954e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009552:	4770      	bx	lr

08009554 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8009554:	b480      	push	{r7}
 8009556:	b087      	sub	sp, #28
 8009558:	af00      	add	r7, sp, #0
 800955a:	60f8      	str	r0, [r7, #12]
 800955c:	60b9      	str	r1, [r7, #8]
 800955e:	4613      	mov	r3, r2
 8009560:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	3301      	adds	r3, #1
 8009566:	781b      	ldrb	r3, [r3, #0]
 8009568:	2b03      	cmp	r3, #3
 800956a:	d120      	bne.n	80095ae <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	781b      	ldrb	r3, [r3, #0]
 8009570:	1e9a      	subs	r2, r3, #2
 8009572:	88fb      	ldrh	r3, [r7, #6]
 8009574:	4293      	cmp	r3, r2
 8009576:	bf28      	it	cs
 8009578:	4613      	movcs	r3, r2
 800957a:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	3302      	adds	r3, #2
 8009580:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8009582:	2300      	movs	r3, #0
 8009584:	82fb      	strh	r3, [r7, #22]
 8009586:	e00b      	b.n	80095a0 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8009588:	8afb      	ldrh	r3, [r7, #22]
 800958a:	68fa      	ldr	r2, [r7, #12]
 800958c:	4413      	add	r3, r2
 800958e:	781a      	ldrb	r2, [r3, #0]
 8009590:	68bb      	ldr	r3, [r7, #8]
 8009592:	701a      	strb	r2, [r3, #0]
      pdest++;
 8009594:	68bb      	ldr	r3, [r7, #8]
 8009596:	3301      	adds	r3, #1
 8009598:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800959a:	8afb      	ldrh	r3, [r7, #22]
 800959c:	3302      	adds	r3, #2
 800959e:	82fb      	strh	r3, [r7, #22]
 80095a0:	8afa      	ldrh	r2, [r7, #22]
 80095a2:	8abb      	ldrh	r3, [r7, #20]
 80095a4:	429a      	cmp	r2, r3
 80095a6:	d3ef      	bcc.n	8009588 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 80095a8:	68bb      	ldr	r3, [r7, #8]
 80095aa:	2200      	movs	r2, #0
 80095ac:	701a      	strb	r2, [r3, #0]
  }
}
 80095ae:	bf00      	nop
 80095b0:	371c      	adds	r7, #28
 80095b2:	46bd      	mov	sp, r7
 80095b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b8:	4770      	bx	lr

080095ba <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 80095ba:	b480      	push	{r7}
 80095bc:	b085      	sub	sp, #20
 80095be:	af00      	add	r7, sp, #0
 80095c0:	6078      	str	r0, [r7, #4]
 80095c2:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 80095c4:	683b      	ldr	r3, [r7, #0]
 80095c6:	881a      	ldrh	r2, [r3, #0]
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	781b      	ldrb	r3, [r3, #0]
 80095cc:	b29b      	uxth	r3, r3
 80095ce:	4413      	add	r3, r2
 80095d0:	b29a      	uxth	r2, r3
 80095d2:	683b      	ldr	r3, [r7, #0]
 80095d4:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	781b      	ldrb	r3, [r3, #0]
 80095da:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	4413      	add	r3, r2
 80095e0:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80095e2:	68fb      	ldr	r3, [r7, #12]
}
 80095e4:	4618      	mov	r0, r3
 80095e6:	3714      	adds	r7, #20
 80095e8:	46bd      	mov	sp, r7
 80095ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ee:	4770      	bx	lr

080095f0 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 80095f0:	b580      	push	{r7, lr}
 80095f2:	b086      	sub	sp, #24
 80095f4:	af00      	add	r7, sp, #0
 80095f6:	60f8      	str	r0, [r7, #12]
 80095f8:	60b9      	str	r1, [r7, #8]
 80095fa:	4613      	mov	r3, r2
 80095fc:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 80095fe:	2301      	movs	r3, #1
 8009600:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	789b      	ldrb	r3, [r3, #2]
 8009606:	2b01      	cmp	r3, #1
 8009608:	d002      	beq.n	8009610 <USBH_CtlReq+0x20>
 800960a:	2b02      	cmp	r3, #2
 800960c:	d00f      	beq.n	800962e <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800960e:	e027      	b.n	8009660 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	68ba      	ldr	r2, [r7, #8]
 8009614:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	88fa      	ldrh	r2, [r7, #6]
 800961a:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	2201      	movs	r2, #1
 8009620:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	2202      	movs	r2, #2
 8009626:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8009628:	2301      	movs	r3, #1
 800962a:	75fb      	strb	r3, [r7, #23]
      break;
 800962c:	e018      	b.n	8009660 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800962e:	68f8      	ldr	r0, [r7, #12]
 8009630:	f000 f81c 	bl	800966c <USBH_HandleControl>
 8009634:	4603      	mov	r3, r0
 8009636:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8009638:	7dfb      	ldrb	r3, [r7, #23]
 800963a:	2b00      	cmp	r3, #0
 800963c:	d002      	beq.n	8009644 <USBH_CtlReq+0x54>
 800963e:	7dfb      	ldrb	r3, [r7, #23]
 8009640:	2b03      	cmp	r3, #3
 8009642:	d106      	bne.n	8009652 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	2201      	movs	r2, #1
 8009648:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	2200      	movs	r2, #0
 800964e:	761a      	strb	r2, [r3, #24]
      break;
 8009650:	e005      	b.n	800965e <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8009652:	7dfb      	ldrb	r3, [r7, #23]
 8009654:	2b02      	cmp	r3, #2
 8009656:	d102      	bne.n	800965e <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	2201      	movs	r2, #1
 800965c:	709a      	strb	r2, [r3, #2]
      break;
 800965e:	bf00      	nop
  }
  return status;
 8009660:	7dfb      	ldrb	r3, [r7, #23]
}
 8009662:	4618      	mov	r0, r3
 8009664:	3718      	adds	r7, #24
 8009666:	46bd      	mov	sp, r7
 8009668:	bd80      	pop	{r7, pc}
	...

0800966c <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800966c:	b580      	push	{r7, lr}
 800966e:	b086      	sub	sp, #24
 8009670:	af02      	add	r7, sp, #8
 8009672:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8009674:	2301      	movs	r3, #1
 8009676:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009678:	2300      	movs	r3, #0
 800967a:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	7e1b      	ldrb	r3, [r3, #24]
 8009680:	3b01      	subs	r3, #1
 8009682:	2b0a      	cmp	r3, #10
 8009684:	f200 8156 	bhi.w	8009934 <USBH_HandleControl+0x2c8>
 8009688:	a201      	add	r2, pc, #4	; (adr r2, 8009690 <USBH_HandleControl+0x24>)
 800968a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800968e:	bf00      	nop
 8009690:	080096bd 	.word	0x080096bd
 8009694:	080096d7 	.word	0x080096d7
 8009698:	08009741 	.word	0x08009741
 800969c:	08009767 	.word	0x08009767
 80096a0:	0800979f 	.word	0x0800979f
 80096a4:	080097c9 	.word	0x080097c9
 80096a8:	0800981b 	.word	0x0800981b
 80096ac:	0800983d 	.word	0x0800983d
 80096b0:	08009879 	.word	0x08009879
 80096b4:	0800989f 	.word	0x0800989f
 80096b8:	080098dd 	.word	0x080098dd
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	f103 0110 	add.w	r1, r3, #16
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	795b      	ldrb	r3, [r3, #5]
 80096c6:	461a      	mov	r2, r3
 80096c8:	6878      	ldr	r0, [r7, #4]
 80096ca:	f000 f943 	bl	8009954 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	2202      	movs	r2, #2
 80096d2:	761a      	strb	r2, [r3, #24]
      break;
 80096d4:	e139      	b.n	800994a <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	795b      	ldrb	r3, [r3, #5]
 80096da:	4619      	mov	r1, r3
 80096dc:	6878      	ldr	r0, [r7, #4]
 80096de:	f000 fcc5 	bl	800a06c <USBH_LL_GetURBState>
 80096e2:	4603      	mov	r3, r0
 80096e4:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 80096e6:	7bbb      	ldrb	r3, [r7, #14]
 80096e8:	2b01      	cmp	r3, #1
 80096ea:	d11e      	bne.n	800972a <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	7c1b      	ldrb	r3, [r3, #16]
 80096f0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80096f4:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	8adb      	ldrh	r3, [r3, #22]
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d00a      	beq.n	8009714 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 80096fe:	7b7b      	ldrb	r3, [r7, #13]
 8009700:	2b80      	cmp	r3, #128	; 0x80
 8009702:	d103      	bne.n	800970c <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	2203      	movs	r2, #3
 8009708:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800970a:	e115      	b.n	8009938 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	2205      	movs	r2, #5
 8009710:	761a      	strb	r2, [r3, #24]
      break;
 8009712:	e111      	b.n	8009938 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 8009714:	7b7b      	ldrb	r3, [r7, #13]
 8009716:	2b80      	cmp	r3, #128	; 0x80
 8009718:	d103      	bne.n	8009722 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	2209      	movs	r2, #9
 800971e:	761a      	strb	r2, [r3, #24]
      break;
 8009720:	e10a      	b.n	8009938 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	2207      	movs	r2, #7
 8009726:	761a      	strb	r2, [r3, #24]
      break;
 8009728:	e106      	b.n	8009938 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800972a:	7bbb      	ldrb	r3, [r7, #14]
 800972c:	2b04      	cmp	r3, #4
 800972e:	d003      	beq.n	8009738 <USBH_HandleControl+0xcc>
 8009730:	7bbb      	ldrb	r3, [r7, #14]
 8009732:	2b02      	cmp	r3, #2
 8009734:	f040 8100 	bne.w	8009938 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	220b      	movs	r2, #11
 800973c:	761a      	strb	r2, [r3, #24]
      break;
 800973e:	e0fb      	b.n	8009938 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009746:	b29a      	uxth	r2, r3
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	6899      	ldr	r1, [r3, #8]
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	899a      	ldrh	r2, [r3, #12]
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	791b      	ldrb	r3, [r3, #4]
 8009758:	6878      	ldr	r0, [r7, #4]
 800975a:	f000 f93a 	bl	80099d2 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	2204      	movs	r2, #4
 8009762:	761a      	strb	r2, [r3, #24]
      break;
 8009764:	e0f1      	b.n	800994a <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	791b      	ldrb	r3, [r3, #4]
 800976a:	4619      	mov	r1, r3
 800976c:	6878      	ldr	r0, [r7, #4]
 800976e:	f000 fc7d 	bl	800a06c <USBH_LL_GetURBState>
 8009772:	4603      	mov	r3, r0
 8009774:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8009776:	7bbb      	ldrb	r3, [r7, #14]
 8009778:	2b01      	cmp	r3, #1
 800977a:	d102      	bne.n	8009782 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	2209      	movs	r2, #9
 8009780:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 8009782:	7bbb      	ldrb	r3, [r7, #14]
 8009784:	2b05      	cmp	r3, #5
 8009786:	d102      	bne.n	800978e <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 8009788:	2303      	movs	r3, #3
 800978a:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800978c:	e0d6      	b.n	800993c <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 800978e:	7bbb      	ldrb	r3, [r7, #14]
 8009790:	2b04      	cmp	r3, #4
 8009792:	f040 80d3 	bne.w	800993c <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	220b      	movs	r2, #11
 800979a:	761a      	strb	r2, [r3, #24]
      break;
 800979c:	e0ce      	b.n	800993c <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	6899      	ldr	r1, [r3, #8]
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	899a      	ldrh	r2, [r3, #12]
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	795b      	ldrb	r3, [r3, #5]
 80097aa:	2001      	movs	r0, #1
 80097ac:	9000      	str	r0, [sp, #0]
 80097ae:	6878      	ldr	r0, [r7, #4]
 80097b0:	f000 f8ea 	bl	8009988 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80097ba:	b29a      	uxth	r2, r3
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	2206      	movs	r2, #6
 80097c4:	761a      	strb	r2, [r3, #24]
      break;
 80097c6:	e0c0      	b.n	800994a <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	795b      	ldrb	r3, [r3, #5]
 80097cc:	4619      	mov	r1, r3
 80097ce:	6878      	ldr	r0, [r7, #4]
 80097d0:	f000 fc4c 	bl	800a06c <USBH_LL_GetURBState>
 80097d4:	4603      	mov	r3, r0
 80097d6:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 80097d8:	7bbb      	ldrb	r3, [r7, #14]
 80097da:	2b01      	cmp	r3, #1
 80097dc:	d103      	bne.n	80097e6 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	2207      	movs	r2, #7
 80097e2:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 80097e4:	e0ac      	b.n	8009940 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 80097e6:	7bbb      	ldrb	r3, [r7, #14]
 80097e8:	2b05      	cmp	r3, #5
 80097ea:	d105      	bne.n	80097f8 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	220c      	movs	r2, #12
 80097f0:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 80097f2:	2303      	movs	r3, #3
 80097f4:	73fb      	strb	r3, [r7, #15]
      break;
 80097f6:	e0a3      	b.n	8009940 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 80097f8:	7bbb      	ldrb	r3, [r7, #14]
 80097fa:	2b02      	cmp	r3, #2
 80097fc:	d103      	bne.n	8009806 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	2205      	movs	r2, #5
 8009802:	761a      	strb	r2, [r3, #24]
      break;
 8009804:	e09c      	b.n	8009940 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 8009806:	7bbb      	ldrb	r3, [r7, #14]
 8009808:	2b04      	cmp	r3, #4
 800980a:	f040 8099 	bne.w	8009940 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	220b      	movs	r2, #11
 8009812:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8009814:	2302      	movs	r3, #2
 8009816:	73fb      	strb	r3, [r7, #15]
      break;
 8009818:	e092      	b.n	8009940 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	791b      	ldrb	r3, [r3, #4]
 800981e:	2200      	movs	r2, #0
 8009820:	2100      	movs	r1, #0
 8009822:	6878      	ldr	r0, [r7, #4]
 8009824:	f000 f8d5 	bl	80099d2 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800982e:	b29a      	uxth	r2, r3
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	2208      	movs	r2, #8
 8009838:	761a      	strb	r2, [r3, #24]

      break;
 800983a:	e086      	b.n	800994a <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	791b      	ldrb	r3, [r3, #4]
 8009840:	4619      	mov	r1, r3
 8009842:	6878      	ldr	r0, [r7, #4]
 8009844:	f000 fc12 	bl	800a06c <USBH_LL_GetURBState>
 8009848:	4603      	mov	r3, r0
 800984a:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800984c:	7bbb      	ldrb	r3, [r7, #14]
 800984e:	2b01      	cmp	r3, #1
 8009850:	d105      	bne.n	800985e <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	220d      	movs	r2, #13
 8009856:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8009858:	2300      	movs	r3, #0
 800985a:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800985c:	e072      	b.n	8009944 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 800985e:	7bbb      	ldrb	r3, [r7, #14]
 8009860:	2b04      	cmp	r3, #4
 8009862:	d103      	bne.n	800986c <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	220b      	movs	r2, #11
 8009868:	761a      	strb	r2, [r3, #24]
      break;
 800986a:	e06b      	b.n	8009944 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 800986c:	7bbb      	ldrb	r3, [r7, #14]
 800986e:	2b05      	cmp	r3, #5
 8009870:	d168      	bne.n	8009944 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 8009872:	2303      	movs	r3, #3
 8009874:	73fb      	strb	r3, [r7, #15]
      break;
 8009876:	e065      	b.n	8009944 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	795b      	ldrb	r3, [r3, #5]
 800987c:	2201      	movs	r2, #1
 800987e:	9200      	str	r2, [sp, #0]
 8009880:	2200      	movs	r2, #0
 8009882:	2100      	movs	r1, #0
 8009884:	6878      	ldr	r0, [r7, #4]
 8009886:	f000 f87f 	bl	8009988 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009890:	b29a      	uxth	r2, r3
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	220a      	movs	r2, #10
 800989a:	761a      	strb	r2, [r3, #24]
      break;
 800989c:	e055      	b.n	800994a <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	795b      	ldrb	r3, [r3, #5]
 80098a2:	4619      	mov	r1, r3
 80098a4:	6878      	ldr	r0, [r7, #4]
 80098a6:	f000 fbe1 	bl	800a06c <USBH_LL_GetURBState>
 80098aa:	4603      	mov	r3, r0
 80098ac:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 80098ae:	7bbb      	ldrb	r3, [r7, #14]
 80098b0:	2b01      	cmp	r3, #1
 80098b2:	d105      	bne.n	80098c0 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 80098b4:	2300      	movs	r3, #0
 80098b6:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	220d      	movs	r2, #13
 80098bc:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 80098be:	e043      	b.n	8009948 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 80098c0:	7bbb      	ldrb	r3, [r7, #14]
 80098c2:	2b02      	cmp	r3, #2
 80098c4:	d103      	bne.n	80098ce <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	2209      	movs	r2, #9
 80098ca:	761a      	strb	r2, [r3, #24]
      break;
 80098cc:	e03c      	b.n	8009948 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 80098ce:	7bbb      	ldrb	r3, [r7, #14]
 80098d0:	2b04      	cmp	r3, #4
 80098d2:	d139      	bne.n	8009948 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	220b      	movs	r2, #11
 80098d8:	761a      	strb	r2, [r3, #24]
      break;
 80098da:	e035      	b.n	8009948 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	7e5b      	ldrb	r3, [r3, #25]
 80098e0:	3301      	adds	r3, #1
 80098e2:	b2da      	uxtb	r2, r3
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	765a      	strb	r2, [r3, #25]
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	7e5b      	ldrb	r3, [r3, #25]
 80098ec:	2b02      	cmp	r3, #2
 80098ee:	d806      	bhi.n	80098fe <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	2201      	movs	r2, #1
 80098f4:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	2201      	movs	r2, #1
 80098fa:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 80098fc:	e025      	b.n	800994a <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009904:	2106      	movs	r1, #6
 8009906:	6878      	ldr	r0, [r7, #4]
 8009908:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	2200      	movs	r2, #0
 800990e:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	795b      	ldrb	r3, [r3, #5]
 8009914:	4619      	mov	r1, r3
 8009916:	6878      	ldr	r0, [r7, #4]
 8009918:	f000 f90c 	bl	8009b34 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	791b      	ldrb	r3, [r3, #4]
 8009920:	4619      	mov	r1, r3
 8009922:	6878      	ldr	r0, [r7, #4]
 8009924:	f000 f906 	bl	8009b34 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	2200      	movs	r2, #0
 800992c:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800992e:	2302      	movs	r3, #2
 8009930:	73fb      	strb	r3, [r7, #15]
      break;
 8009932:	e00a      	b.n	800994a <USBH_HandleControl+0x2de>

    default:
      break;
 8009934:	bf00      	nop
 8009936:	e008      	b.n	800994a <USBH_HandleControl+0x2de>
      break;
 8009938:	bf00      	nop
 800993a:	e006      	b.n	800994a <USBH_HandleControl+0x2de>
      break;
 800993c:	bf00      	nop
 800993e:	e004      	b.n	800994a <USBH_HandleControl+0x2de>
      break;
 8009940:	bf00      	nop
 8009942:	e002      	b.n	800994a <USBH_HandleControl+0x2de>
      break;
 8009944:	bf00      	nop
 8009946:	e000      	b.n	800994a <USBH_HandleControl+0x2de>
      break;
 8009948:	bf00      	nop
  }

  return status;
 800994a:	7bfb      	ldrb	r3, [r7, #15]
}
 800994c:	4618      	mov	r0, r3
 800994e:	3710      	adds	r7, #16
 8009950:	46bd      	mov	sp, r7
 8009952:	bd80      	pop	{r7, pc}

08009954 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8009954:	b580      	push	{r7, lr}
 8009956:	b088      	sub	sp, #32
 8009958:	af04      	add	r7, sp, #16
 800995a:	60f8      	str	r0, [r7, #12]
 800995c:	60b9      	str	r1, [r7, #8]
 800995e:	4613      	mov	r3, r2
 8009960:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009962:	79f9      	ldrb	r1, [r7, #7]
 8009964:	2300      	movs	r3, #0
 8009966:	9303      	str	r3, [sp, #12]
 8009968:	2308      	movs	r3, #8
 800996a:	9302      	str	r3, [sp, #8]
 800996c:	68bb      	ldr	r3, [r7, #8]
 800996e:	9301      	str	r3, [sp, #4]
 8009970:	2300      	movs	r3, #0
 8009972:	9300      	str	r3, [sp, #0]
 8009974:	2300      	movs	r3, #0
 8009976:	2200      	movs	r2, #0
 8009978:	68f8      	ldr	r0, [r7, #12]
 800997a:	f000 fb46 	bl	800a00a <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800997e:	2300      	movs	r3, #0
}
 8009980:	4618      	mov	r0, r3
 8009982:	3710      	adds	r7, #16
 8009984:	46bd      	mov	sp, r7
 8009986:	bd80      	pop	{r7, pc}

08009988 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8009988:	b580      	push	{r7, lr}
 800998a:	b088      	sub	sp, #32
 800998c:	af04      	add	r7, sp, #16
 800998e:	60f8      	str	r0, [r7, #12]
 8009990:	60b9      	str	r1, [r7, #8]
 8009992:	4611      	mov	r1, r2
 8009994:	461a      	mov	r2, r3
 8009996:	460b      	mov	r3, r1
 8009998:	80fb      	strh	r3, [r7, #6]
 800999a:	4613      	mov	r3, r2
 800999c:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d001      	beq.n	80099ac <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 80099a8:	2300      	movs	r3, #0
 80099aa:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80099ac:	7979      	ldrb	r1, [r7, #5]
 80099ae:	7e3b      	ldrb	r3, [r7, #24]
 80099b0:	9303      	str	r3, [sp, #12]
 80099b2:	88fb      	ldrh	r3, [r7, #6]
 80099b4:	9302      	str	r3, [sp, #8]
 80099b6:	68bb      	ldr	r3, [r7, #8]
 80099b8:	9301      	str	r3, [sp, #4]
 80099ba:	2301      	movs	r3, #1
 80099bc:	9300      	str	r3, [sp, #0]
 80099be:	2300      	movs	r3, #0
 80099c0:	2200      	movs	r2, #0
 80099c2:	68f8      	ldr	r0, [r7, #12]
 80099c4:	f000 fb21 	bl	800a00a <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 80099c8:	2300      	movs	r3, #0
}
 80099ca:	4618      	mov	r0, r3
 80099cc:	3710      	adds	r7, #16
 80099ce:	46bd      	mov	sp, r7
 80099d0:	bd80      	pop	{r7, pc}

080099d2 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 80099d2:	b580      	push	{r7, lr}
 80099d4:	b088      	sub	sp, #32
 80099d6:	af04      	add	r7, sp, #16
 80099d8:	60f8      	str	r0, [r7, #12]
 80099da:	60b9      	str	r1, [r7, #8]
 80099dc:	4611      	mov	r1, r2
 80099de:	461a      	mov	r2, r3
 80099e0:	460b      	mov	r3, r1
 80099e2:	80fb      	strh	r3, [r7, #6]
 80099e4:	4613      	mov	r3, r2
 80099e6:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80099e8:	7979      	ldrb	r1, [r7, #5]
 80099ea:	2300      	movs	r3, #0
 80099ec:	9303      	str	r3, [sp, #12]
 80099ee:	88fb      	ldrh	r3, [r7, #6]
 80099f0:	9302      	str	r3, [sp, #8]
 80099f2:	68bb      	ldr	r3, [r7, #8]
 80099f4:	9301      	str	r3, [sp, #4]
 80099f6:	2301      	movs	r3, #1
 80099f8:	9300      	str	r3, [sp, #0]
 80099fa:	2300      	movs	r3, #0
 80099fc:	2201      	movs	r2, #1
 80099fe:	68f8      	ldr	r0, [r7, #12]
 8009a00:	f000 fb03 	bl	800a00a <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8009a04:	2300      	movs	r3, #0

}
 8009a06:	4618      	mov	r0, r3
 8009a08:	3710      	adds	r7, #16
 8009a0a:	46bd      	mov	sp, r7
 8009a0c:	bd80      	pop	{r7, pc}

08009a0e <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8009a0e:	b580      	push	{r7, lr}
 8009a10:	b088      	sub	sp, #32
 8009a12:	af04      	add	r7, sp, #16
 8009a14:	60f8      	str	r0, [r7, #12]
 8009a16:	60b9      	str	r1, [r7, #8]
 8009a18:	4611      	mov	r1, r2
 8009a1a:	461a      	mov	r2, r3
 8009a1c:	460b      	mov	r3, r1
 8009a1e:	80fb      	strh	r3, [r7, #6]
 8009a20:	4613      	mov	r3, r2
 8009a22:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d001      	beq.n	8009a32 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8009a2e:	2300      	movs	r3, #0
 8009a30:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009a32:	7979      	ldrb	r1, [r7, #5]
 8009a34:	7e3b      	ldrb	r3, [r7, #24]
 8009a36:	9303      	str	r3, [sp, #12]
 8009a38:	88fb      	ldrh	r3, [r7, #6]
 8009a3a:	9302      	str	r3, [sp, #8]
 8009a3c:	68bb      	ldr	r3, [r7, #8]
 8009a3e:	9301      	str	r3, [sp, #4]
 8009a40:	2301      	movs	r3, #1
 8009a42:	9300      	str	r3, [sp, #0]
 8009a44:	2302      	movs	r3, #2
 8009a46:	2200      	movs	r2, #0
 8009a48:	68f8      	ldr	r0, [r7, #12]
 8009a4a:	f000 fade 	bl	800a00a <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8009a4e:	2300      	movs	r3, #0
}
 8009a50:	4618      	mov	r0, r3
 8009a52:	3710      	adds	r7, #16
 8009a54:	46bd      	mov	sp, r7
 8009a56:	bd80      	pop	{r7, pc}

08009a58 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8009a58:	b580      	push	{r7, lr}
 8009a5a:	b088      	sub	sp, #32
 8009a5c:	af04      	add	r7, sp, #16
 8009a5e:	60f8      	str	r0, [r7, #12]
 8009a60:	60b9      	str	r1, [r7, #8]
 8009a62:	4611      	mov	r1, r2
 8009a64:	461a      	mov	r2, r3
 8009a66:	460b      	mov	r3, r1
 8009a68:	80fb      	strh	r3, [r7, #6]
 8009a6a:	4613      	mov	r3, r2
 8009a6c:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009a6e:	7979      	ldrb	r1, [r7, #5]
 8009a70:	2300      	movs	r3, #0
 8009a72:	9303      	str	r3, [sp, #12]
 8009a74:	88fb      	ldrh	r3, [r7, #6]
 8009a76:	9302      	str	r3, [sp, #8]
 8009a78:	68bb      	ldr	r3, [r7, #8]
 8009a7a:	9301      	str	r3, [sp, #4]
 8009a7c:	2301      	movs	r3, #1
 8009a7e:	9300      	str	r3, [sp, #0]
 8009a80:	2302      	movs	r3, #2
 8009a82:	2201      	movs	r2, #1
 8009a84:	68f8      	ldr	r0, [r7, #12]
 8009a86:	f000 fac0 	bl	800a00a <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8009a8a:	2300      	movs	r3, #0
}
 8009a8c:	4618      	mov	r0, r3
 8009a8e:	3710      	adds	r7, #16
 8009a90:	46bd      	mov	sp, r7
 8009a92:	bd80      	pop	{r7, pc}

08009a94 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8009a94:	b580      	push	{r7, lr}
 8009a96:	b086      	sub	sp, #24
 8009a98:	af04      	add	r7, sp, #16
 8009a9a:	6078      	str	r0, [r7, #4]
 8009a9c:	4608      	mov	r0, r1
 8009a9e:	4611      	mov	r1, r2
 8009aa0:	461a      	mov	r2, r3
 8009aa2:	4603      	mov	r3, r0
 8009aa4:	70fb      	strb	r3, [r7, #3]
 8009aa6:	460b      	mov	r3, r1
 8009aa8:	70bb      	strb	r3, [r7, #2]
 8009aaa:	4613      	mov	r3, r2
 8009aac:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8009aae:	7878      	ldrb	r0, [r7, #1]
 8009ab0:	78ba      	ldrb	r2, [r7, #2]
 8009ab2:	78f9      	ldrb	r1, [r7, #3]
 8009ab4:	8b3b      	ldrh	r3, [r7, #24]
 8009ab6:	9302      	str	r3, [sp, #8]
 8009ab8:	7d3b      	ldrb	r3, [r7, #20]
 8009aba:	9301      	str	r3, [sp, #4]
 8009abc:	7c3b      	ldrb	r3, [r7, #16]
 8009abe:	9300      	str	r3, [sp, #0]
 8009ac0:	4603      	mov	r3, r0
 8009ac2:	6878      	ldr	r0, [r7, #4]
 8009ac4:	f000 fa53 	bl	8009f6e <USBH_LL_OpenPipe>

  return USBH_OK;
 8009ac8:	2300      	movs	r3, #0
}
 8009aca:	4618      	mov	r0, r3
 8009acc:	3708      	adds	r7, #8
 8009ace:	46bd      	mov	sp, r7
 8009ad0:	bd80      	pop	{r7, pc}

08009ad2 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8009ad2:	b580      	push	{r7, lr}
 8009ad4:	b082      	sub	sp, #8
 8009ad6:	af00      	add	r7, sp, #0
 8009ad8:	6078      	str	r0, [r7, #4]
 8009ada:	460b      	mov	r3, r1
 8009adc:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8009ade:	78fb      	ldrb	r3, [r7, #3]
 8009ae0:	4619      	mov	r1, r3
 8009ae2:	6878      	ldr	r0, [r7, #4]
 8009ae4:	f000 fa72 	bl	8009fcc <USBH_LL_ClosePipe>

  return USBH_OK;
 8009ae8:	2300      	movs	r3, #0
}
 8009aea:	4618      	mov	r0, r3
 8009aec:	3708      	adds	r7, #8
 8009aee:	46bd      	mov	sp, r7
 8009af0:	bd80      	pop	{r7, pc}

08009af2 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8009af2:	b580      	push	{r7, lr}
 8009af4:	b084      	sub	sp, #16
 8009af6:	af00      	add	r7, sp, #0
 8009af8:	6078      	str	r0, [r7, #4]
 8009afa:	460b      	mov	r3, r1
 8009afc:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8009afe:	6878      	ldr	r0, [r7, #4]
 8009b00:	f000 f836 	bl	8009b70 <USBH_GetFreePipe>
 8009b04:	4603      	mov	r3, r0
 8009b06:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8009b08:	89fb      	ldrh	r3, [r7, #14]
 8009b0a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009b0e:	4293      	cmp	r3, r2
 8009b10:	d00a      	beq.n	8009b28 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8009b12:	78fa      	ldrb	r2, [r7, #3]
 8009b14:	89fb      	ldrh	r3, [r7, #14]
 8009b16:	f003 030f 	and.w	r3, r3, #15
 8009b1a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009b1e:	6879      	ldr	r1, [r7, #4]
 8009b20:	33e0      	adds	r3, #224	; 0xe0
 8009b22:	009b      	lsls	r3, r3, #2
 8009b24:	440b      	add	r3, r1
 8009b26:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8009b28:	89fb      	ldrh	r3, [r7, #14]
 8009b2a:	b2db      	uxtb	r3, r3
}
 8009b2c:	4618      	mov	r0, r3
 8009b2e:	3710      	adds	r7, #16
 8009b30:	46bd      	mov	sp, r7
 8009b32:	bd80      	pop	{r7, pc}

08009b34 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8009b34:	b480      	push	{r7}
 8009b36:	b083      	sub	sp, #12
 8009b38:	af00      	add	r7, sp, #0
 8009b3a:	6078      	str	r0, [r7, #4]
 8009b3c:	460b      	mov	r3, r1
 8009b3e:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8009b40:	78fb      	ldrb	r3, [r7, #3]
 8009b42:	2b0f      	cmp	r3, #15
 8009b44:	d80d      	bhi.n	8009b62 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8009b46:	78fb      	ldrb	r3, [r7, #3]
 8009b48:	687a      	ldr	r2, [r7, #4]
 8009b4a:	33e0      	adds	r3, #224	; 0xe0
 8009b4c:	009b      	lsls	r3, r3, #2
 8009b4e:	4413      	add	r3, r2
 8009b50:	685a      	ldr	r2, [r3, #4]
 8009b52:	78fb      	ldrb	r3, [r7, #3]
 8009b54:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8009b58:	6879      	ldr	r1, [r7, #4]
 8009b5a:	33e0      	adds	r3, #224	; 0xe0
 8009b5c:	009b      	lsls	r3, r3, #2
 8009b5e:	440b      	add	r3, r1
 8009b60:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8009b62:	2300      	movs	r3, #0
}
 8009b64:	4618      	mov	r0, r3
 8009b66:	370c      	adds	r7, #12
 8009b68:	46bd      	mov	sp, r7
 8009b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b6e:	4770      	bx	lr

08009b70 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8009b70:	b480      	push	{r7}
 8009b72:	b085      	sub	sp, #20
 8009b74:	af00      	add	r7, sp, #0
 8009b76:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8009b78:	2300      	movs	r3, #0
 8009b7a:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 8009b7c:	2300      	movs	r3, #0
 8009b7e:	73fb      	strb	r3, [r7, #15]
 8009b80:	e00f      	b.n	8009ba2 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8009b82:	7bfb      	ldrb	r3, [r7, #15]
 8009b84:	687a      	ldr	r2, [r7, #4]
 8009b86:	33e0      	adds	r3, #224	; 0xe0
 8009b88:	009b      	lsls	r3, r3, #2
 8009b8a:	4413      	add	r3, r2
 8009b8c:	685b      	ldr	r3, [r3, #4]
 8009b8e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	d102      	bne.n	8009b9c <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8009b96:	7bfb      	ldrb	r3, [r7, #15]
 8009b98:	b29b      	uxth	r3, r3
 8009b9a:	e007      	b.n	8009bac <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 8009b9c:	7bfb      	ldrb	r3, [r7, #15]
 8009b9e:	3301      	adds	r3, #1
 8009ba0:	73fb      	strb	r3, [r7, #15]
 8009ba2:	7bfb      	ldrb	r3, [r7, #15]
 8009ba4:	2b0f      	cmp	r3, #15
 8009ba6:	d9ec      	bls.n	8009b82 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8009ba8:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8009bac:	4618      	mov	r0, r3
 8009bae:	3714      	adds	r7, #20
 8009bb0:	46bd      	mov	sp, r7
 8009bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bb6:	4770      	bx	lr

08009bb8 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8009bb8:	b580      	push	{r7, lr}
 8009bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8009bbc:	2201      	movs	r2, #1
 8009bbe:	490e      	ldr	r1, [pc, #56]	; (8009bf8 <MX_USB_HOST_Init+0x40>)
 8009bc0:	480e      	ldr	r0, [pc, #56]	; (8009bfc <MX_USB_HOST_Init+0x44>)
 8009bc2:	f7fe fba7 	bl	8008314 <USBH_Init>
 8009bc6:	4603      	mov	r3, r0
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d001      	beq.n	8009bd0 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8009bcc:	f7f8 fbb0 	bl	8002330 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8009bd0:	490b      	ldr	r1, [pc, #44]	; (8009c00 <MX_USB_HOST_Init+0x48>)
 8009bd2:	480a      	ldr	r0, [pc, #40]	; (8009bfc <MX_USB_HOST_Init+0x44>)
 8009bd4:	f7fe fc2c 	bl	8008430 <USBH_RegisterClass>
 8009bd8:	4603      	mov	r3, r0
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d001      	beq.n	8009be2 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8009bde:	f7f8 fba7 	bl	8002330 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8009be2:	4806      	ldr	r0, [pc, #24]	; (8009bfc <MX_USB_HOST_Init+0x44>)
 8009be4:	f7fe fcb0 	bl	8008548 <USBH_Start>
 8009be8:	4603      	mov	r3, r0
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d001      	beq.n	8009bf2 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8009bee:	f7f8 fb9f 	bl	8002330 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8009bf2:	bf00      	nop
 8009bf4:	bd80      	pop	{r7, pc}
 8009bf6:	bf00      	nop
 8009bf8:	08009c19 	.word	0x08009c19
 8009bfc:	200003a8 	.word	0x200003a8
 8009c00:	20000010 	.word	0x20000010

08009c04 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8009c04:	b580      	push	{r7, lr}
 8009c06:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8009c08:	4802      	ldr	r0, [pc, #8]	; (8009c14 <MX_USB_HOST_Process+0x10>)
 8009c0a:	f7fe fcad 	bl	8008568 <USBH_Process>
}
 8009c0e:	bf00      	nop
 8009c10:	bd80      	pop	{r7, pc}
 8009c12:	bf00      	nop
 8009c14:	200003a8 	.word	0x200003a8

08009c18 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8009c18:	b480      	push	{r7}
 8009c1a:	b083      	sub	sp, #12
 8009c1c:	af00      	add	r7, sp, #0
 8009c1e:	6078      	str	r0, [r7, #4]
 8009c20:	460b      	mov	r3, r1
 8009c22:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8009c24:	78fb      	ldrb	r3, [r7, #3]
 8009c26:	3b01      	subs	r3, #1
 8009c28:	2b04      	cmp	r3, #4
 8009c2a:	d819      	bhi.n	8009c60 <USBH_UserProcess+0x48>
 8009c2c:	a201      	add	r2, pc, #4	; (adr r2, 8009c34 <USBH_UserProcess+0x1c>)
 8009c2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c32:	bf00      	nop
 8009c34:	08009c61 	.word	0x08009c61
 8009c38:	08009c51 	.word	0x08009c51
 8009c3c:	08009c61 	.word	0x08009c61
 8009c40:	08009c59 	.word	0x08009c59
 8009c44:	08009c49 	.word	0x08009c49
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8009c48:	4b09      	ldr	r3, [pc, #36]	; (8009c70 <USBH_UserProcess+0x58>)
 8009c4a:	2203      	movs	r2, #3
 8009c4c:	701a      	strb	r2, [r3, #0]
  break;
 8009c4e:	e008      	b.n	8009c62 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8009c50:	4b07      	ldr	r3, [pc, #28]	; (8009c70 <USBH_UserProcess+0x58>)
 8009c52:	2202      	movs	r2, #2
 8009c54:	701a      	strb	r2, [r3, #0]
  break;
 8009c56:	e004      	b.n	8009c62 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8009c58:	4b05      	ldr	r3, [pc, #20]	; (8009c70 <USBH_UserProcess+0x58>)
 8009c5a:	2201      	movs	r2, #1
 8009c5c:	701a      	strb	r2, [r3, #0]
  break;
 8009c5e:	e000      	b.n	8009c62 <USBH_UserProcess+0x4a>

  default:
  break;
 8009c60:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8009c62:	bf00      	nop
 8009c64:	370c      	adds	r7, #12
 8009c66:	46bd      	mov	sp, r7
 8009c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c6c:	4770      	bx	lr
 8009c6e:	bf00      	nop
 8009c70:	20000780 	.word	0x20000780

08009c74 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8009c74:	b580      	push	{r7, lr}
 8009c76:	b08a      	sub	sp, #40	; 0x28
 8009c78:	af00      	add	r7, sp, #0
 8009c7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009c7c:	f107 0314 	add.w	r3, r7, #20
 8009c80:	2200      	movs	r2, #0
 8009c82:	601a      	str	r2, [r3, #0]
 8009c84:	605a      	str	r2, [r3, #4]
 8009c86:	609a      	str	r2, [r3, #8]
 8009c88:	60da      	str	r2, [r3, #12]
 8009c8a:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009c94:	d147      	bne.n	8009d26 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009c96:	2300      	movs	r3, #0
 8009c98:	613b      	str	r3, [r7, #16]
 8009c9a:	4b25      	ldr	r3, [pc, #148]	; (8009d30 <HAL_HCD_MspInit+0xbc>)
 8009c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c9e:	4a24      	ldr	r2, [pc, #144]	; (8009d30 <HAL_HCD_MspInit+0xbc>)
 8009ca0:	f043 0301 	orr.w	r3, r3, #1
 8009ca4:	6313      	str	r3, [r2, #48]	; 0x30
 8009ca6:	4b22      	ldr	r3, [pc, #136]	; (8009d30 <HAL_HCD_MspInit+0xbc>)
 8009ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009caa:	f003 0301 	and.w	r3, r3, #1
 8009cae:	613b      	str	r3, [r7, #16]
 8009cb0:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8009cb2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009cb6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009cb8:	2300      	movs	r3, #0
 8009cba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009cbc:	2300      	movs	r3, #0
 8009cbe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8009cc0:	f107 0314 	add.w	r3, r7, #20
 8009cc4:	4619      	mov	r1, r3
 8009cc6:	481b      	ldr	r0, [pc, #108]	; (8009d34 <HAL_HCD_MspInit+0xc0>)
 8009cc8:	f7f8 ffb6 	bl	8002c38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8009ccc:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8009cd0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009cd2:	2302      	movs	r3, #2
 8009cd4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009cd6:	2300      	movs	r3, #0
 8009cd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009cda:	2300      	movs	r3, #0
 8009cdc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8009cde:	230a      	movs	r3, #10
 8009ce0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009ce2:	f107 0314 	add.w	r3, r7, #20
 8009ce6:	4619      	mov	r1, r3
 8009ce8:	4812      	ldr	r0, [pc, #72]	; (8009d34 <HAL_HCD_MspInit+0xc0>)
 8009cea:	f7f8 ffa5 	bl	8002c38 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8009cee:	4b10      	ldr	r3, [pc, #64]	; (8009d30 <HAL_HCD_MspInit+0xbc>)
 8009cf0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009cf2:	4a0f      	ldr	r2, [pc, #60]	; (8009d30 <HAL_HCD_MspInit+0xbc>)
 8009cf4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009cf8:	6353      	str	r3, [r2, #52]	; 0x34
 8009cfa:	2300      	movs	r3, #0
 8009cfc:	60fb      	str	r3, [r7, #12]
 8009cfe:	4b0c      	ldr	r3, [pc, #48]	; (8009d30 <HAL_HCD_MspInit+0xbc>)
 8009d00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009d02:	4a0b      	ldr	r2, [pc, #44]	; (8009d30 <HAL_HCD_MspInit+0xbc>)
 8009d04:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009d08:	6453      	str	r3, [r2, #68]	; 0x44
 8009d0a:	4b09      	ldr	r3, [pc, #36]	; (8009d30 <HAL_HCD_MspInit+0xbc>)
 8009d0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009d0e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009d12:	60fb      	str	r3, [r7, #12]
 8009d14:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8009d16:	2200      	movs	r2, #0
 8009d18:	2100      	movs	r1, #0
 8009d1a:	2043      	movs	r0, #67	; 0x43
 8009d1c:	f7f8 fec3 	bl	8002aa6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009d20:	2043      	movs	r0, #67	; 0x43
 8009d22:	f7f8 fedc 	bl	8002ade <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8009d26:	bf00      	nop
 8009d28:	3728      	adds	r7, #40	; 0x28
 8009d2a:	46bd      	mov	sp, r7
 8009d2c:	bd80      	pop	{r7, pc}
 8009d2e:	bf00      	nop
 8009d30:	40023800 	.word	0x40023800
 8009d34:	40020000 	.word	0x40020000

08009d38 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8009d38:	b580      	push	{r7, lr}
 8009d3a:	b082      	sub	sp, #8
 8009d3c:	af00      	add	r7, sp, #0
 8009d3e:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8009d46:	4618      	mov	r0, r3
 8009d48:	f7fe ffed 	bl	8008d26 <USBH_LL_IncTimer>
}
 8009d4c:	bf00      	nop
 8009d4e:	3708      	adds	r7, #8
 8009d50:	46bd      	mov	sp, r7
 8009d52:	bd80      	pop	{r7, pc}

08009d54 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8009d54:	b580      	push	{r7, lr}
 8009d56:	b082      	sub	sp, #8
 8009d58:	af00      	add	r7, sp, #0
 8009d5a:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8009d62:	4618      	mov	r0, r3
 8009d64:	f7ff f825 	bl	8008db2 <USBH_LL_Connect>
}
 8009d68:	bf00      	nop
 8009d6a:	3708      	adds	r7, #8
 8009d6c:	46bd      	mov	sp, r7
 8009d6e:	bd80      	pop	{r7, pc}

08009d70 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8009d70:	b580      	push	{r7, lr}
 8009d72:	b082      	sub	sp, #8
 8009d74:	af00      	add	r7, sp, #0
 8009d76:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8009d7e:	4618      	mov	r0, r3
 8009d80:	f7ff f82e 	bl	8008de0 <USBH_LL_Disconnect>
}
 8009d84:	bf00      	nop
 8009d86:	3708      	adds	r7, #8
 8009d88:	46bd      	mov	sp, r7
 8009d8a:	bd80      	pop	{r7, pc}

08009d8c <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8009d8c:	b480      	push	{r7}
 8009d8e:	b083      	sub	sp, #12
 8009d90:	af00      	add	r7, sp, #0
 8009d92:	6078      	str	r0, [r7, #4]
 8009d94:	460b      	mov	r3, r1
 8009d96:	70fb      	strb	r3, [r7, #3]
 8009d98:	4613      	mov	r3, r2
 8009d9a:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8009d9c:	bf00      	nop
 8009d9e:	370c      	adds	r7, #12
 8009da0:	46bd      	mov	sp, r7
 8009da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009da6:	4770      	bx	lr

08009da8 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8009da8:	b580      	push	{r7, lr}
 8009daa:	b082      	sub	sp, #8
 8009dac:	af00      	add	r7, sp, #0
 8009dae:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8009db6:	4618      	mov	r0, r3
 8009db8:	f7fe ffdf 	bl	8008d7a <USBH_LL_PortEnabled>
}
 8009dbc:	bf00      	nop
 8009dbe:	3708      	adds	r7, #8
 8009dc0:	46bd      	mov	sp, r7
 8009dc2:	bd80      	pop	{r7, pc}

08009dc4 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8009dc4:	b580      	push	{r7, lr}
 8009dc6:	b082      	sub	sp, #8
 8009dc8:	af00      	add	r7, sp, #0
 8009dca:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8009dd2:	4618      	mov	r0, r3
 8009dd4:	f7fe ffdf 	bl	8008d96 <USBH_LL_PortDisabled>
}
 8009dd8:	bf00      	nop
 8009dda:	3708      	adds	r7, #8
 8009ddc:	46bd      	mov	sp, r7
 8009dde:	bd80      	pop	{r7, pc}

08009de0 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8009de0:	b580      	push	{r7, lr}
 8009de2:	b082      	sub	sp, #8
 8009de4:	af00      	add	r7, sp, #0
 8009de6:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 8009dee:	2b01      	cmp	r3, #1
 8009df0:	d12a      	bne.n	8009e48 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8009df2:	4a18      	ldr	r2, [pc, #96]	; (8009e54 <USBH_LL_Init+0x74>)
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	4a15      	ldr	r2, [pc, #84]	; (8009e54 <USBH_LL_Init+0x74>)
 8009dfe:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8009e02:	4b14      	ldr	r3, [pc, #80]	; (8009e54 <USBH_LL_Init+0x74>)
 8009e04:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8009e08:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8009e0a:	4b12      	ldr	r3, [pc, #72]	; (8009e54 <USBH_LL_Init+0x74>)
 8009e0c:	2208      	movs	r2, #8
 8009e0e:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8009e10:	4b10      	ldr	r3, [pc, #64]	; (8009e54 <USBH_LL_Init+0x74>)
 8009e12:	2201      	movs	r2, #1
 8009e14:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8009e16:	4b0f      	ldr	r3, [pc, #60]	; (8009e54 <USBH_LL_Init+0x74>)
 8009e18:	2200      	movs	r2, #0
 8009e1a:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8009e1c:	4b0d      	ldr	r3, [pc, #52]	; (8009e54 <USBH_LL_Init+0x74>)
 8009e1e:	2202      	movs	r2, #2
 8009e20:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8009e22:	4b0c      	ldr	r3, [pc, #48]	; (8009e54 <USBH_LL_Init+0x74>)
 8009e24:	2200      	movs	r2, #0
 8009e26:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8009e28:	480a      	ldr	r0, [pc, #40]	; (8009e54 <USBH_LL_Init+0x74>)
 8009e2a:	f7f9 f8d2 	bl	8002fd2 <HAL_HCD_Init>
 8009e2e:	4603      	mov	r3, r0
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d001      	beq.n	8009e38 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8009e34:	f7f8 fa7c 	bl	8002330 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8009e38:	4806      	ldr	r0, [pc, #24]	; (8009e54 <USBH_LL_Init+0x74>)
 8009e3a:	f7f9 fcb6 	bl	80037aa <HAL_HCD_GetCurrentFrame>
 8009e3e:	4603      	mov	r3, r0
 8009e40:	4619      	mov	r1, r3
 8009e42:	6878      	ldr	r0, [r7, #4]
 8009e44:	f7fe ff60 	bl	8008d08 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8009e48:	2300      	movs	r3, #0
}
 8009e4a:	4618      	mov	r0, r3
 8009e4c:	3708      	adds	r7, #8
 8009e4e:	46bd      	mov	sp, r7
 8009e50:	bd80      	pop	{r7, pc}
 8009e52:	bf00      	nop
 8009e54:	20000784 	.word	0x20000784

08009e58 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8009e58:	b580      	push	{r7, lr}
 8009e5a:	b084      	sub	sp, #16
 8009e5c:	af00      	add	r7, sp, #0
 8009e5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009e60:	2300      	movs	r3, #0
 8009e62:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009e64:	2300      	movs	r3, #0
 8009e66:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8009e6e:	4618      	mov	r0, r3
 8009e70:	f7f9 fc25 	bl	80036be <HAL_HCD_Start>
 8009e74:	4603      	mov	r3, r0
 8009e76:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8009e78:	7bfb      	ldrb	r3, [r7, #15]
 8009e7a:	4618      	mov	r0, r3
 8009e7c:	f000 f95c 	bl	800a138 <USBH_Get_USB_Status>
 8009e80:	4603      	mov	r3, r0
 8009e82:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009e84:	7bbb      	ldrb	r3, [r7, #14]
}
 8009e86:	4618      	mov	r0, r3
 8009e88:	3710      	adds	r7, #16
 8009e8a:	46bd      	mov	sp, r7
 8009e8c:	bd80      	pop	{r7, pc}

08009e8e <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8009e8e:	b580      	push	{r7, lr}
 8009e90:	b084      	sub	sp, #16
 8009e92:	af00      	add	r7, sp, #0
 8009e94:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009e96:	2300      	movs	r3, #0
 8009e98:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009e9a:	2300      	movs	r3, #0
 8009e9c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8009ea4:	4618      	mov	r0, r3
 8009ea6:	f7f9 fc2d 	bl	8003704 <HAL_HCD_Stop>
 8009eaa:	4603      	mov	r3, r0
 8009eac:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8009eae:	7bfb      	ldrb	r3, [r7, #15]
 8009eb0:	4618      	mov	r0, r3
 8009eb2:	f000 f941 	bl	800a138 <USBH_Get_USB_Status>
 8009eb6:	4603      	mov	r3, r0
 8009eb8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009eba:	7bbb      	ldrb	r3, [r7, #14]
}
 8009ebc:	4618      	mov	r0, r3
 8009ebe:	3710      	adds	r7, #16
 8009ec0:	46bd      	mov	sp, r7
 8009ec2:	bd80      	pop	{r7, pc}

08009ec4 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8009ec4:	b580      	push	{r7, lr}
 8009ec6:	b084      	sub	sp, #16
 8009ec8:	af00      	add	r7, sp, #0
 8009eca:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8009ecc:	2301      	movs	r3, #1
 8009ece:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8009ed6:	4618      	mov	r0, r3
 8009ed8:	f7f9 fc75 	bl	80037c6 <HAL_HCD_GetCurrentSpeed>
 8009edc:	4603      	mov	r3, r0
 8009ede:	2b02      	cmp	r3, #2
 8009ee0:	d00c      	beq.n	8009efc <USBH_LL_GetSpeed+0x38>
 8009ee2:	2b02      	cmp	r3, #2
 8009ee4:	d80d      	bhi.n	8009f02 <USBH_LL_GetSpeed+0x3e>
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d002      	beq.n	8009ef0 <USBH_LL_GetSpeed+0x2c>
 8009eea:	2b01      	cmp	r3, #1
 8009eec:	d003      	beq.n	8009ef6 <USBH_LL_GetSpeed+0x32>
 8009eee:	e008      	b.n	8009f02 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8009ef0:	2300      	movs	r3, #0
 8009ef2:	73fb      	strb	r3, [r7, #15]
    break;
 8009ef4:	e008      	b.n	8009f08 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 8009ef6:	2301      	movs	r3, #1
 8009ef8:	73fb      	strb	r3, [r7, #15]
    break;
 8009efa:	e005      	b.n	8009f08 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8009efc:	2302      	movs	r3, #2
 8009efe:	73fb      	strb	r3, [r7, #15]
    break;
 8009f00:	e002      	b.n	8009f08 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 8009f02:	2301      	movs	r3, #1
 8009f04:	73fb      	strb	r3, [r7, #15]
    break;
 8009f06:	bf00      	nop
  }
  return  speed;
 8009f08:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f0a:	4618      	mov	r0, r3
 8009f0c:	3710      	adds	r7, #16
 8009f0e:	46bd      	mov	sp, r7
 8009f10:	bd80      	pop	{r7, pc}

08009f12 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8009f12:	b580      	push	{r7, lr}
 8009f14:	b084      	sub	sp, #16
 8009f16:	af00      	add	r7, sp, #0
 8009f18:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009f1a:	2300      	movs	r3, #0
 8009f1c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009f1e:	2300      	movs	r3, #0
 8009f20:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8009f28:	4618      	mov	r0, r3
 8009f2a:	f7f9 fc08 	bl	800373e <HAL_HCD_ResetPort>
 8009f2e:	4603      	mov	r3, r0
 8009f30:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8009f32:	7bfb      	ldrb	r3, [r7, #15]
 8009f34:	4618      	mov	r0, r3
 8009f36:	f000 f8ff 	bl	800a138 <USBH_Get_USB_Status>
 8009f3a:	4603      	mov	r3, r0
 8009f3c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009f3e:	7bbb      	ldrb	r3, [r7, #14]
}
 8009f40:	4618      	mov	r0, r3
 8009f42:	3710      	adds	r7, #16
 8009f44:	46bd      	mov	sp, r7
 8009f46:	bd80      	pop	{r7, pc}

08009f48 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8009f48:	b580      	push	{r7, lr}
 8009f4a:	b082      	sub	sp, #8
 8009f4c:	af00      	add	r7, sp, #0
 8009f4e:	6078      	str	r0, [r7, #4]
 8009f50:	460b      	mov	r3, r1
 8009f52:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8009f5a:	78fa      	ldrb	r2, [r7, #3]
 8009f5c:	4611      	mov	r1, r2
 8009f5e:	4618      	mov	r0, r3
 8009f60:	f7f9 fc0f 	bl	8003782 <HAL_HCD_HC_GetXferCount>
 8009f64:	4603      	mov	r3, r0
}
 8009f66:	4618      	mov	r0, r3
 8009f68:	3708      	adds	r7, #8
 8009f6a:	46bd      	mov	sp, r7
 8009f6c:	bd80      	pop	{r7, pc}

08009f6e <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8009f6e:	b590      	push	{r4, r7, lr}
 8009f70:	b089      	sub	sp, #36	; 0x24
 8009f72:	af04      	add	r7, sp, #16
 8009f74:	6078      	str	r0, [r7, #4]
 8009f76:	4608      	mov	r0, r1
 8009f78:	4611      	mov	r1, r2
 8009f7a:	461a      	mov	r2, r3
 8009f7c:	4603      	mov	r3, r0
 8009f7e:	70fb      	strb	r3, [r7, #3]
 8009f80:	460b      	mov	r3, r1
 8009f82:	70bb      	strb	r3, [r7, #2]
 8009f84:	4613      	mov	r3, r2
 8009f86:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009f88:	2300      	movs	r3, #0
 8009f8a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009f8c:	2300      	movs	r3, #0
 8009f8e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 8009f96:	787c      	ldrb	r4, [r7, #1]
 8009f98:	78ba      	ldrb	r2, [r7, #2]
 8009f9a:	78f9      	ldrb	r1, [r7, #3]
 8009f9c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8009f9e:	9302      	str	r3, [sp, #8]
 8009fa0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8009fa4:	9301      	str	r3, [sp, #4]
 8009fa6:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009faa:	9300      	str	r3, [sp, #0]
 8009fac:	4623      	mov	r3, r4
 8009fae:	f7f9 f872 	bl	8003096 <HAL_HCD_HC_Init>
 8009fb2:	4603      	mov	r3, r0
 8009fb4:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8009fb6:	7bfb      	ldrb	r3, [r7, #15]
 8009fb8:	4618      	mov	r0, r3
 8009fba:	f000 f8bd 	bl	800a138 <USBH_Get_USB_Status>
 8009fbe:	4603      	mov	r3, r0
 8009fc0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009fc2:	7bbb      	ldrb	r3, [r7, #14]
}
 8009fc4:	4618      	mov	r0, r3
 8009fc6:	3714      	adds	r7, #20
 8009fc8:	46bd      	mov	sp, r7
 8009fca:	bd90      	pop	{r4, r7, pc}

08009fcc <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8009fcc:	b580      	push	{r7, lr}
 8009fce:	b084      	sub	sp, #16
 8009fd0:	af00      	add	r7, sp, #0
 8009fd2:	6078      	str	r0, [r7, #4]
 8009fd4:	460b      	mov	r3, r1
 8009fd6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009fd8:	2300      	movs	r3, #0
 8009fda:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009fdc:	2300      	movs	r3, #0
 8009fde:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8009fe6:	78fa      	ldrb	r2, [r7, #3]
 8009fe8:	4611      	mov	r1, r2
 8009fea:	4618      	mov	r0, r3
 8009fec:	f7f9 f8e2 	bl	80031b4 <HAL_HCD_HC_Halt>
 8009ff0:	4603      	mov	r3, r0
 8009ff2:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8009ff4:	7bfb      	ldrb	r3, [r7, #15]
 8009ff6:	4618      	mov	r0, r3
 8009ff8:	f000 f89e 	bl	800a138 <USBH_Get_USB_Status>
 8009ffc:	4603      	mov	r3, r0
 8009ffe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a000:	7bbb      	ldrb	r3, [r7, #14]
}
 800a002:	4618      	mov	r0, r3
 800a004:	3710      	adds	r7, #16
 800a006:	46bd      	mov	sp, r7
 800a008:	bd80      	pop	{r7, pc}

0800a00a <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800a00a:	b590      	push	{r4, r7, lr}
 800a00c:	b089      	sub	sp, #36	; 0x24
 800a00e:	af04      	add	r7, sp, #16
 800a010:	6078      	str	r0, [r7, #4]
 800a012:	4608      	mov	r0, r1
 800a014:	4611      	mov	r1, r2
 800a016:	461a      	mov	r2, r3
 800a018:	4603      	mov	r3, r0
 800a01a:	70fb      	strb	r3, [r7, #3]
 800a01c:	460b      	mov	r3, r1
 800a01e:	70bb      	strb	r3, [r7, #2]
 800a020:	4613      	mov	r3, r2
 800a022:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a024:	2300      	movs	r3, #0
 800a026:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a028:	2300      	movs	r3, #0
 800a02a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800a032:	787c      	ldrb	r4, [r7, #1]
 800a034:	78ba      	ldrb	r2, [r7, #2]
 800a036:	78f9      	ldrb	r1, [r7, #3]
 800a038:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800a03c:	9303      	str	r3, [sp, #12]
 800a03e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800a040:	9302      	str	r3, [sp, #8]
 800a042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a044:	9301      	str	r3, [sp, #4]
 800a046:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a04a:	9300      	str	r3, [sp, #0]
 800a04c:	4623      	mov	r3, r4
 800a04e:	f7f9 f8d5 	bl	80031fc <HAL_HCD_HC_SubmitRequest>
 800a052:	4603      	mov	r3, r0
 800a054:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800a056:	7bfb      	ldrb	r3, [r7, #15]
 800a058:	4618      	mov	r0, r3
 800a05a:	f000 f86d 	bl	800a138 <USBH_Get_USB_Status>
 800a05e:	4603      	mov	r3, r0
 800a060:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a062:	7bbb      	ldrb	r3, [r7, #14]
}
 800a064:	4618      	mov	r0, r3
 800a066:	3714      	adds	r7, #20
 800a068:	46bd      	mov	sp, r7
 800a06a:	bd90      	pop	{r4, r7, pc}

0800a06c <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a06c:	b580      	push	{r7, lr}
 800a06e:	b082      	sub	sp, #8
 800a070:	af00      	add	r7, sp, #0
 800a072:	6078      	str	r0, [r7, #4]
 800a074:	460b      	mov	r3, r1
 800a076:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800a07e:	78fa      	ldrb	r2, [r7, #3]
 800a080:	4611      	mov	r1, r2
 800a082:	4618      	mov	r0, r3
 800a084:	f7f9 fb69 	bl	800375a <HAL_HCD_HC_GetURBState>
 800a088:	4603      	mov	r3, r0
}
 800a08a:	4618      	mov	r0, r3
 800a08c:	3708      	adds	r7, #8
 800a08e:	46bd      	mov	sp, r7
 800a090:	bd80      	pop	{r7, pc}

0800a092 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800a092:	b580      	push	{r7, lr}
 800a094:	b082      	sub	sp, #8
 800a096:	af00      	add	r7, sp, #0
 800a098:	6078      	str	r0, [r7, #4]
 800a09a:	460b      	mov	r3, r1
 800a09c:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800a0a4:	2b01      	cmp	r3, #1
 800a0a6:	d103      	bne.n	800a0b0 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800a0a8:	78fb      	ldrb	r3, [r7, #3]
 800a0aa:	4618      	mov	r0, r3
 800a0ac:	f000 f870 	bl	800a190 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800a0b0:	20c8      	movs	r0, #200	; 0xc8
 800a0b2:	f7f8 fbf9 	bl	80028a8 <HAL_Delay>
  return USBH_OK;
 800a0b6:	2300      	movs	r3, #0
}
 800a0b8:	4618      	mov	r0, r3
 800a0ba:	3708      	adds	r7, #8
 800a0bc:	46bd      	mov	sp, r7
 800a0be:	bd80      	pop	{r7, pc}

0800a0c0 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800a0c0:	b480      	push	{r7}
 800a0c2:	b085      	sub	sp, #20
 800a0c4:	af00      	add	r7, sp, #0
 800a0c6:	6078      	str	r0, [r7, #4]
 800a0c8:	460b      	mov	r3, r1
 800a0ca:	70fb      	strb	r3, [r7, #3]
 800a0cc:	4613      	mov	r3, r2
 800a0ce:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800a0d6:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800a0d8:	78fb      	ldrb	r3, [r7, #3]
 800a0da:	68fa      	ldr	r2, [r7, #12]
 800a0dc:	212c      	movs	r1, #44	; 0x2c
 800a0de:	fb01 f303 	mul.w	r3, r1, r3
 800a0e2:	4413      	add	r3, r2
 800a0e4:	333b      	adds	r3, #59	; 0x3b
 800a0e6:	781b      	ldrb	r3, [r3, #0]
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d009      	beq.n	800a100 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800a0ec:	78fb      	ldrb	r3, [r7, #3]
 800a0ee:	68fa      	ldr	r2, [r7, #12]
 800a0f0:	212c      	movs	r1, #44	; 0x2c
 800a0f2:	fb01 f303 	mul.w	r3, r1, r3
 800a0f6:	4413      	add	r3, r2
 800a0f8:	3354      	adds	r3, #84	; 0x54
 800a0fa:	78ba      	ldrb	r2, [r7, #2]
 800a0fc:	701a      	strb	r2, [r3, #0]
 800a0fe:	e008      	b.n	800a112 <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800a100:	78fb      	ldrb	r3, [r7, #3]
 800a102:	68fa      	ldr	r2, [r7, #12]
 800a104:	212c      	movs	r1, #44	; 0x2c
 800a106:	fb01 f303 	mul.w	r3, r1, r3
 800a10a:	4413      	add	r3, r2
 800a10c:	3355      	adds	r3, #85	; 0x55
 800a10e:	78ba      	ldrb	r2, [r7, #2]
 800a110:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800a112:	2300      	movs	r3, #0
}
 800a114:	4618      	mov	r0, r3
 800a116:	3714      	adds	r7, #20
 800a118:	46bd      	mov	sp, r7
 800a11a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a11e:	4770      	bx	lr

0800a120 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800a120:	b580      	push	{r7, lr}
 800a122:	b082      	sub	sp, #8
 800a124:	af00      	add	r7, sp, #0
 800a126:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800a128:	6878      	ldr	r0, [r7, #4]
 800a12a:	f7f8 fbbd 	bl	80028a8 <HAL_Delay>
}
 800a12e:	bf00      	nop
 800a130:	3708      	adds	r7, #8
 800a132:	46bd      	mov	sp, r7
 800a134:	bd80      	pop	{r7, pc}
	...

0800a138 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a138:	b480      	push	{r7}
 800a13a:	b085      	sub	sp, #20
 800a13c:	af00      	add	r7, sp, #0
 800a13e:	4603      	mov	r3, r0
 800a140:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a142:	2300      	movs	r3, #0
 800a144:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a146:	79fb      	ldrb	r3, [r7, #7]
 800a148:	2b03      	cmp	r3, #3
 800a14a:	d817      	bhi.n	800a17c <USBH_Get_USB_Status+0x44>
 800a14c:	a201      	add	r2, pc, #4	; (adr r2, 800a154 <USBH_Get_USB_Status+0x1c>)
 800a14e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a152:	bf00      	nop
 800a154:	0800a165 	.word	0x0800a165
 800a158:	0800a16b 	.word	0x0800a16b
 800a15c:	0800a171 	.word	0x0800a171
 800a160:	0800a177 	.word	0x0800a177
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800a164:	2300      	movs	r3, #0
 800a166:	73fb      	strb	r3, [r7, #15]
    break;
 800a168:	e00b      	b.n	800a182 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800a16a:	2302      	movs	r3, #2
 800a16c:	73fb      	strb	r3, [r7, #15]
    break;
 800a16e:	e008      	b.n	800a182 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800a170:	2301      	movs	r3, #1
 800a172:	73fb      	strb	r3, [r7, #15]
    break;
 800a174:	e005      	b.n	800a182 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800a176:	2302      	movs	r3, #2
 800a178:	73fb      	strb	r3, [r7, #15]
    break;
 800a17a:	e002      	b.n	800a182 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800a17c:	2302      	movs	r3, #2
 800a17e:	73fb      	strb	r3, [r7, #15]
    break;
 800a180:	bf00      	nop
  }
  return usb_status;
 800a182:	7bfb      	ldrb	r3, [r7, #15]
}
 800a184:	4618      	mov	r0, r3
 800a186:	3714      	adds	r7, #20
 800a188:	46bd      	mov	sp, r7
 800a18a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a18e:	4770      	bx	lr

0800a190 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800a190:	b580      	push	{r7, lr}
 800a192:	b084      	sub	sp, #16
 800a194:	af00      	add	r7, sp, #0
 800a196:	4603      	mov	r3, r0
 800a198:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800a19a:	79fb      	ldrb	r3, [r7, #7]
 800a19c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800a19e:	79fb      	ldrb	r3, [r7, #7]
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d102      	bne.n	800a1aa <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800a1a4:	2300      	movs	r3, #0
 800a1a6:	73fb      	strb	r3, [r7, #15]
 800a1a8:	e001      	b.n	800a1ae <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800a1aa:	2301      	movs	r3, #1
 800a1ac:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800a1ae:	7bfb      	ldrb	r3, [r7, #15]
 800a1b0:	461a      	mov	r2, r3
 800a1b2:	2101      	movs	r1, #1
 800a1b4:	4803      	ldr	r0, [pc, #12]	; (800a1c4 <MX_DriverVbusFS+0x34>)
 800a1b6:	f7f8 fef3 	bl	8002fa0 <HAL_GPIO_WritePin>
}
 800a1ba:	bf00      	nop
 800a1bc:	3710      	adds	r7, #16
 800a1be:	46bd      	mov	sp, r7
 800a1c0:	bd80      	pop	{r7, pc}
 800a1c2:	bf00      	nop
 800a1c4:	40020800 	.word	0x40020800

0800a1c8 <atoi>:
 800a1c8:	220a      	movs	r2, #10
 800a1ca:	2100      	movs	r1, #0
 800a1cc:	f000 b9b4 	b.w	800a538 <strtol>

0800a1d0 <__errno>:
 800a1d0:	4b01      	ldr	r3, [pc, #4]	; (800a1d8 <__errno+0x8>)
 800a1d2:	6818      	ldr	r0, [r3, #0]
 800a1d4:	4770      	bx	lr
 800a1d6:	bf00      	nop
 800a1d8:	20000030 	.word	0x20000030

0800a1dc <__libc_init_array>:
 800a1dc:	b570      	push	{r4, r5, r6, lr}
 800a1de:	4d0d      	ldr	r5, [pc, #52]	; (800a214 <__libc_init_array+0x38>)
 800a1e0:	4c0d      	ldr	r4, [pc, #52]	; (800a218 <__libc_init_array+0x3c>)
 800a1e2:	1b64      	subs	r4, r4, r5
 800a1e4:	10a4      	asrs	r4, r4, #2
 800a1e6:	2600      	movs	r6, #0
 800a1e8:	42a6      	cmp	r6, r4
 800a1ea:	d109      	bne.n	800a200 <__libc_init_array+0x24>
 800a1ec:	4d0b      	ldr	r5, [pc, #44]	; (800a21c <__libc_init_array+0x40>)
 800a1ee:	4c0c      	ldr	r4, [pc, #48]	; (800a220 <__libc_init_array+0x44>)
 800a1f0:	f001 f8d4 	bl	800b39c <_init>
 800a1f4:	1b64      	subs	r4, r4, r5
 800a1f6:	10a4      	asrs	r4, r4, #2
 800a1f8:	2600      	movs	r6, #0
 800a1fa:	42a6      	cmp	r6, r4
 800a1fc:	d105      	bne.n	800a20a <__libc_init_array+0x2e>
 800a1fe:	bd70      	pop	{r4, r5, r6, pc}
 800a200:	f855 3b04 	ldr.w	r3, [r5], #4
 800a204:	4798      	blx	r3
 800a206:	3601      	adds	r6, #1
 800a208:	e7ee      	b.n	800a1e8 <__libc_init_array+0xc>
 800a20a:	f855 3b04 	ldr.w	r3, [r5], #4
 800a20e:	4798      	blx	r3
 800a210:	3601      	adds	r6, #1
 800a212:	e7f2      	b.n	800a1fa <__libc_init_array+0x1e>
 800a214:	0800b520 	.word	0x0800b520
 800a218:	0800b520 	.word	0x0800b520
 800a21c:	0800b520 	.word	0x0800b520
 800a220:	0800b524 	.word	0x0800b524

0800a224 <malloc>:
 800a224:	4b02      	ldr	r3, [pc, #8]	; (800a230 <malloc+0xc>)
 800a226:	4601      	mov	r1, r0
 800a228:	6818      	ldr	r0, [r3, #0]
 800a22a:	f000 b87f 	b.w	800a32c <_malloc_r>
 800a22e:	bf00      	nop
 800a230:	20000030 	.word	0x20000030

0800a234 <free>:
 800a234:	4b02      	ldr	r3, [pc, #8]	; (800a240 <free+0xc>)
 800a236:	4601      	mov	r1, r0
 800a238:	6818      	ldr	r0, [r3, #0]
 800a23a:	f000 b80b 	b.w	800a254 <_free_r>
 800a23e:	bf00      	nop
 800a240:	20000030 	.word	0x20000030

0800a244 <memset>:
 800a244:	4402      	add	r2, r0
 800a246:	4603      	mov	r3, r0
 800a248:	4293      	cmp	r3, r2
 800a24a:	d100      	bne.n	800a24e <memset+0xa>
 800a24c:	4770      	bx	lr
 800a24e:	f803 1b01 	strb.w	r1, [r3], #1
 800a252:	e7f9      	b.n	800a248 <memset+0x4>

0800a254 <_free_r>:
 800a254:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a256:	2900      	cmp	r1, #0
 800a258:	d044      	beq.n	800a2e4 <_free_r+0x90>
 800a25a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a25e:	9001      	str	r0, [sp, #4]
 800a260:	2b00      	cmp	r3, #0
 800a262:	f1a1 0404 	sub.w	r4, r1, #4
 800a266:	bfb8      	it	lt
 800a268:	18e4      	addlt	r4, r4, r3
 800a26a:	f000 f96f 	bl	800a54c <__malloc_lock>
 800a26e:	4a1e      	ldr	r2, [pc, #120]	; (800a2e8 <_free_r+0x94>)
 800a270:	9801      	ldr	r0, [sp, #4]
 800a272:	6813      	ldr	r3, [r2, #0]
 800a274:	b933      	cbnz	r3, 800a284 <_free_r+0x30>
 800a276:	6063      	str	r3, [r4, #4]
 800a278:	6014      	str	r4, [r2, #0]
 800a27a:	b003      	add	sp, #12
 800a27c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a280:	f000 b96a 	b.w	800a558 <__malloc_unlock>
 800a284:	42a3      	cmp	r3, r4
 800a286:	d908      	bls.n	800a29a <_free_r+0x46>
 800a288:	6825      	ldr	r5, [r4, #0]
 800a28a:	1961      	adds	r1, r4, r5
 800a28c:	428b      	cmp	r3, r1
 800a28e:	bf01      	itttt	eq
 800a290:	6819      	ldreq	r1, [r3, #0]
 800a292:	685b      	ldreq	r3, [r3, #4]
 800a294:	1949      	addeq	r1, r1, r5
 800a296:	6021      	streq	r1, [r4, #0]
 800a298:	e7ed      	b.n	800a276 <_free_r+0x22>
 800a29a:	461a      	mov	r2, r3
 800a29c:	685b      	ldr	r3, [r3, #4]
 800a29e:	b10b      	cbz	r3, 800a2a4 <_free_r+0x50>
 800a2a0:	42a3      	cmp	r3, r4
 800a2a2:	d9fa      	bls.n	800a29a <_free_r+0x46>
 800a2a4:	6811      	ldr	r1, [r2, #0]
 800a2a6:	1855      	adds	r5, r2, r1
 800a2a8:	42a5      	cmp	r5, r4
 800a2aa:	d10b      	bne.n	800a2c4 <_free_r+0x70>
 800a2ac:	6824      	ldr	r4, [r4, #0]
 800a2ae:	4421      	add	r1, r4
 800a2b0:	1854      	adds	r4, r2, r1
 800a2b2:	42a3      	cmp	r3, r4
 800a2b4:	6011      	str	r1, [r2, #0]
 800a2b6:	d1e0      	bne.n	800a27a <_free_r+0x26>
 800a2b8:	681c      	ldr	r4, [r3, #0]
 800a2ba:	685b      	ldr	r3, [r3, #4]
 800a2bc:	6053      	str	r3, [r2, #4]
 800a2be:	4421      	add	r1, r4
 800a2c0:	6011      	str	r1, [r2, #0]
 800a2c2:	e7da      	b.n	800a27a <_free_r+0x26>
 800a2c4:	d902      	bls.n	800a2cc <_free_r+0x78>
 800a2c6:	230c      	movs	r3, #12
 800a2c8:	6003      	str	r3, [r0, #0]
 800a2ca:	e7d6      	b.n	800a27a <_free_r+0x26>
 800a2cc:	6825      	ldr	r5, [r4, #0]
 800a2ce:	1961      	adds	r1, r4, r5
 800a2d0:	428b      	cmp	r3, r1
 800a2d2:	bf04      	itt	eq
 800a2d4:	6819      	ldreq	r1, [r3, #0]
 800a2d6:	685b      	ldreq	r3, [r3, #4]
 800a2d8:	6063      	str	r3, [r4, #4]
 800a2da:	bf04      	itt	eq
 800a2dc:	1949      	addeq	r1, r1, r5
 800a2de:	6021      	streq	r1, [r4, #0]
 800a2e0:	6054      	str	r4, [r2, #4]
 800a2e2:	e7ca      	b.n	800a27a <_free_r+0x26>
 800a2e4:	b003      	add	sp, #12
 800a2e6:	bd30      	pop	{r4, r5, pc}
 800a2e8:	20000a88 	.word	0x20000a88

0800a2ec <sbrk_aligned>:
 800a2ec:	b570      	push	{r4, r5, r6, lr}
 800a2ee:	4e0e      	ldr	r6, [pc, #56]	; (800a328 <sbrk_aligned+0x3c>)
 800a2f0:	460c      	mov	r4, r1
 800a2f2:	6831      	ldr	r1, [r6, #0]
 800a2f4:	4605      	mov	r5, r0
 800a2f6:	b911      	cbnz	r1, 800a2fe <sbrk_aligned+0x12>
 800a2f8:	f000 f88c 	bl	800a414 <_sbrk_r>
 800a2fc:	6030      	str	r0, [r6, #0]
 800a2fe:	4621      	mov	r1, r4
 800a300:	4628      	mov	r0, r5
 800a302:	f000 f887 	bl	800a414 <_sbrk_r>
 800a306:	1c43      	adds	r3, r0, #1
 800a308:	d00a      	beq.n	800a320 <sbrk_aligned+0x34>
 800a30a:	1cc4      	adds	r4, r0, #3
 800a30c:	f024 0403 	bic.w	r4, r4, #3
 800a310:	42a0      	cmp	r0, r4
 800a312:	d007      	beq.n	800a324 <sbrk_aligned+0x38>
 800a314:	1a21      	subs	r1, r4, r0
 800a316:	4628      	mov	r0, r5
 800a318:	f000 f87c 	bl	800a414 <_sbrk_r>
 800a31c:	3001      	adds	r0, #1
 800a31e:	d101      	bne.n	800a324 <sbrk_aligned+0x38>
 800a320:	f04f 34ff 	mov.w	r4, #4294967295
 800a324:	4620      	mov	r0, r4
 800a326:	bd70      	pop	{r4, r5, r6, pc}
 800a328:	20000a8c 	.word	0x20000a8c

0800a32c <_malloc_r>:
 800a32c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a330:	1ccd      	adds	r5, r1, #3
 800a332:	f025 0503 	bic.w	r5, r5, #3
 800a336:	3508      	adds	r5, #8
 800a338:	2d0c      	cmp	r5, #12
 800a33a:	bf38      	it	cc
 800a33c:	250c      	movcc	r5, #12
 800a33e:	2d00      	cmp	r5, #0
 800a340:	4607      	mov	r7, r0
 800a342:	db01      	blt.n	800a348 <_malloc_r+0x1c>
 800a344:	42a9      	cmp	r1, r5
 800a346:	d905      	bls.n	800a354 <_malloc_r+0x28>
 800a348:	230c      	movs	r3, #12
 800a34a:	603b      	str	r3, [r7, #0]
 800a34c:	2600      	movs	r6, #0
 800a34e:	4630      	mov	r0, r6
 800a350:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a354:	4e2e      	ldr	r6, [pc, #184]	; (800a410 <_malloc_r+0xe4>)
 800a356:	f000 f8f9 	bl	800a54c <__malloc_lock>
 800a35a:	6833      	ldr	r3, [r6, #0]
 800a35c:	461c      	mov	r4, r3
 800a35e:	bb34      	cbnz	r4, 800a3ae <_malloc_r+0x82>
 800a360:	4629      	mov	r1, r5
 800a362:	4638      	mov	r0, r7
 800a364:	f7ff ffc2 	bl	800a2ec <sbrk_aligned>
 800a368:	1c43      	adds	r3, r0, #1
 800a36a:	4604      	mov	r4, r0
 800a36c:	d14d      	bne.n	800a40a <_malloc_r+0xde>
 800a36e:	6834      	ldr	r4, [r6, #0]
 800a370:	4626      	mov	r6, r4
 800a372:	2e00      	cmp	r6, #0
 800a374:	d140      	bne.n	800a3f8 <_malloc_r+0xcc>
 800a376:	6823      	ldr	r3, [r4, #0]
 800a378:	4631      	mov	r1, r6
 800a37a:	4638      	mov	r0, r7
 800a37c:	eb04 0803 	add.w	r8, r4, r3
 800a380:	f000 f848 	bl	800a414 <_sbrk_r>
 800a384:	4580      	cmp	r8, r0
 800a386:	d13a      	bne.n	800a3fe <_malloc_r+0xd2>
 800a388:	6821      	ldr	r1, [r4, #0]
 800a38a:	3503      	adds	r5, #3
 800a38c:	1a6d      	subs	r5, r5, r1
 800a38e:	f025 0503 	bic.w	r5, r5, #3
 800a392:	3508      	adds	r5, #8
 800a394:	2d0c      	cmp	r5, #12
 800a396:	bf38      	it	cc
 800a398:	250c      	movcc	r5, #12
 800a39a:	4629      	mov	r1, r5
 800a39c:	4638      	mov	r0, r7
 800a39e:	f7ff ffa5 	bl	800a2ec <sbrk_aligned>
 800a3a2:	3001      	adds	r0, #1
 800a3a4:	d02b      	beq.n	800a3fe <_malloc_r+0xd2>
 800a3a6:	6823      	ldr	r3, [r4, #0]
 800a3a8:	442b      	add	r3, r5
 800a3aa:	6023      	str	r3, [r4, #0]
 800a3ac:	e00e      	b.n	800a3cc <_malloc_r+0xa0>
 800a3ae:	6822      	ldr	r2, [r4, #0]
 800a3b0:	1b52      	subs	r2, r2, r5
 800a3b2:	d41e      	bmi.n	800a3f2 <_malloc_r+0xc6>
 800a3b4:	2a0b      	cmp	r2, #11
 800a3b6:	d916      	bls.n	800a3e6 <_malloc_r+0xba>
 800a3b8:	1961      	adds	r1, r4, r5
 800a3ba:	42a3      	cmp	r3, r4
 800a3bc:	6025      	str	r5, [r4, #0]
 800a3be:	bf18      	it	ne
 800a3c0:	6059      	strne	r1, [r3, #4]
 800a3c2:	6863      	ldr	r3, [r4, #4]
 800a3c4:	bf08      	it	eq
 800a3c6:	6031      	streq	r1, [r6, #0]
 800a3c8:	5162      	str	r2, [r4, r5]
 800a3ca:	604b      	str	r3, [r1, #4]
 800a3cc:	4638      	mov	r0, r7
 800a3ce:	f104 060b 	add.w	r6, r4, #11
 800a3d2:	f000 f8c1 	bl	800a558 <__malloc_unlock>
 800a3d6:	f026 0607 	bic.w	r6, r6, #7
 800a3da:	1d23      	adds	r3, r4, #4
 800a3dc:	1af2      	subs	r2, r6, r3
 800a3de:	d0b6      	beq.n	800a34e <_malloc_r+0x22>
 800a3e0:	1b9b      	subs	r3, r3, r6
 800a3e2:	50a3      	str	r3, [r4, r2]
 800a3e4:	e7b3      	b.n	800a34e <_malloc_r+0x22>
 800a3e6:	6862      	ldr	r2, [r4, #4]
 800a3e8:	42a3      	cmp	r3, r4
 800a3ea:	bf0c      	ite	eq
 800a3ec:	6032      	streq	r2, [r6, #0]
 800a3ee:	605a      	strne	r2, [r3, #4]
 800a3f0:	e7ec      	b.n	800a3cc <_malloc_r+0xa0>
 800a3f2:	4623      	mov	r3, r4
 800a3f4:	6864      	ldr	r4, [r4, #4]
 800a3f6:	e7b2      	b.n	800a35e <_malloc_r+0x32>
 800a3f8:	4634      	mov	r4, r6
 800a3fa:	6876      	ldr	r6, [r6, #4]
 800a3fc:	e7b9      	b.n	800a372 <_malloc_r+0x46>
 800a3fe:	230c      	movs	r3, #12
 800a400:	603b      	str	r3, [r7, #0]
 800a402:	4638      	mov	r0, r7
 800a404:	f000 f8a8 	bl	800a558 <__malloc_unlock>
 800a408:	e7a1      	b.n	800a34e <_malloc_r+0x22>
 800a40a:	6025      	str	r5, [r4, #0]
 800a40c:	e7de      	b.n	800a3cc <_malloc_r+0xa0>
 800a40e:	bf00      	nop
 800a410:	20000a88 	.word	0x20000a88

0800a414 <_sbrk_r>:
 800a414:	b538      	push	{r3, r4, r5, lr}
 800a416:	4d06      	ldr	r5, [pc, #24]	; (800a430 <_sbrk_r+0x1c>)
 800a418:	2300      	movs	r3, #0
 800a41a:	4604      	mov	r4, r0
 800a41c:	4608      	mov	r0, r1
 800a41e:	602b      	str	r3, [r5, #0]
 800a420:	f7f8 f95e 	bl	80026e0 <_sbrk>
 800a424:	1c43      	adds	r3, r0, #1
 800a426:	d102      	bne.n	800a42e <_sbrk_r+0x1a>
 800a428:	682b      	ldr	r3, [r5, #0]
 800a42a:	b103      	cbz	r3, 800a42e <_sbrk_r+0x1a>
 800a42c:	6023      	str	r3, [r4, #0]
 800a42e:	bd38      	pop	{r3, r4, r5, pc}
 800a430:	20000a90 	.word	0x20000a90

0800a434 <_strtol_l.constprop.0>:
 800a434:	2b01      	cmp	r3, #1
 800a436:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a43a:	d001      	beq.n	800a440 <_strtol_l.constprop.0+0xc>
 800a43c:	2b24      	cmp	r3, #36	; 0x24
 800a43e:	d906      	bls.n	800a44e <_strtol_l.constprop.0+0x1a>
 800a440:	f7ff fec6 	bl	800a1d0 <__errno>
 800a444:	2316      	movs	r3, #22
 800a446:	6003      	str	r3, [r0, #0]
 800a448:	2000      	movs	r0, #0
 800a44a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a44e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800a534 <_strtol_l.constprop.0+0x100>
 800a452:	460d      	mov	r5, r1
 800a454:	462e      	mov	r6, r5
 800a456:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a45a:	f814 700c 	ldrb.w	r7, [r4, ip]
 800a45e:	f017 0708 	ands.w	r7, r7, #8
 800a462:	d1f7      	bne.n	800a454 <_strtol_l.constprop.0+0x20>
 800a464:	2c2d      	cmp	r4, #45	; 0x2d
 800a466:	d132      	bne.n	800a4ce <_strtol_l.constprop.0+0x9a>
 800a468:	782c      	ldrb	r4, [r5, #0]
 800a46a:	2701      	movs	r7, #1
 800a46c:	1cb5      	adds	r5, r6, #2
 800a46e:	2b00      	cmp	r3, #0
 800a470:	d05b      	beq.n	800a52a <_strtol_l.constprop.0+0xf6>
 800a472:	2b10      	cmp	r3, #16
 800a474:	d109      	bne.n	800a48a <_strtol_l.constprop.0+0x56>
 800a476:	2c30      	cmp	r4, #48	; 0x30
 800a478:	d107      	bne.n	800a48a <_strtol_l.constprop.0+0x56>
 800a47a:	782c      	ldrb	r4, [r5, #0]
 800a47c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800a480:	2c58      	cmp	r4, #88	; 0x58
 800a482:	d14d      	bne.n	800a520 <_strtol_l.constprop.0+0xec>
 800a484:	786c      	ldrb	r4, [r5, #1]
 800a486:	2310      	movs	r3, #16
 800a488:	3502      	adds	r5, #2
 800a48a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800a48e:	f108 38ff 	add.w	r8, r8, #4294967295
 800a492:	f04f 0c00 	mov.w	ip, #0
 800a496:	fbb8 f9f3 	udiv	r9, r8, r3
 800a49a:	4666      	mov	r6, ip
 800a49c:	fb03 8a19 	mls	sl, r3, r9, r8
 800a4a0:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800a4a4:	f1be 0f09 	cmp.w	lr, #9
 800a4a8:	d816      	bhi.n	800a4d8 <_strtol_l.constprop.0+0xa4>
 800a4aa:	4674      	mov	r4, lr
 800a4ac:	42a3      	cmp	r3, r4
 800a4ae:	dd24      	ble.n	800a4fa <_strtol_l.constprop.0+0xc6>
 800a4b0:	f1bc 0f00 	cmp.w	ip, #0
 800a4b4:	db1e      	blt.n	800a4f4 <_strtol_l.constprop.0+0xc0>
 800a4b6:	45b1      	cmp	r9, r6
 800a4b8:	d31c      	bcc.n	800a4f4 <_strtol_l.constprop.0+0xc0>
 800a4ba:	d101      	bne.n	800a4c0 <_strtol_l.constprop.0+0x8c>
 800a4bc:	45a2      	cmp	sl, r4
 800a4be:	db19      	blt.n	800a4f4 <_strtol_l.constprop.0+0xc0>
 800a4c0:	fb06 4603 	mla	r6, r6, r3, r4
 800a4c4:	f04f 0c01 	mov.w	ip, #1
 800a4c8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a4cc:	e7e8      	b.n	800a4a0 <_strtol_l.constprop.0+0x6c>
 800a4ce:	2c2b      	cmp	r4, #43	; 0x2b
 800a4d0:	bf04      	itt	eq
 800a4d2:	782c      	ldrbeq	r4, [r5, #0]
 800a4d4:	1cb5      	addeq	r5, r6, #2
 800a4d6:	e7ca      	b.n	800a46e <_strtol_l.constprop.0+0x3a>
 800a4d8:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800a4dc:	f1be 0f19 	cmp.w	lr, #25
 800a4e0:	d801      	bhi.n	800a4e6 <_strtol_l.constprop.0+0xb2>
 800a4e2:	3c37      	subs	r4, #55	; 0x37
 800a4e4:	e7e2      	b.n	800a4ac <_strtol_l.constprop.0+0x78>
 800a4e6:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800a4ea:	f1be 0f19 	cmp.w	lr, #25
 800a4ee:	d804      	bhi.n	800a4fa <_strtol_l.constprop.0+0xc6>
 800a4f0:	3c57      	subs	r4, #87	; 0x57
 800a4f2:	e7db      	b.n	800a4ac <_strtol_l.constprop.0+0x78>
 800a4f4:	f04f 3cff 	mov.w	ip, #4294967295
 800a4f8:	e7e6      	b.n	800a4c8 <_strtol_l.constprop.0+0x94>
 800a4fa:	f1bc 0f00 	cmp.w	ip, #0
 800a4fe:	da05      	bge.n	800a50c <_strtol_l.constprop.0+0xd8>
 800a500:	2322      	movs	r3, #34	; 0x22
 800a502:	6003      	str	r3, [r0, #0]
 800a504:	4646      	mov	r6, r8
 800a506:	b942      	cbnz	r2, 800a51a <_strtol_l.constprop.0+0xe6>
 800a508:	4630      	mov	r0, r6
 800a50a:	e79e      	b.n	800a44a <_strtol_l.constprop.0+0x16>
 800a50c:	b107      	cbz	r7, 800a510 <_strtol_l.constprop.0+0xdc>
 800a50e:	4276      	negs	r6, r6
 800a510:	2a00      	cmp	r2, #0
 800a512:	d0f9      	beq.n	800a508 <_strtol_l.constprop.0+0xd4>
 800a514:	f1bc 0f00 	cmp.w	ip, #0
 800a518:	d000      	beq.n	800a51c <_strtol_l.constprop.0+0xe8>
 800a51a:	1e69      	subs	r1, r5, #1
 800a51c:	6011      	str	r1, [r2, #0]
 800a51e:	e7f3      	b.n	800a508 <_strtol_l.constprop.0+0xd4>
 800a520:	2430      	movs	r4, #48	; 0x30
 800a522:	2b00      	cmp	r3, #0
 800a524:	d1b1      	bne.n	800a48a <_strtol_l.constprop.0+0x56>
 800a526:	2308      	movs	r3, #8
 800a528:	e7af      	b.n	800a48a <_strtol_l.constprop.0+0x56>
 800a52a:	2c30      	cmp	r4, #48	; 0x30
 800a52c:	d0a5      	beq.n	800a47a <_strtol_l.constprop.0+0x46>
 800a52e:	230a      	movs	r3, #10
 800a530:	e7ab      	b.n	800a48a <_strtol_l.constprop.0+0x56>
 800a532:	bf00      	nop
 800a534:	0800b3e1 	.word	0x0800b3e1

0800a538 <strtol>:
 800a538:	4613      	mov	r3, r2
 800a53a:	460a      	mov	r2, r1
 800a53c:	4601      	mov	r1, r0
 800a53e:	4802      	ldr	r0, [pc, #8]	; (800a548 <strtol+0x10>)
 800a540:	6800      	ldr	r0, [r0, #0]
 800a542:	f7ff bf77 	b.w	800a434 <_strtol_l.constprop.0>
 800a546:	bf00      	nop
 800a548:	20000030 	.word	0x20000030

0800a54c <__malloc_lock>:
 800a54c:	4801      	ldr	r0, [pc, #4]	; (800a554 <__malloc_lock+0x8>)
 800a54e:	f000 b809 	b.w	800a564 <__retarget_lock_acquire_recursive>
 800a552:	bf00      	nop
 800a554:	20000a94 	.word	0x20000a94

0800a558 <__malloc_unlock>:
 800a558:	4801      	ldr	r0, [pc, #4]	; (800a560 <__malloc_unlock+0x8>)
 800a55a:	f000 b804 	b.w	800a566 <__retarget_lock_release_recursive>
 800a55e:	bf00      	nop
 800a560:	20000a94 	.word	0x20000a94

0800a564 <__retarget_lock_acquire_recursive>:
 800a564:	4770      	bx	lr

0800a566 <__retarget_lock_release_recursive>:
 800a566:	4770      	bx	lr

0800a568 <pow>:
 800a568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a56a:	ed2d 8b02 	vpush	{d8}
 800a56e:	eeb0 8a40 	vmov.f32	s16, s0
 800a572:	eef0 8a60 	vmov.f32	s17, s1
 800a576:	ec55 4b11 	vmov	r4, r5, d1
 800a57a:	f000 f865 	bl	800a648 <__ieee754_pow>
 800a57e:	4622      	mov	r2, r4
 800a580:	462b      	mov	r3, r5
 800a582:	4620      	mov	r0, r4
 800a584:	4629      	mov	r1, r5
 800a586:	ec57 6b10 	vmov	r6, r7, d0
 800a58a:	f7f6 fa7b 	bl	8000a84 <__aeabi_dcmpun>
 800a58e:	2800      	cmp	r0, #0
 800a590:	d13b      	bne.n	800a60a <pow+0xa2>
 800a592:	ec51 0b18 	vmov	r0, r1, d8
 800a596:	2200      	movs	r2, #0
 800a598:	2300      	movs	r3, #0
 800a59a:	f7f6 fa41 	bl	8000a20 <__aeabi_dcmpeq>
 800a59e:	b1b8      	cbz	r0, 800a5d0 <pow+0x68>
 800a5a0:	2200      	movs	r2, #0
 800a5a2:	2300      	movs	r3, #0
 800a5a4:	4620      	mov	r0, r4
 800a5a6:	4629      	mov	r1, r5
 800a5a8:	f7f6 fa3a 	bl	8000a20 <__aeabi_dcmpeq>
 800a5ac:	2800      	cmp	r0, #0
 800a5ae:	d146      	bne.n	800a63e <pow+0xd6>
 800a5b0:	ec45 4b10 	vmov	d0, r4, r5
 800a5b4:	f000 fe61 	bl	800b27a <finite>
 800a5b8:	b338      	cbz	r0, 800a60a <pow+0xa2>
 800a5ba:	2200      	movs	r2, #0
 800a5bc:	2300      	movs	r3, #0
 800a5be:	4620      	mov	r0, r4
 800a5c0:	4629      	mov	r1, r5
 800a5c2:	f7f6 fa37 	bl	8000a34 <__aeabi_dcmplt>
 800a5c6:	b300      	cbz	r0, 800a60a <pow+0xa2>
 800a5c8:	f7ff fe02 	bl	800a1d0 <__errno>
 800a5cc:	2322      	movs	r3, #34	; 0x22
 800a5ce:	e01b      	b.n	800a608 <pow+0xa0>
 800a5d0:	ec47 6b10 	vmov	d0, r6, r7
 800a5d4:	f000 fe51 	bl	800b27a <finite>
 800a5d8:	b9e0      	cbnz	r0, 800a614 <pow+0xac>
 800a5da:	eeb0 0a48 	vmov.f32	s0, s16
 800a5de:	eef0 0a68 	vmov.f32	s1, s17
 800a5e2:	f000 fe4a 	bl	800b27a <finite>
 800a5e6:	b1a8      	cbz	r0, 800a614 <pow+0xac>
 800a5e8:	ec45 4b10 	vmov	d0, r4, r5
 800a5ec:	f000 fe45 	bl	800b27a <finite>
 800a5f0:	b180      	cbz	r0, 800a614 <pow+0xac>
 800a5f2:	4632      	mov	r2, r6
 800a5f4:	463b      	mov	r3, r7
 800a5f6:	4630      	mov	r0, r6
 800a5f8:	4639      	mov	r1, r7
 800a5fa:	f7f6 fa43 	bl	8000a84 <__aeabi_dcmpun>
 800a5fe:	2800      	cmp	r0, #0
 800a600:	d0e2      	beq.n	800a5c8 <pow+0x60>
 800a602:	f7ff fde5 	bl	800a1d0 <__errno>
 800a606:	2321      	movs	r3, #33	; 0x21
 800a608:	6003      	str	r3, [r0, #0]
 800a60a:	ecbd 8b02 	vpop	{d8}
 800a60e:	ec47 6b10 	vmov	d0, r6, r7
 800a612:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a614:	2200      	movs	r2, #0
 800a616:	2300      	movs	r3, #0
 800a618:	4630      	mov	r0, r6
 800a61a:	4639      	mov	r1, r7
 800a61c:	f7f6 fa00 	bl	8000a20 <__aeabi_dcmpeq>
 800a620:	2800      	cmp	r0, #0
 800a622:	d0f2      	beq.n	800a60a <pow+0xa2>
 800a624:	eeb0 0a48 	vmov.f32	s0, s16
 800a628:	eef0 0a68 	vmov.f32	s1, s17
 800a62c:	f000 fe25 	bl	800b27a <finite>
 800a630:	2800      	cmp	r0, #0
 800a632:	d0ea      	beq.n	800a60a <pow+0xa2>
 800a634:	ec45 4b10 	vmov	d0, r4, r5
 800a638:	f000 fe1f 	bl	800b27a <finite>
 800a63c:	e7c3      	b.n	800a5c6 <pow+0x5e>
 800a63e:	4f01      	ldr	r7, [pc, #4]	; (800a644 <pow+0xdc>)
 800a640:	2600      	movs	r6, #0
 800a642:	e7e2      	b.n	800a60a <pow+0xa2>
 800a644:	3ff00000 	.word	0x3ff00000

0800a648 <__ieee754_pow>:
 800a648:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a64c:	ed2d 8b06 	vpush	{d8-d10}
 800a650:	b089      	sub	sp, #36	; 0x24
 800a652:	ed8d 1b00 	vstr	d1, [sp]
 800a656:	e9dd 2900 	ldrd	r2, r9, [sp]
 800a65a:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800a65e:	ea58 0102 	orrs.w	r1, r8, r2
 800a662:	ec57 6b10 	vmov	r6, r7, d0
 800a666:	d115      	bne.n	800a694 <__ieee754_pow+0x4c>
 800a668:	19b3      	adds	r3, r6, r6
 800a66a:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800a66e:	4152      	adcs	r2, r2
 800a670:	4299      	cmp	r1, r3
 800a672:	4b89      	ldr	r3, [pc, #548]	; (800a898 <__ieee754_pow+0x250>)
 800a674:	4193      	sbcs	r3, r2
 800a676:	f080 84d2 	bcs.w	800b01e <__ieee754_pow+0x9d6>
 800a67a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a67e:	4630      	mov	r0, r6
 800a680:	4639      	mov	r1, r7
 800a682:	f7f5 fdaf 	bl	80001e4 <__adddf3>
 800a686:	ec41 0b10 	vmov	d0, r0, r1
 800a68a:	b009      	add	sp, #36	; 0x24
 800a68c:	ecbd 8b06 	vpop	{d8-d10}
 800a690:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a694:	4b81      	ldr	r3, [pc, #516]	; (800a89c <__ieee754_pow+0x254>)
 800a696:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800a69a:	429c      	cmp	r4, r3
 800a69c:	ee10 aa10 	vmov	sl, s0
 800a6a0:	463d      	mov	r5, r7
 800a6a2:	dc06      	bgt.n	800a6b2 <__ieee754_pow+0x6a>
 800a6a4:	d101      	bne.n	800a6aa <__ieee754_pow+0x62>
 800a6a6:	2e00      	cmp	r6, #0
 800a6a8:	d1e7      	bne.n	800a67a <__ieee754_pow+0x32>
 800a6aa:	4598      	cmp	r8, r3
 800a6ac:	dc01      	bgt.n	800a6b2 <__ieee754_pow+0x6a>
 800a6ae:	d10f      	bne.n	800a6d0 <__ieee754_pow+0x88>
 800a6b0:	b172      	cbz	r2, 800a6d0 <__ieee754_pow+0x88>
 800a6b2:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800a6b6:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800a6ba:	ea55 050a 	orrs.w	r5, r5, sl
 800a6be:	d1dc      	bne.n	800a67a <__ieee754_pow+0x32>
 800a6c0:	e9dd 3200 	ldrd	r3, r2, [sp]
 800a6c4:	18db      	adds	r3, r3, r3
 800a6c6:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800a6ca:	4152      	adcs	r2, r2
 800a6cc:	429d      	cmp	r5, r3
 800a6ce:	e7d0      	b.n	800a672 <__ieee754_pow+0x2a>
 800a6d0:	2d00      	cmp	r5, #0
 800a6d2:	da3b      	bge.n	800a74c <__ieee754_pow+0x104>
 800a6d4:	4b72      	ldr	r3, [pc, #456]	; (800a8a0 <__ieee754_pow+0x258>)
 800a6d6:	4598      	cmp	r8, r3
 800a6d8:	dc51      	bgt.n	800a77e <__ieee754_pow+0x136>
 800a6da:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800a6de:	4598      	cmp	r8, r3
 800a6e0:	f340 84ac 	ble.w	800b03c <__ieee754_pow+0x9f4>
 800a6e4:	ea4f 5328 	mov.w	r3, r8, asr #20
 800a6e8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800a6ec:	2b14      	cmp	r3, #20
 800a6ee:	dd0f      	ble.n	800a710 <__ieee754_pow+0xc8>
 800a6f0:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800a6f4:	fa22 f103 	lsr.w	r1, r2, r3
 800a6f8:	fa01 f303 	lsl.w	r3, r1, r3
 800a6fc:	4293      	cmp	r3, r2
 800a6fe:	f040 849d 	bne.w	800b03c <__ieee754_pow+0x9f4>
 800a702:	f001 0101 	and.w	r1, r1, #1
 800a706:	f1c1 0302 	rsb	r3, r1, #2
 800a70a:	9304      	str	r3, [sp, #16]
 800a70c:	b182      	cbz	r2, 800a730 <__ieee754_pow+0xe8>
 800a70e:	e05f      	b.n	800a7d0 <__ieee754_pow+0x188>
 800a710:	2a00      	cmp	r2, #0
 800a712:	d15b      	bne.n	800a7cc <__ieee754_pow+0x184>
 800a714:	f1c3 0314 	rsb	r3, r3, #20
 800a718:	fa48 f103 	asr.w	r1, r8, r3
 800a71c:	fa01 f303 	lsl.w	r3, r1, r3
 800a720:	4543      	cmp	r3, r8
 800a722:	f040 8488 	bne.w	800b036 <__ieee754_pow+0x9ee>
 800a726:	f001 0101 	and.w	r1, r1, #1
 800a72a:	f1c1 0302 	rsb	r3, r1, #2
 800a72e:	9304      	str	r3, [sp, #16]
 800a730:	4b5c      	ldr	r3, [pc, #368]	; (800a8a4 <__ieee754_pow+0x25c>)
 800a732:	4598      	cmp	r8, r3
 800a734:	d132      	bne.n	800a79c <__ieee754_pow+0x154>
 800a736:	f1b9 0f00 	cmp.w	r9, #0
 800a73a:	f280 8478 	bge.w	800b02e <__ieee754_pow+0x9e6>
 800a73e:	4959      	ldr	r1, [pc, #356]	; (800a8a4 <__ieee754_pow+0x25c>)
 800a740:	4632      	mov	r2, r6
 800a742:	463b      	mov	r3, r7
 800a744:	2000      	movs	r0, #0
 800a746:	f7f6 f82d 	bl	80007a4 <__aeabi_ddiv>
 800a74a:	e79c      	b.n	800a686 <__ieee754_pow+0x3e>
 800a74c:	2300      	movs	r3, #0
 800a74e:	9304      	str	r3, [sp, #16]
 800a750:	2a00      	cmp	r2, #0
 800a752:	d13d      	bne.n	800a7d0 <__ieee754_pow+0x188>
 800a754:	4b51      	ldr	r3, [pc, #324]	; (800a89c <__ieee754_pow+0x254>)
 800a756:	4598      	cmp	r8, r3
 800a758:	d1ea      	bne.n	800a730 <__ieee754_pow+0xe8>
 800a75a:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800a75e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800a762:	ea53 030a 	orrs.w	r3, r3, sl
 800a766:	f000 845a 	beq.w	800b01e <__ieee754_pow+0x9d6>
 800a76a:	4b4f      	ldr	r3, [pc, #316]	; (800a8a8 <__ieee754_pow+0x260>)
 800a76c:	429c      	cmp	r4, r3
 800a76e:	dd08      	ble.n	800a782 <__ieee754_pow+0x13a>
 800a770:	f1b9 0f00 	cmp.w	r9, #0
 800a774:	f2c0 8457 	blt.w	800b026 <__ieee754_pow+0x9de>
 800a778:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a77c:	e783      	b.n	800a686 <__ieee754_pow+0x3e>
 800a77e:	2302      	movs	r3, #2
 800a780:	e7e5      	b.n	800a74e <__ieee754_pow+0x106>
 800a782:	f1b9 0f00 	cmp.w	r9, #0
 800a786:	f04f 0000 	mov.w	r0, #0
 800a78a:	f04f 0100 	mov.w	r1, #0
 800a78e:	f6bf af7a 	bge.w	800a686 <__ieee754_pow+0x3e>
 800a792:	e9dd 0300 	ldrd	r0, r3, [sp]
 800a796:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800a79a:	e774      	b.n	800a686 <__ieee754_pow+0x3e>
 800a79c:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800a7a0:	d106      	bne.n	800a7b0 <__ieee754_pow+0x168>
 800a7a2:	4632      	mov	r2, r6
 800a7a4:	463b      	mov	r3, r7
 800a7a6:	4630      	mov	r0, r6
 800a7a8:	4639      	mov	r1, r7
 800a7aa:	f7f5 fed1 	bl	8000550 <__aeabi_dmul>
 800a7ae:	e76a      	b.n	800a686 <__ieee754_pow+0x3e>
 800a7b0:	4b3e      	ldr	r3, [pc, #248]	; (800a8ac <__ieee754_pow+0x264>)
 800a7b2:	4599      	cmp	r9, r3
 800a7b4:	d10c      	bne.n	800a7d0 <__ieee754_pow+0x188>
 800a7b6:	2d00      	cmp	r5, #0
 800a7b8:	db0a      	blt.n	800a7d0 <__ieee754_pow+0x188>
 800a7ba:	ec47 6b10 	vmov	d0, r6, r7
 800a7be:	b009      	add	sp, #36	; 0x24
 800a7c0:	ecbd 8b06 	vpop	{d8-d10}
 800a7c4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7c8:	f000 bc6c 	b.w	800b0a4 <__ieee754_sqrt>
 800a7cc:	2300      	movs	r3, #0
 800a7ce:	9304      	str	r3, [sp, #16]
 800a7d0:	ec47 6b10 	vmov	d0, r6, r7
 800a7d4:	f000 fd48 	bl	800b268 <fabs>
 800a7d8:	ec51 0b10 	vmov	r0, r1, d0
 800a7dc:	f1ba 0f00 	cmp.w	sl, #0
 800a7e0:	d129      	bne.n	800a836 <__ieee754_pow+0x1ee>
 800a7e2:	b124      	cbz	r4, 800a7ee <__ieee754_pow+0x1a6>
 800a7e4:	4b2f      	ldr	r3, [pc, #188]	; (800a8a4 <__ieee754_pow+0x25c>)
 800a7e6:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800a7ea:	429a      	cmp	r2, r3
 800a7ec:	d123      	bne.n	800a836 <__ieee754_pow+0x1ee>
 800a7ee:	f1b9 0f00 	cmp.w	r9, #0
 800a7f2:	da05      	bge.n	800a800 <__ieee754_pow+0x1b8>
 800a7f4:	4602      	mov	r2, r0
 800a7f6:	460b      	mov	r3, r1
 800a7f8:	2000      	movs	r0, #0
 800a7fa:	492a      	ldr	r1, [pc, #168]	; (800a8a4 <__ieee754_pow+0x25c>)
 800a7fc:	f7f5 ffd2 	bl	80007a4 <__aeabi_ddiv>
 800a800:	2d00      	cmp	r5, #0
 800a802:	f6bf af40 	bge.w	800a686 <__ieee754_pow+0x3e>
 800a806:	9b04      	ldr	r3, [sp, #16]
 800a808:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800a80c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800a810:	4323      	orrs	r3, r4
 800a812:	d108      	bne.n	800a826 <__ieee754_pow+0x1de>
 800a814:	4602      	mov	r2, r0
 800a816:	460b      	mov	r3, r1
 800a818:	4610      	mov	r0, r2
 800a81a:	4619      	mov	r1, r3
 800a81c:	f7f5 fce0 	bl	80001e0 <__aeabi_dsub>
 800a820:	4602      	mov	r2, r0
 800a822:	460b      	mov	r3, r1
 800a824:	e78f      	b.n	800a746 <__ieee754_pow+0xfe>
 800a826:	9b04      	ldr	r3, [sp, #16]
 800a828:	2b01      	cmp	r3, #1
 800a82a:	f47f af2c 	bne.w	800a686 <__ieee754_pow+0x3e>
 800a82e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a832:	4619      	mov	r1, r3
 800a834:	e727      	b.n	800a686 <__ieee754_pow+0x3e>
 800a836:	0feb      	lsrs	r3, r5, #31
 800a838:	3b01      	subs	r3, #1
 800a83a:	9306      	str	r3, [sp, #24]
 800a83c:	9a06      	ldr	r2, [sp, #24]
 800a83e:	9b04      	ldr	r3, [sp, #16]
 800a840:	4313      	orrs	r3, r2
 800a842:	d102      	bne.n	800a84a <__ieee754_pow+0x202>
 800a844:	4632      	mov	r2, r6
 800a846:	463b      	mov	r3, r7
 800a848:	e7e6      	b.n	800a818 <__ieee754_pow+0x1d0>
 800a84a:	4b19      	ldr	r3, [pc, #100]	; (800a8b0 <__ieee754_pow+0x268>)
 800a84c:	4598      	cmp	r8, r3
 800a84e:	f340 80fb 	ble.w	800aa48 <__ieee754_pow+0x400>
 800a852:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800a856:	4598      	cmp	r8, r3
 800a858:	4b13      	ldr	r3, [pc, #76]	; (800a8a8 <__ieee754_pow+0x260>)
 800a85a:	dd0c      	ble.n	800a876 <__ieee754_pow+0x22e>
 800a85c:	429c      	cmp	r4, r3
 800a85e:	dc0f      	bgt.n	800a880 <__ieee754_pow+0x238>
 800a860:	f1b9 0f00 	cmp.w	r9, #0
 800a864:	da0f      	bge.n	800a886 <__ieee754_pow+0x23e>
 800a866:	2000      	movs	r0, #0
 800a868:	b009      	add	sp, #36	; 0x24
 800a86a:	ecbd 8b06 	vpop	{d8-d10}
 800a86e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a872:	f000 bcf0 	b.w	800b256 <__math_oflow>
 800a876:	429c      	cmp	r4, r3
 800a878:	dbf2      	blt.n	800a860 <__ieee754_pow+0x218>
 800a87a:	4b0a      	ldr	r3, [pc, #40]	; (800a8a4 <__ieee754_pow+0x25c>)
 800a87c:	429c      	cmp	r4, r3
 800a87e:	dd19      	ble.n	800a8b4 <__ieee754_pow+0x26c>
 800a880:	f1b9 0f00 	cmp.w	r9, #0
 800a884:	dcef      	bgt.n	800a866 <__ieee754_pow+0x21e>
 800a886:	2000      	movs	r0, #0
 800a888:	b009      	add	sp, #36	; 0x24
 800a88a:	ecbd 8b06 	vpop	{d8-d10}
 800a88e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a892:	f000 bcd7 	b.w	800b244 <__math_uflow>
 800a896:	bf00      	nop
 800a898:	fff00000 	.word	0xfff00000
 800a89c:	7ff00000 	.word	0x7ff00000
 800a8a0:	433fffff 	.word	0x433fffff
 800a8a4:	3ff00000 	.word	0x3ff00000
 800a8a8:	3fefffff 	.word	0x3fefffff
 800a8ac:	3fe00000 	.word	0x3fe00000
 800a8b0:	41e00000 	.word	0x41e00000
 800a8b4:	4b60      	ldr	r3, [pc, #384]	; (800aa38 <__ieee754_pow+0x3f0>)
 800a8b6:	2200      	movs	r2, #0
 800a8b8:	f7f5 fc92 	bl	80001e0 <__aeabi_dsub>
 800a8bc:	a354      	add	r3, pc, #336	; (adr r3, 800aa10 <__ieee754_pow+0x3c8>)
 800a8be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8c2:	4604      	mov	r4, r0
 800a8c4:	460d      	mov	r5, r1
 800a8c6:	f7f5 fe43 	bl	8000550 <__aeabi_dmul>
 800a8ca:	a353      	add	r3, pc, #332	; (adr r3, 800aa18 <__ieee754_pow+0x3d0>)
 800a8cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8d0:	4606      	mov	r6, r0
 800a8d2:	460f      	mov	r7, r1
 800a8d4:	4620      	mov	r0, r4
 800a8d6:	4629      	mov	r1, r5
 800a8d8:	f7f5 fe3a 	bl	8000550 <__aeabi_dmul>
 800a8dc:	4b57      	ldr	r3, [pc, #348]	; (800aa3c <__ieee754_pow+0x3f4>)
 800a8de:	4682      	mov	sl, r0
 800a8e0:	468b      	mov	fp, r1
 800a8e2:	2200      	movs	r2, #0
 800a8e4:	4620      	mov	r0, r4
 800a8e6:	4629      	mov	r1, r5
 800a8e8:	f7f5 fe32 	bl	8000550 <__aeabi_dmul>
 800a8ec:	4602      	mov	r2, r0
 800a8ee:	460b      	mov	r3, r1
 800a8f0:	a14b      	add	r1, pc, #300	; (adr r1, 800aa20 <__ieee754_pow+0x3d8>)
 800a8f2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a8f6:	f7f5 fc73 	bl	80001e0 <__aeabi_dsub>
 800a8fa:	4622      	mov	r2, r4
 800a8fc:	462b      	mov	r3, r5
 800a8fe:	f7f5 fe27 	bl	8000550 <__aeabi_dmul>
 800a902:	4602      	mov	r2, r0
 800a904:	460b      	mov	r3, r1
 800a906:	2000      	movs	r0, #0
 800a908:	494d      	ldr	r1, [pc, #308]	; (800aa40 <__ieee754_pow+0x3f8>)
 800a90a:	f7f5 fc69 	bl	80001e0 <__aeabi_dsub>
 800a90e:	4622      	mov	r2, r4
 800a910:	4680      	mov	r8, r0
 800a912:	4689      	mov	r9, r1
 800a914:	462b      	mov	r3, r5
 800a916:	4620      	mov	r0, r4
 800a918:	4629      	mov	r1, r5
 800a91a:	f7f5 fe19 	bl	8000550 <__aeabi_dmul>
 800a91e:	4602      	mov	r2, r0
 800a920:	460b      	mov	r3, r1
 800a922:	4640      	mov	r0, r8
 800a924:	4649      	mov	r1, r9
 800a926:	f7f5 fe13 	bl	8000550 <__aeabi_dmul>
 800a92a:	a33f      	add	r3, pc, #252	; (adr r3, 800aa28 <__ieee754_pow+0x3e0>)
 800a92c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a930:	f7f5 fe0e 	bl	8000550 <__aeabi_dmul>
 800a934:	4602      	mov	r2, r0
 800a936:	460b      	mov	r3, r1
 800a938:	4650      	mov	r0, sl
 800a93a:	4659      	mov	r1, fp
 800a93c:	f7f5 fc50 	bl	80001e0 <__aeabi_dsub>
 800a940:	4602      	mov	r2, r0
 800a942:	460b      	mov	r3, r1
 800a944:	4680      	mov	r8, r0
 800a946:	4689      	mov	r9, r1
 800a948:	4630      	mov	r0, r6
 800a94a:	4639      	mov	r1, r7
 800a94c:	f7f5 fc4a 	bl	80001e4 <__adddf3>
 800a950:	2000      	movs	r0, #0
 800a952:	4632      	mov	r2, r6
 800a954:	463b      	mov	r3, r7
 800a956:	4604      	mov	r4, r0
 800a958:	460d      	mov	r5, r1
 800a95a:	f7f5 fc41 	bl	80001e0 <__aeabi_dsub>
 800a95e:	4602      	mov	r2, r0
 800a960:	460b      	mov	r3, r1
 800a962:	4640      	mov	r0, r8
 800a964:	4649      	mov	r1, r9
 800a966:	f7f5 fc3b 	bl	80001e0 <__aeabi_dsub>
 800a96a:	9b04      	ldr	r3, [sp, #16]
 800a96c:	9a06      	ldr	r2, [sp, #24]
 800a96e:	3b01      	subs	r3, #1
 800a970:	4313      	orrs	r3, r2
 800a972:	4682      	mov	sl, r0
 800a974:	468b      	mov	fp, r1
 800a976:	f040 81e7 	bne.w	800ad48 <__ieee754_pow+0x700>
 800a97a:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800aa30 <__ieee754_pow+0x3e8>
 800a97e:	eeb0 8a47 	vmov.f32	s16, s14
 800a982:	eef0 8a67 	vmov.f32	s17, s15
 800a986:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a98a:	2600      	movs	r6, #0
 800a98c:	4632      	mov	r2, r6
 800a98e:	463b      	mov	r3, r7
 800a990:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a994:	f7f5 fc24 	bl	80001e0 <__aeabi_dsub>
 800a998:	4622      	mov	r2, r4
 800a99a:	462b      	mov	r3, r5
 800a99c:	f7f5 fdd8 	bl	8000550 <__aeabi_dmul>
 800a9a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a9a4:	4680      	mov	r8, r0
 800a9a6:	4689      	mov	r9, r1
 800a9a8:	4650      	mov	r0, sl
 800a9aa:	4659      	mov	r1, fp
 800a9ac:	f7f5 fdd0 	bl	8000550 <__aeabi_dmul>
 800a9b0:	4602      	mov	r2, r0
 800a9b2:	460b      	mov	r3, r1
 800a9b4:	4640      	mov	r0, r8
 800a9b6:	4649      	mov	r1, r9
 800a9b8:	f7f5 fc14 	bl	80001e4 <__adddf3>
 800a9bc:	4632      	mov	r2, r6
 800a9be:	463b      	mov	r3, r7
 800a9c0:	4680      	mov	r8, r0
 800a9c2:	4689      	mov	r9, r1
 800a9c4:	4620      	mov	r0, r4
 800a9c6:	4629      	mov	r1, r5
 800a9c8:	f7f5 fdc2 	bl	8000550 <__aeabi_dmul>
 800a9cc:	460b      	mov	r3, r1
 800a9ce:	4604      	mov	r4, r0
 800a9d0:	460d      	mov	r5, r1
 800a9d2:	4602      	mov	r2, r0
 800a9d4:	4649      	mov	r1, r9
 800a9d6:	4640      	mov	r0, r8
 800a9d8:	f7f5 fc04 	bl	80001e4 <__adddf3>
 800a9dc:	4b19      	ldr	r3, [pc, #100]	; (800aa44 <__ieee754_pow+0x3fc>)
 800a9de:	4299      	cmp	r1, r3
 800a9e0:	ec45 4b19 	vmov	d9, r4, r5
 800a9e4:	4606      	mov	r6, r0
 800a9e6:	460f      	mov	r7, r1
 800a9e8:	468b      	mov	fp, r1
 800a9ea:	f340 82f1 	ble.w	800afd0 <__ieee754_pow+0x988>
 800a9ee:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800a9f2:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800a9f6:	4303      	orrs	r3, r0
 800a9f8:	f000 81e4 	beq.w	800adc4 <__ieee754_pow+0x77c>
 800a9fc:	ec51 0b18 	vmov	r0, r1, d8
 800aa00:	2200      	movs	r2, #0
 800aa02:	2300      	movs	r3, #0
 800aa04:	f7f6 f816 	bl	8000a34 <__aeabi_dcmplt>
 800aa08:	3800      	subs	r0, #0
 800aa0a:	bf18      	it	ne
 800aa0c:	2001      	movne	r0, #1
 800aa0e:	e72b      	b.n	800a868 <__ieee754_pow+0x220>
 800aa10:	60000000 	.word	0x60000000
 800aa14:	3ff71547 	.word	0x3ff71547
 800aa18:	f85ddf44 	.word	0xf85ddf44
 800aa1c:	3e54ae0b 	.word	0x3e54ae0b
 800aa20:	55555555 	.word	0x55555555
 800aa24:	3fd55555 	.word	0x3fd55555
 800aa28:	652b82fe 	.word	0x652b82fe
 800aa2c:	3ff71547 	.word	0x3ff71547
 800aa30:	00000000 	.word	0x00000000
 800aa34:	bff00000 	.word	0xbff00000
 800aa38:	3ff00000 	.word	0x3ff00000
 800aa3c:	3fd00000 	.word	0x3fd00000
 800aa40:	3fe00000 	.word	0x3fe00000
 800aa44:	408fffff 	.word	0x408fffff
 800aa48:	4bd5      	ldr	r3, [pc, #852]	; (800ada0 <__ieee754_pow+0x758>)
 800aa4a:	402b      	ands	r3, r5
 800aa4c:	2200      	movs	r2, #0
 800aa4e:	b92b      	cbnz	r3, 800aa5c <__ieee754_pow+0x414>
 800aa50:	4bd4      	ldr	r3, [pc, #848]	; (800ada4 <__ieee754_pow+0x75c>)
 800aa52:	f7f5 fd7d 	bl	8000550 <__aeabi_dmul>
 800aa56:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800aa5a:	460c      	mov	r4, r1
 800aa5c:	1523      	asrs	r3, r4, #20
 800aa5e:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800aa62:	4413      	add	r3, r2
 800aa64:	9305      	str	r3, [sp, #20]
 800aa66:	4bd0      	ldr	r3, [pc, #832]	; (800ada8 <__ieee754_pow+0x760>)
 800aa68:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800aa6c:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800aa70:	429c      	cmp	r4, r3
 800aa72:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800aa76:	dd08      	ble.n	800aa8a <__ieee754_pow+0x442>
 800aa78:	4bcc      	ldr	r3, [pc, #816]	; (800adac <__ieee754_pow+0x764>)
 800aa7a:	429c      	cmp	r4, r3
 800aa7c:	f340 8162 	ble.w	800ad44 <__ieee754_pow+0x6fc>
 800aa80:	9b05      	ldr	r3, [sp, #20]
 800aa82:	3301      	adds	r3, #1
 800aa84:	9305      	str	r3, [sp, #20]
 800aa86:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800aa8a:	2400      	movs	r4, #0
 800aa8c:	00e3      	lsls	r3, r4, #3
 800aa8e:	9307      	str	r3, [sp, #28]
 800aa90:	4bc7      	ldr	r3, [pc, #796]	; (800adb0 <__ieee754_pow+0x768>)
 800aa92:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800aa96:	ed93 7b00 	vldr	d7, [r3]
 800aa9a:	4629      	mov	r1, r5
 800aa9c:	ec53 2b17 	vmov	r2, r3, d7
 800aaa0:	eeb0 9a47 	vmov.f32	s18, s14
 800aaa4:	eef0 9a67 	vmov.f32	s19, s15
 800aaa8:	4682      	mov	sl, r0
 800aaaa:	f7f5 fb99 	bl	80001e0 <__aeabi_dsub>
 800aaae:	4652      	mov	r2, sl
 800aab0:	4606      	mov	r6, r0
 800aab2:	460f      	mov	r7, r1
 800aab4:	462b      	mov	r3, r5
 800aab6:	ec51 0b19 	vmov	r0, r1, d9
 800aaba:	f7f5 fb93 	bl	80001e4 <__adddf3>
 800aabe:	4602      	mov	r2, r0
 800aac0:	460b      	mov	r3, r1
 800aac2:	2000      	movs	r0, #0
 800aac4:	49bb      	ldr	r1, [pc, #748]	; (800adb4 <__ieee754_pow+0x76c>)
 800aac6:	f7f5 fe6d 	bl	80007a4 <__aeabi_ddiv>
 800aaca:	ec41 0b1a 	vmov	d10, r0, r1
 800aace:	4602      	mov	r2, r0
 800aad0:	460b      	mov	r3, r1
 800aad2:	4630      	mov	r0, r6
 800aad4:	4639      	mov	r1, r7
 800aad6:	f7f5 fd3b 	bl	8000550 <__aeabi_dmul>
 800aada:	2300      	movs	r3, #0
 800aadc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aae0:	9302      	str	r3, [sp, #8]
 800aae2:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800aae6:	46ab      	mov	fp, r5
 800aae8:	106d      	asrs	r5, r5, #1
 800aaea:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800aaee:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800aaf2:	ec41 0b18 	vmov	d8, r0, r1
 800aaf6:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800aafa:	2200      	movs	r2, #0
 800aafc:	4640      	mov	r0, r8
 800aafe:	4649      	mov	r1, r9
 800ab00:	4614      	mov	r4, r2
 800ab02:	461d      	mov	r5, r3
 800ab04:	f7f5 fd24 	bl	8000550 <__aeabi_dmul>
 800ab08:	4602      	mov	r2, r0
 800ab0a:	460b      	mov	r3, r1
 800ab0c:	4630      	mov	r0, r6
 800ab0e:	4639      	mov	r1, r7
 800ab10:	f7f5 fb66 	bl	80001e0 <__aeabi_dsub>
 800ab14:	ec53 2b19 	vmov	r2, r3, d9
 800ab18:	4606      	mov	r6, r0
 800ab1a:	460f      	mov	r7, r1
 800ab1c:	4620      	mov	r0, r4
 800ab1e:	4629      	mov	r1, r5
 800ab20:	f7f5 fb5e 	bl	80001e0 <__aeabi_dsub>
 800ab24:	4602      	mov	r2, r0
 800ab26:	460b      	mov	r3, r1
 800ab28:	4650      	mov	r0, sl
 800ab2a:	4659      	mov	r1, fp
 800ab2c:	f7f5 fb58 	bl	80001e0 <__aeabi_dsub>
 800ab30:	4642      	mov	r2, r8
 800ab32:	464b      	mov	r3, r9
 800ab34:	f7f5 fd0c 	bl	8000550 <__aeabi_dmul>
 800ab38:	4602      	mov	r2, r0
 800ab3a:	460b      	mov	r3, r1
 800ab3c:	4630      	mov	r0, r6
 800ab3e:	4639      	mov	r1, r7
 800ab40:	f7f5 fb4e 	bl	80001e0 <__aeabi_dsub>
 800ab44:	ec53 2b1a 	vmov	r2, r3, d10
 800ab48:	f7f5 fd02 	bl	8000550 <__aeabi_dmul>
 800ab4c:	ec53 2b18 	vmov	r2, r3, d8
 800ab50:	ec41 0b19 	vmov	d9, r0, r1
 800ab54:	ec51 0b18 	vmov	r0, r1, d8
 800ab58:	f7f5 fcfa 	bl	8000550 <__aeabi_dmul>
 800ab5c:	a37c      	add	r3, pc, #496	; (adr r3, 800ad50 <__ieee754_pow+0x708>)
 800ab5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab62:	4604      	mov	r4, r0
 800ab64:	460d      	mov	r5, r1
 800ab66:	f7f5 fcf3 	bl	8000550 <__aeabi_dmul>
 800ab6a:	a37b      	add	r3, pc, #492	; (adr r3, 800ad58 <__ieee754_pow+0x710>)
 800ab6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab70:	f7f5 fb38 	bl	80001e4 <__adddf3>
 800ab74:	4622      	mov	r2, r4
 800ab76:	462b      	mov	r3, r5
 800ab78:	f7f5 fcea 	bl	8000550 <__aeabi_dmul>
 800ab7c:	a378      	add	r3, pc, #480	; (adr r3, 800ad60 <__ieee754_pow+0x718>)
 800ab7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab82:	f7f5 fb2f 	bl	80001e4 <__adddf3>
 800ab86:	4622      	mov	r2, r4
 800ab88:	462b      	mov	r3, r5
 800ab8a:	f7f5 fce1 	bl	8000550 <__aeabi_dmul>
 800ab8e:	a376      	add	r3, pc, #472	; (adr r3, 800ad68 <__ieee754_pow+0x720>)
 800ab90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab94:	f7f5 fb26 	bl	80001e4 <__adddf3>
 800ab98:	4622      	mov	r2, r4
 800ab9a:	462b      	mov	r3, r5
 800ab9c:	f7f5 fcd8 	bl	8000550 <__aeabi_dmul>
 800aba0:	a373      	add	r3, pc, #460	; (adr r3, 800ad70 <__ieee754_pow+0x728>)
 800aba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aba6:	f7f5 fb1d 	bl	80001e4 <__adddf3>
 800abaa:	4622      	mov	r2, r4
 800abac:	462b      	mov	r3, r5
 800abae:	f7f5 fccf 	bl	8000550 <__aeabi_dmul>
 800abb2:	a371      	add	r3, pc, #452	; (adr r3, 800ad78 <__ieee754_pow+0x730>)
 800abb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abb8:	f7f5 fb14 	bl	80001e4 <__adddf3>
 800abbc:	4622      	mov	r2, r4
 800abbe:	4606      	mov	r6, r0
 800abc0:	460f      	mov	r7, r1
 800abc2:	462b      	mov	r3, r5
 800abc4:	4620      	mov	r0, r4
 800abc6:	4629      	mov	r1, r5
 800abc8:	f7f5 fcc2 	bl	8000550 <__aeabi_dmul>
 800abcc:	4602      	mov	r2, r0
 800abce:	460b      	mov	r3, r1
 800abd0:	4630      	mov	r0, r6
 800abd2:	4639      	mov	r1, r7
 800abd4:	f7f5 fcbc 	bl	8000550 <__aeabi_dmul>
 800abd8:	4642      	mov	r2, r8
 800abda:	4604      	mov	r4, r0
 800abdc:	460d      	mov	r5, r1
 800abde:	464b      	mov	r3, r9
 800abe0:	ec51 0b18 	vmov	r0, r1, d8
 800abe4:	f7f5 fafe 	bl	80001e4 <__adddf3>
 800abe8:	ec53 2b19 	vmov	r2, r3, d9
 800abec:	f7f5 fcb0 	bl	8000550 <__aeabi_dmul>
 800abf0:	4622      	mov	r2, r4
 800abf2:	462b      	mov	r3, r5
 800abf4:	f7f5 faf6 	bl	80001e4 <__adddf3>
 800abf8:	4642      	mov	r2, r8
 800abfa:	4682      	mov	sl, r0
 800abfc:	468b      	mov	fp, r1
 800abfe:	464b      	mov	r3, r9
 800ac00:	4640      	mov	r0, r8
 800ac02:	4649      	mov	r1, r9
 800ac04:	f7f5 fca4 	bl	8000550 <__aeabi_dmul>
 800ac08:	4b6b      	ldr	r3, [pc, #428]	; (800adb8 <__ieee754_pow+0x770>)
 800ac0a:	2200      	movs	r2, #0
 800ac0c:	4606      	mov	r6, r0
 800ac0e:	460f      	mov	r7, r1
 800ac10:	f7f5 fae8 	bl	80001e4 <__adddf3>
 800ac14:	4652      	mov	r2, sl
 800ac16:	465b      	mov	r3, fp
 800ac18:	f7f5 fae4 	bl	80001e4 <__adddf3>
 800ac1c:	2000      	movs	r0, #0
 800ac1e:	4604      	mov	r4, r0
 800ac20:	460d      	mov	r5, r1
 800ac22:	4602      	mov	r2, r0
 800ac24:	460b      	mov	r3, r1
 800ac26:	4640      	mov	r0, r8
 800ac28:	4649      	mov	r1, r9
 800ac2a:	f7f5 fc91 	bl	8000550 <__aeabi_dmul>
 800ac2e:	4b62      	ldr	r3, [pc, #392]	; (800adb8 <__ieee754_pow+0x770>)
 800ac30:	4680      	mov	r8, r0
 800ac32:	4689      	mov	r9, r1
 800ac34:	2200      	movs	r2, #0
 800ac36:	4620      	mov	r0, r4
 800ac38:	4629      	mov	r1, r5
 800ac3a:	f7f5 fad1 	bl	80001e0 <__aeabi_dsub>
 800ac3e:	4632      	mov	r2, r6
 800ac40:	463b      	mov	r3, r7
 800ac42:	f7f5 facd 	bl	80001e0 <__aeabi_dsub>
 800ac46:	4602      	mov	r2, r0
 800ac48:	460b      	mov	r3, r1
 800ac4a:	4650      	mov	r0, sl
 800ac4c:	4659      	mov	r1, fp
 800ac4e:	f7f5 fac7 	bl	80001e0 <__aeabi_dsub>
 800ac52:	ec53 2b18 	vmov	r2, r3, d8
 800ac56:	f7f5 fc7b 	bl	8000550 <__aeabi_dmul>
 800ac5a:	4622      	mov	r2, r4
 800ac5c:	4606      	mov	r6, r0
 800ac5e:	460f      	mov	r7, r1
 800ac60:	462b      	mov	r3, r5
 800ac62:	ec51 0b19 	vmov	r0, r1, d9
 800ac66:	f7f5 fc73 	bl	8000550 <__aeabi_dmul>
 800ac6a:	4602      	mov	r2, r0
 800ac6c:	460b      	mov	r3, r1
 800ac6e:	4630      	mov	r0, r6
 800ac70:	4639      	mov	r1, r7
 800ac72:	f7f5 fab7 	bl	80001e4 <__adddf3>
 800ac76:	4606      	mov	r6, r0
 800ac78:	460f      	mov	r7, r1
 800ac7a:	4602      	mov	r2, r0
 800ac7c:	460b      	mov	r3, r1
 800ac7e:	4640      	mov	r0, r8
 800ac80:	4649      	mov	r1, r9
 800ac82:	f7f5 faaf 	bl	80001e4 <__adddf3>
 800ac86:	a33e      	add	r3, pc, #248	; (adr r3, 800ad80 <__ieee754_pow+0x738>)
 800ac88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac8c:	2000      	movs	r0, #0
 800ac8e:	4604      	mov	r4, r0
 800ac90:	460d      	mov	r5, r1
 800ac92:	f7f5 fc5d 	bl	8000550 <__aeabi_dmul>
 800ac96:	4642      	mov	r2, r8
 800ac98:	ec41 0b18 	vmov	d8, r0, r1
 800ac9c:	464b      	mov	r3, r9
 800ac9e:	4620      	mov	r0, r4
 800aca0:	4629      	mov	r1, r5
 800aca2:	f7f5 fa9d 	bl	80001e0 <__aeabi_dsub>
 800aca6:	4602      	mov	r2, r0
 800aca8:	460b      	mov	r3, r1
 800acaa:	4630      	mov	r0, r6
 800acac:	4639      	mov	r1, r7
 800acae:	f7f5 fa97 	bl	80001e0 <__aeabi_dsub>
 800acb2:	a335      	add	r3, pc, #212	; (adr r3, 800ad88 <__ieee754_pow+0x740>)
 800acb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acb8:	f7f5 fc4a 	bl	8000550 <__aeabi_dmul>
 800acbc:	a334      	add	r3, pc, #208	; (adr r3, 800ad90 <__ieee754_pow+0x748>)
 800acbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acc2:	4606      	mov	r6, r0
 800acc4:	460f      	mov	r7, r1
 800acc6:	4620      	mov	r0, r4
 800acc8:	4629      	mov	r1, r5
 800acca:	f7f5 fc41 	bl	8000550 <__aeabi_dmul>
 800acce:	4602      	mov	r2, r0
 800acd0:	460b      	mov	r3, r1
 800acd2:	4630      	mov	r0, r6
 800acd4:	4639      	mov	r1, r7
 800acd6:	f7f5 fa85 	bl	80001e4 <__adddf3>
 800acda:	9a07      	ldr	r2, [sp, #28]
 800acdc:	4b37      	ldr	r3, [pc, #220]	; (800adbc <__ieee754_pow+0x774>)
 800acde:	4413      	add	r3, r2
 800ace0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ace4:	f7f5 fa7e 	bl	80001e4 <__adddf3>
 800ace8:	4682      	mov	sl, r0
 800acea:	9805      	ldr	r0, [sp, #20]
 800acec:	468b      	mov	fp, r1
 800acee:	f7f5 fbc5 	bl	800047c <__aeabi_i2d>
 800acf2:	9a07      	ldr	r2, [sp, #28]
 800acf4:	4b32      	ldr	r3, [pc, #200]	; (800adc0 <__ieee754_pow+0x778>)
 800acf6:	4413      	add	r3, r2
 800acf8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800acfc:	4606      	mov	r6, r0
 800acfe:	460f      	mov	r7, r1
 800ad00:	4652      	mov	r2, sl
 800ad02:	465b      	mov	r3, fp
 800ad04:	ec51 0b18 	vmov	r0, r1, d8
 800ad08:	f7f5 fa6c 	bl	80001e4 <__adddf3>
 800ad0c:	4642      	mov	r2, r8
 800ad0e:	464b      	mov	r3, r9
 800ad10:	f7f5 fa68 	bl	80001e4 <__adddf3>
 800ad14:	4632      	mov	r2, r6
 800ad16:	463b      	mov	r3, r7
 800ad18:	f7f5 fa64 	bl	80001e4 <__adddf3>
 800ad1c:	2000      	movs	r0, #0
 800ad1e:	4632      	mov	r2, r6
 800ad20:	463b      	mov	r3, r7
 800ad22:	4604      	mov	r4, r0
 800ad24:	460d      	mov	r5, r1
 800ad26:	f7f5 fa5b 	bl	80001e0 <__aeabi_dsub>
 800ad2a:	4642      	mov	r2, r8
 800ad2c:	464b      	mov	r3, r9
 800ad2e:	f7f5 fa57 	bl	80001e0 <__aeabi_dsub>
 800ad32:	ec53 2b18 	vmov	r2, r3, d8
 800ad36:	f7f5 fa53 	bl	80001e0 <__aeabi_dsub>
 800ad3a:	4602      	mov	r2, r0
 800ad3c:	460b      	mov	r3, r1
 800ad3e:	4650      	mov	r0, sl
 800ad40:	4659      	mov	r1, fp
 800ad42:	e610      	b.n	800a966 <__ieee754_pow+0x31e>
 800ad44:	2401      	movs	r4, #1
 800ad46:	e6a1      	b.n	800aa8c <__ieee754_pow+0x444>
 800ad48:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800ad98 <__ieee754_pow+0x750>
 800ad4c:	e617      	b.n	800a97e <__ieee754_pow+0x336>
 800ad4e:	bf00      	nop
 800ad50:	4a454eef 	.word	0x4a454eef
 800ad54:	3fca7e28 	.word	0x3fca7e28
 800ad58:	93c9db65 	.word	0x93c9db65
 800ad5c:	3fcd864a 	.word	0x3fcd864a
 800ad60:	a91d4101 	.word	0xa91d4101
 800ad64:	3fd17460 	.word	0x3fd17460
 800ad68:	518f264d 	.word	0x518f264d
 800ad6c:	3fd55555 	.word	0x3fd55555
 800ad70:	db6fabff 	.word	0xdb6fabff
 800ad74:	3fdb6db6 	.word	0x3fdb6db6
 800ad78:	33333303 	.word	0x33333303
 800ad7c:	3fe33333 	.word	0x3fe33333
 800ad80:	e0000000 	.word	0xe0000000
 800ad84:	3feec709 	.word	0x3feec709
 800ad88:	dc3a03fd 	.word	0xdc3a03fd
 800ad8c:	3feec709 	.word	0x3feec709
 800ad90:	145b01f5 	.word	0x145b01f5
 800ad94:	be3e2fe0 	.word	0xbe3e2fe0
 800ad98:	00000000 	.word	0x00000000
 800ad9c:	3ff00000 	.word	0x3ff00000
 800ada0:	7ff00000 	.word	0x7ff00000
 800ada4:	43400000 	.word	0x43400000
 800ada8:	0003988e 	.word	0x0003988e
 800adac:	000bb679 	.word	0x000bb679
 800adb0:	0800b4e8 	.word	0x0800b4e8
 800adb4:	3ff00000 	.word	0x3ff00000
 800adb8:	40080000 	.word	0x40080000
 800adbc:	0800b508 	.word	0x0800b508
 800adc0:	0800b4f8 	.word	0x0800b4f8
 800adc4:	a3b5      	add	r3, pc, #724	; (adr r3, 800b09c <__ieee754_pow+0xa54>)
 800adc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adca:	4640      	mov	r0, r8
 800adcc:	4649      	mov	r1, r9
 800adce:	f7f5 fa09 	bl	80001e4 <__adddf3>
 800add2:	4622      	mov	r2, r4
 800add4:	ec41 0b1a 	vmov	d10, r0, r1
 800add8:	462b      	mov	r3, r5
 800adda:	4630      	mov	r0, r6
 800addc:	4639      	mov	r1, r7
 800adde:	f7f5 f9ff 	bl	80001e0 <__aeabi_dsub>
 800ade2:	4602      	mov	r2, r0
 800ade4:	460b      	mov	r3, r1
 800ade6:	ec51 0b1a 	vmov	r0, r1, d10
 800adea:	f7f5 fe41 	bl	8000a70 <__aeabi_dcmpgt>
 800adee:	2800      	cmp	r0, #0
 800adf0:	f47f ae04 	bne.w	800a9fc <__ieee754_pow+0x3b4>
 800adf4:	4aa4      	ldr	r2, [pc, #656]	; (800b088 <__ieee754_pow+0xa40>)
 800adf6:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800adfa:	4293      	cmp	r3, r2
 800adfc:	f340 8108 	ble.w	800b010 <__ieee754_pow+0x9c8>
 800ae00:	151b      	asrs	r3, r3, #20
 800ae02:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800ae06:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800ae0a:	fa4a f303 	asr.w	r3, sl, r3
 800ae0e:	445b      	add	r3, fp
 800ae10:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800ae14:	4e9d      	ldr	r6, [pc, #628]	; (800b08c <__ieee754_pow+0xa44>)
 800ae16:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800ae1a:	4116      	asrs	r6, r2
 800ae1c:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800ae20:	2000      	movs	r0, #0
 800ae22:	ea23 0106 	bic.w	r1, r3, r6
 800ae26:	f1c2 0214 	rsb	r2, r2, #20
 800ae2a:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800ae2e:	fa4a fa02 	asr.w	sl, sl, r2
 800ae32:	f1bb 0f00 	cmp.w	fp, #0
 800ae36:	4602      	mov	r2, r0
 800ae38:	460b      	mov	r3, r1
 800ae3a:	4620      	mov	r0, r4
 800ae3c:	4629      	mov	r1, r5
 800ae3e:	bfb8      	it	lt
 800ae40:	f1ca 0a00 	rsblt	sl, sl, #0
 800ae44:	f7f5 f9cc 	bl	80001e0 <__aeabi_dsub>
 800ae48:	ec41 0b19 	vmov	d9, r0, r1
 800ae4c:	4642      	mov	r2, r8
 800ae4e:	464b      	mov	r3, r9
 800ae50:	ec51 0b19 	vmov	r0, r1, d9
 800ae54:	f7f5 f9c6 	bl	80001e4 <__adddf3>
 800ae58:	a37b      	add	r3, pc, #492	; (adr r3, 800b048 <__ieee754_pow+0xa00>)
 800ae5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae5e:	2000      	movs	r0, #0
 800ae60:	4604      	mov	r4, r0
 800ae62:	460d      	mov	r5, r1
 800ae64:	f7f5 fb74 	bl	8000550 <__aeabi_dmul>
 800ae68:	ec53 2b19 	vmov	r2, r3, d9
 800ae6c:	4606      	mov	r6, r0
 800ae6e:	460f      	mov	r7, r1
 800ae70:	4620      	mov	r0, r4
 800ae72:	4629      	mov	r1, r5
 800ae74:	f7f5 f9b4 	bl	80001e0 <__aeabi_dsub>
 800ae78:	4602      	mov	r2, r0
 800ae7a:	460b      	mov	r3, r1
 800ae7c:	4640      	mov	r0, r8
 800ae7e:	4649      	mov	r1, r9
 800ae80:	f7f5 f9ae 	bl	80001e0 <__aeabi_dsub>
 800ae84:	a372      	add	r3, pc, #456	; (adr r3, 800b050 <__ieee754_pow+0xa08>)
 800ae86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae8a:	f7f5 fb61 	bl	8000550 <__aeabi_dmul>
 800ae8e:	a372      	add	r3, pc, #456	; (adr r3, 800b058 <__ieee754_pow+0xa10>)
 800ae90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae94:	4680      	mov	r8, r0
 800ae96:	4689      	mov	r9, r1
 800ae98:	4620      	mov	r0, r4
 800ae9a:	4629      	mov	r1, r5
 800ae9c:	f7f5 fb58 	bl	8000550 <__aeabi_dmul>
 800aea0:	4602      	mov	r2, r0
 800aea2:	460b      	mov	r3, r1
 800aea4:	4640      	mov	r0, r8
 800aea6:	4649      	mov	r1, r9
 800aea8:	f7f5 f99c 	bl	80001e4 <__adddf3>
 800aeac:	4604      	mov	r4, r0
 800aeae:	460d      	mov	r5, r1
 800aeb0:	4602      	mov	r2, r0
 800aeb2:	460b      	mov	r3, r1
 800aeb4:	4630      	mov	r0, r6
 800aeb6:	4639      	mov	r1, r7
 800aeb8:	f7f5 f994 	bl	80001e4 <__adddf3>
 800aebc:	4632      	mov	r2, r6
 800aebe:	463b      	mov	r3, r7
 800aec0:	4680      	mov	r8, r0
 800aec2:	4689      	mov	r9, r1
 800aec4:	f7f5 f98c 	bl	80001e0 <__aeabi_dsub>
 800aec8:	4602      	mov	r2, r0
 800aeca:	460b      	mov	r3, r1
 800aecc:	4620      	mov	r0, r4
 800aece:	4629      	mov	r1, r5
 800aed0:	f7f5 f986 	bl	80001e0 <__aeabi_dsub>
 800aed4:	4642      	mov	r2, r8
 800aed6:	4606      	mov	r6, r0
 800aed8:	460f      	mov	r7, r1
 800aeda:	464b      	mov	r3, r9
 800aedc:	4640      	mov	r0, r8
 800aede:	4649      	mov	r1, r9
 800aee0:	f7f5 fb36 	bl	8000550 <__aeabi_dmul>
 800aee4:	a35e      	add	r3, pc, #376	; (adr r3, 800b060 <__ieee754_pow+0xa18>)
 800aee6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aeea:	4604      	mov	r4, r0
 800aeec:	460d      	mov	r5, r1
 800aeee:	f7f5 fb2f 	bl	8000550 <__aeabi_dmul>
 800aef2:	a35d      	add	r3, pc, #372	; (adr r3, 800b068 <__ieee754_pow+0xa20>)
 800aef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aef8:	f7f5 f972 	bl	80001e0 <__aeabi_dsub>
 800aefc:	4622      	mov	r2, r4
 800aefe:	462b      	mov	r3, r5
 800af00:	f7f5 fb26 	bl	8000550 <__aeabi_dmul>
 800af04:	a35a      	add	r3, pc, #360	; (adr r3, 800b070 <__ieee754_pow+0xa28>)
 800af06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af0a:	f7f5 f96b 	bl	80001e4 <__adddf3>
 800af0e:	4622      	mov	r2, r4
 800af10:	462b      	mov	r3, r5
 800af12:	f7f5 fb1d 	bl	8000550 <__aeabi_dmul>
 800af16:	a358      	add	r3, pc, #352	; (adr r3, 800b078 <__ieee754_pow+0xa30>)
 800af18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af1c:	f7f5 f960 	bl	80001e0 <__aeabi_dsub>
 800af20:	4622      	mov	r2, r4
 800af22:	462b      	mov	r3, r5
 800af24:	f7f5 fb14 	bl	8000550 <__aeabi_dmul>
 800af28:	a355      	add	r3, pc, #340	; (adr r3, 800b080 <__ieee754_pow+0xa38>)
 800af2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af2e:	f7f5 f959 	bl	80001e4 <__adddf3>
 800af32:	4622      	mov	r2, r4
 800af34:	462b      	mov	r3, r5
 800af36:	f7f5 fb0b 	bl	8000550 <__aeabi_dmul>
 800af3a:	4602      	mov	r2, r0
 800af3c:	460b      	mov	r3, r1
 800af3e:	4640      	mov	r0, r8
 800af40:	4649      	mov	r1, r9
 800af42:	f7f5 f94d 	bl	80001e0 <__aeabi_dsub>
 800af46:	4604      	mov	r4, r0
 800af48:	460d      	mov	r5, r1
 800af4a:	4602      	mov	r2, r0
 800af4c:	460b      	mov	r3, r1
 800af4e:	4640      	mov	r0, r8
 800af50:	4649      	mov	r1, r9
 800af52:	f7f5 fafd 	bl	8000550 <__aeabi_dmul>
 800af56:	2200      	movs	r2, #0
 800af58:	ec41 0b19 	vmov	d9, r0, r1
 800af5c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800af60:	4620      	mov	r0, r4
 800af62:	4629      	mov	r1, r5
 800af64:	f7f5 f93c 	bl	80001e0 <__aeabi_dsub>
 800af68:	4602      	mov	r2, r0
 800af6a:	460b      	mov	r3, r1
 800af6c:	ec51 0b19 	vmov	r0, r1, d9
 800af70:	f7f5 fc18 	bl	80007a4 <__aeabi_ddiv>
 800af74:	4632      	mov	r2, r6
 800af76:	4604      	mov	r4, r0
 800af78:	460d      	mov	r5, r1
 800af7a:	463b      	mov	r3, r7
 800af7c:	4640      	mov	r0, r8
 800af7e:	4649      	mov	r1, r9
 800af80:	f7f5 fae6 	bl	8000550 <__aeabi_dmul>
 800af84:	4632      	mov	r2, r6
 800af86:	463b      	mov	r3, r7
 800af88:	f7f5 f92c 	bl	80001e4 <__adddf3>
 800af8c:	4602      	mov	r2, r0
 800af8e:	460b      	mov	r3, r1
 800af90:	4620      	mov	r0, r4
 800af92:	4629      	mov	r1, r5
 800af94:	f7f5 f924 	bl	80001e0 <__aeabi_dsub>
 800af98:	4642      	mov	r2, r8
 800af9a:	464b      	mov	r3, r9
 800af9c:	f7f5 f920 	bl	80001e0 <__aeabi_dsub>
 800afa0:	460b      	mov	r3, r1
 800afa2:	4602      	mov	r2, r0
 800afa4:	493a      	ldr	r1, [pc, #232]	; (800b090 <__ieee754_pow+0xa48>)
 800afa6:	2000      	movs	r0, #0
 800afa8:	f7f5 f91a 	bl	80001e0 <__aeabi_dsub>
 800afac:	ec41 0b10 	vmov	d0, r0, r1
 800afb0:	ee10 3a90 	vmov	r3, s1
 800afb4:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800afb8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800afbc:	da2b      	bge.n	800b016 <__ieee754_pow+0x9ce>
 800afbe:	4650      	mov	r0, sl
 800afc0:	f000 f966 	bl	800b290 <scalbn>
 800afc4:	ec51 0b10 	vmov	r0, r1, d0
 800afc8:	ec53 2b18 	vmov	r2, r3, d8
 800afcc:	f7ff bbed 	b.w	800a7aa <__ieee754_pow+0x162>
 800afd0:	4b30      	ldr	r3, [pc, #192]	; (800b094 <__ieee754_pow+0xa4c>)
 800afd2:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800afd6:	429e      	cmp	r6, r3
 800afd8:	f77f af0c 	ble.w	800adf4 <__ieee754_pow+0x7ac>
 800afdc:	4b2e      	ldr	r3, [pc, #184]	; (800b098 <__ieee754_pow+0xa50>)
 800afde:	440b      	add	r3, r1
 800afe0:	4303      	orrs	r3, r0
 800afe2:	d009      	beq.n	800aff8 <__ieee754_pow+0x9b0>
 800afe4:	ec51 0b18 	vmov	r0, r1, d8
 800afe8:	2200      	movs	r2, #0
 800afea:	2300      	movs	r3, #0
 800afec:	f7f5 fd22 	bl	8000a34 <__aeabi_dcmplt>
 800aff0:	3800      	subs	r0, #0
 800aff2:	bf18      	it	ne
 800aff4:	2001      	movne	r0, #1
 800aff6:	e447      	b.n	800a888 <__ieee754_pow+0x240>
 800aff8:	4622      	mov	r2, r4
 800affa:	462b      	mov	r3, r5
 800affc:	f7f5 f8f0 	bl	80001e0 <__aeabi_dsub>
 800b000:	4642      	mov	r2, r8
 800b002:	464b      	mov	r3, r9
 800b004:	f7f5 fd2a 	bl	8000a5c <__aeabi_dcmpge>
 800b008:	2800      	cmp	r0, #0
 800b00a:	f43f aef3 	beq.w	800adf4 <__ieee754_pow+0x7ac>
 800b00e:	e7e9      	b.n	800afe4 <__ieee754_pow+0x99c>
 800b010:	f04f 0a00 	mov.w	sl, #0
 800b014:	e71a      	b.n	800ae4c <__ieee754_pow+0x804>
 800b016:	ec51 0b10 	vmov	r0, r1, d0
 800b01a:	4619      	mov	r1, r3
 800b01c:	e7d4      	b.n	800afc8 <__ieee754_pow+0x980>
 800b01e:	491c      	ldr	r1, [pc, #112]	; (800b090 <__ieee754_pow+0xa48>)
 800b020:	2000      	movs	r0, #0
 800b022:	f7ff bb30 	b.w	800a686 <__ieee754_pow+0x3e>
 800b026:	2000      	movs	r0, #0
 800b028:	2100      	movs	r1, #0
 800b02a:	f7ff bb2c 	b.w	800a686 <__ieee754_pow+0x3e>
 800b02e:	4630      	mov	r0, r6
 800b030:	4639      	mov	r1, r7
 800b032:	f7ff bb28 	b.w	800a686 <__ieee754_pow+0x3e>
 800b036:	9204      	str	r2, [sp, #16]
 800b038:	f7ff bb7a 	b.w	800a730 <__ieee754_pow+0xe8>
 800b03c:	2300      	movs	r3, #0
 800b03e:	f7ff bb64 	b.w	800a70a <__ieee754_pow+0xc2>
 800b042:	bf00      	nop
 800b044:	f3af 8000 	nop.w
 800b048:	00000000 	.word	0x00000000
 800b04c:	3fe62e43 	.word	0x3fe62e43
 800b050:	fefa39ef 	.word	0xfefa39ef
 800b054:	3fe62e42 	.word	0x3fe62e42
 800b058:	0ca86c39 	.word	0x0ca86c39
 800b05c:	be205c61 	.word	0xbe205c61
 800b060:	72bea4d0 	.word	0x72bea4d0
 800b064:	3e663769 	.word	0x3e663769
 800b068:	c5d26bf1 	.word	0xc5d26bf1
 800b06c:	3ebbbd41 	.word	0x3ebbbd41
 800b070:	af25de2c 	.word	0xaf25de2c
 800b074:	3f11566a 	.word	0x3f11566a
 800b078:	16bebd93 	.word	0x16bebd93
 800b07c:	3f66c16c 	.word	0x3f66c16c
 800b080:	5555553e 	.word	0x5555553e
 800b084:	3fc55555 	.word	0x3fc55555
 800b088:	3fe00000 	.word	0x3fe00000
 800b08c:	000fffff 	.word	0x000fffff
 800b090:	3ff00000 	.word	0x3ff00000
 800b094:	4090cbff 	.word	0x4090cbff
 800b098:	3f6f3400 	.word	0x3f6f3400
 800b09c:	652b82fe 	.word	0x652b82fe
 800b0a0:	3c971547 	.word	0x3c971547

0800b0a4 <__ieee754_sqrt>:
 800b0a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b0a8:	ec55 4b10 	vmov	r4, r5, d0
 800b0ac:	4e55      	ldr	r6, [pc, #340]	; (800b204 <__ieee754_sqrt+0x160>)
 800b0ae:	43ae      	bics	r6, r5
 800b0b0:	ee10 0a10 	vmov	r0, s0
 800b0b4:	ee10 3a10 	vmov	r3, s0
 800b0b8:	462a      	mov	r2, r5
 800b0ba:	4629      	mov	r1, r5
 800b0bc:	d110      	bne.n	800b0e0 <__ieee754_sqrt+0x3c>
 800b0be:	ee10 2a10 	vmov	r2, s0
 800b0c2:	462b      	mov	r3, r5
 800b0c4:	f7f5 fa44 	bl	8000550 <__aeabi_dmul>
 800b0c8:	4602      	mov	r2, r0
 800b0ca:	460b      	mov	r3, r1
 800b0cc:	4620      	mov	r0, r4
 800b0ce:	4629      	mov	r1, r5
 800b0d0:	f7f5 f888 	bl	80001e4 <__adddf3>
 800b0d4:	4604      	mov	r4, r0
 800b0d6:	460d      	mov	r5, r1
 800b0d8:	ec45 4b10 	vmov	d0, r4, r5
 800b0dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b0e0:	2d00      	cmp	r5, #0
 800b0e2:	dc10      	bgt.n	800b106 <__ieee754_sqrt+0x62>
 800b0e4:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800b0e8:	4330      	orrs	r0, r6
 800b0ea:	d0f5      	beq.n	800b0d8 <__ieee754_sqrt+0x34>
 800b0ec:	b15d      	cbz	r5, 800b106 <__ieee754_sqrt+0x62>
 800b0ee:	ee10 2a10 	vmov	r2, s0
 800b0f2:	462b      	mov	r3, r5
 800b0f4:	ee10 0a10 	vmov	r0, s0
 800b0f8:	f7f5 f872 	bl	80001e0 <__aeabi_dsub>
 800b0fc:	4602      	mov	r2, r0
 800b0fe:	460b      	mov	r3, r1
 800b100:	f7f5 fb50 	bl	80007a4 <__aeabi_ddiv>
 800b104:	e7e6      	b.n	800b0d4 <__ieee754_sqrt+0x30>
 800b106:	1512      	asrs	r2, r2, #20
 800b108:	d074      	beq.n	800b1f4 <__ieee754_sqrt+0x150>
 800b10a:	07d4      	lsls	r4, r2, #31
 800b10c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800b110:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800b114:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800b118:	bf5e      	ittt	pl
 800b11a:	0fda      	lsrpl	r2, r3, #31
 800b11c:	005b      	lslpl	r3, r3, #1
 800b11e:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800b122:	2400      	movs	r4, #0
 800b124:	0fda      	lsrs	r2, r3, #31
 800b126:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800b12a:	107f      	asrs	r7, r7, #1
 800b12c:	005b      	lsls	r3, r3, #1
 800b12e:	2516      	movs	r5, #22
 800b130:	4620      	mov	r0, r4
 800b132:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800b136:	1886      	adds	r6, r0, r2
 800b138:	428e      	cmp	r6, r1
 800b13a:	bfde      	ittt	le
 800b13c:	1b89      	suble	r1, r1, r6
 800b13e:	18b0      	addle	r0, r6, r2
 800b140:	18a4      	addle	r4, r4, r2
 800b142:	0049      	lsls	r1, r1, #1
 800b144:	3d01      	subs	r5, #1
 800b146:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800b14a:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800b14e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800b152:	d1f0      	bne.n	800b136 <__ieee754_sqrt+0x92>
 800b154:	462a      	mov	r2, r5
 800b156:	f04f 0e20 	mov.w	lr, #32
 800b15a:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800b15e:	4281      	cmp	r1, r0
 800b160:	eb06 0c05 	add.w	ip, r6, r5
 800b164:	dc02      	bgt.n	800b16c <__ieee754_sqrt+0xc8>
 800b166:	d113      	bne.n	800b190 <__ieee754_sqrt+0xec>
 800b168:	459c      	cmp	ip, r3
 800b16a:	d811      	bhi.n	800b190 <__ieee754_sqrt+0xec>
 800b16c:	f1bc 0f00 	cmp.w	ip, #0
 800b170:	eb0c 0506 	add.w	r5, ip, r6
 800b174:	da43      	bge.n	800b1fe <__ieee754_sqrt+0x15a>
 800b176:	2d00      	cmp	r5, #0
 800b178:	db41      	blt.n	800b1fe <__ieee754_sqrt+0x15a>
 800b17a:	f100 0801 	add.w	r8, r0, #1
 800b17e:	1a09      	subs	r1, r1, r0
 800b180:	459c      	cmp	ip, r3
 800b182:	bf88      	it	hi
 800b184:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800b188:	eba3 030c 	sub.w	r3, r3, ip
 800b18c:	4432      	add	r2, r6
 800b18e:	4640      	mov	r0, r8
 800b190:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800b194:	f1be 0e01 	subs.w	lr, lr, #1
 800b198:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800b19c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800b1a0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800b1a4:	d1db      	bne.n	800b15e <__ieee754_sqrt+0xba>
 800b1a6:	430b      	orrs	r3, r1
 800b1a8:	d006      	beq.n	800b1b8 <__ieee754_sqrt+0x114>
 800b1aa:	1c50      	adds	r0, r2, #1
 800b1ac:	bf13      	iteet	ne
 800b1ae:	3201      	addne	r2, #1
 800b1b0:	3401      	addeq	r4, #1
 800b1b2:	4672      	moveq	r2, lr
 800b1b4:	f022 0201 	bicne.w	r2, r2, #1
 800b1b8:	1063      	asrs	r3, r4, #1
 800b1ba:	0852      	lsrs	r2, r2, #1
 800b1bc:	07e1      	lsls	r1, r4, #31
 800b1be:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800b1c2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800b1c6:	bf48      	it	mi
 800b1c8:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800b1cc:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800b1d0:	4614      	mov	r4, r2
 800b1d2:	e781      	b.n	800b0d8 <__ieee754_sqrt+0x34>
 800b1d4:	0ad9      	lsrs	r1, r3, #11
 800b1d6:	3815      	subs	r0, #21
 800b1d8:	055b      	lsls	r3, r3, #21
 800b1da:	2900      	cmp	r1, #0
 800b1dc:	d0fa      	beq.n	800b1d4 <__ieee754_sqrt+0x130>
 800b1de:	02cd      	lsls	r5, r1, #11
 800b1e0:	d50a      	bpl.n	800b1f8 <__ieee754_sqrt+0x154>
 800b1e2:	f1c2 0420 	rsb	r4, r2, #32
 800b1e6:	fa23 f404 	lsr.w	r4, r3, r4
 800b1ea:	1e55      	subs	r5, r2, #1
 800b1ec:	4093      	lsls	r3, r2
 800b1ee:	4321      	orrs	r1, r4
 800b1f0:	1b42      	subs	r2, r0, r5
 800b1f2:	e78a      	b.n	800b10a <__ieee754_sqrt+0x66>
 800b1f4:	4610      	mov	r0, r2
 800b1f6:	e7f0      	b.n	800b1da <__ieee754_sqrt+0x136>
 800b1f8:	0049      	lsls	r1, r1, #1
 800b1fa:	3201      	adds	r2, #1
 800b1fc:	e7ef      	b.n	800b1de <__ieee754_sqrt+0x13a>
 800b1fe:	4680      	mov	r8, r0
 800b200:	e7bd      	b.n	800b17e <__ieee754_sqrt+0xda>
 800b202:	bf00      	nop
 800b204:	7ff00000 	.word	0x7ff00000

0800b208 <with_errno>:
 800b208:	b570      	push	{r4, r5, r6, lr}
 800b20a:	4604      	mov	r4, r0
 800b20c:	460d      	mov	r5, r1
 800b20e:	4616      	mov	r6, r2
 800b210:	f7fe ffde 	bl	800a1d0 <__errno>
 800b214:	4629      	mov	r1, r5
 800b216:	6006      	str	r6, [r0, #0]
 800b218:	4620      	mov	r0, r4
 800b21a:	bd70      	pop	{r4, r5, r6, pc}

0800b21c <xflow>:
 800b21c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b21e:	4614      	mov	r4, r2
 800b220:	461d      	mov	r5, r3
 800b222:	b108      	cbz	r0, 800b228 <xflow+0xc>
 800b224:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800b228:	e9cd 2300 	strd	r2, r3, [sp]
 800b22c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b230:	4620      	mov	r0, r4
 800b232:	4629      	mov	r1, r5
 800b234:	f7f5 f98c 	bl	8000550 <__aeabi_dmul>
 800b238:	2222      	movs	r2, #34	; 0x22
 800b23a:	b003      	add	sp, #12
 800b23c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b240:	f7ff bfe2 	b.w	800b208 <with_errno>

0800b244 <__math_uflow>:
 800b244:	b508      	push	{r3, lr}
 800b246:	2200      	movs	r2, #0
 800b248:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800b24c:	f7ff ffe6 	bl	800b21c <xflow>
 800b250:	ec41 0b10 	vmov	d0, r0, r1
 800b254:	bd08      	pop	{r3, pc}

0800b256 <__math_oflow>:
 800b256:	b508      	push	{r3, lr}
 800b258:	2200      	movs	r2, #0
 800b25a:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800b25e:	f7ff ffdd 	bl	800b21c <xflow>
 800b262:	ec41 0b10 	vmov	d0, r0, r1
 800b266:	bd08      	pop	{r3, pc}

0800b268 <fabs>:
 800b268:	ec51 0b10 	vmov	r0, r1, d0
 800b26c:	ee10 2a10 	vmov	r2, s0
 800b270:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b274:	ec43 2b10 	vmov	d0, r2, r3
 800b278:	4770      	bx	lr

0800b27a <finite>:
 800b27a:	b082      	sub	sp, #8
 800b27c:	ed8d 0b00 	vstr	d0, [sp]
 800b280:	9801      	ldr	r0, [sp, #4]
 800b282:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800b286:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800b28a:	0fc0      	lsrs	r0, r0, #31
 800b28c:	b002      	add	sp, #8
 800b28e:	4770      	bx	lr

0800b290 <scalbn>:
 800b290:	b570      	push	{r4, r5, r6, lr}
 800b292:	ec55 4b10 	vmov	r4, r5, d0
 800b296:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800b29a:	4606      	mov	r6, r0
 800b29c:	462b      	mov	r3, r5
 800b29e:	b99a      	cbnz	r2, 800b2c8 <scalbn+0x38>
 800b2a0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800b2a4:	4323      	orrs	r3, r4
 800b2a6:	d036      	beq.n	800b316 <scalbn+0x86>
 800b2a8:	4b39      	ldr	r3, [pc, #228]	; (800b390 <scalbn+0x100>)
 800b2aa:	4629      	mov	r1, r5
 800b2ac:	ee10 0a10 	vmov	r0, s0
 800b2b0:	2200      	movs	r2, #0
 800b2b2:	f7f5 f94d 	bl	8000550 <__aeabi_dmul>
 800b2b6:	4b37      	ldr	r3, [pc, #220]	; (800b394 <scalbn+0x104>)
 800b2b8:	429e      	cmp	r6, r3
 800b2ba:	4604      	mov	r4, r0
 800b2bc:	460d      	mov	r5, r1
 800b2be:	da10      	bge.n	800b2e2 <scalbn+0x52>
 800b2c0:	a32b      	add	r3, pc, #172	; (adr r3, 800b370 <scalbn+0xe0>)
 800b2c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2c6:	e03a      	b.n	800b33e <scalbn+0xae>
 800b2c8:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800b2cc:	428a      	cmp	r2, r1
 800b2ce:	d10c      	bne.n	800b2ea <scalbn+0x5a>
 800b2d0:	ee10 2a10 	vmov	r2, s0
 800b2d4:	4620      	mov	r0, r4
 800b2d6:	4629      	mov	r1, r5
 800b2d8:	f7f4 ff84 	bl	80001e4 <__adddf3>
 800b2dc:	4604      	mov	r4, r0
 800b2de:	460d      	mov	r5, r1
 800b2e0:	e019      	b.n	800b316 <scalbn+0x86>
 800b2e2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800b2e6:	460b      	mov	r3, r1
 800b2e8:	3a36      	subs	r2, #54	; 0x36
 800b2ea:	4432      	add	r2, r6
 800b2ec:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800b2f0:	428a      	cmp	r2, r1
 800b2f2:	dd08      	ble.n	800b306 <scalbn+0x76>
 800b2f4:	2d00      	cmp	r5, #0
 800b2f6:	a120      	add	r1, pc, #128	; (adr r1, 800b378 <scalbn+0xe8>)
 800b2f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b2fc:	da1c      	bge.n	800b338 <scalbn+0xa8>
 800b2fe:	a120      	add	r1, pc, #128	; (adr r1, 800b380 <scalbn+0xf0>)
 800b300:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b304:	e018      	b.n	800b338 <scalbn+0xa8>
 800b306:	2a00      	cmp	r2, #0
 800b308:	dd08      	ble.n	800b31c <scalbn+0x8c>
 800b30a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800b30e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800b312:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800b316:	ec45 4b10 	vmov	d0, r4, r5
 800b31a:	bd70      	pop	{r4, r5, r6, pc}
 800b31c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800b320:	da19      	bge.n	800b356 <scalbn+0xc6>
 800b322:	f24c 3350 	movw	r3, #50000	; 0xc350
 800b326:	429e      	cmp	r6, r3
 800b328:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800b32c:	dd0a      	ble.n	800b344 <scalbn+0xb4>
 800b32e:	a112      	add	r1, pc, #72	; (adr r1, 800b378 <scalbn+0xe8>)
 800b330:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b334:	2b00      	cmp	r3, #0
 800b336:	d1e2      	bne.n	800b2fe <scalbn+0x6e>
 800b338:	a30f      	add	r3, pc, #60	; (adr r3, 800b378 <scalbn+0xe8>)
 800b33a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b33e:	f7f5 f907 	bl	8000550 <__aeabi_dmul>
 800b342:	e7cb      	b.n	800b2dc <scalbn+0x4c>
 800b344:	a10a      	add	r1, pc, #40	; (adr r1, 800b370 <scalbn+0xe0>)
 800b346:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b34a:	2b00      	cmp	r3, #0
 800b34c:	d0b8      	beq.n	800b2c0 <scalbn+0x30>
 800b34e:	a10e      	add	r1, pc, #56	; (adr r1, 800b388 <scalbn+0xf8>)
 800b350:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b354:	e7b4      	b.n	800b2c0 <scalbn+0x30>
 800b356:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800b35a:	3236      	adds	r2, #54	; 0x36
 800b35c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800b360:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800b364:	4620      	mov	r0, r4
 800b366:	4b0c      	ldr	r3, [pc, #48]	; (800b398 <scalbn+0x108>)
 800b368:	2200      	movs	r2, #0
 800b36a:	e7e8      	b.n	800b33e <scalbn+0xae>
 800b36c:	f3af 8000 	nop.w
 800b370:	c2f8f359 	.word	0xc2f8f359
 800b374:	01a56e1f 	.word	0x01a56e1f
 800b378:	8800759c 	.word	0x8800759c
 800b37c:	7e37e43c 	.word	0x7e37e43c
 800b380:	8800759c 	.word	0x8800759c
 800b384:	fe37e43c 	.word	0xfe37e43c
 800b388:	c2f8f359 	.word	0xc2f8f359
 800b38c:	81a56e1f 	.word	0x81a56e1f
 800b390:	43500000 	.word	0x43500000
 800b394:	ffff3cb0 	.word	0xffff3cb0
 800b398:	3c900000 	.word	0x3c900000

0800b39c <_init>:
 800b39c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b39e:	bf00      	nop
 800b3a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b3a2:	bc08      	pop	{r3}
 800b3a4:	469e      	mov	lr, r3
 800b3a6:	4770      	bx	lr

0800b3a8 <_fini>:
 800b3a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3aa:	bf00      	nop
 800b3ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b3ae:	bc08      	pop	{r3}
 800b3b0:	469e      	mov	lr, r3
 800b3b2:	4770      	bx	lr
