# Benchmark "shift_reg_break_dv" written by ABC on Sun Jul 13 20:25:47 2025
.model shift_reg_break_dv
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins_valid outs_ready
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] \
 outs[7] outs[8] outs[9] outs[10] outs[11] outs[12] outs[13] outs[14] \
 outs_valid

.latch        n74 Memory[0][0]  2
.latch        n79 Memory[0][1]  2
.latch        n84 Memory[0][2]  2
.latch        n89 Memory[0][3]  2
.latch        n94 Memory[0][4]  2
.latch        n99 Memory[0][5]  2
.latch       n104 Memory[0][6]  2
.latch       n109 Memory[0][7]  2
.latch       n114 Memory[0][8]  2
.latch       n119 Memory[0][9]  2
.latch       n124 Memory[0][10]  2
.latch       n129 Memory[0][11]  2
.latch       n134 Memory[0][12]  2
.latch       n139 Memory[0][13]  2
.latch       n144 Memory[0][14]  2
.latch       n149 Memory[1][0]  2
.latch       n154 Memory[1][1]  2
.latch       n159 Memory[1][2]  2
.latch       n164 Memory[1][3]  2
.latch       n169 Memory[1][4]  2
.latch       n174 Memory[1][5]  2
.latch       n179 Memory[1][6]  2
.latch       n184 Memory[1][7]  2
.latch       n189 Memory[1][8]  2
.latch       n194 Memory[1][9]  2
.latch       n199 Memory[1][10]  2
.latch       n204 Memory[1][11]  2
.latch       n209 Memory[1][12]  2
.latch       n214 Memory[1][13]  2
.latch       n219 Memory[1][14]  2
.latch       n224 control.valid_reg[0]  2
.latch       n229 control.valid_reg[1]  2

.names outs_ready control.valid_reg[1] ins_ready
01 0
.names Memory[0][0] ins_ready new_n134_1
10 1
.names ins[0] ins_ready new_n135
11 1
.names new_n134_1 new_n135 n74
00 0
.names Memory[0][1] ins_ready new_n137
10 1
.names ins[1] ins_ready new_n138
11 1
.names new_n137 new_n138 n79
00 0
.names Memory[0][2] ins_ready new_n140
10 1
.names ins[2] ins_ready new_n141
11 1
.names new_n140 new_n141 n84
00 0
.names Memory[0][3] ins_ready new_n143
10 1
.names ins[3] ins_ready new_n144_1
11 1
.names new_n143 new_n144_1 n89
00 0
.names Memory[0][4] ins_ready new_n146
10 1
.names ins[4] ins_ready new_n147
11 1
.names new_n146 new_n147 n94
00 0
.names Memory[0][5] ins_ready new_n149_1
10 1
.names ins[5] ins_ready new_n150
11 1
.names new_n149_1 new_n150 n99
00 0
.names Memory[0][6] ins_ready new_n152
10 1
.names ins[6] ins_ready new_n153
11 1
.names new_n152 new_n153 n104
00 0
.names Memory[0][7] ins_ready new_n155
10 1
.names ins[7] ins_ready new_n156
11 1
.names new_n155 new_n156 n109
00 0
.names Memory[0][8] ins_ready new_n158
10 1
.names ins[8] ins_ready new_n159_1
11 1
.names new_n158 new_n159_1 n114
00 0
.names Memory[0][9] ins_ready new_n161
10 1
.names ins[9] ins_ready new_n162
11 1
.names new_n161 new_n162 n119
00 0
.names Memory[0][10] ins_ready new_n164_1
10 1
.names ins[10] ins_ready new_n165
11 1
.names new_n164_1 new_n165 n124
00 0
.names Memory[0][11] ins_ready new_n167
10 1
.names ins[11] ins_ready new_n168
11 1
.names new_n167 new_n168 n129
00 0
.names Memory[0][12] ins_ready new_n170
10 1
.names ins[12] ins_ready new_n171
11 1
.names new_n170 new_n171 n134
00 0
.names Memory[0][13] ins_ready new_n173
10 1
.names ins[13] ins_ready new_n174_1
11 1
.names new_n173 new_n174_1 n139
00 0
.names Memory[0][14] ins_ready new_n176
10 1
.names ins[14] ins_ready new_n177
11 1
.names new_n176 new_n177 n144
00 0
.names Memory[1][0] ins_ready new_n179_1
10 1
.names Memory[0][0] ins_ready new_n180
11 1
.names new_n179_1 new_n180 n149
00 0
.names Memory[1][1] ins_ready new_n182
10 1
.names Memory[0][1] ins_ready new_n183
11 1
.names new_n182 new_n183 n154
00 0
.names Memory[1][2] ins_ready new_n185
10 1
.names Memory[0][2] ins_ready new_n186
11 1
.names new_n185 new_n186 n159
00 0
.names Memory[1][3] ins_ready new_n188
10 1
.names Memory[0][3] ins_ready new_n189_1
11 1
.names new_n188 new_n189_1 n164
00 0
.names Memory[1][4] ins_ready new_n191
10 1
.names Memory[0][4] ins_ready new_n192
11 1
.names new_n191 new_n192 n169
00 0
.names Memory[1][5] ins_ready new_n194_1
10 1
.names Memory[0][5] ins_ready new_n195
11 1
.names new_n194_1 new_n195 n174
00 0
.names Memory[1][6] ins_ready new_n197
10 1
.names Memory[0][6] ins_ready new_n198
11 1
.names new_n197 new_n198 n179
00 0
.names Memory[1][7] ins_ready new_n200
10 1
.names Memory[0][7] ins_ready new_n201
11 1
.names new_n200 new_n201 n184
00 0
.names Memory[1][8] ins_ready new_n203
10 1
.names Memory[0][8] ins_ready new_n204_1
11 1
.names new_n203 new_n204_1 n189
00 0
.names Memory[1][9] ins_ready new_n206
10 1
.names Memory[0][9] ins_ready new_n207
11 1
.names new_n206 new_n207 n194
00 0
.names Memory[1][10] ins_ready new_n209_1
10 1
.names Memory[0][10] ins_ready new_n210
11 1
.names new_n209_1 new_n210 n199
00 0
.names Memory[1][11] ins_ready new_n212
10 1
.names Memory[0][11] ins_ready new_n213
11 1
.names new_n212 new_n213 n204
00 0
.names Memory[1][12] ins_ready new_n215
10 1
.names Memory[0][12] ins_ready new_n216
11 1
.names new_n215 new_n216 n209
00 0
.names Memory[1][13] ins_ready new_n218
10 1
.names Memory[0][13] ins_ready new_n219_1
11 1
.names new_n218 new_n219_1 n214
00 0
.names Memory[1][14] ins_ready new_n221
10 1
.names Memory[0][14] ins_ready new_n222
11 1
.names new_n221 new_n222 n219
00 0
.names control.valid_reg[0] ins_ready new_n224_1
10 1
.names ins_valid ins_ready new_n225
11 1
.names new_n224_1 new_n225 new_n226
00 1
.names rst new_n226 n224
00 1
.names control.valid_reg[0] ins_ready new_n228
01 1
.names rst new_n228 n229
00 1
.names Memory[1][0] outs[0]
1 1
.names Memory[1][1] outs[1]
1 1
.names Memory[1][2] outs[2]
1 1
.names Memory[1][3] outs[3]
1 1
.names Memory[1][4] outs[4]
1 1
.names Memory[1][5] outs[5]
1 1
.names Memory[1][6] outs[6]
1 1
.names Memory[1][7] outs[7]
1 1
.names Memory[1][8] outs[8]
1 1
.names Memory[1][9] outs[9]
1 1
.names Memory[1][10] outs[10]
1 1
.names Memory[1][11] outs[11]
1 1
.names Memory[1][12] outs[12]
1 1
.names Memory[1][13] outs[13]
1 1
.names Memory[1][14] outs[14]
1 1
.names control.valid_reg[1] outs_valid
1 1
.end
