{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1629396869662 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629396869680 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 19 23:44:29 2021 " "Processing started: Thu Aug 19 23:44:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629396869680 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629396869680 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipe_arch -c pipe_arch " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipe_arch -c pipe_arch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629396869680 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1629396870767 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1629396870767 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "pipe_arch.v(1217) " "Verilog HDL warning at pipe_arch.v(1217): extended using \"x\" or \"z\"" {  } { { "pipe_arch.v" "" { Text "C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v" 1217 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1629396881149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_arch.v 1 1 " "Found 1 design units, including 1 entities, in source file pipe_arch.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_arch " "Found entity 1: pipe_arch" {  } { { "pipe_arch.v" "" { Text "C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629396881167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629396881167 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipe_arch " "Elaborating entity \"pipe_arch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1629396881290 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "im pipe_arch.v(17) " "Verilog HDL warning at pipe_arch.v(17): initial value for variable im should be constant" {  } { { "pipe_arch.v" "" { Text "C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v" 17 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1629396881502 "|pipe_arch"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "pipe_arch.v(1099) " "Verilog HDL Case Statement information at pipe_arch.v(1099): all case item expressions in this case statement are onehot" {  } { { "pipe_arch.v" "" { Text "C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v" 1099 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1629396881502 "|pipe_arch"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "pipe_arch.v(1221) " "Verilog HDL or VHDL warning at the pipe_arch.v(1221): index expression is not wide enough to address all of the elements in the array" {  } { { "pipe_arch.v" "" { Text "C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v" 1221 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1629396881502 "|pipe_arch"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "pipe_arch.v(1223) " "Verilog HDL or VHDL warning at the pipe_arch.v(1223): index expression is not wide enough to address all of the elements in the array" {  } { { "pipe_arch.v" "" { Text "C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v" 1223 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1629396881502 "|pipe_arch"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "pipe_arch.v(1225) " "Verilog HDL or VHDL warning at the pipe_arch.v(1225): index expression is not wide enough to address all of the elements in the array" {  } { { "pipe_arch.v" "" { Text "C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v" 1225 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1629396881502 "|pipe_arch"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "pipe_arch.v(1227) " "Verilog HDL or VHDL warning at the pipe_arch.v(1227): index expression is not wide enough to address all of the elements in the array" {  } { { "pipe_arch.v" "" { Text "C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v" 1227 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1629396881502 "|pipe_arch"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "pipe_arch.v(1229) " "Verilog HDL or VHDL warning at the pipe_arch.v(1229): index expression is not wide enough to address all of the elements in the array" {  } { { "pipe_arch.v" "" { Text "C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v" 1229 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1629396881503 "|pipe_arch"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "pipe_arch.v(1231) " "Verilog HDL or VHDL warning at the pipe_arch.v(1231): index expression is not wide enough to address all of the elements in the array" {  } { { "pipe_arch.v" "" { Text "C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v" 1231 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1629396881503 "|pipe_arch"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "pipe_arch.v(1233) " "Verilog HDL or VHDL warning at the pipe_arch.v(1233): index expression is not wide enough to address all of the elements in the array" {  } { { "pipe_arch.v" "" { Text "C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v" 1233 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1629396881503 "|pipe_arch"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "pipe_arch.v(1235) " "Verilog HDL or VHDL warning at the pipe_arch.v(1235): index expression is not wide enough to address all of the elements in the array" {  } { { "pipe_arch.v" "" { Text "C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v" 1235 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1629396881503 "|pipe_arch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ex_ma_data_out0 pipe_arch.v(1721) " "Verilog HDL Always Construct warning at pipe_arch.v(1721): variable \"ex_ma_data_out0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pipe_arch.v" "" { Text "C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v" 1721 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1629396881503 "|pipe_arch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ex_ma_data_out1 pipe_arch.v(1723) " "Verilog HDL Always Construct warning at pipe_arch.v(1723): variable \"ex_ma_data_out1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pipe_arch.v" "" { Text "C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v" 1723 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1629396881503 "|pipe_arch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ex_ma_data_out2 pipe_arch.v(1725) " "Verilog HDL Always Construct warning at pipe_arch.v(1725): variable \"ex_ma_data_out2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pipe_arch.v" "" { Text "C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v" 1725 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1629396881503 "|pipe_arch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ex_ma_data_out3 pipe_arch.v(1727) " "Verilog HDL Always Construct warning at pipe_arch.v(1727): variable \"ex_ma_data_out3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pipe_arch.v" "" { Text "C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v" 1727 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1629396881503 "|pipe_arch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ex_ma_data_out4 pipe_arch.v(1729) " "Verilog HDL Always Construct warning at pipe_arch.v(1729): variable \"ex_ma_data_out4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pipe_arch.v" "" { Text "C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v" 1729 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1629396881503 "|pipe_arch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ex_ma_data_out5 pipe_arch.v(1731) " "Verilog HDL Always Construct warning at pipe_arch.v(1731): variable \"ex_ma_data_out5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pipe_arch.v" "" { Text "C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v" 1731 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1629396881503 "|pipe_arch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ex_ma_data_out6 pipe_arch.v(1733) " "Verilog HDL Always Construct warning at pipe_arch.v(1733): variable \"ex_ma_data_out6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pipe_arch.v" "" { Text "C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v" 1733 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1629396881503 "|pipe_arch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ex_ma_data_out7 pipe_arch.v(1735) " "Verilog HDL Always Construct warning at pipe_arch.v(1735): variable \"ex_ma_data_out7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pipe_arch.v" "" { Text "C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v" 1735 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1629396881503 "|pipe_arch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ex_ma_data_out pipe_arch.v(1737) " "Verilog HDL Always Construct warning at pipe_arch.v(1737): variable \"ex_ma_data_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pipe_arch.v" "" { Text "C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v" 1737 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1629396881503 "|pipe_arch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ex_ma_lm pipe_arch.v(1739) " "Verilog HDL Always Construct warning at pipe_arch.v(1739): variable \"ex_ma_lm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pipe_arch.v" "" { Text "C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v" 1739 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1629396881503 "|pipe_arch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ex_ma_addr pipe_arch.v(1741) " "Verilog HDL Always Construct warning at pipe_arch.v(1741): variable \"ex_ma_addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pipe_arch.v" "" { Text "C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v" 1741 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1629396881503 "|pipe_arch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ex_ma_pc1 pipe_arch.v(1743) " "Verilog HDL Always Construct warning at pipe_arch.v(1743): variable \"ex_ma_pc1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pipe_arch.v" "" { Text "C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v" 1743 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1629396881503 "|pipe_arch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ex_ma_se_8_0a pipe_arch.v(1745) " "Verilog HDL Always Construct warning at pipe_arch.v(1745): variable \"ex_ma_se_8_0a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pipe_arch.v" "" { Text "C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v" 1745 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1629396881503 "|pipe_arch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ex_ma_11_9 pipe_arch.v(1747) " "Verilog HDL Always Construct warning at pipe_arch.v(1747): variable \"ex_ma_11_9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pipe_arch.v" "" { Text "C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v" 1747 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1629396881503 "|pipe_arch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ex_ma_g pipe_arch.v(1749) " "Verilog HDL Always Construct warning at pipe_arch.v(1749): variable \"ex_ma_g\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pipe_arch.v" "" { Text "C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v" 1749 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1629396881503 "|pipe_arch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ex_ma_h pipe_arch.v(1751) " "Verilog HDL Always Construct warning at pipe_arch.v(1751): variable \"ex_ma_h\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pipe_arch.v" "" { Text "C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v" 1751 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1629396881503 "|pipe_arch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ex_ma_rw pipe_arch.v(1753) " "Verilog HDL Always Construct warning at pipe_arch.v(1753): variable \"ex_ma_rw\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pipe_arch.v" "" { Text "C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v" 1753 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1629396881503 "|pipe_arch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ex_ma_pcj pipe_arch.v(1755) " "Verilog HDL Always Construct warning at pipe_arch.v(1755): variable \"ex_ma_pcj\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pipe_arch.v" "" { Text "C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v" 1755 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1629396881504 "|pipe_arch"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ma_wb_mux1 pipe_arch.v(1717) " "Verilog HDL Always Construct warning at pipe_arch.v(1717): inferring latch(es) for variable \"ma_wb_mux1\", which holds its previous value in one or more paths through the always construct" {  } { { "pipe_arch.v" "" { Text "C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v" 1717 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629396881504 "|pipe_arch"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ma_wb_mux2 pipe_arch.v(1717) " "Verilog HDL Always Construct warning at pipe_arch.v(1717): inferring latch(es) for variable \"ma_wb_mux2\", which holds its previous value in one or more paths through the always construct" {  } { { "pipe_arch.v" "" { Text "C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v" 1717 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629396881504 "|pipe_arch"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ma_wb_data pipe_arch.v(1717) " "Verilog HDL Always Construct warning at pipe_arch.v(1717): inferring latch(es) for variable \"ma_wb_data\", which holds its previous value in one or more paths through the always construct" {  } { { "pipe_arch.v" "" { Text "C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v" 1717 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629396881504 "|pipe_arch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "im 0 pipe_arch.v(5) " "Net \"im\" at pipe_arch.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "pipe_arch.v" "" { Text "C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1629396881504 "|pipe_arch"}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "60 " "60 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1629396881971 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "pipe_arch.v" "" { Text "C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1629396882064 "|pipe_arch|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1629396882064 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1629396882067 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1629396882067 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1629396882067 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/PD_Project/output_files/pipe_arch.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/PD_Project/output_files/pipe_arch.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629396882428 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629396882508 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 19 23:44:42 2021 " "Processing ended: Thu Aug 19 23:44:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629396882508 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629396882508 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629396882508 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1629396882508 ""}
