
---------- Begin Simulation Statistics ----------
final_tick                                  139564000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  24223                       # Simulator instruction rate (inst/s)
host_mem_usage                                4362968                       # Number of bytes of host memory used
host_op_rate                                    47689                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.07                       # Real time elapsed on the host
host_tick_rate                              130925365                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       25817                       # Number of instructions simulated
sim_ops                                         50834                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000140                       # Number of seconds simulated
sim_ticks                                   139564000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 8371                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1350                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              8345                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1813                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8371                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             6558                       # Number of indirect misses.
system.cpu.branchPred.lookups                   10138                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     723                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1125                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     34236                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    18740                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1593                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       5995                       # Number of branches committed
system.cpu.commit.bw_lim_events                  2286                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              29                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           25211                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                25817                       # Number of instructions committed
system.cpu.commit.committedOps                  50834                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        99117                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.512869                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.558227                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        84735     85.49%     85.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3754      3.79%     89.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2371      2.39%     91.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         3008      3.03%     94.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1326      1.34%     96.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          635      0.64%     96.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          467      0.47%     97.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          535      0.54%     97.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         2286      2.31%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        99117                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       2691                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  455                       # Number of function calls committed.
system.cpu.commit.int_insts                     48712                       # Number of committed integer instructions.
system.cpu.commit.loads                          5899                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          151      0.30%      0.30% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            39341     77.39%     77.69% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               4      0.01%     77.70% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              140      0.28%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             28      0.06%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.74%     78.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             194      0.38%     79.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             288      0.57%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            430      0.85%     80.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.37%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            5739     11.29%     92.21% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           3370      6.63%     98.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          160      0.31%     99.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          429      0.84%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             50834                       # Class of committed instruction
system.cpu.commit.refs                           9698                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       25817                       # Number of Instructions Simulated
system.cpu.committedOps                         50834                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              10.811829                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        10.811829                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 17653                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  82234                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    72052                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     11834                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1601                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   598                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        7880                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            82                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        4677                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            17                       # TLB misses on write requests
system.cpu.fetch.Branches                       10138                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      6108                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         23291                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1027                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          43142                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  263                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          1576                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    3202                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.036320                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              77001                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               2536                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.154559                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             103738                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.818687                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.306938                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    90822     87.55%     87.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      515      0.50%     88.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      739      0.71%     88.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      659      0.64%     89.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      776      0.75%     90.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      507      0.49%     90.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      821      0.79%     91.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      798      0.77%     92.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     8101      7.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               103738                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      5298                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2224                       # number of floating regfile writes
system.cpu.idleCycles                          175391                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1848                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     7354                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.241945                       # Inst execution rate
system.cpu.iew.exec_refs                        12606                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       4676                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    4740                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  8970                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 51                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                17                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 5419                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               76061                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  7930                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1743                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 67534                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     11                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   842                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1601                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   856                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            17                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              771                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         3069                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1618                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             13                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1741                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            107                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     69060                       # num instructions consuming a value
system.cpu.iew.wb_count                         66137                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.646684                       # average fanout of values written-back
system.cpu.iew.wb_producers                     44660                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.236941                       # insts written-back per cycle
system.cpu.iew.wb_sent                          66625                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    92234                       # number of integer regfile reads
system.cpu.int_regfile_writes                   51896                       # number of integer regfile writes
system.cpu.ipc                               0.092491                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.092491                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               760      1.10%      1.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 53647     77.43%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    4      0.01%     78.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   227      0.33%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  32      0.05%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  378      0.55%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  228      0.33%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  310      0.45%     80.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 445      0.64%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.27%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 7997     11.54%     92.68% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                4364      6.30%     98.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             229      0.33%     99.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            475      0.69%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  69282                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    2949                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                5881                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         2850                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               3301                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                         748                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.010796                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     645     86.23%     86.23% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     86.23% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     86.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     86.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     86.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     86.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     86.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     86.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     86.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     86.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     86.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     86.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     86.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     10      1.34%     87.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     87.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      6      0.80%     88.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     9      1.20%     89.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     89.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     89.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     89.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     89.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     89.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     89.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     89.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     89.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     89.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     89.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     89.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     89.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     89.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     89.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     89.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     89.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     89.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     89.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     89.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     89.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     89.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     89.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     89.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     89.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     89.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     89.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     89.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     89.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     89.57% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     21      2.81%     92.38% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    29      3.88%     96.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 8      1.07%     97.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               20      2.67%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  66321                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             237327                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        63287                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             97983                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      75986                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     69282                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  75                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           25210                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               163                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             46                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        30424                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        103738                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.667856                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.632957                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               83050     80.06%     80.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                5432      5.24%     85.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3796      3.66%     88.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                2583      2.49%     91.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                2562      2.47%     93.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                2293      2.21%     96.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                2001      1.93%     98.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                1378      1.33%     99.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 643      0.62%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          103738                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.248208                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        6379                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           318                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                62                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               70                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 8970                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                5419                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   28826                       # number of misc regfile reads
system.cpu.numCycles                           279129                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    8204                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 56288                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    140                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    72424                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                    84                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                198414                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  80050                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               88223                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     11986                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   5049                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1601                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  5343                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    31915                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              5480                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           114638                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           4180                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 42                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1857                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             41                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       172876                       # The number of ROB reads
system.cpu.rob.rob_writes                      156790                       # The number of ROB writes
system.cpu.timesIdled                            1952                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3711                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          7454                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    139564000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3385                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          510                       # Transaction distribution
system.membus.trans_dist::WritebackClean         2420                       # Transaction distribution
system.membus.trans_dist::CleanEvict              781                       # Transaction distribution
system.membus.trans_dist::ReadExReq               358                       # Transaction distribution
system.membus.trans_dist::ReadExResp              358                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2436                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           949                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         7292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         7292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         3905                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         3905                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  11197                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       310784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       310784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       116288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       116288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  427072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3743                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000801                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.028303                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3740     99.92%     99.92% # Request fanout histogram
system.membus.snoop_fanout::1                       3      0.08%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                3743                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19418000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization              13.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12799750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy            6976247                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    139564000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         155904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          83648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             239552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       155904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        155904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        32640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           32640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            2436                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1307                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3743                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          510                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                510                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst        1117078903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         599352268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1716431171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst   1117078903                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1117078903                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      233871199                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            233871199                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      233871199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst       1117078903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        599352268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1950302370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2612.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1988.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1103.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000023095750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          160                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          161                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                8509                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2426                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3743                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2929                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3743                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2929                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    652                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   317                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                62                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                87                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                73                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                87                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                91                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                74                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               97                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              323                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.80                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     55124000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   15455000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               113080250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17833.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36583.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2424                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2355                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.42                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.16                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3743                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2929                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          888                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    404.036036                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   252.446717                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   358.751887                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          218     24.55%     24.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          200     22.52%     47.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          108     12.16%     59.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           72      8.11%     67.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           48      5.41%     72.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           31      3.49%     76.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           29      3.27%     79.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           23      2.59%     82.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          159     17.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          888                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          161                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.198758                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.701864                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.259301                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11              2      1.24%      1.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15            25     15.53%     16.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19            76     47.20%     63.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23            35     21.74%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            19     11.80%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31             3      1.86%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             1      0.62%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           161                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          160                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.118750                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.111838                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.493631                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              150     93.75%     93.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      1.88%     95.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                5      3.12%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      1.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           160                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 197824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   41728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  165568                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  239552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               187456                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1417.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1186.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1716.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1343.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    9.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     139553000                       # Total gap between requests
system.mem_ctrls.avgGap                      20916.22                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       127232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        70592                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       165568                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 911639104.640165090561                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 505803788.942707240582                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1186323120.575506448746                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2436                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1307                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2929                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     68899000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     44181250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   3463593500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28283.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33803.56                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1182517.41                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2927400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1533180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            12138000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            7026120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     10448880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         62400750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          1044960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           97519290                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        698.742441                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      2223750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      4420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    132920250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3491460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1832985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             9931740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            6451920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     10448880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         61931640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          1440000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           95528625                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        684.478985                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      3263500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      4420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    131880500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON       139564000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    139564000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         3375                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3375                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3375                       # number of overall hits
system.cpu.icache.overall_hits::total            3375                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2733                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2733                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2733                       # number of overall misses
system.cpu.icache.overall_misses::total          2733                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    161414000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    161414000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    161414000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    161414000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         6108                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         6108                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         6108                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         6108                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.447446                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.447446                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.447446                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.447446                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59061.105013                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59061.105013                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59061.105013                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59061.105013                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          334                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   111.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2420                       # number of writebacks
system.cpu.icache.writebacks::total              2420                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          297                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          297                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          297                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          297                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2436                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2436                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2436                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2436                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    145874000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    145874000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    145874000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    145874000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.398821                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.398821                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.398821                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.398821                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59882.594417                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59882.594417                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59882.594417                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59882.594417                       # average overall mshr miss latency
system.cpu.icache.replacements                   2420                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3375                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3375                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2733                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2733                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    161414000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    161414000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         6108                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         6108                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.447446                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.447446                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59061.105013                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59061.105013                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          297                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          297                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2436                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2436                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    145874000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    145874000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.398821                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.398821                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59882.594417                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59882.594417                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    139564000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.929882                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                5783                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2420                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              2.389669                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    15.929882                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995618                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995618                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              8544                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             8544                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    139564000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    139564000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    139564000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    139564000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    139564000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    139564000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    139564000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         8739                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             8739                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         8739                       # number of overall hits
system.cpu.dcache.overall_hits::total            8739                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2098                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2098                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2098                       # number of overall misses
system.cpu.dcache.overall_misses::total          2098                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    126781499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    126781499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    126781499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    126781499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        10837                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        10837                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        10837                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        10837                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.193596                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.193596                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.193596                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.193596                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60429.694471                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60429.694471                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60429.694471                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60429.694471                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1638                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                28                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    58.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          510                       # number of writebacks
system.cpu.dcache.writebacks::total               510                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          791                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          791                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          791                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          791                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1307                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1307                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1307                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1307                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     84772000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     84772000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     84772000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     84772000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.120605                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.120605                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.120605                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.120605                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64859.984698                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64859.984698                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64859.984698                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64859.984698                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1291                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         5302                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            5302                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1735                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1735                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    104237500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    104237500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         7037                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         7037                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.246554                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.246554                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60079.250720                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60079.250720                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          786                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          786                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          949                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          949                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     62737000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     62737000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.134859                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.134859                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66108.535300                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66108.535300                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3437                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3437                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          363                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          363                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     22543999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     22543999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3800                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3800                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.095526                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.095526                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62104.680441                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62104.680441                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          358                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          358                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     22035000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     22035000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.094211                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.094211                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61550.279330                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61550.279330                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    139564000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            15.895310                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                8470                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1291                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              6.560806                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            145000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.895310                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.993457                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993457                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             12144                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            12144                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                  164596500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 119813                       # Simulator instruction rate (inst/s)
host_mem_usage                                4362968                       # Number of bytes of host memory used
host_op_rate                                   235628                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.38                       # Real time elapsed on the host
host_tick_rate                               65883394                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       45505                       # Number of instructions simulated
sim_ops                                         89521                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000025                       # Number of seconds simulated
sim_ticks                                    25032500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 2811                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               151                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              2493                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2516                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2811                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              295                       # Number of indirect misses.
system.cpu.branchPred.lookups                    3083                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     261                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           41                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     10281                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     8018                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               151                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       2529                       # Number of branches committed
system.cpu.commit.bw_lim_events                  4090                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            2713                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                19688                       # Number of instructions committed
system.cpu.commit.committedOps                  38687                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        49431                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.782647                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.254094                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        42879     86.75%     86.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1          652      1.32%     88.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          965      1.95%     90.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          471      0.95%     90.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          142      0.29%     91.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5           69      0.14%     91.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6           82      0.17%     91.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           81      0.16%     91.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         4090      8.27%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        49431                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  203                       # Number of function calls committed.
system.cpu.commit.int_insts                     38485                       # Number of committed integer instructions.
system.cpu.commit.loads                          8077                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            26365     68.15%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            8077     20.88%     89.03% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           4245     10.97%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             38687                       # Class of committed instruction
system.cpu.commit.refs                          12322                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       19688                       # Number of Instructions Simulated
system.cpu.committedOps                         38687                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.542920                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.542920                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 39986                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  42866                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     3500                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      4529                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    164                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1696                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        8458                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        4311                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                        3083                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      5204                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         44173                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    64                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          23752                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     328                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.061580                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               5538                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               2777                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.474423                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              49875                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.937985                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.384742                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    41823     83.86%     83.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                       95      0.19%     84.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1982      3.97%     88.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      272      0.55%     88.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      512      1.03%     89.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      162      0.32%     89.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      345      0.69%     90.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      493      0.99%     91.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     4191      8.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                49875                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                             190                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  165                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     2616                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.828643                       # Inst execution rate
system.cpu.iew.exec_refs                        13718                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       4311                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1530                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  8641                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  4                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                15                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 4508                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               41354                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  9407                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               225                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 41486                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     17                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 10160                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    164                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 10275                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           397                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             6007                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          562                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          263                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             14                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect           62                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            103                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     38946                       # num instructions consuming a value
system.cpu.iew.wb_count                         40411                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.810224                       # average fanout of values written-back
system.cpu.iew.wb_producers                     31555                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.807171                       # insts written-back per cycle
system.cpu.iew.wb_sent                          40431                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    61815                       # number of integer regfile reads
system.cpu.int_regfile_writes                   33281                       # number of integer regfile writes
system.cpu.ipc                               0.393249                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.393249                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 27902     66.90%     66.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     66.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     66.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     66.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     66.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     66.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     66.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     66.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     66.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     66.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     66.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     66.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     66.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     66.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     66.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     66.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     66.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     66.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     66.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     66.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     66.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     66.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     66.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     66.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     66.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     66.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     66.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     66.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     66.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     66.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     66.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     66.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     66.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     66.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     66.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     66.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     66.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     66.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     66.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 9474     22.72%     89.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                4330     10.38%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  41706                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                         130                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.003117                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                      47     36.15%     36.15% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     36.15% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     36.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     36.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     36.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     36.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     36.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     36.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     36.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     36.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     36.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     36.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     36.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     36.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     36.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     36.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     36.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     36.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     36.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     36.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     36.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     36.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     36.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     36.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     36.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     36.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     36.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     36.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     36.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     36.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     36.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     36.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     36.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     36.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     36.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     36.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     36.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     36.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     36.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     36.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     36.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     36.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     36.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     36.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     36.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     36.15% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     82     63.08%     99.23% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     1      0.77%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  41836                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             133465                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        40411                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             44026                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      41350                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     41706                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   4                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            2658                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                43                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         2669                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         49875                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.836211                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.612517                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               35994     72.17%     72.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3229      6.47%     78.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                2796      5.61%     84.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                3117      6.25%     90.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                2103      4.22%     94.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                1185      2.38%     97.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                1060      2.13%     99.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 291      0.58%     99.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 100      0.20%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           49875                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.833037                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        5204                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              4228                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              635                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 8641                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                4508                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   22825                       # number of misc regfile reads
system.cpu.numCycles                            50065                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   13705                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 39582                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    483                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     4240                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  15838                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    63                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 95732                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  41955                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               42666                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      5353                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   9681                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    164                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 26413                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     3085                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups            62298                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      9878                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        86741                       # The number of ROB reads
system.cpu.rob.rob_writes                       83282                       # The number of ROB writes
system.cpu.timesIdled                               3                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1280                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2562                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     25032500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                962                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          447                       # Transaction distribution
system.membus.trans_dist::WritebackClean            6                       # Transaction distribution
system.membus.trans_dist::CleanEvict              827                       # Transaction distribution
system.membus.trans_dist::ReadExReq               318                       # Transaction distribution
system.membus.trans_dist::ReadExResp              318                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq              7                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           957                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port           19                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total           19                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         3823                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         3823                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3842                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port          768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total          768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       110144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       110144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  110912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1282                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1282    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1282                       # Request fanout histogram
system.membus.reqLayer2.occupancy             4602000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization              18.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy              32749                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy            6515000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             26.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     25032500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          81600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              82048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        28608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           28608                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1275                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1282                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          447                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                447                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          17896734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        3259762309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3277659043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     17896734                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         17896734                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1142834315                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1142834315                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1142834315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         17896734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       3259762309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4420493359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        25.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples         7.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       746.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000005446500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            2                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            1                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1944                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 23                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1282                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        453                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1282                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      453                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    529                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   428                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                5                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.89                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.82                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      5519000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    3765000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                19637750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7329.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26079.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      696                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      18                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1282                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  453                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           69                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    779.130435                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   610.346565                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   363.857030                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            6      8.70%      8.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            4      5.80%     14.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            5      7.25%     21.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            4      5.80%     27.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            1      1.45%     28.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            1      1.45%     30.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      4.35%     34.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      1.45%     36.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           44     63.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           69                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean             23                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean            23                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev           nan                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::23                1    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             1                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                2    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             2                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  48192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   33856                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    1536                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   82048                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                28992                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1925.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        61.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3277.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1158.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      25016000                       # Total gap between requests
system.mem_ctrls.avgGap                      14418.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst          448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        47744                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         1536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 17896734.245480872691                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1907280535.304104566574                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 61360231.698791570961                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst            7                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1275                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          453                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst       268250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     19369500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks     28834500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38321.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     15191.76                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks     63652.32                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               399840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               227700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             5319300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             140940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2458560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         11148060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy           224640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           19919040                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        795.727155                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE       433500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      1040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     23559000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                49980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                37950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy               57120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy              10440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2458560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy          3930150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          6302880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           12847080                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        513.216019                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     16331250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      1040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      7661250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON        25032500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     25032500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         5180                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             5180                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         5180                       # number of overall hits
system.cpu.icache.overall_hits::total            5180                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           24                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             24                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           24                       # number of overall misses
system.cpu.icache.overall_misses::total            24                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1588500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1588500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1588500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1588500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         5204                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         5204                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         5204                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         5204                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004612                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004612                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004612                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004612                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66187.500000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66187.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66187.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66187.500000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            6                       # number of writebacks
system.cpu.icache.writebacks::total                 6                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst           17                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           17                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst            7                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            7                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst            7                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            7                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst       429500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       429500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst       429500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       429500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001345                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001345                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001345                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001345                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61357.142857                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61357.142857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61357.142857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61357.142857                       # average overall mshr miss latency
system.cpu.icache.replacements                      6                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         5180                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            5180                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           24                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            24                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1588500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1588500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         5204                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         5204                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004612                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004612                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66187.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66187.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           17                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst            7                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            7                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst       429500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       429500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001345                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001345                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61357.142857                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61357.142857                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     25032500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                   16                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                2237                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 6                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            372.833333                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst           16                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              5210                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             5210                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     25032500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED     25032500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     25032500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     25032500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED     25032500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     25032500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     25032500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         5229                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             5229                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         5229                       # number of overall hits
system.cpu.dcache.overall_hits::total            5229                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1429                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1429                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1429                       # number of overall misses
system.cpu.dcache.overall_misses::total          1429                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     59214957                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     59214957                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     59214957                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     59214957                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         6658                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         6658                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         6658                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         6658                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.214629                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.214629                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.214629                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.214629                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41438.038488                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41438.038488                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41438.038488                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41438.038488                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        14097                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               477                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.553459                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          447                       # number of writebacks
system.cpu.dcache.writebacks::total               447                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          154                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          154                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          154                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          154                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1275                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1275                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1275                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1275                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     55515958                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     55515958                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     55515958                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     55515958                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.191499                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.191499                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.191499                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.191499                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 43541.927843                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43541.927843                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 43541.927843                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43541.927843                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1274                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         1345                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1345                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1068                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1068                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     50594500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     50594500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2413                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2413                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.442603                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.442603                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 47373.127341                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47373.127341                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          111                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          111                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          957                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          957                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     47689500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     47689500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.396602                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.396602                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 49832.288401                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 49832.288401                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3884                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3884                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          361                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          361                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      8620457                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      8620457                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         4245                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         4245                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.085041                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.085041                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 23879.382271                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 23879.382271                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           43                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           43                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          318                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          318                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7826458                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7826458                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.074912                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.074912                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 24611.503145                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 24611.503145                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     25032500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                   16                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                7169                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1274                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              5.627159                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data           16                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              7932                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             7932                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                  170044500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1843766                       # Simulator instruction rate (inst/s)
host_mem_usage                                4363992                       # Number of bytes of host memory used
host_op_rate                                  3617382                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.03                       # Real time elapsed on the host
host_tick_rate                              217316798                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       46011                       # Number of instructions simulated
sim_ops                                         90596                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000005                       # Number of seconds simulated
sim_ticks                                     5448000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                  505                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               123                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted               422                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 56                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             505                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              449                       # Number of indirect misses.
system.cpu.branchPred.lookups                     534                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      29                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          122                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                       868                       # number of cc regfile reads
system.cpu.cc_regfile_writes                      537                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               149                       # The number of times a branch was mispredicted
system.cpu.commit.branches                        138                       # Number of branches committed
system.cpu.commit.bw_lim_events                    29                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               2                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            2390                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                  506                       # Number of instructions committed
system.cpu.commit.committedOps                   1075                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples         4156                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.258662                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.050922                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         3805     91.55%     91.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1          108      2.60%     94.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2           62      1.49%     95.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3           66      1.59%     97.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4           42      1.01%     98.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5           26      0.63%     98.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6           11      0.26%     99.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            7      0.17%     99.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8           29      0.70%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total         4156                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   13                       # Number of function calls committed.
system.cpu.commit.int_insts                      1071                       # Number of committed integer instructions.
system.cpu.commit.loads                           135                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            3      0.28%      0.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu              833     77.49%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead             135     12.56%     90.33% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            104      9.67%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total              1075                       # Class of committed instruction
system.cpu.commit.refs                            239                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                         506                       # Number of Instructions Simulated
system.cpu.committedOps                          1075                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              21.533597                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        21.533597                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                  1281                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                   3954                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     2593                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                       547                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    150                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                    47                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                         224                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            12                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                         178                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                         534                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                       333                       # Number of cache lines fetched
system.cpu.fetch.Cycles                          1262                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    94                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles            6                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                           1965                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           10                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           194                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                     300                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.049009                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               2965                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches                 85                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.180341                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples               4618                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.921828                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.448817                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     3984     86.27%     86.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                       33      0.71%     86.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                       30      0.65%     87.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                       24      0.52%     88.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                       21      0.45%     88.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                       29      0.63%     89.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                       34      0.74%     89.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                       45      0.97%     90.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                      418      9.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                 4618                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                            6278                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  178                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                      267                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.236142                       # Inst execution rate
system.cpu.iew.exec_refs                          402                       # number of memory reference insts executed
system.cpu.iew.exec_stores                        178                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                     797                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                   347                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 28                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                  306                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts                3414                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                   224                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               146                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                  2573                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      3                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    150                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     9                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                6                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          216                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          204                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              2                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          177                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect              1                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                      2348                       # num instructions consuming a value
system.cpu.iew.wb_count                          2486                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.719336                       # average fanout of values written-back
system.cpu.iew.wb_producers                      1689                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.228157                       # insts written-back per cycle
system.cpu.iew.wb_sent                           2538                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                     2750                       # number of integer regfile reads
system.cpu.int_regfile_writes                    1996                       # number of integer regfile writes
system.cpu.ipc                               0.046439                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.046439                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                82      3.02%      3.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                  2200     80.91%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                  244      8.97%     92.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 193      7.10%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                   2719                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                          23                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008459                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                      19     82.61%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      3     13.04%     95.65% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     1      4.35%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                   2660                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              10084                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses         2486                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes              5780                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                       3345                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                      2719                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  69                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            2364                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                 5                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             68                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         2909                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples          4618                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.588783                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.496375                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                3757     81.36%     81.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                 247      5.35%     86.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                 172      3.72%     90.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                  77      1.67%     92.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                 121      2.62%     94.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 114      2.47%     97.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                  80      1.73%     98.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                  37      0.80%     99.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  13      0.28%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total            4618                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.249541                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                         366                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                22                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               56                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                  347                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                 306                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                    1225                       # number of misc regfile reads
system.cpu.numCycles                            10896                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                     859                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                  1107                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     45                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     2621                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                     1                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                  8495                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                   3746                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands                3784                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                       558                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                    150                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                    49                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     2696                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups             4758                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            381                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  7                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       177                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              7                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                         7592                       # The number of ROB reads
system.cpu.rob.rob_writes                        7351                       # The number of ROB writes
system.cpu.timesIdled                              83                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     1                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          185                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           369                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED      5448000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                172                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           25                       # Transaction distribution
system.membus.trans_dist::WritebackClean          118                       # Transaction distribution
system.membus.trans_dist::CleanEvict               42                       # Transaction distribution
system.membus.trans_dist::ReadExReq                13                       # Transaction distribution
system.membus.trans_dist::ReadExResp               13                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            118                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            53                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          354                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          354                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total          200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    554                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        15104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         5888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total         5888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   20992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               184                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     184    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 184                       # Request fanout histogram
system.membus.reqLayer2.occupancy              963000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization              17.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy             615500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy             353499                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              6.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED      5448000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst           7488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           4224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              11712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst         7488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          7488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         1600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            1600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             117                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              66                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 183                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           25                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 25                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst        1374449339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         775330396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2149779736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst   1374449339                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1374449339                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      293685756                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            293685756                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      293685756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst       1374449339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        775330396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2443465492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       129.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples        91.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000061259750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            8                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            8                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 392                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                122                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         184                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        143                       # Number of write requests accepted
system.mem_ctrls.readBursts                       184                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      143                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     43                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    14                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                11                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                25                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                3                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.93                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      2002250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     705000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 4646000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14200.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32950.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      121                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     117                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.70                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   184                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  143                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           27                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    464.592593                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   269.480175                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   401.093434                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            9     33.33%     33.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            2      7.41%     40.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            1      3.70%     44.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            4     14.81%     59.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            2      7.41%     66.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            1      3.70%     70.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      3.70%     74.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            7     25.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           27                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            8                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     107.875000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.319509                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    254.220623                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31              7     87.50%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1     12.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             8                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            8                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.250000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.244345                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.462910                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                6     75.00%     75.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2     25.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             8                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                   9024                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    8320                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   11776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 9152                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1656.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1527.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2161.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1679.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        24.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.93                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                       5474000                       # Total gap between requests
system.mem_ctrls.avgGap                      16740.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst         5824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         3200                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         8320                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1069016152.716593265533                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 587371512.481644630432                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1527165932.452275991440                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          118                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           66                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          143                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      2868500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      1777500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks    739287500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24309.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26931.82                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5169842.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                99960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                37950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy              535500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             224460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy          2484060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy            3381930                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        620.765419                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT      5448000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               135660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                64515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy              471240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             454140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy          2484060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy            3609615                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        662.557819                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      5448000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON         5448000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED      5448000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst          181                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total              181                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst          181                       # number of overall hits
system.cpu.icache.overall_hits::total             181                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          152                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            152                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          152                       # number of overall misses
system.cpu.icache.overall_misses::total           152                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      8349999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8349999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      8349999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8349999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst          333                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total          333                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst          333                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total          333                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.456456                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.456456                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.456456                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.456456                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 54934.203947                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54934.203947                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 54934.203947                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54934.203947                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           61                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    20.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          118                       # number of writebacks
system.cpu.icache.writebacks::total               118                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst           34                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           34                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           34                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           34                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          118                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          118                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          118                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          118                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      6501499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      6501499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      6501499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      6501499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.354354                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.354354                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.354354                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.354354                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55097.449153                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55097.449153                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55097.449153                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55097.449153                       # average overall mshr miss latency
system.cpu.icache.replacements                    118                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst          181                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total             181                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          152                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           152                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      8349999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8349999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst          333                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total          333                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.456456                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.456456                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 54934.203947                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54934.203947                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           34                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           34                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          118                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          118                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      6501499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      6501499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.354354                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.354354                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55097.449153                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55097.449153                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED      5448000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                   16                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                3276                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               134                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             24.447761                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst           16                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses               451                       # Number of tag accesses
system.cpu.icache.tags.data_accesses              451                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED      5448000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED      5448000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED      5448000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED      5448000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED      5448000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED      5448000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED      5448000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data          216                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total              216                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data          216                       # number of overall hits
system.cpu.dcache.overall_hits::total             216                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           95                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             95                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           95                       # number of overall misses
system.cpu.dcache.overall_misses::total            95                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      5261500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      5261500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      5261500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      5261500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data          311                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total          311                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data          311                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total          311                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.305466                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.305466                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.305466                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.305466                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55384.210526                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55384.210526                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55384.210526                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55384.210526                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           25                       # number of writebacks
system.cpu.dcache.writebacks::total                25                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           29                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           29                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           29                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           29                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           66                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           66                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           66                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           66                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      3837500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      3837500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      3837500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      3837500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.212219                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.212219                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.212219                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.212219                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58143.939394                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58143.939394                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58143.939394                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58143.939394                       # average overall mshr miss latency
system.cpu.dcache.replacements                     67                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data          125                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total             125                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           82                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            82                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      4650000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      4650000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data          207                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total          207                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.396135                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.396135                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 56707.317073                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56707.317073                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           29                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           29                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           53                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      3239000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      3239000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.256039                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.256039                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61113.207547                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61113.207547                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data           91                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total             91                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           13                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           13                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       611500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       611500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data          104                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          104                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.125000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.125000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 47038.461538                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47038.461538                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           13                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           13                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       598500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       598500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.125000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 46038.461538                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 46038.461538                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED      5448000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                   16                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                1193                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                83                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.373494                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data           16                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses               378                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses              378                       # Number of data accesses

---------- End Simulation Statistics   ----------
