SEED:
	 repair_2021-07-11-13:52:06
SOURCE FILE:
	 /home/hammada/projects/verilog_repair/benchmarks/first_counter_overflow/first_counter_overflow_wadden_buggy1.v
TEST BENCH:
	 /home/hammada/projects/verilog_repair/benchmarks/first_counter/first_counter_tb_t3.v
PROJ_DIR:
	 /home/hammada/projects/verilog_repair/benchmarks/first_counter_overflow/
FITNESS_MODE:
	 outputwires
EVAL_SCRIPT:
	 /home/hammada/projects/verilog_repair/benchmarks/first_counter_overflow/run.sh
ORACLE:
	 /home/hammada/projects/verilog_repair/benchmarks/first_counter_overflow/oracle_half.txt
PARAMETERS:
	gens=8
	popsize=5000
	mutation_rate=0.700000
	crossover_rate=0.300000
	replacement_rate=0.400000
	insertion_rate=0.300000
	deletion_rate=0.300000
	restarts=1
	fault_loc=True
	control_flow=True
	limit_transitive_dependency_set=True
	dependency_set_max=4

IN GENERATION 0 OF ATTEMPT 0
	[] --mutation--> ['replace(69,69)']		0.085714285714285715 
	[] --mutation--> ['insert(79,41)']		0 
	[] --mutation--> ['insert(53,53)']		0.085714285714285715 
	[] --mutation--> ['insert(79,53)']		0 
	[] --mutation--> ['replace(81,48)']		0.25714285714285712 
	[] --template--> []		0.085714285714285715 
	[] --template--> ['template(increment_by_one,76)']		0.085714285714285715 
	[] --mutation--> ['insert(79,79)']		0.085714285714285715 
	[] --mutation--> ['insert(58,65)']		0 
	[] --mutation--> ['replace(48,67)']		0.085714285714285715 
	[] --mutation--> ['delete(72)']		0.085714285714285715 
	[] --template--> ['template(sens_to_posedge,38)']		1 

######## REPAIR FOUND ########
		['template(sens_to_posedge,38)']
TOTAL TIME TAKEN TO FIND REPAIR = 12.079626
Minimized patch: ['template(sens_to_posedge,38)']
