// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module GAT_compute_one_graph_compute_scores_source (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        layer,
        scores_source_V_address1,
        scores_source_V_ce1,
        scores_source_V_we1,
        scores_source_V_d1,
        scoring_fn_source_V_0_address0,
        scoring_fn_source_V_0_ce0,
        scoring_fn_source_V_0_q0,
        scoring_fn_source_V_1_address0,
        scoring_fn_source_V_1_ce0,
        scoring_fn_source_V_1_q0,
        scoring_fn_source_V_2_address0,
        scoring_fn_source_V_2_ce0,
        scoring_fn_source_V_2_q0,
        scoring_fn_source_V_3_address0,
        scoring_fn_source_V_3_ce0,
        scoring_fn_source_V_3_q0,
        scoring_fn_source_V_4_address0,
        scoring_fn_source_V_4_ce0,
        scoring_fn_source_V_4_q0,
        scoring_fn_source_V_5_address0,
        scoring_fn_source_V_5_ce0,
        scoring_fn_source_V_5_q0,
        scoring_fn_source_V_6_address0,
        scoring_fn_source_V_6_ce0,
        scoring_fn_source_V_6_q0,
        scoring_fn_source_V_7_address0,
        scoring_fn_source_V_7_ce0,
        scoring_fn_source_V_7_q0,
        scoring_fn_source_V_8_address0,
        scoring_fn_source_V_8_ce0,
        scoring_fn_source_V_8_q0,
        scoring_fn_source_V_9_address0,
        scoring_fn_source_V_9_ce0,
        scoring_fn_source_V_9_q0,
        scoring_fn_source_V_10_address0,
        scoring_fn_source_V_10_ce0,
        scoring_fn_source_V_10_q0,
        scoring_fn_source_V_11_address0,
        scoring_fn_source_V_11_ce0,
        scoring_fn_source_V_11_q0,
        scoring_fn_source_V_12_address0,
        scoring_fn_source_V_12_ce0,
        scoring_fn_source_V_12_q0,
        scoring_fn_source_V_13_address0,
        scoring_fn_source_V_13_ce0,
        scoring_fn_source_V_13_q0,
        scoring_fn_source_V_14_address0,
        scoring_fn_source_V_14_ce0,
        scoring_fn_source_V_14_q0,
        scoring_fn_source_V_15_address0,
        scoring_fn_source_V_15_ce0,
        scoring_fn_source_V_15_q0,
        nodes_features_proj_V_15_address0,
        nodes_features_proj_V_15_ce0,
        nodes_features_proj_V_15_q0,
        nodes_features_proj_V_31_address0,
        nodes_features_proj_V_31_ce0,
        nodes_features_proj_V_31_q0,
        nodes_features_proj_V_47_address0,
        nodes_features_proj_V_47_ce0,
        nodes_features_proj_V_47_q0,
        nodes_features_proj_V_63_address0,
        nodes_features_proj_V_63_ce0,
        nodes_features_proj_V_63_q0,
        nodes_features_proj_V_14_address0,
        nodes_features_proj_V_14_ce0,
        nodes_features_proj_V_14_q0,
        nodes_features_proj_V_30_address0,
        nodes_features_proj_V_30_ce0,
        nodes_features_proj_V_30_q0,
        nodes_features_proj_V_46_address0,
        nodes_features_proj_V_46_ce0,
        nodes_features_proj_V_46_q0,
        nodes_features_proj_V_62_address0,
        nodes_features_proj_V_62_ce0,
        nodes_features_proj_V_62_q0,
        nodes_features_proj_V_13_address0,
        nodes_features_proj_V_13_ce0,
        nodes_features_proj_V_13_q0,
        nodes_features_proj_V_29_address0,
        nodes_features_proj_V_29_ce0,
        nodes_features_proj_V_29_q0,
        nodes_features_proj_V_45_address0,
        nodes_features_proj_V_45_ce0,
        nodes_features_proj_V_45_q0,
        nodes_features_proj_V_61_address0,
        nodes_features_proj_V_61_ce0,
        nodes_features_proj_V_61_q0,
        nodes_features_proj_V_12_address0,
        nodes_features_proj_V_12_ce0,
        nodes_features_proj_V_12_q0,
        nodes_features_proj_V_28_address0,
        nodes_features_proj_V_28_ce0,
        nodes_features_proj_V_28_q0,
        nodes_features_proj_V_44_address0,
        nodes_features_proj_V_44_ce0,
        nodes_features_proj_V_44_q0,
        nodes_features_proj_V_60_address0,
        nodes_features_proj_V_60_ce0,
        nodes_features_proj_V_60_q0,
        nodes_features_proj_V_11_address0,
        nodes_features_proj_V_11_ce0,
        nodes_features_proj_V_11_q0,
        nodes_features_proj_V_27_address0,
        nodes_features_proj_V_27_ce0,
        nodes_features_proj_V_27_q0,
        nodes_features_proj_V_43_address0,
        nodes_features_proj_V_43_ce0,
        nodes_features_proj_V_43_q0,
        nodes_features_proj_V_59_address0,
        nodes_features_proj_V_59_ce0,
        nodes_features_proj_V_59_q0,
        nodes_features_proj_V_10_address0,
        nodes_features_proj_V_10_ce0,
        nodes_features_proj_V_10_q0,
        nodes_features_proj_V_26_address0,
        nodes_features_proj_V_26_ce0,
        nodes_features_proj_V_26_q0,
        nodes_features_proj_V_42_address0,
        nodes_features_proj_V_42_ce0,
        nodes_features_proj_V_42_q0,
        nodes_features_proj_V_58_address0,
        nodes_features_proj_V_58_ce0,
        nodes_features_proj_V_58_q0,
        nodes_features_proj_V_9_address0,
        nodes_features_proj_V_9_ce0,
        nodes_features_proj_V_9_q0,
        nodes_features_proj_V_25_address0,
        nodes_features_proj_V_25_ce0,
        nodes_features_proj_V_25_q0,
        nodes_features_proj_V_41_address0,
        nodes_features_proj_V_41_ce0,
        nodes_features_proj_V_41_q0,
        nodes_features_proj_V_57_address0,
        nodes_features_proj_V_57_ce0,
        nodes_features_proj_V_57_q0,
        nodes_features_proj_V_8_address0,
        nodes_features_proj_V_8_ce0,
        nodes_features_proj_V_8_q0,
        nodes_features_proj_V_24_address0,
        nodes_features_proj_V_24_ce0,
        nodes_features_proj_V_24_q0,
        nodes_features_proj_V_40_address0,
        nodes_features_proj_V_40_ce0,
        nodes_features_proj_V_40_q0,
        nodes_features_proj_V_56_address0,
        nodes_features_proj_V_56_ce0,
        nodes_features_proj_V_56_q0,
        nodes_features_proj_V_7_address0,
        nodes_features_proj_V_7_ce0,
        nodes_features_proj_V_7_q0,
        nodes_features_proj_V_23_address0,
        nodes_features_proj_V_23_ce0,
        nodes_features_proj_V_23_q0,
        nodes_features_proj_V_39_address0,
        nodes_features_proj_V_39_ce0,
        nodes_features_proj_V_39_q0,
        nodes_features_proj_V_55_address0,
        nodes_features_proj_V_55_ce0,
        nodes_features_proj_V_55_q0,
        nodes_features_proj_V_6_address0,
        nodes_features_proj_V_6_ce0,
        nodes_features_proj_V_6_q0,
        nodes_features_proj_V_22_address0,
        nodes_features_proj_V_22_ce0,
        nodes_features_proj_V_22_q0,
        nodes_features_proj_V_38_address0,
        nodes_features_proj_V_38_ce0,
        nodes_features_proj_V_38_q0,
        nodes_features_proj_V_54_address0,
        nodes_features_proj_V_54_ce0,
        nodes_features_proj_V_54_q0,
        nodes_features_proj_V_5_address0,
        nodes_features_proj_V_5_ce0,
        nodes_features_proj_V_5_q0,
        nodes_features_proj_V_21_address0,
        nodes_features_proj_V_21_ce0,
        nodes_features_proj_V_21_q0,
        nodes_features_proj_V_37_address0,
        nodes_features_proj_V_37_ce0,
        nodes_features_proj_V_37_q0,
        nodes_features_proj_V_53_address0,
        nodes_features_proj_V_53_ce0,
        nodes_features_proj_V_53_q0,
        nodes_features_proj_V_4_address0,
        nodes_features_proj_V_4_ce0,
        nodes_features_proj_V_4_q0,
        nodes_features_proj_V_20_address0,
        nodes_features_proj_V_20_ce0,
        nodes_features_proj_V_20_q0,
        nodes_features_proj_V_36_address0,
        nodes_features_proj_V_36_ce0,
        nodes_features_proj_V_36_q0,
        nodes_features_proj_V_52_address0,
        nodes_features_proj_V_52_ce0,
        nodes_features_proj_V_52_q0,
        nodes_features_proj_V_3_address0,
        nodes_features_proj_V_3_ce0,
        nodes_features_proj_V_3_q0,
        nodes_features_proj_V_19_address0,
        nodes_features_proj_V_19_ce0,
        nodes_features_proj_V_19_q0,
        nodes_features_proj_V_35_address0,
        nodes_features_proj_V_35_ce0,
        nodes_features_proj_V_35_q0,
        nodes_features_proj_V_51_address0,
        nodes_features_proj_V_51_ce0,
        nodes_features_proj_V_51_q0,
        nodes_features_proj_V_2_address0,
        nodes_features_proj_V_2_ce0,
        nodes_features_proj_V_2_q0,
        nodes_features_proj_V_18_address0,
        nodes_features_proj_V_18_ce0,
        nodes_features_proj_V_18_q0,
        nodes_features_proj_V_34_address0,
        nodes_features_proj_V_34_ce0,
        nodes_features_proj_V_34_q0,
        nodes_features_proj_V_50_address0,
        nodes_features_proj_V_50_ce0,
        nodes_features_proj_V_50_q0,
        nodes_features_proj_V_1_address0,
        nodes_features_proj_V_1_ce0,
        nodes_features_proj_V_1_q0,
        nodes_features_proj_V_17_address0,
        nodes_features_proj_V_17_ce0,
        nodes_features_proj_V_17_q0,
        nodes_features_proj_V_33_address0,
        nodes_features_proj_V_33_ce0,
        nodes_features_proj_V_33_q0,
        nodes_features_proj_V_49_address0,
        nodes_features_proj_V_49_ce0,
        nodes_features_proj_V_49_q0,
        nodes_features_proj_V_0_address0,
        nodes_features_proj_V_0_ce0,
        nodes_features_proj_V_0_q0,
        nodes_features_proj_V_16_address0,
        nodes_features_proj_V_16_ce0,
        nodes_features_proj_V_16_q0,
        nodes_features_proj_V_32_address0,
        nodes_features_proj_V_32_ce0,
        nodes_features_proj_V_32_q0,
        nodes_features_proj_V_48_address0,
        nodes_features_proj_V_48_ce0,
        nodes_features_proj_V_48_q0,
        grp_fu_3323_p_din0,
        grp_fu_3323_p_din1,
        grp_fu_3323_p_dout0,
        grp_fu_3323_p_ce,
        grp_fu_3327_p_din0,
        grp_fu_3327_p_din1,
        grp_fu_3327_p_dout0,
        grp_fu_3327_p_ce,
        grp_fu_3331_p_din0,
        grp_fu_3331_p_din1,
        grp_fu_3331_p_dout0,
        grp_fu_3331_p_ce,
        grp_fu_3335_p_din0,
        grp_fu_3335_p_din1,
        grp_fu_3335_p_dout0,
        grp_fu_3335_p_ce,
        grp_fu_3339_p_din0,
        grp_fu_3339_p_din1,
        grp_fu_3339_p_dout0,
        grp_fu_3339_p_ce,
        grp_fu_3343_p_din0,
        grp_fu_3343_p_din1,
        grp_fu_3343_p_dout0,
        grp_fu_3343_p_ce,
        grp_fu_3347_p_din0,
        grp_fu_3347_p_din1,
        grp_fu_3347_p_dout0,
        grp_fu_3347_p_ce,
        grp_fu_3351_p_din0,
        grp_fu_3351_p_din1,
        grp_fu_3351_p_dout0,
        grp_fu_3351_p_ce,
        grp_fu_3355_p_din0,
        grp_fu_3355_p_din1,
        grp_fu_3355_p_dout0,
        grp_fu_3355_p_ce,
        grp_fu_3359_p_din0,
        grp_fu_3359_p_din1,
        grp_fu_3359_p_dout0,
        grp_fu_3359_p_ce,
        grp_fu_3363_p_din0,
        grp_fu_3363_p_din1,
        grp_fu_3363_p_dout0,
        grp_fu_3363_p_ce,
        grp_fu_3367_p_din0,
        grp_fu_3367_p_din1,
        grp_fu_3367_p_dout0,
        grp_fu_3367_p_ce,
        grp_fu_3371_p_din0,
        grp_fu_3371_p_din1,
        grp_fu_3371_p_dout0,
        grp_fu_3371_p_ce,
        grp_fu_3375_p_din0,
        grp_fu_3375_p_din1,
        grp_fu_3375_p_dout0,
        grp_fu_3375_p_ce,
        grp_fu_3379_p_din0,
        grp_fu_3379_p_din1,
        grp_fu_3379_p_dout0,
        grp_fu_3379_p_ce,
        grp_fu_3383_p_din0,
        grp_fu_3383_p_din1,
        grp_fu_3383_p_dout0,
        grp_fu_3383_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [2:0] layer;
output  [8:0] scores_source_V_address1;
output   scores_source_V_ce1;
output   scores_source_V_we1;
output  [27:0] scores_source_V_d1;
output  [4:0] scoring_fn_source_V_0_address0;
output   scoring_fn_source_V_0_ce0;
input  [27:0] scoring_fn_source_V_0_q0;
output  [4:0] scoring_fn_source_V_1_address0;
output   scoring_fn_source_V_1_ce0;
input  [27:0] scoring_fn_source_V_1_q0;
output  [4:0] scoring_fn_source_V_2_address0;
output   scoring_fn_source_V_2_ce0;
input  [27:0] scoring_fn_source_V_2_q0;
output  [4:0] scoring_fn_source_V_3_address0;
output   scoring_fn_source_V_3_ce0;
input  [27:0] scoring_fn_source_V_3_q0;
output  [4:0] scoring_fn_source_V_4_address0;
output   scoring_fn_source_V_4_ce0;
input  [27:0] scoring_fn_source_V_4_q0;
output  [4:0] scoring_fn_source_V_5_address0;
output   scoring_fn_source_V_5_ce0;
input  [27:0] scoring_fn_source_V_5_q0;
output  [4:0] scoring_fn_source_V_6_address0;
output   scoring_fn_source_V_6_ce0;
input  [27:0] scoring_fn_source_V_6_q0;
output  [4:0] scoring_fn_source_V_7_address0;
output   scoring_fn_source_V_7_ce0;
input  [27:0] scoring_fn_source_V_7_q0;
output  [4:0] scoring_fn_source_V_8_address0;
output   scoring_fn_source_V_8_ce0;
input  [27:0] scoring_fn_source_V_8_q0;
output  [4:0] scoring_fn_source_V_9_address0;
output   scoring_fn_source_V_9_ce0;
input  [27:0] scoring_fn_source_V_9_q0;
output  [4:0] scoring_fn_source_V_10_address0;
output   scoring_fn_source_V_10_ce0;
input  [27:0] scoring_fn_source_V_10_q0;
output  [4:0] scoring_fn_source_V_11_address0;
output   scoring_fn_source_V_11_ce0;
input  [27:0] scoring_fn_source_V_11_q0;
output  [4:0] scoring_fn_source_V_12_address0;
output   scoring_fn_source_V_12_ce0;
input  [27:0] scoring_fn_source_V_12_q0;
output  [4:0] scoring_fn_source_V_13_address0;
output   scoring_fn_source_V_13_ce0;
input  [27:0] scoring_fn_source_V_13_q0;
output  [4:0] scoring_fn_source_V_14_address0;
output   scoring_fn_source_V_14_ce0;
input  [27:0] scoring_fn_source_V_14_q0;
output  [4:0] scoring_fn_source_V_15_address0;
output   scoring_fn_source_V_15_ce0;
input  [27:0] scoring_fn_source_V_15_q0;
output  [6:0] nodes_features_proj_V_15_address0;
output   nodes_features_proj_V_15_ce0;
input  [27:0] nodes_features_proj_V_15_q0;
output  [6:0] nodes_features_proj_V_31_address0;
output   nodes_features_proj_V_31_ce0;
input  [27:0] nodes_features_proj_V_31_q0;
output  [6:0] nodes_features_proj_V_47_address0;
output   nodes_features_proj_V_47_ce0;
input  [27:0] nodes_features_proj_V_47_q0;
output  [6:0] nodes_features_proj_V_63_address0;
output   nodes_features_proj_V_63_ce0;
input  [27:0] nodes_features_proj_V_63_q0;
output  [6:0] nodes_features_proj_V_14_address0;
output   nodes_features_proj_V_14_ce0;
input  [27:0] nodes_features_proj_V_14_q0;
output  [6:0] nodes_features_proj_V_30_address0;
output   nodes_features_proj_V_30_ce0;
input  [27:0] nodes_features_proj_V_30_q0;
output  [6:0] nodes_features_proj_V_46_address0;
output   nodes_features_proj_V_46_ce0;
input  [27:0] nodes_features_proj_V_46_q0;
output  [6:0] nodes_features_proj_V_62_address0;
output   nodes_features_proj_V_62_ce0;
input  [27:0] nodes_features_proj_V_62_q0;
output  [6:0] nodes_features_proj_V_13_address0;
output   nodes_features_proj_V_13_ce0;
input  [27:0] nodes_features_proj_V_13_q0;
output  [6:0] nodes_features_proj_V_29_address0;
output   nodes_features_proj_V_29_ce0;
input  [27:0] nodes_features_proj_V_29_q0;
output  [6:0] nodes_features_proj_V_45_address0;
output   nodes_features_proj_V_45_ce0;
input  [27:0] nodes_features_proj_V_45_q0;
output  [6:0] nodes_features_proj_V_61_address0;
output   nodes_features_proj_V_61_ce0;
input  [27:0] nodes_features_proj_V_61_q0;
output  [6:0] nodes_features_proj_V_12_address0;
output   nodes_features_proj_V_12_ce0;
input  [27:0] nodes_features_proj_V_12_q0;
output  [6:0] nodes_features_proj_V_28_address0;
output   nodes_features_proj_V_28_ce0;
input  [27:0] nodes_features_proj_V_28_q0;
output  [6:0] nodes_features_proj_V_44_address0;
output   nodes_features_proj_V_44_ce0;
input  [27:0] nodes_features_proj_V_44_q0;
output  [6:0] nodes_features_proj_V_60_address0;
output   nodes_features_proj_V_60_ce0;
input  [27:0] nodes_features_proj_V_60_q0;
output  [6:0] nodes_features_proj_V_11_address0;
output   nodes_features_proj_V_11_ce0;
input  [27:0] nodes_features_proj_V_11_q0;
output  [6:0] nodes_features_proj_V_27_address0;
output   nodes_features_proj_V_27_ce0;
input  [27:0] nodes_features_proj_V_27_q0;
output  [6:0] nodes_features_proj_V_43_address0;
output   nodes_features_proj_V_43_ce0;
input  [27:0] nodes_features_proj_V_43_q0;
output  [6:0] nodes_features_proj_V_59_address0;
output   nodes_features_proj_V_59_ce0;
input  [27:0] nodes_features_proj_V_59_q0;
output  [6:0] nodes_features_proj_V_10_address0;
output   nodes_features_proj_V_10_ce0;
input  [27:0] nodes_features_proj_V_10_q0;
output  [6:0] nodes_features_proj_V_26_address0;
output   nodes_features_proj_V_26_ce0;
input  [27:0] nodes_features_proj_V_26_q0;
output  [6:0] nodes_features_proj_V_42_address0;
output   nodes_features_proj_V_42_ce0;
input  [27:0] nodes_features_proj_V_42_q0;
output  [6:0] nodes_features_proj_V_58_address0;
output   nodes_features_proj_V_58_ce0;
input  [27:0] nodes_features_proj_V_58_q0;
output  [6:0] nodes_features_proj_V_9_address0;
output   nodes_features_proj_V_9_ce0;
input  [27:0] nodes_features_proj_V_9_q0;
output  [6:0] nodes_features_proj_V_25_address0;
output   nodes_features_proj_V_25_ce0;
input  [27:0] nodes_features_proj_V_25_q0;
output  [6:0] nodes_features_proj_V_41_address0;
output   nodes_features_proj_V_41_ce0;
input  [27:0] nodes_features_proj_V_41_q0;
output  [6:0] nodes_features_proj_V_57_address0;
output   nodes_features_proj_V_57_ce0;
input  [27:0] nodes_features_proj_V_57_q0;
output  [6:0] nodes_features_proj_V_8_address0;
output   nodes_features_proj_V_8_ce0;
input  [27:0] nodes_features_proj_V_8_q0;
output  [6:0] nodes_features_proj_V_24_address0;
output   nodes_features_proj_V_24_ce0;
input  [27:0] nodes_features_proj_V_24_q0;
output  [6:0] nodes_features_proj_V_40_address0;
output   nodes_features_proj_V_40_ce0;
input  [27:0] nodes_features_proj_V_40_q0;
output  [6:0] nodes_features_proj_V_56_address0;
output   nodes_features_proj_V_56_ce0;
input  [27:0] nodes_features_proj_V_56_q0;
output  [6:0] nodes_features_proj_V_7_address0;
output   nodes_features_proj_V_7_ce0;
input  [27:0] nodes_features_proj_V_7_q0;
output  [6:0] nodes_features_proj_V_23_address0;
output   nodes_features_proj_V_23_ce0;
input  [27:0] nodes_features_proj_V_23_q0;
output  [6:0] nodes_features_proj_V_39_address0;
output   nodes_features_proj_V_39_ce0;
input  [27:0] nodes_features_proj_V_39_q0;
output  [6:0] nodes_features_proj_V_55_address0;
output   nodes_features_proj_V_55_ce0;
input  [27:0] nodes_features_proj_V_55_q0;
output  [6:0] nodes_features_proj_V_6_address0;
output   nodes_features_proj_V_6_ce0;
input  [27:0] nodes_features_proj_V_6_q0;
output  [6:0] nodes_features_proj_V_22_address0;
output   nodes_features_proj_V_22_ce0;
input  [27:0] nodes_features_proj_V_22_q0;
output  [6:0] nodes_features_proj_V_38_address0;
output   nodes_features_proj_V_38_ce0;
input  [27:0] nodes_features_proj_V_38_q0;
output  [6:0] nodes_features_proj_V_54_address0;
output   nodes_features_proj_V_54_ce0;
input  [27:0] nodes_features_proj_V_54_q0;
output  [6:0] nodes_features_proj_V_5_address0;
output   nodes_features_proj_V_5_ce0;
input  [27:0] nodes_features_proj_V_5_q0;
output  [6:0] nodes_features_proj_V_21_address0;
output   nodes_features_proj_V_21_ce0;
input  [27:0] nodes_features_proj_V_21_q0;
output  [6:0] nodes_features_proj_V_37_address0;
output   nodes_features_proj_V_37_ce0;
input  [27:0] nodes_features_proj_V_37_q0;
output  [6:0] nodes_features_proj_V_53_address0;
output   nodes_features_proj_V_53_ce0;
input  [27:0] nodes_features_proj_V_53_q0;
output  [6:0] nodes_features_proj_V_4_address0;
output   nodes_features_proj_V_4_ce0;
input  [27:0] nodes_features_proj_V_4_q0;
output  [6:0] nodes_features_proj_V_20_address0;
output   nodes_features_proj_V_20_ce0;
input  [27:0] nodes_features_proj_V_20_q0;
output  [6:0] nodes_features_proj_V_36_address0;
output   nodes_features_proj_V_36_ce0;
input  [27:0] nodes_features_proj_V_36_q0;
output  [6:0] nodes_features_proj_V_52_address0;
output   nodes_features_proj_V_52_ce0;
input  [27:0] nodes_features_proj_V_52_q0;
output  [6:0] nodes_features_proj_V_3_address0;
output   nodes_features_proj_V_3_ce0;
input  [27:0] nodes_features_proj_V_3_q0;
output  [6:0] nodes_features_proj_V_19_address0;
output   nodes_features_proj_V_19_ce0;
input  [27:0] nodes_features_proj_V_19_q0;
output  [6:0] nodes_features_proj_V_35_address0;
output   nodes_features_proj_V_35_ce0;
input  [27:0] nodes_features_proj_V_35_q0;
output  [6:0] nodes_features_proj_V_51_address0;
output   nodes_features_proj_V_51_ce0;
input  [27:0] nodes_features_proj_V_51_q0;
output  [6:0] nodes_features_proj_V_2_address0;
output   nodes_features_proj_V_2_ce0;
input  [27:0] nodes_features_proj_V_2_q0;
output  [6:0] nodes_features_proj_V_18_address0;
output   nodes_features_proj_V_18_ce0;
input  [27:0] nodes_features_proj_V_18_q0;
output  [6:0] nodes_features_proj_V_34_address0;
output   nodes_features_proj_V_34_ce0;
input  [27:0] nodes_features_proj_V_34_q0;
output  [6:0] nodes_features_proj_V_50_address0;
output   nodes_features_proj_V_50_ce0;
input  [27:0] nodes_features_proj_V_50_q0;
output  [6:0] nodes_features_proj_V_1_address0;
output   nodes_features_proj_V_1_ce0;
input  [27:0] nodes_features_proj_V_1_q0;
output  [6:0] nodes_features_proj_V_17_address0;
output   nodes_features_proj_V_17_ce0;
input  [27:0] nodes_features_proj_V_17_q0;
output  [6:0] nodes_features_proj_V_33_address0;
output   nodes_features_proj_V_33_ce0;
input  [27:0] nodes_features_proj_V_33_q0;
output  [6:0] nodes_features_proj_V_49_address0;
output   nodes_features_proj_V_49_ce0;
input  [27:0] nodes_features_proj_V_49_q0;
output  [6:0] nodes_features_proj_V_0_address0;
output   nodes_features_proj_V_0_ce0;
input  [27:0] nodes_features_proj_V_0_q0;
output  [6:0] nodes_features_proj_V_16_address0;
output   nodes_features_proj_V_16_ce0;
input  [27:0] nodes_features_proj_V_16_q0;
output  [6:0] nodes_features_proj_V_32_address0;
output   nodes_features_proj_V_32_ce0;
input  [27:0] nodes_features_proj_V_32_q0;
output  [6:0] nodes_features_proj_V_48_address0;
output   nodes_features_proj_V_48_ce0;
input  [27:0] nodes_features_proj_V_48_q0;
output  [27:0] grp_fu_3323_p_din0;
output  [27:0] grp_fu_3323_p_din1;
input  [45:0] grp_fu_3323_p_dout0;
output   grp_fu_3323_p_ce;
output  [27:0] grp_fu_3327_p_din0;
output  [27:0] grp_fu_3327_p_din1;
input  [45:0] grp_fu_3327_p_dout0;
output   grp_fu_3327_p_ce;
output  [27:0] grp_fu_3331_p_din0;
output  [27:0] grp_fu_3331_p_din1;
input  [45:0] grp_fu_3331_p_dout0;
output   grp_fu_3331_p_ce;
output  [27:0] grp_fu_3335_p_din0;
output  [27:0] grp_fu_3335_p_din1;
input  [45:0] grp_fu_3335_p_dout0;
output   grp_fu_3335_p_ce;
output  [27:0] grp_fu_3339_p_din0;
output  [27:0] grp_fu_3339_p_din1;
input  [45:0] grp_fu_3339_p_dout0;
output   grp_fu_3339_p_ce;
output  [27:0] grp_fu_3343_p_din0;
output  [27:0] grp_fu_3343_p_din1;
input  [45:0] grp_fu_3343_p_dout0;
output   grp_fu_3343_p_ce;
output  [27:0] grp_fu_3347_p_din0;
output  [27:0] grp_fu_3347_p_din1;
input  [45:0] grp_fu_3347_p_dout0;
output   grp_fu_3347_p_ce;
output  [27:0] grp_fu_3351_p_din0;
output  [27:0] grp_fu_3351_p_din1;
input  [45:0] grp_fu_3351_p_dout0;
output   grp_fu_3351_p_ce;
output  [27:0] grp_fu_3355_p_din0;
output  [27:0] grp_fu_3355_p_din1;
input  [45:0] grp_fu_3355_p_dout0;
output   grp_fu_3355_p_ce;
output  [27:0] grp_fu_3359_p_din0;
output  [27:0] grp_fu_3359_p_din1;
input  [45:0] grp_fu_3359_p_dout0;
output   grp_fu_3359_p_ce;
output  [27:0] grp_fu_3363_p_din0;
output  [27:0] grp_fu_3363_p_din1;
input  [45:0] grp_fu_3363_p_dout0;
output   grp_fu_3363_p_ce;
output  [27:0] grp_fu_3367_p_din0;
output  [27:0] grp_fu_3367_p_din1;
input  [45:0] grp_fu_3367_p_dout0;
output   grp_fu_3367_p_ce;
output  [27:0] grp_fu_3371_p_din0;
output  [27:0] grp_fu_3371_p_din1;
input  [45:0] grp_fu_3371_p_dout0;
output   grp_fu_3371_p_ce;
output  [27:0] grp_fu_3375_p_din0;
output  [27:0] grp_fu_3375_p_din1;
input  [45:0] grp_fu_3375_p_dout0;
output   grp_fu_3375_p_ce;
output  [27:0] grp_fu_3379_p_din0;
output  [27:0] grp_fu_3379_p_din1;
input  [45:0] grp_fu_3379_p_dout0;
output   grp_fu_3379_p_ce;
output  [27:0] grp_fu_3383_p_din0;
output  [27:0] grp_fu_3383_p_din1;
input  [45:0] grp_fu_3383_p_dout0;
output   grp_fu_3383_p_ce;

reg ap_idle;
reg scores_source_V_ce1;
reg scores_source_V_we1;
reg scoring_fn_source_V_0_ce0;
reg scoring_fn_source_V_1_ce0;
reg scoring_fn_source_V_2_ce0;
reg scoring_fn_source_V_3_ce0;
reg scoring_fn_source_V_4_ce0;
reg scoring_fn_source_V_5_ce0;
reg scoring_fn_source_V_6_ce0;
reg scoring_fn_source_V_7_ce0;
reg scoring_fn_source_V_8_ce0;
reg scoring_fn_source_V_9_ce0;
reg scoring_fn_source_V_10_ce0;
reg scoring_fn_source_V_11_ce0;
reg scoring_fn_source_V_12_ce0;
reg scoring_fn_source_V_13_ce0;
reg scoring_fn_source_V_14_ce0;
reg scoring_fn_source_V_15_ce0;
reg nodes_features_proj_V_15_ce0;
reg nodes_features_proj_V_31_ce0;
reg nodes_features_proj_V_47_ce0;
reg nodes_features_proj_V_63_ce0;
reg nodes_features_proj_V_14_ce0;
reg nodes_features_proj_V_30_ce0;
reg nodes_features_proj_V_46_ce0;
reg nodes_features_proj_V_62_ce0;
reg nodes_features_proj_V_13_ce0;
reg nodes_features_proj_V_29_ce0;
reg nodes_features_proj_V_45_ce0;
reg nodes_features_proj_V_61_ce0;
reg nodes_features_proj_V_12_ce0;
reg nodes_features_proj_V_28_ce0;
reg nodes_features_proj_V_44_ce0;
reg nodes_features_proj_V_60_ce0;
reg nodes_features_proj_V_11_ce0;
reg nodes_features_proj_V_27_ce0;
reg nodes_features_proj_V_43_ce0;
reg nodes_features_proj_V_59_ce0;
reg nodes_features_proj_V_10_ce0;
reg nodes_features_proj_V_26_ce0;
reg nodes_features_proj_V_42_ce0;
reg nodes_features_proj_V_58_ce0;
reg nodes_features_proj_V_9_ce0;
reg nodes_features_proj_V_25_ce0;
reg nodes_features_proj_V_41_ce0;
reg nodes_features_proj_V_57_ce0;
reg nodes_features_proj_V_8_ce0;
reg nodes_features_proj_V_24_ce0;
reg nodes_features_proj_V_40_ce0;
reg nodes_features_proj_V_56_ce0;
reg nodes_features_proj_V_7_ce0;
reg nodes_features_proj_V_23_ce0;
reg nodes_features_proj_V_39_ce0;
reg nodes_features_proj_V_55_ce0;
reg nodes_features_proj_V_6_ce0;
reg nodes_features_proj_V_22_ce0;
reg nodes_features_proj_V_38_ce0;
reg nodes_features_proj_V_54_ce0;
reg nodes_features_proj_V_5_ce0;
reg nodes_features_proj_V_21_ce0;
reg nodes_features_proj_V_37_ce0;
reg nodes_features_proj_V_53_ce0;
reg nodes_features_proj_V_4_ce0;
reg nodes_features_proj_V_20_ce0;
reg nodes_features_proj_V_36_ce0;
reg nodes_features_proj_V_52_ce0;
reg nodes_features_proj_V_3_ce0;
reg nodes_features_proj_V_19_ce0;
reg nodes_features_proj_V_35_ce0;
reg nodes_features_proj_V_51_ce0;
reg nodes_features_proj_V_2_ce0;
reg nodes_features_proj_V_18_ce0;
reg nodes_features_proj_V_34_ce0;
reg nodes_features_proj_V_50_ce0;
reg nodes_features_proj_V_1_ce0;
reg nodes_features_proj_V_17_ce0;
reg nodes_features_proj_V_33_ce0;
reg nodes_features_proj_V_49_ce0;
reg nodes_features_proj_V_0_ce0;
reg nodes_features_proj_V_16_ce0;
reg nodes_features_proj_V_32_ce0;
reg nodes_features_proj_V_48_ce0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln54_fu_1537_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [0:0] icmp_ln54_reg_2237;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln54_reg_2237_pp0_iter1_reg;
reg   [0:0] icmp_ln54_reg_2237_pp0_iter2_reg;
reg   [0:0] icmp_ln54_reg_2237_pp0_iter3_reg;
reg   [0:0] icmp_ln54_reg_2237_pp0_iter4_reg;
reg   [0:0] icmp_ln54_reg_2237_pp0_iter5_reg;
reg   [0:0] icmp_ln54_reg_2237_pp0_iter6_reg;
reg   [0:0] icmp_ln54_reg_2237_pp0_iter7_reg;
reg   [0:0] icmp_ln54_reg_2237_pp0_iter8_reg;
reg   [0:0] icmp_ln54_reg_2237_pp0_iter9_reg;
wire   [4:0] select_ln54_fu_1567_p3;
reg   [4:0] select_ln54_reg_2241;
reg   [4:0] select_ln54_reg_2241_pp0_iter1_reg;
reg   [4:0] select_ln54_reg_2241_pp0_iter2_reg;
reg   [4:0] select_ln54_reg_2241_pp0_iter3_reg;
reg   [4:0] select_ln54_reg_2241_pp0_iter4_reg;
reg   [4:0] select_ln54_reg_2241_pp0_iter5_reg;
reg   [4:0] select_ln54_reg_2241_pp0_iter6_reg;
reg   [4:0] select_ln54_reg_2241_pp0_iter7_reg;
reg   [4:0] select_ln54_reg_2241_pp0_iter8_reg;
reg   [4:0] select_ln54_reg_2241_pp0_iter9_reg;
reg   [4:0] select_ln54_reg_2241_pp0_iter10_reg;
wire   [2:0] select_ln54_1_fu_1575_p3;
reg   [2:0] select_ln54_1_reg_2246;
reg   [2:0] select_ln54_1_reg_2246_pp0_iter1_reg;
reg   [2:0] select_ln54_1_reg_2246_pp0_iter2_reg;
reg   [2:0] select_ln54_1_reg_2246_pp0_iter3_reg;
reg   [2:0] select_ln54_1_reg_2246_pp0_iter4_reg;
reg   [2:0] select_ln54_1_reg_2246_pp0_iter5_reg;
reg   [2:0] select_ln54_1_reg_2246_pp0_iter6_reg;
reg   [2:0] select_ln54_1_reg_2246_pp0_iter7_reg;
reg   [2:0] select_ln54_1_reg_2246_pp0_iter8_reg;
wire   [63:0] zext_ln1171_fu_1593_p1;
reg   [63:0] zext_ln1171_reg_2251;
reg   [63:0] zext_ln1171_reg_2251_pp0_iter1_reg;
reg   [63:0] zext_ln1171_reg_2251_pp0_iter2_reg;
reg   [63:0] zext_ln1171_reg_2251_pp0_iter3_reg;
reg   [63:0] zext_ln1171_reg_2251_pp0_iter4_reg;
reg   [63:0] zext_ln1171_reg_2251_pp0_iter5_reg;
reg   [63:0] zext_ln1171_reg_2251_pp0_iter6_reg;
wire   [1:0] trunc_ln54_fu_1600_p1;
reg   [1:0] trunc_ln54_reg_2273;
reg   [1:0] trunc_ln54_reg_2273_pp0_iter1_reg;
reg   [1:0] trunc_ln54_reg_2273_pp0_iter2_reg;
reg   [1:0] trunc_ln54_reg_2273_pp0_iter3_reg;
reg   [1:0] trunc_ln54_reg_2273_pp0_iter4_reg;
reg   [1:0] trunc_ln54_reg_2273_pp0_iter5_reg;
reg   [1:0] trunc_ln54_reg_2273_pp0_iter6_reg;
reg   [1:0] trunc_ln54_reg_2273_pp0_iter7_reg;
wire   [63:0] n_cast_fu_1604_p1;
reg   [63:0] n_cast_reg_2287;
reg   [63:0] n_cast_reg_2287_pp0_iter1_reg;
reg   [63:0] n_cast_reg_2287_pp0_iter2_reg;
reg   [63:0] n_cast_reg_2287_pp0_iter3_reg;
reg   [63:0] n_cast_reg_2287_pp0_iter4_reg;
reg   [63:0] n_cast_reg_2287_pp0_iter5_reg;
reg   [27:0] scoring_fn_source_V_0_load_reg_2403;
reg   [27:0] scoring_fn_source_V_1_load_reg_2408;
reg   [27:0] scoring_fn_source_V_2_load_reg_2413;
wire  signed [45:0] sext_ln54_fu_1641_p1;
wire  signed [45:0] sext_ln54_1_fu_1644_p1;
wire  signed [45:0] sext_ln54_2_fu_1647_p1;
reg   [27:0] scoring_fn_source_V_3_load_reg_2543;
reg   [27:0] scoring_fn_source_V_4_load_reg_2548;
wire  signed [45:0] sext_ln1171_fu_1650_p1;
wire  signed [45:0] sext_ln1171_79_fu_1660_p1;
wire  signed [45:0] sext_ln1171_80_fu_1670_p1;
wire  signed [45:0] sext_ln54_3_fu_1680_p1;
wire  signed [45:0] sext_ln54_4_fu_1683_p1;
reg   [27:0] scoring_fn_source_V_5_load_reg_2668;
reg   [27:0] scoring_fn_source_V_6_load_reg_2673;
wire  signed [45:0] sext_ln1171_81_fu_1686_p1;
wire  signed [45:0] sext_ln1171_82_fu_1696_p1;
wire  signed [45:0] sext_ln54_5_fu_1706_p1;
wire  signed [45:0] sext_ln54_6_fu_1709_p1;
reg   [27:0] scoring_fn_source_V_7_load_reg_2788;
reg   [27:0] scoring_fn_source_V_8_load_reg_2793;
reg   [45:0] mul_ln1171_79_reg_2808;
reg   [27:0] tmp_s_reg_2813;
reg   [45:0] mul_ln1171_80_reg_2818;
wire  signed [45:0] sext_ln1171_83_fu_1722_p1;
wire  signed [45:0] sext_ln1171_84_fu_1732_p1;
wire  signed [45:0] sext_ln54_7_fu_1742_p1;
wire  signed [45:0] sext_ln54_8_fu_1745_p1;
reg   [27:0] scoring_fn_source_V_9_load_reg_2923;
reg   [27:0] scoring_fn_source_V_10_load_reg_2928;
reg   [45:0] mul_ln1171_81_reg_2943;
reg   [27:0] tmp_78_reg_2948;
reg   [45:0] mul_ln1171_82_reg_2953;
wire  signed [45:0] sext_ln1171_85_fu_1793_p1;
wire  signed [45:0] sext_ln1171_86_fu_1803_p1;
wire  signed [45:0] sext_ln54_9_fu_1813_p1;
wire  signed [45:0] sext_ln54_10_fu_1816_p1;
reg   [27:0] scoring_fn_source_V_11_load_reg_3058;
reg   [27:0] scoring_fn_source_V_12_load_reg_3063;
reg   [45:0] mul_ln1171_83_reg_3078;
reg   [27:0] tmp_80_reg_3083;
reg   [45:0] mul_ln1171_84_reg_3088;
wire  signed [45:0] sext_ln1171_87_fu_1864_p1;
wire  signed [45:0] sext_ln1171_88_fu_1874_p1;
reg   [6:0] nodes_features_proj_V_15_addr_reg_3183;
reg   [6:0] nodes_features_proj_V_31_addr_reg_3188;
reg   [6:0] nodes_features_proj_V_47_addr_reg_3193;
reg   [6:0] nodes_features_proj_V_63_addr_reg_3198;
wire  signed [45:0] sext_ln54_11_fu_1884_p1;
wire  signed [45:0] sext_ln54_12_fu_1887_p1;
reg   [27:0] scoring_fn_source_V_13_load_reg_3213;
reg   [27:0] scoring_fn_source_V_14_load_reg_3218;
reg   [45:0] mul_ln1171_85_reg_3228;
reg   [27:0] tmp_82_reg_3233;
reg   [45:0] mul_ln1171_86_reg_3238;
wire  signed [45:0] sext_ln1171_89_fu_1935_p1;
wire  signed [45:0] sext_ln1171_90_fu_1945_p1;
wire  signed [45:0] sext_ln54_13_fu_1955_p1;
wire  signed [45:0] sext_ln54_14_fu_1958_p1;
reg   [27:0] scoring_fn_source_V_15_load_reg_3303;
reg   [45:0] mul_ln1171_87_reg_3308;
reg   [27:0] tmp_84_reg_3313;
reg   [45:0] mul_ln1171_88_reg_3318;
wire  signed [45:0] sext_ln1171_91_fu_2006_p1;
wire  signed [45:0] sext_ln1171_92_fu_2016_p1;
wire  signed [45:0] sext_ln54_15_fu_2029_p1;
reg   [45:0] mul_ln1171_89_reg_3363;
reg   [27:0] tmp_86_reg_3368;
reg   [45:0] mul_ln1171_90_reg_3373;
wire  signed [45:0] sext_ln1171_93_fu_2077_p1;
reg   [45:0] mul_ln1171_91_reg_3383;
reg   [27:0] tmp_88_reg_3388;
reg   [45:0] mul_ln1171_92_reg_3393;
reg   [45:0] mul_ln1171_93_reg_3403;
reg   [27:0] tmp_90_reg_3408;
wire   [27:0] ap_phi_reg_pp0_iter0_phi_ln1169_reg_1303;
reg   [27:0] ap_phi_reg_pp0_iter1_phi_ln1169_reg_1303;
reg   [27:0] ap_phi_reg_pp0_iter2_phi_ln1169_reg_1303;
wire   [27:0] ap_phi_reg_pp0_iter0_phi_ln1169_16_reg_1316;
reg   [27:0] ap_phi_reg_pp0_iter1_phi_ln1169_16_reg_1316;
reg   [27:0] ap_phi_reg_pp0_iter2_phi_ln1169_16_reg_1316;
wire   [27:0] ap_phi_reg_pp0_iter0_phi_ln1169_17_reg_1329;
reg   [27:0] ap_phi_reg_pp0_iter1_phi_ln1169_17_reg_1329;
reg   [27:0] ap_phi_reg_pp0_iter2_phi_ln1169_17_reg_1329;
wire   [27:0] ap_phi_reg_pp0_iter0_phi_ln1169_18_reg_1342;
reg   [27:0] ap_phi_reg_pp0_iter1_phi_ln1169_18_reg_1342;
reg   [27:0] ap_phi_reg_pp0_iter2_phi_ln1169_18_reg_1342;
reg   [27:0] ap_phi_reg_pp0_iter3_phi_ln1169_18_reg_1342;
wire   [27:0] ap_phi_reg_pp0_iter0_phi_ln1169_19_reg_1355;
reg   [27:0] ap_phi_reg_pp0_iter1_phi_ln1169_19_reg_1355;
reg   [27:0] ap_phi_reg_pp0_iter2_phi_ln1169_19_reg_1355;
reg   [27:0] ap_phi_reg_pp0_iter3_phi_ln1169_19_reg_1355;
wire   [27:0] ap_phi_reg_pp0_iter0_phi_ln1169_20_reg_1368;
reg   [27:0] ap_phi_reg_pp0_iter1_phi_ln1169_20_reg_1368;
reg   [27:0] ap_phi_reg_pp0_iter2_phi_ln1169_20_reg_1368;
reg   [27:0] ap_phi_reg_pp0_iter3_phi_ln1169_20_reg_1368;
reg   [27:0] ap_phi_reg_pp0_iter4_phi_ln1169_20_reg_1368;
wire   [27:0] ap_phi_reg_pp0_iter0_phi_ln1169_21_reg_1381;
reg   [27:0] ap_phi_reg_pp0_iter1_phi_ln1169_21_reg_1381;
reg   [27:0] ap_phi_reg_pp0_iter2_phi_ln1169_21_reg_1381;
reg   [27:0] ap_phi_reg_pp0_iter3_phi_ln1169_21_reg_1381;
reg   [27:0] ap_phi_reg_pp0_iter4_phi_ln1169_21_reg_1381;
wire   [27:0] ap_phi_reg_pp0_iter0_phi_ln1169_22_reg_1394;
reg   [27:0] ap_phi_reg_pp0_iter1_phi_ln1169_22_reg_1394;
reg   [27:0] ap_phi_reg_pp0_iter2_phi_ln1169_22_reg_1394;
reg   [27:0] ap_phi_reg_pp0_iter3_phi_ln1169_22_reg_1394;
reg   [27:0] ap_phi_reg_pp0_iter4_phi_ln1169_22_reg_1394;
reg   [27:0] ap_phi_reg_pp0_iter5_phi_ln1169_22_reg_1394;
wire   [27:0] ap_phi_reg_pp0_iter0_phi_ln1169_23_reg_1407;
reg   [27:0] ap_phi_reg_pp0_iter1_phi_ln1169_23_reg_1407;
reg   [27:0] ap_phi_reg_pp0_iter2_phi_ln1169_23_reg_1407;
reg   [27:0] ap_phi_reg_pp0_iter3_phi_ln1169_23_reg_1407;
reg   [27:0] ap_phi_reg_pp0_iter4_phi_ln1169_23_reg_1407;
reg   [27:0] ap_phi_reg_pp0_iter5_phi_ln1169_23_reg_1407;
wire   [27:0] ap_phi_reg_pp0_iter0_phi_ln1169_24_reg_1420;
reg   [27:0] ap_phi_reg_pp0_iter1_phi_ln1169_24_reg_1420;
reg   [27:0] ap_phi_reg_pp0_iter2_phi_ln1169_24_reg_1420;
reg   [27:0] ap_phi_reg_pp0_iter3_phi_ln1169_24_reg_1420;
reg   [27:0] ap_phi_reg_pp0_iter4_phi_ln1169_24_reg_1420;
reg   [27:0] ap_phi_reg_pp0_iter5_phi_ln1169_24_reg_1420;
reg   [27:0] ap_phi_reg_pp0_iter6_phi_ln1169_24_reg_1420;
wire   [27:0] ap_phi_reg_pp0_iter0_phi_ln1169_25_reg_1433;
reg   [27:0] ap_phi_reg_pp0_iter1_phi_ln1169_25_reg_1433;
reg   [27:0] ap_phi_reg_pp0_iter2_phi_ln1169_25_reg_1433;
reg   [27:0] ap_phi_reg_pp0_iter3_phi_ln1169_25_reg_1433;
reg   [27:0] ap_phi_reg_pp0_iter4_phi_ln1169_25_reg_1433;
reg   [27:0] ap_phi_reg_pp0_iter5_phi_ln1169_25_reg_1433;
reg   [27:0] ap_phi_reg_pp0_iter6_phi_ln1169_25_reg_1433;
wire   [27:0] ap_phi_reg_pp0_iter0_phi_ln1169_26_reg_1446;
reg   [27:0] ap_phi_reg_pp0_iter1_phi_ln1169_26_reg_1446;
reg   [27:0] ap_phi_reg_pp0_iter2_phi_ln1169_26_reg_1446;
reg   [27:0] ap_phi_reg_pp0_iter3_phi_ln1169_26_reg_1446;
reg   [27:0] ap_phi_reg_pp0_iter4_phi_ln1169_26_reg_1446;
reg   [27:0] ap_phi_reg_pp0_iter5_phi_ln1169_26_reg_1446;
reg   [27:0] ap_phi_reg_pp0_iter6_phi_ln1169_26_reg_1446;
reg   [27:0] ap_phi_reg_pp0_iter7_phi_ln1169_26_reg_1446;
wire   [27:0] ap_phi_reg_pp0_iter0_phi_ln1169_27_reg_1459;
reg   [27:0] ap_phi_reg_pp0_iter1_phi_ln1169_27_reg_1459;
reg   [27:0] ap_phi_reg_pp0_iter2_phi_ln1169_27_reg_1459;
reg   [27:0] ap_phi_reg_pp0_iter3_phi_ln1169_27_reg_1459;
reg   [27:0] ap_phi_reg_pp0_iter4_phi_ln1169_27_reg_1459;
reg   [27:0] ap_phi_reg_pp0_iter5_phi_ln1169_27_reg_1459;
reg   [27:0] ap_phi_reg_pp0_iter6_phi_ln1169_27_reg_1459;
reg   [27:0] ap_phi_reg_pp0_iter7_phi_ln1169_27_reg_1459;
wire   [27:0] ap_phi_reg_pp0_iter0_phi_ln1169_28_reg_1472;
reg   [27:0] ap_phi_reg_pp0_iter1_phi_ln1169_28_reg_1472;
reg   [27:0] ap_phi_reg_pp0_iter2_phi_ln1169_28_reg_1472;
reg   [27:0] ap_phi_reg_pp0_iter3_phi_ln1169_28_reg_1472;
reg   [27:0] ap_phi_reg_pp0_iter4_phi_ln1169_28_reg_1472;
reg   [27:0] ap_phi_reg_pp0_iter5_phi_ln1169_28_reg_1472;
reg   [27:0] ap_phi_reg_pp0_iter6_phi_ln1169_28_reg_1472;
reg   [27:0] ap_phi_reg_pp0_iter7_phi_ln1169_28_reg_1472;
reg   [27:0] ap_phi_reg_pp0_iter8_phi_ln1169_28_reg_1472;
wire   [27:0] ap_phi_reg_pp0_iter0_phi_ln1169_29_reg_1485;
reg   [27:0] ap_phi_reg_pp0_iter1_phi_ln1169_29_reg_1485;
reg   [27:0] ap_phi_reg_pp0_iter2_phi_ln1169_29_reg_1485;
reg   [27:0] ap_phi_reg_pp0_iter3_phi_ln1169_29_reg_1485;
reg   [27:0] ap_phi_reg_pp0_iter4_phi_ln1169_29_reg_1485;
reg   [27:0] ap_phi_reg_pp0_iter5_phi_ln1169_29_reg_1485;
reg   [27:0] ap_phi_reg_pp0_iter6_phi_ln1169_29_reg_1485;
reg   [27:0] ap_phi_reg_pp0_iter7_phi_ln1169_29_reg_1485;
reg   [27:0] ap_phi_reg_pp0_iter8_phi_ln1169_29_reg_1485;
wire   [27:0] ap_phi_reg_pp0_iter0_phi_ln1169_30_reg_1498;
reg   [27:0] ap_phi_reg_pp0_iter1_phi_ln1169_30_reg_1498;
reg   [27:0] ap_phi_reg_pp0_iter2_phi_ln1169_30_reg_1498;
reg   [27:0] ap_phi_reg_pp0_iter3_phi_ln1169_30_reg_1498;
reg   [27:0] ap_phi_reg_pp0_iter4_phi_ln1169_30_reg_1498;
reg   [27:0] ap_phi_reg_pp0_iter5_phi_ln1169_30_reg_1498;
reg   [27:0] ap_phi_reg_pp0_iter6_phi_ln1169_30_reg_1498;
reg   [27:0] ap_phi_reg_pp0_iter7_phi_ln1169_30_reg_1498;
reg   [27:0] ap_phi_reg_pp0_iter8_phi_ln1169_30_reg_1498;
reg   [27:0] ap_phi_reg_pp0_iter9_phi_ln1169_30_reg_1498;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln60_1_fu_2180_p1;
reg   [4:0] n_fu_232;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_n_load;
wire   [4:0] add_ln55_fu_1620_p2;
reg   [2:0] nh_fu_236;
reg   [2:0] ap_sig_allocacmp_nh_load;
reg   [6:0] indvar_flatten_fu_240;
reg   [6:0] ap_sig_allocacmp_indvar_flatten_load;
wire   [6:0] add_ln54_1_fu_1543_p2;
wire   [0:0] icmp_ln55_fu_1561_p2;
wire   [2:0] add_ln54_fu_1555_p2;
wire   [4:0] tmp_fu_1511_p3;
wire   [4:0] zext_ln54_1_fu_1583_p1;
wire   [4:0] add_ln54_2_fu_1587_p2;
wire   [45:0] shl_ln_fu_1748_p3;
wire   [45:0] add_ln1245_fu_1755_p2;
wire   [27:0] tmp_77_fu_1760_p4;
wire   [45:0] shl_ln737_s_fu_1770_p3;
wire   [45:0] add_ln1245_78_fu_1778_p2;
wire   [45:0] shl_ln737_76_fu_1819_p3;
wire   [45:0] add_ln1245_79_fu_1826_p2;
wire   [27:0] tmp_79_fu_1831_p4;
wire   [45:0] shl_ln737_77_fu_1841_p3;
wire   [45:0] add_ln1245_80_fu_1849_p2;
wire   [45:0] shl_ln737_78_fu_1890_p3;
wire   [45:0] add_ln1245_81_fu_1897_p2;
wire   [27:0] tmp_81_fu_1902_p4;
wire   [45:0] shl_ln737_79_fu_1912_p3;
wire   [45:0] add_ln1245_82_fu_1920_p2;
wire   [45:0] shl_ln737_80_fu_1961_p3;
wire   [45:0] add_ln1245_83_fu_1968_p2;
wire   [27:0] tmp_83_fu_1973_p4;
wire   [45:0] shl_ln737_81_fu_1983_p3;
wire   [45:0] add_ln1245_84_fu_1991_p2;
wire   [45:0] shl_ln737_82_fu_2032_p3;
wire   [45:0] add_ln1245_85_fu_2039_p2;
wire   [27:0] tmp_85_fu_2044_p4;
wire   [45:0] shl_ln737_83_fu_2054_p3;
wire   [45:0] add_ln1245_86_fu_2062_p2;
wire   [45:0] shl_ln737_84_fu_2087_p3;
wire   [45:0] add_ln1245_87_fu_2094_p2;
wire   [27:0] tmp_87_fu_2099_p4;
wire   [45:0] shl_ln737_85_fu_2109_p3;
wire   [45:0] add_ln1245_88_fu_2117_p2;
wire   [45:0] shl_ln737_86_fu_2135_p3;
wire   [45:0] add_ln1245_89_fu_2142_p2;
wire   [27:0] tmp_89_fu_2147_p4;
wire   [45:0] shl_ln737_87_fu_2157_p3;
wire   [45:0] add_ln1245_90_fu_2165_p2;
wire   [8:0] grp_fu_2207_p3;
wire   [45:0] shl_ln737_88_fu_2184_p3;
wire   [45:0] add_ln1245_91_fu_2191_p2;
wire   [2:0] grp_fu_2207_p0;
wire   [6:0] grp_fu_2207_p1;
wire   [4:0] grp_fu_2207_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [8:0] grp_fu_2207_p00;
wire   [8:0] grp_fu_2207_p20;
reg    ap_condition_1241;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_done_reg = 1'b0;
end

GAT_compute_one_graph_mac_muladd_3ns_7ns_5ns_9_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 5 ),
    .dout_WIDTH( 9 ))
mac_muladd_3ns_7ns_5ns_9_4_1_U995(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2207_p0),
    .din1(grp_fu_2207_p1),
    .din2(grp_fu_2207_p2),
    .ce(1'b1),
    .dout(grp_fu_2207_p3)
);

GAT_compute_one_graph_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter11_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1241)) begin
        if (((trunc_ln54_reg_2273 == 2'd3) & (icmp_ln54_reg_2237 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_phi_ln1169_16_reg_1316 <= nodes_features_proj_V_49_q0;
        end else if (((trunc_ln54_reg_2273 == 2'd2) & (icmp_ln54_reg_2237 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_phi_ln1169_16_reg_1316 <= nodes_features_proj_V_33_q0;
        end else if (((trunc_ln54_reg_2273 == 2'd1) & (icmp_ln54_reg_2237 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_phi_ln1169_16_reg_1316 <= nodes_features_proj_V_17_q0;
        end else if (((trunc_ln54_reg_2273 == 2'd0) & (icmp_ln54_reg_2237 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_phi_ln1169_16_reg_1316 <= nodes_features_proj_V_1_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln1169_16_reg_1316 <= ap_phi_reg_pp0_iter1_phi_ln1169_16_reg_1316;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1241)) begin
        if (((trunc_ln54_reg_2273 == 2'd3) & (icmp_ln54_reg_2237 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_phi_ln1169_17_reg_1329 <= nodes_features_proj_V_50_q0;
        end else if (((trunc_ln54_reg_2273 == 2'd2) & (icmp_ln54_reg_2237 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_phi_ln1169_17_reg_1329 <= nodes_features_proj_V_34_q0;
        end else if (((trunc_ln54_reg_2273 == 2'd1) & (icmp_ln54_reg_2237 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_phi_ln1169_17_reg_1329 <= nodes_features_proj_V_18_q0;
        end else if (((trunc_ln54_reg_2273 == 2'd0) & (icmp_ln54_reg_2237 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_phi_ln1169_17_reg_1329 <= nodes_features_proj_V_2_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln1169_17_reg_1329 <= ap_phi_reg_pp0_iter1_phi_ln1169_17_reg_1329;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1241)) begin
        if (((trunc_ln54_reg_2273 == 2'd3) & (icmp_ln54_reg_2237 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_phi_ln1169_reg_1303 <= nodes_features_proj_V_48_q0;
        end else if (((trunc_ln54_reg_2273 == 2'd2) & (icmp_ln54_reg_2237 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_phi_ln1169_reg_1303 <= nodes_features_proj_V_32_q0;
        end else if (((trunc_ln54_reg_2273 == 2'd1) & (icmp_ln54_reg_2237 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_phi_ln1169_reg_1303 <= nodes_features_proj_V_16_q0;
        end else if (((trunc_ln54_reg_2273 == 2'd0) & (icmp_ln54_reg_2237 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_phi_ln1169_reg_1303 <= nodes_features_proj_V_0_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln1169_reg_1303 <= ap_phi_reg_pp0_iter1_phi_ln1169_reg_1303;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((trunc_ln54_reg_2273_pp0_iter1_reg == 2'd3) & (icmp_ln54_reg_2237_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_phi_ln1169_18_reg_1342 <= nodes_features_proj_V_51_q0;
        end else if (((trunc_ln54_reg_2273_pp0_iter1_reg == 2'd2) & (icmp_ln54_reg_2237_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_phi_ln1169_18_reg_1342 <= nodes_features_proj_V_35_q0;
        end else if (((trunc_ln54_reg_2273_pp0_iter1_reg == 2'd1) & (icmp_ln54_reg_2237_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_phi_ln1169_18_reg_1342 <= nodes_features_proj_V_19_q0;
        end else if (((trunc_ln54_reg_2273_pp0_iter1_reg == 2'd0) & (icmp_ln54_reg_2237_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_phi_ln1169_18_reg_1342 <= nodes_features_proj_V_3_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_phi_ln1169_18_reg_1342 <= ap_phi_reg_pp0_iter2_phi_ln1169_18_reg_1342;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((trunc_ln54_reg_2273_pp0_iter1_reg == 2'd3) & (icmp_ln54_reg_2237_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_phi_ln1169_19_reg_1355 <= nodes_features_proj_V_52_q0;
        end else if (((trunc_ln54_reg_2273_pp0_iter1_reg == 2'd2) & (icmp_ln54_reg_2237_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_phi_ln1169_19_reg_1355 <= nodes_features_proj_V_36_q0;
        end else if (((trunc_ln54_reg_2273_pp0_iter1_reg == 2'd1) & (icmp_ln54_reg_2237_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_phi_ln1169_19_reg_1355 <= nodes_features_proj_V_20_q0;
        end else if (((trunc_ln54_reg_2273_pp0_iter1_reg == 2'd0) & (icmp_ln54_reg_2237_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_phi_ln1169_19_reg_1355 <= nodes_features_proj_V_4_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_phi_ln1169_19_reg_1355 <= ap_phi_reg_pp0_iter2_phi_ln1169_19_reg_1355;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((trunc_ln54_reg_2273_pp0_iter2_reg == 2'd3) & (icmp_ln54_reg_2237_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_phi_ln1169_20_reg_1368 <= nodes_features_proj_V_53_q0;
        end else if (((trunc_ln54_reg_2273_pp0_iter2_reg == 2'd2) & (icmp_ln54_reg_2237_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_phi_ln1169_20_reg_1368 <= nodes_features_proj_V_37_q0;
        end else if (((trunc_ln54_reg_2273_pp0_iter2_reg == 2'd1) & (icmp_ln54_reg_2237_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_phi_ln1169_20_reg_1368 <= nodes_features_proj_V_21_q0;
        end else if (((trunc_ln54_reg_2273_pp0_iter2_reg == 2'd0) & (icmp_ln54_reg_2237_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_phi_ln1169_20_reg_1368 <= nodes_features_proj_V_5_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_phi_ln1169_20_reg_1368 <= ap_phi_reg_pp0_iter3_phi_ln1169_20_reg_1368;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((trunc_ln54_reg_2273_pp0_iter2_reg == 2'd3) & (icmp_ln54_reg_2237_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_phi_ln1169_21_reg_1381 <= nodes_features_proj_V_54_q0;
        end else if (((trunc_ln54_reg_2273_pp0_iter2_reg == 2'd2) & (icmp_ln54_reg_2237_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_phi_ln1169_21_reg_1381 <= nodes_features_proj_V_38_q0;
        end else if (((trunc_ln54_reg_2273_pp0_iter2_reg == 2'd1) & (icmp_ln54_reg_2237_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_phi_ln1169_21_reg_1381 <= nodes_features_proj_V_22_q0;
        end else if (((trunc_ln54_reg_2273_pp0_iter2_reg == 2'd0) & (icmp_ln54_reg_2237_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_phi_ln1169_21_reg_1381 <= nodes_features_proj_V_6_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_phi_ln1169_21_reg_1381 <= ap_phi_reg_pp0_iter3_phi_ln1169_21_reg_1381;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((trunc_ln54_reg_2273_pp0_iter3_reg == 2'd3) & (icmp_ln54_reg_2237_pp0_iter3_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_phi_ln1169_22_reg_1394 <= nodes_features_proj_V_55_q0;
        end else if (((trunc_ln54_reg_2273_pp0_iter3_reg == 2'd2) & (icmp_ln54_reg_2237_pp0_iter3_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_phi_ln1169_22_reg_1394 <= nodes_features_proj_V_39_q0;
        end else if (((trunc_ln54_reg_2273_pp0_iter3_reg == 2'd1) & (icmp_ln54_reg_2237_pp0_iter3_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_phi_ln1169_22_reg_1394 <= nodes_features_proj_V_23_q0;
        end else if (((trunc_ln54_reg_2273_pp0_iter3_reg == 2'd0) & (icmp_ln54_reg_2237_pp0_iter3_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_phi_ln1169_22_reg_1394 <= nodes_features_proj_V_7_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_phi_ln1169_22_reg_1394 <= ap_phi_reg_pp0_iter4_phi_ln1169_22_reg_1394;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((trunc_ln54_reg_2273_pp0_iter3_reg == 2'd3) & (icmp_ln54_reg_2237_pp0_iter3_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_phi_ln1169_23_reg_1407 <= nodes_features_proj_V_56_q0;
        end else if (((trunc_ln54_reg_2273_pp0_iter3_reg == 2'd2) & (icmp_ln54_reg_2237_pp0_iter3_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_phi_ln1169_23_reg_1407 <= nodes_features_proj_V_40_q0;
        end else if (((trunc_ln54_reg_2273_pp0_iter3_reg == 2'd1) & (icmp_ln54_reg_2237_pp0_iter3_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_phi_ln1169_23_reg_1407 <= nodes_features_proj_V_24_q0;
        end else if (((trunc_ln54_reg_2273_pp0_iter3_reg == 2'd0) & (icmp_ln54_reg_2237_pp0_iter3_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_phi_ln1169_23_reg_1407 <= nodes_features_proj_V_8_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_phi_ln1169_23_reg_1407 <= ap_phi_reg_pp0_iter4_phi_ln1169_23_reg_1407;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if (((trunc_ln54_reg_2273_pp0_iter4_reg == 2'd3) & (icmp_ln54_reg_2237_pp0_iter4_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter6_phi_ln1169_24_reg_1420 <= nodes_features_proj_V_57_q0;
        end else if (((trunc_ln54_reg_2273_pp0_iter4_reg == 2'd2) & (icmp_ln54_reg_2237_pp0_iter4_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter6_phi_ln1169_24_reg_1420 <= nodes_features_proj_V_41_q0;
        end else if (((trunc_ln54_reg_2273_pp0_iter4_reg == 2'd1) & (icmp_ln54_reg_2237_pp0_iter4_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter6_phi_ln1169_24_reg_1420 <= nodes_features_proj_V_25_q0;
        end else if (((trunc_ln54_reg_2273_pp0_iter4_reg == 2'd0) & (icmp_ln54_reg_2237_pp0_iter4_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter6_phi_ln1169_24_reg_1420 <= nodes_features_proj_V_9_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter6_phi_ln1169_24_reg_1420 <= ap_phi_reg_pp0_iter5_phi_ln1169_24_reg_1420;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if (((trunc_ln54_reg_2273_pp0_iter4_reg == 2'd3) & (icmp_ln54_reg_2237_pp0_iter4_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter6_phi_ln1169_25_reg_1433 <= nodes_features_proj_V_58_q0;
        end else if (((trunc_ln54_reg_2273_pp0_iter4_reg == 2'd2) & (icmp_ln54_reg_2237_pp0_iter4_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter6_phi_ln1169_25_reg_1433 <= nodes_features_proj_V_42_q0;
        end else if (((trunc_ln54_reg_2273_pp0_iter4_reg == 2'd1) & (icmp_ln54_reg_2237_pp0_iter4_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter6_phi_ln1169_25_reg_1433 <= nodes_features_proj_V_26_q0;
        end else if (((trunc_ln54_reg_2273_pp0_iter4_reg == 2'd0) & (icmp_ln54_reg_2237_pp0_iter4_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter6_phi_ln1169_25_reg_1433 <= nodes_features_proj_V_10_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter6_phi_ln1169_25_reg_1433 <= ap_phi_reg_pp0_iter5_phi_ln1169_25_reg_1433;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if (((trunc_ln54_reg_2273_pp0_iter5_reg == 2'd3) & (icmp_ln54_reg_2237_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_phi_ln1169_26_reg_1446 <= nodes_features_proj_V_59_q0;
        end else if (((trunc_ln54_reg_2273_pp0_iter5_reg == 2'd2) & (icmp_ln54_reg_2237_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_phi_ln1169_26_reg_1446 <= nodes_features_proj_V_43_q0;
        end else if (((trunc_ln54_reg_2273_pp0_iter5_reg == 2'd1) & (icmp_ln54_reg_2237_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_phi_ln1169_26_reg_1446 <= nodes_features_proj_V_27_q0;
        end else if (((trunc_ln54_reg_2273_pp0_iter5_reg == 2'd0) & (icmp_ln54_reg_2237_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_phi_ln1169_26_reg_1446 <= nodes_features_proj_V_11_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_phi_ln1169_26_reg_1446 <= ap_phi_reg_pp0_iter6_phi_ln1169_26_reg_1446;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if (((trunc_ln54_reg_2273_pp0_iter5_reg == 2'd3) & (icmp_ln54_reg_2237_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_phi_ln1169_27_reg_1459 <= nodes_features_proj_V_60_q0;
        end else if (((trunc_ln54_reg_2273_pp0_iter5_reg == 2'd2) & (icmp_ln54_reg_2237_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_phi_ln1169_27_reg_1459 <= nodes_features_proj_V_44_q0;
        end else if (((trunc_ln54_reg_2273_pp0_iter5_reg == 2'd1) & (icmp_ln54_reg_2237_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_phi_ln1169_27_reg_1459 <= nodes_features_proj_V_28_q0;
        end else if (((trunc_ln54_reg_2273_pp0_iter5_reg == 2'd0) & (icmp_ln54_reg_2237_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_phi_ln1169_27_reg_1459 <= nodes_features_proj_V_12_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_phi_ln1169_27_reg_1459 <= ap_phi_reg_pp0_iter6_phi_ln1169_27_reg_1459;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        if (((trunc_ln54_reg_2273_pp0_iter6_reg == 2'd3) & (icmp_ln54_reg_2237_pp0_iter6_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter8_phi_ln1169_28_reg_1472 <= nodes_features_proj_V_61_q0;
        end else if (((trunc_ln54_reg_2273_pp0_iter6_reg == 2'd2) & (icmp_ln54_reg_2237_pp0_iter6_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter8_phi_ln1169_28_reg_1472 <= nodes_features_proj_V_45_q0;
        end else if (((trunc_ln54_reg_2273_pp0_iter6_reg == 2'd1) & (icmp_ln54_reg_2237_pp0_iter6_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter8_phi_ln1169_28_reg_1472 <= nodes_features_proj_V_29_q0;
        end else if (((trunc_ln54_reg_2273_pp0_iter6_reg == 2'd0) & (icmp_ln54_reg_2237_pp0_iter6_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter8_phi_ln1169_28_reg_1472 <= nodes_features_proj_V_13_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter8_phi_ln1169_28_reg_1472 <= ap_phi_reg_pp0_iter7_phi_ln1169_28_reg_1472;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        if (((trunc_ln54_reg_2273_pp0_iter6_reg == 2'd3) & (icmp_ln54_reg_2237_pp0_iter6_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter8_phi_ln1169_29_reg_1485 <= nodes_features_proj_V_62_q0;
        end else if (((trunc_ln54_reg_2273_pp0_iter6_reg == 2'd2) & (icmp_ln54_reg_2237_pp0_iter6_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter8_phi_ln1169_29_reg_1485 <= nodes_features_proj_V_46_q0;
        end else if (((trunc_ln54_reg_2273_pp0_iter6_reg == 2'd1) & (icmp_ln54_reg_2237_pp0_iter6_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter8_phi_ln1169_29_reg_1485 <= nodes_features_proj_V_30_q0;
        end else if (((trunc_ln54_reg_2273_pp0_iter6_reg == 2'd0) & (icmp_ln54_reg_2237_pp0_iter6_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter8_phi_ln1169_29_reg_1485 <= nodes_features_proj_V_14_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter8_phi_ln1169_29_reg_1485 <= ap_phi_reg_pp0_iter7_phi_ln1169_29_reg_1485;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        if (((trunc_ln54_reg_2273_pp0_iter7_reg == 2'd3) & (icmp_ln54_reg_2237_pp0_iter7_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter9_phi_ln1169_30_reg_1498 <= nodes_features_proj_V_63_q0;
        end else if (((trunc_ln54_reg_2273_pp0_iter7_reg == 2'd2) & (icmp_ln54_reg_2237_pp0_iter7_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter9_phi_ln1169_30_reg_1498 <= nodes_features_proj_V_47_q0;
        end else if (((trunc_ln54_reg_2273_pp0_iter7_reg == 2'd1) & (icmp_ln54_reg_2237_pp0_iter7_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter9_phi_ln1169_30_reg_1498 <= nodes_features_proj_V_31_q0;
        end else if (((trunc_ln54_reg_2273_pp0_iter7_reg == 2'd0) & (icmp_ln54_reg_2237_pp0_iter7_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter9_phi_ln1169_30_reg_1498 <= nodes_features_proj_V_15_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter9_phi_ln1169_30_reg_1498 <= ap_phi_reg_pp0_iter8_phi_ln1169_30_reg_1498;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln54_fu_1537_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten_fu_240 <= add_ln54_1_fu_1543_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_240 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln54_fu_1537_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            n_fu_232 <= add_ln55_fu_1620_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            n_fu_232 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln54_fu_1537_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            nh_fu_236 <= select_ln54_1_fu_1575_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            nh_fu_236 <= 3'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        icmp_ln54_reg_2237_pp0_iter2_reg <= icmp_ln54_reg_2237_pp0_iter1_reg;
        icmp_ln54_reg_2237_pp0_iter3_reg <= icmp_ln54_reg_2237_pp0_iter2_reg;
        icmp_ln54_reg_2237_pp0_iter4_reg <= icmp_ln54_reg_2237_pp0_iter3_reg;
        icmp_ln54_reg_2237_pp0_iter5_reg <= icmp_ln54_reg_2237_pp0_iter4_reg;
        icmp_ln54_reg_2237_pp0_iter6_reg <= icmp_ln54_reg_2237_pp0_iter5_reg;
        icmp_ln54_reg_2237_pp0_iter7_reg <= icmp_ln54_reg_2237_pp0_iter6_reg;
        icmp_ln54_reg_2237_pp0_iter8_reg <= icmp_ln54_reg_2237_pp0_iter7_reg;
        icmp_ln54_reg_2237_pp0_iter9_reg <= icmp_ln54_reg_2237_pp0_iter8_reg;
        mul_ln1171_93_reg_3403 <= grp_fu_3383_p_dout0;
        n_cast_reg_2287_pp0_iter2_reg[4 : 0] <= n_cast_reg_2287_pp0_iter1_reg[4 : 0];
        n_cast_reg_2287_pp0_iter3_reg[4 : 0] <= n_cast_reg_2287_pp0_iter2_reg[4 : 0];
        n_cast_reg_2287_pp0_iter4_reg[4 : 0] <= n_cast_reg_2287_pp0_iter3_reg[4 : 0];
        n_cast_reg_2287_pp0_iter5_reg[4 : 0] <= n_cast_reg_2287_pp0_iter4_reg[4 : 0];
        select_ln54_1_reg_2246_pp0_iter2_reg <= select_ln54_1_reg_2246_pp0_iter1_reg;
        select_ln54_1_reg_2246_pp0_iter3_reg <= select_ln54_1_reg_2246_pp0_iter2_reg;
        select_ln54_1_reg_2246_pp0_iter4_reg <= select_ln54_1_reg_2246_pp0_iter3_reg;
        select_ln54_1_reg_2246_pp0_iter5_reg <= select_ln54_1_reg_2246_pp0_iter4_reg;
        select_ln54_1_reg_2246_pp0_iter6_reg <= select_ln54_1_reg_2246_pp0_iter5_reg;
        select_ln54_1_reg_2246_pp0_iter7_reg <= select_ln54_1_reg_2246_pp0_iter6_reg;
        select_ln54_1_reg_2246_pp0_iter8_reg <= select_ln54_1_reg_2246_pp0_iter7_reg;
        select_ln54_reg_2241_pp0_iter10_reg <= select_ln54_reg_2241_pp0_iter9_reg;
        select_ln54_reg_2241_pp0_iter2_reg <= select_ln54_reg_2241_pp0_iter1_reg;
        select_ln54_reg_2241_pp0_iter3_reg <= select_ln54_reg_2241_pp0_iter2_reg;
        select_ln54_reg_2241_pp0_iter4_reg <= select_ln54_reg_2241_pp0_iter3_reg;
        select_ln54_reg_2241_pp0_iter5_reg <= select_ln54_reg_2241_pp0_iter4_reg;
        select_ln54_reg_2241_pp0_iter6_reg <= select_ln54_reg_2241_pp0_iter5_reg;
        select_ln54_reg_2241_pp0_iter7_reg <= select_ln54_reg_2241_pp0_iter6_reg;
        select_ln54_reg_2241_pp0_iter8_reg <= select_ln54_reg_2241_pp0_iter7_reg;
        select_ln54_reg_2241_pp0_iter9_reg <= select_ln54_reg_2241_pp0_iter8_reg;
        tmp_90_reg_3408 <= {{add_ln1245_90_fu_2165_p2[45:18]}};
        trunc_ln54_reg_2273_pp0_iter2_reg <= trunc_ln54_reg_2273_pp0_iter1_reg;
        trunc_ln54_reg_2273_pp0_iter3_reg <= trunc_ln54_reg_2273_pp0_iter2_reg;
        trunc_ln54_reg_2273_pp0_iter4_reg <= trunc_ln54_reg_2273_pp0_iter3_reg;
        trunc_ln54_reg_2273_pp0_iter5_reg <= trunc_ln54_reg_2273_pp0_iter4_reg;
        trunc_ln54_reg_2273_pp0_iter6_reg <= trunc_ln54_reg_2273_pp0_iter5_reg;
        trunc_ln54_reg_2273_pp0_iter7_reg <= trunc_ln54_reg_2273_pp0_iter6_reg;
        zext_ln1171_reg_2251_pp0_iter2_reg[4 : 0] <= zext_ln1171_reg_2251_pp0_iter1_reg[4 : 0];
        zext_ln1171_reg_2251_pp0_iter3_reg[4 : 0] <= zext_ln1171_reg_2251_pp0_iter2_reg[4 : 0];
        zext_ln1171_reg_2251_pp0_iter4_reg[4 : 0] <= zext_ln1171_reg_2251_pp0_iter3_reg[4 : 0];
        zext_ln1171_reg_2251_pp0_iter5_reg[4 : 0] <= zext_ln1171_reg_2251_pp0_iter4_reg[4 : 0];
        zext_ln1171_reg_2251_pp0_iter6_reg[4 : 0] <= zext_ln1171_reg_2251_pp0_iter5_reg[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln54_reg_2237 <= icmp_ln54_fu_1537_p2;
        icmp_ln54_reg_2237_pp0_iter1_reg <= icmp_ln54_reg_2237;
        n_cast_reg_2287_pp0_iter1_reg[4 : 0] <= n_cast_reg_2287[4 : 0];
        select_ln54_1_reg_2246_pp0_iter1_reg <= select_ln54_1_reg_2246;
        select_ln54_reg_2241_pp0_iter1_reg <= select_ln54_reg_2241;
        trunc_ln54_reg_2273_pp0_iter1_reg <= trunc_ln54_reg_2273;
        zext_ln1171_reg_2251_pp0_iter1_reg[4 : 0] <= zext_ln1171_reg_2251[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_phi_ln1169_16_reg_1316 <= ap_phi_reg_pp0_iter0_phi_ln1169_16_reg_1316;
        ap_phi_reg_pp0_iter1_phi_ln1169_17_reg_1329 <= ap_phi_reg_pp0_iter0_phi_ln1169_17_reg_1329;
        ap_phi_reg_pp0_iter1_phi_ln1169_18_reg_1342 <= ap_phi_reg_pp0_iter0_phi_ln1169_18_reg_1342;
        ap_phi_reg_pp0_iter1_phi_ln1169_19_reg_1355 <= ap_phi_reg_pp0_iter0_phi_ln1169_19_reg_1355;
        ap_phi_reg_pp0_iter1_phi_ln1169_20_reg_1368 <= ap_phi_reg_pp0_iter0_phi_ln1169_20_reg_1368;
        ap_phi_reg_pp0_iter1_phi_ln1169_21_reg_1381 <= ap_phi_reg_pp0_iter0_phi_ln1169_21_reg_1381;
        ap_phi_reg_pp0_iter1_phi_ln1169_22_reg_1394 <= ap_phi_reg_pp0_iter0_phi_ln1169_22_reg_1394;
        ap_phi_reg_pp0_iter1_phi_ln1169_23_reg_1407 <= ap_phi_reg_pp0_iter0_phi_ln1169_23_reg_1407;
        ap_phi_reg_pp0_iter1_phi_ln1169_24_reg_1420 <= ap_phi_reg_pp0_iter0_phi_ln1169_24_reg_1420;
        ap_phi_reg_pp0_iter1_phi_ln1169_25_reg_1433 <= ap_phi_reg_pp0_iter0_phi_ln1169_25_reg_1433;
        ap_phi_reg_pp0_iter1_phi_ln1169_26_reg_1446 <= ap_phi_reg_pp0_iter0_phi_ln1169_26_reg_1446;
        ap_phi_reg_pp0_iter1_phi_ln1169_27_reg_1459 <= ap_phi_reg_pp0_iter0_phi_ln1169_27_reg_1459;
        ap_phi_reg_pp0_iter1_phi_ln1169_28_reg_1472 <= ap_phi_reg_pp0_iter0_phi_ln1169_28_reg_1472;
        ap_phi_reg_pp0_iter1_phi_ln1169_29_reg_1485 <= ap_phi_reg_pp0_iter0_phi_ln1169_29_reg_1485;
        ap_phi_reg_pp0_iter1_phi_ln1169_30_reg_1498 <= ap_phi_reg_pp0_iter0_phi_ln1169_30_reg_1498;
        ap_phi_reg_pp0_iter1_phi_ln1169_reg_1303 <= ap_phi_reg_pp0_iter0_phi_ln1169_reg_1303;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_phi_ln1169_18_reg_1342 <= ap_phi_reg_pp0_iter1_phi_ln1169_18_reg_1342;
        ap_phi_reg_pp0_iter2_phi_ln1169_19_reg_1355 <= ap_phi_reg_pp0_iter1_phi_ln1169_19_reg_1355;
        ap_phi_reg_pp0_iter2_phi_ln1169_20_reg_1368 <= ap_phi_reg_pp0_iter1_phi_ln1169_20_reg_1368;
        ap_phi_reg_pp0_iter2_phi_ln1169_21_reg_1381 <= ap_phi_reg_pp0_iter1_phi_ln1169_21_reg_1381;
        ap_phi_reg_pp0_iter2_phi_ln1169_22_reg_1394 <= ap_phi_reg_pp0_iter1_phi_ln1169_22_reg_1394;
        ap_phi_reg_pp0_iter2_phi_ln1169_23_reg_1407 <= ap_phi_reg_pp0_iter1_phi_ln1169_23_reg_1407;
        ap_phi_reg_pp0_iter2_phi_ln1169_24_reg_1420 <= ap_phi_reg_pp0_iter1_phi_ln1169_24_reg_1420;
        ap_phi_reg_pp0_iter2_phi_ln1169_25_reg_1433 <= ap_phi_reg_pp0_iter1_phi_ln1169_25_reg_1433;
        ap_phi_reg_pp0_iter2_phi_ln1169_26_reg_1446 <= ap_phi_reg_pp0_iter1_phi_ln1169_26_reg_1446;
        ap_phi_reg_pp0_iter2_phi_ln1169_27_reg_1459 <= ap_phi_reg_pp0_iter1_phi_ln1169_27_reg_1459;
        ap_phi_reg_pp0_iter2_phi_ln1169_28_reg_1472 <= ap_phi_reg_pp0_iter1_phi_ln1169_28_reg_1472;
        ap_phi_reg_pp0_iter2_phi_ln1169_29_reg_1485 <= ap_phi_reg_pp0_iter1_phi_ln1169_29_reg_1485;
        ap_phi_reg_pp0_iter2_phi_ln1169_30_reg_1498 <= ap_phi_reg_pp0_iter1_phi_ln1169_30_reg_1498;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_phi_ln1169_20_reg_1368 <= ap_phi_reg_pp0_iter2_phi_ln1169_20_reg_1368;
        ap_phi_reg_pp0_iter3_phi_ln1169_21_reg_1381 <= ap_phi_reg_pp0_iter2_phi_ln1169_21_reg_1381;
        ap_phi_reg_pp0_iter3_phi_ln1169_22_reg_1394 <= ap_phi_reg_pp0_iter2_phi_ln1169_22_reg_1394;
        ap_phi_reg_pp0_iter3_phi_ln1169_23_reg_1407 <= ap_phi_reg_pp0_iter2_phi_ln1169_23_reg_1407;
        ap_phi_reg_pp0_iter3_phi_ln1169_24_reg_1420 <= ap_phi_reg_pp0_iter2_phi_ln1169_24_reg_1420;
        ap_phi_reg_pp0_iter3_phi_ln1169_25_reg_1433 <= ap_phi_reg_pp0_iter2_phi_ln1169_25_reg_1433;
        ap_phi_reg_pp0_iter3_phi_ln1169_26_reg_1446 <= ap_phi_reg_pp0_iter2_phi_ln1169_26_reg_1446;
        ap_phi_reg_pp0_iter3_phi_ln1169_27_reg_1459 <= ap_phi_reg_pp0_iter2_phi_ln1169_27_reg_1459;
        ap_phi_reg_pp0_iter3_phi_ln1169_28_reg_1472 <= ap_phi_reg_pp0_iter2_phi_ln1169_28_reg_1472;
        ap_phi_reg_pp0_iter3_phi_ln1169_29_reg_1485 <= ap_phi_reg_pp0_iter2_phi_ln1169_29_reg_1485;
        ap_phi_reg_pp0_iter3_phi_ln1169_30_reg_1498 <= ap_phi_reg_pp0_iter2_phi_ln1169_30_reg_1498;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_phi_ln1169_22_reg_1394 <= ap_phi_reg_pp0_iter3_phi_ln1169_22_reg_1394;
        ap_phi_reg_pp0_iter4_phi_ln1169_23_reg_1407 <= ap_phi_reg_pp0_iter3_phi_ln1169_23_reg_1407;
        ap_phi_reg_pp0_iter4_phi_ln1169_24_reg_1420 <= ap_phi_reg_pp0_iter3_phi_ln1169_24_reg_1420;
        ap_phi_reg_pp0_iter4_phi_ln1169_25_reg_1433 <= ap_phi_reg_pp0_iter3_phi_ln1169_25_reg_1433;
        ap_phi_reg_pp0_iter4_phi_ln1169_26_reg_1446 <= ap_phi_reg_pp0_iter3_phi_ln1169_26_reg_1446;
        ap_phi_reg_pp0_iter4_phi_ln1169_27_reg_1459 <= ap_phi_reg_pp0_iter3_phi_ln1169_27_reg_1459;
        ap_phi_reg_pp0_iter4_phi_ln1169_28_reg_1472 <= ap_phi_reg_pp0_iter3_phi_ln1169_28_reg_1472;
        ap_phi_reg_pp0_iter4_phi_ln1169_29_reg_1485 <= ap_phi_reg_pp0_iter3_phi_ln1169_29_reg_1485;
        ap_phi_reg_pp0_iter4_phi_ln1169_30_reg_1498 <= ap_phi_reg_pp0_iter3_phi_ln1169_30_reg_1498;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_phi_ln1169_24_reg_1420 <= ap_phi_reg_pp0_iter4_phi_ln1169_24_reg_1420;
        ap_phi_reg_pp0_iter5_phi_ln1169_25_reg_1433 <= ap_phi_reg_pp0_iter4_phi_ln1169_25_reg_1433;
        ap_phi_reg_pp0_iter5_phi_ln1169_26_reg_1446 <= ap_phi_reg_pp0_iter4_phi_ln1169_26_reg_1446;
        ap_phi_reg_pp0_iter5_phi_ln1169_27_reg_1459 <= ap_phi_reg_pp0_iter4_phi_ln1169_27_reg_1459;
        ap_phi_reg_pp0_iter5_phi_ln1169_28_reg_1472 <= ap_phi_reg_pp0_iter4_phi_ln1169_28_reg_1472;
        ap_phi_reg_pp0_iter5_phi_ln1169_29_reg_1485 <= ap_phi_reg_pp0_iter4_phi_ln1169_29_reg_1485;
        ap_phi_reg_pp0_iter5_phi_ln1169_30_reg_1498 <= ap_phi_reg_pp0_iter4_phi_ln1169_30_reg_1498;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_phi_ln1169_26_reg_1446 <= ap_phi_reg_pp0_iter5_phi_ln1169_26_reg_1446;
        ap_phi_reg_pp0_iter6_phi_ln1169_27_reg_1459 <= ap_phi_reg_pp0_iter5_phi_ln1169_27_reg_1459;
        ap_phi_reg_pp0_iter6_phi_ln1169_28_reg_1472 <= ap_phi_reg_pp0_iter5_phi_ln1169_28_reg_1472;
        ap_phi_reg_pp0_iter6_phi_ln1169_29_reg_1485 <= ap_phi_reg_pp0_iter5_phi_ln1169_29_reg_1485;
        ap_phi_reg_pp0_iter6_phi_ln1169_30_reg_1498 <= ap_phi_reg_pp0_iter5_phi_ln1169_30_reg_1498;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_phi_ln1169_28_reg_1472 <= ap_phi_reg_pp0_iter6_phi_ln1169_28_reg_1472;
        ap_phi_reg_pp0_iter7_phi_ln1169_29_reg_1485 <= ap_phi_reg_pp0_iter6_phi_ln1169_29_reg_1485;
        ap_phi_reg_pp0_iter7_phi_ln1169_30_reg_1498 <= ap_phi_reg_pp0_iter6_phi_ln1169_30_reg_1498;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_phi_ln1169_30_reg_1498 <= ap_phi_reg_pp0_iter7_phi_ln1169_30_reg_1498;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln54_reg_2237_pp0_iter3_reg == 1'd0))) begin
        mul_ln1171_79_reg_2808 <= grp_fu_3327_p_dout0;
        mul_ln1171_80_reg_2818 <= grp_fu_3331_p_dout0;
        scoring_fn_source_V_7_load_reg_2788 <= scoring_fn_source_V_7_q0;
        scoring_fn_source_V_8_load_reg_2793 <= scoring_fn_source_V_8_q0;
        tmp_s_reg_2813 <= {{grp_fu_3323_p_dout0[45:18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln54_reg_2237_pp0_iter4_reg == 1'd0))) begin
        mul_ln1171_81_reg_2943 <= grp_fu_3335_p_dout0;
        mul_ln1171_82_reg_2953 <= grp_fu_3339_p_dout0;
        scoring_fn_source_V_10_load_reg_2928 <= scoring_fn_source_V_10_q0;
        scoring_fn_source_V_9_load_reg_2923 <= scoring_fn_source_V_9_q0;
        tmp_78_reg_2948 <= {{add_ln1245_78_fu_1778_p2[45:18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln54_reg_2237_pp0_iter5_reg == 1'd0))) begin
        mul_ln1171_83_reg_3078 <= grp_fu_3343_p_dout0;
        mul_ln1171_84_reg_3088 <= grp_fu_3347_p_dout0;
        nodes_features_proj_V_15_addr_reg_3183[4 : 0] <= n_cast_reg_2287_pp0_iter5_reg[4 : 0];
        nodes_features_proj_V_31_addr_reg_3188[4 : 0] <= n_cast_reg_2287_pp0_iter5_reg[4 : 0];
        nodes_features_proj_V_47_addr_reg_3193[4 : 0] <= n_cast_reg_2287_pp0_iter5_reg[4 : 0];
        nodes_features_proj_V_63_addr_reg_3198[4 : 0] <= n_cast_reg_2287_pp0_iter5_reg[4 : 0];
        scoring_fn_source_V_11_load_reg_3058 <= scoring_fn_source_V_11_q0;
        scoring_fn_source_V_12_load_reg_3063 <= scoring_fn_source_V_12_q0;
        tmp_80_reg_3083 <= {{add_ln1245_80_fu_1849_p2[45:18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln54_reg_2237_pp0_iter6_reg == 1'd0))) begin
        mul_ln1171_85_reg_3228 <= grp_fu_3351_p_dout0;
        mul_ln1171_86_reg_3238 <= grp_fu_3355_p_dout0;
        scoring_fn_source_V_13_load_reg_3213 <= scoring_fn_source_V_13_q0;
        scoring_fn_source_V_14_load_reg_3218 <= scoring_fn_source_V_14_q0;
        tmp_82_reg_3233 <= {{add_ln1245_82_fu_1920_p2[45:18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln54_reg_2237_pp0_iter7_reg == 1'd0))) begin
        mul_ln1171_87_reg_3308 <= grp_fu_3359_p_dout0;
        mul_ln1171_88_reg_3318 <= grp_fu_3363_p_dout0;
        scoring_fn_source_V_15_load_reg_3303 <= scoring_fn_source_V_15_q0;
        tmp_84_reg_3313 <= {{add_ln1245_84_fu_1991_p2[45:18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln54_reg_2237_pp0_iter8_reg == 1'd0))) begin
        mul_ln1171_89_reg_3363 <= grp_fu_3367_p_dout0;
        mul_ln1171_90_reg_3373 <= grp_fu_3371_p_dout0;
        tmp_86_reg_3368 <= {{add_ln1245_86_fu_2062_p2[45:18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln54_reg_2237_pp0_iter9_reg == 1'd0))) begin
        mul_ln1171_91_reg_3383 <= grp_fu_3375_p_dout0;
        mul_ln1171_92_reg_3393 <= grp_fu_3379_p_dout0;
        tmp_88_reg_3388 <= {{add_ln1245_88_fu_2117_p2[45:18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln54_fu_1537_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        n_cast_reg_2287[4 : 0] <= n_cast_fu_1604_p1[4 : 0];
        select_ln54_1_reg_2246 <= select_ln54_1_fu_1575_p3;
        select_ln54_reg_2241 <= select_ln54_fu_1567_p3;
        trunc_ln54_reg_2273 <= trunc_ln54_fu_1600_p1;
        zext_ln1171_reg_2251[4 : 0] <= zext_ln1171_fu_1593_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln54_reg_2237 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scoring_fn_source_V_0_load_reg_2403 <= scoring_fn_source_V_0_q0;
        scoring_fn_source_V_1_load_reg_2408 <= scoring_fn_source_V_1_q0;
        scoring_fn_source_V_2_load_reg_2413 <= scoring_fn_source_V_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln54_reg_2237_pp0_iter1_reg == 1'd0))) begin
        scoring_fn_source_V_3_load_reg_2543 <= scoring_fn_source_V_3_q0;
        scoring_fn_source_V_4_load_reg_2548 <= scoring_fn_source_V_4_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln54_reg_2237_pp0_iter2_reg == 1'd0))) begin
        scoring_fn_source_V_5_load_reg_2668 <= scoring_fn_source_V_5_q0;
        scoring_fn_source_V_6_load_reg_2673 <= scoring_fn_source_V_6_q0;
    end
end

always @ (*) begin
    if (((icmp_ln54_fu_1537_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter11_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten_load = 7'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_240;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_n_load = 5'd0;
    end else begin
        ap_sig_allocacmp_n_load = n_fu_232;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_nh_load = 3'd0;
    end else begin
        ap_sig_allocacmp_nh_load = nh_fu_236;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_0_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        nodes_features_proj_V_10_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        nodes_features_proj_V_11_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        nodes_features_proj_V_12_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        nodes_features_proj_V_13_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        nodes_features_proj_V_14_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        nodes_features_proj_V_15_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_16_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_17_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_18_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_19_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_1_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_20_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        nodes_features_proj_V_21_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        nodes_features_proj_V_22_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        nodes_features_proj_V_23_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        nodes_features_proj_V_24_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        nodes_features_proj_V_25_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        nodes_features_proj_V_26_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        nodes_features_proj_V_27_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        nodes_features_proj_V_28_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        nodes_features_proj_V_29_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_2_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        nodes_features_proj_V_30_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        nodes_features_proj_V_31_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_32_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_33_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_34_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_35_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_36_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        nodes_features_proj_V_37_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        nodes_features_proj_V_38_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        nodes_features_proj_V_39_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_3_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        nodes_features_proj_V_40_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        nodes_features_proj_V_41_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        nodes_features_proj_V_42_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        nodes_features_proj_V_43_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        nodes_features_proj_V_44_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        nodes_features_proj_V_45_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        nodes_features_proj_V_46_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        nodes_features_proj_V_47_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_48_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_49_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_4_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_50_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_51_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_52_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        nodes_features_proj_V_53_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        nodes_features_proj_V_54_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        nodes_features_proj_V_55_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        nodes_features_proj_V_56_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_56_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        nodes_features_proj_V_57_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        nodes_features_proj_V_58_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_58_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        nodes_features_proj_V_59_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_59_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        nodes_features_proj_V_5_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        nodes_features_proj_V_60_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_60_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        nodes_features_proj_V_61_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_61_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        nodes_features_proj_V_62_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_62_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        nodes_features_proj_V_63_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_63_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        nodes_features_proj_V_6_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        nodes_features_proj_V_7_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        nodes_features_proj_V_8_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        nodes_features_proj_V_9_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        scores_source_V_ce1 = 1'b1;
    end else begin
        scores_source_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        scores_source_V_we1 = 1'b1;
    end else begin
        scores_source_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scoring_fn_source_V_0_ce0 = 1'b1;
    end else begin
        scoring_fn_source_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        scoring_fn_source_V_10_ce0 = 1'b1;
    end else begin
        scoring_fn_source_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        scoring_fn_source_V_11_ce0 = 1'b1;
    end else begin
        scoring_fn_source_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        scoring_fn_source_V_12_ce0 = 1'b1;
    end else begin
        scoring_fn_source_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        scoring_fn_source_V_13_ce0 = 1'b1;
    end else begin
        scoring_fn_source_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        scoring_fn_source_V_14_ce0 = 1'b1;
    end else begin
        scoring_fn_source_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        scoring_fn_source_V_15_ce0 = 1'b1;
    end else begin
        scoring_fn_source_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scoring_fn_source_V_1_ce0 = 1'b1;
    end else begin
        scoring_fn_source_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scoring_fn_source_V_2_ce0 = 1'b1;
    end else begin
        scoring_fn_source_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scoring_fn_source_V_3_ce0 = 1'b1;
    end else begin
        scoring_fn_source_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scoring_fn_source_V_4_ce0 = 1'b1;
    end else begin
        scoring_fn_source_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        scoring_fn_source_V_5_ce0 = 1'b1;
    end else begin
        scoring_fn_source_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        scoring_fn_source_V_6_ce0 = 1'b1;
    end else begin
        scoring_fn_source_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        scoring_fn_source_V_7_ce0 = 1'b1;
    end else begin
        scoring_fn_source_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        scoring_fn_source_V_8_ce0 = 1'b1;
    end else begin
        scoring_fn_source_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        scoring_fn_source_V_9_ce0 = 1'b1;
    end else begin
        scoring_fn_source_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1245_78_fu_1778_p2 = (shl_ln737_s_fu_1770_p3 + mul_ln1171_80_reg_2818);

assign add_ln1245_79_fu_1826_p2 = (shl_ln737_76_fu_1819_p3 + mul_ln1171_81_reg_2943);

assign add_ln1245_80_fu_1849_p2 = (shl_ln737_77_fu_1841_p3 + mul_ln1171_82_reg_2953);

assign add_ln1245_81_fu_1897_p2 = (shl_ln737_78_fu_1890_p3 + mul_ln1171_83_reg_3078);

assign add_ln1245_82_fu_1920_p2 = (shl_ln737_79_fu_1912_p3 + mul_ln1171_84_reg_3088);

assign add_ln1245_83_fu_1968_p2 = (shl_ln737_80_fu_1961_p3 + mul_ln1171_85_reg_3228);

assign add_ln1245_84_fu_1991_p2 = (shl_ln737_81_fu_1983_p3 + mul_ln1171_86_reg_3238);

assign add_ln1245_85_fu_2039_p2 = (shl_ln737_82_fu_2032_p3 + mul_ln1171_87_reg_3308);

assign add_ln1245_86_fu_2062_p2 = (shl_ln737_83_fu_2054_p3 + mul_ln1171_88_reg_3318);

assign add_ln1245_87_fu_2094_p2 = (shl_ln737_84_fu_2087_p3 + mul_ln1171_89_reg_3363);

assign add_ln1245_88_fu_2117_p2 = (shl_ln737_85_fu_2109_p3 + mul_ln1171_90_reg_3373);

assign add_ln1245_89_fu_2142_p2 = (shl_ln737_86_fu_2135_p3 + mul_ln1171_91_reg_3383);

assign add_ln1245_90_fu_2165_p2 = (shl_ln737_87_fu_2157_p3 + mul_ln1171_92_reg_3393);

assign add_ln1245_91_fu_2191_p2 = (shl_ln737_88_fu_2184_p3 + mul_ln1171_93_reg_3403);

assign add_ln1245_fu_1755_p2 = (shl_ln_fu_1748_p3 + mul_ln1171_79_reg_2808);

assign add_ln54_1_fu_1543_p2 = (ap_sig_allocacmp_indvar_flatten_load + 7'd1);

assign add_ln54_2_fu_1587_p2 = (tmp_fu_1511_p3 + zext_ln54_1_fu_1583_p1);

assign add_ln54_fu_1555_p2 = (ap_sig_allocacmp_nh_load + 3'd1);

assign add_ln55_fu_1620_p2 = (select_ln54_fu_1567_p3 + 5'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1241 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_phi_ln1169_16_reg_1316 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1169_17_reg_1329 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1169_18_reg_1342 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1169_19_reg_1355 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1169_20_reg_1368 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1169_21_reg_1381 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1169_22_reg_1394 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1169_23_reg_1407 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1169_24_reg_1420 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1169_25_reg_1433 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1169_26_reg_1446 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1169_27_reg_1459 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1169_28_reg_1472 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1169_29_reg_1485 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1169_30_reg_1498 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1169_reg_1303 = 'bx;

assign grp_fu_2207_p0 = grp_fu_2207_p00;

assign grp_fu_2207_p00 = select_ln54_1_reg_2246_pp0_iter8_reg;

assign grp_fu_2207_p1 = 9'd100;

assign grp_fu_2207_p2 = grp_fu_2207_p20;

assign grp_fu_2207_p20 = select_ln54_reg_2241_pp0_iter10_reg;

assign grp_fu_3323_p_ce = 1'b1;

assign grp_fu_3323_p_din0 = sext_ln54_fu_1641_p1;

assign grp_fu_3323_p_din1 = sext_ln1171_fu_1650_p1;

assign grp_fu_3327_p_ce = 1'b1;

assign grp_fu_3327_p_din0 = sext_ln54_1_fu_1644_p1;

assign grp_fu_3327_p_din1 = sext_ln1171_79_fu_1660_p1;

assign grp_fu_3331_p_ce = 1'b1;

assign grp_fu_3331_p_din0 = sext_ln54_2_fu_1647_p1;

assign grp_fu_3331_p_din1 = sext_ln1171_80_fu_1670_p1;

assign grp_fu_3335_p_ce = 1'b1;

assign grp_fu_3335_p_din0 = sext_ln54_3_fu_1680_p1;

assign grp_fu_3335_p_din1 = sext_ln1171_81_fu_1686_p1;

assign grp_fu_3339_p_ce = 1'b1;

assign grp_fu_3339_p_din0 = sext_ln54_4_fu_1683_p1;

assign grp_fu_3339_p_din1 = sext_ln1171_82_fu_1696_p1;

assign grp_fu_3343_p_ce = 1'b1;

assign grp_fu_3343_p_din0 = sext_ln54_5_fu_1706_p1;

assign grp_fu_3343_p_din1 = sext_ln1171_83_fu_1722_p1;

assign grp_fu_3347_p_ce = 1'b1;

assign grp_fu_3347_p_din0 = sext_ln54_6_fu_1709_p1;

assign grp_fu_3347_p_din1 = sext_ln1171_84_fu_1732_p1;

assign grp_fu_3351_p_ce = 1'b1;

assign grp_fu_3351_p_din0 = sext_ln54_7_fu_1742_p1;

assign grp_fu_3351_p_din1 = sext_ln1171_85_fu_1793_p1;

assign grp_fu_3355_p_ce = 1'b1;

assign grp_fu_3355_p_din0 = sext_ln54_8_fu_1745_p1;

assign grp_fu_3355_p_din1 = sext_ln1171_86_fu_1803_p1;

assign grp_fu_3359_p_ce = 1'b1;

assign grp_fu_3359_p_din0 = sext_ln54_9_fu_1813_p1;

assign grp_fu_3359_p_din1 = sext_ln1171_87_fu_1864_p1;

assign grp_fu_3363_p_ce = 1'b1;

assign grp_fu_3363_p_din0 = sext_ln54_10_fu_1816_p1;

assign grp_fu_3363_p_din1 = sext_ln1171_88_fu_1874_p1;

assign grp_fu_3367_p_ce = 1'b1;

assign grp_fu_3367_p_din0 = sext_ln54_11_fu_1884_p1;

assign grp_fu_3367_p_din1 = sext_ln1171_89_fu_1935_p1;

assign grp_fu_3371_p_ce = 1'b1;

assign grp_fu_3371_p_din0 = sext_ln54_12_fu_1887_p1;

assign grp_fu_3371_p_din1 = sext_ln1171_90_fu_1945_p1;

assign grp_fu_3375_p_ce = 1'b1;

assign grp_fu_3375_p_din0 = sext_ln54_13_fu_1955_p1;

assign grp_fu_3375_p_din1 = sext_ln1171_91_fu_2006_p1;

assign grp_fu_3379_p_ce = 1'b1;

assign grp_fu_3379_p_din0 = sext_ln54_14_fu_1958_p1;

assign grp_fu_3379_p_din1 = sext_ln1171_92_fu_2016_p1;

assign grp_fu_3383_p_ce = 1'b1;

assign grp_fu_3383_p_din0 = sext_ln54_15_fu_2029_p1;

assign grp_fu_3383_p_din1 = sext_ln1171_93_fu_2077_p1;

assign icmp_ln54_fu_1537_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 7'd76) ? 1'b1 : 1'b0);

assign icmp_ln55_fu_1561_p2 = ((ap_sig_allocacmp_n_load == 5'd19) ? 1'b1 : 1'b0);

assign n_cast_fu_1604_p1 = select_ln54_fu_1567_p3;

assign nodes_features_proj_V_0_address0 = n_cast_fu_1604_p1;

assign nodes_features_proj_V_10_address0 = n_cast_reg_2287_pp0_iter3_reg;

assign nodes_features_proj_V_11_address0 = n_cast_reg_2287_pp0_iter4_reg;

assign nodes_features_proj_V_12_address0 = n_cast_reg_2287_pp0_iter4_reg;

assign nodes_features_proj_V_13_address0 = n_cast_reg_2287_pp0_iter5_reg;

assign nodes_features_proj_V_14_address0 = n_cast_reg_2287_pp0_iter5_reg;

assign nodes_features_proj_V_15_address0 = nodes_features_proj_V_15_addr_reg_3183;

assign nodes_features_proj_V_16_address0 = n_cast_fu_1604_p1;

assign nodes_features_proj_V_17_address0 = n_cast_fu_1604_p1;

assign nodes_features_proj_V_18_address0 = n_cast_fu_1604_p1;

assign nodes_features_proj_V_19_address0 = n_cast_reg_2287;

assign nodes_features_proj_V_1_address0 = n_cast_fu_1604_p1;

assign nodes_features_proj_V_20_address0 = n_cast_reg_2287;

assign nodes_features_proj_V_21_address0 = n_cast_reg_2287_pp0_iter1_reg;

assign nodes_features_proj_V_22_address0 = n_cast_reg_2287_pp0_iter1_reg;

assign nodes_features_proj_V_23_address0 = n_cast_reg_2287_pp0_iter2_reg;

assign nodes_features_proj_V_24_address0 = n_cast_reg_2287_pp0_iter2_reg;

assign nodes_features_proj_V_25_address0 = n_cast_reg_2287_pp0_iter3_reg;

assign nodes_features_proj_V_26_address0 = n_cast_reg_2287_pp0_iter3_reg;

assign nodes_features_proj_V_27_address0 = n_cast_reg_2287_pp0_iter4_reg;

assign nodes_features_proj_V_28_address0 = n_cast_reg_2287_pp0_iter4_reg;

assign nodes_features_proj_V_29_address0 = n_cast_reg_2287_pp0_iter5_reg;

assign nodes_features_proj_V_2_address0 = n_cast_fu_1604_p1;

assign nodes_features_proj_V_30_address0 = n_cast_reg_2287_pp0_iter5_reg;

assign nodes_features_proj_V_31_address0 = nodes_features_proj_V_31_addr_reg_3188;

assign nodes_features_proj_V_32_address0 = n_cast_fu_1604_p1;

assign nodes_features_proj_V_33_address0 = n_cast_fu_1604_p1;

assign nodes_features_proj_V_34_address0 = n_cast_fu_1604_p1;

assign nodes_features_proj_V_35_address0 = n_cast_reg_2287;

assign nodes_features_proj_V_36_address0 = n_cast_reg_2287;

assign nodes_features_proj_V_37_address0 = n_cast_reg_2287_pp0_iter1_reg;

assign nodes_features_proj_V_38_address0 = n_cast_reg_2287_pp0_iter1_reg;

assign nodes_features_proj_V_39_address0 = n_cast_reg_2287_pp0_iter2_reg;

assign nodes_features_proj_V_3_address0 = n_cast_reg_2287;

assign nodes_features_proj_V_40_address0 = n_cast_reg_2287_pp0_iter2_reg;

assign nodes_features_proj_V_41_address0 = n_cast_reg_2287_pp0_iter3_reg;

assign nodes_features_proj_V_42_address0 = n_cast_reg_2287_pp0_iter3_reg;

assign nodes_features_proj_V_43_address0 = n_cast_reg_2287_pp0_iter4_reg;

assign nodes_features_proj_V_44_address0 = n_cast_reg_2287_pp0_iter4_reg;

assign nodes_features_proj_V_45_address0 = n_cast_reg_2287_pp0_iter5_reg;

assign nodes_features_proj_V_46_address0 = n_cast_reg_2287_pp0_iter5_reg;

assign nodes_features_proj_V_47_address0 = nodes_features_proj_V_47_addr_reg_3193;

assign nodes_features_proj_V_48_address0 = n_cast_fu_1604_p1;

assign nodes_features_proj_V_49_address0 = n_cast_fu_1604_p1;

assign nodes_features_proj_V_4_address0 = n_cast_reg_2287;

assign nodes_features_proj_V_50_address0 = n_cast_fu_1604_p1;

assign nodes_features_proj_V_51_address0 = n_cast_reg_2287;

assign nodes_features_proj_V_52_address0 = n_cast_reg_2287;

assign nodes_features_proj_V_53_address0 = n_cast_reg_2287_pp0_iter1_reg;

assign nodes_features_proj_V_54_address0 = n_cast_reg_2287_pp0_iter1_reg;

assign nodes_features_proj_V_55_address0 = n_cast_reg_2287_pp0_iter2_reg;

assign nodes_features_proj_V_56_address0 = n_cast_reg_2287_pp0_iter2_reg;

assign nodes_features_proj_V_57_address0 = n_cast_reg_2287_pp0_iter3_reg;

assign nodes_features_proj_V_58_address0 = n_cast_reg_2287_pp0_iter3_reg;

assign nodes_features_proj_V_59_address0 = n_cast_reg_2287_pp0_iter4_reg;

assign nodes_features_proj_V_5_address0 = n_cast_reg_2287_pp0_iter1_reg;

assign nodes_features_proj_V_60_address0 = n_cast_reg_2287_pp0_iter4_reg;

assign nodes_features_proj_V_61_address0 = n_cast_reg_2287_pp0_iter5_reg;

assign nodes_features_proj_V_62_address0 = n_cast_reg_2287_pp0_iter5_reg;

assign nodes_features_proj_V_63_address0 = nodes_features_proj_V_63_addr_reg_3198;

assign nodes_features_proj_V_6_address0 = n_cast_reg_2287_pp0_iter1_reg;

assign nodes_features_proj_V_7_address0 = n_cast_reg_2287_pp0_iter2_reg;

assign nodes_features_proj_V_8_address0 = n_cast_reg_2287_pp0_iter2_reg;

assign nodes_features_proj_V_9_address0 = n_cast_reg_2287_pp0_iter3_reg;

assign scores_source_V_address1 = zext_ln60_1_fu_2180_p1;

assign scores_source_V_d1 = {{add_ln1245_91_fu_2191_p2[45:18]}};

assign scoring_fn_source_V_0_address0 = zext_ln1171_fu_1593_p1;

assign scoring_fn_source_V_10_address0 = zext_ln1171_reg_2251_pp0_iter3_reg;

assign scoring_fn_source_V_11_address0 = zext_ln1171_reg_2251_pp0_iter4_reg;

assign scoring_fn_source_V_12_address0 = zext_ln1171_reg_2251_pp0_iter4_reg;

assign scoring_fn_source_V_13_address0 = zext_ln1171_reg_2251_pp0_iter5_reg;

assign scoring_fn_source_V_14_address0 = zext_ln1171_reg_2251_pp0_iter5_reg;

assign scoring_fn_source_V_15_address0 = zext_ln1171_reg_2251_pp0_iter6_reg;

assign scoring_fn_source_V_1_address0 = zext_ln1171_fu_1593_p1;

assign scoring_fn_source_V_2_address0 = zext_ln1171_fu_1593_p1;

assign scoring_fn_source_V_3_address0 = zext_ln1171_reg_2251;

assign scoring_fn_source_V_4_address0 = zext_ln1171_reg_2251;

assign scoring_fn_source_V_5_address0 = zext_ln1171_reg_2251_pp0_iter1_reg;

assign scoring_fn_source_V_6_address0 = zext_ln1171_reg_2251_pp0_iter1_reg;

assign scoring_fn_source_V_7_address0 = zext_ln1171_reg_2251_pp0_iter2_reg;

assign scoring_fn_source_V_8_address0 = zext_ln1171_reg_2251_pp0_iter2_reg;

assign scoring_fn_source_V_9_address0 = zext_ln1171_reg_2251_pp0_iter3_reg;

assign select_ln54_1_fu_1575_p3 = ((icmp_ln55_fu_1561_p2[0:0] == 1'b1) ? add_ln54_fu_1555_p2 : ap_sig_allocacmp_nh_load);

assign select_ln54_fu_1567_p3 = ((icmp_ln55_fu_1561_p2[0:0] == 1'b1) ? 5'd0 : ap_sig_allocacmp_n_load);

assign sext_ln1171_79_fu_1660_p1 = $signed(ap_phi_reg_pp0_iter2_phi_ln1169_16_reg_1316);

assign sext_ln1171_80_fu_1670_p1 = $signed(ap_phi_reg_pp0_iter2_phi_ln1169_17_reg_1329);

assign sext_ln1171_81_fu_1686_p1 = $signed(ap_phi_reg_pp0_iter3_phi_ln1169_18_reg_1342);

assign sext_ln1171_82_fu_1696_p1 = $signed(ap_phi_reg_pp0_iter3_phi_ln1169_19_reg_1355);

assign sext_ln1171_83_fu_1722_p1 = $signed(ap_phi_reg_pp0_iter4_phi_ln1169_20_reg_1368);

assign sext_ln1171_84_fu_1732_p1 = $signed(ap_phi_reg_pp0_iter4_phi_ln1169_21_reg_1381);

assign sext_ln1171_85_fu_1793_p1 = $signed(ap_phi_reg_pp0_iter5_phi_ln1169_22_reg_1394);

assign sext_ln1171_86_fu_1803_p1 = $signed(ap_phi_reg_pp0_iter5_phi_ln1169_23_reg_1407);

assign sext_ln1171_87_fu_1864_p1 = $signed(ap_phi_reg_pp0_iter6_phi_ln1169_24_reg_1420);

assign sext_ln1171_88_fu_1874_p1 = $signed(ap_phi_reg_pp0_iter6_phi_ln1169_25_reg_1433);

assign sext_ln1171_89_fu_1935_p1 = $signed(ap_phi_reg_pp0_iter7_phi_ln1169_26_reg_1446);

assign sext_ln1171_90_fu_1945_p1 = $signed(ap_phi_reg_pp0_iter7_phi_ln1169_27_reg_1459);

assign sext_ln1171_91_fu_2006_p1 = $signed(ap_phi_reg_pp0_iter8_phi_ln1169_28_reg_1472);

assign sext_ln1171_92_fu_2016_p1 = $signed(ap_phi_reg_pp0_iter8_phi_ln1169_29_reg_1485);

assign sext_ln1171_93_fu_2077_p1 = $signed(ap_phi_reg_pp0_iter9_phi_ln1169_30_reg_1498);

assign sext_ln1171_fu_1650_p1 = $signed(ap_phi_reg_pp0_iter2_phi_ln1169_reg_1303);

assign sext_ln54_10_fu_1816_p1 = $signed(scoring_fn_source_V_10_load_reg_2928);

assign sext_ln54_11_fu_1884_p1 = $signed(scoring_fn_source_V_11_load_reg_3058);

assign sext_ln54_12_fu_1887_p1 = $signed(scoring_fn_source_V_12_load_reg_3063);

assign sext_ln54_13_fu_1955_p1 = $signed(scoring_fn_source_V_13_load_reg_3213);

assign sext_ln54_14_fu_1958_p1 = $signed(scoring_fn_source_V_14_load_reg_3218);

assign sext_ln54_15_fu_2029_p1 = $signed(scoring_fn_source_V_15_load_reg_3303);

assign sext_ln54_1_fu_1644_p1 = $signed(scoring_fn_source_V_1_load_reg_2408);

assign sext_ln54_2_fu_1647_p1 = $signed(scoring_fn_source_V_2_load_reg_2413);

assign sext_ln54_3_fu_1680_p1 = $signed(scoring_fn_source_V_3_load_reg_2543);

assign sext_ln54_4_fu_1683_p1 = $signed(scoring_fn_source_V_4_load_reg_2548);

assign sext_ln54_5_fu_1706_p1 = $signed(scoring_fn_source_V_5_load_reg_2668);

assign sext_ln54_6_fu_1709_p1 = $signed(scoring_fn_source_V_6_load_reg_2673);

assign sext_ln54_7_fu_1742_p1 = $signed(scoring_fn_source_V_7_load_reg_2788);

assign sext_ln54_8_fu_1745_p1 = $signed(scoring_fn_source_V_8_load_reg_2793);

assign sext_ln54_9_fu_1813_p1 = $signed(scoring_fn_source_V_9_load_reg_2923);

assign sext_ln54_fu_1641_p1 = $signed(scoring_fn_source_V_0_load_reg_2403);

assign shl_ln737_76_fu_1819_p3 = {{tmp_78_reg_2948}, {18'd0}};

assign shl_ln737_77_fu_1841_p3 = {{tmp_79_fu_1831_p4}, {18'd0}};

assign shl_ln737_78_fu_1890_p3 = {{tmp_80_reg_3083}, {18'd0}};

assign shl_ln737_79_fu_1912_p3 = {{tmp_81_fu_1902_p4}, {18'd0}};

assign shl_ln737_80_fu_1961_p3 = {{tmp_82_reg_3233}, {18'd0}};

assign shl_ln737_81_fu_1983_p3 = {{tmp_83_fu_1973_p4}, {18'd0}};

assign shl_ln737_82_fu_2032_p3 = {{tmp_84_reg_3313}, {18'd0}};

assign shl_ln737_83_fu_2054_p3 = {{tmp_85_fu_2044_p4}, {18'd0}};

assign shl_ln737_84_fu_2087_p3 = {{tmp_86_reg_3368}, {18'd0}};

assign shl_ln737_85_fu_2109_p3 = {{tmp_87_fu_2099_p4}, {18'd0}};

assign shl_ln737_86_fu_2135_p3 = {{tmp_88_reg_3388}, {18'd0}};

assign shl_ln737_87_fu_2157_p3 = {{tmp_89_fu_2147_p4}, {18'd0}};

assign shl_ln737_88_fu_2184_p3 = {{tmp_90_reg_3408}, {18'd0}};

assign shl_ln737_s_fu_1770_p3 = {{tmp_77_fu_1760_p4}, {18'd0}};

assign shl_ln_fu_1748_p3 = {{tmp_s_reg_2813}, {18'd0}};

assign tmp_77_fu_1760_p4 = {{add_ln1245_fu_1755_p2[45:18]}};

assign tmp_79_fu_1831_p4 = {{add_ln1245_79_fu_1826_p2[45:18]}};

assign tmp_81_fu_1902_p4 = {{add_ln1245_81_fu_1897_p2[45:18]}};

assign tmp_83_fu_1973_p4 = {{add_ln1245_83_fu_1968_p2[45:18]}};

assign tmp_85_fu_2044_p4 = {{add_ln1245_85_fu_2039_p2[45:18]}};

assign tmp_87_fu_2099_p4 = {{add_ln1245_87_fu_2094_p2[45:18]}};

assign tmp_89_fu_2147_p4 = {{add_ln1245_89_fu_2142_p2[45:18]}};

assign tmp_fu_1511_p3 = {{layer}, {2'd0}};

assign trunc_ln54_fu_1600_p1 = select_ln54_1_fu_1575_p3[1:0];

assign zext_ln1171_fu_1593_p1 = add_ln54_2_fu_1587_p2;

assign zext_ln54_1_fu_1583_p1 = select_ln54_1_fu_1575_p3;

assign zext_ln60_1_fu_2180_p1 = grp_fu_2207_p3;

always @ (posedge ap_clk) begin
    zext_ln1171_reg_2251[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln1171_reg_2251_pp0_iter1_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln1171_reg_2251_pp0_iter2_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln1171_reg_2251_pp0_iter3_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln1171_reg_2251_pp0_iter4_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln1171_reg_2251_pp0_iter5_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln1171_reg_2251_pp0_iter6_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    n_cast_reg_2287[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    n_cast_reg_2287_pp0_iter1_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    n_cast_reg_2287_pp0_iter2_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    n_cast_reg_2287_pp0_iter3_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    n_cast_reg_2287_pp0_iter4_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    n_cast_reg_2287_pp0_iter5_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    nodes_features_proj_V_15_addr_reg_3183[6:5] <= 2'b00;
    nodes_features_proj_V_31_addr_reg_3188[6:5] <= 2'b00;
    nodes_features_proj_V_47_addr_reg_3193[6:5] <= 2'b00;
    nodes_features_proj_V_63_addr_reg_3198[6:5] <= 2'b00;
end

endmodule //GAT_compute_one_graph_compute_scores_source
