$date
	Sun Jan 22 17:51:42 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_shifter $end
$var wire 1 ! A $end
$var reg 1 " E $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$scope module M1 $end
$var wire 1 " E $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var reg 1 ! A $end
$var reg 1 % B $end
$var reg 1 & C $end
$var reg 1 ' D $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
x&
x%
x$
0#
x"
x!
$end
#10
0'
0$
0"
1#
#20
1"
0#
#30
1'
0&
1#
#40
0"
0#
#50
0'
1&
0%
1#
#60
1"
0#
#70
1'
0&
1%
0!
1#
#80
0#
#90
0'
1&
0%
1!
0"
1#
#100
0#
#110
0&
1%
0!
1#
#120
0#
#130
1'
0%
1!
1"
1#
#140
0#
#150
0'
1&
0!
0"
1#
#160
1"
0#
#170
0&
1$
0"
1#
#180
0$
0#
#190
1#
#200
0#
