#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Tue Jul 11 08:57:40 2017
# Process ID: 5280
# Current directory: C:/College/Thesis/VivadoProjects/SHA1_FULL_SEQ_BACKUP/SHA1_BRAM_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7592 C:\College\Thesis\VivadoProjects\SHA1_FULL_SEQ_BACKUP\SHA1_BRAM_4\SHA1_BRAM.xpr
# Log file: C:/College/Thesis/VivadoProjects/SHA1_FULL_SEQ_BACKUP/SHA1_BRAM_4/vivado.log
# Journal file: C:/College/Thesis/VivadoProjects/SHA1_FULL_SEQ_BACKUP/SHA1_BRAM_4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/College/Thesis/VivadoProjects/SHA1_FULL_SEQ_BACKUP/SHA1_BRAM_4/SHA1_BRAM.xpr
INFO: [Project 1-313] Project file moved from 'C:/College/Thesis/VivadoProjects/SHA1_BRAM' since last save.
WARNING: [Project 1-312] File not found as 'C:/College/Thesis/VivadoProjects/SHA1_FULL_SEQ_BACKUP/SHA1_BRAM_4/tb_behav.wcfg'; using path 'C:/College/Thesis/VivadoProjects/SHA1_BRAM/tb_behav.wcfg' instead.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/College/Thesis/VivadoProjects/SHA1_FULL_SEQ_BACKUP/SHA1_BRAM_4/SHA1_BRAM.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'B0'
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/College/Thesis/VivadoProjects/SHA1_FULL_SEQ_BACKUP/SHA1_BRAM_4/SHA1_BRAM.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1202.918 ; gain = 394.309
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "C:/College/Thesis/VivadoProjects/SHA1_FULL_SEQ_BACKUP/SHA1_BRAM_4/SHA1_BRAM.sim/sim_1/synth/func/tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:C:/College/Thesis/VivadoProjects/SHA1_FULL_SEQ_BACKUP/SHA1_BRAM_4/SHA1_BRAM.sim/sim_1/synth/func/tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/College/Thesis/VivadoProjects/SHA1_FULL_SEQ_BACKUP/SHA1_BRAM_4/SHA1_BRAM.sim/sim_1/synth/func'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/SHA1_FULL_SEQ_BACKUP/SHA1_BRAM_4/SHA1_BRAM.sim/sim_1/synth/func/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/SHA1_FULL_SEQ_BACKUP/SHA1_BRAM_4/SHA1_BRAM.sim/sim_1/synth/func/Init.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/VivadoProjects/SHA1_FULL_SEQ_BACKUP/SHA1_BRAM_4/SHA1_BRAM.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1_FULL_SEQ_BACKUP/SHA1_BRAM_4/SHA1_BRAM.sim/sim_1/synth/func/tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HashMsgIn
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0blk_mem_gen_v8_3_4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0blk_mem_gen_v8_3_4_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1_FULL_SEQ_BACKUP/SHA1_BRAM_4/SHA1_BRAM.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/VivadoProjects/SHA1_FULL_SEQ_BACKUP/SHA1_BRAM_4/SHA1_BRAM.sim/sim_1/synth/func'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 3aadec31b4bc4a6b9575b40fb5bc3d17 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_func_synth xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0110100101...
Compiling module xil_defaultlib.blk_mem_gen_0blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.blk_mem_gen_0blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.blk_mem_gen_0blk_mem_gen_generic...
Compiling module xil_defaultlib.blk_mem_gen_0blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_0blk_mem_gen_v8_3_4_...
Compiling module xil_defaultlib.blk_mem_gen_0blk_mem_gen_v8_3_4
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.counter
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.HashMsgIn
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_func_synth

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/VivadoProjects/SHA1_FULL_SEQ_BACKUP/SHA1_BRAM_4/SHA1_BRAM.sim/sim_1/synth/func/xsim.dir/tb_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jul 11 08:58:52 2017...
run_program: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1202.918 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/VivadoProjects/SHA1_FULL_SEQ_BACKUP/SHA1_BRAM_4/SHA1_BRAM.sim/sim_1/synth/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_func_synth -key {Post-Synthesis:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/College/Thesis/VivadoProjects/SHA1_BRAM/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config C:/College/Thesis/VivadoProjects/SHA1_BRAM/tb_behav.wcfg
WARNING: Simulation object /tb/DONE was not found in the design.
WARNING: Simulation object /tb/T/SHA1/start was not found in the design.
WARNING: Simulation object /tb/T/SHA1/initialHashIn was not found in the design.
WARNING: Simulation object /tb/T/HM1/done was not found in the design.
WARNING: Simulation object /tb/T/HM1/hashO was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 690 ns : File "C:/College/Thesis/VivadoProjects/SHA1_FULL_SEQ_BACKUP/SHA1_BRAM_4/SHA1_BRAM.srcs/sim_1/new/tb.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 1289.016 ; gain = 480.406
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul 11 09:00:03 2017...
