<stg><name>fir</name>


<trans_list>

<trans id="60" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %y) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %x) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
:4  %shift_reg_9_load = load i32* @shift_reg_9, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_9_load"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
:5  %shift_reg_8_load = load i32* @shift_reg_8, align 16

]]></Node>
<StgValue><ssdm name="shift_reg_8_load"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  store i32 %shift_reg_8_load, i32* @shift_reg_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
:7  %shift_reg_7_load = load i32* @shift_reg_7, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_7_load"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  store i32 %shift_reg_7_load, i32* @shift_reg_8, align 16

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
:9  %shift_reg_6_load = load i32* @shift_reg_6, align 8

]]></Node>
<StgValue><ssdm name="shift_reg_6_load"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  store i32 %shift_reg_6_load, i32* @shift_reg_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
:11  %shift_reg_5_load = load i32* @shift_reg_5, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_5_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:12  store i32 %shift_reg_5_load, i32* @shift_reg_6, align 8

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
:13  %shift_reg_4_load = load i32* @shift_reg_4, align 16

]]></Node>
<StgValue><ssdm name="shift_reg_4_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  store i32 %shift_reg_4_load, i32* @shift_reg_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
:15  %shift_reg_3_load = load i32* @shift_reg_3, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_3_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  store i32 %shift_reg_3_load, i32* @shift_reg_4, align 16

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
:17  %shift_reg_2_load = load i32* @shift_reg_2, align 8

]]></Node>
<StgValue><ssdm name="shift_reg_2_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18  store i32 %shift_reg_2_load, i32* @shift_reg_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
:19  %shift_reg_1_load = load i32* @shift_reg_1, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_1_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:20  store i32 %shift_reg_1_load, i32* @shift_reg_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
:21  %shift_reg_0_load = load i32* @shift_reg_0, align 16

]]></Node>
<StgValue><ssdm name="shift_reg_0_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:22  store i32 %shift_reg_0_load, i32* @shift_reg_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23  store i32 %x_read, i32* @shift_reg_0, align 16

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
:24  br label %1

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %acc_0 = phi i32 [ 0, %0 ], [ %acc, %aesl_mux_load.11i32P.i4.exit ]

]]></Node>
<StgValue><ssdm name="acc_0"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %i_1 = phi i5 [ 10, %0 ], [ %i, %aesl_mux_load.11i32P.i4.exit ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="5">
<![CDATA[
:2  %sext_ln24 = sext i5 %i_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln24"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
:3  %tmp = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %i_1, i32 4)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp, label %3, label %2

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="32">
<![CDATA[
:1  %zext_ln25 = zext i32 %sext_ln24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="5">
<![CDATA[
:2  %trunc_ln25 = trunc i5 %i_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln25"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0">
<![CDATA[
:3  switch i4 %trunc_ln25, label %case10.i [
    i4 0, label %aesl_mux_load.11i32P.i4.exit
    i4 1, label %case1.i
    i4 2, label %case2.i
    i4 3, label %case3.i
    i4 4, label %case4.i
    i4 5, label %case5.i
    i4 6, label %case6.i
    i4 7, label %case7.i
    i4 -8, label %case8.i
    i4 -7, label %case9.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="trunc_ln25" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
case9.i:0  br label %aesl_mux_load.11i32P.i4.exit

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="trunc_ln25" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
case8.i:0  br label %aesl_mux_load.11i32P.i4.exit

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="trunc_ln25" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
case7.i:0  br label %aesl_mux_load.11i32P.i4.exit

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="trunc_ln25" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
case6.i:0  br label %aesl_mux_load.11i32P.i4.exit

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="trunc_ln25" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
case5.i:0  br label %aesl_mux_load.11i32P.i4.exit

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="trunc_ln25" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
case4.i:0  br label %aesl_mux_load.11i32P.i4.exit

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="trunc_ln25" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
case3.i:0  br label %aesl_mux_load.11i32P.i4.exit

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="trunc_ln25" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
case2.i:0  br label %aesl_mux_load.11i32P.i4.exit

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="trunc_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
case1.i:0  br label %aesl_mux_load.11i32P.i4.exit

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="trunc_ln25" val="!0"/>
<literal name="trunc_ln25" val="!1"/>
<literal name="trunc_ln25" val="!2"/>
<literal name="trunc_ln25" val="!3"/>
<literal name="trunc_ln25" val="!4"/>
<literal name="trunc_ln25" val="!5"/>
<literal name="trunc_ln25" val="!6"/>
<literal name="trunc_ln25" val="!7"/>
<literal name="trunc_ln25" val="!8"/>
<literal name="trunc_ln25" val="!9"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
case10.i:0  br label %aesl_mux_load.11i32P.i4.exit

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
aesl_mux_load.11i32P.i4.exit:1  %c1_addr = getelementptr [11 x i10]* @c1, i64 0, i64 %zext_ln25

]]></Node>
<StgValue><ssdm name="c1_addr"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="4">
<![CDATA[
aesl_mux_load.11i32P.i4.exit:2  %c1_load = load i10* %c1_addr, align 2

]]></Node>
<StgValue><ssdm name="c1_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
aesl_mux_load.11i32P.i4.exit:6  %i = add i5 %i_1, -1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %y, i32 %acc_0) nounwind

]]></Node>
<StgValue><ssdm name="write_ln27"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln29"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0">
<![CDATA[
aesl_mux_load.11i32P.i4.exit:0  %UnifiedRetVal_i = phi i32 [ %shift_reg_0_load, %case1.i ], [ %shift_reg_1_load, %case2.i ], [ %shift_reg_2_load, %case3.i ], [ %shift_reg_3_load, %case4.i ], [ %shift_reg_4_load, %case5.i ], [ %shift_reg_5_load, %case6.i ], [ %shift_reg_6_load, %case7.i ], [ %shift_reg_7_load, %case8.i ], [ %shift_reg_8_load, %case9.i ], [ %shift_reg_9_load, %case10.i ], [ %x_read, %2 ]

]]></Node>
<StgValue><ssdm name="UnifiedRetVal_i"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="4">
<![CDATA[
aesl_mux_load.11i32P.i4.exit:2  %c1_load = load i10* %c1_addr, align 2

]]></Node>
<StgValue><ssdm name="c1_load"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="10">
<![CDATA[
aesl_mux_load.11i32P.i4.exit:3  %sext_ln25 = sext i10 %c1_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln25"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.11i32P.i4.exit:4  %mul_ln25 = mul nsw i32 %sext_ln25, %UnifiedRetVal_i

]]></Node>
<StgValue><ssdm name="mul_ln25"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.11i32P.i4.exit:5  %acc = add nsw i32 %mul_ln25, %acc_0

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
aesl_mux_load.11i32P.i4.exit:7  br label %1

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="74" name="y" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="y"/></StgValue>
</port>
<port id="75" name="x" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="x"/></StgValue>
</port>
<port id="76" name="shift_reg_9" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="shift_reg_9"/></StgValue>
</port>
<port id="77" name="shift_reg_8" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="shift_reg_8"/></StgValue>
</port>
<port id="78" name="shift_reg_7" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="shift_reg_7"/></StgValue>
</port>
<port id="79" name="shift_reg_6" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="shift_reg_6"/></StgValue>
</port>
<port id="80" name="shift_reg_5" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="shift_reg_5"/></StgValue>
</port>
<port id="81" name="shift_reg_4" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="shift_reg_4"/></StgValue>
</port>
<port id="82" name="shift_reg_3" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="shift_reg_3"/></StgValue>
</port>
<port id="83" name="shift_reg_2" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="shift_reg_2"/></StgValue>
</port>
<port id="84" name="shift_reg_1" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="shift_reg_1"/></StgValue>
</port>
<port id="85" name="shift_reg_0" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="shift_reg_0"/></StgValue>
</port>
<port id="86" name="c1" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="c1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="88" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="87" toId="4">
</dataflow>
<dataflow id="89" from="y" to="specbitsmap_ln0" fromId="74" toId="4">
</dataflow>
<dataflow id="90" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="87" toId="5">
</dataflow>
<dataflow id="91" from="x" to="specbitsmap_ln0" fromId="75" toId="5">
</dataflow>
<dataflow id="93" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="92" toId="6">
</dataflow>
<dataflow id="95" from="fir_str" to="spectopmodule_ln0" fromId="94" toId="6">
</dataflow>
<dataflow id="97" from="_ssdm_op_Read.ap_auto.i32" to="x_read" fromId="96" toId="7">
</dataflow>
<dataflow id="98" from="x" to="x_read" fromId="75" toId="7">
</dataflow>
<dataflow id="99" from="shift_reg_9" to="shift_reg_9_load" fromId="76" toId="8">
</dataflow>
<dataflow id="100" from="shift_reg_8" to="shift_reg_8_load" fromId="77" toId="9">
</dataflow>
<dataflow id="101" from="shift_reg_8_load" to="store_ln18" fromId="9" toId="10">
</dataflow>
<dataflow id="102" from="shift_reg_9" to="store_ln18" fromId="76" toId="10">
</dataflow>
<dataflow id="103" from="shift_reg_7" to="shift_reg_7_load" fromId="78" toId="11">
</dataflow>
<dataflow id="104" from="shift_reg_7_load" to="store_ln18" fromId="11" toId="12">
</dataflow>
<dataflow id="105" from="shift_reg_8" to="store_ln18" fromId="77" toId="12">
</dataflow>
<dataflow id="106" from="shift_reg_6" to="shift_reg_6_load" fromId="79" toId="13">
</dataflow>
<dataflow id="107" from="shift_reg_6_load" to="store_ln18" fromId="13" toId="14">
</dataflow>
<dataflow id="108" from="shift_reg_7" to="store_ln18" fromId="78" toId="14">
</dataflow>
<dataflow id="109" from="shift_reg_5" to="shift_reg_5_load" fromId="80" toId="15">
</dataflow>
<dataflow id="110" from="shift_reg_5_load" to="store_ln18" fromId="15" toId="16">
</dataflow>
<dataflow id="111" from="shift_reg_6" to="store_ln18" fromId="79" toId="16">
</dataflow>
<dataflow id="112" from="shift_reg_4" to="shift_reg_4_load" fromId="81" toId="17">
</dataflow>
<dataflow id="113" from="shift_reg_4_load" to="store_ln18" fromId="17" toId="18">
</dataflow>
<dataflow id="114" from="shift_reg_5" to="store_ln18" fromId="80" toId="18">
</dataflow>
<dataflow id="115" from="shift_reg_3" to="shift_reg_3_load" fromId="82" toId="19">
</dataflow>
<dataflow id="116" from="shift_reg_3_load" to="store_ln18" fromId="19" toId="20">
</dataflow>
<dataflow id="117" from="shift_reg_4" to="store_ln18" fromId="81" toId="20">
</dataflow>
<dataflow id="118" from="shift_reg_2" to="shift_reg_2_load" fromId="83" toId="21">
</dataflow>
<dataflow id="119" from="shift_reg_2_load" to="store_ln18" fromId="21" toId="22">
</dataflow>
<dataflow id="120" from="shift_reg_3" to="store_ln18" fromId="82" toId="22">
</dataflow>
<dataflow id="121" from="shift_reg_1" to="shift_reg_1_load" fromId="84" toId="23">
</dataflow>
<dataflow id="122" from="shift_reg_1_load" to="store_ln18" fromId="23" toId="24">
</dataflow>
<dataflow id="123" from="shift_reg_2" to="store_ln18" fromId="83" toId="24">
</dataflow>
<dataflow id="124" from="shift_reg_0" to="shift_reg_0_load" fromId="85" toId="25">
</dataflow>
<dataflow id="125" from="shift_reg_0_load" to="store_ln18" fromId="25" toId="26">
</dataflow>
<dataflow id="126" from="shift_reg_1" to="store_ln18" fromId="84" toId="26">
</dataflow>
<dataflow id="127" from="x_read" to="store_ln20" fromId="7" toId="27">
</dataflow>
<dataflow id="128" from="shift_reg_0" to="store_ln20" fromId="85" toId="27">
</dataflow>
<dataflow id="130" from="StgValue_129" to="acc_0" fromId="129" toId="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="131" from="br_ln24" to="acc_0" fromId="28" toId="29">
</dataflow>
<dataflow id="132" from="acc" to="acc_0" fromId="58" toId="29">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="133" from="br_ln24" to="acc_0" fromId="59" toId="29">
<BackEdge/>
</dataflow>
<dataflow id="135" from="StgValue_134" to="i_1" fromId="134" toId="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="136" from="br_ln24" to="i_1" fromId="28" toId="30">
</dataflow>
<dataflow id="137" from="i" to="i_1" fromId="51" toId="30">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="138" from="br_ln24" to="i_1" fromId="59" toId="30">
<BackEdge/>
</dataflow>
<dataflow id="139" from="i_1" to="sext_ln24" fromId="30" toId="31">
</dataflow>
<dataflow id="141" from="_ssdm_op_BitSelect.i1.i5.i32" to="tmp" fromId="140" toId="32">
</dataflow>
<dataflow id="142" from="i_1" to="tmp" fromId="30" toId="32">
</dataflow>
<dataflow id="144" from="StgValue_143" to="tmp" fromId="143" toId="32">
</dataflow>
<dataflow id="146" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="145" toId="33">
</dataflow>
<dataflow id="148" from="StgValue_147" to="empty" fromId="147" toId="33">
</dataflow>
<dataflow id="149" from="StgValue_147" to="empty" fromId="147" toId="33">
</dataflow>
<dataflow id="150" from="StgValue_147" to="empty" fromId="147" toId="33">
</dataflow>
<dataflow id="151" from="tmp" to="br_ln24" fromId="32" toId="34">
</dataflow>
<dataflow id="153" from="_ssdm_op_SpecLoopName" to="specloopname_ln24" fromId="152" toId="35">
</dataflow>
<dataflow id="155" from="p_str3" to="specloopname_ln24" fromId="154" toId="35">
</dataflow>
<dataflow id="156" from="sext_ln24" to="zext_ln25" fromId="31" toId="36">
</dataflow>
<dataflow id="157" from="i_1" to="trunc_ln25" fromId="30" toId="37">
</dataflow>
<dataflow id="158" from="trunc_ln25" to="switch_ln23" fromId="37" toId="38">
</dataflow>
<dataflow id="160" from="StgValue_159" to="switch_ln23" fromId="159" toId="38">
</dataflow>
<dataflow id="162" from="StgValue_161" to="switch_ln23" fromId="161" toId="38">
</dataflow>
<dataflow id="164" from="StgValue_163" to="switch_ln23" fromId="163" toId="38">
</dataflow>
<dataflow id="166" from="StgValue_165" to="switch_ln23" fromId="165" toId="38">
</dataflow>
<dataflow id="168" from="StgValue_167" to="switch_ln23" fromId="167" toId="38">
</dataflow>
<dataflow id="170" from="StgValue_169" to="switch_ln23" fromId="169" toId="38">
</dataflow>
<dataflow id="172" from="StgValue_171" to="switch_ln23" fromId="171" toId="38">
</dataflow>
<dataflow id="174" from="StgValue_173" to="switch_ln23" fromId="173" toId="38">
</dataflow>
<dataflow id="176" from="StgValue_175" to="switch_ln23" fromId="175" toId="38">
</dataflow>
<dataflow id="178" from="StgValue_177" to="switch_ln23" fromId="177" toId="38">
</dataflow>
<dataflow id="179" from="c1" to="c1_addr" fromId="86" toId="49">
</dataflow>
<dataflow id="181" from="StgValue_180" to="c1_addr" fromId="180" toId="49">
</dataflow>
<dataflow id="182" from="zext_ln25" to="c1_addr" fromId="36" toId="49">
</dataflow>
<dataflow id="183" from="c1_addr" to="c1_load" fromId="49" toId="50">
</dataflow>
<dataflow id="184" from="i_1" to="i" fromId="30" toId="51">
</dataflow>
<dataflow id="186" from="StgValue_185" to="i" fromId="185" toId="51">
</dataflow>
<dataflow id="188" from="_ssdm_op_Write.ap_auto.i32P" to="write_ln27" fromId="187" toId="52">
</dataflow>
<dataflow id="189" from="y" to="write_ln27" fromId="74" toId="52">
</dataflow>
<dataflow id="190" from="acc_0" to="write_ln27" fromId="29" toId="52">
</dataflow>
<dataflow id="191" from="shift_reg_0_load" to="UnifiedRetVal_i" fromId="25" toId="54">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="trunc_ln25" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="192" from="br_ln22" to="UnifiedRetVal_i" fromId="47" toId="54">
</dataflow>
<dataflow id="193" from="shift_reg_1_load" to="UnifiedRetVal_i" fromId="23" toId="54">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="trunc_ln25" val="2"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="194" from="br_ln22" to="UnifiedRetVal_i" fromId="46" toId="54">
</dataflow>
<dataflow id="195" from="shift_reg_2_load" to="UnifiedRetVal_i" fromId="21" toId="54">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="trunc_ln25" val="3"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="196" from="br_ln22" to="UnifiedRetVal_i" fromId="45" toId="54">
</dataflow>
<dataflow id="197" from="shift_reg_3_load" to="UnifiedRetVal_i" fromId="19" toId="54">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="trunc_ln25" val="4"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="198" from="br_ln22" to="UnifiedRetVal_i" fromId="44" toId="54">
</dataflow>
<dataflow id="199" from="shift_reg_4_load" to="UnifiedRetVal_i" fromId="17" toId="54">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="trunc_ln25" val="5"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="200" from="br_ln22" to="UnifiedRetVal_i" fromId="43" toId="54">
</dataflow>
<dataflow id="201" from="shift_reg_5_load" to="UnifiedRetVal_i" fromId="15" toId="54">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="trunc_ln25" val="6"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="202" from="br_ln22" to="UnifiedRetVal_i" fromId="42" toId="54">
</dataflow>
<dataflow id="203" from="shift_reg_6_load" to="UnifiedRetVal_i" fromId="13" toId="54">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="trunc_ln25" val="7"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="204" from="br_ln22" to="UnifiedRetVal_i" fromId="41" toId="54">
</dataflow>
<dataflow id="205" from="shift_reg_7_load" to="UnifiedRetVal_i" fromId="11" toId="54">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="trunc_ln25" val="-8"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="206" from="br_ln22" to="UnifiedRetVal_i" fromId="40" toId="54">
</dataflow>
<dataflow id="207" from="shift_reg_8_load" to="UnifiedRetVal_i" fromId="9" toId="54">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="trunc_ln25" val="-7"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="208" from="br_ln22" to="UnifiedRetVal_i" fromId="39" toId="54">
</dataflow>
<dataflow id="209" from="shift_reg_9_load" to="UnifiedRetVal_i" fromId="8" toId="54">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="trunc_ln25" val="!0"/>
<literal name="trunc_ln25" val="!1"/>
<literal name="trunc_ln25" val="!2"/>
<literal name="trunc_ln25" val="!3"/>
<literal name="trunc_ln25" val="!4"/>
<literal name="trunc_ln25" val="!5"/>
<literal name="trunc_ln25" val="!6"/>
<literal name="trunc_ln25" val="!7"/>
<literal name="trunc_ln25" val="!8"/>
<literal name="trunc_ln25" val="!9"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="210" from="br_ln22" to="UnifiedRetVal_i" fromId="48" toId="54">
</dataflow>
<dataflow id="211" from="x_read" to="UnifiedRetVal_i" fromId="7" toId="54">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="trunc_ln25" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="212" from="switch_ln23" to="UnifiedRetVal_i" fromId="38" toId="54">
</dataflow>
<dataflow id="213" from="c1_addr" to="c1_load" fromId="49" toId="55">
</dataflow>
<dataflow id="214" from="c1_load" to="sext_ln25" fromId="55" toId="56">
</dataflow>
<dataflow id="215" from="sext_ln25" to="mul_ln25" fromId="56" toId="57">
</dataflow>
<dataflow id="216" from="UnifiedRetVal_i" to="mul_ln25" fromId="54" toId="57">
</dataflow>
<dataflow id="217" from="mul_ln25" to="acc" fromId="57" toId="58">
</dataflow>
<dataflow id="218" from="acc_0" to="acc" fromId="29" toId="58">
</dataflow>
<dataflow id="219" from="tmp" to="StgValue_2" fromId="32" toId="2">
</dataflow>
<dataflow id="220" from="trunc_ln25" to="StgValue_2" fromId="37" toId="2">
</dataflow>
</dataflows>


</stg>
