#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d553496f00 .scope module, "shift_reg_for_tb" "shift_reg_for_tb" 2 2;
 .timescale -9 -9;
v000001d5534a9250_0 .var "Clk", 0 0;
v000001d5534a92f0_0 .var "D", 0 0;
v000001d5534a9390_0 .net "Q1", 3 0, v000001d553497090_0;  1 drivers
S_000001d5534a9020 .scope module, "uut" "shift_reg_for" 2 7, 3 1 0, S_000001d553496f00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 4 "Q1";
v000001d553472fd0_0 .net "Clk", 0 0, v000001d5534a9250_0;  1 drivers
v000001d553472930_0 .net "D", 0 0, v000001d5534a92f0_0;  1 drivers
v000001d553497090_0 .var "Q1", 3 0;
v000001d5534a91b0_0 .var/i "i", 31 0;
E_000001d5535eba70 .event posedge, v000001d553472fd0_0;
    .scope S_000001d5534a9020;
T_0 ;
    %wait E_000001d5535eba70;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001d5534a91b0_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001d5534a91b0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000001d553497090_0;
    %load/vec4 v000001d5534a91b0_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/getv/s 4, v000001d5534a91b0_0;
    %store/vec4 v000001d553497090_0, 4, 1;
    %load/vec4 v000001d5534a91b0_0;
    %subi 1, 0, 32;
    %store/vec4 v000001d5534a91b0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v000001d553472930_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d553497090_0, 4, 1;
    %jmp T_0;
    .thread T_0;
    .scope S_000001d553496f00;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d5534a9250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d5534a92f0_0, 0, 1;
    %delay 110, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d5534a9250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d5534a92f0_0, 0, 1;
    %delay 110, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d5534a9250_0, 0, 1;
    %delay 110, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d5534a9250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d5534a92f0_0, 0, 1;
    %delay 110, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d5534a9250_0, 0, 1;
    %delay 110, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d5534a9250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d5534a92f0_0, 0, 1;
    %delay 110, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d5534a9250_0, 0, 1;
    %delay 110, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d5534a9250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d5534a92f0_0, 0, 1;
    %delay 110, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d5534a9250_0, 0, 1;
    %delay 110, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d5534a9250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d5534a92f0_0, 0, 1;
    %delay 110, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d5534a9250_0, 0, 1;
    %delay 110, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d5534a9250_0, 0, 1;
    %delay 110, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d5534a9250_0, 0, 1;
    %delay 110, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d5534a9250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d5534a92f0_0, 0, 1;
    %delay 110, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d5534a9250_0, 0, 1;
    %delay 110, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d5534a9250_0, 0, 1;
    %delay 110, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d5534a9250_0, 0, 1;
    %delay 110, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d5534a9250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d5534a92f0_0, 0, 1;
    %delay 110, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d5534a9250_0, 0, 1;
    %delay 110, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d5534a9250_0, 0, 1;
    %delay 110, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d5534a9250_0, 0, 1;
    %delay 110, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d5534a9250_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_000001d553496f00;
T_2 ;
    %vpi_call 2 70 "$display", "Stsrting Testbench..." {0 0 0};
    %delay 2400, 0;
    %vpi_call 2 72 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001d553496f00;
T_3 ;
    %vpi_call 2 77 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 78 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\shiftReg_for_tb.v";
    ".\shiftReg_for.v";
