// Seed: 2129354161
module module_0 (
    id_1
);
  output wire id_1;
  id_2(
      1'd0
  );
  wor id_3 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    output tri id_2,
    output wor id_3,
    input supply1 id_4,
    input wor id_5,
    input uwire id_6,
    output tri1 id_7,
    input wor id_8,
    output supply1 id_9,
    input wor id_10,
    input tri1 id_11,
    input wor id_12,
    output supply0 id_13
);
  wire id_15;
  assign id_13 = id_1;
  assign id_13 = 1;
  id_16(
      .id_0(id_13)
  );
  wire id_17;
  module_0 modCall_1 (id_17);
  assign modCall_1.type_4 = 0;
  assign id_9 = 1;
endmodule
