
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.007100                       # Number of seconds simulated
sim_ticks                                  7100228000                       # Number of ticks simulated
final_tick                                 7100228000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 204714                       # Simulator instruction rate (inst/s)
host_op_rate                                   338323                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              202495551                       # Simulator tick rate (ticks/s)
host_mem_usage                                 661824                       # Number of bytes of host memory used
host_seconds                                    35.06                       # Real time elapsed on the host
sim_insts                                     7178005                       # Number of instructions simulated
sim_ops                                      11862821                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   7100228000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           71488                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          162496                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              233984                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        71488                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          71488                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          576                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              576                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1117                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             2539                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 3656                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             9                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   9                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           10068409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           22886026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               32954435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      10068409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          10068409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           81124                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 81124                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           81124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          10068409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          22886026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              33035559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples         9.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      1118.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      2537.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 7413                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         3657                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           9                       # Number of write requests accepted
system.mem_ctrl.readBursts                       3657                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         9                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  233920                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                      128                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   234048                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                   576                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                298                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                245                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                293                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                300                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                225                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                183                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                246                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                308                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                213                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                189                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               208                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               218                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               171                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               245                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               164                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               149                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     7100190000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   3657                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     9                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     2846                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      732                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       74                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          697                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     332.855093                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    198.419418                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    340.302001                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           230     33.00%     33.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          166     23.82%     56.81% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           87     12.48%     69.30% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           45      6.46%     75.75% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           30      4.30%     80.06% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           13      1.87%     81.92% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           15      2.15%     84.07% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           13      1.87%     85.94% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           98     14.06%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           697                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        71552                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       162368                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 10077422.865857265890                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 22867998.041753023863                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1118                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         2539                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks            9                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     38070500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     80666500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     34052.33                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     31770.97                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrl.totQLat                      50205750                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                118737000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    18275000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      13736.18                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 32486.18                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         32.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      32.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.26                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.26                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.01                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.06                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      2950                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  80.71                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                  0.00                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     1936767.59                       # Average gap between requests
system.mem_ctrl.pageHitRate                     80.51                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   3041640                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1601490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 14979720                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          39336960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              32879310                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1204320                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        179009070                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         14442720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        1583859780                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              1870355010                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             263.421824                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            7025035250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       1026500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       16640000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    6594814000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     37606000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       57526250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    392615250                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1992060                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   1043625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 11116980                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          33805200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              25731510                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               3021600                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        145984410                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         18219360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        1602611460                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              1843680975                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             259.665038                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            7035340250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       6366500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       14300000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    6667998750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     47439750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       43965000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    320158000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   7100228000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1143559                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1143559                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             22359                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               785397                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   14994                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                480                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          785397                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             425335                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           360062                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         3600                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7100228000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     2026204                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1033866                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            98                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            23                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   7100228000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   7100228000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      817270                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           115                       # TLB misses on write requests
system.cpu.workload.numSyscalls                  2030                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      7100228000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         14200457                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1119921                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        7476546                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1143559                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             440329                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      13001950                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   44858                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            48                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           84                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                    817265                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2358                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           14144437                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.874128                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.331705                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1780394     12.59%     12.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 12364043     87.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                1                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             14144437                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.080530                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.526500                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1483276                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                385200                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  12119081                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                134451                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  22429                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               12233730                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 19802                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  22429                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1606401                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  225051                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          49263                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  12089527                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                151766                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               12193319                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 20076                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                   124                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  38815                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    147                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  21581                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents             4098                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            15513943                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              34355591                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         19821605                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             95026                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              15105337                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   408606                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               2073                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           2060                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    124717                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2036526                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1060484                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             37035                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            11993                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   12150668                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                2246                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  12040455                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             18277                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          290092                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       418377                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            198                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      14144437                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.851250                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.355842                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2103982     14.87%     14.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            12040455     85.13%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            1                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        14144437                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              3568      0.03%      0.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8792613     73.03%     73.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               126489      1.05%     74.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1415      0.01%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               17308      0.14%     74.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     74.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  818      0.01%     74.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 3115      0.03%     74.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     74.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1099      0.01%     74.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2762      0.02%     74.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     74.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     74.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                403      0.00%     74.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     74.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     74.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd            5000      0.04%     74.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            6005      0.05%     74.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv            1023      0.01%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           5005      0.04%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2001939     16.63%     91.10% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1037004      8.61%     99.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           26715      0.22%     99.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           8142      0.07%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12040455                       # Type of FU issued
system.cpu.iq.rate                           0.847892                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           38087488                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          12329403                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     11912244                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              156136                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             113674                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        70538                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               11958877                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   78010                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           600537                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        29256                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           71                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        28548                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         4976                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           193                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  22429                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   90887                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  2017                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            12152914                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             15333                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2036526                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1060484                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               2122                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   978                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             71                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           6601                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        16004                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                22605                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              12005149                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               2026158                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             35306                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      3060024                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1107741                       # Number of branches executed
system.cpu.iew.exec_stores                    1033866                       # Number of stores executed
system.cpu.iew.exec_rate                     0.845406                       # Inst execution rate
system.cpu.iew.wb_sent                       11997823                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      11982782                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   8925694                       # num instructions producing a value
system.cpu.iew.wb_consumers                  12474882                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.843831                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.715493                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          269809                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            2048                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             22363                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     14104397                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.841073                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.365608                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2241576     15.89%     15.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     11862821     84.11%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            1                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     14104397                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              7178005                       # Number of instructions committed
system.cpu.commit.committedOps               11862821                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        3039206                       # Number of memory references committed
system.cpu.commit.loads                       2007270                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1103284                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      63628                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  11824403                       # Number of committed integer instructions.
system.cpu.commit.function_calls                14698                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         2533      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8656768     72.97%     73.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          126144      1.06%     74.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1342      0.01%     74.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          12144      0.10%     74.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     74.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             786      0.01%     74.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            2796      0.02%     74.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             970      0.01%     74.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           2730      0.02%     74.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           370      0.00%     74.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd         5000      0.04%     74.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         6000      0.05%     74.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv         1000      0.01%     74.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult         5000      0.04%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1989076     16.77%     91.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1023893      8.63%     99.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        18194      0.15%     99.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         8043      0.07%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11862821                       # Class of committed instruction
system.cpu.commit.bw_lim_events              11862821                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     14374206                       # The number of ROB reads
system.cpu.rob.rob_writes                    24305324                       # The number of ROB writes
system.cpu.timesIdled                             902                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           56020                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     7178005                       # Number of Instructions Simulated
system.cpu.committedOps                      11862821                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.978329                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.978329                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.505477                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.505477                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 19503874                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9919975                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     69963                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    61907                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   8890132                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  5304567                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 5288867                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   7100228000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            15.998028                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2439546                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             27051                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             90.183209                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            179500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.998028                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999877                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999877                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4931893                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4931893                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   7100228000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      1385237                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1385237                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1027059                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1027059                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      2412296                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2412296                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2412296                       # number of overall hits
system.cpu.dcache.overall_hits::total         2412296                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        35248                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         35248                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         4877                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4877                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        40125                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          40125                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        40125                       # number of overall misses
system.cpu.dcache.overall_misses::total         40125                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1050318500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1050318500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    115147500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    115147500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1165466000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1165466000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1165466000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1165466000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1420485                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1420485                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      1031936                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1031936                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      2452421                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2452421                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2452421                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2452421                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.024814                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.024814                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004726                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004726                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.016361                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016361                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.016361                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016361                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 29797.960168                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29797.960168                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 23610.313717                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 23610.313717                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 29045.881620                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29045.881620                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 29045.881620                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29045.881620                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2403                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               215                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.176744                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        17381                       # number of writebacks
system.cpu.dcache.writebacks::total             17381                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12866                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12866                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        12877                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12877                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12877                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12877                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        22382                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        22382                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         4866                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4866                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        27248                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        27248                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        27248                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        27248                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    489526025                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    489526025                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    110046500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    110046500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    599572525                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    599572525                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    599572525                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    599572525                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015757                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015757                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004715                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004715                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011111                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011111                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011111                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011111                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 21871.415647                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21871.415647                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 22615.392520                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22615.392520                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 22004.276461                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22004.276461                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 22004.276461                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22004.276461                       # average overall mshr miss latency
system.cpu.dcache.replacements                  27035                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   7100228000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.998042                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              816951                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             39643                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.607699                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    15.998042                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999878                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999878                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6577763                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6577763                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   7100228000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       777308                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          777308                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       777308                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           777308                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       777308                       # number of overall hits
system.cpu.icache.overall_hits::total          777308                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst        39957                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         39957                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst        39957                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          39957                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        39957                       # number of overall misses
system.cpu.icache.overall_misses::total         39957                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    654240000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    654240000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    654240000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    654240000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    654240000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    654240000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       817265                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       817265                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       817265                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       817265                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       817265                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       817265                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.048891                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.048891                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.048891                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.048891                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.048891                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.048891                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 16373.601622                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 16373.601622                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 16373.601622                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 16373.601622                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 16373.601622                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 16373.601622                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs            3                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          313                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          313                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          313                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          313                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          313                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          313                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        39644                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        39644                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst        39644                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        39644                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        39644                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        39644                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    622490500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    622490500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    622490500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    622490500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    622490500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    622490500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.048508                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.048508                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.048508                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.048508                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.048508                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.048508                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 15702.010392                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15702.010392                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 15702.010392                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 15702.010392                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 15702.010392                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 15702.010392                       # average overall mshr miss latency
system.cpu.icache.replacements                  39627                       # number of replacements
system.l2bus.snoop_filter.tot_requests         133555                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        66860                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops             1355                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops         1355                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   7100228000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               62022                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         19355                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             55901                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               198                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               4672                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              4672                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          62023                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side       118914                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        81335                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  200249                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      2537152                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      2843648                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  5380800                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                              8594                       # Total snoops (count)
system.l2bus.snoopTraffic                      126336                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              75487                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.017990                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.132915                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    74129     98.20%     98.20% # Request fanout histogram
system.l2bus.snoop_fanout::1                     1358      1.80%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                75487                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy            101539500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy           101348010                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.4                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            67709336                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   7100228000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              127.910720                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  84075                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 8697                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 9.667127                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     1.217015                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst    88.295814                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data    38.397892                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009508                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.689811                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.299984                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.999303                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               176849                       # Number of tag accesses
system.l2cache.tags.data_accesses              176849                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   7100228000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks        17381                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        17381                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data         3881                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             3881                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst        36331                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        18204                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        54535                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst           36331                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           22085                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               58416                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          36331                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          22085                       # number of overall hits
system.l2cache.overall_hits::total              58416                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          791                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            791                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         3313                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         4175                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         7488                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          3313                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          4966                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              8279                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         3313                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         4966                       # number of overall misses
system.l2cache.overall_misses::total             8279                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     49310500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     49310500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    165160500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    235065000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    400225500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    165160500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    284375500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    449536000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    165160500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    284375500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    449536000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks        17381                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        17381                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data         4672                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         4672                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst        39644                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        22379                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        62023                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst        39644                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        27051                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           66695                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        39644                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        27051                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          66695                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.169307                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.169307                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.083569                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.186559                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.120729                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.083569                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.183579                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.124132                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.083569                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.183579                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.124132                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 62339.443742                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 62339.443742                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 49852.248717                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 56302.994012                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 53448.918269                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 49852.248717                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 57264.498590                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 54298.345211                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 49852.248717                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 57264.498590                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 54298.345211                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks           1974                       # number of writebacks
system.l2cache.writebacks::total                 1974                       # number of writebacks
system.l2cache.ReadExReq_mshr_misses::.cpu.data          791                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          791                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         3313                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         4175                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         7488                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         3313                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         4966                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         8279                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         3313                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         4966                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         8279                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     47728500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     47728500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    158536500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    226715000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    385251500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    158536500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    274443500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    432980000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    158536500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    274443500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    432980000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.169307                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.169307                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.083569                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.186559                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.120729                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.083569                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.183579                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.124132                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.083569                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.183579                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.124132                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60339.443742                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60339.443742                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 47852.852400                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 54302.994012                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 51449.185363                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 47852.852400                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 55264.498590                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 52298.586786                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 47852.852400                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 55264.498590                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 52298.586786                       # average overall mshr miss latency
system.l2cache.replacements                      8569                       # number of replacements
system.l3bus.snoop_filter.tot_requests          15566                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests         8047                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops               25                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops           25                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   7100228000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                7487                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty          1981                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict              5528                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                791                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               791                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           7488                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side        23844                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       656000                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                               222                       # Total snoops (count)
system.l3bus.snoopTraffic                         576                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               8501                       # Request fanout histogram
system.l3bus.snoop_fanout::mean              0.002941                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev             0.054153                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     8476     99.71%     99.71% # Request fanout histogram
system.l3bus.snoop_fanout::1                       25      0.29%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 8501                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy             11727000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.2                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            20695000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   7100228000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             2319.220279                       # Cycle average of tags in use
system.l3cache.tags.total_refs                  10250                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 3656                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 2.803611                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   764.706783                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data  1554.513496                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.186696                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.379520                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.566216                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         3434                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          667                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          525                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         2140                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.838379                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                44660                       # Number of tag accesses
system.l3cache.tags.data_accesses               44660                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   7100228000                       # Cumulative time (in ticks) in various power states
system.l3cache.WritebackDirty_hits::.writebacks         1972                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total         1972                       # number of WritebackDirty hits
system.l3cache.ReadExReq_hits::.cpu.data          270                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total              270                       # number of ReadExReq hits
system.l3cache.ReadSharedReq_hits::.cpu.inst         2195                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.cpu.data         2157                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total         4352                       # number of ReadSharedReq hits
system.l3cache.demand_hits::.cpu.inst            2195                       # number of demand (read+write) hits
system.l3cache.demand_hits::.cpu.data            2427                       # number of demand (read+write) hits
system.l3cache.demand_hits::total                4622                       # number of demand (read+write) hits
system.l3cache.overall_hits::.cpu.inst           2195                       # number of overall hits
system.l3cache.overall_hits::.cpu.data           2427                       # number of overall hits
system.l3cache.overall_hits::total               4622                       # number of overall hits
system.l3cache.ReadExReq_misses::.cpu.data          521                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            521                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1118                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data         2018                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         3136                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1118                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data          2539                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              3657                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1118                       # number of overall misses
system.l3cache.overall_misses::.cpu.data         2539                       # number of overall misses
system.l3cache.overall_misses::total             3657                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     34498000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     34498000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     79612000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data    140626500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    220238500                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     79612000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data    175124500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    254736500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     79612000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data    175124500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    254736500                       # number of overall miss cycles
system.l3cache.WritebackDirty_accesses::.writebacks         1972                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total         1972                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu.data          791                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          791                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         3313                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data         4175                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         7488                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         3313                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data         4966                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            8279                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         3313                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data         4966                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           8279                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data     0.658660                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.658660                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst     0.337458                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data     0.483353                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.418803                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst     0.337458                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data     0.511277                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.441720                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst     0.337458                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data     0.511277                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.441720                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 66214.971209                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 66214.971209                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 71209.302326                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 69686.075322                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 70229.113520                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 71209.302326                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 68973.808586                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 69657.232704                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 71209.302326                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 68973.808586                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 69657.232704                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks              9                       # number of writebacks
system.l3cache.writebacks::total                    9                       # number of writebacks
system.l3cache.ReadExReq_mshr_misses::.cpu.data          521                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          521                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1118                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data         2018                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         3136                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1118                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data         2539                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         3657                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1118                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data         2539                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         3657                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     33456000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     33456000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     77378000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data    136590500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    213968500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     77378000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data    170046500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    247424500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     77378000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data    170046500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    247424500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data     0.658660                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.658660                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.337458                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.483353                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.418803                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst     0.337458                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data     0.511277                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.441720                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst     0.337458                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data     0.511277                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.441720                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 64214.971209                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 64214.971209                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 69211.091234                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67686.075322                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 68229.751276                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 69211.091234                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 66973.808586                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 67657.779601                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 69211.091234                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 66973.808586                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 67657.779601                       # average overall mshr miss latency
system.l3cache.replacements                       222                       # number of replacements
system.membus.snoop_filter.tot_requests          3879                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          222                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   7100228000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3135                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            9                       # Transaction distribution
system.membus.trans_dist::CleanEvict              213                       # Transaction distribution
system.membus.trans_dist::ReadExReq               521                       # Transaction distribution
system.membus.trans_dist::ReadExResp              521                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3136                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         7535                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         7535                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7535                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       234560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       234560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  234560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3657                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3657    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3657                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1957500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            9910250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
