// Seed: 973833487
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign module_2.id_3 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    output supply0 id_2,
    output tri id_3,
    input tri0 id_4,
    output wand id_5,
    output wor id_6,
    input tri id_7,
    input tri0 id_8,
    input tri1 id_9,
    input wire id_10,
    output tri1 id_11
);
  logic id_13 = 1;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13
  );
endmodule
module module_2 #(
    parameter id_0 = 32'd96
) (
    input wire _id_0,
    input wire id_1,
    input tri id_2,
    output supply1 id_3,
    input tri id_4,
    inout uwire id_5,
    input tri1 id_6,
    output uwire id_7,
    output uwire id_8,
    input tri0 id_9,
    output wand id_10,
    output supply0 id_11,
    input tri0 id_12
);
  logic id_14;
  assign id_11 = 1;
  nor primCall (id_5, id_1, id_12, id_4, id_15, id_9, id_2);
  logic [7:0] id_15;
  assign id_15[id_0] = -1 ? -1'b0 : {id_0{id_6}};
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14
  );
endmodule
