-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
-- Date        : Wed Oct 13 13:33:02 2021
-- Host        : mconsonni-HP-ProBook-440-G7 running 64-bit Ubuntu 20.04.3 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/mconsonni/Desktop/DESD/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_dlconstant_gpio_1_0/design_1_dlconstant_gpio_1_0_sim_netlist.vhdl
-- Design      : design_1_dlconstant_gpio_1_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tftg256-2
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 2
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect begin_commonblock
`protect control error_handling = "delegated"
`protect control runtime_visibility = "delegated"
`protect control child_visibility = "delegated"
`protect control decryption = (activity==simulation)? "false" : "true"
`protect end_commonblock
`protect begin_toolblock
`protect rights_digest_method="sha256"
`protect key_keyowner = "Xilinx", key_keyname= "xilinxt_2020_08", key_method = "rsa", key_block
Flpphezo9d1B7Ruh6QfEVZP+/zUdyk1tGJ9lVEMFmAgN6NvdWXbPrgBRIlKpIL3doJMqAK0T6gSM
jzOdNxysplWJwrqXgqUpOH3oygEwXSE8qVNAV1IW3ZiN3JVhtwgo8FfZ87gOi/gqx+42qhdKmdrT
8gflFi2GguS7HGy5WXHyLXgfndVGyG173f5ZlS1qhMjanY9sAdGIY9lfHuFfQF5hoxc3gJkqwm1u
JRz8CIr16hH3GcehFDtVwecRUhRfHGFMN7s76Lq60xxa2fJriuqHU7xZ69Yd8t90MCz2mpKcMUss
gx89PtZu7lIqARGaUuViapiTbpXvEHnuJivsCg==

`protect control xilinx_configuration_visible = "false"
`protect control xilinx_enable_modification = "false"
`protect control xilinx_enable_probing = "false"
`protect control xilinx_enable_netlist_export = "true"
`protect control xilinx_enable_bitstream = "true"
`protect control decryption = (xilinx_activity==simulation)? "false" : "true"
`protect end_toolblock="7SGoAXadKN90mEv89L0drAAgXP1TtagDblLhKKCCre4="
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1200)
`protect data_block
AbPv4J4pVc4CUM+5y0DhGSRk+Cel2vUOGZcJw5gGRHQ3QTuXcB8EeZp7V/Gei5UWFK8UjZ0C0MXG
Feh3FELSS5PpyK6pdT5YEWwnLc/0dhYgxvHueyFHuSH4Fda9ldL6roLhna2Hyp/gXYERsos1X4HN
E+O0dnfYNv/XppuvmVmQpaiY+KAZpohQFsuMLDyghEmmATdZXrC7h6DSL7hHPEVMgRAYKEx85eDJ
9L2QtqKXRSodz6kW1RWmEBh83FWS3eivUI1dBXhy9mPHPGG0SuKdBhAYwMyyYySX/aLpPbhOP+26
sA82wnIaVxdL4dkomJgBH0+ZWatORODpVbrCJDsUqmdWBJ0/E9OApGev/ywo+jmjbADGuxDiZmy2
E1DSEg0YWhdnFeSYxL4JCWdGQE8DJbK5ULOhskt1HsJOAidK5BAs7oTqNyli/gvS6+ji0Mva3c4u
P7d2eaUXQrzz7cW5FiXNRIpv+vSzTy/VUX6L7zoHeBhKA8rhnE8dLqffgpGjK/hqDFlTyphcnDd0
Dl2Ze79x6LI3zGOTxwCtWe44vXzYXlJGpCeT0mRVGiuQvNp6BprJnQgAv+BXXMKl96wJfSPq9rIN
sFbUEWS32rItRNRLxM7AJhzziZdu2gjVTsRDjbjjVCR6KWHKdcjhdepDQhQjDBp5jZ9eyaamxmoq
3JFxIRHCWGDaDRUTQNWS2P/94oNg+tuJcCdAGePsE1wz6x4uscl7ZKz0el012VXAlf6TqFOY4aJc
4keokcieitK+pDMqfa+T1Gu6rBmfZu1+YNKwqvpt1DExXNeLbIBUU+Nn70j0gqXg0uVoZUx5OTUP
HzUG6D/M72BfQHb94mpgiv8i765QE4/8LkJ2vBPQDOcBivZ4a/x2l3BaQQEejaaFebfsHbJv7eEN
jljk2m/03B3hwS/fovGSOvDihIQ8TE87kZTcuC9vIfG/pm1JTBZiNVr8kLE1eEVMsWrOoWrLvTQ+
JOKFeGPqyeuhJbyRnqJ5DzDzy+z8FD1K6j6bJq4B1U0nducjH7zgWkiI6c4qbkERbF2YKITj2yeQ
8mCa4RfLVy52T6xUWdGe5wGt2scM0GdtbgPvj1esA/X3yBWYi6MAbMR3CBhIUORqAtLDFL4KJU1T
gnc4Y6gDCL162tu5qIIYMrrY9FxTrF705rRqYrffhg0hmLljrZNiqN3YRhCdqMTAutG/u8KwVyld
t5WmqeJKmX/xk35DFXW5mxT3VLwxHp3yUkbzPeW0ONlwR4rZCQxRBINWeKGLIclsUZrCQ4ZEWiGI
DHJeTmeJE3AuIrVO9YZT3nZfjwwOJSKYHs4mbEXvolMFGiB8NKRW71/MPF5ehZmeN6B0+4uR78ak
ZepqRwc8xjO6up3EexQ7qVEv1QAoCdjfYDzZTQi+MW8p8gE3ChGLMpPKWvrXgcNm1w4QboGt6ZqY
cfsgfyb3gh5i0SO0YQNB2PqC55cXddyTN4KMiR9ZaOhBAdBxtmdLXVZX9EtyNCqqA/JfhEsTbKon
MveXUPSKmuOTqMbgPeJFIZiOf8aZ9UiyT4iKAfAswjne1/pL1Ns96LExBVAR/uJJZYkx/Mz+vU3w
PrN3
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dlconstant_gpio_1_0 is
  port (
    constant_val : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_dlconstant_gpio_1_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_dlconstant_gpio_1_0 : entity is "design_1_dlconstant_gpio_1_0,dlconstant,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_1_dlconstant_gpio_1_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of design_1_dlconstant_gpio_1_0 : entity is "package_project";
  attribute x_core_info : string;
  attribute x_core_info of design_1_dlconstant_gpio_1_0 : entity is "dlconstant,Vivado 2020.2";
end design_1_dlconstant_gpio_1_0;

architecture STRUCTURE of design_1_dlconstant_gpio_1_0 is
  attribute VALUE : integer;
  attribute VALUE of U0 : label is 1;
  attribute WIDTH : integer;
  attribute WIDTH of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute x_interface_info : string;
  attribute x_interface_info of constant_val : signal is "xilinx.com:interface:gpio:1.0 constant_out TRI_O";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of constant_val : signal is "XIL_INTERFACENAME constant_out, BOARD.ASSOCIATED_PARAM CONSTANT_BOARD_INTERFACE";
begin
U0: entity work.design_1_dlconstant_gpio_1_0_dlconstant
     port map (
      constant_val(0) => constant_val(0)
    );
end STRUCTURE;
