gateway design autom tz cydebot electron design autom compani verilog hdl origin autom integr design system renam gateway design autom compani privat held time dr prabhu goel inventor podem test gener algorithm verilog hdl design phil moorbi chief design verilogxl corpor fellow cadenc design system gateway design autom grew rapidli success verilogxl final acquir cadenc design system san jose citat refer goel role podem describ alberto sangiovannivincentelli novemberdecemb tide eda ieee design test comput view septemb uc berkeley web site design autom confer award pdf dac web site verilogcom view septemb