Release: ASIP Programmer R-2021.03-TGT-220608
Tool: chessmk version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Configuration: Release_LLVM
Compiling "27_1.ll"
chess-clang --chess-verbose -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib --chess-proc-dir=/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib -S -nostdlibinc -D__chess__ -D__tct_release__=2103 -g -I/home/xilinx/software/Vitis/2022.2/aietools/include -I../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/. -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/./src -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src -Isrc -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -O2 -include aie_core.h -std=c++2a -fno-builtin-memcpy -mllvm -disable-lsr -mllvm -replexitval=never -mllvm -enable-load-pre=false -mllvm -chess-disable-add-to-or -mllvm -chess-combine-gep-indices=none -mllvm -chess-disable-fold-phi-of-loads -mllvm -chess-aainfo2chains-algo=4 -mllvm -chess-aggressive-aainfo=false -mllvm -chess-enable-indvarsimplify=0 -fchess-register-c++-static-destructors-as-global-dtors -Werror=return-type -mllvm -chess-disable-cse-across-loopboundary -mllvm -chess-tbaa-detect-common-underlying-object=true -mllvm -chess-protect-llvm-global-reg-access=true -mllvm -chess-enable-c-pragma-protect -fno-jump-tables -fno-discard-value-names -mllvm -chess-collapse-struct-types-during-linking=0 ../../ir/27_1.ll -o../Release/chesswork/27_1.sfg --chess-proc-name=me
chess-clang: warning: argument unused during compilation: '-I /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/xilinx/software/Vitis/2022.2/aietools/include' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I ../common' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/.' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/./src' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/../common' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I src' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-include aie_core.h' [-Wunused-command-line-argument]
Release: ipp R-2021.03-TGT-220608 
Tool: chess-clang version R-2021.03#e1852b6954#220608
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading processor configuration from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_llvm.cfg


chess-clang user time   =    0.61 s  /     0.61 s 	27_1
chess-clang system time =    0.02 s  /     0.02 s 	27_1
chess-clang real time   =    0.64 s  /     0.63 s 	27_1

noodle -v -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg -I/home/xilinx/software/Vitis/2022.2/aietools/include -I../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/. -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/./src -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src -Isrc -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 +Oitm -iaie_core.h +Sinl +Olbb=200 +Opmsa +Olzyinl +w../Release/chesswork ../Release/chesswork/27_1.sfg +Q1=+Sinl,+Olbb=200,+Opmsa,+Olzyinl +Q2=+Sinl,+Olbb=200,+Opmsa,+Olzyinl +Q3=+Sinl,+Olbb=1000,+Opmsa,+Olzyinl +Qfast=+Sinl,+Olbb=1000,+Opmsa,+Olzyinl,+Opfp +Qs=+Sinl,+Olbb=200,+Opmsa,+Olzyinl +Qz=+Sinl,+Olbb=200,+Opmsa,+Olzyinl me
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: noodle version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.ena
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.isb
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.lib

Translating source file ...


Checking ...

Reading DSFG from: ../Release/chesswork/27_1.sfg

Translating ...

        unsigned main()
        void _GLOBAL__sub_I_entropy_vect___cpp()
        void log_kernel_function(unsigned, unsigned)
        void entropy_vec_kernel_function(unsigned, unsigned)
        void entropy_vec_pass_kernel_function(unsigned, unsigned, unsigned)
        void marginal_entropy_kernel_function(unsigned, unsigned)

Finishing ...


noodle user time   =    3.77 s  /     3.68 s 	27_1
noodle system time =    0.49 s  /     0.44 s 	27_1
noodle real time   =    4.28 s  /     4.16 s 	27_1

chess-backend 27_1-F_main_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x --print-subtools --cosel -v -m +ef -M3 -S1024 --amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --mist1 -v -k110 --showcolor -v -b --mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V27_1 -L
chess-backend 27_1-F_GLOBAL__sub_I_entropy_vect___cpp_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x --print-subtools --cosel -v -m +ef -M3 -S1024 --amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --mist1 -v -k110 --showcolor -v -b --mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V27_1 -L
chess-backend 27_1-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x --print-subtools --cosel -v -m +ef -M3 -S1024 --amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --mist1 -v -k110 --showcolor -v -b --mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V27_1 -L
chess-backend 27_1-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x --print-subtools --cosel -v -m +ef -M3 -S1024 --amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --mist1 -v -k110 --showcolor -v -b --mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V27_1 -L
NOTICE : reserve 2 fields of register R in leaf loops (to favor software pipelining)

--cosel -v -m +ef -M3 -S1024 --common 27_1-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: cosel version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.


Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.ena
NOTICE : reserve 2 fields of register R in leaf loops (to favor software pipelining)

--cosel -v -m +ef -M3 -S1024 --common 27_1-F_GLOBAL__sub_I_entropy_vect___cpp_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: cosel version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.


Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.ena
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.isb
NOTICE : reserve 2 fields of register R in leaf loops (to favor software pipelining)

--cosel -v -m +ef -M3 -S1024 --common 27_1-F_main_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: cosel version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.


Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.ena
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.isb
NOTICE : reserve 2 fields of register R in leaf loops (to favor software pipelining)

--cosel -v -m +ef -M3 -S1024 --common 27_1-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: cosel version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.


Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.ena
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.isb
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.isb
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.lib
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_bndl.isg
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.isg
Reading DSFG from: 27_1-F_main_.sfg
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.lib
Collecting static variable register operations...


**** Bundling `F_main' ****
Applying long jump data
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_bndl.isg
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.lib
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.isg
Reading DSFG from: 27_1-F_GLOBAL__sub_I_entropy_vect___cpp_.sfg
Collecting static variable register operations...


Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_bndl.isg
**** Bundling `F_GLOBAL__sub_I_entropy_vect___cpp' ****
Applying long jump data
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.lib
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.isg
Reading DSFG from: 27_1-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_.sfg
Collecting static variable register operations...


Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_bndl.isg
**** Bundling `F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE' ****
Applying long jump data
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.isg

   macro #204 (4 opn)
      matching... Reading DSFG from: 27_1-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_.sfg

   macro #51 (93 opn)
      matching... (4 p) (7 P)
      covering... (4 its) (cost 3509.952)

   macro #496 (7 opn)
      matching... Collecting static variable register operations...


**** Bundling `F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE' ****
Applying long jump data
(7 p) (19 P)
      covering... (5 its) (cost 3541.075)

   macro #200 (2 opn)
      matching... (1 p) (2 P)
      covering... (1 its) (cost 1180.021)

   macro #3264 (1 opn)
      matching... (2 p) (2 P)
      covering... (2 its) (cost 1180.020)

   macro #3223 (34 opn)
      matching... 
   macro #138 (4 opn)
      matching... (4 p) (7 P)
      covering... (4 its) (cost 3509.952)

   macro #1842 (288 opn)
      matching... 
   macro #153 (15 opn)
      matching... (63 p) (343 P)
      covering... (38 its) (cost 33954.254)


Total cost = 33954.254

cosel user time   =    0.22 s  /     0.15 s 	27_1-F_GLOBAL__sub_I_entropy_vect___cpp_
cosel system time =    0.04 s  /     0.00 s 	27_1-F_GLOBAL__sub_I_entropy_vect___cpp_
cosel real time   =    0.27 s  /     0.15 s 	27_1-F_GLOBAL__sub_I_entropy_vect___cpp_

--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 27_1-F_GLOBAL__sub_I_entropy_vect___cpp_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading interprocedural optimisation data from: 27_1-F_GLOBAL__sub_I_entropy_vect___cpp_.flc
Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg

application DSFG routing:

**** Routing 'F_GLOBAL__sub_I_entropy_vect___cpp' ****
(11 p) (30 P)
      covering... (9 its) (cost 7020.065)

   macro #2375 (334 opn)
      matching... analysing connectivity in ISG
initial DSFG transformations
initial timing
initialise routing
dependency hazard solving

1 of 1: (51)

sync/offset hazards solving


time (after hazard solving) =   0.150 s

routing control inputs

routing

1 of 1 ( 51 )
# uses: 99 +1 +1 +1 +1 +1 +1 +2 +1 +2 +1 +2 +1 +1 +2 (VCH0)+1 +2 +1 +1 +2 (VDH0)(VRH0)+1 +2 +1 +1 +2 (VCH0)(VRH0)+1 +2 +1 +1 +2 (VDH0)(VRH0)+1 +2 +1 +1 +2 (VCH0)(VRH0)+1 +2 +1 +1 +2 (VDH0)(VRH0)+1 +4 +5 +3 +4 +1 +1 +2 +2 +1 +1 +1 +1 +1 +2 +2 +1 +1 +1 +1 +1 +2 +2 +1 +1 +1 +1 +1 +2 +2 +1 +1 +1 +1 +1 +2 +2 +1 +1 +1 +1 +1 +2 +2 +1 +1 +1 +1 +1 +2 +1 +1 +1 +1 +1 +1 +1 +3 +3 +1 (check) 


final flow graph transformations
Removing dead operations ...Expanding complex patterns ...expanding 8 complex patterns (8 constants )
Creating 'dr_move' opns ...
number of 'reduced cluster size' : 0

amnesia user time   =    0.20 s  /     0.19 s 	27_1-F_GLOBAL__sub_I_entropy_vect___cpp_
amnesia system time =    0.00 s  /     0.00 s 	27_1-F_GLOBAL__sub_I_entropy_vect___cpp_
amnesia real time   =    0.21 s  /     0.20 s 	27_1-F_GLOBAL__sub_I_entropy_vect___cpp_

--mist1 -v -k110 --common 27_1-F_GLOBAL__sub_I_entropy_vect___cpp_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist1 : side effect checking is disabled
Using nop instruction classes specified in me_chess.lib
(17 p) (53 P)
      covering... (11 its) (cost 9526.221)

   macro #2937 (338 opn)
      matching... 
NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 2

looking up standalone NOP instruction

Compiling all mappings: 0%..10%..20%..30%..40%..50%..60%..70%..80%..90%..100%

adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...
scheduling macro #51     	-> # cycles: 35 

Total number of cycles = 35

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries

mist1 user time   =    0.12 s  /     0.11 s 	27_1-F_GLOBAL__sub_I_entropy_vect___cpp_
mist1 system time =    0.00 s  /     0.00 s 	27_1-F_GLOBAL__sub_I_entropy_vect___cpp_
mist1 real time   =    0.12 s  /     0.12 s 	27_1-F_GLOBAL__sub_I_entropy_vect___cpp_

--showcolor -v -b --common 27_1-F_GLOBAL__sub_I_entropy_vect___cpp_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
initialisation
upgraded carrier of signal __ct_26329088.672 to CLH
collect coupled operands: ................................................
  35 couplings found
collect RMW pairs: C LR M P R SP W
register: C {CL CH}
	rmw pairs: 1
	coalescing      : .
                          0 rmw fanout splits
	assigning fields: CL[0] CH[0] CH[1] CL[1]
	postbalancing   : none
	rematerialising : + 1 dr_move

register: LR
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: M
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: P
	rmw pairs: 6
	coalescing      : ......
                          0 rmw fanout splits
	assigning fields: 6 7 0
	postbalancing   : none
	rematerialising : 0 moves

register: R
	rmw pairs: 7
	coalescing      : .......
                          0 rmw fanout splits
	assigning fields: 10 11 8 9 12 13 4 0
	postbalancing   : none
	rematerialising : 0 moves

register: SP
	assigning fields:
	rematerialising : 0 moves

register: W {VL VH}
	rmw pairs: 0
	assigning fields: VL[0] VL[6] VL[4]
	postbalancing   : none
	rematerialising : 0 moves

align offsets:
	computing ideal alignment on mergeable borders: 
	handle assignment constraints
	reassign aligned offsets: CH CL M P R {VH VL}
	updating reassigned offsets in sfg

collect coupled operands: ................................................
  21 couplings found
solving cycles: none

solving cycles: none

1 dr_move rematerialised

Writing LIB (with interprocedural optimisation data) to: 27_1-F_GLOBAL__sub_I_entropy_vect___cpp__ra.lib

showcolor user time   =    0.10 s  /     0.10 s 	27_1-F_GLOBAL__sub_I_entropy_vect___cpp_
showcolor system time =    0.00 s  /     0.00 s 	27_1-F_GLOBAL__sub_I_entropy_vect___cpp_
showcolor real time   =    0.10 s  /     0.10 s 	27_1-F_GLOBAL__sub_I_entropy_vect___cpp_

--mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --common 27_1-F_GLOBAL__sub_I_entropy_vect___cpp_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist2 : side effect checking is enabled
Using nop instruction classes specified in me_chess.lib

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation

NOTE : maximum range of occupy-stages for transitories = 2

looking up standalone NOP instruction

Compiling all mappings: 0%..10%..20%..30%..40%..50%..60%..70%..80%..90%..100%

review chess_separator_scheduler(offset > 0)
removing chess_separator blocks up to strength 2in foldable loops
removing chess_separator blocks up to strength 2(all)

jump threading ...
adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...
scheduling macro #51     	-> # cycles: 30 

Total number of cycles = 30

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries
Checking pipeline hazards ...
Filling in loop counts in instruction enabling ...
Re-filling in 'a', 'r' values in instruction enabling ...
Adjusting target addresses ...
Filling in target addresses in instruction enabling ...
Writing micro-code to ``27_1-F_GLOBAL__sub_I_entropy_vect___cpp_.mic'' ...

mist2 user time   =    0.40 s  /     0.40 s 	27_1-F_GLOBAL__sub_I_entropy_vect___cpp_
mist2 system time =    0.00 s  /     0.00 s 	27_1-F_GLOBAL__sub_I_entropy_vect___cpp_
mist2 real time   =    0.42 s  /     0.42 s 	27_1-F_GLOBAL__sub_I_entropy_vect___cpp_

--tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V27_1 -L --common 27_1-F_GLOBAL__sub_I_entropy_vect___cpp_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: tale version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation
Reading relocators from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me.rlo with command tct_gcpp3 -nostdinc -nostdinc++ -lang-asm  -D'__AIENGINE__' -D'__AIEARCH__=10' -D'DEPLOYMENT_ELF=1' -D'AIE_OPTION_SCALAR_FLOAT_ON_VECTOR' -D'__tct_tgt__=220608' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/'
Reading DSFG from: 27_1.gvt
Reading Dwarf register-list from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regs.txt' ...
Reading Dwarf register ID's from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regid.txt' ...

Dumping object file '27_1-F_GLOBAL__sub_I_entropy_vect___cpp_.o' in ELF format with DWARF debug information (1)

tale user time   =    0.02 s  /     0.01 s 	27_1-F_GLOBAL__sub_I_entropy_vect___cpp_
tale system time =    0.00 s  /     0.00 s 	27_1-F_GLOBAL__sub_I_entropy_vect___cpp_
tale real time   =    0.03 s  /     0.01 s 	27_1-F_GLOBAL__sub_I_entropy_vect___cpp_

chess-backend 27_1-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x --print-subtools --cosel -v -m +ef -M3 -S1024 --amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --mist1 -v -k110 --showcolor -v -b --mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V27_1 -L
NOTICE : reserve 2 fields of register R in leaf loops (to favor software pipelining)

--cosel -v -m +ef -M3 -S1024 --common 27_1-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: cosel version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.


Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.ena
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.isb
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.lib
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_bndl.isg
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.isg
Reading DSFG from: 27_1-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_.sfg
Collecting static variable register operations...


**** Bundling `F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE' ****
Applying long jump data

   macro #165 (33 opn)
      matching... (203 p) (1080 P)
      covering... 1 2 3 4 5 6 7 8 (8284 its) (cost 102746.551)

   macro #1691 (58 opn)
      matching... (16 p) (52 P)
      covering... (11 its) (cost 9366.121)

   macro #2435 (338 opn)
      matching... (250 p) (1342 P)
      covering... 1 2 3 4 5 6 (62 p) (160 P)
      covering... (35 its) (cost 28076.450)
7 

Total cost = 134332.953

cosel user time   =    1.72 s  /     1.62 s 	27_1-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
cosel system time =    0.04 s  /     0.02 s 	27_1-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
cosel real time   =    1.77 s  /     1.65 s 	27_1-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_

--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 27_1-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading interprocedural optimisation data from: 27_1-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_.flc
Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
8 
application DSFG routing:

**** Routing 'F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE' ****
9 10 (10003 its) (cost 133462.897)

   macro #2187 (71 opn)
      matching... analysing connectivity in ISG
(57 p) (174 P)
      covering... (31 its) (cost 24571.517)

   macro #2190 (17 opn)
      matching... (15 p) (28 P)
      covering... (12 its) (cost 11702.162)


Total cost = 176756.641

cosel user time   =    1.84 s  /     1.77 s 	27_1-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
cosel system time =    0.06 s  /     0.01 s 	27_1-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
cosel real time   =    1.91 s  /     1.79 s 	27_1-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_

--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 27_1-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading interprocedural optimisation data from: 27_1-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_.flc
Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg

application DSFG routing:

**** Routing 'F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE' ****
analysing connectivity in ISG
(250 p) (1340 P)
      covering... 1 2 3 4 5 6 7 8 9 10 (10003 its) (cost 135718.897)
initial DSFG transformations

   macro #2734 (45 opn)
      matching... initial timing
initialise routing
dependency hazard solving

1 of 2: (4 13 1842)

2 of 2: (138 1691)

sync/offset hazards solving


time (after hazard solving) =   0.460 s

routing control inputs

routing

1 of 2 ( 4 1842 13 )
# uses: 217 +12 +1 +4 +1 +1 +2 +(33 p) (155 P)
      covering... (19 its) (cost 13088.398)

   macro #2737 (7 opn)
      matching... (4 p) (11 P)
      covering... (4 its) (cost 3573.065)

   macro #3196 (5 opn)
      matching... (5 p) (7 P)
      covering... (3 its) (cost 2359.064)

   macro #2755 (46 opn)
      matching... / +/ +initial DSFG transformations
initial timing
initialise routing
dependency hazard solving

1 of 2: (4 13 2375)

2 of 2: (153 2187 2190 2191)
(fanout-hzds) (splits:1) 
sync/offset hazards solving


time (after hazard solving) =   0.450 s

routing control inputs

routing

1 of 2 ( 4 2375 13 )
# uses: 281 +12 (42 p) (53 P)
      covering... (24 its) (cost 23400.292)
+1 +1 +1 +

Total cost = 197077.005
/ +
cosel user time   =    2.30 s  /     2.23 s 	27_1-F_main_
cosel system time =    0.11 s  /     0.07 s 	27_1-F_main_
cosel real time   =    2.44 s  /     2.32 s 	27_1-F_main_

--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 27_1-F_main_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading interprocedural optimisation data from: 27_1-F_main_.flc
Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg

application DSFG routing:

**** Routing 'F_main' ****
/ +/ +288 analysing connectivity in ISG
678 / +258 / ++1 +1 +2 +102 64 +1 +1 +1 ++1 +1 +2 +32 +1 +1 +2 +16 +1 +1 +2 +857 / +8 +1 +4 +2 +4 +1 +2 +2 +2 +1 +1 +4 +1 +1 +2 +307 / +113 / ++4 +1 +1 +1 +/ +729 / +243 / +/ +288 +4 +1 +1 +1 +initial DSFG transformations
243 / ++1 +1 +2 +243 initial timing
initialise routing
dependency hazard solving

1 of 5: (28 2937 19)

2 of 5: (2737 2738 35 3223 14 2734)
(fanout-hzds) (splits:1) (fanout-hzds) (splits:1) 
3 of 5: (3264 3265 36 9 10)
(fanout-hzds) (splits:1) 
4 of 5: (4 196 200 44 496 197 201 3196)

5 of 5: (204 2755)

sync/offset hazards solving


time (after hazard solving) =   0.590 s

routing control inputs

routing

1 of 5 ( 19 2937 28 )
# uses: 281 +12 +1 +1 +1 +/ +/ +/ ++4 +1 +1 +1 +(250 p) (1340 P)
      covering... 81 / +32 1 2 +1 +1 +2 +3 678 / ++4 +1 4 +1 +1 +27 5 +2 258 / ++6 1 +1 +1 +9 +4 102 +1 +1 +1 +3 7 +2 / ++1 +1 +1 +1 +2 +4 +1 +1 8 +2 +9 10 (10003 its) (cost 133458.897)

   macro #2247 (71 opn)
      matching... / ++1 +1 +1 +/ +/ +32 857 / ++1 +1 +2 +/ +307 / +113 576 / +(57 p) (174 P)
      covering... (32 its) (cost 25741.528)

   macro #2250 (18 opn)
      matching... 576 / +/ +(14 p) (26 P)
      covering... (12 its) (cost 11702.162)


Total cost = 180268.708

cosel user time   =    2.13 s  /     2.06 s 	27_1-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
cosel system time =    0.05 s  /     0.02 s 	27_1-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
cosel real time   =    2.20 s  /     2.10 s 	27_1-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_

--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 27_1-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading interprocedural optimisation data from: 27_1-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_.flc
Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
+4 +1 +1 +1 +
application DSFG routing:

**** Routing 'F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE' ****
576 / +729 / +576 / +8 +1 243 +1 +2 +152 analysing connectivity in ISG
/ +288 +1 +1 +2 +40 +1 +1 +2 +10 +1 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 ++1 1 +2 ++1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +1 +4 +2 +1 +6 +3 +1 +1 ++4 / ++1 +1 +1 +243 / +243 / +/ +/ +1024 / +678 / +64 +1 +1 +2 +258 / +102 / ++4 +1 +1 ++1 1 ++1 +1 / ++initial DSFG transformations
81 initial timing
initialise routing
dependency hazard solving

1 of 2: (4 13 2435)

2 of 2: (165 2247 2250 2251)
(fanout-hzds) (splits:1) 
sync/offset hazards solving
/ +

time (after hazard solving) =   0.530 s

routing control inputs

routing

1 of 2 ( 4 2435 13 )
# uses: 281 +12 857 / ++1 +1 ++1 4 ++1 +1 +1 +27 307 / ++2 +1 +1 +1 +9 113 +4 +1 +1 1024 / ++1 +3 +2 +1 +1 +1 +1 +2 +64 4 +1 +1 +2 ++1 +1 +2 +/ +256 / ++4 +1 +1 +1 +678 / +/ +729 / +258 / +243 102 +1 +1 +1 +/ ++1 +1 +2 +64 857 / +307 / +113 +1 +1 +2 +16 / ++1 +2 +2 +4 +1 +1 +4 +1 +1 +2 +288 +4 +1 +1 +1 ++4 +1 +1 +1 +/ +729 / +243 486 / +243 / ++1 +1 +2 +/ +/ +/ +/ ++4 +1 +1 +1 +/ +243 / +1024 / +64 288 243 +1 +1 +2 ++4 +1 +1 +1 +162 / ++1 +1 +2 +/ +/ ++4 +1 +1 +1 +/ +/ +81 1024 / +64 +4 +/ +1 +1 +1 +27 32 +2 +1 +1 +1 +1 ++9 1 +2 ++4 +1 +1 +1 +3 +2 ++1 1 +1 +1 +1 ++1 2 ++2 4 ++1 +1 +2 +256 +4 +1 +1 +1 +54 / +/ ++4 +1 +1 +1 +18 / +/ ++4 +1 +1 +1 +6 +4 (RS)+1 +1 (VDH0)(VDH)(VCH)(RS)(R)+1 +1 +1 +8 +2 +1 ++++++++++++++2 (RS)/ +(R)++1 +2 +++++++++1 (R)32 / +++++++++1 ++++++++1 (R)++++++++1 +++++++1 1 +1 ++1 +2 +++1 +1 +1 64 +1 +1 +1 (VBH)-1 1 1 +1 +1 +1 (VCH)+-2 1 1 +1 2 (VDH)+2 (VDH)-2 1 2 2 (VDH)-2 1 2 2 (VCH)-1 1 1 2 (VCH)(VRH)+2 (VBH)-2 1 2 1 +1 +(VBH)1 +2 +2 +16 (VBH)-2 1 2 1 (VBH)+2 +1 (VBH)-2 +1 2 2 1 +(VBH)2 +4 / ++2 +1 576 / +(VBH)-2 +1 1 2 +4 1 +1 +(VBH)1 +2 ++2 (VBH)-2 1 2 1 (VBH)+1 (check) 288 (VDH)(VRH)


2 of 2 ( 1691 138 )
# uses: 45 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +576 / +/ +576 / +/ +/ +576 / +8 +1 +1 +/ +2 ++1 +1 +2 +128 152 / +/ ++1 +1 +1 (R:t)-1 1 1 +1 (R:t)-1 1 1 +1 (R:t)-1 1 1 +1 +1 +/ +/ ++1 +1 +2 +288 40 / +/ ++1 +1 +2 +10 1024 / ++1 +2 64 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 / ++1 +1 +1 +2 ++1 1 +1 ++2 1 ++1 +1 +2 +1 +1 +1 ++1 1 ++1 2 +2 ++1 +1 +576 1 / ++1 +2 +96 4 +2 +1 +36 / +++/ +108 / ++6 +1 +1 +/ +/ +/ +/ +1024 / +32 / +64 +1 +1 +2 / +++1 +1 +2 +256 864 / +96 / +678 / ++258 / +102 / +/ +/ +/ +32 +1 +1 +2 +/ ++1 +1 ++2 1 ++1 +1 +64 144 576 / ++1 +1 +2 +16 +1 +2 +2 +4 +1 ++1 +4 +1 +1 +2 +857 / +216 576 / +307 / +113 576 / +/ +576 / +8 +36 +1 +1 +2 +/ ++6 +3 +3 +3 +3 +3 +3 +4 152 (VRH)+1 +1 +1 +4 +2 +8 +1 +4 +4 +3 +4 +1 +3 +1 (check) 


final flow graph transformations
Removing dead operations ...Expanding complex patterns ...expanding 9 complex patterns (1 load 1 store 7 constants )
Creating 'dr_move' opns ...+4 +1 +1 +1 +
number of 'reduced cluster size' : 12

amnesia user time   =    4.28 s  /     4.27 s 	27_1-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
amnesia system time =    0.02 s  /     0.02 s 	27_1-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
amnesia real time   =    4.34 s  /     4.34 s 	27_1-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_

--mist1 -v -k110 --common 27_1-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist1 : side effect checking is disabled
Using nop instruction classes specified in me_chess.lib
/ +
NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 6

looking up standalone NOP instruction
729 / +
Compiling all mappings: 0%..243 +1 +1 +2 +40 / +288 +1 +1 +2 +10 +1 +2 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +4 +2 +1 +36 +1 +1 +2 ++108 +6 +1 / ++1 +/ +/ ++4 +1 +1 +1 +/ +10%..32 20%..30%..40%..50%..486 / ++1 +1 +2 +678 / +243 258 / +102 / +/ +60%..70%..80%..90%..100%

adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...
+1 +1 
HW do-loop #1842 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 9: (loop #3) :
critical cycle of length 8 : b40 -> b41 -> b40
minimum length due to resources: 32
scheduling HW do-loop #1842     	-> # cycles: +1 +/ +32 100 
  -> HW do-loop #1842 in "/home/xilinx/software/Vitis/2022.2/aietools/include/adf/stream/me/stream_utils.h", line 213: (loop #3) : 100 cycles
+1 +1 +2 +scheduling macro #1691     	-> # cycles: 857 / +576 / +26 
307 / +scheduling macro #138     	-> # cycles: 8 

Total number of cycles = 134

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries
113 
mist1 user time   =    0.62 s  /     0.62 s 	27_1-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
mist1 system time =    0.00 s  /     0.00 s 	27_1-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
mist1 real time   =    0.63 s  /     0.62 s 	27_1-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_

--showcolor -v -b --common 27_1-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
initialisation
576 / +upgraded carrier of signal _cst.3292 to CLH
upgraded carrier of signal _cst.3294 to CLH
upgraded carrier of signal __ct_9437184.3296 to CLH
upgraded carrier of signal __ct_11534336.3298 to CLH
upgraded carrier of signal __ct_1687552.3300 to CLH
collect coupled operands: ..............576 / ++4 +6 +6 +1 +1 +162 +4 576 / ++1 +1 +1 8 ++1 +1 +2 +152 729 / +243 +1 +1 +2 +40 +1 +1 +2 +10 +1 +2 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +4 +2 +1 +36 +108 +4 +1 +1 +1 ++6 +54 1 +1 ++4 +1 +1 +1 +/ +486 / ++4 +1 +1 +1 +18 243 +4 +1 +1 +1 +6 +4 (RS)+1 +1 (VDH0)(VDH)(VCH)(RS)678 / +(R)+1 +1 +1 +1 +2 (VCH)+1 (VBH)+1 +1 +1 +1 ++++++++++++++++++1 ++++++++++++++++1 (R)258 / +++1 (RS)(R)102 +1 +2 ++++++++++1 ++++++++1 (R)++++++++1 (R)++++++++1 ++2 (VRH)(VRL)(WR)-2 2 1 2 3 9 4 (VCH)+1 +1 +1 +1 +1 +1 (VBH)-1 1 1 1 2 1 (VBH)-1 1 2 1 (VBH)(VDH)-6 6 4 1 2 4 2 (VDH)(VCH)(WR)+1 (VCH)-1 1 1 1 1 2 (VCH)-1 1 1 2 +1 (VBH)-1 1 1 +1 1 1 +1 1 +1 2 +(VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)+1 (VBH)-1 1 1 1 1 1 2 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)(VBH)+1 (VBH)-1 1 1 1 1 1 1 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)(VBH)+1 (VBH)-1 1 1 .1 1 1 1 ......(VBH)..-.1 1 .857 / +1 .1 ........(VBH).(VCH)..-.1 .1 .1 ..1 1 ....1 .1 1 1 2 ........(VCH)..(WR).(VRL)...+1 ....(VBH).-1 .1 .1 ..1 ..1 .1 ..1 .....(VBH)+307 / +1 (VBH).-1 1 1 1 1 1 1 .(VBH)113 .+1 (check) ..(VDH).+4 (WR)(VRH)+.6 .(VRL).....+.6 ...+.1 .+1 ...+.................


2 of 2 ( 2190 2187 153 )
# uses: 72 +1 +2 +162 1 +1 +1 +1 +1 +1 +3 (mdSS:t)-1 1 1 +1 +1 (S2:t)-1 1 1 +1 +1 +1 (R:t)-1 1 1 1 1 2 1 1 +1 (R:t)-1 1 1 1 1 2 1 1 +1 (R:t)-1 1 1 1 1 2 1 1 +1 +1 .....+1 .+......3 ..+1 .+1 +1 .+1 .+1 ......+1 .....+.........6 .+...
  38 couplings found
collect RMW pairs: BM C LC LE LR LS M MD0 P R+4 +1 +1 +1 +/ +729 / +243 / +576 / +144 ++4 +1 +1 +1 +54 / ++4  S+ SP1  W+1 +1 +18 +4 +1 +1 +1 +/ ++4 +1 +1 +1 +6 +4 (RS)+1 +1 (VDH0)(VDH)(VCH)(RS)486 / +(R)+864 / +1 +1 +1 +1 +2 96 (VCH)+1 (VBH)+1 +1 +1 243 +1 ++++++++++++++++++1 ++++++++++++++++1 (R)++1 (RS)(R)+1 ++2 ++++++++++1 ++++++++1 (R)++++++++1 (R)++++++++1 ++2 (VRH)(VRL)(WR)-2 2 1 2 3 9 4 (VCH)+1 / ++1 +1 +1 +1 +1 (VBH)-1 1 1 1 2 1 (VBH)-1 1 2 1 (VBH)(VDH)-6 6 4 1 2 4 2 (VDH)(VCH)(WR)/ ++1 (VCH)-1 1 1 1 1 2 (VCH)-1 1 1 2 +1 (VBH)-1 1 1 1 1 1 2 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)+1 (VBH)-1 1 1 1 1 1 2 (VBH)-1 1 1 / +1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)(VBH)144 +1 (VBH)-1 1 1 1 1 1 1 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)(VBH)+1 (VBH)-1 1 1 1 1 1 1 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 1 1 1 1 2 (VCH)(WR)(VRL)+1 (VBH)-1 1 1 1 1 1 1 (VBH)+1 +(VBH)-1 1 1 1 1 1 1 (VBH)216 +1 (check) (VDH)(WR)(VRH)(VRL)


2 of 5 ( 14 2737 2734 3223 35 )
# uses: 77 +1 +1 +3 +1 +1 +1 +1 +1 ++4 +6 +6 +1 +1 +162 +36 / ++6 +3 +3 +3 +3 (VDH)+3 (VCH)+3 (VDH)+3 (VCH)+1 +1 +2 +2 (VDH)(VCH)+4 (VCH0)(VCH)+4 (R:t)-1 1 1 1 1 1 2 1 1 1 (R:t)-1 1 1 1 1 1 2 1 1 1 (R:t)-1 1 1 1 1 1 2 1 1 1 (R:t)-1 1 1 (rlx +1)1 1 1 +4 +2 +2 +1 +1 (LR:t)-1 1 +4 +10 +3 +15 +1 +1 +2 +2 +1 (R:t)-3 12 1 1 1 1 1 1 2 1 (R:t)-3 12 1 1 1 1 1 1 2 / +1 (R:t)-3 12 1 1 1 1 1 1 2 1 +1 +1 +1 +1 +1 +3 +1 +4 +4 +4 +1 +3 (check) 


final flow graph transformations
Removing dead operations ...Expanding complex patterns ...expanding 10 complex patterns (1 load 1 store 8 constants )
Creating 'dr_move' opns .../ +288 / +48 
number of 'reduced cluster size' : 18

amnesia user time   =    6.40 s  /     6.39 s 	27_1-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
amnesia system time =    0.08 s  /     0.08 s 	27_1-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
amnesia real time   =    6.53 s  /     6.53 s 	27_1-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_

+--mist1 -v -k110 --common 27_1-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist1 : side effect checking is disabled
Using nop instruction classes specified in me_chess.lib

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction
/ +
Compiling all mappings: 0%..10%..+4 +1 +1 +1 +54 / +288  mcFPAdd mcFPCnvFx2Fl mcFPMul mdMS mdSS mcCarry
register: BM {AML AMH}
	rmw pairs: 0
	assigning fields: AML[0]
	postbalancing   : none
	rematerialising : 0 moves

register: C {CL CH}
	rmw pairs: 5
	coalescing      : .....
                          0 rmw fanout splits
	assigning fields: CL[0] CH[0] CH[1] CL[1] CH[2] CL[2] CL[3] CH[3] CH[4] CL[4] CH[5]
	postbalancing   : none
	rematerialising : 0 moves

register: LC
	assigning fields:
	rematerialising : 0 moves

register: LE
	assigning fields:
	rematerialising : 0 moves

register: LR
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: LS
	assigning fields:
	rematerialising : 0 moves

register: M
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: MD0 {mdQ mdR mdRdx mdSQ mdSPARE0 mdFPAddMask mdFPMulMask}
	assigning fields:
	rematerialising : 0 moves

register: P
	rmw pairs: 6
	coalescing      : ......
                          0 rmw fanout splits
	assigning fields: 6 7 0
	postbalancing   : none
	rematerialising : +0 moves

4 register: R
	rmw pairs: 2
	coalescing      : ..
                          0 rmw fanout splits
	assigning fields: 10+1 +1 +1 +18 +4 +1 +1 +1 +6 +4 (RS)+1 +1 (VDH0)(VDH)(VCH)(RS)20%..(R)+1 +1 +1 +1 30%..40%..++2 50%..(VCH)+1 (VBH)+1 +1 +1 +1 ++++++++++++++++++1 ++++++++++++++++1 (R)++1 (RS)(R)+1 +2 ++++++++++1 ++++++++1  11(R) 8 9++++++++1  12 13 14 15(R) 7 6 4 0 1+++++ 2+++1  3 5
	postbalancing   : ++2 
           #1842 (#3)	: moved 23   mean max sdev 0.51 0.77 0.22 -> 0.39 0.71 0.21
	rematerialising : 0 moves

register: S
	rmw pairs: 0
/ +(VRH)(VRL)	assigning fields: 1
	postbalancing   : none
(WR)	rematerialising : -0 moves

register: SP
2 	assigning fields:2 
	rematerialising : 0 moves

1 register: W {VL VH}
	rmw pairs: 22
2 3 9 4 (VCH)+1 	coalescing      : ........+1 +1 ..............+1 +1 
                          0 rmw fanout splits
+1 (VBH)-1 1 1 1 2 1 (VBH)-1 1 2 1 (VBH)(VDH)-6 	assigning fields:6  VL[7] VH[7] VL[6]4 1  VL[1]2  VH[1] VL[4]4  VH[4] VL[5]2  VL[0] VH[0](VDH) VL[2](VCH)(WR) VH[2]+ VL[3]1 
	postbalancing   : none
(VCH)	rematerialising : 0 moves

-1 register: mcFPAdd
1 1 	assigning fields:
	postbalancing   : none
	rematerialising : 1 0 moves

register: mcFPCnvFx2Fl
1 2 	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPMul
/ +	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mdMS
	rmw pairs: 0
	assigning fields:(VCH) 0
	postbalancing   : none
	rematerialising : 0 moves

register: mdSS
	rmw pairs: 0
	assigning fields: 0-
	postbalancing   : none
1 	rematerialising : 1 0 moves

register: mcCarry
1 	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

align offsets:
	computing ideal alignment on mergeable borders: ..2 
	handle assignment constraints
	reassign aligned offsets: AML(!) CH(!) CL(!) M(!) P(!) R [offset not within range] (failed) S(!) {VH VL}(!) mdMS(!) mdSS(!)
	updating reassigned offsets in sfg
60%..
collect coupled operands: ...70%............+1 .(VBH)80%..-1 1 90%..1 1 1 1 2 100%

adding manifest flow nodes ...

Constructing flow graphs ...
(VBH)-1 1 1 1 Scheduling basic blocks ...
(VBH)(VCH)-1 1 1 1 1 2 432 / +(VCH)+48 1 (VBH)-1 1 1 1 1 1 2 (VBH)-1 1 1 1 +(VBH)(VCH)-
HW do-loop #2375 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 27: (loop #3) :
critical cycle of length 91 : b376 -> b332 -> b87 -> b88 -> b89 -> b106 -> b107 -> b109 -> b98 -> b99 -> b100 -> b101 -> b102 -> b103 -> b104 -> b105 -> b117 -> b133 -> b149 -> b150 -> b151 -> b152 -> b153 -> b154 -> b155 -> b156 -> b326 -> b419 -> b157 -> b327 -> b158 -> b410 -> b159 -> b402 -> b160 -> b394 -> b161 -> b386 -> b162 -> b163 -> b164 -> b376
minimum length due to resources: 42
scheduling HW do-loop #2375     	-> # cycles: 1 1 1 1 1 2 (VCH)(VBH)216 +1 (VBH)-1 1 1 1 1 1 1 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)(VBH)+1 (VBH)-1 1 1 1 1 1 1 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 1 1 1 1 2 121 
  -> HW do-loop #2375 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 32: (loop #3) : 121 cycles
(VCH)(WR)(VRL)+1 (VBH)-1 1 1 1 1 1 1 (VBH)+1 (VBH)-1 1 1 1 1 1 1 (VBH)+1 (check) (VDH)(WR)(VRH)+(VRL)36 +6 +1 +3 +3 +3 +3 (VDH)+1 +2 +2 (VCH)(VDH)+3 +3 +1 +3 (VRH)+

8 
2 of 2 ( 2250 2247 165 )
# uses: 82 +1 +2 ++1 1 +1 ++1 1 +1 ++1 1 ++1 +1 +1 +1 +1 (S2:t)-1 8 1 1 +1 +1 ++1 (R:t)-2 1 1 +1 1 (R:t)-1 +1 1 (R:t)-1 1 1 1 2 1 1 +1 1 1 +1 +1 +1 (R:t)-+1 1 1 +1 1 2 1 (VDH)1 +1 2 1 +1 +1 scheduling macro #2190     	-> # cycles: ++1 +1 (rlx +1)1 (CL:t)-+1 1 12 1 +1 ++1 1 +1 +1 (CH:t)-+1 6 1 +1 +16 
1 +2 +++++1 scheduling macro #2187     	-> # cycles: +1 +1 +1 +1 +1 (mdMS:t)-1 5 ++1 (mdSS:t)-1 4 +1 +1 (S2:t)-1 1 +1 (RS:t)-8 16 1 1 (R:t)-1 1 1 1 +1 29 
+1 (CH:t)-1 1 +1 ++1 (CL:t)-1 1 ++1 (CL:t)-1 1 +1 (mdSS:t)-1 4 ++1 (CL:t)-1 1 +1 (CL:t)-1 1 +1 (R:t)-4 12 / +1 1 1 1 1 1 +1 (S0:t)-1 1 +1 scheduling macro #153     	-> # cycles: (S:t)-1 1 +1 (CH:t)-1 1 14 

Total number of cycles = 180

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries
+1 (CL:t)-1 1 (check) 
mist1 user time   =    0.65 s  /     0.65 s 	27_1-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
mist1 system time =    0.03 s  /     0.03 s 	27_1-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
mist1 real time   =    0.68 s  /     0.68 s 	27_1-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_

--showcolor -v -b --common 27_1-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
initialisation
upgraded carrier of signal __arg1.397,__arg1.4199 to R
upgraded carrier of signal __tmp.2695,__tmp.4200 to R
upgraded carrier of signal img_size.4042,b.4191 to R
upgraded carrier of signal _cst.4155,a.4190 to R
upgraded carrier of signal _cst.4300 to CLH
upgraded carrier of signal _cst.4302 to CLH
upgraded carrier of signal __ct_9437184.4304 to CLH
upgraded carrier of signal __ct_11534336.4306 to CLH
upgraded carrier of signal __ct_26329088.4308 to CLH
upgraded carrier of signal __ct_1687552.4310 to CLH
/ +collect coupled operands: ..........................................576 / +144 (R)


3 of 5 ( 4 3196 9 3265 3264 36 196 200 496 44 )
# uses: 25 +4 +1 +1 +1 +1 +2 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 (P:t)-1 1 1 1 +1 +1 +1 +4 (check) 
# floating moves to bind: 1



4 of 5 ( 10 )
# uses: 17 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 (check) 


5 of 5 ( 2755 204 )
# uses: 39 +2 +1 +1 +1 +1 +1 +1 +1 +1 +1 +6 +4 +1 +1 +1 +1 +1 +1 +1 +1 +2 +2 +2 +2 +1 +2 +2 +1 +4 +1 +4 +4 +3 +4 ++1 +1 +3 +4 +4 (check) (R)


final flow graph transformations
Removing dead operations ...Expanding complex patterns ...expanding 10 complex patterns (1 load 1 store 8 constants )
Creating 'dr_move' opns ...
number of 'reduced cluster size' : 18

amnesia user time   =    6.75 s  /     6.75 s 	27_1-F_main_
amnesia system time =    0.05 s  /     0.05 s 	27_1-F_main_
amnesia real time   =    6.90 s  /     6.90 s 	27_1-F_main_

--mist1 -v -k110 --common 27_1-F_main_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist1 : side effect checking is disabled
Using nop instruction classes specified in me_chess.lib

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction
/ +
Compiling all mappings: 0%..10%..20%......../ +......................................................................864 ./ +..........................96 ..+.........................................
  3 couplings found

violated couplings: 1

Iteration required: enforce operand locations to satisfy coupled operand constraints
Please run RA1 again.

showcolor user time   =    2.71 s  /     2.71 s 	27_1-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
showcolor system time =    0.09 s  /     0.09 s 	27_1-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
showcolor real time   =    2.82 s  /     2.81 s 	27_1-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_

--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 27_1-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading interprocedural optimisation data from: 27_1-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_.flc
Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
/ +
application DSFG routing:

**** Routing 'F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE' ****
/ +/ +analysing connectivity in ISG
144 30%..40%..+216 +36 +50%..6 +3 +3 60%..+3 +3 (VDH)+70%..3 (VCH)+3 (VDH)+3 .(VCH)+.1 +.1 +.2 .+.2 .(VDH)..80%..(VCH).+4 .(VCH0)90%..(VCH).+.100%

.adding manifest flow nodes ...
.
Constructing flow graphs ...
.32 ...........(rlx +1).....Scheduling basic blocks ...
.32 ............+.1 +1 .+.1 +.1 .+1 +1 +1 .+........32 .........
HW do-loop #2937 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 46: (loop #18) :
critical cycle of length 91 : b722 -> b678 -> b200 -> b201 -> b202 -> b219 -> b220 -> b222 -> b211 -> b212 -> b213 -> b214 -> b215 -> b216 -> b217 -> b218 -> b230 -> b246 -> b262 -> b263 -> b264 -> b265 -> b266 -> b267 -> b268 -> b269 -> b672 -> b765 -> b270 -> b673 -> b271 -> b756 -> b272 -> b748 -> b273 -> b740 -> b274 -> b732 -> b275 -> b276 -> b277 -> b722
minimum length due to resources: 42
scheduling HW do-loop #2937     	-> # cycles: ..............................................+..8 ....121. 
  -> HW do-loop #2937 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 51: (loop #18) : 121 cycles
....................+1 (LR:t).-.1 ...1 .+..4 .......+1 ..+..4 ....scheduling macro #2737     	-> # cycles: .+7 
..10 ...........
  49 couplings found
+3 +collect RMW pairs: BM C15  LC LEscheduling macro #2734     	-> # cycles:  LR LS M MD0 P R+1 +1 +2 +4 +++1 (R:t)-3 12 1 1 2 1 1 1 (R:t)-3 12 1 1 2 1 1 1 (R:t)-3 12 1 1 2 1 1 1 +1 +1 +1 +4 +1 24(R:t)- 
scheduling macro #3223     	-> # cycles: 4 21 
scheduling macro #3196     	-> # cycles: 14 
scheduling macro #3264     	-> # cycles: 6 
scheduling macro #200     	-> # cycles: 9 
scheduling macro #496     	-> # cycles: 20 
20 4 20 1 1 2 1 1 1 (R:t)-4 20 4 scheduling macro #2755     	-> # cycles: 20 1 1 2 1 1 1 (R:t)-4 20 4 20 1 1 2 1 1 1 +1 +1 (mdSS:t)-4 16 4 16 +1 +1 +3 +1 +4 +4 27 
+4 +1 +3 (check) 


final flow graph transformations
Removing dead operations ...Expanding complex patterns ...expanding 10 complex patterns (1 load 1 store 8 constants )
Creating 'dr_move' opns ...
number of 'reduced cluster size' : 18

amnesia user time   =    6.50 s  /     6.49 s 	27_1-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
amnesia system time =    0.05 s  /     0.05 s 	27_1-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
amnesia real time   =    6.62 s  /     6.62 s 	27_1-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_

--mist1 -v -k110 --common 27_1-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist1 : side effect checking is disabled
Using nop instruction classes specified in me_chess.lib
scheduling macro #204     	-> # cycles: 14 

Total number of cycles = 263

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries

mist1 user time   =    0.74 s  /     0.74 s 	27_1-F_main_
mist1 system time =    0.01 s  /     0.01 s 	27_1-F_main_
mist1 real time   =    0.75 s  /     0.74 s 	27_1-F_main_

--showcolor -v -b --common 27_1-F_main_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
initialisation
upgraded carrier of signal __tmp.3489,__tmp.5925 to R
upgraded carrier of signal img_size.5187,b.5918 to R
initial DSFG transformations

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction
initial timing
initialise routing

Compiling all mappings: 0%..dependency hazard solving

1 of 2: (4 13 1842)

2 of 2: (138 1691)

sync/offset hazards solving


time (after hazard solving) =   0.520 s

routing control inputs

routing

1 of 2 ( 4 1842 13 )
# uses: 217 +12 +1 +4 +1 +1 +2 +10%..20%..upgraded carrier of signal _cst.5389,_cst.5390,_cst.5392,_cst.5391,_cst.5589,_cst.5590,_cst.5738,_cst.5591,_cst.6020,a.5917 to R
upgraded carrier of signal __ct_1.5889 to R
upgraded carrier of signal _cst.5913,__rt.5915 to R
upgraded carrier of signal _cst.6021 to R
/ +collect coupled operands: ..................................................../ +/ +30%..40%..50%.. S SP W/ +288 60%..70%..80%..90%..100%

adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...
+1 +1 +2 +64 
HW do-loop #2435 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 46: (loop #3) :
critical cycle of length 91 : b381 -> b337 -> b94 -> b95 -> b96 -> b113 -> b114 -> b116 -> b105 -> b106 -> b107 -> b108 -> b109 -> b110 -> b111 -> b112 -> b124 -> b140 -> b156 -> b157 -> b158 -> b159 -> b160 -> b161 -> b162 -> b163 -> b331 -> b424 -> b164 -> b332 -> b165 -> b415 -> b166 -> b407 -> b167 -> b399 -> b168 -> b391 -> b169 -> b170 -> b171 -> b381
minimum length due to resources: 42
scheduling HW do-loop #2435     	-> # cycles: 121 
  -> HW do-loop #2435 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 51: (loop #3) : 121 cycles
+1 +1 +2 +32 +1 +1 +2 +16 scheduling macro #2250     	-> # cycles: +1 +1 15 
+2 +8 scheduling macro #2247     	-> # cycles: +1 +4 +2 +4 +1 +2 +2 +2 +1 +1 +4 +1 +1 +2 +29 
/ +scheduling macro #165     	-> # cycles: 23 

Total number of cycles = 188

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries

mist1 user time   =    0.66 s  /     0.66 s 	27_1-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
mist1 system time =    0.01 s  /     0.01 s 	27_1-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
mist1 real time   =    0.68 s  /     0.68 s 	27_1-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_

--showcolor -v -b --common 27_1-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
/ +initialisation
upgraded carrier of signal __arg0.464 to R
upgraded carrier of signal __arg1.466 to R
upgraded carrier of signal __tmp.2836,__tmp.4372 to R
upgraded carrier of signal img_size.4193,b.4362 to R
......../ +............................................................upgraded carrier of signal _cst.4313,a.4361 to R
....upgraded carrier of signal _cst.4472 to CLH
.upgraded carrier of signal _cst.4474 to CLH
upgraded carrier of signal __ct_9437184.4476 to CLH
upgraded carrier of signal __ct_11534336.4478 to CLH
upgraded carrier of signal __ct_26329088.4480 to CLH
upgraded carrier of signal __ct_1687552.4482 to CLH
.collect coupled operands: ............................................................................................. mcFPAdd. mcFPCnvFx2Fl. mcFPMul... mdMS. mdSS. mcCarry...
..register: BM {AML AMH}
	rmw pairs: 0
......	assigning fields: AML[0]
	postbalancing   : none
.	rematerialising : ..0 moves

register: C {CL CH}
	rmw pairs: 6
.../ +......	coalescing      : ...........................................
                          0 rmw fanout splits
......................
  54 couplings found
	assigning fields: CL[0]collect RMW pairs: BM C CH[0] LC LE LR LS M MD0 P CH[1] CL[1] CH[2] R288  CL[2] CL[3] CH[3] CL[4]
	postbalancing   : none
	rematerialising : 0 moves

register: LC
	assigning fields:
	rematerialising : 0 moves

register: LE
	assigning fields:
	rematerialising : 0 moves

register: LR
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: LS
	assigning fields:
	rematerialising : 0 moves

register: M
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: MD0 {mdQ mdR mdRdx mdSQ mdSPARE0 mdFPAddMask mdFPMulMask}
	assigning fields:
	rematerialising : 0 moves

register: P
	rmw pairs: 6
	coalescing      : ......
                          0 rmw fanout splits
	assigning fields: 6 7 0
	postbalancing   : none
	rematerialising : 0 moves

register: R
	rmw pairs: 2
	coalescing      : ..
                          0 rmw fanout splits
	solving hazards : ++
	  -> 2 splits
	assigning fields: 12 13 14+1 +1 +2 +/ +/ +(limit 1)  15 10/ + 11x 8 9 632  7 5 4 0 1 2 3
	extra splits during assignment: 1
	postbalancing   : 
           #2375 (#3)	: moved 20   mean max sdev 0.27 0.35 0.08 -> 0.28 0.32 0.04
	rematerialising : 0 moves

register: S
	rmw pairs: 0
	assigning fields:+ 11 +1 + 22 
	postbalancing   : none
+	rematerialising : 0 moves

register: SP
	assigning fields:
	rematerialising : 0 moves

register: W {VL VH}
	rmw pairs: 29
	coalescing      : .............................
                          0 rmw fanout splits
/ + S SP W	assigning fields: VL[7] VH[7] VL[4] VH[4] VL[5]/ + VL[0] VH[0] VL[1] VH[1] VL[6] VL[2] VH[2] VL[3] VH[3]
	postbalancing   : 
           #2375 (#3)	: moved 6   mean max sdev 0.74 0.98 0.24 -> 0.74 0.93 0.14
	rematerialising : 0 moves

register: mcFPAdd
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPCnvFx2Fl
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPMul
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mdMS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mdSS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mcCarry
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

align offsets:
	computing ideal alignment on mergeable borders: ..
	handle assignment constraints
	reassign aligned offsets: AMH AML(!) CH(!) CL(!) M P(!) R [offset not within range] (failed) S(!) {VH VL}(!) mdMS mdSS(!)
	updating reassigned offsets in sfg

collect coupled operands: ............................/ +..............32 +1 +1 +2 +576 / +576 / +...........................................................576 / +................576 / +.........8 ....+1 ..+..1 ..+.2 ...+............152 .....................................................................
  50 couplings found
collect RMW pairs: BM C LC LE LR LS M MD0 P R+1 +1 +2 +40 +1 +1 +2 +10 +1 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +1 +4 +2 +1 +6 +3 +1 +1 +.....................................................................................................................................................................................
  6 couplings found

violated couplings: 1

Iteration required: enforce operand locations to satisfy coupled operand constraints
Please run RA1 again.

showcolor user time   =    2.75 s  /     2.74 s 	27_1-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
showcolor system time =    0.02 s  /     0.02 s 	27_1-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
showcolor real time   =    2.81 s  /     2.81 s 	27_1-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_

--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 27_1-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading interprocedural optimisation data from: 27_1-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_.flc
Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg

application DSFG routing:

**** Routing 'F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE' ****
/ +analysing connectivity in ISG
678 / +258 / +102  S SP W mcFPAdd mcFPCnvFx2Fl mcFPMul mdMS mdSS mcCarry
register: BM {AML AMH}
	rmw pairs: 0
	assigning fields: AML[0]
	postbalancing   : none
	rematerialising : 0 moves

register: C {CL CH}
	rmw pairs: 6
	coalescing      : ......
                          0 rmw fanout splits
	assigning fields: CL[0] CH[0] CH[1] CL[1] CH[2] CL[2] CL[3] CH[3] CL[4]
	postbalancing   : none
+	rematerialising : 1 0 moves

+register: LC
1 +	assigning fields:
1 	rematerialising : 0 moves
+
register: LE
	assigning fields:
	rematerialising : 0 moves

register: LR
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: LS
	assigning fields:
	rematerialising : 0 moves

register: M
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: MD0 {mdQ mdR mdRdx mdSQ mdSPARE0 mdFPAddMask mdFPMulMask}
	assigning fields:
	rematerialising : 0 moves

register: P
	rmw pairs: 10
	coalescing      : ..........
                          0 rmw fanout splits
	assigning fields: 6 7x 0
	extra splits during assignment: 1
	postbalancing   : none
	rematerialising : 0 moves

register: R
	rmw pairs: 2
	coalescing      : ..
                          0 rmw fanout splits
	solving hazards : +
	  -> 3 splits
	assigning fields: 12857 / +initial DSFG transformations
307 / +113 initial timing
initialise routing
dependency hazard solving

1 of 2: (4 13 2375)

2 of 2: (153 2187 2190 2191)
(fanout-hzds) (splits:1) 
sync/offset hazards solving


time (after hazard solving) =   0.410 s

routing control inputs

routing

1 of 2 ( 4 2375 13 )
# uses: 281 +12 +1 +1 +1 ++4 +1 +1 +1 +/ +729 / +243 (limit 1)  13 14678 / + 15 10 11 8 9 6 7 5 4258 / + 0 1 2 3
	postbalancing   : 
           #2937 (#18)	: moved 18   mean max sdev 0.27 0.35 0.09 -> 0.28 0.32 0.03
102         recycled splits: 1 ra, 0 dr
	rematerialising : 0 moves

register: S
	rmw pairs: 0
	assigning fields: 1 3
	postbalancing   : none
	rematerialising : 0 moves

register: SP
	assigning fields:
	rematerialising : 0 moves

register: W {VL VH}
	rmw pairs: 30
	coalescing      : ..............................
+                          0 rmw fanout splits
1 +1 +1 +857 / +	assigning fields: VL[7] VH[7] VL[4] VH[4] VL[5]307 / + VL[0] VH[0]113  VL[1] VH[1] VL[6] VL[2] VH[2] VL[3] VH[3]
	postbalancing   : 
           #2937 (#18)	: moved 5   mean max sdev 0.71 0.98 0.25 -> 0.72 0.93 0.16
        recycled splits: 0 ra, 2 dr
	rematerialising : 0 moves

register: mcFPAdd
	assigning fields:+
	postbalancing   : none
4 	rematerialising : 0 moves

register: mcFPCnvFx2Fl
	assigning fields:+
	postbalancing   : 1 none
+1 	rematerialising : +1 0 moves

register: mcFPMul
+	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mdMS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mdSS
	rmw pairs: 0
	assigning fields: 0 1
	postbalancing   : none
	rematerialising : 0 moves

register: mcCarry
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

align offsets:
	computing ideal alignment on mergeable borders: ..
	handle assignment constraints
	reassign aligned offsets: AMH AML(!) CH(!) CL(!) M P R [no free offset left] (failed) S(!) {VH VL}(!) mdMS mdSS
	updating reassigned offsets in sfg

collect coupled operands: ..........+4 ....+..1 +1 ..+1 ...+...............................486 / +243 729 / +243 +4 +1 +1 +1 ++4 +1 +1 +1 +243 / +162 243  mcFPAdd mcFPCnvFx2Fl mcFPMul mdMS mdSS mcCarry
register: BM {AML AMH}
	rmw pairs: 0
	assigning fields: AML[0]
	postbalancing   : none
	rematerialising : 0 moves

register: C {CL CH}
	rmw pairs: 6
	coalescing      : ......
                          0 rmw fanout splits
	assigning fields: CL[0] CH[0] CH[1] CL[1] CH[2] CL[2] CL[3] CH[3] CL[4]
	postbalancing   : none
	rematerialising : 0 moves

register: LC
	assigning fields:
	rematerialising : 0 moves

register: LE
	assigning fields:
	rematerialising : 0 moves

register: LR
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: LS
	assigning fields:
	rematerialising : 0 moves

register: M
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: MD0 {mdQ mdR mdRdx mdSQ mdSPARE0 mdFPAddMask mdFPMulMask}
	assigning fields:
	rematerialising : 0 moves

register: P
	rmw pairs: 6
	coalescing      : ......
                          0 rmw fanout splits
	assigning fields: 6 7 0
	postbalancing   : none
	rematerialising : 0 moves

register: R
	rmw pairs: 2
	coalescing      : ..
                          0 rmw fanout splits
	solving hazards : +
	  -> 1 splits
	assigning fields: 12+ 134 +1  14+1 +1 +81 (limit 1)  15 10 11 8 9 6 7 5 4x 0 1 2 3
	extra splits during assignment: 1
	postbalancing   : 
           #2435 (#3)	: moved 25   mean max sdev 0.27 0.37 0.09 -> 0.28 0.32 0.04
+4 	rematerialising : +0 moves

register: S
	rmw pairs: 0
1 +1 	assigning fields:+ 11 + 2
	postbalancing   : none
	rematerialising : 0 moves

register: SP
	assigning fields:
27 	rematerialising : 0 moves

register: W {VL VH}
	rmw pairs: 30
+2 +1 +1 +1 +9 +4 +1 +1 +1 +3 +2 +1 +1 +1 +1 +2 +4 	coalescing      : ............+..1 ....+...1 .........+2 ++4 +1 +1 +1 +54 
                          0 rmw fanout splits
/ +	assigning fields: VL[7]+4 +1 +1 +1 + VH[7]18  VL[4]............/ +... VH[4]............. VL[5]...................... VL[0].........+4  VH[0]+.1 .+1 ..+.1 . VL[1].+..6  VH[1] VL[6]+.4 .(RS)+1  VL[2]+1 .(VDH0)(VDH)(VCH).(RS) VH[2](R).+1 +1  VL[3]+1 +.8  VH[3]
	postbalancing   : .
           #2435 (#3)	: moved 5   mean max sdev 0.71 0.98 0.25 -> 0.72 0.93 0.16
+        recycled splits: 0 ra, 2 dr
	rematerialising : .2 .0 moves

..register: mcFPAdd
....+..	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPCnvFx2Fl
2 .....	assigning fields:
	postbalancing   : none
...	rematerialising : 0 moves

.register: mcFPMul
....	assigning fields:
	postbalancing   : none
...	rematerialising : ..0 moves

register: mdMS
.	rmw pairs: 0
	assigning fields: 0+
	postbalancing   : none
	rematerialising : +++++++++++++0 moves

register: mdSS
	rmw pairs: 0
..	assigning fields: 0
	postbalancing   : none
......	rematerialising : 2 0 moves

register: mcCarry
	assigning fields:
	postbalancing   : none
..	rematerialising : 0 moves

align offsets:
	computing ideal alignment on mergeable borders: ..
	handle assignment constraints
	reassign aligned offsets: AMH AML(!) CH..(!) CL(!) M P(!) R [offset not within range]. (failed) S(!) {VH VL}(!) mdMS mdSS(!)
(RS)	updating reassigned offsets in sfg

collect coupled operands: ..(R).........+.+...2 .................+....2 ............................+.++++++++.1 ............(R)............./ +........+.+++++++..1 ......
  6 couplings found
.
violated couplings: 1

Iteration required: enforce operand locations to satisfy coupled operand constraints
.Please run RA1 again.

showcolor user time   =    3.33 s  /     3.33 s 	27_1-F_main_
showcolor system time =    0.00 s  /     0.00 s 	27_1-F_main_
showcolor real time   =    3.38 s  /     3.37 s 	27_1-F_main_

..++++++++1 --amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 27_1-F_main_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
.Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

......(R)..........++++.+++.+.1 .......Reading interprocedural optimisation data from: 27_1-F_main_.flc
+Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
.+++++1 ++1 ++1 +1 +1 
application DSFG routing:

**** Routing 'F_main' ****
+1 +1 +1 (VBH)-1 1 1 +1 (VCH)-1 1 1 2 (VDH)+2 (VDH)-2 1 2 2 (VDH)-2 1 2 2 (VCH)-1 1 1 2 (VCH)(VRH)+2 (VBH)-2 1 2 1 (VBH)+2 (VBH)-2 1 2 1 (VBH)+2 (VBH)-2 1 2 1 / +(VBH)+2 (VBH)-2 1 2 1 (VBH)+2 (VBH)-2 1 2 1 (VBH)+1 (check) 288 (VDH)(VRH)


2 of 2 ( 1691 138 )
# uses: 45 +analysing connectivity in ISG
1 +1 +1 +1 +1 +1 +1 +/ ++1 +1 +2 +/ +/ +128 / ++1 +1 +1 +1 +1 +1 (R:t)-1 1 1 / ++1 (R:t)-1 1 1 +1 (R:t)-1 1 1 +1 +1 +1024 / +64 +1 +1 +2 +/ +/ +/ +/ +/ +1024 / +64 +1 +1 +2 +576 / +256 initial DSFG transformations
96 initial timing
initialise routing
dependency hazard solving

1 of 5: (28 2937 19)

2 of 5: (2737 2738 35 3223 14 2734)
(fanout-hzds) (splits:1) (fanout-hzds) (splits:1) 
3 of 5: (3264 3265 36 9 10)
(fanout-hzds) (splits:1) 
4 of 5: (4 196 200 44 496 197 201 3196)
+
5 of 5: (204 2755)

sync/offset hazards solving


time (after hazard solving) =   0.610 s

routing control inputs

routing

1 of 5 ( 19 2937 28 )
# uses: 281 +12 +1 +1 +1 +/ ++1 / ++1 +2 +64 ........................................................+1 ...+1 +2 +.16 ........+1 +2 .+2 +4 +1 .+1 +4 +1 +.1 +2 +..............................678 / +......................................................./ +.......................
  6 couplings found

violated couplings: 1

Iteration required: enforce operand locations to satisfy coupled operand constraints
Please run RA1 again.

showcolor user time   =    3.41 s  /     3.41 s 	27_1-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
showcolor system time =    0.06 s  /     0.06 s 	27_1-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
showcolor real time   =    3.52 s  /     3.51 s 	27_1-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_

--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 27_1-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

258 / +Reading interprocedural optimisation data from: 27_1-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_.flc
Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
102 / +
application DSFG routing:

**** Routing 'F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE' ****
/ +864 / +96 +1 +1 +1 +/ +analysing connectivity in ISG
+857 / +/ +/ +288 307 / +113 / ++1 +1 +2 ++4 +1 +1 +1 +/ +144 / +729 / +243 / ++216 / +32 +1 +1 +2 ++36 +6 +3 +3 / ++3 +3 +3 +3 +4 (VRH)+1 +1 +1 +4 +2 +8 +1 +4 +4 +3 +4 +1 +3 +1 (check) 


final flow graph transformations
Removing dead operations ...Expanding complex patterns ...expanding 9 complex patterns (1 load 1 store 7 constants )
Creating 'dr_move' opns ...
number of 'reduced cluster size' : 12

amnesia user time   =    5.10 s  /     5.07 s 	27_1-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
amnesia system time =    0.05 s  /     0.05 s 	27_1-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
amnesia real time   =    5.23 s  /     5.20 s 	27_1-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_

/ +--mist1 -v -k110 --common 27_1-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist1 : side effect checking is disabled
Using nop instruction classes specified in me_chess.lib
+4 +1 +1 +1 +initial DSFG transformations
243 / +
NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 6

looking up standalone NOP instruction
243 
Compiling all mappings: 0%..initial timing
initialise routing
dependency hazard solving

1 of 2: (4 13 2435)

2 of 2: (165 2247 2250 2251)
(fanout-hzds) (splits:1) 
sync/offset hazards solving
/ +

time (after hazard solving) =   0.610 s

routing control inputs

routing

1 of 2 ( 4 2435 13 )
# uses: 281 +12 32 +1 +1 +1 ++1 +1 +2 +576 / +/ +576 / +678 / ++4 +258 / +1 +1 +1 +81 576 / +102 +4 +1 576 +1 / ++1 +27 10%..8 20%..30%..+1 40%..+1 50%..+2 +++2 1 +1 ++1 1 ++1 +1 +9 +4 +1 +1 +1 +152 3 +2 +1 +1 +1 +1 +2 +4 +1 +1 +2 +857 / +/ +307 / +113 / +60%..70%..80%..90%..100%

adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...

HW do-loop #1842 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 9: (loop #3) :
critical cycle of length 8 : b40 -> b41 -> b40
minimum length due to resources: 32
scheduling HW do-loop #1842     	-> # cycles: +4 +1 +1 +1 ++1 +1 +2 +40 100 
  -> HW do-loop #1842 in "/home/xilinx/software/Vitis/2022.2/aietools/include/adf/stream/me/stream_utils.h", line 213: (loop #3) : 100 cycles
scheduling macro #1691     	-> # cycles: / +729 / +26 
+1 scheduling macro #138     	-> # cycles: +1 +2 8 

Total number of cycles = 134

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries
+10 243 
mist1 user time   =    0.59 s  /     0.59 s 	27_1-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
mist1 system time =    0.00 s  /     0.00 s 	27_1-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
mist1 real time   =    0.60 s  /     0.59 s 	27_1-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_

--showcolor -v -b --common 27_1-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
initialisation
+1 +2 +1 +1 +1 +2 upgraded carrier of signal _cst.3299 to CLH
upgraded carrier of signal _cst.3301 to CLH
upgraded carrier of signal __ct_9437184.3303 to CLH
upgraded carrier of signal __ct_11534336.3305 to CLH
upgraded carrier of signal __ct_1687552.3307 to CLH
+Reading operand couplings: 1 coupling
1 collect coupled operands: ../ +.+1 +1 ..+1 +.2 ........+1 +1 +1 +1 +2 +288 1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +4 +2 +1 +36 +1 +1 +2 ++/ +108 +4 +1 +1 +1 +243 / +/ +243 +6 +1 +1 +/ +/ +1024 / +64 +1 +1 +2 +678 / +258 / +102 / +/ ++4 +1 +1 +1 +81 +1 +1 +1 +/ ++4 +1 +1 +1 +27 857 / ++2 +1 +1 +1 +9 1024 / ++4 +1 +1 +1 64 +3 +2 307 / ++1 +1 +1 +1 +2 +4 +1 113 +1 +2 ++1 +1 +2 +256 / ++4 +1 +1 +1 .+.................................................../ +................729 / +....243 ..........................................................................
  38 couplings found
/ +collect RMW pairs: BM C LC LE LR LS M MD0 P R+1 +1 +2 +64 / +288 +1 +1 +2 +16 +1 +2 +2 +4 +1 +1 +4 +1 +1 +2 +/ ++4 +1 +1 +1 +486 / +/ ++1 +1 +2 +243 / +/ +/ +/ +/ +288 1024 / +64 +1 +1 +2 ++4 +6 +6 +1 +1 +162 +1 +1 +2 + S SP W/ +/ +/ +/ +/ +1024 / +64 / +32 +1 +1 +2 ++1 +1 +2 +256 / ++4 +1 +1 +1 +54 / +/ +32 +1 +1 +2 ++1 +1 +2 ++64 4 +1 +1 +1 +18 576 / ++1 +1 +2 +4 +16 +1 +1 +1 +6 +1 +2 +2 +4 +1 576 +/ ++4 1 +4 +1 +1 +2 +(RS)+1 +1 (VDH0)(VDH)(VCH)(RS)(R)+1 +1 +1 +1 +2 (VCH)+1 (VBH)+1 +1 +1 576 / ++1 ++2 / +++++++++++++++++1 ++++++++++++++++1 (R)++1 (RS)(R)+2 +2 576 / +8 ++++++++++1 +1 +++++++++1 1 +2 +(R)++++++++1 / +152 (R)++++++++1 ++2 (VRH)(VRL)(WR)-2 2 1 2 3 9 4 (VCH)+1 +1 +1 +1 +1 +1 (VBH)-1 1 1 1 2 1 (VBH)-1 1 2 1 (VBH)(VDH)-6 6 4 1 / +2 4 2 (VDH)(VCH)(WR)+1 (VCH)-1 1 1 1 1 2 (VCH)-1 1 1 2 +1 (VBH)-1 1 1 1 1 1 2 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 +2 1 +1 +2 (VCH)+40 +1 (VBH)-1 1 1 1 1 1 2 (VBH)-1 1 1 1 (VBH)(VCH)/ +-1 1 1 1 1 2 (VCH)(VBH)+1 (VBH)-1 1 1 1 1 1 1 288 (VBH)-1 1 1 1 (VBH)(VCH)-1 +1 1 1 1 +1 1 +2 2 +10 (VCH)(VBH)+1 (VBH)-1 1 1 1 1 +1 1 1 +2 (VBH)-1 1 1 +1 1 +1 +1 +2 (VBH)(VCH)-1 1 1 +1 1 1 +1 +1 1 +1 +2 1 1 1 2 +1 (VCH)+1 +1 (WR)+1 (VRL)+2 +1 (VBH)-1 +1 1 1 1 1 1 1 +1 +1 +1 +2 (VBH)+1 +1 (VBH)-1 1 +1 1 1 +1 1 1 +1 1 +2 (VBH)++1 1 +1 +1 ++1 2 ++1 (check) +1 +2 +4 (VDH) mcFPAdd mcFPCnvFx2Fl mcFPMul mdMS+ mdSS mcCarry
register: BM {AML AMH}
	rmw pairs: 0
2 	assigning fields: AML[0]
	postbalancing   : (WR)none
	rematerialising : 0 moves

register: C {CL CH}
	rmw pairs: 5
+1 (VRH)+(VRL)	coalescing      : .36 ..

.
2 of 2 ( 2190 2187 153 )
# uses: 73 +1 +2 +2 +1 +1 +1 +.3 (mdSS:t)-1 1 1 / ++1 +1 +1 (S2:t)-1 1 1 +1 +1 +1 +1 +1 (R:t)-1 1 
                          0 rmw fanout splits
1 1 1 2 1 1 +1 (R:t)-1 1 1 1 1 2 1 1 +1 (R:t)-1 1 1 1 1 2 1 1 +1 +1 +1 +3 +1 +1 +1 +1 +1 +1 +6 +	assigning fields: CH[5] CH[1] CH[2] CL[1] CL[2]
	postbalancing   : none
	rematerialising : / ++108 +0 moves

register: LC
	assigning fields:
	rematerialising : 0 moves

register: LE
	assigning fields:
	rematerialising : 0 moves

register: LR
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: LS
	assigning fields:
	rematerialising : 0 moves

register: M
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : +0 moves

6 register: MD0 {mdQ mdR mdRdx mdSQ mdSPARE0 mdFPAddMask mdFPMulMask}
	assigning fields:
	rematerialising : +1 0 moves

register: P
	rmw pairs: 6
+1 	coalescing      : ......
                          0 rmw fanout splits
	assigning fields:+ 6 7 0
	postbalancing   : none
	rematerialising : 0 moves

register: R
	rmw pairs: 2
	coalescing      : ..
                          0 rmw fanout splits
	assigning fields: 10/ +/ +32 / ++1 +1 +2 +/ +576 / +678 / +144 / + 11 8 9258 / + 12 13 14 15 7 6 4102  0 1 2 3 5
	postbalancing   : 
           #1842 (#3)	: moved 23   mean max sdev 0.51 0.77 0.22 -> 0.39 0.71 0.21
	rematerialising : 0 moves

register: S
	rmw pairs: 0
	assigning fields: 1
	postbalancing   : none
	rematerialising : 0 moves

register: SP
	assigning fields:
	rematerialising : 0 moves

register: W {VL VH}
	rmw pairs: 22
	coalescing      : ......................
                          0 rmw fanout splits
+	assigning fields: VL[7] VH[7] VL[6] VL[1] VH[1] VL[4]/ + VH[4] VL[5] VL[0] VH[0] VL[2] VH[2] VL[3]
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPAdd
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPCnvFx2Fl
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPMul
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mdMS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mdSS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mcCarry
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

align offsets:
	computing ideal alignment on mergeable borders: ..
	handle assignment constraints
	reassign aligned offsets: AML(!) CH(!) CL(!) M(!) P(!) R [offset not within range] (failed) S(!) {VH VL}(!) mdMS(!) mdSS(!)
	updating reassigned offsets in sfg

collect coupled operands: ..............+1 +1 +1 +/ +/ +32 +1 +1 +2 +857 / +307 / +113 576 / +/ +576 / ++4 +1 +1 +1 +864 / +96 576 / +729 / ++243 576 / +8 +1 +1 +2 +152 / +/ +..................................................................................................................................................
  3 couplings found
solving cycles: none
/ ++1 +1 +2 +40 144 
memory: __spill_DM_stack
	assigning field:  0 32 64 96 128 160 192 224

solving cycles: none

showcolor iterated 1 time to RA1

Writing LIB (with interprocedural optimisation data) to: 27_1-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE__ra.lib

showcolor user time   =    2.90 s  /     2.90 s 	27_1-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
showcolor system time =    0.08 s  /     0.08 s 	27_1-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
showcolor real time   =    3.01 s  /     3.01 s 	27_1-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_

--mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --common 27_1-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist2 : side effect checking is enabled
Using nop instruction classes specified in me_chess.lib
+
NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation
1 +1 +2 +10 
NOTE : maximum range of occupy-stages for transitories = 6

looking up standalone NOP instruction
+1 +2 +1 +1 +1 +2 
Compiling all mappings: 0%..+1 +1 +1 ++1 +2 +1 +1 +1 216 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +4 +1 +1 ++1 1 ++1 +1 +1 +2 +4 +2 +1 +36 486 / +243 +36 +6 +3 +3 +3 +3 (VDH)+3 (VCH)+3 (VDH)+3 (VCH)+1 ++108 120 10%..20%..+30%..6 +1 +1 40%..+50%..+6 +6 (CL1)(VDH)(VCH)+4 (VCH0)(VCH)+4 (R:t)-1 1 1 1 1 1 2 1 1 1 (R:t)-1 1 1 1 1 1 2 1 1 1 (R:t)-1 1 1 1 1 1 / +2 1 1 1 (R:t)-1 1 1 (rlx +1)1 1 1 +4 +2 +2 +1 +1 (LR:t)-1 1 +4 +60%..70%..80%..90%..100%

review chess_separator_scheduler(offset > 0)
removing chess_separator blocks up to strength 2in foldable loops
678 / +190 +4 +6 +6 +1 +1 +162 258 / +102 
HW do-loop #1842 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 9: (loop #3) :
critical cycle of length 73 : b258 -> b50 -> b51 -> b52 -> b110 -> b95 -> b72 -> b96 -> b112 -> b97 -> b74 -> b98 -> b114 -> b99 -> b76 -> b100 -> b116 -> b252 -> b117 -> b118 -> b253 -> b119 -> b254 -> b120 -> b255 -> b121 -> b256 -> b122 -> b257 -> b123 -> b93 -> b82 -> b90 -> b106 -> b107 -> b108 -> b109 -> b259 -> b124 -> b125 -> b126 -> b258
minimum length due to resources: 32
scheduling HW do-loop #1842
(algo 2)	-> # cycles: +1 +1 +1 ++45 857 / ++90 307 / +113 +6 ++6 4 +6 +1 +1 +1 +2 ++1 (R:t)-3 12 54 1 1 1 1 1 1 2 1 (R:t)-3 12 1 1 1 1 1 1 2 1 (R:t)-3 12 1 1 1 1 1 1 2 1 +1 +1 +1 +3 (CH1)+2 +3 +1 +4 +4 +4 +1 +3 (check) 82 (CH1)
(modulo)	-> # cycles:


final flow graph transformations
Removing dead operations ...Expanding complex patterns ...expanding 10 complex patterns (1 load 1 store 8 constants )
Creating 'dr_move' opns ...
number of 'reduced cluster size' : 18

amnesia user time   =    7.27 s  /     7.26 s 	27_1-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
amnesia system time =    0.01 s  /     0.01 s 	27_1-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
amnesia real time   =    7.33 s  /     7.32 s 	27_1-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_

--mist1 -v -k110 --common 27_1-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist1 : side effect checking is disabled
Using nop instruction classes specified in me_chess.lib
 73i+ 744 +1 ++1 4 +1 i 75+18 +1 +1 +1 +
NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction
+4 +1 +1 
Compiling all mappings: 0%..+1 +6 10%..+4 (RS)+1 +1  ok (required budget ratio: 1)  
(resume algo)	  -> after folding: 75  (folded over 1 iterations)
  -> HW do-loop #1842 in "/home/xilinx/software/Vitis/2022.2/aietools/include/adf/stream/me/stream_utils.h", line 213: (loop #3) : 75 cycles
(VDH0)(VDH)(VCH)NOTICE: postamble created
(RS)(R)+1 +1 +1 +1 +2 (VCH)+1 729 / +(VBH)+1 +1 +1 +1 ++2 ++++++++++++++++1 ++++++++++++++++1 243 (R)++1 (RS)(R)+2 +2 ++++++++++1 ++++++++1 (R)++++++++1 (R)++++++++1 ++2 (VRH)(VRL)(WR)-2 2 1 2 3 9 4 (VCH)+1 +1 +1 +1 +1 +1 (VBH)-1 1 1 1 2 1 (VBH)-1 1 2 1 (VBH)(VDH)-6 6 4 1 2 4 2 (VDH)(VCH)(WR)+1 (VCH)-1 1 1 1 1 2 (VCH)-1 1 1 2 +1 (VBH)-1 1 1 1 1 1 2 (VBH)-1 1 1 1 20%..(VBH)(VCH)-1 1 1 1 30%..1 2 40%..(VCH)50%..+1 (VBH)-1 1 1 1 1 1 2 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)(VBH)+1 (VBH)-1 1 1 1 1 1 1 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)(VBH)+1 (VBH)-1 1 1 1 1 1 1 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 1 1 1 1 2 (VCH)(WR)(VRL)+1 (VBH)-1 1 1 1 1 1 1 (VBH)+1 (VBH)-1 1 1 1 1 1 1 (VBH)+1 (check) +4 (VDH)+1 +1 +1 +(WR)(VRH)(VRL)


2 of 5 ( 14 2737 2734 3223 35 )
# uses: 78 +1 +1 +3 +1 +1 +1 +1 +1 +486 / +60%..70%..80%..90%..100%

adding manifest flow nodes ...
243 
Constructing flow graphs ...
Scheduling basic blocks ...
/ +
HW do-loop #2375 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 27: (loop #3) :
critical cycle of length 91 : b378 -> b332 -> b87 -> b88 -> b89 -> b106 -> b107 -> b109 -> b98 -> b99 -> b100 -> b101 -> b102 -> b103 -> b104 -> b105 -> b117 -> b133 -> b149 -> b150 -> b151 -> b152 -> b153 -> b154 -> b155 -> b156 -> b326 -> b421 -> b157 -> b327 -> b158 -> b412 -> b159 -> b404 -> b160 -> b396 -> b161 -> b388 -> b162 -> b163 -> b164 -> b378
minimum length due to resources: 42
scheduling HW do-loop #2375     	-> # cycles: 121 
  -> HW do-loop #2375 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 32: (loop #3) : 121 cycles
/ +/ +scheduling macro #2190     	-> # cycles: 288 / +48 16 
scheduling macro #2187     	-> # cycles: +29 
scheduling macro #153     	-> # cycles: 14 

Total number of cycles = 180

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries

mist1 user time   =    0.64 s  /     0.64 s 	27_1-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
mist1 system time =    0.01 s  /     0.01 s 	27_1-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
mist1 real time   =    0.65 s  /     0.65 s 	27_1-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_

--showcolor -v -b --common 27_1-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
initialisation
upgraded carrier of signal __arg1.397,__arg1.4214 to R
upgraded carrier of signal __tmp.2695,__tmp.4215 to R
/ +upgraded carrier of signal img_size.4046,b.4196 to R
upgraded carrier of signal _cst.4159,a.4195 to R
removing chess_separator blocks up to strength 2(all)

jump threading ...
adding manifest flow nodes ...

Constructing flow graphs ...
upgraded carrier of signal __ct_65536.4168,__ct_65536.4206 to CH
upgraded carrier of signal __ct_26329088.4203,__ct_26329088.4322 to CL
upgraded carrier of signal _cst.4315 to CLH
upgraded carrier of signal _cst.4317 to CLH
upgraded carrier of signal __ct_9437184.4319 to CLH
upgraded carrier of signal __ct_11534336.4321 to CLH
upgraded carrier of signal __ct_26329088.4323 to CLH
upgraded carrier of signal __ct_1687552.4325 to CLH
Reading operand couplings: 2 couplings
collect coupled operands: ..........................................+4 +6 +6 +1 +1 +162 / +Scheduling basic blocks ...
288 scheduling macro #1844     	-> # cycles: +/ +/ ++4 +1 +1 +1 +54 432 / +48 +216 +4 +1 +1 +1 +18 +36 +6 ++4 1 +3 +3 +3 +3 (VDH)+1 ++2 1 +1 +1 +6 +2 (VCH)(VDH)+3 +3 +1 +3 +(VRH)+4 8 +1 +1 +1 +1 +1 +8 (RS)+1 +1 +2 +1 (R:t)-1 1 (VDH0)1 (VDH)(VCH)+1 +1 (RS)+1 +1 +1 (VDH)+(R)+1 +1 +1 +1 2 +2 ++(VCH)+1 2 (VBH)(CL0:t)-+1 1 +1 1 +1 1 +2 +1 ++2 (CH0:t)-1 1 1 +2 ++++++++++++++++1 +++++++++++++2 ++++1 (R)+++++++1 1 +1 +1 (RS)+1 +1 +(R)1 (mdMS:t)-1 5 ++1 (mdSS:t)-+1 4 2 ++1 (CL:t)-2 2 +2 +1 (CL1:t)-1 1 +++++1 ++++++1 +1 (S2:t)-1 1 ++++++++1 +1 (RS:t)-8 (R)++++++++1 16 (R)++++++++1 1 1 +(R:t)+-2 1 1 1 1 (VRH)(VRL)+1 +(WR)1 -(CH3:t)-2 1 2 1 1 2 +1 ++1 3 (CL:t)-1 1 9 +1 (mdSS:t)-1 4 4 +(VCH)+1 (CL3:t)-1 1 ++1 1 (CL:t)-1 1 +1 +1 (R:t)-+1 4 +1 12 +1 +1 (VBH)-1 1 1 1 1 1 1 2 1 1 1 1 (VBH)-+1 1 (S0:t)-1 1 1 2 1 +1 (S:t)-1 1 (VBH)+1 (VDH)(CH1:t)--1 1 +6 1 (CL3:t)-1 1 (CL3)(check) 6 4 1 2 4 2 (VDH)(VCH)(WR)+1 (VCH)-1 1 1 1 1 2 (VCH)-1 1 1 2 +1 (VBH)-1 1 1 1 1 1 2 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)+1 (VBH)-1 1 1 1 1 1 2 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)(VBH)+1 (VBH)(R)-1 1 1 1 1 1 1 


3 of 5 ( 4 3196 9 3265 3264 36 196 200 496 44 )
# uses: 25 +(VBH)4 -1 1 +1 1 +1 1 +1 +.1 +.2 .+1 .(VBH)+1 .(VCH)+.1 .+1 .-+1 +1 1 .+1 1 +1 .+1 1 +1 1 +1 +.1 1 +2 1 .+1 +1 (P:t).-1 1 .1 1 .(VCH)+1 .+1 (VBH).+.1 +4 ..(check) ....+
# floating moves to bind: 1
1 .

...
4 of 5 ( 10 )
# uses: 17 +1 .+1 +1 +1 .+1 +.1 (VBH)+1 -+.1 +1 1 +1 1 +.1 +1 1 +1 +1 .1 +1 1 +1 +1 .1 (check) 1 

....
5 of 5 ( 2755 204 )
# uses: 39 +..2 +1 .(VBH)+1 .-+.1 1 1 +1 1 .+1 .1 +1 +.1 +1 .+1 +..6 ..(VBH)..+(VCH)4 +1 -+.1 1 +.1 1 +1 .1 ..+1 1 1 +1 +1 +1 +2 1 +2 +2 .+.2 .+.1 .1 +1 .2 1 +.2 2 .+1 .+4 (VCH)+1 +(WR)4 (VRL)+4 ++1 3 +4 .(VBH)+-1 1 +1 1 1 +3 1 +1 4 1 +4 1 (check) .(VBH)(R).+

1 
final flow graph transformations
.(VBH)-1 1 1 1 1 Removing dead operations ...1 .Expanding complex patterns ...expanding 10 complex patterns (1 load 1 store 8 constants )
1 (VBH).+1 .(check) Creating 'dr_move' opns ............(VDH)........(WR).........(VRH)..(VRL)..
number of 'reduced cluster size' : 18
......
amnesia user time   =    7.29 s  /     7.28 s 	27_1-F_main_
amnesia system time =    0.02 s  /     0.02 s 	27_1-F_main_
amnesia real time   =    7.38 s  /     7.38 s 	27_1-F_main_

......--mist1 -v -k110 --common 27_1-F_main_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist1 : side effect checking is disabled
..

...
2 of 2 ( 2250 2247 165 )
# uses: 83 Using nop instruction classes specified in me_chess.lib
+.1 ....+2 ..+.2 +1 +..1 ..+1 ....+.1 ..+.2 .+.1 .(S2:t)-.1 1 1 .+.1 +1 .+1 .+.1 .+1 (R:t)-.1 .1 .1 .+1 .(R:t)-1 ..1 ....1 .2 .1 ..1 ...1 1 ......+1 (R:t)-1 1 .1 .2 ..1 
  49 couplings found
1 1 1 +1 collect RMW pairs:+1  BM C+1 (rlx +1)1 + LC LE12  LR LS M MD0 P+1 
NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction
+1 +1 +1 + R6 +
Compiling all mappings: 0%..10%..20%../ +/ +576 / +144 +30%..40%../ +50%..60%..70%..80%..90%..100%

adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...

HW do-loop #2937 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 46: (loop #18) :
critical cycle of length 91 : b724 -> b678 -> b200 -> b201 -> b202 -> b219 -> b220 -> b222 -> b211 -> b212 -> b213 -> b214 -> b215 -> b216 -> b217 -> b218 -> b230 -> b246 -> b262 -> b263 -> b264 -> b265 -> b266 -> b267 -> b268 -> b269 -> b672 -> b767 -> b270 -> b673 -> b271 -> b758 -> b272 -> b750 -> b273 -> b742 -> b274 -> b734 -> b275 -> b276 -> b277 -> b724
minimum length due to resources: 42
scheduling HW do-loop #2937     	-> # cycles: / +93 
121 
  -> HW do-loop #2937 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 51: (loop #18) : 121 cycles
864 / +scheduling macro #2737     	-> # cycles: 7 
scheduling macro #2734     	-> # cycles: 96  S SP Wscheduling macro #138     	-> # cycles: 24 
scheduling macro #3223     	-> # cycles: 21 
scheduling macro #3196     	-> # cycles: 14 
scheduling macro #3264     	-> # cycles: 6 
scheduling macro #200     	-> # cycles: 9 
scheduling macro #496     	-> # cycles: +20 
scheduling macro #2755     	-> # cycles: 27 
scheduling macro #204     	-> # cycles: 14 

Total number of cycles = 263

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries
/ +
mist1 user time   =    0.55 s  /     0.55 s 	27_1-F_main_
mist1 system time =    0.00 s  /     0.00 s 	27_1-F_main_
mist1 real time   =    0.55 s  /     0.55 s 	27_1-F_main_

--showcolor -v -b --common 27_1-F_main_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
initialisation
upgraded carrier of signal __tmp.3489,__tmp.5947 to R
upgraded carrier of signal img_size.5190,b.5930 to R
/ +/ +upgraded carrier of signal _cst.5421,_cst.5422,_cst.5424,_cst.5423,_cst.5601,_cst.5602,_cst.5751,_cst.5603,_cst.6042,a.5929 to R
upgraded carrier of signal __ct_26329088.5488,__ct_26329088.5940 to CL
144 upgraded carrier of signal __ct_1.5901 to R
upgraded carrier of signal _cst.5925,__rt.5927 to R
upgraded carrier of signal _cst.6043 to R
Reading operand couplings: 2 couplings
collect coupled operands: ..........7 
...
Total number of cycles = 175

.Checking data/anti-dependencies beyond basic block boundaries
.Checking resource conflicts beyond basic block boundaries
Checking pipeline hazards ...
.....................................+216 +36 +6 +3 +3 +3 +3 (VDH)+3 (VCH)+3 (VDH)+3 (VCH)+1 +120 +6 +6 (CL1)(VDH)(VCH)+4 (VCH0)(VCH)+32 (rlx +1)32 +1 +1 +2 +1 +1 +1 +1 +32 +8 +1 (LR:t)-1 1 +4 +1 +4 +190 Filling in loop counts in instruction enabling ...
Re-filling in 'a', 'r' values in instruction enabling ...
Adjusting target addresses ...
Filling in target addresses in instruction enabling ...
Writing micro-code to ``27_1-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_.mic'' ...

mist2 user time   =    3.47 s  /     3.47 s 	27_1-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
mist2 system time =    0.03 s  /     0.03 s 	27_1-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
mist2 real time   =    3.55 s  /     3.55 s 	27_1-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_

--tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V27_1 -L --common 27_1-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: tale version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation
Reading relocators from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me.rlo with command tct_gcpp3 -nostdinc -nostdinc++ -lang-asm  -D'__AIENGINE__' -D'__AIEARCH__=10' -D'DEPLOYMENT_ELF=1' -D'AIE_OPTION_SCALAR_FLOAT_ON_VECTOR' -D'__tct_tgt__=220608' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/'
Reading DSFG from: 27_1.gvt
Reading Dwarf register-list from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regs.txt' ...
Reading Dwarf register ID's from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regid.txt' ...

Dumping object file '27_1-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_.o' in ELF format with DWARF debug information (1)

tale user time   =    0.07 s  /     0.06 s 	27_1-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
tale system time =    0.00 s  /     0.00 s 	27_1-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
tale real time   =    0.10 s  /     0.08 s 	27_1-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_

+45 +chess-backend 27_1-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x --print-subtools --cosel -v -m +ef -M3 -S1024 --amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --mist1 -v -k110 --showcolor -v -b --mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V27_1 -L
90 ................................NOTICE : reserve 2 fields of register R in leaf loops (to favor software pipelining)

--cosel -v -m +ef -M3 -S1024 --common 27_1-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
.Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: cosel version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.


Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.ena
...................................Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.isb
.....+.6 +.6 +6 ......+4 ....+++1 (R:t)-3 .....12 .............1 ..1 2 1 1 1 (R:t)-3 12 ..1 .1 ...2 1 1 1 (R:t)-3 ..12 1 1 ..2 1 1 1 ...+1 +1 +1 ......+....4 ........+1 (R:t)-4 ............20 .....................................................4 20 ............
  54 couplings found
1 1 2 1 1 1 (R:t)-collect RMW pairs: BM C LC LE LR LS M MD04  P20  R4 20 Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.lib
1 1 2 1 1 1 (R:t)-4 20 4 20 1 1 Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_bndl.isg
2 1 1 1 +1 +1 (mdSS:t)-4 16  mcFPAddReading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.isg
4  mcFPCnvFx2Fl mcFPMul mdMS16  mdSS mcCarry
register: BM {AML AMH}
	rmw pairs: 0
+3 	assigning fields: AML[0]
	postbalancing   : none
(CH1)+2 	rematerialising : Reading DSFG from: 27_1-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_.sfg
+3 +1 0 moves

register: C {CL CH}
	rmw pairs: 6
+4 +4 +4 +1 +3 (check) Collecting static variable register operations...


(CH1)**** Bundling `F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE' ****
Applying long jump data
	coalescing      : .


final flow graph transformations
Removing dead operations ...Expanding complex patterns ...expanding 10 complex patterns (1 load 1 store 8 constants )
.Creating 'dr_move' opns .....
number of 'reduced cluster size' : 18
.
amnesia user time   =    7.92 s  /     7.90 s 	27_1-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
amnesia system time =    0.06 s  /     0.05 s 	27_1-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
amnesia real time   =    8.06 s  /     8.04 s 	27_1-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_

.--mist1 -v -k110 --common 27_1-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist1 : side effect checking is disabled

   macro #155 (23 opn)
      matching... Using nop instruction classes specified in me_chess.lib

                          0 rmw fanout splits

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction
	assigning fields: CH[2] CL[2]
Compiling all mappings: 0%.. CL[3] CL[5]
	postbalancing   : none
	rematerialising : +0 moves

register: LC
	assigning fields:
	rematerialising : 0 moves

register: LE
	assigning fields:
	rematerialising : 0 moves

register: LR
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: LS
	assigning fields:
	rematerialising : 0 moves

register: M
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: MD0 {mdQ mdR mdRdx mdSQ mdSPARE0 mdFPAddMask mdFPMulMask}
	assigning fields:
	rematerialising : 0 moves

register: P
	rmw pairs: 6
	coalescing      : ......
                          0 rmw fanout splits
	assigning fields:10%.. 6 7 0
	postbalancing   : none
20%..	rematerialising : 0 moves

register: R
	rmw pairs: 2
	coalescing      : ..
                          0 rmw fanout splits
	solving hazards : ++
	  -> 2 splits
	assigning fields: 12 13 14(13 p) (44 P)
      covering... (11 its) (cost 9368.127)

   macro #2424 (334 opn)
      matching... (limit 1)  15 10 11x 8 9 6 7 5 4 0 1 2 3
	extra splits during assignment: 1
	postbalancing   : 
           #2375 (#3)	: moved 20   mean max sdev 0.27 0.35 0.08 -> 0.28 0.32 0.04
	rematerialising : 0 moves

register: S
	rmw pairs: 0
	assigning fields: 1 2
	postbalancing   : none
	rematerialising : 0 moves

register: SP
	assigning fields:
	rematerialising : 0 moves

register: W {VL VH}
	rmw pairs: 29
	coalescing      : ............................. S SP W
                          0 rmw fanout splits
30%..40%..50%..	assigning fields: VL[7] VH[7] VL[4] VH[4] VL[5] VL[0] VH[0] VL[1] VH[1] VL[6] VL[2] VH[2] VL[3] VH[3]
	postbalancing   : 
           #2375 (#3)	: moved 6   mean max sdev 0.74 0.98 0.24 -> 0.74 0.93 0.14
	rematerialising : 0 moves

register: mcFPAdd
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPCnvFx2Fl
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPMul
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mdMS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mdSS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mcCarry
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

align offsets:
	computing ideal alignment on mergeable borders: ..
	handle assignment constraints
	reassign aligned offsets: AMH AML(!) CH(!) CL(!) M P(!) R [offset not within range] (failed) S(!) {VH VL}(!) mdMS mdSS(!)
	updating reassigned offsets in sfg

collect coupled operands: ..........................................60%..70%..80%..90%..100%

adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...

HW do-loop #2435 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 46: (loop #3) :
critical cycle of length 91 : b383 -> b337 -> b94 -> b95 -> b96 -> b113 -> b114 -> b116 -> b105 -> b106 -> b107 -> b108 -> b109 -> b110 -> b111 -> b112 -> b124 -> b140 -> b156 -> b157 -> b158 -> b159 -> b160 -> b161 -> b162 -> b163 -> b331 -> b426 -> b164 -> b332 -> b165 -> b417 -> b166 -> b409 -> b167 -> b401 -> b168 -> b393 -> b169 -> b170 -> b171 -> b383
minimum length due to resources: 42
scheduling HW do-loop #2435     	-> # cycles: 121 
  -> HW do-loop #2435 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 51: (loop #3) : 121 cycles
scheduling macro #2250     	-> # cycles: 15 
scheduling macro #2247     	-> # cycles: 29 
scheduling macro #165     	-> # cycles: 23 

Total number of cycles = 188

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries

mist1 user time   =    0.76 s  /     0.76 s 	27_1-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
mist1 system time =    0.00 s  /     0.00 s 	27_1-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
mist1 real time   =    0.77 s  /     0.77 s 	27_1-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_

--showcolor -v -b --common 27_1-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
initialisation
upgraded carrier of signal __arg0.464 to R
upgraded carrier of signal __arg1.466 to R
upgraded carrier of signal __tmp.2836,__tmp.4387 to R
upgraded carrier of signal img_size.4197,b.4367 to R
upgraded carrier of signal _cst.4317,a.4366 to R
upgraded carrier of signal __ct_65536.4339,__ct_65536.4377 to CH
upgraded carrier of signal __ct_26329088.4374,__ct_26329088.4494 to CL
upgraded carrier of signal _cst.4487 to CLH
upgraded carrier of signal _cst.4489 to CLH
upgraded carrier of signal __ct_9437184.4491 to CLH
upgraded carrier of signal __ct_11534336.4493 to CLH
upgraded carrier of signal __ct_26329088.4495 to CLH
upgraded carrier of signal __ct_1687552.4497 to CLH
Reading operand couplings: 2 couplings
collect coupled operands: ...................................................................................................................................................................................................................................
  6 couplings found
solving cycles: none
 mcFPAdd mcFPCnvFx2Fl mcFPMul mdMS mdSS mcCarry
register: BM {AML AMH}
	rmw pairs: 0

memory: __spill_DM_stack
	assigning field:  0	assigning fields: 4 AML[0] 8
	postbalancing   : none
 12 16	rematerialising :  200 moves

register: C {CL CH}
	rmw pairs: 6
 24 28 32 36 40 44 48 52 56 60 64 68 72 76 80 84 88 92 96 100 104 108 112 116 120 124 128 132 136 140 144 148 152 156 160 164 168 172 176 180 184 188 192	coalescing      :  196. 200.. 204... 208 212 216 220 224 228 232 236 240 244 248 252 256 260 264 268 272 276 280 284 288 292 296 300 304 308
 312 316                          0 rmw fanout splits
 320 324 328 332 336 340 344 348 352

solving cycles: none

3 ra_moves inserted

showcolor iterated 1 time to RA1

Writing LIB (with interprocedural optimisation data) to: 27_1-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE__ra.lib

showcolor user time   =    3.61 s  /     3.59 s 	27_1-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
showcolor system time =    0.01 s  /     0.01 s 	27_1-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
showcolor real time   =    3.65 s  /     3.63 s 	27_1-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_

--mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --common 27_1-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist2 : side effect checking is enabled
Using nop instruction classes specified in me_chess.lib
	assigning fields: CH[2] CH[4] CH[5] CH[6] CH[7] CH[0] CL[2]
NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation
 CL[4] CL[5]
	postbalancing   : none
	rematerialising : 0 moves

register: LC
	assigning fields:
	rematerialising : 0 moves

register: LE
	assigning fields:
	rematerialising : 0 moves

register: LR

NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: LS
	assigning fields:
	rematerialising : 0 moves

register: M
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: MD0 {mdQ mdR mdRdx mdSQ mdSPARE0 mdFPAddMask mdFPMulMask}
	assigning fields:
	rematerialising : 0 moves

register: P
	rmw pairs: 10
	coalescing      : ..........
                          0 rmw fanout splits
	assigning fields: 6 7x 0
	extra splits during assignment: 1
	postbalancing   : none
	rematerialising : 0 moves

register: R
	rmw pairs: 2

Compiling all mappings: 0%..	coalescing      : ..
                          0 rmw fanout splits
	solving hazards : +10%..
	  -> 3 splits
	assigning fields: 12(250 p) (1342 P)
      covering... 1 2 3 4 ...............5 ................20%.............30%........6 .40%.........50%..............7 (limit 1)  13. 14.. 158 .. 10. 11. 8... 9..... 6..... 7....9 ... 5....... 4 0 1.. 2 3
	postbalancing   : ......
           #2937 (#18)	: moved 18   mean max sdev 0.27 0.35 0.09 -> 0.28 0.32 0.03
.....        recycled splits: 1 ra, 0 dr
	rematerialising : 0 moves
.
10 (10003 its) (cost 133462.897)
register: S
	rmw pairs: 0
.	assigning fields:.. 1... 3.
.	postbalancing   : none
	rematerialising : ...0 moves

..register: SP
..........	assigning fields:
...	rematerialising : 0 moves

.register: W {VL VH}
	rmw pairs: 30
............
   macro #2236 (71 opn)
      matching... ..........................
  50 couplings found
collect RMW pairs: BM C LC LE LR LS M MD0 P R	coalescing      : ..............................
                          0 rmw fanout splits
60%..70%..80%..	assigning fields: VL[7]90%.. VH[7] VL[4]100%

 VH[4]review chess_separator_scheduler(offset > 0)
removing chess_separator blocks up to strength 2in foldable loops
 VL[5] VL[0] VH[0] VL[1] VH[1] VL[6] VL[2] VH[2] VL[3](57 p) (174 P)
      covering... (31 its) (cost 24571.517)
 VH[3]
	postbalancing   : 
   macro #2239 (17 opn)
      matching... 
           #2937 (#18)	: moved 5   mean max sdev 0.71 0.98 0.25 -> 0.72 0.93 0.16
        recycled splits: 0 ra, 2 dr
	rematerialising : 0 moves

register: mcFPAdd
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPCnvFx2Fl
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPMul
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mdMS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mdSS
	rmw pairs: 0
	assigning fields: 0 1
	postbalancing   : none
	rematerialising : 0 moves

register: mcCarry
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

align offsets:
	computing ideal alignment on mergeable borders: ..
	handle assignment constraints
	reassign aligned offsets: AMH AML(!) CH(!) CL(!) M P R [no free offset left] (failed) S(!) {VH VL}(!) mdMS mdSS
	updating reassigned offsets in sfg

collect coupled operands: ............(15 p) (28 P)
      covering... .(12 its) (cost 11702.162)
.......

Total cost = 179104.703
...
cosel user time   =    1.85 s  /     1.78 s 	27_1-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
cosel system time =    0.07 s  /     0.03 s 	27_1-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
cosel real time   =    1.96 s  /     1.84 s 	27_1-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_

..........--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 27_1-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
..Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

...Reading interprocedural optimisation data from: 27_1-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_.flc
.Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
.............
application DSFG routing:

**** Routing 'F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE' ****
analysing connectivity in ISG

HW do-loop #2375 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 27: (loop #3) :
critical cycle of length 90 : b52 -> b53 -> b54 -> b62 -> b55 -> b63 -> b56 -> b64 -> b57 -> b65 -> b58 -> b66 -> b59 -> b67 -> b75 -> b76 -> b77 -> b78 -> b332 -> b87 -> b88 -> b89 -> b98 -> b99 -> b100 -> b101 -> b117 -> b133 -> b149 -> b134 -> b119 -> b135 -> b120 -> b136 -> b121 -> b137 -> b122 -> b138 -> b123 -> b139 -> b124 -> b140 -> b156 -> b326 -> b421 -> b157 -> b327 -> b158 -> b412 -> b159 -> b404 -> b160 -> b396 -> b161 -> b388 -> b162 -> b163 -> b52
minimum length due to resources: 42
scheduling HW do-loop #2375
(algo 2)	-> # cycles:  S SP Winitial DSFG transformations
initial timing
initialise routing
dependency hazard solving

1 of 2: (4 2424 13)

2 of 2: (2240 155 2236 2239)
(fanout-hzds) (splits:1) 
sync/offset hazards solving


time (after hazard solving) =   0.590 s

routing control inputs

routing

1 of 2 ( 4 2424 13 )
# uses: 281 +12 +1 +1 +1 +......................................................................................../ +..............................................................................................................................
  6 couplings found
solving cycles: none
678 / +
memory: __spill_DM_stack
258 / +	assigning field:  0 4 8102  12 16 20 24 28 32 36 40 44 48 52 56 60 64 68 72 76 80 84 88 92 96 100 104 108 112 116 120 124 128 132 136 140 144 148 152 156 160 164 168 172 176 180 184 188 192 196 200 204 208 212 216 220 224 228 232 236 240 244 248 252 256+ 2601  264 268+1 + 2721  276+ 280 284 288 292 296 300 304 308 312 316 320 324 328 332 336 340 344 348 352 356 360 364 368 372 376 380 384 388 392 396 400 404 408 412 416

solving cycles: none

3 ra_moves inserted
3 dr_moves recycled

showcolor iterated 1 time to RA1

Writing LIB (with interprocedural optimisation data) to: 27_1-F_main__ra.lib

showcolor user time   =    3.49 s  /     3.48 s 	27_1-F_main_
showcolor system time =    0.02 s  /     0.02 s 	27_1-F_main_
showcolor real time   =    3.57 s  /     3.55 s 	27_1-F_main_

--mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --common 27_1-F_main_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist2 : side effect checking is enabled
Using nop instruction classes specified in me_chess.lib
857 / +
NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation
307 / +
NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction
113 
Compiling all mappings: 0%..10%..20%..+4 +1 +1 +1 +729 / +243 +4 +1 +1 +1 +243 / +243 30%..40%..+4 +1 +1 +1 +81  mcFPAdd mcFPCnvFx2Fl mcFPMul mdMS mdSS mcCarry
register: BM {AML AMH}
	rmw pairs: 0
	assigning fields: AML[0]
	postbalancing   : none
	rematerialising : 0 moves

register: C {CL CH}
	rmw pairs: 6
	coalescing      : .....50%..+.4 +1 +1 +1 60%..+27 70%..
                          0 rmw fanout splits
+2 +1 80%..+1 +1 +9 +4 +1 +1 +1 +3 +2 +1 +1 90%..+1 +1 +2 +4 	assigning fields: CH[2]+1 +1 +2  CL[2]+ CL[3]100%

 CL[5]review chess_separator_scheduler(offset > 0)

	postbalancing   : none
	rematerialising : removing chess_separator blocks up to strength 2in foldable loops
+0 moves

register: LC
	assigning fields:
	rematerialising : 0 moves

register: LE
	assigning fields:
	rematerialising : 0 moves

register: LR
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: LS
	assigning fields:
	rematerialising : 0 moves

register: M
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: MD0 {mdQ mdR mdRdx mdSQ mdSPARE0 mdFPAddMask mdFPMulMask}
	assigning fields:
	rematerialising : 0 moves

register: P
	rmw pairs: 6
	coalescing      : ......
                          0 rmw fanout splits
	assigning fields: 6 7 0
	postbalancing   : none
	rematerialising : 0 moves

register: R
	rmw pairs: 2
	coalescing      : ..
                          0 rmw fanout splits
	solving hazards : +
	  -> 1 splits
	assigning fields: 12 13 14/ +108 
(modulo)	-> # cycles:/ + 90i 91i 92i 93i 94(limit 1)  15 10 11 8 9 6 7 5 4x 0 1 2 3
	extra splits during assignment: 1
	postbalancing   : 
           #2435 (#3)	: moved 25   mean max sdev 0.27 0.37 0.09 -> 0.28 0.32 0.04
/ +	rematerialising : 0 moves

register: S
	rmw pairs: 0
	assigning fields: 1 2
	postbalancing   : none
	rematerialising : 0 moves

register: SP
	assigning fields:
	rematerialising : 0 moves

register: W {VL VH}
	rmw pairs: 30
i 95	coalescing      : ............................../ +
                          0 rmw fanout splits
288 
HW do-loop #2937 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 46: (loop #18) :
critical cycle of length 90 : b165 -> b166 -> b167 -> b175 -> b168 -> b176 -> b169 -> b177 -> b170 -> b178 -> b171 -> b179 -> b187 -> b188 -> b189 -> b190 -> b191 -> b200 -> b201 -> b202 -> b219 -> b220 -> b222 -> b238 -> b246 -> b262 -> b247 -> b232 -> b248 -> b233 -> b249 -> b234 -> b250 -> b235 -> b251 -> b236 -> b252 -> b237 -> b253 -> b269 -> b672 -> b767 -> b270 -> b673 -> b271 -> b758 -> b272 -> b750 -> b273 -> b742 -> b274 -> b734 -> b275 -> b276 -> b165
minimum length due to resources: 42
scheduling HW do-loop #2937
(algo 2)	-> # cycles: 	assigning fields: VL[7] VH[7] VL[4] VH[4] VL[5] VL[0] VH[0] VL[1] VH[1] VL[6] VL[2] VH[2] VL[3] VH[3]
	postbalancing   : 
           #2435 (#3)	: moved 5   mean max sdev 0.71 0.98 0.25 -> 0.72 0.93 0.16
        recycled splits: 0 ra, 2 dr
	rematerialising : 0 moves

register: mcFPAdd
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPCnvFx2Fl
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPMul
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mdMS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mdSS
	rmw pairs: 0
+1 	assigning fields: 0
	postbalancing   : none
	rematerialising : +0 moves

1 register: mcCarry
+2 	assigning fields:
	postbalancing   : none
+	rematerialising : 0 moves

align offsets:
	computing ideal alignment on mergeable borders: ..
	handle assignment constraints
	reassign aligned offsets: AMH AML(!) CH(!) CL(!) M P(!) R [offset not within range] (failed) S(!) {VH VL}(!) mdMS mdSS(!)
	updating reassigned offsets in sfg

collect coupled operands: ............................................i 96/ + ok (required budget ratio: 1)  
(resume algo)	  -> after folding: 96  (folded over 1 iterations)
  -> HW do-loop #2375 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 32: (loop #3) : 96 cycles
NOTICE: loop #2375 contains folded negative data-flow edges
NOTICE: postamble created
/ +/ +1024 / +64 +1 +1 +2 +/ +/ +removing chess_separator blocks up to strength 2(all)

jump threading ...
adding manifest flow nodes ...

Constructing flow graphs ...
/ +Scheduling basic blocks ...
1024 / +64 104 
(modulo)	-> # cycles:+1 +1 +2 +scheduling macro #2190     	-> # cycles: 256 ....................................... 90............................................13.i. 91......................... 
.......................................................................
  6 couplings found
solving cycles: none
i 92
memory: __spill_DM_stack
	assigning field:  0 4 8 12 16 20 24 28 32 36 40 44 48 52 56 60 64 68 72 76 80scheduling macro #2377     	-> # cycles:  84 88 92 96 100 104 108 112 116 120 124 128 132 136 140 144 148 152 156 160 164 168 172 176 180 184 188 192 196 200 204 208 212 216 220 224 228 232 236 240 244 248 252 256 260 264 268 272 276 280 284 288 292 296 300 304 308 312 316 320 324 328 332 336 340 344 348 352

solving cycles: none

2 ra_moves inserted
2 dr_moves recycled

showcolor iterated 1 time to RA1

Writing LIB (with interprocedural optimisation data) to: 27_1-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE__ra.lib

showcolor user time   =    3.55 s  /     3.54 s 	27_1-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
showcolor system time =    0.01 s  /     0.01 s 	27_1-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
showcolor real time   =    3.67 s  /     3.64 s 	27_1-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_

--mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --common 27_1-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist2 : side effect checking is enabled
Using nop instruction classes specified in me_chess.lib

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation

NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction
+1 +1 +2 +64 
Compiling all mappings: 0%..10%..20%..+1 +1 +2 +16 +1 +2 +2 +4 +1 +1 +4 +1 +1 +2 +./ +/ +i 93/ +30%..40%..50%../ +288 60%..70%..80%..90%..100%

review chess_separator_scheduler(offset > 0)
removing chess_separator blocks up to strength 2in foldable loops
+1 +1 +2 +/ +/ +.
HW do-loop #2435 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 46: (loop #3) :
critical cycle of length 89 : b59 -> b60 -> b61 -> b69 -> b77 -> b78 -> b79 -> b80 -> b81 -> b82 -> b83 -> b84 -> b85 -> b86 -> b97 -> b87 -> b98 -> b88 -> b99 -> b89 -> b100 -> b90 -> b101 -> b91 -> b102 -> b92 -> b103 -> b93 -> b95 -> b96 -> b105 -> b106 -> b107 -> b108 -> b124 -> b140 -> b156 -> b141 -> b126 -> b142 -> b127 -> b143 -> b128 -> b144 -> b129 -> b145 -> b130 -> b146 -> b131 -> b147 -> b163 -> b331 -> b426 -> b164 -> b332 -> b165 -> b417 -> b166 -> b409 -> b167 -> b401 -> b168 -> b393 -> b169 -> b170 -> b59
minimum length due to resources: 42
scheduling HW do-loop #2435
(algo 2)	-> # cycles: / +32 +1 +1 +2 +114 
/ +scheduling macro #153     	-> # cycles: / +18/ + 

Total number of cycles = 241

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries
Checking pipeline hazards ...
32 +1 +1 +2 +576 / +.576 / +576 / +.576 / +8 +1 +1 +2 +152 +1 +1 +2 +40 +1 +1 +2 +10 +1 +2 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +4 +2 +1 +36 Filling in loop counts in instruction enabling ...
Re-filling in 'a', 'r' values in instruction enabling ...
Adjusting target addresses ...
Filling in target addresses in instruction enabling ...
Writing micro-code to ``27_1-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_.mic'' ...

mist2 user time   =    4.79 s  /     4.79 s 	27_1-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
mist2 system time =    0.00 s  /     0.00 s 	27_1-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
mist2 real time   =    4.86 s  /     4.86 s 	27_1-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_

--tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V27_1 -L --common 27_1-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: tale version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation
+Reading relocators from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me.rlo with command tct_gcpp3 -nostdinc -nostdinc++ -lang-asm  -D'__AIENGINE__' -D'__AIEARCH__=10' -D'DEPLOYMENT_ELF=1' -D'AIE_OPTION_SCALAR_FLOAT_ON_VECTOR' -D'__tct_tgt__=220608' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/'
108 Reading DSFG from: 27_1.gvt
Reading Dwarf register-list from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regs.txt' ...
Reading Dwarf register ID's from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regid.txt' ...

Dumping object file '27_1-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_.o' in ELF format with DWARF debug information (1)
+6 +1 +1 +
tale user time   =    0.09 s  /     0.08 s 	27_1-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
tale system time =    0.01 s  /     0.01 s 	27_1-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
tale real time   =    0.11 s  /     0.09 s 	27_1-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_

/ +.chess-backend --gvt me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation --tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V27_1 -L
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: tale version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me_chess.ena
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me.isb
678 / +Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me_chess.lib
Reading LIB/ISG from: 27_1.lib
Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation
Reading relocators from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me.rlo with command tct_gcpp3 -nostdinc -nostdinc++ -lang-asm  -D'__AIENGINE__' -D'__AIEARCH__=10' -D'DEPLOYMENT_ELF=1' -D'AIE_OPTION_SCALAR_FLOAT_ON_VECTOR' -D'__tct_tgt__=220608' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/'
Reading DSFG from: 27_1.gvt
Reading initial values from: 27_1.ini
Reading initial values from: 27_1.sfg
258 / +Reading Dwarf register-list from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regs.txt' ...
Reading Dwarf register ID's from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regid.txt' ...

Dumping object file '27_1.gvt.o' in ELF format with DWARF debug information (1)
102 
tale user time   =    0.09 s  /     0.01 s 	27_1
tale system time =    0.02 s  /     0.00 s 	27_1
tale real time   =    0.13 s  /     0.02 s 	27_1

.+1 +1 107 +1 +
(modulo)	-> # cycles: 89857 / +i 90i 91307 / +113 i 92i 93+4 +1 +1 +1 +729 / +243 i 94+4 +1 +1 +1 +486 / +243  ok (required budget ratio: 67)  
(resume algo)	  -> after folding: 94  (folded over 1 iterations)
  -> HW do-loop #2435 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 51: (loop #3) : 94 cycles
NOTICE: loop #2435 contains folded negative data-flow edges
NOTICE: postamble created
+4 +6 +6 +1 +1 +162 +4 +1 +1 +1 +54 +4 +1 +1 +1 +18 +4 +1 +1 +1 +6 +4 (RS)+1 +1 (VDH0)(VDH)(VCH)(RS)(R)+1 +1 +1 +1 +2 (VCH)+1 (VBH)+1 +1 +1 +1 ++++++++++++++++++1 ++++++++++++++++1 (R)++1 (RS)(R)+1 +2 ++++++++++1 ++++++++1 (R)++++++++1 (R)++++++++1 ++2 removing chess_separator blocks up to strength 2(all)

jump threading ...
adding manifest flow nodes ...
(VRH)
Constructing flow graphs ...
(VRL)(WR)-2 2 1 2 3 9 4 (VCH)+1 +1 +1 +1 +1 +1 (VBH)-1 1 1 1 2 1 (VBH)-1 1 2 1 (VBH)(VDH)-6 6 4 1 2 4 2 (VDH)(VCH)(WR)+1 (VCH)-1 1 1 1 1 2 (VCH)-1 1 1 2 +1 (VBH)-1 1 1 1 1 1 2 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)+1 (VBH)-1 1 1 1 1 1 2 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)(VBH)+1 (VBH)-1 1 1 1 1 1 1 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)(VBH)+1 (VBH)-1 1 1 1 1 1 1 (VBH)-1 1 1 1 (VBH)(VCH)-Scheduling basic blocks ...
1 1 1 1 1 1 1 1 1 2 (VCH)(WR)(VRL)+1 (VBH)-1 1 1 1 1 1 1 (VBH)+1 (VBH)-1 1 1 1 1 1 1 (VBH)+1 (check) (VDH)(WR)(VRH)(VRL)


2 of 2 ( 2239 2236 155 )
# uses: 81 +1 +2 +1 +1 +1 +1 +1 +1 +3 (mdSS:t)-1 1 1 +1 +1 (S2:t)-1 1 1 +1 +1 +1 (R:t)-1 1 1 1 1 2 1 1 +1 (R:t)-1 1 1 1 1 2 1 1 +1 (R:t)-1 1 1 1 1 2 1 1 +1 +1 +1 +3 +1 +1 +1 +1 +1 +1 +6 +/ +scheduling macro #2250     	-> # cycles: / +10576 / + 
144 +scheduling macro #2437     	-> # cycles: / +/ +864 / +96 +/ +/ +/ +144 +216 +36 +6 +3 +3 +3 +3 (VDH)+3 (VCH)+3 (VDH)+3 (VCH)+1 +1 +2 +2 (VDH)(VCH)+4 (VCH0)(VCH)+2 +1 +1 +2 +1 +1 +1 +8 (R:t)-1 1 1 1 1 1 2 1 1 1 (R:t)-1 1 1 1 1 1 2 1 1 1 (R:t)-1 1 1 1 1 1 2 1 1 1 +8 +2 +2 +1 +1 (LR:t)-1 1 +4 +10 +3 +15 +1 +1 +2 +4 +++1 (R:t)-3 12 1 1 1 1 1 1 2 1 (R:t)-3 12 1 1 1 1 1 1 2 1 (R:t)-3 12 1 1 1 1 1 1 2 1 +1 +1 +1 +1 +1 +3 +1 +4 +4 +4 +1 +3 (check) 


final flow graph transformations
Removing dead operations ...Expanding complex patterns ...expanding 10 complex patterns (1 load 1 store 8 constants )
Creating 'dr_move' opns ...
number of 'reduced cluster size' : 18

amnesia user time   =    6.58 s  /     6.58 s 	27_1-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
amnesia system time =    0.03 s  /     0.03 s 	27_1-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
amnesia real time   =    6.67 s  /     6.67 s 	27_1-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_

--mist1 -v -k110 --common 27_1-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist1 : side effect checking is disabled
Using nop instruction classes specified in me_chess.lib

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction

Compiling all mappings: 0%..10%..20%..i 94111 
scheduling macro #165     	-> # cycles: 30%..40%..50%..2460%..70%.. 
80%..90%..100%

adding manifest flow nodes ...

Constructing flow graphs ...

Total number of cycles = 239

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries
Checking pipeline hazards ...
Scheduling basic blocks ...

HW do-loop #2424 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 69: (loop #3) :
critical cycle of length 91 : b378 -> b334 -> b89 -> b90 -> b91 -> b108 -> b109 -> b111 -> b100 -> b101 -> b102 -> b103 -> b104 -> b105 -> b106 -> b107 -> b119 -> b135 -> b151 -> b152 -> b153 -> b154 -> b155 -> b156 -> b157 -> b158 -> b328 -> b421 -> b159 -> b329 -> b160 -> b412 -> b161 -> b404 -> b162 -> b396 -> b163 -> b388 -> b164 -> b165 -> b166 -> b378
minimum length due to resources: 42
scheduling HW do-loop #2424     	-> # cycles: 121 
  -> HW do-loop #2424 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 74: (loop #3) : 121 cycles
scheduling macro #2239     	-> # cycles: 16 
scheduling macro #2236     	-> # cycles: 29 
scheduling macro #155     	-> # cycles: 19 

Total number of cycles = 185

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries

mist1 user time   =    0.71 s  /     0.70 s 	27_1-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
mist1 system time =    0.00 s  /     0.00 s 	27_1-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
mist1 real time   =    0.70 s  /     0.70 s 	27_1-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_

--showcolor -v -b --common 27_1-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
initialisation
upgraded carrier of signal __arg1.401,__arg1.4268 to R
upgraded carrier of signal __tmp.2753,__tmp.4269 to R
upgraded carrier of signal img_size.4110,b.4260 to R
upgraded carrier of signal _cst.4224,a.4259 to R
upgraded carrier of signal _cst.4369 to CLH
upgraded carrier of signal _cst.4371 to CLH
upgraded carrier of signal __ct_9437184.4373 to CLH
upgraded carrier of signal __ct_11534336.4375 to CLH
upgraded carrier of signal __ct_26329088.4377 to CLH
upgraded carrier of signal __ct_1687552.4379 to CLH
collect coupled operands: ............................................Filling in loop counts in instruction enabling ...
Re-filling in 'a', 'r' values in instruction enabling ...
Adjusting target addresses ...
Filling in target addresses in instruction enabling ...
Writing micro-code to ``27_1-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_.mic'' ...

mist2 user time   =    5.14 s  /     5.14 s 	27_1-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
mist2 system time =    0.01 s  /     0.01 s 	27_1-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
mist2 real time   =    5.16 s  /     5.16 s 	27_1-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_

--tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V27_1 -L --common 27_1-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: tale version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation
Reading relocators from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me.rlo with command tct_gcpp3 -nostdinc -nostdinc++ -lang-asm  -D'__AIENGINE__' -D'__AIEARCH__=10' -D'DEPLOYMENT_ELF=1' -D'AIE_OPTION_SCALAR_FLOAT_ON_VECTOR' -D'__tct_tgt__=220608' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/'
Reading DSFG from: 27_1.gvt
Reading Dwarf register-list from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regs.txt' ...
Reading Dwarf register ID's from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regid.txt' ...

Dumping object file '27_1-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_.o' in ELF format with DWARF debug information (1)
....................................................................
tale user time   =    0.09 s  /     0.08 s 	27_1-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
tale system time =    0.00 s  /     0.00 s 	27_1-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
tale real time   =    0.10 s  /     0.08 s 	27_1-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_

.............................................................................................................
  49 couplings found
collect RMW pairs: BM C LC LE LR LS M MD0 P R S SP W mcFPAdd mcFPCnvFx2Fl mcFPMul mdMS mdSS mcCarry
register: BM {AML AMH}
	rmw pairs: 0
	assigning fields: AML[0]
	postbalancing   : none
	rematerialising : 0 moves

register: C {CL CH}
	rmw pairs: 6
	coalescing      : ......
                          0 rmw fanout splits
	assigning fields: CL[0] CH[0] CH[1] CL[1] CH[2] CL[2] CL[3] CL[4]
	postbalancing   : none
	rematerialising : 0 moves

register: LC
	assigning fields:
	rematerialising : 0 moves

register: LE
	assigning fields:
	rematerialising : 0 moves

register: LR
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: LS
	assigning fields:
	rematerialising : 0 moves

register: M
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: MD0 {mdQ mdR mdRdx mdSQ mdSPARE0 mdFPAddMask mdFPMulMask}
	assigning fields:
	rematerialising : 0 moves

register: P
	rmw pairs: 6
	coalescing      : ......
                          0 rmw fanout splits
	assigning fields: 6 7 0
	postbalancing   : none
	rematerialising : 0 moves

register: R
	rmw pairs: 2
	coalescing      : ..
                          0 rmw fanout splits
	solving hazards : ++
	  -> 2 splits
	assigning fields: 12 13 14(limit 1)  15 10 11x 8 9 6 7 5 4 0 1 2 3
	extra splits during assignment: 1
	postbalancing   : 
           #2424 (#3)	: moved 20   mean max sdev 0.27 0.35 0.08 -> 0.28 0.32 0.04
	rematerialising : 0 moves

register: S
	rmw pairs: 0
	assigning fields: 1 2
	postbalancing   : none
	rematerialising : 0 moves

register: SP
	assigning fields:
	rematerialising : 0 moves

register: W {VL VH}
	rmw pairs: 29
	coalescing      : .............................
                          0 rmw fanout splits
	assigning fields: VL[7] VH[7] VL[4] VH[4] VL[5] VL[0] VH[0] VL[1] VH[1] VL[6] VL[2] VH[2] VL[3] VH[3]
	postbalancing   : 
           #2424 (#3)	: moved 6   mean max sdev 0.74 0.98 0.24 -> 0.74 0.93 0.14
	rematerialising : 0 moves

register: mcFPAdd
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPCnvFx2Fl
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPMul
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mdMS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mdSS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mcCarry
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

align offsets:
	computing ideal alignment on mergeable borders: ..
	handle assignment constraints
	reassign aligned offsets: AMH AML(!) CH(!) CL(!) M P(!) R [offset not within range] (failed) S(!) {VH VL}(!) mdMS mdSS(!)
	updating reassigned offsets in sfg

collect coupled operands: ................................................................................................................................................................................................................................
  6 couplings found

violated couplings: 1

Iteration required: enforce operand locations to satisfy coupled operand constraints
Please run RA1 again.

showcolor user time   =    2.17 s  /     2.17 s 	27_1-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
showcolor system time =    0.03 s  /     0.03 s 	27_1-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
showcolor real time   =    2.20 s  /     2.20 s 	27_1-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_

--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 27_1-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading interprocedural optimisation data from: 27_1-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_.flc
Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg

application DSFG routing:

**** Routing 'F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE' ****
analysing connectivity in ISG
initial DSFG transformations
initial timing
initialise routing
dependency hazard solving

1 of 2: (4 2424 13)

2 of 2: (2240 155 2236 2239)
(fanout-hzds) (splits:1) 
sync/offset hazards solving


time (after hazard solving) =   0.490 s

routing control inputs

routing

1 of 2 ( 4 2424 13 )
# uses: 281 +12 +1 +1 +1 +/ +678 / +258 / +102 +1 +1 +1 +857 / +307 / +113 +4 +1 +1 +1 +729 / +243 +4 +1 +1 +1 +243 / +243 +4 +1 +1 +1 +81 +4 +1 +1 +1 +27 +2 +1 +1 +1 +9 +4 +1 +1 +1 +3 +2 +1 +1 +1 +1 +2 +4 +1 +1 +2 +/ +/ +/ +/ +288 +1 +1 +2 +/ +/ +/ +1024 / +64 +1 +1 +2 +/ +/ +/ +1024 / +64 +1 +1 +2 +256 +1 +1 +2 +64 +1 +1 +2 +16 +1 +2 +2 +4 +1 +1 +4 +1 +1 +2 +/ +/ +/ +/ +288 +1 +1 +2 +/ +/ +/ +32 +1 +1 +2 +/ +/ +/ +32 +1 +1 +2 +576 / + ok (required budget ratio: 1270)  
(resume algo)	  -> after folding: 94  (folded over 1 iterations)
  -> HW do-loop #2937 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 51: (loop #18) : 94 cycles
NOTICE: loop #2937 contains folded negative data-flow edges
NOTICE: postamble created
576 / +576 / +576 / +8 +1 +1 +2 +152 +1 +1 +2 +40 +1 +1 +2 +10 +1 +2 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +4 +2 +1 +36 +108 +6 +1 +1 +/ +678 / +258 / +102 +1 +1 +1 +857 / +307 / +113 +4 +1 +1 +1 +removing chess_separator blocks up to strength 2(all)

jump threading ...
adding manifest flow nodes ...

Constructing flow graphs ...
729 / +243 Scheduling basic blocks ...
scheduling macro #2737     	-> # cycles: 6 
scheduling macro #3271     	-> # cycles: +4 +1 +1 +1 +486 / +243 +4 +6 +6 +1 +1 +162 +4 +1 +1 +1 +54 +4 +1 +1 +1 +18 +4 +1 +1 +1 +6 +4 (RS)+1 +1 (VDH0)(VDH)(VCH)(RS)(R)+1 +1 +1 +1 +2 (VCH)+1 (VBH)+1 +1 +1 +1 ++2 98 
++++++++++++++++1 ++++++++++++++++1 (R)++1 (RS)scheduling macro #3223     	-> # cycles: (R)+2 +2 ++++++++++1 ++++++++1 (R)++++++++1 (R)++++++++1 ++2 (VRH)(VRL)(WR)-2 2 1 2 3 9 244 (VCH) 
+1 +1 scheduling macro #3196     	-> # cycles: +1 +1 +1 +1 14 
scheduling macro #3267     	-> # cycles: (VBH)-1 1 1 1 2 1 8 
(VBH)-1 1 2 1 (VBH)(VDH)-scheduling macro #200     	-> # cycles: 6 1 
scheduling macro #3269     	-> # cycles: 5 
scheduling macro #496     	-> # cycles: 6 4 1 2 4 2 (VDH)(VCH)(WR)+1 (VCH)-1 1 1 1 1 2 (VCH)15-1 1  
1 2 +1 (VBH)-1 1 1 1 1 1 2 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)+1 (VBH)-1 1 1 1 1 1 2 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)(VBH)+1 (VBH)-1 1 1 1 1 1 1 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)(VBH)scheduling macro #2755     	-> # cycles: +1 (VBH)-1 1 1 1 1 1 1 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 1 1 1 1 2 (VCH)(WR)(VRL)+1 (VBH)-1 1 1 1 1 1 1 (VBH)+1 (VBH)-1 1 1 1 1 1 1 (VBH)+1 (check) (VDH)(WR)(VRH)(VRL)


2 of 2 ( 2239 2236 155 )
# uses: 82 +1 +2 +2 +1 +1 +1 +3 (mdSS:t)-1 1 1 +1 +2 +1 (S2:t)-1 1 1 +1 +1 +1 +1 +1 (R:t)-1 1 1 1 1 2 1 1 +1 (R:t)-1 1 1 1 1 2 1 1 +1 (R:t)-1 1 1 1 1 2 1 1 +1 +1 +1 +3 +1 +1 +1 +1 +1 +1 +6 +/ +/ +576 / +144 +/ +/ +27 
864 / +96 +scheduling macro #204     	-> # cycles: / +/ +20/ + 

Total number of cycles = 312

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries
Checking pipeline hazards ...
144 +216 +36 +6 +3 +3 +3 +3 (VDH)+3 (VCH)+3 (VDH)+3 (VCH)+1 +120 +6 +6 (CL1)(VDH)(VCH)+4 (VCH0)(VCH)+2 +1 +2 +2 +1 +1 +1 +8 (R:t)-1 1 1 1 1 1 2 1 1 1 (R:t)-1 1 1 1 1 1 2 1 1 1 (R:t)-1 1 1 1 1 1 2 1 1 1 +8 +2 +2 +1 +1 (LR:t)-1 1 +4 +190 +45 +90 +6 +6 +6 +4 +++1 (R:t)-3 12 1 1 1 1 1 1 2 1 (R:t)-3 12 1 1 1 1 1 1 2 1 (R:t)-3 12 1 1 1 1 1 1 2 1 +1 +1 +1 +3 (CH1)+2 +3 +1 +4 +4 +4 +1 +3 (check) (CH1)


final flow graph transformations
Removing dead operations ...Expanding complex patterns ...expanding 10 complex patterns (1 load 1 store 8 constants )
Creating 'dr_move' opns ...
number of 'reduced cluster size' : 18

amnesia user time   =    7.03 s  /     7.03 s 	27_1-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
amnesia system time =    0.02 s  /     0.02 s 	27_1-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
amnesia real time   =    7.07 s  /     7.05 s 	27_1-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_

--mist1 -v -k110 --common 27_1-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist1 : side effect checking is disabled
Using nop instruction classes specified in me_chess.lib

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction

Compiling all mappings: 0%..10%..20%..Filling in loop counts in instruction enabling ...
Re-filling in 'a', 'r' values in instruction enabling ...
Adjusting target addresses ...
Filling in target addresses in instruction enabling ...
Writing micro-code to ``27_1-F_main_.mic'' ...

mist2 user time   =   15.93 s  /    15.92 s 	27_1-F_main_
mist2 system time =    0.02 s  /     0.02 s 	27_1-F_main_
mist2 real time   =   15.97 s  /    15.97 s 	27_1-F_main_

--tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V27_1 -L --common 27_1-F_main_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: tale version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation
Reading relocators from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me.rlo with command tct_gcpp3 -nostdinc -nostdinc++ -lang-asm  -D'__AIENGINE__' -D'__AIEARCH__=10' -D'DEPLOYMENT_ELF=1' -D'AIE_OPTION_SCALAR_FLOAT_ON_VECTOR' -D'__tct_tgt__=220608' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/'
Reading DSFG from: 27_1.gvt
Reading Dwarf register-list from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regs.txt' ...
Reading Dwarf register ID's from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regid.txt' ...

Dumping object file '27_1-F_main_.o' in ELF format with DWARF debug information (1)
30%..40%..50%..60%..70%..80%..90%..100%

adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...

HW do-loop #2424 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 69: (loop #3) :
critical cycle of length 91 : b380 -> b334 -> b89 -> b90 -> b91 -> b108 -> b109 -> b111 -> b100 -> b101 -> b102 -> b103 -> b104 -> b105 -> b106 -> b107 -> b119 -> b135 -> b151 -> b152 -> b153 -> b154 -> b155 -> b156 -> b157 -> b158 -> b328 -> b423 -> b159 -> b329 -> b160 -> b414 -> b161 -> b406 -> b162 -> b398 -> b163 -> b390 -> b164 -> b165 -> b166 -> b380
minimum length due to resources: 42
scheduling HW do-loop #2424     	-> # cycles: 121 
  -> HW do-loop #2424 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 74: (loop #3) : 121 cycles
scheduling macro #2239     	-> # cycles: 
tale user time   =    0.10 s  /     0.10 s 	27_1-F_main_
tale system time =    0.00 s  /     0.00 s 	27_1-F_main_
tale real time   =    0.28 s  /     0.26 s 	27_1-F_main_

16 
scheduling macro #2236     	-> # cycles: 29 
scheduling macro #155     	-> # cycles: 19 

Total number of cycles = 185

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries

mist1 user time   =    0.49 s  /     0.48 s 	27_1-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
mist1 system time =    0.00 s  /     0.00 s 	27_1-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
mist1 real time   =    0.48 s  /     0.48 s 	27_1-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_

--showcolor -v -b --common 27_1-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
initialisation
upgraded carrier of signal __arg1.401,__arg1.4283 to R
upgraded carrier of signal __tmp.2753,__tmp.4284 to R
upgraded carrier of signal img_size.4114,b.4265 to R
upgraded carrier of signal _cst.4228,a.4264 to R
upgraded carrier of signal __ct_65536.4237,__ct_65536.4275 to CH
upgraded carrier of signal __ct_26329088.4272,__ct_26329088.4391 to CL
upgraded carrier of signal _cst.4384 to CLH
upgraded carrier of signal _cst.4386 to CLH
upgraded carrier of signal __ct_9437184.4388 to CLH
upgraded carrier of signal __ct_11534336.4390 to CLH
upgraded carrier of signal __ct_26329088.4392 to CLH
upgraded carrier of signal __ct_1687552.4394 to CLH
Reading operand couplings: 2 couplings
collect coupled operands: ...............................................................................................................................................................................................................................
  49 couplings found
collect RMW pairs: BM C LC LE LR LS M MD0 P R S SP W mcFPAdd mcFPCnvFx2Fl mcFPMul mdMS mdSS mcCarry
register: BM {AML AMH}
	rmw pairs: 0
	assigning fields: AML[0]
	postbalancing   : none
	rematerialising : 0 moves

register: C {CL CH}
	rmw pairs: 6
	coalescing      : ......
                          0 rmw fanout splits
	assigning fields: CL[2] CL[3] CL[5]
	postbalancing   : none
	rematerialising : +0 moves

register: LC
	assigning fields:
	rematerialising : 0 moves

register: LE
	assigning fields:
	rematerialising : 0 moves

register: LR
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: LS
	assigning fields:
	rematerialising : 0 moves

register: M
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: MD0 {mdQ mdR mdRdx mdSQ mdSPARE0 mdFPAddMask mdFPMulMask}
	assigning fields:
	rematerialising : 0 moves

register: P
	rmw pairs: 6
	coalescing      : ......
                          0 rmw fanout splits
	assigning fields: 6 7 0
	postbalancing   : none
	rematerialising : 0 moves

register: R
	rmw pairs: 2
	coalescing      : ..
                          0 rmw fanout splits
	solving hazards : ++
	  -> 2 splits
	assigning fields: 12 13 14(limit 1)  15 10 11x 8 9 6 7 5 4 0 1 2 3
	extra splits during assignment: 1
	postbalancing   : 
           #2424 (#3)	: moved 25   mean max sdev 0.27 0.37 0.09 -> 0.28 0.32 0.04
	rematerialising : 0 moves

register: S
	rmw pairs: 0
	assigning fields: 1 2
	postbalancing   : none
	rematerialising : 0 moves

register: SP
	assigning fields:
	rematerialising : 0 moves

register: W {VL VH}
	rmw pairs: 29
	coalescing      : .............................
                          0 rmw fanout splits
	assigning fields: VL[7] VH[7] VL[4] VH[4] VL[5] VL[0] VH[0] VL[1] VH[1] VL[6] VL[2] VH[2] VL[3] VH[3]
	postbalancing   : 
           #2424 (#3)	: moved 6   mean max sdev 0.74 0.98 0.24 -> 0.74 0.93 0.14
	rematerialising : 0 moves

register: mcFPAdd
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPCnvFx2Fl
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPMul
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mdMS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mdSS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mcCarry
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

align offsets:
	computing ideal alignment on mergeable borders: ..
	handle assignment constraints
	reassign aligned offsets: AMH AML(!) CH(!) CL(!) M P(!) R [offset not within range] (failed) S(!) {VH VL}(!) mdMS mdSS(!)
	updating reassigned offsets in sfg

collect coupled operands: ..................................................................................................................................................................................................................................
  6 couplings found
solving cycles: none

memory: __spill_DM_stack
	assigning field:  0 4 8 12 16 20 24 28 32 36 40 44 48 52 56 60 64 68 72 76 80 84 88 92 96 100 104 108 112 116 120 124 128 132 136 140 144 148 152 156 160 164 168 172 176 180 184 188 192 196 200 204 208 212 216 220 224 228 232 236 240 244 248 252 256 260 264 268 272 276 280 284 288 292 296 300 304 308 312 316 320 324 328 332 336 340 344 348 352

solving cycles: none

3 ra_moves inserted

showcolor iterated 1 time to RA1

Writing LIB (with interprocedural optimisation data) to: 27_1-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE__ra.lib

showcolor user time   =    2.17 s  /     2.17 s 	27_1-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
showcolor system time =    0.00 s  /     0.00 s 	27_1-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
showcolor real time   =    2.18 s  /     2.17 s 	27_1-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_

--mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --common 27_1-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist2 : side effect checking is enabled
Using nop instruction classes specified in me_chess.lib

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation

NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction

Compiling all mappings: 0%..10%..20%..30%..40%..50%..60%..70%..80%..90%..100%

review chess_separator_scheduler(offset > 0)
removing chess_separator blocks up to strength 2in foldable loops

HW do-loop #2424 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 69: (loop #3) :
critical cycle of length 90 : b54 -> b55 -> b56 -> b64 -> b72 -> b73 -> b74 -> b75 -> b76 -> b77 -> b78 -> b79 -> b80 -> b334 -> b89 -> b90 -> b91 -> b100 -> b101 -> b102 -> b103 -> b119 -> b135 -> b151 -> b136 -> b121 -> b137 -> b122 -> b138 -> b123 -> b139 -> b124 -> b140 -> b125 -> b141 -> b126 -> b142 -> b158 -> b328 -> b423 -> b159 -> b329 -> b160 -> b414 -> b161 -> b406 -> b162 -> b398 -> b163 -> b390 -> b164 -> b165 -> b54
minimum length due to resources: 42
scheduling HW do-loop #2424
(algo 2)	-> # cycles: ....108 
(modulo)	-> # cycles: 90i 91i 92i 93i 94i 95 ok (required budget ratio: 66)  
(resume algo)	  -> after folding: 95  (folded over 1 iterations)
  -> HW do-loop #2424 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 74: (loop #3) : 95 cycles
NOTICE: loop #2424 contains folded negative data-flow edges
NOTICE: postamble created
removing chess_separator blocks up to strength 2(all)

jump threading ...
adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...
scheduling macro #2239     	-> # cycles: 13 
scheduling macro #2426     	-> # cycles: 110 
scheduling macro #155     	-> # cycles: 25 

Total number of cycles = 243

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries
Checking pipeline hazards ...
Filling in loop counts in instruction enabling ...
Re-filling in 'a', 'r' values in instruction enabling ...
Adjusting target addresses ...
Filling in target addresses in instruction enabling ...
Writing micro-code to ``27_1-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_.mic'' ...

mist2 user time   =    4.35 s  /     4.35 s 	27_1-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
mist2 system time =    0.00 s  /     0.00 s 	27_1-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
mist2 real time   =    4.36 s  /     4.36 s 	27_1-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_

--tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V27_1 -L --common 27_1-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: tale version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation
Reading relocators from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me.rlo with command tct_gcpp3 -nostdinc -nostdinc++ -lang-asm  -D'__AIENGINE__' -D'__AIEARCH__=10' -D'DEPLOYMENT_ELF=1' -D'AIE_OPTION_SCALAR_FLOAT_ON_VECTOR' -D'__tct_tgt__=220608' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/'
Reading DSFG from: 27_1.gvt
Reading Dwarf register-list from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regs.txt' ...
Reading Dwarf register ID's from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regid.txt' ...

Dumping object file '27_1-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_.o' in ELF format with DWARF debug information (1)

tale user time   =    0.06 s  /     0.06 s 	27_1-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
tale system time =    0.00 s  /     0.00 s 	27_1-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
tale real time   =    0.07 s  /     0.06 s 	27_1-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_

bridge -v -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg -i -g -I/home/xilinx/software/Vitis/2022.2/aietools/include -I../../scripts/../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/. -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/./src -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src -I../../scripts/src -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 27_1.objlist -o../27_1.o -pme
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: bridge version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.ena
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.isb
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_types.lib
Reading relocator definitions in file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.rlo'...
Creating link-memory
Reading '27_1.objlist' ...
    Adding '27_1-F_main_.o' with source reference offset 0
    Adding '27_1-F_GLOBAL__sub_I_entropy_vect___cpp_.o' with source reference offset 0
    Adding '27_1-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_.o' with source reference offset 0
    Adding '27_1-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_.o' with source reference offset 0
    Adding '27_1-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_.o' with source reference offset 0
    Adding '27_1-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_.o' with source reference offset 0
    Adding '27_1.gvt.o' with source reference offset 0
Reading objectfile '27_1-F_main_.o' with Dwarf info...
Reading objectfile '27_1-F_GLOBAL__sub_I_entropy_vect___cpp_.o' with Dwarf info...
Reading objectfile '27_1-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_.o' with Dwarf info...
Reading objectfile '27_1-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_.o' with Dwarf info...
Reading objectfile '27_1-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_.o' with Dwarf info...
Reading objectfile '27_1-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_.o' with Dwarf info...
Reading objectfile '27_1.gvt.o' with Dwarf info...
Library search path: .
Library search path: 
Loading aliases information from file '27_1.aliases'
Creating object file '../27_1.o'...
    Adding '27_1.gvt.o'...
    Adding '27_1-F_main_.o'...
    Adding '27_1-F_GLOBAL__sub_I_entropy_vect___cpp_.o'...
    Adding '27_1-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_.o'...
    Adding '27_1-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_.o'...
    Adding '27_1-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_.o'...
    Adding '27_1-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_.o'...
Writing object file '../27_1.o' (1) ...

bridge user time   =    0.23 s  /     0.07 s 	../27_1.o
bridge system time =    0.04 s  /     0.01 s 	../27_1.o
bridge real time   =    0.28 s  /     0.08 s 	../27_1.o

darts -v -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib -d -h -I/home/xilinx/software/Vitis/2022.2/aietools/include -I../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/. -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/./src -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src -Isrc -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -L +Ihex +nanno ../Release/27_1.o me
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: darts version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Include paths: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib:/home/xilinx/software/Vitis/2022.2/aietools/include:../common:/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie:/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src:/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/common:/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src:src:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include:.:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg
Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.ena
Reading binary LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.isb
Parsing binary ISG
Parsing binary NML
Building ISG done.
Reading chess types from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_types.lib
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_types.lib
Loading chess_types.lib file done.
Reading relocators from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.rlo

Disassembling code of ``../Release/27_1.o''
Writing results to ``../Release/27_1.o.lst''

darts user time   =    1.46 s  /     1.09 s 	../Release/27_1.o
darts system time =    0.05 s  /     0.02 s 	../Release/27_1.o
darts real time   =    1.52 s  /     1.11 s 	../Release/27_1.o

Linking "../Release/27_1"
bridge -o../Release/27_1 ../Release/27_1.o -v -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg -g -I/home/xilinx/software/Vitis/2022.2/aietools/include -I../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/. -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/./src -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src -Isrc -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -c27_1.bcf -L/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/Release -L/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/lib/Release -L/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/softfloat/lib/Release -L/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/lib/Release_LLVM -lme -lc -lm -lc++lite -lsoftfloat -S -export-locals -yMSMEM,SSMEM,SSMEM_tlast,WSSMEM_tlast,SSMEM_nb_sc,MSMEM_nb_sc -iconfig extra_memories.bcf -m -fC -fS -fH +m -T +work ../Release/chesswork -pme
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: bridge version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.ena
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.isb
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_types.lib
Reading configuration in file '27_1.bcf'...
Reading relocator definitions in file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.rlo'...
Creating link-memory
Reading objectfile '../Release/27_1.o' with Dwarf info...
Library search path: .
Library search path: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/Release:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/lib/Release:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/softfloat/lib/Release:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/lib/Release_LLVM
Reading archive '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/Release/libme.a'...
Reading archive '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/lib/Release/libc.a'...
Reading archive '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/lib/Release/libm.a'...
Reading archive '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/lib/Release_LLVM/libc++lite.a'...
Reading archive '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/softfloat/lib/Release/libsoftfloat.a'...
Collecting symbols from object files...
Collecting absolute symbols...
Collecting stack range symbols...
Mapping _after chains...
Mapping after chain ...
    '_main_init' (258) at address 0x0
    '_main' (1864) at address 0x110
Mapping and reserving symbols with fixed addresses...
    '_ZL11sync_buffer' (32) at address 0x20000
    '_ZN12me_primitive3ss0E' (1, WSS_rsrc1) at address 0x0
    '_ZN12me_primitive3ss1E' (1, WSS_rsrc2) at address 0x1
    '_ZN12me_primitive4sst0E' (1, SSMEM_tlast) at address 0x0
    '_ZN12me_primitive4sst1E' (1, SSMEM_tlast) at address 0x1
    '_ZN12me_primitive4ssc0E' (1, SSMEM_nb_sc) at address 0x0
    '_ZN12me_primitive4ssc1E' (1, SSMEM_nb_sc) at address 0x1
    '_ZN12me_primitive5wsst0E' (1, WSSMEM_tlast) at address 0x0
    '_ZN12me_primitive5wsst1E' (1, WSSMEM_tlast) at address 0x1
    '_ZN12me_primitive3ms0E' (1, WMS_rsrc1) at address 0x0
    '_ZN12me_primitive3ms1E' (1, WMS_rsrc2) at address 0x1
    '_ZN12me_primitive4msc0E' (1, MSMEM_nb_sc) at address 0x0
    '_ZN12me_primitive4msc1E' (1, MSMEM_nb_sc) at address 0x1
Mapping _after chains...
Mapping and reserving overlays...
Overlaying pseudo-static stack-frame sections...
Mapping defined and space (bss) symbols...
Mapping read-only symbols...
Creating call-tree...
Mapping constructor and destructor sections...
Looking for duplicate symbols...
Creating call-tree...
Reserving text, data and space symbols found in 0 _mapping statements ...
Mapping and reserving global memory...
Reserving 20 text and data symbol(s) and 1 space symbol(s)...
    '_ZL1c' (224, DMb, > 0/0)
    '_GLOBAL__sub_I_entropy_vect___cpp' (260, PM)
    '_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE' (skipped)
    '_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE' (skipped)
    '_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE' (skipped)
    '_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE' (skipped)
    'ZERO' (32, DMb)
    'ONES' (skipped)
    '_fini' (190, PM)
    '_ZL7atexits' (32, DM_bankA)
    '_ZL10atexit_cnt' (4, DM_bankA)
    '__cxa_atexit' (skipped)
    '__cxa_finalize' (148, PM)
    '_Z7f32_divjj' (1448, PM)
    '_Z25softfloat_approxRecip32_1j' (558, PM)
    'softfloat_approxRecip_1k0s' (32, DMb)
    'softfloat_approxRecip_1k1s' (32, DMb)
    'softfloat_countLeadingZeros8' (256, DMb)
    '_Z29softfloat_normSubnormalF32Sigj' (172, PM)
    '_Z24softfloat_roundPackToF32bij' (362, PM)
    '_Z27softfloat_propagateNaNF32UIjj' (24, PM)
Applying relocators found in objectfiles...
    '../Release/27_1.o' (10375)
    '../Release/chesswork/.ear.work.2jvjbgs' (6)
    '../Release/chesswork/.ear.work.3Do5Ckp' (26)
    '../Release/chesswork/.ear.work.4Ke9XWr' (89)
    '../Release/chesswork/.ear.work.9lYI45n' (86)
    '../Release/chesswork/.ear.work.27jSnMIr' (311)
    '../Release/chesswork/.ear.work.1191FB9oq' (32)
    '../Release/chesswork/.ear.work.120ced38r' (6)
    '../Release/chesswork/.ear.work.125biTvTp' (4)
    '../Release/chesswork/.ear.work.146sJpgnr' (35)
    '../Release/chesswork/.ear.work.154ZnoPkq' (77)
    '../Release/chesswork/.ear.work.200XRZOlp' (25)
Creating physical data...
Creating executable file '../Release/27_1'...
Skipping memory 'MSMEM'
Skipping memory 'MSMEM_nb_sc'
Skipping memory 'SSMEM'
Skipping memory 'SSMEM_nb_sc'
Skipping memory 'SSMEM_tlast'
Skipping memory 'WSSMEM_tlast'
Creating memory-map

bridge user time   =    1.82 s  /     0.32 s 	../Release/27_1
bridge system time =    0.39 s  /     0.05 s 	../Release/27_1
bridge real time   =    2.23 s  /     0.37 s 	../Release/27_1

darts -v -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib -d -h -I/home/xilinx/software/Vitis/2022.2/aietools/include -I../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/. -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/./src -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src -Isrc -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -L +Ihex +nanno +u ../Release/27_1 me
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: darts version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Include paths: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib:/home/xilinx/software/Vitis/2022.2/aietools/include:../common:/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie:/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src:/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/common:/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src:src:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include:.:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg
Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.ena
Reading binary LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.isb
Parsing binary ISG
Parsing binary NML
Building ISG done.
Reading chess types from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_types.lib
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_types.lib
Loading chess_types.lib file done.
Reading relocators from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.rlo

Disassembling code of ``../Release/27_1''
Writing results to ``../Release/27_1.lst''
Writing results to ``../Release/27_1.srv''

darts user time   =    0.87 s  /     0.63 s 	../Release/27_1
darts system time =    0.05 s  /     0.01 s 	../Release/27_1
darts real time   =    0.93 s  /     0.64 s 	../Release/27_1

Compilation finished successfully (0 errors, 12 warnings) (58.63 s)
/home/xilinx/software/Vitis/2022.2/aietools/bin/unwrapped/lnx64.o/coreverify -obj 27_1 -s 4096 -pm 16384
