INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini".
INFO: [VRFC 10-163] Analyzing VHDL file "/home/centos/src/aws-fpga/hdk/cl/developer_designs/cl_dram_dma/design/cl_ding_ding_bottle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_8bits'
INFO: [VRFC 10-3107] analyzing entity 'algorithm'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_fifo_mm_s_0/sim/axi_fifo_mm_s_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axi_fifo_mm_s_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_fifo_mm_s_0/hdl/axi_fifo_mm_s_v4_2_rfs.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axi_write_fsm'
INFO: [VRFC 10-3107] analyzing entity 'axi_write_wrapper'
INFO: [VRFC 10-3107] analyzing entity 'axi_read_fsm'
INFO: [VRFC 10-3107] analyzing entity 'axi_read_wrapper'
INFO: [VRFC 10-3107] analyzing entity 'axi_wrapper'
INFO: [VRFC 10-3107] analyzing entity 'axis_fg'
INFO: [VRFC 10-3107] analyzing entity 'fifo'
INFO: [VRFC 10-3107] analyzing entity 'ipic2axi_s'
INFO: [VRFC 10-3107] analyzing entity 'axi_fifo_mm_s'
