<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › ethernet › xilinx › xilinx_axienet_main.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>xilinx_axienet_main.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Xilinx Axi Ethernet device driver</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2008 Nissin Systems Co., Ltd.,  Yoshio Kashiwagi</span>
<span class="cm"> * Copyright (c) 2005-2008 DLA Systems,  David H. Lynch Jr. &lt;dhlii@dlasys.net&gt;</span>
<span class="cm"> * Copyright (c) 2008-2009 Secret Lab Technologies Ltd.</span>
<span class="cm"> * Copyright (c) 2010 - 2011 Michal Simek &lt;monstr@monstr.eu&gt;</span>
<span class="cm"> * Copyright (c) 2010 - 2011 PetaLogix</span>
<span class="cm"> * Copyright (c) 2010 - 2012 Xilinx, Inc. All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * This is a driver for the Xilinx Axi Ethernet which is used in the Virtex6</span>
<span class="cm"> * and Spartan6.</span>
<span class="cm"> *</span>
<span class="cm"> * TODO:</span>
<span class="cm"> *  - Add Axi Fifo support.</span>
<span class="cm"> *  - Factor out Axi DMA code into separate driver.</span>
<span class="cm"> *  - Test and fix basic multicast filtering.</span>
<span class="cm"> *  - Add support for extended multicast filtering.</span>
<span class="cm"> *  - Test basic VLAN support.</span>
<span class="cm"> *  - Add support for extended VLAN support.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/etherdevice.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/netdevice.h&gt;</span>
<span class="cp">#include &lt;linux/of_mdio.h&gt;</span>
<span class="cp">#include &lt;linux/of_platform.h&gt;</span>
<span class="cp">#include &lt;linux/of_address.h&gt;</span>
<span class="cp">#include &lt;linux/skbuff.h&gt;</span>
<span class="cp">#include &lt;linux/spinlock.h&gt;</span>
<span class="cp">#include &lt;linux/phy.h&gt;</span>
<span class="cp">#include &lt;linux/mii.h&gt;</span>
<span class="cp">#include &lt;linux/ethtool.h&gt;</span>

<span class="cp">#include &quot;xilinx_axienet.h&quot;</span>

<span class="cm">/* Descriptors defines for Tx and Rx DMA - 2^n for the best performance */</span>
<span class="cp">#define TX_BD_NUM		64</span>
<span class="cp">#define RX_BD_NUM		128</span>

<span class="cm">/* Must be shorter than length of ethtool_drvinfo.driver field to fit */</span>
<span class="cp">#define DRIVER_NAME		&quot;xaxienet&quot;</span>
<span class="cp">#define DRIVER_DESCRIPTION	&quot;Xilinx Axi Ethernet driver&quot;</span>
<span class="cp">#define DRIVER_VERSION		&quot;1.00a&quot;</span>

<span class="cp">#define AXIENET_REGS_N		32</span>

<span class="cm">/* Match table for of_platform binding */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">of_device_id</span> <span class="n">axienet_of_match</span><span class="p">[]</span> <span class="n">__devinitdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;xlnx,axi-ethernet-1.00.a&quot;</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;xlnx,axi-ethernet-1.01.a&quot;</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;xlnx,axi-ethernet-2.01.a&quot;</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{},</span>
<span class="p">};</span>

<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">of</span><span class="p">,</span> <span class="n">axienet_of_match</span><span class="p">);</span>

<span class="cm">/* Option table for setting up Axi Ethernet hardware options */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">axienet_option</span> <span class="n">axienet_options</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* Turn on jumbo packet support for both Rx and Tx */</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">opt</span> <span class="o">=</span> <span class="n">XAE_OPTION_JUMBO</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">XAE_TC_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">m_or</span> <span class="o">=</span> <span class="n">XAE_TC_JUM_MASK</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">opt</span> <span class="o">=</span> <span class="n">XAE_OPTION_JUMBO</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">XAE_RCW1_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">m_or</span> <span class="o">=</span> <span class="n">XAE_RCW1_JUM_MASK</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span> <span class="cm">/* Turn on VLAN packet support for both Rx and Tx */</span>
		<span class="p">.</span><span class="n">opt</span> <span class="o">=</span> <span class="n">XAE_OPTION_VLAN</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">XAE_TC_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">m_or</span> <span class="o">=</span> <span class="n">XAE_TC_VLAN_MASK</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">opt</span> <span class="o">=</span> <span class="n">XAE_OPTION_VLAN</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">XAE_RCW1_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">m_or</span> <span class="o">=</span> <span class="n">XAE_RCW1_VLAN_MASK</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span> <span class="cm">/* Turn on FCS stripping on receive packets */</span>
		<span class="p">.</span><span class="n">opt</span> <span class="o">=</span> <span class="n">XAE_OPTION_FCS_STRIP</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">XAE_RCW1_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">m_or</span> <span class="o">=</span> <span class="n">XAE_RCW1_FCS_MASK</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span> <span class="cm">/* Turn on FCS insertion on transmit packets */</span>
		<span class="p">.</span><span class="n">opt</span> <span class="o">=</span> <span class="n">XAE_OPTION_FCS_INSERT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">XAE_TC_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">m_or</span> <span class="o">=</span> <span class="n">XAE_TC_FCS_MASK</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span> <span class="cm">/* Turn off length/type field checking on receive packets */</span>
		<span class="p">.</span><span class="n">opt</span> <span class="o">=</span> <span class="n">XAE_OPTION_LENTYPE_ERR</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">XAE_RCW1_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">m_or</span> <span class="o">=</span> <span class="n">XAE_RCW1_LT_DIS_MASK</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span> <span class="cm">/* Turn on Rx flow control */</span>
		<span class="p">.</span><span class="n">opt</span> <span class="o">=</span> <span class="n">XAE_OPTION_FLOW_CONTROL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">XAE_FCC_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">m_or</span> <span class="o">=</span> <span class="n">XAE_FCC_FCRX_MASK</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span> <span class="cm">/* Turn on Tx flow control */</span>
		<span class="p">.</span><span class="n">opt</span> <span class="o">=</span> <span class="n">XAE_OPTION_FLOW_CONTROL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">XAE_FCC_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">m_or</span> <span class="o">=</span> <span class="n">XAE_FCC_FCTX_MASK</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span> <span class="cm">/* Turn on promiscuous frame filtering */</span>
		<span class="p">.</span><span class="n">opt</span> <span class="o">=</span> <span class="n">XAE_OPTION_PROMISC</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">XAE_FMI_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">m_or</span> <span class="o">=</span> <span class="n">XAE_FMI_PM_MASK</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span> <span class="cm">/* Enable transmitter */</span>
		<span class="p">.</span><span class="n">opt</span> <span class="o">=</span> <span class="n">XAE_OPTION_TXEN</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">XAE_TC_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">m_or</span> <span class="o">=</span> <span class="n">XAE_TC_TX_MASK</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span> <span class="cm">/* Enable receiver */</span>
		<span class="p">.</span><span class="n">opt</span> <span class="o">=</span> <span class="n">XAE_OPTION_RXEN</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">XAE_RCW1_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">m_or</span> <span class="o">=</span> <span class="n">XAE_RCW1_RX_MASK</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{}</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> * axienet_dma_in32 - Memory mapped Axi DMA register read</span>
<span class="cm"> * @lp:		Pointer to axienet local structure</span>
<span class="cm"> * @reg:	Address offset from the base address of the Axi DMA core</span>
<span class="cm"> *</span>
<span class="cm"> * returns: The contents of the Axi DMA register</span>
<span class="cm"> *</span>
<span class="cm"> * This function returns the contents of the corresponding Axi DMA register.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">axienet_dma_in32</span><span class="p">(</span><span class="k">struct</span> <span class="n">axienet_local</span> <span class="o">*</span><span class="n">lp</span><span class="p">,</span> <span class="kt">off_t</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">in_be32</span><span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">dma_regs</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * axienet_dma_out32 - Memory mapped Axi DMA register write.</span>
<span class="cm"> * @lp:		Pointer to axienet local structure</span>
<span class="cm"> * @reg:	Address offset from the base address of the Axi DMA core</span>
<span class="cm"> * @value:	Value to be written into the Axi DMA register</span>
<span class="cm"> *</span>
<span class="cm"> * This function writes the desired value into the corresponding Axi DMA</span>
<span class="cm"> * register.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">axienet_dma_out32</span><span class="p">(</span><span class="k">struct</span> <span class="n">axienet_local</span> <span class="o">*</span><span class="n">lp</span><span class="p">,</span>
				     <span class="kt">off_t</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u32</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">out_be32</span><span class="p">((</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">dma_regs</span> <span class="o">+</span> <span class="n">reg</span><span class="p">),</span> <span class="n">value</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * axienet_dma_bd_release - Release buffer descriptor rings</span>
<span class="cm"> * @ndev:	Pointer to the net_device structure</span>
<span class="cm"> *</span>
<span class="cm"> * This function is used to release the descriptors allocated in</span>
<span class="cm"> * axienet_dma_bd_init. axienet_dma_bd_release is called when Axi Ethernet</span>
<span class="cm"> * driver stop api is called.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">axienet_dma_bd_release</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">axienet_local</span> <span class="o">*</span><span class="n">lp</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">RX_BD_NUM</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dma_unmap_single</span><span class="p">(</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span><span class="p">,</span> <span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_v</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">phys</span><span class="p">,</span>
				 <span class="n">lp</span><span class="o">-&gt;</span><span class="n">max_frm_size</span><span class="p">,</span> <span class="n">DMA_FROM_DEVICE</span><span class="p">);</span>
		<span class="n">dev_kfree_skb</span><span class="p">((</span><span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="p">)</span>
			      <span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_v</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">sw_id_offset</span><span class="p">));</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_v</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dma_free_coherent</span><span class="p">(</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span><span class="p">,</span>
				  <span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_v</span><span class="p">)</span> <span class="o">*</span> <span class="n">RX_BD_NUM</span><span class="p">,</span>
				  <span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_v</span><span class="p">,</span>
				  <span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_p</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_v</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dma_free_coherent</span><span class="p">(</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span><span class="p">,</span>
				  <span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_v</span><span class="p">)</span> <span class="o">*</span> <span class="n">TX_BD_NUM</span><span class="p">,</span>
				  <span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_v</span><span class="p">,</span>
				  <span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_p</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * axienet_dma_bd_init - Setup buffer descriptor rings for Axi DMA</span>
<span class="cm"> * @ndev:	Pointer to the net_device structure</span>
<span class="cm"> *</span>
<span class="cm"> * returns: 0, on success</span>
<span class="cm"> *	    -ENOMEM, on failure</span>
<span class="cm"> *</span>
<span class="cm"> * This function is called to initialize the Rx and Tx DMA descriptor</span>
<span class="cm"> * rings. This initializes the descriptors with required default values</span>
<span class="cm"> * and is called when Axi Ethernet driver reset is called.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">axienet_dma_bd_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">cr</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">skb</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">axienet_local</span> <span class="o">*</span><span class="n">lp</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>

	<span class="cm">/* Reset the indexes which are used for accessing the BDs */</span>
	<span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_ci</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_tail</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_ci</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Allocate the Tx and Rx buffer descriptors.</span>
<span class="cm">	 */</span>
	<span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_v</span> <span class="o">=</span> <span class="n">dma_alloc_coherent</span><span class="p">(</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span><span class="p">,</span>
					 <span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_v</span><span class="p">)</span> <span class="o">*</span> <span class="n">TX_BD_NUM</span><span class="p">,</span>
					 <span class="o">&amp;</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_p</span><span class="p">,</span>
					 <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_v</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;unable to allocate DMA Tx buffer &quot;</span>
			<span class="s">&quot;descriptors&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_v</span> <span class="o">=</span> <span class="n">dma_alloc_coherent</span><span class="p">(</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span><span class="p">,</span>
					 <span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_v</span><span class="p">)</span> <span class="o">*</span> <span class="n">RX_BD_NUM</span><span class="p">,</span>
					 <span class="o">&amp;</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_p</span><span class="p">,</span>
					 <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_v</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;unable to allocate DMA Rx buffer &quot;</span>
			<span class="s">&quot;descriptors&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">memset</span><span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_v</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_v</span><span class="p">)</span> <span class="o">*</span> <span class="n">TX_BD_NUM</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">TX_BD_NUM</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_v</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">next</span> <span class="o">=</span> <span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_p</span> <span class="o">+</span>
				      <span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_v</span><span class="p">)</span> <span class="o">*</span>
				      <span class="p">((</span><span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">%</span> <span class="n">TX_BD_NUM</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">memset</span><span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_v</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_v</span><span class="p">)</span> <span class="o">*</span> <span class="n">RX_BD_NUM</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">RX_BD_NUM</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_v</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">next</span> <span class="o">=</span> <span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_p</span> <span class="o">+</span>
				      <span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_v</span><span class="p">)</span> <span class="o">*</span>
				      <span class="p">((</span><span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">%</span> <span class="n">RX_BD_NUM</span><span class="p">);</span>

		<span class="n">skb</span> <span class="o">=</span> <span class="n">netdev_alloc_skb_ip_align</span><span class="p">(</span><span class="n">ndev</span><span class="p">,</span> <span class="n">lp</span><span class="o">-&gt;</span><span class="n">max_frm_size</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">skb</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;alloc_skb error %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_v</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">sw_id_offset</span> <span class="o">=</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="n">skb</span><span class="p">;</span>
		<span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_v</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">phys</span> <span class="o">=</span> <span class="n">dma_map_single</span><span class="p">(</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span><span class="p">,</span>
						     <span class="n">skb</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">,</span>
						     <span class="n">lp</span><span class="o">-&gt;</span><span class="n">max_frm_size</span><span class="p">,</span>
						     <span class="n">DMA_FROM_DEVICE</span><span class="p">);</span>
		<span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_v</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">cntrl</span> <span class="o">=</span> <span class="n">lp</span><span class="o">-&gt;</span><span class="n">max_frm_size</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Start updating the Rx channel control register */</span>
	<span class="n">cr</span> <span class="o">=</span> <span class="n">axienet_dma_in32</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAXIDMA_RX_CR_OFFSET</span><span class="p">);</span>
	<span class="cm">/* Update the interrupt coalesce count */</span>
	<span class="n">cr</span> <span class="o">=</span> <span class="p">((</span><span class="n">cr</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">XAXIDMA_COALESCE_MASK</span><span class="p">)</span> <span class="o">|</span>
	      <span class="p">((</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">coalesce_count_rx</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">XAXIDMA_COALESCE_SHIFT</span><span class="p">));</span>
	<span class="cm">/* Update the delay timer count */</span>
	<span class="n">cr</span> <span class="o">=</span> <span class="p">((</span><span class="n">cr</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">XAXIDMA_DELAY_MASK</span><span class="p">)</span> <span class="o">|</span>
	      <span class="p">(</span><span class="n">XAXIDMA_DFT_RX_WAITBOUND</span> <span class="o">&lt;&lt;</span> <span class="n">XAXIDMA_DELAY_SHIFT</span><span class="p">));</span>
	<span class="cm">/* Enable coalesce, delay timer and error interrupts */</span>
	<span class="n">cr</span> <span class="o">|=</span> <span class="n">XAXIDMA_IRQ_ALL_MASK</span><span class="p">;</span>
	<span class="cm">/* Write to the Rx channel control register */</span>
	<span class="n">axienet_dma_out32</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAXIDMA_RX_CR_OFFSET</span><span class="p">,</span> <span class="n">cr</span><span class="p">);</span>

	<span class="cm">/* Start updating the Tx channel control register */</span>
	<span class="n">cr</span> <span class="o">=</span> <span class="n">axienet_dma_in32</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAXIDMA_TX_CR_OFFSET</span><span class="p">);</span>
	<span class="cm">/* Update the interrupt coalesce count */</span>
	<span class="n">cr</span> <span class="o">=</span> <span class="p">(((</span><span class="n">cr</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">XAXIDMA_COALESCE_MASK</span><span class="p">))</span> <span class="o">|</span>
	      <span class="p">((</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">coalesce_count_tx</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">XAXIDMA_COALESCE_SHIFT</span><span class="p">));</span>
	<span class="cm">/* Update the delay timer count */</span>
	<span class="n">cr</span> <span class="o">=</span> <span class="p">(((</span><span class="n">cr</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">XAXIDMA_DELAY_MASK</span><span class="p">))</span> <span class="o">|</span>
	      <span class="p">(</span><span class="n">XAXIDMA_DFT_TX_WAITBOUND</span> <span class="o">&lt;&lt;</span> <span class="n">XAXIDMA_DELAY_SHIFT</span><span class="p">));</span>
	<span class="cm">/* Enable coalesce, delay timer and error interrupts */</span>
	<span class="n">cr</span> <span class="o">|=</span> <span class="n">XAXIDMA_IRQ_ALL_MASK</span><span class="p">;</span>
	<span class="cm">/* Write to the Tx channel control register */</span>
	<span class="n">axienet_dma_out32</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAXIDMA_TX_CR_OFFSET</span><span class="p">,</span> <span class="n">cr</span><span class="p">);</span>

	<span class="cm">/* Populate the tail pointer and bring the Rx Axi DMA engine out of</span>
<span class="cm">	 * halted state. This will make the Rx side ready for reception.*/</span>
	<span class="n">axienet_dma_out32</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAXIDMA_RX_CDESC_OFFSET</span><span class="p">,</span> <span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_p</span><span class="p">);</span>
	<span class="n">cr</span> <span class="o">=</span> <span class="n">axienet_dma_in32</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAXIDMA_RX_CR_OFFSET</span><span class="p">);</span>
	<span class="n">axienet_dma_out32</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAXIDMA_RX_CR_OFFSET</span><span class="p">,</span>
			  <span class="n">cr</span> <span class="o">|</span> <span class="n">XAXIDMA_CR_RUNSTOP_MASK</span><span class="p">);</span>
	<span class="n">axienet_dma_out32</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAXIDMA_RX_TDESC_OFFSET</span><span class="p">,</span> <span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_p</span> <span class="o">+</span>
			  <span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_v</span><span class="p">)</span> <span class="o">*</span> <span class="p">(</span><span class="n">RX_BD_NUM</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)));</span>

	<span class="cm">/* Write to the RS (Run-stop) bit in the Tx channel control register.</span>
<span class="cm">	 * Tx channel is now ready to run. But only after we write to the</span>
<span class="cm">	 * tail pointer register that the Tx channel will start transmitting */</span>
	<span class="n">axienet_dma_out32</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAXIDMA_TX_CDESC_OFFSET</span><span class="p">,</span> <span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_p</span><span class="p">);</span>
	<span class="n">cr</span> <span class="o">=</span> <span class="n">axienet_dma_in32</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAXIDMA_TX_CR_OFFSET</span><span class="p">);</span>
	<span class="n">axienet_dma_out32</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAXIDMA_TX_CR_OFFSET</span><span class="p">,</span>
			  <span class="n">cr</span> <span class="o">|</span> <span class="n">XAXIDMA_CR_RUNSTOP_MASK</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="nl">out:</span>
	<span class="n">axienet_dma_bd_release</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * axienet_set_mac_address - Write the MAC address</span>
<span class="cm"> * @ndev:	Pointer to the net_device structure</span>
<span class="cm"> * @address:	6 byte Address to be written as MAC address</span>
<span class="cm"> *</span>
<span class="cm"> * This function is called to initialize the MAC address of the Axi Ethernet</span>
<span class="cm"> * core. It writes to the UAW0 and UAW1 registers of the core.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">axienet_set_mac_address</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">address</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">axienet_local</span> <span class="o">*</span><span class="n">lp</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">address</span><span class="p">)</span>
		<span class="n">memcpy</span><span class="p">(</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev_addr</span><span class="p">,</span> <span class="n">address</span><span class="p">,</span> <span class="n">ETH_ALEN</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">is_valid_ether_addr</span><span class="p">(</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev_addr</span><span class="p">))</span>
		<span class="n">random_ether_addr</span><span class="p">(</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev_addr</span><span class="p">);</span>

	<span class="cm">/* Set up unicast MAC address filter set its mac address */</span>
	<span class="n">axienet_iow</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_UAW0_OFFSET</span><span class="p">,</span>
		    <span class="p">(</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev_addr</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="o">|</span>
		    <span class="p">(</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev_addr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span>
		    <span class="p">(</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev_addr</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span>
		    <span class="p">(</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev_addr</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">));</span>
	<span class="n">axienet_iow</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_UAW1_OFFSET</span><span class="p">,</span>
		    <span class="p">(((</span><span class="n">axienet_ior</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_UAW1_OFFSET</span><span class="p">))</span> <span class="o">&amp;</span>
		      <span class="o">~</span><span class="n">XAE_UAW1_UNICASTADDR_MASK</span><span class="p">)</span> <span class="o">|</span>
		     <span class="p">(</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev_addr</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">|</span>
		     <span class="p">(</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev_addr</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">))));</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * netdev_set_mac_address - Write the MAC address (from outside the driver)</span>
<span class="cm"> * @ndev:	Pointer to the net_device structure</span>
<span class="cm"> * @p:		6 byte Address to be written as MAC address</span>
<span class="cm"> *</span>
<span class="cm"> * returns: 0 for all conditions. Presently, there is no failure case.</span>
<span class="cm"> *</span>
<span class="cm"> * This function is called to initialize the MAC address of the Axi Ethernet</span>
<span class="cm"> * core. It calls the core specific axienet_set_mac_address. This is the</span>
<span class="cm"> * function that goes into net_device_ops structure entry ndo_set_mac_address.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">netdev_set_mac_address</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">p</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sockaddr</span> <span class="o">*</span><span class="n">addr</span> <span class="o">=</span> <span class="n">p</span><span class="p">;</span>
	<span class="n">axienet_set_mac_address</span><span class="p">(</span><span class="n">ndev</span><span class="p">,</span> <span class="n">addr</span><span class="o">-&gt;</span><span class="n">sa_data</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * axienet_set_multicast_list - Prepare the multicast table</span>
<span class="cm"> * @ndev:	Pointer to the net_device structure</span>
<span class="cm"> *</span>
<span class="cm"> * This function is called to initialize the multicast table during</span>
<span class="cm"> * initialization. The Axi Ethernet basic multicast support has a four-entry</span>
<span class="cm"> * multicast table which is initialized here. Additionally this function</span>
<span class="cm"> * goes into the net_device_ops structure entry ndo_set_multicast_list. This</span>
<span class="cm"> * means whenever the multicast table entries need to be updated this</span>
<span class="cm"> * function gets called.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">axienet_set_multicast_list</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="n">af0reg</span><span class="p">,</span> <span class="n">af1reg</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">axienet_local</span> <span class="o">*</span><span class="n">lp</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">IFF_ALLMULTI</span> <span class="o">|</span> <span class="n">IFF_PROMISC</span><span class="p">)</span> <span class="o">||</span>
	    <span class="n">netdev_mc_count</span><span class="p">(</span><span class="n">ndev</span><span class="p">)</span> <span class="o">&gt;</span> <span class="n">XAE_MULTICAST_CAM_TABLE_NUM</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* We must make the kernel realize we had to move into</span>
<span class="cm">		 * promiscuous mode. If it was a promiscuous mode request</span>
<span class="cm">		 * the flag is already set. If not we set it. */</span>
		<span class="n">ndev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">IFF_PROMISC</span><span class="p">;</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">axienet_ior</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_FMI_OFFSET</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="n">XAE_FMI_PM_MASK</span><span class="p">;</span>
		<span class="n">axienet_iow</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_FMI_OFFSET</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="n">dev_info</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Promiscuous mode enabled.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">netdev_mc_empty</span><span class="p">(</span><span class="n">ndev</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">netdev_hw_addr</span> <span class="o">*</span><span class="n">ha</span><span class="p">;</span>

		<span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">netdev_for_each_mc_addr</span><span class="p">(</span><span class="n">ha</span><span class="p">,</span> <span class="n">ndev</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">&gt;=</span> <span class="n">XAE_MULTICAST_CAM_TABLE_NUM</span><span class="p">)</span>
				<span class="k">break</span><span class="p">;</span>

			<span class="n">af0reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">ha</span><span class="o">-&gt;</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
			<span class="n">af0reg</span> <span class="o">|=</span> <span class="p">(</span><span class="n">ha</span><span class="o">-&gt;</span><span class="n">addr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">);</span>
			<span class="n">af0reg</span> <span class="o">|=</span> <span class="p">(</span><span class="n">ha</span><span class="o">-&gt;</span><span class="n">addr</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">);</span>
			<span class="n">af0reg</span> <span class="o">|=</span> <span class="p">(</span><span class="n">ha</span><span class="o">-&gt;</span><span class="n">addr</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">);</span>

			<span class="n">af1reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">ha</span><span class="o">-&gt;</span><span class="n">addr</span><span class="p">[</span><span class="mi">4</span><span class="p">]);</span>
			<span class="n">af1reg</span> <span class="o">|=</span> <span class="p">(</span><span class="n">ha</span><span class="o">-&gt;</span><span class="n">addr</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">);</span>

			<span class="n">reg</span> <span class="o">=</span> <span class="n">axienet_ior</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_FMI_OFFSET</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFFFFFF00</span><span class="p">;</span>
			<span class="n">reg</span> <span class="o">|=</span> <span class="n">i</span><span class="p">;</span>

			<span class="n">axienet_iow</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_FMI_OFFSET</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
			<span class="n">axienet_iow</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_AF0_OFFSET</span><span class="p">,</span> <span class="n">af0reg</span><span class="p">);</span>
			<span class="n">axienet_iow</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_AF1_OFFSET</span><span class="p">,</span> <span class="n">af1reg</span><span class="p">);</span>
			<span class="n">i</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">axienet_ior</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_FMI_OFFSET</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">XAE_FMI_PM_MASK</span><span class="p">;</span>

		<span class="n">axienet_iow</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_FMI_OFFSET</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">XAE_MULTICAST_CAM_TABLE_NUM</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">reg</span> <span class="o">=</span> <span class="n">axienet_ior</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_FMI_OFFSET</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFFFFFF00</span><span class="p">;</span>
			<span class="n">reg</span> <span class="o">|=</span> <span class="n">i</span><span class="p">;</span>

			<span class="n">axienet_iow</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_FMI_OFFSET</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
			<span class="n">axienet_iow</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_AF0_OFFSET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">axienet_iow</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_AF1_OFFSET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="n">dev_info</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Promiscuous mode disabled.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * axienet_setoptions - Set an Axi Ethernet option</span>
<span class="cm"> * @ndev:	Pointer to the net_device structure</span>
<span class="cm"> * @options:	Option to be enabled/disabled</span>
<span class="cm"> *</span>
<span class="cm"> * The Axi Ethernet core has multiple features which can be selectively turned</span>
<span class="cm"> * on or off. The typical options could be jumbo frame option, basic VLAN</span>
<span class="cm"> * option, promiscuous mode option etc. This function is used to set or clear</span>
<span class="cm"> * these options in the Axi Ethernet hardware. This is done through</span>
<span class="cm"> * axienet_option structure .</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">axienet_setoptions</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">options</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">reg</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">axienet_local</span> <span class="o">*</span><span class="n">lp</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">axienet_option</span> <span class="o">*</span><span class="n">tp</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">axienet_options</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">tp</span><span class="o">-&gt;</span><span class="n">opt</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="p">((</span><span class="n">axienet_ior</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">tp</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">))</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">tp</span><span class="o">-&gt;</span><span class="n">m_or</span><span class="p">));</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">options</span> <span class="o">&amp;</span> <span class="n">tp</span><span class="o">-&gt;</span><span class="n">opt</span><span class="p">)</span>
			<span class="n">reg</span> <span class="o">|=</span> <span class="n">tp</span><span class="o">-&gt;</span><span class="n">m_or</span><span class="p">;</span>
		<span class="n">axienet_iow</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">tp</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="n">tp</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">lp</span><span class="o">-&gt;</span><span class="n">options</span> <span class="o">|=</span> <span class="n">options</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">__axienet_device_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">axienet_local</span> <span class="o">*</span><span class="n">lp</span><span class="p">,</span>
				   <span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">off_t</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">timeout</span><span class="p">;</span>
	<span class="cm">/* Reset Axi DMA. This would reset Axi Ethernet core as well. The reset</span>
<span class="cm">	 * process of Axi DMA takes a while to complete as all pending</span>
<span class="cm">	 * commands/transfers will be flushed or completed during this</span>
<span class="cm">	 * reset process. */</span>
	<span class="n">axienet_dma_out32</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">offset</span><span class="p">,</span> <span class="n">XAXIDMA_CR_RESET_MASK</span><span class="p">);</span>
	<span class="n">timeout</span> <span class="o">=</span> <span class="n">DELAY_OF_ONE_MILLISEC</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">axienet_dma_in32</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">offset</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">XAXIDMA_CR_RESET_MASK</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">--</span><span class="n">timeout</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;axienet_device_reset DMA &quot;</span>
				<span class="s">&quot;reset timeout!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * axienet_device_reset - Reset and initialize the Axi Ethernet hardware.</span>
<span class="cm"> * @ndev:	Pointer to the net_device structure</span>
<span class="cm"> *</span>
<span class="cm"> * This function is called to reset and initialize the Axi Ethernet core. This</span>
<span class="cm"> * is typically called during initialization. It does a reset of the Axi DMA</span>
<span class="cm"> * Rx/Tx channels and initializes the Axi DMA BDs. Since Axi DMA reset lines</span>
<span class="cm"> * areconnected to Axi Ethernet reset lines, this in turn resets the Axi</span>
<span class="cm"> * Ethernet core. No separate hardware reset is done for the Axi Ethernet</span>
<span class="cm"> * core.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">axienet_device_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">axienet_status</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">axienet_local</span> <span class="o">*</span><span class="n">lp</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>

	<span class="n">__axienet_device_reset</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">XAXIDMA_TX_CR_OFFSET</span><span class="p">);</span>
	<span class="n">__axienet_device_reset</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">XAXIDMA_RX_CR_OFFSET</span><span class="p">);</span>

	<span class="n">lp</span><span class="o">-&gt;</span><span class="n">max_frm_size</span> <span class="o">=</span> <span class="n">XAE_MAX_VLAN_FRAME_SIZE</span><span class="p">;</span>
	<span class="n">lp</span><span class="o">-&gt;</span><span class="n">options</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="o">~</span><span class="n">XAE_OPTION_JUMBO</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">mtu</span> <span class="o">&gt;</span> <span class="n">XAE_MTU</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">mtu</span> <span class="o">&lt;=</span> <span class="n">XAE_JUMBO_MTU</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">jumbo_support</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">lp</span><span class="o">-&gt;</span><span class="n">max_frm_size</span> <span class="o">=</span> <span class="n">ndev</span><span class="o">-&gt;</span><span class="n">mtu</span> <span class="o">+</span> <span class="n">XAE_HDR_VLAN_SIZE</span> <span class="o">+</span>
				   <span class="n">XAE_TRL_SIZE</span><span class="p">;</span>
		<span class="n">lp</span><span class="o">-&gt;</span><span class="n">options</span> <span class="o">|=</span> <span class="n">XAE_OPTION_JUMBO</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">axienet_dma_bd_init</span><span class="p">(</span><span class="n">ndev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;axienet_device_reset descriptor &quot;</span>
			<span class="s">&quot;allocation failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">axienet_status</span> <span class="o">=</span> <span class="n">axienet_ior</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_RCW1_OFFSET</span><span class="p">);</span>
	<span class="n">axienet_status</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">XAE_RCW1_RX_MASK</span><span class="p">;</span>
	<span class="n">axienet_iow</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_RCW1_OFFSET</span><span class="p">,</span> <span class="n">axienet_status</span><span class="p">);</span>

	<span class="n">axienet_status</span> <span class="o">=</span> <span class="n">axienet_ior</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_IP_OFFSET</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">axienet_status</span> <span class="o">&amp;</span> <span class="n">XAE_INT_RXRJECT_MASK</span><span class="p">)</span>
		<span class="n">axienet_iow</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_IS_OFFSET</span><span class="p">,</span> <span class="n">XAE_INT_RXRJECT_MASK</span><span class="p">);</span>

	<span class="n">axienet_iow</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_FCC_OFFSET</span><span class="p">,</span> <span class="n">XAE_FCC_FCRX_MASK</span><span class="p">);</span>

	<span class="cm">/* Sync default options with HW but leave receiver and</span>
<span class="cm">	 * transmitter disabled.*/</span>
	<span class="n">axienet_setoptions</span><span class="p">(</span><span class="n">ndev</span><span class="p">,</span> <span class="n">lp</span><span class="o">-&gt;</span><span class="n">options</span> <span class="o">&amp;</span>
			   <span class="o">~</span><span class="p">(</span><span class="n">XAE_OPTION_TXEN</span> <span class="o">|</span> <span class="n">XAE_OPTION_RXEN</span><span class="p">));</span>
	<span class="n">axienet_set_mac_address</span><span class="p">(</span><span class="n">ndev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">axienet_set_multicast_list</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="n">axienet_setoptions</span><span class="p">(</span><span class="n">ndev</span><span class="p">,</span> <span class="n">lp</span><span class="o">-&gt;</span><span class="n">options</span><span class="p">);</span>

	<span class="n">ndev</span><span class="o">-&gt;</span><span class="n">trans_start</span> <span class="o">=</span> <span class="n">jiffies</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * axienet_adjust_link - Adjust the PHY link speed/duplex.</span>
<span class="cm"> * @ndev:	Pointer to the net_device structure</span>
<span class="cm"> *</span>
<span class="cm"> * This function is called to change the speed and duplex setting after</span>
<span class="cm"> * auto negotiation is done by the PHY. This is the function that gets</span>
<span class="cm"> * registered with the PHY interface through the &quot;of_phy_connect&quot; call.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">axienet_adjust_link</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">emmc_reg</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">link_state</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">setspeed</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">axienet_local</span> <span class="o">*</span><span class="n">lp</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">phy_device</span> <span class="o">*</span><span class="n">phy</span> <span class="o">=</span> <span class="n">lp</span><span class="o">-&gt;</span><span class="n">phy_dev</span><span class="p">;</span>

	<span class="n">link_state</span> <span class="o">=</span> <span class="n">phy</span><span class="o">-&gt;</span><span class="n">speed</span> <span class="o">|</span> <span class="p">(</span><span class="n">phy</span><span class="o">-&gt;</span><span class="n">duplex</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">|</span> <span class="n">phy</span><span class="o">-&gt;</span><span class="n">link</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">last_link</span> <span class="o">!=</span> <span class="n">link_state</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">phy</span><span class="o">-&gt;</span><span class="n">speed</span> <span class="o">==</span> <span class="n">SPEED_10</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">phy</span><span class="o">-&gt;</span><span class="n">speed</span> <span class="o">==</span> <span class="n">SPEED_100</span><span class="p">))</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">phy_type</span> <span class="o">==</span> <span class="n">XAE_PHY_TYPE_1000BASE_X</span><span class="p">)</span>
				<span class="n">setspeed</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">((</span><span class="n">phy</span><span class="o">-&gt;</span><span class="n">speed</span> <span class="o">==</span> <span class="n">SPEED_1000</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
			    <span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">phy_type</span> <span class="o">==</span> <span class="n">XAE_PHY_TYPE_MII</span><span class="p">))</span>
				<span class="n">setspeed</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">setspeed</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">emmc_reg</span> <span class="o">=</span> <span class="n">axienet_ior</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_EMMC_OFFSET</span><span class="p">);</span>
			<span class="n">emmc_reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">XAE_EMMC_LINKSPEED_MASK</span><span class="p">;</span>

			<span class="k">switch</span> <span class="p">(</span><span class="n">phy</span><span class="o">-&gt;</span><span class="n">speed</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">case</span> <span class="n">SPEED_1000</span>:
				<span class="n">emmc_reg</span> <span class="o">|=</span> <span class="n">XAE_EMMC_LINKSPD_1000</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">SPEED_100</span>:
				<span class="n">emmc_reg</span> <span class="o">|=</span> <span class="n">XAE_EMMC_LINKSPD_100</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">SPEED_10</span>:
				<span class="n">emmc_reg</span> <span class="o">|=</span> <span class="n">XAE_EMMC_LINKSPD_10</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="nl">default:</span>
				<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Speed other than 10, 100 &quot;</span>
					<span class="s">&quot;or 1Gbps is not supported</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>

			<span class="n">axienet_iow</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_EMMC_OFFSET</span><span class="p">,</span> <span class="n">emmc_reg</span><span class="p">);</span>
			<span class="n">lp</span><span class="o">-&gt;</span><span class="n">last_link</span> <span class="o">=</span> <span class="n">link_state</span><span class="p">;</span>
			<span class="n">phy_print_status</span><span class="p">(</span><span class="n">phy</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Error setting Axi Ethernet &quot;</span>
				<span class="s">&quot;mac speed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * axienet_start_xmit_done - Invoked once a transmit is completed by the</span>
<span class="cm"> * Axi DMA Tx channel.</span>
<span class="cm"> * @ndev:	Pointer to the net_device structure</span>
<span class="cm"> *</span>
<span class="cm"> * This function is invoked from the Axi DMA Tx isr to notify the completion</span>
<span class="cm"> * of transmit operation. It clears fields in the corresponding Tx BDs and</span>
<span class="cm"> * unmaps the corresponding buffer so that CPU can regain ownership of the</span>
<span class="cm"> * buffer. It finally invokes &quot;netif_wake_queue&quot; to restart transmission if</span>
<span class="cm"> * required.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">axienet_start_xmit_done</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">size</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">packets</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">axienet_local</span> <span class="o">*</span><span class="n">lp</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">axidma_bd</span> <span class="o">*</span><span class="n">cur_p</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">cur_p</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_v</span><span class="p">[</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_ci</span><span class="p">];</span>
	<span class="n">status</span> <span class="o">=</span> <span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">status</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">XAXIDMA_BD_STS_COMPLETE_MASK</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dma_unmap_single</span><span class="p">(</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span><span class="p">,</span> <span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">phys</span><span class="p">,</span>
				<span class="p">(</span><span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">cntrl</span> <span class="o">&amp;</span> <span class="n">XAXIDMA_BD_CTRL_LENGTH_MASK</span><span class="p">),</span>
				<span class="n">DMA_TO_DEVICE</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">app4</span><span class="p">)</span>
			<span class="n">dev_kfree_skb_irq</span><span class="p">((</span><span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="p">)</span><span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">app4</span><span class="p">);</span>
		<span class="cm">/*cur_p-&gt;phys = 0;*/</span>
		<span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">app0</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">app1</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">app2</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">app4</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="n">size</span> <span class="o">+=</span> <span class="n">status</span> <span class="o">&amp;</span> <span class="n">XAXIDMA_BD_STS_ACTUAL_LEN_MASK</span><span class="p">;</span>
		<span class="n">packets</span><span class="o">++</span><span class="p">;</span>

		<span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_ci</span> <span class="o">=</span> <span class="o">++</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_ci</span> <span class="o">%</span> <span class="n">TX_BD_NUM</span><span class="p">;</span>
		<span class="n">cur_p</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_v</span><span class="p">[</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_ci</span><span class="p">];</span>
		<span class="n">status</span> <span class="o">=</span> <span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">status</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ndev</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">tx_packets</span> <span class="o">+=</span> <span class="n">packets</span><span class="p">;</span>
	<span class="n">ndev</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">tx_bytes</span> <span class="o">+=</span> <span class="n">size</span><span class="p">;</span>
	<span class="n">netif_wake_queue</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * axienet_check_tx_bd_space - Checks if a BD/group of BDs are currently busy</span>
<span class="cm"> * @lp:		Pointer to the axienet_local structure</span>
<span class="cm"> * @num_frag:	The number of BDs to check for</span>
<span class="cm"> *</span>
<span class="cm"> * returns: 0, on success</span>
<span class="cm"> *	    NETDEV_TX_BUSY, if any of the descriptors are not free</span>
<span class="cm"> *</span>
<span class="cm"> * This function is invoked before BDs are allocated and transmission starts.</span>
<span class="cm"> * This function returns 0 if a BD or group of BDs can be allocated for</span>
<span class="cm"> * transmission. If the BD or any of the BDs are not free the function</span>
<span class="cm"> * returns a busy status. This is invoked from axienet_start_xmit.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">axienet_check_tx_bd_space</span><span class="p">(</span><span class="k">struct</span> <span class="n">axienet_local</span> <span class="o">*</span><span class="n">lp</span><span class="p">,</span>
					    <span class="kt">int</span> <span class="n">num_frag</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">axidma_bd</span> <span class="o">*</span><span class="n">cur_p</span><span class="p">;</span>
	<span class="n">cur_p</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_v</span><span class="p">[(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_tail</span> <span class="o">+</span> <span class="n">num_frag</span><span class="p">)</span> <span class="o">%</span> <span class="n">TX_BD_NUM</span><span class="p">];</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">XAXIDMA_BD_STS_ALL_MASK</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">NETDEV_TX_BUSY</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * axienet_start_xmit - Starts the transmission.</span>
<span class="cm"> * @skb:	sk_buff pointer that contains data to be Txed.</span>
<span class="cm"> * @ndev:	Pointer to net_device structure.</span>
<span class="cm"> *</span>
<span class="cm"> * returns: NETDEV_TX_OK, on success</span>
<span class="cm"> *	    NETDEV_TX_BUSY, if any of the descriptors are not free</span>
<span class="cm"> *</span>
<span class="cm"> * This function is invoked from upper layers to initiate transmission. The</span>
<span class="cm"> * function uses the next available free BDs and populates their fields to</span>
<span class="cm"> * start the transmission. Additionally if checksum offloading is supported,</span>
<span class="cm"> * it populates AXI Stream Control fields with appropriate values.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">axienet_start_xmit</span><span class="p">(</span><span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">skb</span><span class="p">,</span> <span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">ii</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">num_frag</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">csum_start_off</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">csum_index_off</span><span class="p">;</span>
	<span class="n">skb_frag_t</span> <span class="o">*</span><span class="n">frag</span><span class="p">;</span>
	<span class="n">dma_addr_t</span> <span class="n">tail_p</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">axienet_local</span> <span class="o">*</span><span class="n">lp</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">axidma_bd</span> <span class="o">*</span><span class="n">cur_p</span><span class="p">;</span>

	<span class="n">num_frag</span> <span class="o">=</span> <span class="n">skb_shinfo</span><span class="p">(</span><span class="n">skb</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">nr_frags</span><span class="p">;</span>
	<span class="n">cur_p</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_v</span><span class="p">[</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_tail</span><span class="p">];</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">axienet_check_tx_bd_space</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">num_frag</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">netif_queue_stopped</span><span class="p">(</span><span class="n">ndev</span><span class="p">))</span>
			<span class="n">netif_stop_queue</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">NETDEV_TX_BUSY</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">skb</span><span class="o">-&gt;</span><span class="n">ip_summed</span> <span class="o">==</span> <span class="n">CHECKSUM_PARTIAL</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">features</span> <span class="o">&amp;</span> <span class="n">XAE_FEATURE_FULL_TX_CSUM</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Tx Full Checksum Offload Enabled */</span>
			<span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">app0</span> <span class="o">|=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">features</span> <span class="o">&amp;</span> <span class="n">XAE_FEATURE_PARTIAL_RX_CSUM</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">csum_start_off</span> <span class="o">=</span> <span class="n">skb_transport_offset</span><span class="p">(</span><span class="n">skb</span><span class="p">);</span>
			<span class="n">csum_index_off</span> <span class="o">=</span> <span class="n">csum_start_off</span> <span class="o">+</span> <span class="n">skb</span><span class="o">-&gt;</span><span class="n">csum_offset</span><span class="p">;</span>
			<span class="cm">/* Tx Partial Checksum Offload Enabled */</span>
			<span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">app0</span> <span class="o">|=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">app1</span> <span class="o">=</span> <span class="p">(</span><span class="n">csum_start_off</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="n">csum_index_off</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">skb</span><span class="o">-&gt;</span><span class="n">ip_summed</span> <span class="o">==</span> <span class="n">CHECKSUM_UNNECESSARY</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">app0</span> <span class="o">|=</span> <span class="mi">2</span><span class="p">;</span> <span class="cm">/* Tx Full Checksum Offload Enabled */</span>
	<span class="p">}</span>

	<span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">cntrl</span> <span class="o">=</span> <span class="n">skb_headlen</span><span class="p">(</span><span class="n">skb</span><span class="p">)</span> <span class="o">|</span> <span class="n">XAXIDMA_BD_CTRL_TXSOF_MASK</span><span class="p">;</span>
	<span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">phys</span> <span class="o">=</span> <span class="n">dma_map_single</span><span class="p">(</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span><span class="p">,</span> <span class="n">skb</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">,</span>
				     <span class="n">skb_headlen</span><span class="p">(</span><span class="n">skb</span><span class="p">),</span> <span class="n">DMA_TO_DEVICE</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">ii</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">ii</span> <span class="o">&lt;</span> <span class="n">num_frag</span><span class="p">;</span> <span class="n">ii</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_tail</span> <span class="o">=</span> <span class="o">++</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_tail</span> <span class="o">%</span> <span class="n">TX_BD_NUM</span><span class="p">;</span>
		<span class="n">cur_p</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_v</span><span class="p">[</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_tail</span><span class="p">];</span>
		<span class="n">frag</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">skb_shinfo</span><span class="p">(</span><span class="n">skb</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">frags</span><span class="p">[</span><span class="n">ii</span><span class="p">];</span>
		<span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">phys</span> <span class="o">=</span> <span class="n">dma_map_single</span><span class="p">(</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span><span class="p">,</span>
					     <span class="n">skb_frag_address</span><span class="p">(</span><span class="n">frag</span><span class="p">),</span>
					     <span class="n">skb_frag_size</span><span class="p">(</span><span class="n">frag</span><span class="p">),</span>
					     <span class="n">DMA_TO_DEVICE</span><span class="p">);</span>
		<span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">cntrl</span> <span class="o">=</span> <span class="n">skb_frag_size</span><span class="p">(</span><span class="n">frag</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">cntrl</span> <span class="o">|=</span> <span class="n">XAXIDMA_BD_CTRL_TXEOF_MASK</span><span class="p">;</span>
	<span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">app4</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">skb</span><span class="p">;</span>

	<span class="n">tail_p</span> <span class="o">=</span> <span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_p</span> <span class="o">+</span> <span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_v</span><span class="p">)</span> <span class="o">*</span> <span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_tail</span><span class="p">;</span>
	<span class="cm">/* Start the transfer */</span>
	<span class="n">axienet_dma_out32</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAXIDMA_TX_TDESC_OFFSET</span><span class="p">,</span> <span class="n">tail_p</span><span class="p">);</span>
	<span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_tail</span> <span class="o">=</span> <span class="o">++</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_tail</span> <span class="o">%</span> <span class="n">TX_BD_NUM</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">NETDEV_TX_OK</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * axienet_recv - Is called from Axi DMA Rx Isr to complete the received</span>
<span class="cm"> *		  BD processing.</span>
<span class="cm"> * @ndev:	Pointer to net_device structure.</span>
<span class="cm"> *</span>
<span class="cm"> * This function is invoked from the Axi DMA Rx isr to process the Rx BDs. It</span>
<span class="cm"> * does minimal processing and invokes &quot;netif_rx&quot; to complete further</span>
<span class="cm"> * processing.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">axienet_recv</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">length</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">csumstatus</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">size</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">packets</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">dma_addr_t</span> <span class="n">tail_p</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">axienet_local</span> <span class="o">*</span><span class="n">lp</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">skb</span><span class="p">,</span> <span class="o">*</span><span class="n">new_skb</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">axidma_bd</span> <span class="o">*</span><span class="n">cur_p</span><span class="p">;</span>

	<span class="n">tail_p</span> <span class="o">=</span> <span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_p</span> <span class="o">+</span> <span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_v</span><span class="p">)</span> <span class="o">*</span> <span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_ci</span><span class="p">;</span>
	<span class="n">cur_p</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_v</span><span class="p">[</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_ci</span><span class="p">];</span>

	<span class="k">while</span> <span class="p">((</span><span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">XAXIDMA_BD_STS_COMPLETE_MASK</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">skb</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="p">)</span> <span class="p">(</span><span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">sw_id_offset</span><span class="p">);</span>
		<span class="n">length</span> <span class="o">=</span> <span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">app4</span> <span class="o">&amp;</span> <span class="mh">0x0000FFFF</span><span class="p">;</span>

		<span class="n">dma_unmap_single</span><span class="p">(</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span><span class="p">,</span> <span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">phys</span><span class="p">,</span>
				 <span class="n">lp</span><span class="o">-&gt;</span><span class="n">max_frm_size</span><span class="p">,</span>
				 <span class="n">DMA_FROM_DEVICE</span><span class="p">);</span>

		<span class="n">skb_put</span><span class="p">(</span><span class="n">skb</span><span class="p">,</span> <span class="n">length</span><span class="p">);</span>
		<span class="n">skb</span><span class="o">-&gt;</span><span class="n">protocol</span> <span class="o">=</span> <span class="n">eth_type_trans</span><span class="p">(</span><span class="n">skb</span><span class="p">,</span> <span class="n">ndev</span><span class="p">);</span>
		<span class="cm">/*skb_checksum_none_assert(skb);*/</span>
		<span class="n">skb</span><span class="o">-&gt;</span><span class="n">ip_summed</span> <span class="o">=</span> <span class="n">CHECKSUM_NONE</span><span class="p">;</span>

		<span class="cm">/* if we&#39;re doing Rx csum offload, set it up */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">features</span> <span class="o">&amp;</span> <span class="n">XAE_FEATURE_FULL_RX_CSUM</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">csumstatus</span> <span class="o">=</span> <span class="p">(</span><span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">app2</span> <span class="o">&amp;</span>
				      <span class="n">XAE_FULL_CSUM_STATUS_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">((</span><span class="n">csumstatus</span> <span class="o">==</span> <span class="n">XAE_IP_TCP_CSUM_VALIDATED</span><span class="p">)</span> <span class="o">||</span>
			    <span class="p">(</span><span class="n">csumstatus</span> <span class="o">==</span> <span class="n">XAE_IP_UDP_CSUM_VALIDATED</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">skb</span><span class="o">-&gt;</span><span class="n">ip_summed</span> <span class="o">=</span> <span class="n">CHECKSUM_UNNECESSARY</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">features</span> <span class="o">&amp;</span> <span class="n">XAE_FEATURE_PARTIAL_RX_CSUM</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span>
			   <span class="n">skb</span><span class="o">-&gt;</span><span class="n">protocol</span> <span class="o">==</span> <span class="n">__constant_htons</span><span class="p">(</span><span class="n">ETH_P_IP</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
			   <span class="n">skb</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">&gt;</span> <span class="mi">64</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">skb</span><span class="o">-&gt;</span><span class="n">csum</span> <span class="o">=</span> <span class="n">be32_to_cpu</span><span class="p">(</span><span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">app3</span> <span class="o">&amp;</span> <span class="mh">0xFFFF</span><span class="p">);</span>
			<span class="n">skb</span><span class="o">-&gt;</span><span class="n">ip_summed</span> <span class="o">=</span> <span class="n">CHECKSUM_COMPLETE</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">netif_rx</span><span class="p">(</span><span class="n">skb</span><span class="p">);</span>

		<span class="n">size</span> <span class="o">+=</span> <span class="n">length</span><span class="p">;</span>
		<span class="n">packets</span><span class="o">++</span><span class="p">;</span>

		<span class="n">new_skb</span> <span class="o">=</span> <span class="n">netdev_alloc_skb_ip_align</span><span class="p">(</span><span class="n">ndev</span><span class="p">,</span> <span class="n">lp</span><span class="o">-&gt;</span><span class="n">max_frm_size</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">new_skb</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;no memory for new sk_buff</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">phys</span> <span class="o">=</span> <span class="n">dma_map_single</span><span class="p">(</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span><span class="p">,</span> <span class="n">new_skb</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">,</span>
					     <span class="n">lp</span><span class="o">-&gt;</span><span class="n">max_frm_size</span><span class="p">,</span>
					     <span class="n">DMA_FROM_DEVICE</span><span class="p">);</span>
		<span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">cntrl</span> <span class="o">=</span> <span class="n">lp</span><span class="o">-&gt;</span><span class="n">max_frm_size</span><span class="p">;</span>
		<span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">sw_id_offset</span> <span class="o">=</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="n">new_skb</span><span class="p">;</span>

		<span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_ci</span> <span class="o">=</span> <span class="o">++</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_ci</span> <span class="o">%</span> <span class="n">RX_BD_NUM</span><span class="p">;</span>
		<span class="n">cur_p</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_v</span><span class="p">[</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_ci</span><span class="p">];</span>
	<span class="p">}</span>

	<span class="n">ndev</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">rx_packets</span> <span class="o">+=</span> <span class="n">packets</span><span class="p">;</span>
	<span class="n">ndev</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">rx_bytes</span> <span class="o">+=</span> <span class="n">size</span><span class="p">;</span>

	<span class="n">axienet_dma_out32</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAXIDMA_RX_TDESC_OFFSET</span><span class="p">,</span> <span class="n">tail_p</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * axienet_tx_irq - Tx Done Isr.</span>
<span class="cm"> * @irq:	irq number</span>
<span class="cm"> * @_ndev:	net_device pointer</span>
<span class="cm"> *</span>
<span class="cm"> * returns: IRQ_HANDLED for all cases.</span>
<span class="cm"> *</span>
<span class="cm"> * This is the Axi DMA Tx done Isr. It invokes &quot;axienet_start_xmit_done&quot;</span>
<span class="cm"> * to complete the BD processing.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">axienet_tx_irq</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">_ndev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">cr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">status</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span> <span class="o">=</span> <span class="n">_ndev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">axienet_local</span> <span class="o">*</span><span class="n">lp</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>

	<span class="n">status</span> <span class="o">=</span> <span class="n">axienet_dma_in32</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAXIDMA_TX_SR_OFFSET</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">XAXIDMA_IRQ_IOC_MASK</span> <span class="o">|</span> <span class="n">XAXIDMA_IRQ_DELAY_MASK</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">axienet_start_xmit_done</span><span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">XAXIDMA_IRQ_ALL_MASK</span><span class="p">))</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;No interrupts asserted in Tx path&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">XAXIDMA_IRQ_ERROR_MASK</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;DMA Tx error 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">status</span><span class="p">);</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Current BD is at: 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_v</span><span class="p">[</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_ci</span><span class="p">]).</span><span class="n">phys</span><span class="p">);</span>

		<span class="n">cr</span> <span class="o">=</span> <span class="n">axienet_dma_in32</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAXIDMA_TX_CR_OFFSET</span><span class="p">);</span>
		<span class="cm">/* Disable coalesce, delay timer and error interrupts */</span>
		<span class="n">cr</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="o">~</span><span class="n">XAXIDMA_IRQ_ALL_MASK</span><span class="p">);</span>
		<span class="cm">/* Write to the Tx channel control register */</span>
		<span class="n">axienet_dma_out32</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAXIDMA_TX_CR_OFFSET</span><span class="p">,</span> <span class="n">cr</span><span class="p">);</span>

		<span class="n">cr</span> <span class="o">=</span> <span class="n">axienet_dma_in32</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAXIDMA_RX_CR_OFFSET</span><span class="p">);</span>
		<span class="cm">/* Disable coalesce, delay timer and error interrupts */</span>
		<span class="n">cr</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="o">~</span><span class="n">XAXIDMA_IRQ_ALL_MASK</span><span class="p">);</span>
		<span class="cm">/* Write to the Rx channel control register */</span>
		<span class="n">axienet_dma_out32</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAXIDMA_RX_CR_OFFSET</span><span class="p">,</span> <span class="n">cr</span><span class="p">);</span>

		<span class="n">tasklet_schedule</span><span class="p">(</span><span class="o">&amp;</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">dma_err_tasklet</span><span class="p">);</span>
	<span class="p">}</span>
<span class="nl">out:</span>
	<span class="n">axienet_dma_out32</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAXIDMA_TX_SR_OFFSET</span><span class="p">,</span> <span class="n">status</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * axienet_rx_irq - Rx Isr.</span>
<span class="cm"> * @irq:	irq number</span>
<span class="cm"> * @_ndev:	net_device pointer</span>
<span class="cm"> *</span>
<span class="cm"> * returns: IRQ_HANDLED for all cases.</span>
<span class="cm"> *</span>
<span class="cm"> * This is the Axi DMA Rx Isr. It invokes &quot;axienet_recv&quot; to complete the BD</span>
<span class="cm"> * processing.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">axienet_rx_irq</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">_ndev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">cr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">status</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span> <span class="o">=</span> <span class="n">_ndev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">axienet_local</span> <span class="o">*</span><span class="n">lp</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>

	<span class="n">status</span> <span class="o">=</span> <span class="n">axienet_dma_in32</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAXIDMA_RX_SR_OFFSET</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">XAXIDMA_IRQ_IOC_MASK</span> <span class="o">|</span> <span class="n">XAXIDMA_IRQ_DELAY_MASK</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">axienet_recv</span><span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">XAXIDMA_IRQ_ALL_MASK</span><span class="p">))</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;No interrupts asserted in Rx path&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">XAXIDMA_IRQ_ERROR_MASK</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;DMA Rx error 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">status</span><span class="p">);</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Current BD is at: 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_v</span><span class="p">[</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_ci</span><span class="p">]).</span><span class="n">phys</span><span class="p">);</span>

		<span class="n">cr</span> <span class="o">=</span> <span class="n">axienet_dma_in32</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAXIDMA_TX_CR_OFFSET</span><span class="p">);</span>
		<span class="cm">/* Disable coalesce, delay timer and error interrupts */</span>
		<span class="n">cr</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="o">~</span><span class="n">XAXIDMA_IRQ_ALL_MASK</span><span class="p">);</span>
		<span class="cm">/* Finally write to the Tx channel control register */</span>
		<span class="n">axienet_dma_out32</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAXIDMA_TX_CR_OFFSET</span><span class="p">,</span> <span class="n">cr</span><span class="p">);</span>

		<span class="n">cr</span> <span class="o">=</span> <span class="n">axienet_dma_in32</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAXIDMA_RX_CR_OFFSET</span><span class="p">);</span>
		<span class="cm">/* Disable coalesce, delay timer and error interrupts */</span>
		<span class="n">cr</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="o">~</span><span class="n">XAXIDMA_IRQ_ALL_MASK</span><span class="p">);</span>
		<span class="cm">/* write to the Rx channel control register */</span>
		<span class="n">axienet_dma_out32</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAXIDMA_RX_CR_OFFSET</span><span class="p">,</span> <span class="n">cr</span><span class="p">);</span>

		<span class="n">tasklet_schedule</span><span class="p">(</span><span class="o">&amp;</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">dma_err_tasklet</span><span class="p">);</span>
	<span class="p">}</span>
<span class="nl">out:</span>
	<span class="n">axienet_dma_out32</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAXIDMA_RX_SR_OFFSET</span><span class="p">,</span> <span class="n">status</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * axienet_open - Driver open routine.</span>
<span class="cm"> * @ndev:	Pointer to net_device structure</span>
<span class="cm"> *</span>
<span class="cm"> * returns: 0, on success.</span>
<span class="cm"> *	    -ENODEV, if PHY cannot be connected to</span>
<span class="cm"> *	    non-zero error value on failure</span>
<span class="cm"> *</span>
<span class="cm"> * This is the driver open routine. It calls phy_start to start the PHY device.</span>
<span class="cm"> * It also allocates interrupt service routines, enables the interrupt lines</span>
<span class="cm"> * and ISR handling. Axi Ethernet core is reset through Axi DMA core. Buffer</span>
<span class="cm"> * descriptors are initialized.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">axienet_open</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">,</span> <span class="n">mdio_mcreg</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">axienet_local</span> <span class="o">*</span><span class="n">lp</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;axienet_open()</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">mdio_mcreg</span> <span class="o">=</span> <span class="n">axienet_ior</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_MDIO_MC_OFFSET</span><span class="p">);</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">axienet_mdio_wait_until_ready</span><span class="p">(</span><span class="n">lp</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="cm">/* Disable the MDIO interface till Axi Ethernet Reset is completed.</span>
<span class="cm">	 * When we do an Axi Ethernet reset, it resets the complete core</span>
<span class="cm">	 * including the MDIO. If MDIO is not disabled when the reset</span>
<span class="cm">	 * process is started, MDIO will be broken afterwards. */</span>
	<span class="n">axienet_iow</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_MDIO_MC_OFFSET</span><span class="p">,</span>
		    <span class="p">(</span><span class="n">mdio_mcreg</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">XAE_MDIO_MC_MDIOEN_MASK</span><span class="p">)));</span>
	<span class="n">axienet_device_reset</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="cm">/* Enable the MDIO */</span>
	<span class="n">axienet_iow</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_MDIO_MC_OFFSET</span><span class="p">,</span> <span class="n">mdio_mcreg</span><span class="p">);</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">axienet_mdio_wait_until_ready</span><span class="p">(</span><span class="n">lp</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">phy_node</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">lp</span><span class="o">-&gt;</span><span class="n">phy_dev</span> <span class="o">=</span> <span class="n">of_phy_connect</span><span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="p">,</span> <span class="n">lp</span><span class="o">-&gt;</span><span class="n">phy_node</span><span class="p">,</span>
					     <span class="n">axienet_adjust_link</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
					     <span class="n">PHY_INTERFACE_MODE_GMII</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">phy_dev</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;of_phy_connect() failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">phy_start</span><span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">phy_dev</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Enable interrupts for Axi DMA Tx */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_irq</span><span class="p">,</span> <span class="n">axienet_tx_irq</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ndev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">ndev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">err_tx_irq</span><span class="p">;</span>
	<span class="cm">/* Enable interrupts for Axi DMA Rx */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_irq</span><span class="p">,</span> <span class="n">axienet_rx_irq</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ndev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">ndev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">err_rx_irq</span><span class="p">;</span>
	<span class="cm">/* Enable tasklets for Axi DMA error handling */</span>
	<span class="n">tasklet_enable</span><span class="p">(</span><span class="o">&amp;</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">dma_err_tasklet</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">err_rx_irq:</span>
	<span class="n">free_irq</span><span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_irq</span><span class="p">,</span> <span class="n">ndev</span><span class="p">);</span>
<span class="nl">err_tx_irq:</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">phy_dev</span><span class="p">)</span>
		<span class="n">phy_disconnect</span><span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">phy_dev</span><span class="p">);</span>
	<span class="n">lp</span><span class="o">-&gt;</span><span class="n">phy_dev</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">dev_err</span><span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;request_irq() failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * axienet_stop - Driver stop routine.</span>
<span class="cm"> * @ndev:	Pointer to net_device structure</span>
<span class="cm"> *</span>
<span class="cm"> * returns: 0, on success.</span>
<span class="cm"> *</span>
<span class="cm"> * This is the driver stop routine. It calls phy_disconnect to stop the PHY</span>
<span class="cm"> * device. It also removes the interrupt handlers and disables the interrupts.</span>
<span class="cm"> * The Axi DMA Tx/Rx BDs are released.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">axienet_stop</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">cr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">axienet_local</span> <span class="o">*</span><span class="n">lp</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;axienet_close()</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">cr</span> <span class="o">=</span> <span class="n">axienet_dma_in32</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAXIDMA_RX_CR_OFFSET</span><span class="p">);</span>
	<span class="n">axienet_dma_out32</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAXIDMA_RX_CR_OFFSET</span><span class="p">,</span>
			  <span class="n">cr</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">XAXIDMA_CR_RUNSTOP_MASK</span><span class="p">));</span>
	<span class="n">cr</span> <span class="o">=</span> <span class="n">axienet_dma_in32</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAXIDMA_TX_CR_OFFSET</span><span class="p">);</span>
	<span class="n">axienet_dma_out32</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAXIDMA_TX_CR_OFFSET</span><span class="p">,</span>
			  <span class="n">cr</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">XAXIDMA_CR_RUNSTOP_MASK</span><span class="p">));</span>
	<span class="n">axienet_setoptions</span><span class="p">(</span><span class="n">ndev</span><span class="p">,</span> <span class="n">lp</span><span class="o">-&gt;</span><span class="n">options</span> <span class="o">&amp;</span>
			   <span class="o">~</span><span class="p">(</span><span class="n">XAE_OPTION_TXEN</span> <span class="o">|</span> <span class="n">XAE_OPTION_RXEN</span><span class="p">));</span>

	<span class="n">tasklet_disable</span><span class="p">(</span><span class="o">&amp;</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">dma_err_tasklet</span><span class="p">);</span>

	<span class="n">free_irq</span><span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_irq</span><span class="p">,</span> <span class="n">ndev</span><span class="p">);</span>
	<span class="n">free_irq</span><span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_irq</span><span class="p">,</span> <span class="n">ndev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">phy_dev</span><span class="p">)</span>
		<span class="n">phy_disconnect</span><span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">phy_dev</span><span class="p">);</span>
	<span class="n">lp</span><span class="o">-&gt;</span><span class="n">phy_dev</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="n">axienet_dma_bd_release</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * axienet_change_mtu - Driver change mtu routine.</span>
<span class="cm"> * @ndev:	Pointer to net_device structure</span>
<span class="cm"> * @new_mtu:	New mtu value to be applied</span>
<span class="cm"> *</span>
<span class="cm"> * returns: Always returns 0 (success).</span>
<span class="cm"> *</span>
<span class="cm"> * This is the change mtu driver routine. It checks if the Axi Ethernet</span>
<span class="cm"> * hardware supports jumbo frames before changing the mtu. This can be</span>
<span class="cm"> * called only when the device is not up.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">axienet_change_mtu</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">new_mtu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">axienet_local</span> <span class="o">*</span><span class="n">lp</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">netif_running</span><span class="p">(</span><span class="n">ndev</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">jumbo_support</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">new_mtu</span> <span class="o">&gt;</span> <span class="n">XAE_JUMBO_MTU</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">new_mtu</span> <span class="o">&lt;</span> <span class="mi">64</span><span class="p">))</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="n">ndev</span><span class="o">-&gt;</span><span class="n">mtu</span> <span class="o">=</span> <span class="n">new_mtu</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">new_mtu</span> <span class="o">&gt;</span> <span class="n">XAE_MTU</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">new_mtu</span> <span class="o">&lt;</span> <span class="mi">64</span><span class="p">))</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="n">ndev</span><span class="o">-&gt;</span><span class="n">mtu</span> <span class="o">=</span> <span class="n">new_mtu</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_NET_POLL_CONTROLLER</span>
<span class="cm">/**</span>
<span class="cm"> * axienet_poll_controller - Axi Ethernet poll mechanism.</span>
<span class="cm"> * @ndev:	Pointer to net_device structure</span>
<span class="cm"> *</span>
<span class="cm"> * This implements Rx/Tx ISR poll mechanisms. The interrupts are disabled prior</span>
<span class="cm"> * to polling the ISRs and are enabled back after the polling is done.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">axienet_poll_controller</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">axienet_local</span> <span class="o">*</span><span class="n">lp</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="n">disable_irq</span><span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_irq</span><span class="p">);</span>
	<span class="n">disable_irq</span><span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_irq</span><span class="p">);</span>
	<span class="n">axienet_rx_irq</span><span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_irq</span><span class="p">,</span> <span class="n">ndev</span><span class="p">);</span>
	<span class="n">axienet_tx_irq</span><span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_irq</span><span class="p">,</span> <span class="n">ndev</span><span class="p">);</span>
	<span class="n">enable_irq</span><span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_irq</span><span class="p">);</span>
	<span class="n">enable_irq</span><span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_irq</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">net_device_ops</span> <span class="n">axienet_netdev_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ndo_open</span> <span class="o">=</span> <span class="n">axienet_open</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ndo_stop</span> <span class="o">=</span> <span class="n">axienet_stop</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ndo_start_xmit</span> <span class="o">=</span> <span class="n">axienet_start_xmit</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ndo_change_mtu</span>	<span class="o">=</span> <span class="n">axienet_change_mtu</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ndo_set_mac_address</span> <span class="o">=</span> <span class="n">netdev_set_mac_address</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ndo_validate_addr</span> <span class="o">=</span> <span class="n">eth_validate_addr</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ndo_set_rx_mode</span> <span class="o">=</span> <span class="n">axienet_set_multicast_list</span><span class="p">,</span>
<span class="cp">#ifdef CONFIG_NET_POLL_CONTROLLER</span>
	<span class="p">.</span><span class="n">ndo_poll_controller</span> <span class="o">=</span> <span class="n">axienet_poll_controller</span><span class="p">,</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> * axienet_ethtools_get_settings - Get Axi Ethernet settings related to PHY.</span>
<span class="cm"> * @ndev:	Pointer to net_device structure</span>
<span class="cm"> * @ecmd:	Pointer to ethtool_cmd structure</span>
<span class="cm"> *</span>
<span class="cm"> * This implements ethtool command for getting PHY settings. If PHY could</span>
<span class="cm"> * not be found, the function returns -ENODEV. This function calls the</span>
<span class="cm"> * relevant PHY ethtool API to get the PHY settings.</span>
<span class="cm"> * Issue &quot;ethtool ethX&quot; under linux prompt to execute this function.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">axienet_ethtools_get_settings</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">,</span>
					 <span class="k">struct</span> <span class="n">ethtool_cmd</span> <span class="o">*</span><span class="n">ecmd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">axienet_local</span> <span class="o">*</span><span class="n">lp</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">phy_device</span> <span class="o">*</span><span class="n">phydev</span> <span class="o">=</span> <span class="n">lp</span><span class="o">-&gt;</span><span class="n">phy_dev</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">phydev</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">phy_ethtool_gset</span><span class="p">(</span><span class="n">phydev</span><span class="p">,</span> <span class="n">ecmd</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * axienet_ethtools_set_settings - Set PHY settings as passed in the argument.</span>
<span class="cm"> * @ndev:	Pointer to net_device structure</span>
<span class="cm"> * @ecmd:	Pointer to ethtool_cmd structure</span>
<span class="cm"> *</span>
<span class="cm"> * This implements ethtool command for setting various PHY settings. If PHY</span>
<span class="cm"> * could not be found, the function returns -ENODEV. This function calls the</span>
<span class="cm"> * relevant PHY ethtool API to set the PHY.</span>
<span class="cm"> * Issue e.g. &quot;ethtool -s ethX speed 1000&quot; under linux prompt to execute this</span>
<span class="cm"> * function.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">axienet_ethtools_set_settings</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">,</span>
					 <span class="k">struct</span> <span class="n">ethtool_cmd</span> <span class="o">*</span><span class="n">ecmd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">axienet_local</span> <span class="o">*</span><span class="n">lp</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">phy_device</span> <span class="o">*</span><span class="n">phydev</span> <span class="o">=</span> <span class="n">lp</span><span class="o">-&gt;</span><span class="n">phy_dev</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">phydev</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">phy_ethtool_sset</span><span class="p">(</span><span class="n">phydev</span><span class="p">,</span> <span class="n">ecmd</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * axienet_ethtools_get_drvinfo - Get various Axi Ethernet driver information.</span>
<span class="cm"> * @ndev:	Pointer to net_device structure</span>
<span class="cm"> * @ed:		Pointer to ethtool_drvinfo structure</span>
<span class="cm"> *</span>
<span class="cm"> * This implements ethtool command for getting the driver information.</span>
<span class="cm"> * Issue &quot;ethtool -i ethX&quot; under linux prompt to execute this function.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">axienet_ethtools_get_drvinfo</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">,</span>
					 <span class="k">struct</span> <span class="n">ethtool_drvinfo</span> <span class="o">*</span><span class="n">ed</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">memset</span><span class="p">(</span><span class="n">ed</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">ethtool_drvinfo</span><span class="p">));</span>
	<span class="n">strcpy</span><span class="p">(</span><span class="n">ed</span><span class="o">-&gt;</span><span class="n">driver</span><span class="p">,</span> <span class="n">DRIVER_NAME</span><span class="p">);</span>
	<span class="n">strcpy</span><span class="p">(</span><span class="n">ed</span><span class="o">-&gt;</span><span class="n">version</span><span class="p">,</span> <span class="n">DRIVER_VERSION</span><span class="p">);</span>
	<span class="n">ed</span><span class="o">-&gt;</span><span class="n">regdump_len</span> <span class="o">=</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="o">*</span> <span class="n">AXIENET_REGS_N</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * axienet_ethtools_get_regs_len - Get the total regs length present in the</span>
<span class="cm"> *				   AxiEthernet core.</span>
<span class="cm"> * @ndev:	Pointer to net_device structure</span>
<span class="cm"> *</span>
<span class="cm"> * This implements ethtool command for getting the total register length</span>
<span class="cm"> * information.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">axienet_ethtools_get_regs_len</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="o">*</span> <span class="n">AXIENET_REGS_N</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * axienet_ethtools_get_regs - Dump the contents of all registers present</span>
<span class="cm"> *			       in AxiEthernet core.</span>
<span class="cm"> * @ndev:	Pointer to net_device structure</span>
<span class="cm"> * @regs:	Pointer to ethtool_regs structure</span>
<span class="cm"> * @ret:	Void pointer used to return the contents of the registers.</span>
<span class="cm"> *</span>
<span class="cm"> * This implements ethtool command for getting the Axi Ethernet register dump.</span>
<span class="cm"> * Issue &quot;ethtool -d ethX&quot; to execute this function.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">axienet_ethtools_get_regs</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">,</span>
				      <span class="k">struct</span> <span class="n">ethtool_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">ret</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="o">*</span><span class="n">data</span> <span class="o">=</span> <span class="p">(</span><span class="n">u32</span> <span class="o">*</span><span class="p">)</span> <span class="n">ret</span><span class="p">;</span>
	<span class="kt">size_t</span> <span class="n">len</span> <span class="o">=</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="o">*</span> <span class="n">AXIENET_REGS_N</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">axienet_local</span> <span class="o">*</span><span class="n">lp</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>

	<span class="n">regs</span><span class="o">-&gt;</span><span class="n">version</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">regs</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">=</span> <span class="n">len</span><span class="p">;</span>

	<span class="n">memset</span><span class="p">(</span><span class="n">data</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">len</span><span class="p">);</span>
	<span class="n">data</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">axienet_ior</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_RAF_OFFSET</span><span class="p">);</span>
	<span class="n">data</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">axienet_ior</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_TPF_OFFSET</span><span class="p">);</span>
	<span class="n">data</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">axienet_ior</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_IFGP_OFFSET</span><span class="p">);</span>
	<span class="n">data</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="n">axienet_ior</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_IS_OFFSET</span><span class="p">);</span>
	<span class="n">data</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="n">axienet_ior</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_IP_OFFSET</span><span class="p">);</span>
	<span class="n">data</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="n">axienet_ior</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_IE_OFFSET</span><span class="p">);</span>
	<span class="n">data</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="n">axienet_ior</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_TTAG_OFFSET</span><span class="p">);</span>
	<span class="n">data</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span> <span class="n">axienet_ior</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_RTAG_OFFSET</span><span class="p">);</span>
	<span class="n">data</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="n">axienet_ior</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_UAWL_OFFSET</span><span class="p">);</span>
	<span class="n">data</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span> <span class="o">=</span> <span class="n">axienet_ior</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_UAWU_OFFSET</span><span class="p">);</span>
	<span class="n">data</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span> <span class="o">=</span> <span class="n">axienet_ior</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_TPID0_OFFSET</span><span class="p">);</span>
	<span class="n">data</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span> <span class="o">=</span> <span class="n">axienet_ior</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_TPID1_OFFSET</span><span class="p">);</span>
	<span class="n">data</span><span class="p">[</span><span class="mi">12</span><span class="p">]</span> <span class="o">=</span> <span class="n">axienet_ior</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_PPST_OFFSET</span><span class="p">);</span>
	<span class="n">data</span><span class="p">[</span><span class="mi">13</span><span class="p">]</span> <span class="o">=</span> <span class="n">axienet_ior</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_RCW0_OFFSET</span><span class="p">);</span>
	<span class="n">data</span><span class="p">[</span><span class="mi">14</span><span class="p">]</span> <span class="o">=</span> <span class="n">axienet_ior</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_RCW1_OFFSET</span><span class="p">);</span>
	<span class="n">data</span><span class="p">[</span><span class="mi">15</span><span class="p">]</span> <span class="o">=</span> <span class="n">axienet_ior</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_TC_OFFSET</span><span class="p">);</span>
	<span class="n">data</span><span class="p">[</span><span class="mi">16</span><span class="p">]</span> <span class="o">=</span> <span class="n">axienet_ior</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_FCC_OFFSET</span><span class="p">);</span>
	<span class="n">data</span><span class="p">[</span><span class="mi">17</span><span class="p">]</span> <span class="o">=</span> <span class="n">axienet_ior</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_EMMC_OFFSET</span><span class="p">);</span>
	<span class="n">data</span><span class="p">[</span><span class="mi">18</span><span class="p">]</span> <span class="o">=</span> <span class="n">axienet_ior</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_PHYC_OFFSET</span><span class="p">);</span>
	<span class="n">data</span><span class="p">[</span><span class="mi">19</span><span class="p">]</span> <span class="o">=</span> <span class="n">axienet_ior</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_MDIO_MC_OFFSET</span><span class="p">);</span>
	<span class="n">data</span><span class="p">[</span><span class="mi">20</span><span class="p">]</span> <span class="o">=</span> <span class="n">axienet_ior</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_MDIO_MCR_OFFSET</span><span class="p">);</span>
	<span class="n">data</span><span class="p">[</span><span class="mi">21</span><span class="p">]</span> <span class="o">=</span> <span class="n">axienet_ior</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_MDIO_MWD_OFFSET</span><span class="p">);</span>
	<span class="n">data</span><span class="p">[</span><span class="mi">22</span><span class="p">]</span> <span class="o">=</span> <span class="n">axienet_ior</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_MDIO_MRD_OFFSET</span><span class="p">);</span>
	<span class="n">data</span><span class="p">[</span><span class="mi">23</span><span class="p">]</span> <span class="o">=</span> <span class="n">axienet_ior</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_MDIO_MIS_OFFSET</span><span class="p">);</span>
	<span class="n">data</span><span class="p">[</span><span class="mi">24</span><span class="p">]</span> <span class="o">=</span> <span class="n">axienet_ior</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_MDIO_MIP_OFFSET</span><span class="p">);</span>
	<span class="n">data</span><span class="p">[</span><span class="mi">25</span><span class="p">]</span> <span class="o">=</span> <span class="n">axienet_ior</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_MDIO_MIE_OFFSET</span><span class="p">);</span>
	<span class="n">data</span><span class="p">[</span><span class="mi">26</span><span class="p">]</span> <span class="o">=</span> <span class="n">axienet_ior</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_MDIO_MIC_OFFSET</span><span class="p">);</span>
	<span class="n">data</span><span class="p">[</span><span class="mi">27</span><span class="p">]</span> <span class="o">=</span> <span class="n">axienet_ior</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_UAW0_OFFSET</span><span class="p">);</span>
	<span class="n">data</span><span class="p">[</span><span class="mi">28</span><span class="p">]</span> <span class="o">=</span> <span class="n">axienet_ior</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_UAW1_OFFSET</span><span class="p">);</span>
	<span class="n">data</span><span class="p">[</span><span class="mi">29</span><span class="p">]</span> <span class="o">=</span> <span class="n">axienet_ior</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_FMI_OFFSET</span><span class="p">);</span>
	<span class="n">data</span><span class="p">[</span><span class="mi">30</span><span class="p">]</span> <span class="o">=</span> <span class="n">axienet_ior</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_AF0_OFFSET</span><span class="p">);</span>
	<span class="n">data</span><span class="p">[</span><span class="mi">31</span><span class="p">]</span> <span class="o">=</span> <span class="n">axienet_ior</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_AF1_OFFSET</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * axienet_ethtools_get_pauseparam - Get the pause parameter setting for</span>
<span class="cm"> *				     Tx and Rx paths.</span>
<span class="cm"> * @ndev:	Pointer to net_device structure</span>
<span class="cm"> * @epauseparm:	Pointer to ethtool_pauseparam structure.</span>
<span class="cm"> *</span>
<span class="cm"> * This implements ethtool command for getting axi ethernet pause frame</span>
<span class="cm"> * setting. Issue &quot;ethtool -a ethX&quot; to execute this function.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span>
<span class="nf">axienet_ethtools_get_pauseparam</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">ethtool_pauseparam</span> <span class="o">*</span><span class="n">epauseparm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">regval</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">axienet_local</span> <span class="o">*</span><span class="n">lp</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="n">epauseparm</span><span class="o">-&gt;</span><span class="n">autoneg</span>  <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">regval</span> <span class="o">=</span> <span class="n">axienet_ior</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_FCC_OFFSET</span><span class="p">);</span>
	<span class="n">epauseparm</span><span class="o">-&gt;</span><span class="n">tx_pause</span> <span class="o">=</span> <span class="n">regval</span> <span class="o">&amp;</span> <span class="n">XAE_FCC_FCTX_MASK</span><span class="p">;</span>
	<span class="n">epauseparm</span><span class="o">-&gt;</span><span class="n">rx_pause</span> <span class="o">=</span> <span class="n">regval</span> <span class="o">&amp;</span> <span class="n">XAE_FCC_FCRX_MASK</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * axienet_ethtools_set_pauseparam - Set device pause parameter(flow control)</span>
<span class="cm"> *				     settings.</span>
<span class="cm"> * @ndev:	Pointer to net_device structure</span>
<span class="cm"> * @epauseparam:Pointer to ethtool_pauseparam structure</span>
<span class="cm"> *</span>
<span class="cm"> * This implements ethtool command for enabling flow control on Rx and Tx</span>
<span class="cm"> * paths. Issue &quot;ethtool -A ethX tx on|off&quot; under linux prompt to execute this</span>
<span class="cm"> * function.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span>
<span class="nf">axienet_ethtools_set_pauseparam</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">ethtool_pauseparam</span> <span class="o">*</span><span class="n">epauseparm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">regval</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">axienet_local</span> <span class="o">*</span><span class="n">lp</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">netif_running</span><span class="p">(</span><span class="n">ndev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span>	<span class="s">&quot;%s: Please stop netif before applying &quot;</span>
		       <span class="s">&quot;configruation</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ndev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EFAULT</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">regval</span> <span class="o">=</span> <span class="n">axienet_ior</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_FCC_OFFSET</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">epauseparm</span><span class="o">-&gt;</span><span class="n">tx_pause</span><span class="p">)</span>
		<span class="n">regval</span> <span class="o">|=</span> <span class="n">XAE_FCC_FCTX_MASK</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">regval</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">XAE_FCC_FCTX_MASK</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">epauseparm</span><span class="o">-&gt;</span><span class="n">rx_pause</span><span class="p">)</span>
		<span class="n">regval</span> <span class="o">|=</span> <span class="n">XAE_FCC_FCRX_MASK</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">regval</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">XAE_FCC_FCRX_MASK</span><span class="p">;</span>
	<span class="n">axienet_iow</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_FCC_OFFSET</span><span class="p">,</span> <span class="n">regval</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * axienet_ethtools_get_coalesce - Get DMA interrupt coalescing count.</span>
<span class="cm"> * @ndev:	Pointer to net_device structure</span>
<span class="cm"> * @ecoalesce:	Pointer to ethtool_coalesce structure</span>
<span class="cm"> *</span>
<span class="cm"> * This implements ethtool command for getting the DMA interrupt coalescing</span>
<span class="cm"> * count on Tx and Rx paths. Issue &quot;ethtool -c ethX&quot; under linux prompt to</span>
<span class="cm"> * execute this function.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">axienet_ethtools_get_coalesce</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">,</span>
					 <span class="k">struct</span> <span class="n">ethtool_coalesce</span> <span class="o">*</span><span class="n">ecoalesce</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">regval</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">axienet_local</span> <span class="o">*</span><span class="n">lp</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="n">regval</span> <span class="o">=</span> <span class="n">axienet_dma_in32</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAXIDMA_RX_CR_OFFSET</span><span class="p">);</span>
	<span class="n">ecoalesce</span><span class="o">-&gt;</span><span class="n">rx_max_coalesced_frames</span> <span class="o">=</span> <span class="p">(</span><span class="n">regval</span> <span class="o">&amp;</span> <span class="n">XAXIDMA_COALESCE_MASK</span><span class="p">)</span>
					     <span class="o">&gt;&gt;</span> <span class="n">XAXIDMA_COALESCE_SHIFT</span><span class="p">;</span>
	<span class="n">regval</span> <span class="o">=</span> <span class="n">axienet_dma_in32</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAXIDMA_TX_CR_OFFSET</span><span class="p">);</span>
	<span class="n">ecoalesce</span><span class="o">-&gt;</span><span class="n">tx_max_coalesced_frames</span> <span class="o">=</span> <span class="p">(</span><span class="n">regval</span> <span class="o">&amp;</span> <span class="n">XAXIDMA_COALESCE_MASK</span><span class="p">)</span>
					     <span class="o">&gt;&gt;</span> <span class="n">XAXIDMA_COALESCE_SHIFT</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * axienet_ethtools_set_coalesce - Set DMA interrupt coalescing count.</span>
<span class="cm"> * @ndev:	Pointer to net_device structure</span>
<span class="cm"> * @ecoalesce:	Pointer to ethtool_coalesce structure</span>
<span class="cm"> *</span>
<span class="cm"> * This implements ethtool command for setting the DMA interrupt coalescing</span>
<span class="cm"> * count on Tx and Rx paths. Issue &quot;ethtool -C ethX rx-frames 5&quot; under linux</span>
<span class="cm"> * prompt to execute this function.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">axienet_ethtools_set_coalesce</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">,</span>
					 <span class="k">struct</span> <span class="n">ethtool_coalesce</span> <span class="o">*</span><span class="n">ecoalesce</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">axienet_local</span> <span class="o">*</span><span class="n">lp</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">netif_running</span><span class="p">(</span><span class="n">ndev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span>	<span class="s">&quot;%s: Please stop netif before applying &quot;</span>
		       <span class="s">&quot;configruation</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ndev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EFAULT</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">ecoalesce</span><span class="o">-&gt;</span><span class="n">rx_coalesce_usecs</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">ecoalesce</span><span class="o">-&gt;</span><span class="n">rx_coalesce_usecs_irq</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">ecoalesce</span><span class="o">-&gt;</span><span class="n">rx_max_coalesced_frames_irq</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">ecoalesce</span><span class="o">-&gt;</span><span class="n">tx_coalesce_usecs</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">ecoalesce</span><span class="o">-&gt;</span><span class="n">tx_coalesce_usecs_irq</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">ecoalesce</span><span class="o">-&gt;</span><span class="n">tx_max_coalesced_frames_irq</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">ecoalesce</span><span class="o">-&gt;</span><span class="n">stats_block_coalesce_usecs</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">ecoalesce</span><span class="o">-&gt;</span><span class="n">use_adaptive_rx_coalesce</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">ecoalesce</span><span class="o">-&gt;</span><span class="n">use_adaptive_tx_coalesce</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">ecoalesce</span><span class="o">-&gt;</span><span class="n">pkt_rate_low</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">ecoalesce</span><span class="o">-&gt;</span><span class="n">rx_coalesce_usecs_low</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">ecoalesce</span><span class="o">-&gt;</span><span class="n">rx_max_coalesced_frames_low</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">ecoalesce</span><span class="o">-&gt;</span><span class="n">tx_coalesce_usecs_low</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">ecoalesce</span><span class="o">-&gt;</span><span class="n">tx_max_coalesced_frames_low</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">ecoalesce</span><span class="o">-&gt;</span><span class="n">pkt_rate_high</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">ecoalesce</span><span class="o">-&gt;</span><span class="n">rx_coalesce_usecs_high</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">ecoalesce</span><span class="o">-&gt;</span><span class="n">rx_max_coalesced_frames_high</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">ecoalesce</span><span class="o">-&gt;</span><span class="n">tx_coalesce_usecs_high</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">ecoalesce</span><span class="o">-&gt;</span><span class="n">tx_max_coalesced_frames_high</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">ecoalesce</span><span class="o">-&gt;</span><span class="n">rate_sample_interval</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EOPNOTSUPP</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ecoalesce</span><span class="o">-&gt;</span><span class="n">rx_max_coalesced_frames</span><span class="p">)</span>
		<span class="n">lp</span><span class="o">-&gt;</span><span class="n">coalesce_count_rx</span> <span class="o">=</span> <span class="n">ecoalesce</span><span class="o">-&gt;</span><span class="n">rx_max_coalesced_frames</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ecoalesce</span><span class="o">-&gt;</span><span class="n">tx_max_coalesced_frames</span><span class="p">)</span>
		<span class="n">lp</span><span class="o">-&gt;</span><span class="n">coalesce_count_tx</span> <span class="o">=</span> <span class="n">ecoalesce</span><span class="o">-&gt;</span><span class="n">tx_max_coalesced_frames</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">ethtool_ops</span> <span class="n">axienet_ethtool_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">get_settings</span>   <span class="o">=</span> <span class="n">axienet_ethtools_get_settings</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_settings</span>   <span class="o">=</span> <span class="n">axienet_ethtools_set_settings</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_drvinfo</span>    <span class="o">=</span> <span class="n">axienet_ethtools_get_drvinfo</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_regs_len</span>   <span class="o">=</span> <span class="n">axienet_ethtools_get_regs_len</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_regs</span>       <span class="o">=</span> <span class="n">axienet_ethtools_get_regs</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_link</span>       <span class="o">=</span> <span class="n">ethtool_op_get_link</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_pauseparam</span> <span class="o">=</span> <span class="n">axienet_ethtools_get_pauseparam</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_pauseparam</span> <span class="o">=</span> <span class="n">axienet_ethtools_set_pauseparam</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_coalesce</span>   <span class="o">=</span> <span class="n">axienet_ethtools_get_coalesce</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_coalesce</span>   <span class="o">=</span> <span class="n">axienet_ethtools_set_coalesce</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> * axienet_dma_err_handler - Tasklet handler for Axi DMA Error</span>
<span class="cm"> * @data:	Data passed</span>
<span class="cm"> *</span>
<span class="cm"> * Resets the Axi DMA and Axi Ethernet devices, and reconfigures the</span>
<span class="cm"> * Tx/Rx BDs.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">axienet_dma_err_handler</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">axienet_status</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cr</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">mdio_mcreg</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">axienet_local</span> <span class="o">*</span><span class="n">lp</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">axienet_local</span> <span class="o">*</span><span class="p">)</span> <span class="n">data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span> <span class="o">=</span> <span class="n">lp</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">axidma_bd</span> <span class="o">*</span><span class="n">cur_p</span><span class="p">;</span>

	<span class="n">axienet_setoptions</span><span class="p">(</span><span class="n">ndev</span><span class="p">,</span> <span class="n">lp</span><span class="o">-&gt;</span><span class="n">options</span> <span class="o">&amp;</span>
			   <span class="o">~</span><span class="p">(</span><span class="n">XAE_OPTION_TXEN</span> <span class="o">|</span> <span class="n">XAE_OPTION_RXEN</span><span class="p">));</span>
	<span class="n">mdio_mcreg</span> <span class="o">=</span> <span class="n">axienet_ior</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_MDIO_MC_OFFSET</span><span class="p">);</span>
	<span class="n">axienet_mdio_wait_until_ready</span><span class="p">(</span><span class="n">lp</span><span class="p">);</span>
	<span class="cm">/* Disable the MDIO interface till Axi Ethernet Reset is completed.</span>
<span class="cm">	 * When we do an Axi Ethernet reset, it resets the complete core</span>
<span class="cm">	 * including the MDIO. So if MDIO is not disabled when the reset</span>
<span class="cm">	 * process is started, MDIO will be broken afterwards. */</span>
	<span class="n">axienet_iow</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_MDIO_MC_OFFSET</span><span class="p">,</span> <span class="p">(</span><span class="n">mdio_mcreg</span> <span class="o">&amp;</span>
		    <span class="o">~</span><span class="n">XAE_MDIO_MC_MDIOEN_MASK</span><span class="p">));</span>

	<span class="n">__axienet_device_reset</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">XAXIDMA_TX_CR_OFFSET</span><span class="p">);</span>
	<span class="n">__axienet_device_reset</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">XAXIDMA_RX_CR_OFFSET</span><span class="p">);</span>

	<span class="n">axienet_iow</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_MDIO_MC_OFFSET</span><span class="p">,</span> <span class="n">mdio_mcreg</span><span class="p">);</span>
	<span class="n">axienet_mdio_wait_until_ready</span><span class="p">(</span><span class="n">lp</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">TX_BD_NUM</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">cur_p</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_v</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">phys</span><span class="p">)</span>
			<span class="n">dma_unmap_single</span><span class="p">(</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span><span class="p">,</span> <span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">phys</span><span class="p">,</span>
					 <span class="p">(</span><span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">cntrl</span> <span class="o">&amp;</span>
					  <span class="n">XAXIDMA_BD_CTRL_LENGTH_MASK</span><span class="p">),</span>
					 <span class="n">DMA_TO_DEVICE</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">app4</span><span class="p">)</span>
			<span class="n">dev_kfree_skb_irq</span><span class="p">((</span><span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="p">)</span> <span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">app4</span><span class="p">);</span>
		<span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">phys</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">cntrl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">app0</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">app1</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">app2</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">app3</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">app4</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">sw_id_offset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">RX_BD_NUM</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">cur_p</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_v</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">app0</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">app1</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">app2</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">app3</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">app4</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_ci</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_tail</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_ci</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Start updating the Rx channel control register */</span>
	<span class="n">cr</span> <span class="o">=</span> <span class="n">axienet_dma_in32</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAXIDMA_RX_CR_OFFSET</span><span class="p">);</span>
	<span class="cm">/* Update the interrupt coalesce count */</span>
	<span class="n">cr</span> <span class="o">=</span> <span class="p">((</span><span class="n">cr</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">XAXIDMA_COALESCE_MASK</span><span class="p">)</span> <span class="o">|</span>
	      <span class="p">(</span><span class="n">XAXIDMA_DFT_RX_THRESHOLD</span> <span class="o">&lt;&lt;</span> <span class="n">XAXIDMA_COALESCE_SHIFT</span><span class="p">));</span>
	<span class="cm">/* Update the delay timer count */</span>
	<span class="n">cr</span> <span class="o">=</span> <span class="p">((</span><span class="n">cr</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">XAXIDMA_DELAY_MASK</span><span class="p">)</span> <span class="o">|</span>
	      <span class="p">(</span><span class="n">XAXIDMA_DFT_RX_WAITBOUND</span> <span class="o">&lt;&lt;</span> <span class="n">XAXIDMA_DELAY_SHIFT</span><span class="p">));</span>
	<span class="cm">/* Enable coalesce, delay timer and error interrupts */</span>
	<span class="n">cr</span> <span class="o">|=</span> <span class="n">XAXIDMA_IRQ_ALL_MASK</span><span class="p">;</span>
	<span class="cm">/* Finally write to the Rx channel control register */</span>
	<span class="n">axienet_dma_out32</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAXIDMA_RX_CR_OFFSET</span><span class="p">,</span> <span class="n">cr</span><span class="p">);</span>

	<span class="cm">/* Start updating the Tx channel control register */</span>
	<span class="n">cr</span> <span class="o">=</span> <span class="n">axienet_dma_in32</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAXIDMA_TX_CR_OFFSET</span><span class="p">);</span>
	<span class="cm">/* Update the interrupt coalesce count */</span>
	<span class="n">cr</span> <span class="o">=</span> <span class="p">(((</span><span class="n">cr</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">XAXIDMA_COALESCE_MASK</span><span class="p">))</span> <span class="o">|</span>
	      <span class="p">(</span><span class="n">XAXIDMA_DFT_TX_THRESHOLD</span> <span class="o">&lt;&lt;</span> <span class="n">XAXIDMA_COALESCE_SHIFT</span><span class="p">));</span>
	<span class="cm">/* Update the delay timer count */</span>
	<span class="n">cr</span> <span class="o">=</span> <span class="p">(((</span><span class="n">cr</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">XAXIDMA_DELAY_MASK</span><span class="p">))</span> <span class="o">|</span>
	      <span class="p">(</span><span class="n">XAXIDMA_DFT_TX_WAITBOUND</span> <span class="o">&lt;&lt;</span> <span class="n">XAXIDMA_DELAY_SHIFT</span><span class="p">));</span>
	<span class="cm">/* Enable coalesce, delay timer and error interrupts */</span>
	<span class="n">cr</span> <span class="o">|=</span> <span class="n">XAXIDMA_IRQ_ALL_MASK</span><span class="p">;</span>
	<span class="cm">/* Finally write to the Tx channel control register */</span>
	<span class="n">axienet_dma_out32</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAXIDMA_TX_CR_OFFSET</span><span class="p">,</span> <span class="n">cr</span><span class="p">);</span>

	<span class="cm">/* Populate the tail pointer and bring the Rx Axi DMA engine out of</span>
<span class="cm">	 * halted state. This will make the Rx side ready for reception.*/</span>
	<span class="n">axienet_dma_out32</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAXIDMA_RX_CDESC_OFFSET</span><span class="p">,</span> <span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_p</span><span class="p">);</span>
	<span class="n">cr</span> <span class="o">=</span> <span class="n">axienet_dma_in32</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAXIDMA_RX_CR_OFFSET</span><span class="p">);</span>
	<span class="n">axienet_dma_out32</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAXIDMA_RX_CR_OFFSET</span><span class="p">,</span>
			  <span class="n">cr</span> <span class="o">|</span> <span class="n">XAXIDMA_CR_RUNSTOP_MASK</span><span class="p">);</span>
	<span class="n">axienet_dma_out32</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAXIDMA_RX_TDESC_OFFSET</span><span class="p">,</span> <span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_p</span> <span class="o">+</span>
			  <span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_v</span><span class="p">)</span> <span class="o">*</span> <span class="p">(</span><span class="n">RX_BD_NUM</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)));</span>

	<span class="cm">/* Write to the RS (Run-stop) bit in the Tx channel control register.</span>
<span class="cm">	 * Tx channel is now ready to run. But only after we write to the</span>
<span class="cm">	 * tail pointer register that the Tx channel will start transmitting */</span>
	<span class="n">axienet_dma_out32</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAXIDMA_TX_CDESC_OFFSET</span><span class="p">,</span> <span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_p</span><span class="p">);</span>
	<span class="n">cr</span> <span class="o">=</span> <span class="n">axienet_dma_in32</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAXIDMA_TX_CR_OFFSET</span><span class="p">);</span>
	<span class="n">axienet_dma_out32</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAXIDMA_TX_CR_OFFSET</span><span class="p">,</span>
			  <span class="n">cr</span> <span class="o">|</span> <span class="n">XAXIDMA_CR_RUNSTOP_MASK</span><span class="p">);</span>

	<span class="n">axienet_status</span> <span class="o">=</span> <span class="n">axienet_ior</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_RCW1_OFFSET</span><span class="p">);</span>
	<span class="n">axienet_status</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">XAE_RCW1_RX_MASK</span><span class="p">;</span>
	<span class="n">axienet_iow</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_RCW1_OFFSET</span><span class="p">,</span> <span class="n">axienet_status</span><span class="p">);</span>

	<span class="n">axienet_status</span> <span class="o">=</span> <span class="n">axienet_ior</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_IP_OFFSET</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">axienet_status</span> <span class="o">&amp;</span> <span class="n">XAE_INT_RXRJECT_MASK</span><span class="p">)</span>
		<span class="n">axienet_iow</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_IS_OFFSET</span><span class="p">,</span> <span class="n">XAE_INT_RXRJECT_MASK</span><span class="p">);</span>
	<span class="n">axienet_iow</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_FCC_OFFSET</span><span class="p">,</span> <span class="n">XAE_FCC_FCRX_MASK</span><span class="p">);</span>

	<span class="cm">/* Sync default options with HW but leave receiver and</span>
<span class="cm">	 * transmitter disabled.*/</span>
	<span class="n">axienet_setoptions</span><span class="p">(</span><span class="n">ndev</span><span class="p">,</span> <span class="n">lp</span><span class="o">-&gt;</span><span class="n">options</span> <span class="o">&amp;</span>
			   <span class="o">~</span><span class="p">(</span><span class="n">XAE_OPTION_TXEN</span> <span class="o">|</span> <span class="n">XAE_OPTION_RXEN</span><span class="p">));</span>
	<span class="n">axienet_set_mac_address</span><span class="p">(</span><span class="n">ndev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">axienet_set_multicast_list</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="n">axienet_setoptions</span><span class="p">(</span><span class="n">ndev</span><span class="p">,</span> <span class="n">lp</span><span class="o">-&gt;</span><span class="n">options</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * axienet_of_probe - Axi Ethernet probe function.</span>
<span class="cm"> * @op:		Pointer to platform device structure.</span>
<span class="cm"> * @match:	Pointer to device id structure</span>
<span class="cm"> *</span>
<span class="cm"> * returns: 0, on success</span>
<span class="cm"> *	    Non-zero error value on failure.</span>
<span class="cm"> *</span>
<span class="cm"> * This is the probe routine for Axi Ethernet driver. This is called before</span>
<span class="cm"> * any other driver routines are invoked. It allocates and sets up the Ethernet</span>
<span class="cm"> * device. Parses through device tree and populates fields of</span>
<span class="cm"> * axienet_local. It registers the Ethernet device.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">axienet_of_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">op</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__be32</span> <span class="o">*</span><span class="n">p</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">size</span><span class="p">,</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">np</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">axienet_local</span> <span class="o">*</span><span class="n">lp</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">void</span> <span class="o">*</span><span class="n">addr</span><span class="p">;</span>

	<span class="n">ndev</span> <span class="o">=</span> <span class="n">alloc_etherdev</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">lp</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ndev</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">ether_setup</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="n">dev_set_drvdata</span><span class="p">(</span><span class="o">&amp;</span><span class="n">op</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">ndev</span><span class="p">);</span>

	<span class="n">SET_NETDEV_DEV</span><span class="p">(</span><span class="n">ndev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">op</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">ndev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">IFF_MULTICAST</span><span class="p">;</span>  <span class="cm">/* clear multicast */</span>
	<span class="n">ndev</span><span class="o">-&gt;</span><span class="n">features</span> <span class="o">=</span> <span class="n">NETIF_F_SG</span> <span class="o">|</span> <span class="n">NETIF_F_FRAGLIST</span><span class="p">;</span>
	<span class="n">ndev</span><span class="o">-&gt;</span><span class="n">netdev_ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">axienet_netdev_ops</span><span class="p">;</span>
	<span class="n">ndev</span><span class="o">-&gt;</span><span class="n">ethtool_ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">axienet_ethtool_ops</span><span class="p">;</span>

	<span class="n">lp</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="n">lp</span><span class="o">-&gt;</span><span class="n">ndev</span> <span class="o">=</span> <span class="n">ndev</span><span class="p">;</span>
	<span class="n">lp</span><span class="o">-&gt;</span><span class="n">dev</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">op</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="n">lp</span><span class="o">-&gt;</span><span class="n">options</span> <span class="o">=</span> <span class="n">XAE_OPTION_DEFAULTS</span><span class="p">;</span>
	<span class="cm">/* Map device registers */</span>
	<span class="n">lp</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">=</span> <span class="n">of_iomap</span><span class="p">(</span><span class="n">op</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">of_node</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">op</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;could not map Axi Ethernet regs.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">nodev</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* Setup checksum offload, but default to off if not specified */</span>
	<span class="n">lp</span><span class="o">-&gt;</span><span class="n">features</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">p</span> <span class="o">=</span> <span class="p">(</span><span class="n">__be32</span> <span class="o">*</span><span class="p">)</span> <span class="n">of_get_property</span><span class="p">(</span><span class="n">op</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">of_node</span><span class="p">,</span> <span class="s">&quot;xlnx,txcsum&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">be32_to_cpup</span><span class="p">(</span><span class="n">p</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">1</span>:
			<span class="n">lp</span><span class="o">-&gt;</span><span class="n">csum_offload_on_tx_path</span> <span class="o">=</span>
				<span class="n">XAE_FEATURE_PARTIAL_TX_CSUM</span><span class="p">;</span>
			<span class="n">lp</span><span class="o">-&gt;</span><span class="n">features</span> <span class="o">|=</span> <span class="n">XAE_FEATURE_PARTIAL_TX_CSUM</span><span class="p">;</span>
			<span class="cm">/* Can checksum TCP/UDP over IPv4. */</span>
			<span class="n">ndev</span><span class="o">-&gt;</span><span class="n">features</span> <span class="o">|=</span> <span class="n">NETIF_F_IP_CSUM</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">2</span>:
			<span class="n">lp</span><span class="o">-&gt;</span><span class="n">csum_offload_on_tx_path</span> <span class="o">=</span>
				<span class="n">XAE_FEATURE_FULL_TX_CSUM</span><span class="p">;</span>
			<span class="n">lp</span><span class="o">-&gt;</span><span class="n">features</span> <span class="o">|=</span> <span class="n">XAE_FEATURE_FULL_TX_CSUM</span><span class="p">;</span>
			<span class="cm">/* Can checksum TCP/UDP over IPv4. */</span>
			<span class="n">ndev</span><span class="o">-&gt;</span><span class="n">features</span> <span class="o">|=</span> <span class="n">NETIF_F_IP_CSUM</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">lp</span><span class="o">-&gt;</span><span class="n">csum_offload_on_tx_path</span> <span class="o">=</span> <span class="n">XAE_NO_CSUM_OFFLOAD</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">p</span> <span class="o">=</span> <span class="p">(</span><span class="n">__be32</span> <span class="o">*</span><span class="p">)</span> <span class="n">of_get_property</span><span class="p">(</span><span class="n">op</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">of_node</span><span class="p">,</span> <span class="s">&quot;xlnx,rxcsum&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">be32_to_cpup</span><span class="p">(</span><span class="n">p</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">1</span>:
			<span class="n">lp</span><span class="o">-&gt;</span><span class="n">csum_offload_on_rx_path</span> <span class="o">=</span>
				<span class="n">XAE_FEATURE_PARTIAL_RX_CSUM</span><span class="p">;</span>
			<span class="n">lp</span><span class="o">-&gt;</span><span class="n">features</span> <span class="o">|=</span> <span class="n">XAE_FEATURE_PARTIAL_RX_CSUM</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">2</span>:
			<span class="n">lp</span><span class="o">-&gt;</span><span class="n">csum_offload_on_rx_path</span> <span class="o">=</span>
				<span class="n">XAE_FEATURE_FULL_RX_CSUM</span><span class="p">;</span>
			<span class="n">lp</span><span class="o">-&gt;</span><span class="n">features</span> <span class="o">|=</span> <span class="n">XAE_FEATURE_FULL_RX_CSUM</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">lp</span><span class="o">-&gt;</span><span class="n">csum_offload_on_rx_path</span> <span class="o">=</span> <span class="n">XAE_NO_CSUM_OFFLOAD</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="cm">/* For supporting jumbo frames, the Axi Ethernet hardware must have</span>
<span class="cm">	 * a larger Rx/Tx Memory. Typically, the size must be more than or</span>
<span class="cm">	 * equal to 16384 bytes, so that we can enable jumbo option and start</span>
<span class="cm">	 * supporting jumbo frames. Here we check for memory allocated for</span>
<span class="cm">	 * Rx/Tx in the hardware from the device-tree and accordingly set</span>
<span class="cm">	 * flags. */</span>
	<span class="n">p</span> <span class="o">=</span> <span class="p">(</span><span class="n">__be32</span> <span class="o">*</span><span class="p">)</span> <span class="n">of_get_property</span><span class="p">(</span><span class="n">op</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">of_node</span><span class="p">,</span> <span class="s">&quot;xlnx,rxmem&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">be32_to_cpup</span><span class="p">(</span><span class="n">p</span><span class="p">))</span> <span class="o">&gt;=</span> <span class="mh">0x4000</span><span class="p">)</span>
			<span class="n">lp</span><span class="o">-&gt;</span><span class="n">jumbo_support</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">p</span> <span class="o">=</span> <span class="p">(</span><span class="n">__be32</span> <span class="o">*</span><span class="p">)</span> <span class="n">of_get_property</span><span class="p">(</span><span class="n">op</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">of_node</span><span class="p">,</span> <span class="s">&quot;xlnx,temac-type&quot;</span><span class="p">,</span>
				       <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="p">)</span>
		<span class="n">lp</span><span class="o">-&gt;</span><span class="n">temac_type</span> <span class="o">=</span> <span class="n">be32_to_cpup</span><span class="p">(</span><span class="n">p</span><span class="p">);</span>
	<span class="n">p</span> <span class="o">=</span> <span class="p">(</span><span class="n">__be32</span> <span class="o">*</span><span class="p">)</span> <span class="n">of_get_property</span><span class="p">(</span><span class="n">op</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">of_node</span><span class="p">,</span> <span class="s">&quot;xlnx,phy-type&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="p">)</span>
		<span class="n">lp</span><span class="o">-&gt;</span><span class="n">phy_type</span> <span class="o">=</span> <span class="n">be32_to_cpup</span><span class="p">(</span><span class="n">p</span><span class="p">);</span>

	<span class="cm">/* Find the DMA node, map the DMA registers, and decode the DMA IRQs */</span>
	<span class="n">np</span> <span class="o">=</span> <span class="n">of_parse_phandle</span><span class="p">(</span><span class="n">op</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">of_node</span><span class="p">,</span> <span class="s">&quot;axistream-connected&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">np</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">op</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;could not find DMA node</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_iounmap</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">lp</span><span class="o">-&gt;</span><span class="n">dma_regs</span> <span class="o">=</span> <span class="n">of_iomap</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">dma_regs</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">op</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;MEM base: %p</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">lp</span><span class="o">-&gt;</span><span class="n">dma_regs</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">op</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;unable to map DMA registers</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">of_node_put</span><span class="p">(</span><span class="n">np</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_irq</span> <span class="o">=</span> <span class="n">irq_of_parse_and_map</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_irq</span> <span class="o">=</span> <span class="n">irq_of_parse_and_map</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">of_node_put</span><span class="p">(</span><span class="n">np</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_irq</span> <span class="o">==</span> <span class="n">NO_IRQ</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_irq</span> <span class="o">==</span> <span class="n">NO_IRQ</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">op</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;could not determine irqs</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_iounmap_2</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Retrieve the MAC address */</span>
	<span class="n">addr</span> <span class="o">=</span> <span class="n">of_get_property</span><span class="p">(</span><span class="n">op</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">of_node</span><span class="p">,</span> <span class="s">&quot;local-mac-address&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">size</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">((</span><span class="o">!</span><span class="n">addr</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">size</span> <span class="o">!=</span> <span class="mi">6</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">op</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;could not find MAC address</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_iounmap_2</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">axienet_set_mac_address</span><span class="p">(</span><span class="n">ndev</span><span class="p">,</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span> <span class="n">addr</span><span class="p">);</span>

	<span class="n">lp</span><span class="o">-&gt;</span><span class="n">coalesce_count_rx</span> <span class="o">=</span> <span class="n">XAXIDMA_DFT_RX_THRESHOLD</span><span class="p">;</span>
	<span class="n">lp</span><span class="o">-&gt;</span><span class="n">coalesce_count_tx</span> <span class="o">=</span> <span class="n">XAXIDMA_DFT_TX_THRESHOLD</span><span class="p">;</span>

	<span class="n">lp</span><span class="o">-&gt;</span><span class="n">phy_node</span> <span class="o">=</span> <span class="n">of_parse_phandle</span><span class="p">(</span><span class="n">op</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">of_node</span><span class="p">,</span> <span class="s">&quot;phy-handle&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">axienet_mdio_setup</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">op</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">of_node</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="o">&amp;</span><span class="n">op</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;error registering MDIO bus</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">register_netdev</span><span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;register_netdev() error (%i)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_iounmap_2</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">tasklet_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">dma_err_tasklet</span><span class="p">,</span> <span class="n">axienet_dma_err_handler</span><span class="p">,</span>
		     <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span> <span class="n">lp</span><span class="p">);</span>
	<span class="n">tasklet_disable</span><span class="p">(</span><span class="o">&amp;</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">dma_err_tasklet</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">err_iounmap_2:</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">dma_regs</span><span class="p">)</span>
		<span class="n">iounmap</span><span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">dma_regs</span><span class="p">);</span>
<span class="nl">err_iounmap:</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">);</span>
<span class="nl">nodev:</span>
	<span class="n">free_netdev</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="n">ndev</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devexit</span> <span class="nf">axienet_of_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">op</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="o">&amp;</span><span class="n">op</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">axienet_local</span> <span class="o">*</span><span class="n">lp</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>

	<span class="n">axienet_mdio_teardown</span><span class="p">(</span><span class="n">lp</span><span class="p">);</span>
	<span class="n">unregister_netdev</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">phy_node</span><span class="p">)</span>
		<span class="n">of_node_put</span><span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">phy_node</span><span class="p">);</span>
	<span class="n">lp</span><span class="o">-&gt;</span><span class="n">phy_node</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="n">dev_set_drvdata</span><span class="p">(</span><span class="o">&amp;</span><span class="n">op</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

	<span class="n">iounmap</span><span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">dma_regs</span><span class="p">)</span>
		<span class="n">iounmap</span><span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">dma_regs</span><span class="p">);</span>
	<span class="n">free_netdev</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">axienet_of_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">probe</span> <span class="o">=</span> <span class="n">axienet_of_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span> <span class="o">=</span> <span class="n">__devexit_p</span><span class="p">(</span><span class="n">axienet_of_remove</span><span class="p">),</span>
	<span class="p">.</span><span class="n">driver</span> <span class="o">=</span> <span class="p">{</span>
		 <span class="p">.</span><span class="n">owner</span> <span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
		 <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;xilinx_axienet&quot;</span><span class="p">,</span>
		 <span class="p">.</span><span class="n">of_match_table</span> <span class="o">=</span> <span class="n">axienet_of_match</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="n">module_platform_driver</span><span class="p">(</span><span class="n">axienet_of_driver</span><span class="p">);</span>

<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;Xilinx Axi Ethernet driver&quot;</span><span class="p">);</span>
<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Xilinx&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
