Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date             : Mon Feb  6 12:22:02 2023
| Host             : PC1012002888 running 64-bit major release  (build 9200)
| Command          : report_power -file hdmi_wrapper_power_routed.rpt -pb hdmi_wrapper_power_summary_routed.pb -rpx hdmi_wrapper_power_routed.rpx
| Design           : hdmi_wrapper
| Device           : xc7a200tsbg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.498        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.358        |
| Device Static (W)        | 0.140        |
| Effective TJA (C/W)      | 3.3          |
| Max Ambient (C)          | 83.3         |
| Junction Temperature (C) | 26.7         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.009 |       16 |       --- |             --- |
| Slice Logic             |     0.002 |     1295 |       --- |             --- |
|   LUT as Logic          |     0.001 |      479 |    133800 |            0.36 |
|   CARRY4                |    <0.001 |       74 |     33450 |            0.22 |
|   Register              |    <0.001 |      518 |    267600 |            0.19 |
|   Others                |     0.000 |       76 |       --- |             --- |
|   LUT as Shift Register |     0.000 |        1 |     46200 |           <0.01 |
| Signals                 |     0.001 |      932 |       --- |             --- |
| Block RAM               |     0.002 |        1 |       365 |            0.27 |
| MMCM                    |     0.211 |        2 |        10 |           20.00 |
| I/O                     |     0.133 |       10 |       285 |            3.51 |
| Static Power            |     0.140 |          |           |                 |
| Total                   |     0.498 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.051 |       0.019 |      0.032 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.146 |       0.116 |      0.031 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.045 |       0.040 |      0.005 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------+------------------------------------------------------------------+-----------------+
| Clock                       | Domain                                                           | Constraint (ns) |
+-----------------------------+------------------------------------------------------------------+-----------------+
| CLKFBIN                     | hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/CLKFBIN           |             6.8 |
| CLKFBIN_1                   | hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/CLKFBIN           |             6.8 |
| FeedbackClkOut              | hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/FeedbackClkOut    |             6.8 |
| FeedbackClkOut_1            | hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/FeedbackClkOut    |             6.8 |
| PixelClkIO                  | hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg_0 |             6.8 |
| PixelClkIO_1                | hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg_0 |             6.8 |
| PixelClkInX5                | hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5      |             1.4 |
| PixelClkInX5_1              | hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5      |             1.4 |
| clk_out1_hdmi_clk_wiz_0_1   | hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1                  |             6.8 |
| clk_out1_hdmi_clk_wiz_0_1_1 | hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_clk_wiz_0_1                  |             6.8 |
| clkfbout_hdmi_clk_wiz_0_1   | hdmi_i/clk_wiz_0/inst/clkfbout_hdmi_clk_wiz_0_1                  |            10.0 |
| clkfbout_hdmi_clk_wiz_0_1_1 | hdmi_i/clk_wiz_0/inst/clkfbout_hdmi_clk_wiz_0_1                  |            10.0 |
| sys_clk_pin                 | sys_clock                                                        |            10.0 |
| sys_clock                   | sys_clock                                                        |            10.0 |
+-----------------------------+------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------+-----------+
| Name                  | Power (W) |
+-----------------------+-----------+
| hdmi_wrapper          |     0.358 |
|   hdmi_i              |     0.358 |
|     clk_wiz_0         |     0.118 |
|       inst            |     0.118 |
|     dataGen_0         |     0.002 |
|       inst            |     0.002 |
|     rgb2dvi_1         |     0.232 |
|       U0              |     0.232 |
|     v_axi4s_vid_out_0 |     0.005 |
|       inst            |     0.005 |
|     v_tc_0            |     0.001 |
|       U0              |     0.001 |
+-----------------------+-----------+


