# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Quarter_Precision_Floating_Number_Multiplier_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/Gates.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:14 on Apr 20,2019
# vcom -reportprogress 300 -93 -work work C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/Gates.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package Gates
# -- Compiling entity INVERTER
# -- Compiling architecture Equations of INVERTER
# -- Compiling entity AND_2
# -- Compiling architecture Equations of AND_2
# -- Compiling entity NAND_2
# -- Compiling architecture Equations of NAND_2
# -- Compiling entity OR_2
# -- Compiling architecture Equations of OR_2
# -- Compiling entity NOR_2
# -- Compiling architecture Equations of NOR_2
# -- Compiling entity XOR_2
# -- Compiling architecture Equations of XOR_2
# -- Compiling entity XNOR_2
# -- Compiling architecture Equations of XNOR_2
# -- Compiling entity HALF_ADDER
# -- Compiling architecture Equations of HALF_ADDER
# -- Loading package Gates
# -- Compiling entity Full_Adder
# -- Compiling architecture Struct of Full_Adder
# End time: 23:09:15 on Apr 20,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/Main.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:17 on Apr 20,2019
# vcom -reportprogress 300 -93 -work work C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/Main.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity Main
# -- Compiling architecture Struct of Main
# End time: 23:09:19 on Apr 20,2019, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/Twelve_Bit_Adder.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:20 on Apr 20,2019
# vcom -reportprogress 300 -93 -work work C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/Twelve_Bit_Adder.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity TWELVE_BIT_ADDER
# -- Compiling architecture Struct of TWELVE_BIT_ADDER
# End time: 23:09:21 on Apr 20,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/Multiplexer12_1.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:21 on Apr 20,2019
# vcom -reportprogress 300 -93 -work work C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/Multiplexer12_1.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity MULTIPLEXER12_1
# -- Compiling architecture Struct of MULTIPLEXER12_1
# End time: 23:09:21 on Apr 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/QuarterPrecFloatMultiplier.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:21 on Apr 20,2019
# vcom -reportprogress 300 -93 -work work C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/QuarterPrecFloatMultiplier.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity QuarterPrecFloatMultiplier
# -- Compiling architecture Struct of QuarterPrecFloatMultiplier
# End time: 23:09:22 on Apr 20,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/Four_bit_Adder.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:23 on Apr 20,2019
# vcom -reportprogress 300 -93 -work work C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/Four_bit_Adder.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity Four_bit_Adder_CIN
# -- Compiling architecture Struct of Four_bit_Adder_CIN
# End time: 23:09:23 on Apr 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/Testbench.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:23 on Apr 20,2019
# vcom -reportprogress 300 -93 -work work C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_2/Testbench.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Testbench
# -- Compiling architecture Behave of Testbench
# End time: 23:09:27 on Apr 20,2019, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  Testbench.vhdl
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" Testbench.vhdl 
# Start time: 23:09:39 on Apr 20,2019
# ** Error (suppressible): (vsim-19) Failed to access library 'Testbench' at "Testbench".
# No such file or directory. (errno = ENOENT)
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Quarter_Precision_Floating_Number_Multiplier_run_msim_rtl_vhdl.do PAUSED at line 17
vsim gate_work.main
# vsim gate_work.main 
# Start time: 23:09:39 on Apr 20,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading maxv.maxv_atom_pack(body)
# Loading maxv.maxv_components
# Loading gate_work.main(structure)
# Loading ieee.std_logic_arith(body)
# Loading maxv.maxv_io(behave)
# Loading maxv.maxv_lcell(vital_le_atom)
# Loading maxv.maxv_asynch_lcell(vital_le)
# Loading maxv.maxv_lcell_register(vital_le_reg)
# ** Warning: Design size of 11750 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
vsim work.main
# End time: 23:10:45 on Apr 20,2019, Elapsed time: 0:01:06
# Errors: 1, Warnings: 1
# vsim work.main 
# Start time: 23:10:47 on Apr 20,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gates
# Loading work.main(struct)
# Loading work.quarterprecfloatmultiplier(struct)
# Loading work.multiplexer12_1(struct)
# Loading work.twelve_bit_adder(struct)
# Loading work.four_bit_adder_cin(struct)
# Loading work.full_adder(struct)
# Loading work.half_adder(equations)
# Loading work.and_2(equations)
# Loading work.or_2(equations)
# Loading work.xor_2(equations)
add wave *
run
force -freeze sim:/main/A 01100101 0
force -freeze sim:/main/B 01000010 0
run
run
force -freeze sim:/main/A 01110000 0
run
force -freeze sim:/main/A 01101010 0
run
run
force -freeze sim:/main/B 01010010 0
force -freeze sim:/main/A 01001010 0
run
force -freeze sim:/main/B 01110000 0
force -freeze sim:/main/A 01100000 0
run
restart
force -freeze sim:/main/A 01011101 0
force -freeze sim:/main/B 01101001 0
run
force -freeze sim:/main/A 00000000 0
run
force -freeze sim:/main/B 01001010 0
run
noforce sim:/main/A
force -freeze sim:/main/A 00101000 0
run
force -freeze sim:/main/B 00100111 0
run
force -freeze sim:/main/A 01110000 0
force -freeze sim:/main/B 01100000 0
run
force -freeze sim:/main/A 01110100 0
run
force -freeze sim:/main/B 0110010 0
# Value length (7) does not equal array index length (8).
# 
# ** Error: (vsim-4011) Invalid force value: 0110010 0.
# 
force -freeze sim:/main/A 11110100 0
run
force -freeze sim:/main/B 11100100 0
run
quit
# End time: 23:21:23 on Apr 20,2019, Elapsed time: 0:10:36
# Errors: 1, Warnings: 0
