* Please define VERILOG_MACROS as described in the CCIP-MUX_USER_GUID.pdf 
* For ASE simulation please define the above VERILOG_MACROS in ASE Makefile
* Include MUX, nlb rtl files to run the sample. 
* Please replace nlb_csr.sv in nlb_rtl with the one provided in samples/hw file provided here. 
* SW apps to run the samples and Make files are provided in samples/sw directory.


