MII_BMCR	,	V_23
genphy_config_aneg	,	F_11
phydev_err	,	F_8
MII_SPEED_100	,	V_19
ETH_TP_MDI_INVALID	,	V_31
speed	,	V_13
rockchip_close_tstmode	,	F_3
MII_SPEED_10	,	V_21
MII_AUTO_MDIX_EN	,	V_12
bmcr	,	V_22
BMCR_SPEED100	,	V_24
reg	,	V_17
rockchip_phy_resume	,	F_12
"phy_read err: %d.\n"	,	L_1
genphy_resume	,	F_13
"rockchip_integrated_phy_analog_init err: %d.\n"	,	L_2
rockchip_set_polarity	,	F_9
SPEED_100	,	V_20
polarity	,	V_25
ret	,	V_3
val	,	V_10
phy_read	,	F_6
phy_device	,	V_1
phydev	,	V_2
err	,	V_26
SMI_ADDR_TSTWRITE	,	V_7
SPEED_10	,	V_14
TSTCNTL_WR	,	V_8
MII_SPECIAL_CONTROL_STATUS	,	V_18
ETH_TP_MDI_X	,	V_29
rockchip_integrated_phy_config_init	,	F_5
AUTONEG_ENABLE	,	V_16
MII_INTERNAL_CTRL_STATUS	,	V_11
rockchip_init_tstmode	,	F_1
TSTMODE_DISABLE	,	V_6
MII_MDIX_EN	,	V_28
mdix	,	V_32
SMI_ADDR_TSTCNTL	,	V_4
rockchip_integrated_phy_analog_init	,	F_4
ETH_TP_MDI_AUTO	,	V_30
phy_write	,	F_2
rockchip_link_change_notify	,	F_7
ETH_TP_MDI	,	V_27
autoneg	,	V_15
WR_ADDR_A7CFG	,	V_9
TSTMODE_ENABLE	,	V_5
rockchip_config_aneg	,	F_10
