#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xe9d6e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xe9d360 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0xec6bd0 .functor NOT 1, L_0xef2780, C4<0>, C4<0>, C4<0>;
L_0xef25b0 .functor XOR 2, L_0xef2470, L_0xef2510, C4<00>, C4<00>;
L_0xef26c0 .functor XOR 2, L_0xef25b0, L_0xef2620, C4<00>, C4<00>;
v0xeeea10_0 .net "Y2_dut", 0 0, L_0xef0ee0;  1 drivers
v0xeeead0_0 .net "Y2_ref", 0 0, L_0xeb71a0;  1 drivers
v0xeeeb70_0 .net "Y4_dut", 0 0, L_0xef2210;  1 drivers
v0xeeec40_0 .net "Y4_ref", 0 0, L_0xeeffe0;  1 drivers
v0xeeed10_0 .net *"_ivl_10", 1 0, L_0xef2620;  1 drivers
v0xeeee00_0 .net *"_ivl_12", 1 0, L_0xef26c0;  1 drivers
v0xeeeea0_0 .net *"_ivl_2", 1 0, L_0xef23d0;  1 drivers
v0xeeef60_0 .net *"_ivl_4", 1 0, L_0xef2470;  1 drivers
v0xeef040_0 .net *"_ivl_6", 1 0, L_0xef2510;  1 drivers
v0xeef120_0 .net *"_ivl_8", 1 0, L_0xef25b0;  1 drivers
v0xeef200_0 .var "clk", 0 0;
v0xeef2a0_0 .var/2u "stats1", 223 0;
v0xeef360_0 .var/2u "strobe", 0 0;
v0xeef420_0 .net "tb_match", 0 0, L_0xef2780;  1 drivers
v0xeef4f0_0 .net "tb_mismatch", 0 0, L_0xec6bd0;  1 drivers
v0xeef590_0 .net "w", 0 0, v0xeec400_0;  1 drivers
v0xeef630_0 .net "y", 6 1, v0xeec4a0_0;  1 drivers
L_0xef23d0 .concat [ 1 1 0 0], L_0xeeffe0, L_0xeb71a0;
L_0xef2470 .concat [ 1 1 0 0], L_0xeeffe0, L_0xeb71a0;
L_0xef2510 .concat [ 1 1 0 0], L_0xef2210, L_0xef0ee0;
L_0xef2620 .concat [ 1 1 0 0], L_0xeeffe0, L_0xeb71a0;
L_0xef2780 .cmp/eeq 2, L_0xef23d0, L_0xef26c0;
S_0xeb64d0 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0xe9d360;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y2";
    .port_info 3 /OUTPUT 1 "Y4";
L_0xea1a50 .functor NOT 1, v0xeec400_0, C4<0>, C4<0>, C4<0>;
L_0xeb71a0 .functor AND 1, L_0xeef740, L_0xea1a50, C4<1>, C4<1>;
L_0xec6c40 .functor OR 1, L_0xeef930, L_0xeef9d0, C4<0>, C4<0>;
L_0xeefbe0 .functor OR 1, L_0xec6c40, L_0xeefb10, C4<0>, C4<0>;
L_0xeefed0 .functor OR 1, L_0xeefbe0, L_0xeefd20, C4<0>, C4<0>;
L_0xeeffe0 .functor AND 1, L_0xeefed0, v0xeec400_0, C4<1>, C4<1>;
v0xec6d40_0 .net "Y2", 0 0, L_0xeb71a0;  alias, 1 drivers
v0xec6de0_0 .net "Y4", 0 0, L_0xeeffe0;  alias, 1 drivers
v0xea1b60_0 .net *"_ivl_1", 0 0, L_0xeef740;  1 drivers
v0xea1c30_0 .net *"_ivl_10", 0 0, L_0xec6c40;  1 drivers
v0xeeb410_0 .net *"_ivl_13", 0 0, L_0xeefb10;  1 drivers
v0xeeb540_0 .net *"_ivl_14", 0 0, L_0xeefbe0;  1 drivers
v0xeeb620_0 .net *"_ivl_17", 0 0, L_0xeefd20;  1 drivers
v0xeeb700_0 .net *"_ivl_18", 0 0, L_0xeefed0;  1 drivers
v0xeeb7e0_0 .net *"_ivl_2", 0 0, L_0xea1a50;  1 drivers
v0xeeb950_0 .net *"_ivl_7", 0 0, L_0xeef930;  1 drivers
v0xeeba30_0 .net *"_ivl_9", 0 0, L_0xeef9d0;  1 drivers
v0xeebb10_0 .net "w", 0 0, v0xeec400_0;  alias, 1 drivers
v0xeebbd0_0 .net "y", 6 1, v0xeec4a0_0;  alias, 1 drivers
L_0xeef740 .part v0xeec4a0_0, 0, 1;
L_0xeef930 .part v0xeec4a0_0, 1, 1;
L_0xeef9d0 .part v0xeec4a0_0, 2, 1;
L_0xeefb10 .part v0xeec4a0_0, 4, 1;
L_0xeefd20 .part v0xeec4a0_0, 5, 1;
S_0xeebd30 .scope module, "stim1" "stimulus_gen" 3 100, 3 16 0, S_0xe9d360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v0xeebf90_0 .net "clk", 0 0, v0xeef200_0;  1 drivers
v0xeec070_0 .var/2s "errored1", 31 0;
v0xeec150_0 .var/2s "onehot_error", 31 0;
v0xeec210_0 .net "tb_match", 0 0, L_0xef2780;  alias, 1 drivers
v0xeec2d0_0 .var/2s "temp", 31 0;
v0xeec400_0 .var "w", 0 0;
v0xeec4a0_0 .var "y", 6 1;
E_0xeb07c0/0 .event negedge, v0xeebf90_0;
E_0xeb07c0/1 .event posedge, v0xeebf90_0;
E_0xeb07c0 .event/or E_0xeb07c0/0, E_0xeb07c0/1;
S_0xeec5a0 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0xe9d360;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y2";
    .port_info 3 /OUTPUT 1 "Y4";
L_0xef0480 .functor AND 1, L_0xef01d0, L_0xef0360, C4<1>, C4<1>;
L_0xef0760 .functor AND 1, L_0xef0480, L_0xef0630, C4<1>, C4<1>;
L_0xef0a50 .functor AND 1, L_0xef0760, L_0xef0910, C4<1>, C4<1>;
L_0xef0d50 .functor AND 1, L_0xef0a50, L_0xef0c00, C4<1>, C4<1>;
L_0xef0ee0 .functor AND 1, L_0xef0d50, L_0xef0e40, C4<1>, C4<1>;
L_0xef10e0 .functor AND 1, L_0xef1150, L_0xef1570, C4<1>, C4<1>;
L_0xef1870 .functor AND 1, L_0xef10e0, L_0xef1740, C4<1>, C4<1>;
L_0xef1bb0 .functor AND 1, L_0xef1870, L_0xef1a20, C4<1>, C4<1>;
L_0xef1f50 .functor AND 1, L_0xef1bb0, L_0xef1db0, C4<1>, C4<1>;
L_0xef2210 .functor AND 1, L_0xef1f50, L_0xef2060, C4<1>, C4<1>;
v0xeec840_0 .net "Y2", 0 0, L_0xef0ee0;  alias, 1 drivers
v0xeec900_0 .net "Y4", 0 0, L_0xef2210;  alias, 1 drivers
v0xeec9c0_0 .net *"_ivl_1", 0 0, L_0xef0130;  1 drivers
v0xeecab0_0 .net *"_ivl_11", 0 0, L_0xef0590;  1 drivers
v0xeecb90_0 .net *"_ivl_13", 0 0, L_0xef0630;  1 drivers
v0xeecca0_0 .net *"_ivl_14", 0 0, L_0xef0760;  1 drivers
v0xeecd80_0 .net *"_ivl_17", 0 0, L_0xef0870;  1 drivers
v0xeece60_0 .net *"_ivl_19", 0 0, L_0xef0910;  1 drivers
v0xeecf20_0 .net *"_ivl_20", 0 0, L_0xef0a50;  1 drivers
v0xeed090_0 .net *"_ivl_23", 0 0, L_0xef0b60;  1 drivers
v0xeed170_0 .net *"_ivl_25", 0 0, L_0xef0c00;  1 drivers
v0xeed230_0 .net *"_ivl_26", 0 0, L_0xef0d50;  1 drivers
v0xeed310_0 .net *"_ivl_29", 0 0, L_0xef0e40;  1 drivers
v0xeed3f0_0 .net *"_ivl_3", 0 0, L_0xef01d0;  1 drivers
v0xeed4b0_0 .net *"_ivl_33", 0 0, L_0xef1040;  1 drivers
v0xeed590_0 .net *"_ivl_35", 0 0, L_0xef1150;  1 drivers
v0xeed650_0 .net *"_ivl_37", 0 0, L_0xef1240;  1 drivers
v0xeed730_0 .net *"_ivl_39", 0 0, L_0xef1570;  1 drivers
v0xeed7f0_0 .net *"_ivl_40", 0 0, L_0xef10e0;  1 drivers
v0xeed8d0_0 .net *"_ivl_43", 0 0, L_0xef1740;  1 drivers
v0xeed9b0_0 .net *"_ivl_44", 0 0, L_0xef1870;  1 drivers
v0xeeda90_0 .net *"_ivl_47", 0 0, L_0xef1980;  1 drivers
v0xeedb70_0 .net *"_ivl_49", 0 0, L_0xef1a20;  1 drivers
v0xeedc30_0 .net *"_ivl_5", 0 0, L_0xef02c0;  1 drivers
v0xeedd10_0 .net *"_ivl_50", 0 0, L_0xef1bb0;  1 drivers
v0xeeddf0_0 .net *"_ivl_53", 0 0, L_0xef1d10;  1 drivers
v0xeeded0_0 .net *"_ivl_55", 0 0, L_0xef1db0;  1 drivers
v0xeedf90_0 .net *"_ivl_56", 0 0, L_0xef1f50;  1 drivers
v0xeee070_0 .net *"_ivl_59", 0 0, L_0xef1b10;  1 drivers
v0xeee150_0 .net *"_ivl_61", 0 0, L_0xef2060;  1 drivers
v0xeee210_0 .net *"_ivl_7", 0 0, L_0xef0360;  1 drivers
v0xeee2d0_0 .net *"_ivl_8", 0 0, L_0xef0480;  1 drivers
v0xeee3b0_0 .net "w", 0 0, v0xeec400_0;  alias, 1 drivers
v0xeee660_0 .net "y", 6 1, v0xeec4a0_0;  alias, 1 drivers
L_0xef0130 .part v0xeec4a0_0, 5, 1;
L_0xef01d0 .reduce/nor L_0xef0130;
L_0xef02c0 .part v0xeec4a0_0, 4, 1;
L_0xef0360 .reduce/nor L_0xef02c0;
L_0xef0590 .part v0xeec4a0_0, 3, 1;
L_0xef0630 .reduce/nor L_0xef0590;
L_0xef0870 .part v0xeec4a0_0, 2, 1;
L_0xef0910 .reduce/nor L_0xef0870;
L_0xef0b60 .part v0xeec4a0_0, 1, 1;
L_0xef0c00 .reduce/nor L_0xef0b60;
L_0xef0e40 .part v0xeec4a0_0, 0, 1;
L_0xef1040 .part v0xeec4a0_0, 5, 1;
L_0xef1150 .reduce/nor L_0xef1040;
L_0xef1240 .part v0xeec4a0_0, 4, 1;
L_0xef1570 .reduce/nor L_0xef1240;
L_0xef1740 .part v0xeec4a0_0, 3, 1;
L_0xef1980 .part v0xeec4a0_0, 2, 1;
L_0xef1a20 .reduce/nor L_0xef1980;
L_0xef1d10 .part v0xeec4a0_0, 1, 1;
L_0xef1db0 .reduce/nor L_0xef1d10;
L_0xef1b10 .part v0xeec4a0_0, 0, 1;
L_0xef2060 .reduce/nor L_0xef1b10;
S_0xeee7f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0xe9d360;
 .timescale -12 -12;
E_0xeb0310 .event anyedge, v0xeef360_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xeef360_0;
    %nor/r;
    %assign/vec4 v0xeef360_0, 0;
    %wait E_0xeb0310;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xeebd30;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xeec070_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xeec150_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0xeebd30;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xeb07c0;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0xeec4a0_0, 0;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xeec400_0, 0;
    %load/vec4 v0xeec210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xeec150_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xeec150_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xeec070_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xeb07c0;
T_2.6 ;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v0xeec2d0_0, 0, 32;
T_2.7 ;
    %load/vec4 v0xeec2d0_0;
    %parti/s 2, 5, 4;
    %load/vec4 v0xeec2d0_0;
    %parti/s 2, 2, 3;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v0xeec2d0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0xeec2d0_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
T_2.8 ;
    %load/vec4 v0xeec2d0_0;
    %parti/s 6, 1, 2;
    %assign/vec4 v0xeec4a0_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xeec400_0, 0;
    %load/vec4 v0xeec210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xeec070_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xeec070_0, 0, 32;
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0xeec150_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0xeec070_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.11 ;
    %load/vec4 v0xeec150_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0xeec070_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.14 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0xe9d360;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xeef200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xeef360_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xe9d360;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0xeef200_0;
    %inv;
    %store/vec4 v0xeef200_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0xe9d360;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0xeebf90_0, v0xeef4f0_0, v0xeef630_0, v0xeef590_0, v0xeeead0_0, v0xeeea10_0, v0xeeec40_0, v0xeeeb70_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xe9d360;
T_6 ;
    %load/vec4 v0xeef2a0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0xeef2a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xeef2a0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y2", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "Y2" {0 0 0};
T_6.1 ;
    %load/vec4 v0xeef2a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0xeef2a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xeef2a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y4", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "Y4" {0 0 0};
T_6.3 ;
    %load/vec4 v0xeef2a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xeef2a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xeef2a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xeef2a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0xe9d360;
T_7 ;
    %wait E_0xeb07c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xeef2a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xeef2a0_0, 4, 32;
    %load/vec4 v0xeef420_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0xeef2a0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xeef2a0_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xeef2a0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xeef2a0_0, 4, 32;
T_7.0 ;
    %load/vec4 v0xeeead0_0;
    %load/vec4 v0xeeead0_0;
    %load/vec4 v0xeeea10_0;
    %xor;
    %load/vec4 v0xeeead0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0xeef2a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xeef2a0_0, 4, 32;
T_7.6 ;
    %load/vec4 v0xeef2a0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xeef2a0_0, 4, 32;
T_7.4 ;
    %load/vec4 v0xeeec40_0;
    %load/vec4 v0xeeec40_0;
    %load/vec4 v0xeeeb70_0;
    %xor;
    %load/vec4 v0xeeec40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0xeef2a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xeef2a0_0, 4, 32;
T_7.10 ;
    %load/vec4 v0xeef2a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xeef2a0_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q6c/m2014_q6c_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/m2014_q6c/iter0/response7/top_module.sv";
