

================================================================
== Vitis HLS Report for 'store_output_tile_to_DRAM'
================================================================
* Date:           Sat Mar 25 14:07:32 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1864|     1864|  18.640 us|  18.640 us|  1864|  1864|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                                             |                                                                                  |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                                           Instance                                          |                                      Module                                      |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102  |store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP  |     1862|     1862|  18.620 us|  18.620 us|  1862|  1862|       no|
        +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.74>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%ti_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %ti" [utils.cpp:119]   --->   Operation 4 'read' 'ti_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i5 %ti_read" [utils.cpp:119]   --->   Operation 5 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (3.74ns)   --->   "%mul_ln119 = mul i10 %zext_ln119, i10 46" [utils.cpp:119]   --->   Operation 6 'mul' 'mul_ln119' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%height_offset = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %mul_ln119, i32 1, i32 9" [utils.cpp:119]   --->   Operation 7 'partselect' 'height_offset' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.72>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%kernel_group_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %kernel_group" [utils.cpp:119]   --->   Operation 8 'read' 'kernel_group_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%tj_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %tj" [utils.cpp:119]   --->   Operation 9 'read' 'tj_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%out_fm_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_fm" [utils.cpp:119]   --->   Operation 10 'read' 'out_fm_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%depth_offset = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %kernel_group_read, i2 0" [utils.cpp:118]   --->   Operation 11 'bitconcatenate' 'depth_offset' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %tj_read, i5 0" [utils.cpp:120]   --->   Operation 12 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i10 %shl_ln" [utils.cpp:120]   --->   Operation 13 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%shl_ln120_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %tj_read, i3 0" [utils.cpp:120]   --->   Operation 14 'bitconcatenate' 'shl_ln120_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln120_1 = zext i8 %shl_ln120_1" [utils.cpp:120]   --->   Operation 15 'zext' 'zext_ln120_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.73ns)   --->   "%add_ln120 = add i11 %zext_ln120, i11 %zext_ln120_1" [utils.cpp:120]   --->   Operation 16 'add' 'add_ln120' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%width_offset = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln120, i32 1, i32 10" [utils.cpp:120]   --->   Operation 17 'partselect' 'width_offset' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%shl_ln138_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %width_offset, i1 0" [utils.cpp:138]   --->   Operation 18 'bitconcatenate' 'shl_ln138_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln138_1 = zext i11 %shl_ln138_3" [utils.cpp:138]   --->   Operation 19 'zext' 'zext_ln138_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%shl_ln138_mid = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %height_offset, i10 0" [utils.cpp:138]   --->   Operation 20 'bitconcatenate' 'shl_ln138_mid' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%shl_ln138_1_mid = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %height_offset, i8 0" [utils.cpp:138]   --->   Operation 21 'bitconcatenate' 'shl_ln138_1_mid' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln129_1 = zext i17 %shl_ln138_1_mid" [utils.cpp:129]   --->   Operation 22 'zext' 'zext_ln129_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln138 = add i19 %shl_ln138_mid, i19 %zext_ln138_1" [utils.cpp:138]   --->   Operation 23 'add' 'add_ln138' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 24 [1/1] (3.99ns) (root node of TernaryAdder)   --->   "%add_ln138_7 = add i19 %add_ln138, i19 %zext_ln129_1" [utils.cpp:138]   --->   Operation 24 'add' 'add_ln138_7' <Predicate = true> <Delay = 3.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln118 = call void @store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP, i6 %depth_offset, i64 %out_fm_read, i9 %height_offset, i11 %shl_ln138_3, i19 %shl_ln138_mid, i17 %shl_ln138_1_mid, i19 %add_ln138_7, i16 %out_fm_buf_0, i16 %out_fm_buf_1, i16 %out_fm_buf_2, i16 %out_fm_buf_3, i10 %width_offset, i16 %fm" [utils.cpp:118]   --->   Operation 25 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fm, void @empty_17, i32 0, i32 0, void @empty_18, i32 0, i32 1, void @empty_19, void @empty_16, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln118 = call void @store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP, i6 %depth_offset, i64 %out_fm_read, i9 %height_offset, i11 %shl_ln138_3, i19 %shl_ln138_mid, i17 %shl_ln138_1_mid, i19 %add_ln138_7, i16 %out_fm_buf_0, i16 %out_fm_buf_1, i16 %out_fm_buf_2, i16 %out_fm_buf_3, i10 %width_offset, i16 %fm" [utils.cpp:118]   --->   Operation 27 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln143 = ret" [utils.cpp:143]   --->   Operation 28 'ret' 'ret_ln143' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ out_fm]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_fm_buf_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_fm_buf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_fm_buf_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_fm_buf_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ti]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tj]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_group]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ti_read           (read          ) [ 0000]
zext_ln119        (zext          ) [ 0000]
mul_ln119         (mul           ) [ 0000]
height_offset     (partselect    ) [ 0011]
kernel_group_read (read          ) [ 0000]
tj_read           (read          ) [ 0000]
out_fm_read       (read          ) [ 0001]
depth_offset      (bitconcatenate) [ 0001]
shl_ln            (bitconcatenate) [ 0000]
zext_ln120        (zext          ) [ 0000]
shl_ln120_1       (bitconcatenate) [ 0000]
zext_ln120_1      (zext          ) [ 0000]
add_ln120         (add           ) [ 0000]
width_offset      (partselect    ) [ 0001]
shl_ln138_3       (bitconcatenate) [ 0001]
zext_ln138_1      (zext          ) [ 0000]
shl_ln138_mid     (bitconcatenate) [ 0001]
shl_ln138_1_mid   (bitconcatenate) [ 0001]
zext_ln129_1      (zext          ) [ 0000]
add_ln138         (add           ) [ 0000]
add_ln138_7       (add           ) [ 0001]
specinterface_ln0 (specinterface ) [ 0000]
call_ln118        (call          ) [ 0000]
ret_ln143         (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fm"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_fm">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_fm"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_fm_buf_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_fm_buf_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_fm_buf_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_fm_buf_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_fm_buf_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_fm_buf_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_fm_buf_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_fm_buf_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ti">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ti"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="tj">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tj"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_group">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_group"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i9.i10"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i9.i8"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="ti_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="5" slack="0"/>
<pin id="80" dir="0" index="1" bw="5" slack="0"/>
<pin id="81" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ti_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="kernel_group_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="4" slack="0"/>
<pin id="86" dir="0" index="1" bw="4" slack="0"/>
<pin id="87" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_group_read/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tj_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="5" slack="0"/>
<pin id="92" dir="0" index="1" bw="5" slack="0"/>
<pin id="93" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tj_read/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="out_fm_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="0"/>
<pin id="99" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_fm_read/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="6" slack="0"/>
<pin id="105" dir="0" index="2" bw="64" slack="0"/>
<pin id="106" dir="0" index="3" bw="9" slack="1"/>
<pin id="107" dir="0" index="4" bw="11" slack="0"/>
<pin id="108" dir="0" index="5" bw="19" slack="0"/>
<pin id="109" dir="0" index="6" bw="17" slack="0"/>
<pin id="110" dir="0" index="7" bw="19" slack="0"/>
<pin id="111" dir="0" index="8" bw="16" slack="0"/>
<pin id="112" dir="0" index="9" bw="16" slack="0"/>
<pin id="113" dir="0" index="10" bw="16" slack="0"/>
<pin id="114" dir="0" index="11" bw="16" slack="0"/>
<pin id="115" dir="0" index="12" bw="10" slack="0"/>
<pin id="116" dir="0" index="13" bw="16" slack="0"/>
<pin id="117" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln118/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="zext_ln119_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="5" slack="0"/>
<pin id="127" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="mul_ln119_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="5" slack="0"/>
<pin id="131" dir="0" index="1" bw="7" slack="0"/>
<pin id="132" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln119/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="height_offset_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="9" slack="0"/>
<pin id="137" dir="0" index="1" bw="10" slack="0"/>
<pin id="138" dir="0" index="2" bw="1" slack="0"/>
<pin id="139" dir="0" index="3" bw="5" slack="0"/>
<pin id="140" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="height_offset/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="depth_offset_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="6" slack="0"/>
<pin id="147" dir="0" index="1" bw="4" slack="0"/>
<pin id="148" dir="0" index="2" bw="1" slack="0"/>
<pin id="149" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="depth_offset/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="shl_ln_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="10" slack="0"/>
<pin id="156" dir="0" index="1" bw="5" slack="0"/>
<pin id="157" dir="0" index="2" bw="1" slack="0"/>
<pin id="158" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="zext_ln120_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="10" slack="0"/>
<pin id="164" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="shl_ln120_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="5" slack="0"/>
<pin id="169" dir="0" index="2" bw="1" slack="0"/>
<pin id="170" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln120_1/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="zext_ln120_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120_1/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="add_ln120_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="10" slack="0"/>
<pin id="180" dir="0" index="1" bw="8" slack="0"/>
<pin id="181" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln120/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="width_offset_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="10" slack="0"/>
<pin id="186" dir="0" index="1" bw="11" slack="0"/>
<pin id="187" dir="0" index="2" bw="1" slack="0"/>
<pin id="188" dir="0" index="3" bw="5" slack="0"/>
<pin id="189" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="width_offset/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="shl_ln138_3_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="11" slack="0"/>
<pin id="197" dir="0" index="1" bw="10" slack="0"/>
<pin id="198" dir="0" index="2" bw="1" slack="0"/>
<pin id="199" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln138_3/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln138_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="11" slack="0"/>
<pin id="206" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138_1/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="shl_ln138_mid_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="19" slack="0"/>
<pin id="210" dir="0" index="1" bw="9" slack="1"/>
<pin id="211" dir="0" index="2" bw="1" slack="0"/>
<pin id="212" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln138_mid/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="shl_ln138_1_mid_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="17" slack="0"/>
<pin id="218" dir="0" index="1" bw="9" slack="1"/>
<pin id="219" dir="0" index="2" bw="1" slack="0"/>
<pin id="220" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln138_1_mid/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln129_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="17" slack="0"/>
<pin id="226" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln129_1/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="add_ln138_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="19" slack="0"/>
<pin id="230" dir="0" index="1" bw="11" slack="0"/>
<pin id="231" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln138/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="add_ln138_7_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="19" slack="0"/>
<pin id="236" dir="0" index="1" bw="17" slack="0"/>
<pin id="237" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln138_7/2 "/>
</bind>
</comp>

<comp id="241" class="1005" name="height_offset_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="9" slack="1"/>
<pin id="243" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="height_offset "/>
</bind>
</comp>

<comp id="248" class="1005" name="out_fm_read_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="64" slack="1"/>
<pin id="250" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="out_fm_read "/>
</bind>
</comp>

<comp id="253" class="1005" name="depth_offset_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="6" slack="1"/>
<pin id="255" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="depth_offset "/>
</bind>
</comp>

<comp id="258" class="1005" name="width_offset_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="10" slack="1"/>
<pin id="260" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="width_offset "/>
</bind>
</comp>

<comp id="263" class="1005" name="shl_ln138_3_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="11" slack="1"/>
<pin id="265" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln138_3 "/>
</bind>
</comp>

<comp id="268" class="1005" name="shl_ln138_mid_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="19" slack="1"/>
<pin id="270" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln138_mid "/>
</bind>
</comp>

<comp id="273" class="1005" name="shl_ln138_1_mid_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="17" slack="1"/>
<pin id="275" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln138_1_mid "/>
</bind>
</comp>

<comp id="278" class="1005" name="add_ln138_7_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="19" slack="1"/>
<pin id="280" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="add_ln138_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="28" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="16" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="30" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="118"><net_src comp="60" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="119"><net_src comp="96" pin="2"/><net_sink comp="102" pin=2"/></net>

<net id="120"><net_src comp="4" pin="0"/><net_sink comp="102" pin=8"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="102" pin=9"/></net>

<net id="122"><net_src comp="8" pin="0"/><net_sink comp="102" pin=10"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="102" pin=11"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="102" pin=13"/></net>

<net id="128"><net_src comp="78" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="133"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="20" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="22" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="129" pin="2"/><net_sink comp="135" pin=1"/></net>

<net id="143"><net_src comp="24" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="144"><net_src comp="26" pin="0"/><net_sink comp="135" pin=3"/></net>

<net id="150"><net_src comp="32" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="84" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="34" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="153"><net_src comp="145" pin="3"/><net_sink comp="102" pin=1"/></net>

<net id="159"><net_src comp="36" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="90" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="38" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="165"><net_src comp="154" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="40" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="90" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="42" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="177"><net_src comp="166" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="162" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="174" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="44" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="178" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="192"><net_src comp="24" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="193"><net_src comp="46" pin="0"/><net_sink comp="184" pin=3"/></net>

<net id="194"><net_src comp="184" pin="4"/><net_sink comp="102" pin=12"/></net>

<net id="200"><net_src comp="48" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="184" pin="4"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="50" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="203"><net_src comp="195" pin="3"/><net_sink comp="102" pin=4"/></net>

<net id="207"><net_src comp="195" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="52" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="54" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="215"><net_src comp="208" pin="3"/><net_sink comp="102" pin=5"/></net>

<net id="221"><net_src comp="56" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="58" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="223"><net_src comp="216" pin="3"/><net_sink comp="102" pin=6"/></net>

<net id="227"><net_src comp="216" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="208" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="204" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="228" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="224" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="240"><net_src comp="234" pin="2"/><net_sink comp="102" pin=7"/></net>

<net id="244"><net_src comp="135" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="246"><net_src comp="241" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="247"><net_src comp="241" pin="1"/><net_sink comp="102" pin=3"/></net>

<net id="251"><net_src comp="96" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="256"><net_src comp="145" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="261"><net_src comp="184" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="102" pin=12"/></net>

<net id="266"><net_src comp="195" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="102" pin=4"/></net>

<net id="271"><net_src comp="208" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="102" pin=5"/></net>

<net id="276"><net_src comp="216" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="102" pin=6"/></net>

<net id="281"><net_src comp="234" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="102" pin=7"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fm | {2 3 }
 - Input state : 
	Port: store_output_tile_to_DRAM : out_fm | {2 }
	Port: store_output_tile_to_DRAM : out_fm_buf_0 | {2 3 }
	Port: store_output_tile_to_DRAM : out_fm_buf_1 | {2 3 }
	Port: store_output_tile_to_DRAM : out_fm_buf_2 | {2 3 }
	Port: store_output_tile_to_DRAM : out_fm_buf_3 | {2 3 }
	Port: store_output_tile_to_DRAM : ti | {1 }
	Port: store_output_tile_to_DRAM : tj | {2 }
	Port: store_output_tile_to_DRAM : kernel_group | {2 }
  - Chain level:
	State 1
		mul_ln119 : 1
		height_offset : 2
	State 2
		zext_ln120 : 1
		zext_ln120_1 : 1
		add_ln120 : 2
		width_offset : 3
		shl_ln138_3 : 4
		zext_ln138_1 : 5
		zext_ln129_1 : 1
		add_ln138 : 6
		add_ln138_7 : 7
		call_ln118 : 8
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                       Functional Unit                                       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102 |    2    |  11.116 |   1230  |   1415  |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                       add_ln120_fu_178                                      |    0    |    0    |    0    |    13   |
|    add   |                                       add_ln138_fu_228                                      |    0    |    0    |    0    |    19   |
|          |                                      add_ln138_7_fu_234                                     |    0    |    0    |    0    |    19   |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                                       mul_ln119_fu_129                                      |    0    |    0    |    0    |    33   |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                      ti_read_read_fu_78                                     |    0    |    0    |    0    |    0    |
|   read   |                                 kernel_group_read_read_fu_84                                |    0    |    0    |    0    |    0    |
|          |                                      tj_read_read_fu_90                                     |    0    |    0    |    0    |    0    |
|          |                                    out_fm_read_read_fu_96                                   |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                      zext_ln119_fu_125                                      |    0    |    0    |    0    |    0    |
|          |                                      zext_ln120_fu_162                                      |    0    |    0    |    0    |    0    |
|   zext   |                                     zext_ln120_1_fu_174                                     |    0    |    0    |    0    |    0    |
|          |                                     zext_ln138_1_fu_204                                     |    0    |    0    |    0    |    0    |
|          |                                     zext_ln129_1_fu_224                                     |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                                     height_offset_fu_135                                    |    0    |    0    |    0    |    0    |
|          |                                     width_offset_fu_184                                     |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                     depth_offset_fu_145                                     |    0    |    0    |    0    |    0    |
|          |                                        shl_ln_fu_154                                        |    0    |    0    |    0    |    0    |
|bitconcatenate|                                      shl_ln120_1_fu_166                                     |    0    |    0    |    0    |    0    |
|          |                                      shl_ln138_3_fu_195                                     |    0    |    0    |    0    |    0    |
|          |                                     shl_ln138_mid_fu_208                                    |    0    |    0    |    0    |    0    |
|          |                                    shl_ln138_1_mid_fu_216                                   |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                             |    2    |  11.116 |   1230  |   1499  |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  add_ln138_7_reg_278  |   19   |
|  depth_offset_reg_253 |    6   |
| height_offset_reg_241 |    9   |
|  out_fm_read_reg_248  |   64   |
|shl_ln138_1_mid_reg_273|   17   |
|  shl_ln138_3_reg_263  |   11   |
| shl_ln138_mid_reg_268 |   19   |
|  width_offset_reg_258 |   10   |
+-----------------------+--------+
|         Total         |   155  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                             Comp                                            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102 |  p1  |   2  |   6  |   12   ||    9    |
| grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102 |  p2  |   2  |  64  |   128  ||    9    |
| grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102 |  p4  |   2  |  11  |   22   ||    9    |
| grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102 |  p5  |   2  |  19  |   38   ||    9    |
| grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102 |  p6  |   2  |  17  |   34   ||    9    |
| grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102 |  p7  |   2  |  19  |   38   ||    9    |
| grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102 |  p12 |   2  |  10  |   20   ||    9    |
|---------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                            Total                                            |      |      |      |   292  ||  11.116 ||    63   |
|---------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |   11   |  1230  |  1499  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   11   |    -   |   63   |
|  Register |    -   |    -   |   155  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   22   |  1385  |  1562  |
+-----------+--------+--------+--------+--------+
