#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1a961e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1a65320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1a6c6b0 .functor NOT 1, L_0x1ac2380, C4<0>, C4<0>, C4<0>;
L_0x1ac2160 .functor XOR 2, L_0x1ac2020, L_0x1ac20c0, C4<00>, C4<00>;
L_0x1ac2270 .functor XOR 2, L_0x1ac2160, L_0x1ac21d0, C4<00>, C4<00>;
v0x1abeaa0_0 .net *"_ivl_10", 1 0, L_0x1ac21d0;  1 drivers
v0x1abeba0_0 .net *"_ivl_12", 1 0, L_0x1ac2270;  1 drivers
v0x1abec80_0 .net *"_ivl_2", 1 0, L_0x1ac1f80;  1 drivers
v0x1abed40_0 .net *"_ivl_4", 1 0, L_0x1ac2020;  1 drivers
v0x1abee20_0 .net *"_ivl_6", 1 0, L_0x1ac20c0;  1 drivers
v0x1abef50_0 .net *"_ivl_8", 1 0, L_0x1ac2160;  1 drivers
v0x1abf030_0 .net "a", 0 0, v0x1abca40_0;  1 drivers
v0x1abf0d0_0 .net "b", 0 0, v0x1abcae0_0;  1 drivers
v0x1abf170_0 .net "c", 0 0, v0x1abcb80_0;  1 drivers
v0x1abf210_0 .var "clk", 0 0;
v0x1abf2b0_0 .net "d", 0 0, v0x1abccc0_0;  1 drivers
v0x1abf350_0 .net "out_pos_dut", 0 0, L_0x1ac1db0;  1 drivers
v0x1abf3f0_0 .net "out_pos_ref", 0 0, L_0x1ac0a30;  1 drivers
v0x1abf490_0 .net "out_sop_dut", 0 0, L_0x1ac12b0;  1 drivers
v0x1abf530_0 .net "out_sop_ref", 0 0, L_0x1a976f0;  1 drivers
v0x1abf5d0_0 .var/2u "stats1", 223 0;
v0x1abf670_0 .var/2u "strobe", 0 0;
v0x1abf820_0 .net "tb_match", 0 0, L_0x1ac2380;  1 drivers
v0x1abf8f0_0 .net "tb_mismatch", 0 0, L_0x1a6c6b0;  1 drivers
v0x1abf990_0 .net "wavedrom_enable", 0 0, v0x1abcf90_0;  1 drivers
v0x1abfa60_0 .net "wavedrom_title", 511 0, v0x1abd030_0;  1 drivers
L_0x1ac1f80 .concat [ 1 1 0 0], L_0x1ac0a30, L_0x1a976f0;
L_0x1ac2020 .concat [ 1 1 0 0], L_0x1ac0a30, L_0x1a976f0;
L_0x1ac20c0 .concat [ 1 1 0 0], L_0x1ac1db0, L_0x1ac12b0;
L_0x1ac21d0 .concat [ 1 1 0 0], L_0x1ac0a30, L_0x1a976f0;
L_0x1ac2380 .cmp/eeq 2, L_0x1ac1f80, L_0x1ac2270;
S_0x1a693e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1a65320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1a6ca90 .functor AND 1, v0x1abcb80_0, v0x1abccc0_0, C4<1>, C4<1>;
L_0x1a6ce70 .functor NOT 1, v0x1abca40_0, C4<0>, C4<0>, C4<0>;
L_0x1a6d250 .functor NOT 1, v0x1abcae0_0, C4<0>, C4<0>, C4<0>;
L_0x1a6d4d0 .functor AND 1, L_0x1a6ce70, L_0x1a6d250, C4<1>, C4<1>;
L_0x1a842b0 .functor AND 1, L_0x1a6d4d0, v0x1abcb80_0, C4<1>, C4<1>;
L_0x1a976f0 .functor OR 1, L_0x1a6ca90, L_0x1a842b0, C4<0>, C4<0>;
L_0x1abfeb0 .functor NOT 1, v0x1abcae0_0, C4<0>, C4<0>, C4<0>;
L_0x1abff20 .functor OR 1, L_0x1abfeb0, v0x1abccc0_0, C4<0>, C4<0>;
L_0x1ac0030 .functor AND 1, v0x1abcb80_0, L_0x1abff20, C4<1>, C4<1>;
L_0x1ac00f0 .functor NOT 1, v0x1abca40_0, C4<0>, C4<0>, C4<0>;
L_0x1ac01c0 .functor OR 1, L_0x1ac00f0, v0x1abcae0_0, C4<0>, C4<0>;
L_0x1ac0230 .functor AND 1, L_0x1ac0030, L_0x1ac01c0, C4<1>, C4<1>;
L_0x1ac03b0 .functor NOT 1, v0x1abcae0_0, C4<0>, C4<0>, C4<0>;
L_0x1ac0420 .functor OR 1, L_0x1ac03b0, v0x1abccc0_0, C4<0>, C4<0>;
L_0x1ac0340 .functor AND 1, v0x1abcb80_0, L_0x1ac0420, C4<1>, C4<1>;
L_0x1ac05b0 .functor NOT 1, v0x1abca40_0, C4<0>, C4<0>, C4<0>;
L_0x1ac06b0 .functor OR 1, L_0x1ac05b0, v0x1abccc0_0, C4<0>, C4<0>;
L_0x1ac0770 .functor AND 1, L_0x1ac0340, L_0x1ac06b0, C4<1>, C4<1>;
L_0x1ac0920 .functor XNOR 1, L_0x1ac0230, L_0x1ac0770, C4<0>, C4<0>;
v0x1a6bfe0_0 .net *"_ivl_0", 0 0, L_0x1a6ca90;  1 drivers
v0x1a6c3e0_0 .net *"_ivl_12", 0 0, L_0x1abfeb0;  1 drivers
v0x1a6c7c0_0 .net *"_ivl_14", 0 0, L_0x1abff20;  1 drivers
v0x1a6cba0_0 .net *"_ivl_16", 0 0, L_0x1ac0030;  1 drivers
v0x1a6cf80_0 .net *"_ivl_18", 0 0, L_0x1ac00f0;  1 drivers
v0x1a6d360_0 .net *"_ivl_2", 0 0, L_0x1a6ce70;  1 drivers
v0x1a6d5e0_0 .net *"_ivl_20", 0 0, L_0x1ac01c0;  1 drivers
v0x1abafb0_0 .net *"_ivl_24", 0 0, L_0x1ac03b0;  1 drivers
v0x1abb090_0 .net *"_ivl_26", 0 0, L_0x1ac0420;  1 drivers
v0x1abb170_0 .net *"_ivl_28", 0 0, L_0x1ac0340;  1 drivers
v0x1abb250_0 .net *"_ivl_30", 0 0, L_0x1ac05b0;  1 drivers
v0x1abb330_0 .net *"_ivl_32", 0 0, L_0x1ac06b0;  1 drivers
v0x1abb410_0 .net *"_ivl_36", 0 0, L_0x1ac0920;  1 drivers
L_0x7f10b963f018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1abb4d0_0 .net *"_ivl_38", 0 0, L_0x7f10b963f018;  1 drivers
v0x1abb5b0_0 .net *"_ivl_4", 0 0, L_0x1a6d250;  1 drivers
v0x1abb690_0 .net *"_ivl_6", 0 0, L_0x1a6d4d0;  1 drivers
v0x1abb770_0 .net *"_ivl_8", 0 0, L_0x1a842b0;  1 drivers
v0x1abb850_0 .net "a", 0 0, v0x1abca40_0;  alias, 1 drivers
v0x1abb910_0 .net "b", 0 0, v0x1abcae0_0;  alias, 1 drivers
v0x1abb9d0_0 .net "c", 0 0, v0x1abcb80_0;  alias, 1 drivers
v0x1abba90_0 .net "d", 0 0, v0x1abccc0_0;  alias, 1 drivers
v0x1abbb50_0 .net "out_pos", 0 0, L_0x1ac0a30;  alias, 1 drivers
v0x1abbc10_0 .net "out_sop", 0 0, L_0x1a976f0;  alias, 1 drivers
v0x1abbcd0_0 .net "pos0", 0 0, L_0x1ac0230;  1 drivers
v0x1abbd90_0 .net "pos1", 0 0, L_0x1ac0770;  1 drivers
L_0x1ac0a30 .functor MUXZ 1, L_0x7f10b963f018, L_0x1ac0230, L_0x1ac0920, C4<>;
S_0x1abbf10 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1a65320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1abca40_0 .var "a", 0 0;
v0x1abcae0_0 .var "b", 0 0;
v0x1abcb80_0 .var "c", 0 0;
v0x1abcc20_0 .net "clk", 0 0, v0x1abf210_0;  1 drivers
v0x1abccc0_0 .var "d", 0 0;
v0x1abcdb0_0 .var/2u "fail", 0 0;
v0x1abce50_0 .var/2u "fail1", 0 0;
v0x1abcef0_0 .net "tb_match", 0 0, L_0x1ac2380;  alias, 1 drivers
v0x1abcf90_0 .var "wavedrom_enable", 0 0;
v0x1abd030_0 .var "wavedrom_title", 511 0;
E_0x1a77d40/0 .event negedge, v0x1abcc20_0;
E_0x1a77d40/1 .event posedge, v0x1abcc20_0;
E_0x1a77d40 .event/or E_0x1a77d40/0, E_0x1a77d40/1;
S_0x1abc240 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1abbf10;
 .timescale -12 -12;
v0x1abc480_0 .var/2s "i", 31 0;
E_0x1a77be0 .event posedge, v0x1abcc20_0;
S_0x1abc580 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1abbf10;
 .timescale -12 -12;
v0x1abc780_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1abc860 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1abbf10;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1abd210 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1a65320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1ac0be0 .functor AND 1, v0x1abcb80_0, v0x1abccc0_0, C4<1>, C4<1>;
L_0x1ac10e0 .functor AND 1, L_0x1ac0e90, L_0x1ac0f30, C4<1>, C4<1>;
L_0x1ac11f0 .functor AND 1, L_0x1ac10e0, v0x1abcb80_0, C4<1>, C4<1>;
L_0x1ac12b0 .functor OR 1, L_0x1ac0be0, L_0x1ac11f0, C4<0>, C4<0>;
L_0x1ac14b0 .functor OR 1, L_0x1ac1410, v0x1abccc0_0, C4<0>, C4<0>;
L_0x1ac1570 .functor AND 1, v0x1abcb80_0, L_0x1ac14b0, C4<1>, C4<1>;
L_0x1ac1850 .functor AND 1, L_0x1ac1670, v0x1abcae0_0, C4<1>, C4<1>;
L_0x1ac1910 .functor OR 1, L_0x1ac1570, L_0x1ac1850, C4<0>, C4<0>;
L_0x1ac1b10 .functor OR 1, L_0x1ac1a70, v0x1abccc0_0, C4<0>, C4<0>;
L_0x1ac1bd0 .functor AND 1, v0x1abcb80_0, L_0x1ac1b10, C4<1>, C4<1>;
L_0x1ac1cf0 .functor XNOR 1, L_0x1ac1910, L_0x1ac1bd0, C4<0>, C4<0>;
v0x1abd3d0_0 .net *"_ivl_0", 0 0, L_0x1ac0be0;  1 drivers
v0x1abd4b0_0 .net *"_ivl_13", 0 0, L_0x1ac1410;  1 drivers
v0x1abd570_0 .net *"_ivl_14", 0 0, L_0x1ac14b0;  1 drivers
v0x1abd660_0 .net *"_ivl_16", 0 0, L_0x1ac1570;  1 drivers
v0x1abd740_0 .net *"_ivl_19", 0 0, L_0x1ac1670;  1 drivers
v0x1abd850_0 .net *"_ivl_20", 0 0, L_0x1ac1850;  1 drivers
v0x1abd930_0 .net *"_ivl_25", 0 0, L_0x1ac1a70;  1 drivers
v0x1abd9f0_0 .net *"_ivl_26", 0 0, L_0x1ac1b10;  1 drivers
v0x1abdad0_0 .net *"_ivl_3", 0 0, L_0x1ac0e90;  1 drivers
v0x1abdc20_0 .net *"_ivl_30", 0 0, L_0x1ac1cf0;  1 drivers
L_0x7f10b963f060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1abdce0_0 .net *"_ivl_32", 0 0, L_0x7f10b963f060;  1 drivers
v0x1abddc0_0 .net *"_ivl_5", 0 0, L_0x1ac0f30;  1 drivers
v0x1abde80_0 .net *"_ivl_6", 0 0, L_0x1ac10e0;  1 drivers
v0x1abdf60_0 .net *"_ivl_8", 0 0, L_0x1ac11f0;  1 drivers
v0x1abe040_0 .net "a", 0 0, v0x1abca40_0;  alias, 1 drivers
v0x1abe0e0_0 .net "b", 0 0, v0x1abcae0_0;  alias, 1 drivers
v0x1abe1d0_0 .net "c", 0 0, v0x1abcb80_0;  alias, 1 drivers
v0x1abe3d0_0 .net "d", 0 0, v0x1abccc0_0;  alias, 1 drivers
v0x1abe4c0_0 .net "out_pos", 0 0, L_0x1ac1db0;  alias, 1 drivers
v0x1abe580_0 .net "out_sop", 0 0, L_0x1ac12b0;  alias, 1 drivers
v0x1abe640_0 .net "pos0", 0 0, L_0x1ac1910;  1 drivers
v0x1abe700_0 .net "pos1", 0 0, L_0x1ac1bd0;  1 drivers
L_0x1ac0e90 .reduce/nor v0x1abca40_0;
L_0x1ac0f30 .reduce/nor v0x1abcae0_0;
L_0x1ac1410 .reduce/nor v0x1abcae0_0;
L_0x1ac1670 .reduce/nor v0x1abca40_0;
L_0x1ac1a70 .reduce/nor v0x1abca40_0;
L_0x1ac1db0 .functor MUXZ 1, L_0x7f10b963f060, L_0x1ac1910, L_0x1ac1cf0, C4<>;
S_0x1abe880 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1a65320;
 .timescale -12 -12;
E_0x1a619f0 .event anyedge, v0x1abf670_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1abf670_0;
    %nor/r;
    %assign/vec4 v0x1abf670_0, 0;
    %wait E_0x1a619f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1abbf10;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1abcdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1abce50_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1abbf10;
T_4 ;
    %wait E_0x1a77d40;
    %load/vec4 v0x1abcef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1abcdb0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1abbf10;
T_5 ;
    %wait E_0x1a77be0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1abccc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1abcb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1abcae0_0, 0;
    %assign/vec4 v0x1abca40_0, 0;
    %wait E_0x1a77be0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1abccc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1abcb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1abcae0_0, 0;
    %assign/vec4 v0x1abca40_0, 0;
    %wait E_0x1a77be0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1abccc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1abcb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1abcae0_0, 0;
    %assign/vec4 v0x1abca40_0, 0;
    %wait E_0x1a77be0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1abccc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1abcb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1abcae0_0, 0;
    %assign/vec4 v0x1abca40_0, 0;
    %wait E_0x1a77be0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1abccc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1abcb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1abcae0_0, 0;
    %assign/vec4 v0x1abca40_0, 0;
    %wait E_0x1a77be0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1abccc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1abcb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1abcae0_0, 0;
    %assign/vec4 v0x1abca40_0, 0;
    %wait E_0x1a77be0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1abccc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1abcb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1abcae0_0, 0;
    %assign/vec4 v0x1abca40_0, 0;
    %wait E_0x1a77be0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1abccc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1abcb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1abcae0_0, 0;
    %assign/vec4 v0x1abca40_0, 0;
    %wait E_0x1a77be0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1abccc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1abcb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1abcae0_0, 0;
    %assign/vec4 v0x1abca40_0, 0;
    %wait E_0x1a77be0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1abccc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1abcb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1abcae0_0, 0;
    %assign/vec4 v0x1abca40_0, 0;
    %wait E_0x1a77be0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1abccc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1abcb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1abcae0_0, 0;
    %assign/vec4 v0x1abca40_0, 0;
    %wait E_0x1a77be0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1abccc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1abcb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1abcae0_0, 0;
    %assign/vec4 v0x1abca40_0, 0;
    %wait E_0x1a77be0;
    %load/vec4 v0x1abcdb0_0;
    %store/vec4 v0x1abce50_0, 0, 1;
    %fork t_1, S_0x1abc240;
    %jmp t_0;
    .scope S_0x1abc240;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1abc480_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1abc480_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1a77be0;
    %load/vec4 v0x1abc480_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1abccc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1abcb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1abcae0_0, 0;
    %assign/vec4 v0x1abca40_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1abc480_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1abc480_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1abbf10;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1a77d40;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1abccc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1abcb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1abcae0_0, 0;
    %assign/vec4 v0x1abca40_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1abcdb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1abce50_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1a65320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1abf210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1abf670_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1a65320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1abf210_0;
    %inv;
    %store/vec4 v0x1abf210_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1a65320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1abcc20_0, v0x1abf8f0_0, v0x1abf030_0, v0x1abf0d0_0, v0x1abf170_0, v0x1abf2b0_0, v0x1abf530_0, v0x1abf490_0, v0x1abf3f0_0, v0x1abf350_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1a65320;
T_9 ;
    %load/vec4 v0x1abf5d0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1abf5d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1abf5d0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1abf5d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1abf5d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1abf5d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1abf5d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1abf5d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1abf5d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1abf5d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1a65320;
T_10 ;
    %wait E_0x1a77d40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1abf5d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1abf5d0_0, 4, 32;
    %load/vec4 v0x1abf820_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1abf5d0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1abf5d0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1abf5d0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1abf5d0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1abf530_0;
    %load/vec4 v0x1abf530_0;
    %load/vec4 v0x1abf490_0;
    %xor;
    %load/vec4 v0x1abf530_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1abf5d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1abf5d0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1abf5d0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1abf5d0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1abf3f0_0;
    %load/vec4 v0x1abf3f0_0;
    %load/vec4 v0x1abf350_0;
    %xor;
    %load/vec4 v0x1abf3f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1abf5d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1abf5d0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1abf5d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1abf5d0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/machine/ece241_2013_q2/iter0/response50/top_module.sv";
