$date today $end
$timescale 1 ns $end
$scope module logic_gate $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # c $end
$var wire 1 $ d $end
$var wire 1 % e $end
$var wire 2 & f $end
$scope module gates $end
$scope module StaticLevel__StaticLevel_ $end
$var wire 1 ' L $end
$var wire 1 ( H $end
$upscope $end
$scope module U5__NOT_ $end
$var wire 1 ) A $end
$var wire 1 * Y $end
$upscope $end
$scope module U6__AND_ $end
$var wire 1 + A $end
$var wire 1 , B $end
$var wire 1 - Y $end
$upscope $end
$scope module U7__NOR_ $end
$var wire 1 . A $end
$var wire 1 / B $end
$var wire 1 0 Y $end
$upscope $end
$scope module U8__NOR_ $end
$var wire 1 1 A $end
$var wire 1 2 B $end
$var wire 1 3 Y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
b0 &
0'
1(
1)
0*
0+
0,
0-
0.
0/
10
01
12
03
$end
#100
b10 &
00
0)
02
1!
1+
1.
1*
13
1$
1%
#200
b1 &
0!
0+
0.
1"
1,
1/
#300
b11 &
1-
11
1!
1+
1.
1#
03
0%
#400
b0 &
0-
01
10
1)
12
0!
0+
0.
0"
0,
0/
0#
0*
0$
#500
b10 &
00
0)
02
1!
1+
1.
1*
13
1$
1%
#600
b1 &
0!
0+
0.
1"
1,
1/
#700
b11 &
1-
11
1!
1+
1.
1#
03
0%
#800
b0 &
0-
01
10
1)
12
0!
0+
0.
0"
0,
0/
0#
0*
0$
#900
b10 &
00
0)
02
1!
1+
1.
1*
13
1$
1%
#1000
b1 &
0!
0+
0.
1"
1,
1/
#1100
b11 &
1-
11
1!
1+
1.
1#
03
0%
#1200
b0 &
0-
01
10
1)
12
0!
0+
0.
0"
0,
0/
0#
0*
0$
#1300
b10 &
00
0)
02
1!
1+
1.
1*
13
1$
1%
#1400
b1 &
0!
0+
0.
1"
1,
1/
#1500
b11 &
1-
11
1!
1+
1.
1#
03
0%
