<?xml version="1.0"?>

<Chip name="Hi3518">
	<IndentificationList>
		<Indentification address="0x20050eec" value="0x35"/>
		<Indentification address="0x20050ee8" value="0x18"/>
		<Indentification address="0x20050ee0" value="0x0"/>
		<Indentification address="0x20050ee4" value="0x1"/>
	</IndentificationList>
	<ModuleList>
		<ModuleGroup name="CIPHER" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x100C0000"/>
			<RegisterGroup name="CHAN0_CIPHER_DOUT" description="CHAN0_CIPHER_DOUT is the CIPHER output register for channel 0 (for single-blockencryption/decryption).The data read from this register is the results of a single-block operation. The results of theAES algorithm are different from those of the DES or 3DES algorithm. The details are asfollows:&lt;ul&gt;&lt;li&gt;For the AES algorithm- If the 1-CFB mode is selected, the least significant bit (LSB) is valid, that is,CIPHER_DOUT bit[0] is valid.- If the 8-CFB mode is selected, lower eight bits are valid, that is, CIPHER_DOUTbit[7:0] is valid.- If the 128-CFB mode is selected, 128 bits are valid.- In other modes, 128 bits are valid.&lt;/li&gt;&lt;li&gt;For the DES or 3DES algorithm- If the 1-CFB or 1-OFB mode is selected, the LSB is valid, that is, CIPHER_DOUTbit[0] is valid.- If the 8-CFB or 8-OFB mode is selected, lower eight bits are valid, that is,CIPHER_DOUT bit[7:0] is valid.- If the 64-CFB or 64-OFB mode is selected, lower 64 bits are valid, that is,CIPHER_DOUT bit[63:0] is valid.- In other modes, lower 64 bits are valid, that is, CIPHER_DOUT bit[63:0] is valid.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x0000" endoffset="0x000C">
				<Member name="chan0_cipher_dout" description="128-bit block output of the CIPHER module. Each address maps to a 32-bit data segment.&lt;br&gt;CIPHER_DOUT[31:0]: address 0x0000&lt;br&gt;CIPHER_DOUT[63:32]: address 0x0004&lt;br&gt;CIPHER_DOUT[95:64]: address 0x0008&lt;br&gt;CIPHER_DOUT[127:96]: address 0x000C" range="31:0" property="RO"/>
				<Register offset="0x0"/>
				<Register offset="0x2"/>
				<Register offset="0x4"/>
				<Register offset="0x6"/>
				<Register offset="0x8"/>
				<Register offset="0xa"/>
				<Register offset="0xc"/>
			</RegisterGroup>
			<RegisterGroup name="CHAN0_CIPHER_IVOUT" description="CHAN0_CIPHER_IVOUT is an operation complete IV output register of the CIPHERmodule.Note the following points when reading this register:&lt;ul&gt;&lt;li&gt;This register can be ignored in ECB or CTR mode.&lt;/li&gt;&lt;li&gt;If a single-block operation is performed, the data of this register is the vector output ofthe block. The data can be used as the vector input in the next block operation for thesame data packet.- If the AES algorithm is selected, 128 bits are valid.- If the DES or 3DES algorithm is selected (CIPHER_CTRL[cipher_mode] = 0b00,0b01, or 0b11), lower 64 bits are valid, that is, CIPHER_IVOUT bit[63:0] is valid.&lt;/li&gt;&lt;li&gt;If a multi-block operation is performed, the data read from this register is the outputvector of the last block operation.- If the AES algorithm is selected, 128 bits are valid.- If the DES or 3DES algorithm is selected, lower 64 bits are valid, that is,CIPHER_IVOUT bit[63:0] is valid.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x0010" endoffset="0x001C">
				<Member name="chan0_cipher_ivout" description="Vector output after the operation of the CIPHER module is complete. It can be ignored in ECB or CTR mode. Each address maps to a 32-bit data segment.&lt;br&gt;CIPHER_DOUT[31:0]: address 0x0010&lt;br&gt;CIPHER_IVOUT[63:32]: address 0x0014&lt;br&gt;CIPHER_IVOUT[95:64]: address 0x0018&lt;br&gt;CIPHER_IVOUT[127:96]: address 0x001C" range="31:0" property="RO"/>
				<Register offset="0x10"/>
				<Register offset="0x12"/>
				<Register offset="0x14"/>
				<Register offset="0x16"/>
				<Register offset="0x18"/>
				<Register offset="0x1a"/>
				<Register offset="0x1c"/>
			</RegisterGroup>
			<RegisterGroup name="CHAN_CIPHER_IVOUT" description="CHAN_CIPHER_IVOUT is the IV output register for channels 1–7." value="0x00000000" startoffset="0x0020" endoffset="0x008C">
				<Member name="chan_cipher_ivout" description="0x0020–0x002C: channel 1&lt;br&gt;0x0030–0x003C: channel 2&lt;br&gt;0x0040–0x004C: channel 3&lt;br&gt;0x0050–0x005C: channel 4&lt;br&gt;0x0060–0x006C: channel 5&lt;br&gt;0x0070–0x007C: channel 6&lt;br&gt;0x0080–0x008C: channel 7" range="31:0" property="RO"/>
				<Register offset="0x20"/>
				<Register offset="0x22"/>
				<Register offset="0x24"/>
				<Register offset="0x26"/>
				<Register offset="0x28"/>
				<Register offset="0x2a"/>
				<Register offset="0x2c"/>
				<Register offset="0x2e"/>
				<Register offset="0x30"/>
				<Register offset="0x32"/>
				<Register offset="0x34"/>
				<Register offset="0x36"/>
				<Register offset="0x38"/>
				<Register offset="0x3a"/>
				<Register offset="0x3c"/>
				<Register offset="0x3e"/>
				<Register offset="0x40"/>
				<Register offset="0x42"/>
				<Register offset="0x44"/>
				<Register offset="0x46"/>
				<Register offset="0x48"/>
				<Register offset="0x4a"/>
				<Register offset="0x4c"/>
				<Register offset="0x4e"/>
				<Register offset="0x50"/>
				<Register offset="0x52"/>
				<Register offset="0x54"/>
				<Register offset="0x56"/>
				<Register offset="0x58"/>
				<Register offset="0x5a"/>
				<Register offset="0x5c"/>
				<Register offset="0x5e"/>
				<Register offset="0x60"/>
				<Register offset="0x62"/>
				<Register offset="0x64"/>
				<Register offset="0x66"/>
				<Register offset="0x68"/>
				<Register offset="0x6a"/>
				<Register offset="0x6c"/>
				<Register offset="0x6e"/>
				<Register offset="0x70"/>
				<Register offset="0x72"/>
				<Register offset="0x74"/>
				<Register offset="0x76"/>
				<Register offset="0x78"/>
				<Register offset="0x7a"/>
				<Register offset="0x7c"/>
				<Register offset="0x7e"/>
				<Register offset="0x80"/>
				<Register offset="0x82"/>
				<Register offset="0x84"/>
				<Register offset="0x86"/>
				<Register offset="0x88"/>
				<Register offset="0x8a"/>
				<Register offset="0x8c"/>
			</RegisterGroup>
			<RegisterGroup name="CIPHER_KEY" description="CIPHER_KEY is a CPU configuration key register of the CIPHER module. The key is theconfigured value of the CPU, and the CPU can be read or written.Note the following points when configuring this register:&lt;ul&gt;&lt;li&gt;If the DES algorithm is selected, lower 64 bits are valid, that is, CIPHER_KEY[63:0] isvalid.&lt;li&gt;For the 3DES algorit&lt;/li&gt;T)If a 3-key operation is performed (CIPHER_CTRL[key_length] = 0b00, 0b01, or 0b10),low 192 bits are valid.&lt;/li&gt;where- CIPHER_KEY bit[63:0] indicates key 1.- CIPHER_KEY bit[127:64] indicates key 2.- CIPHER_KEY bit[191:128] indicates key 3.&lt;/li&gt;If a 2-key operation is selected (CIPHER_CTRL[key_length] = 0b11), lower 128 bits arevalid.&lt;/li&gt;where- CIPHER_KEY bit[63:0] indicates key 1.- CIPHER_KEY bit[127:64] indicates key 2.&lt;li&gt;For the AES algorithm- If a 128-bit key operation is performed, lower 128 bits are valid, that is,CIPHER_KEY bit[127:0] is valid.- If a 192-bit key operation is performed, lower 192 bits are valid, that is,CIPHER_KEY bit[191:0] is valid.- If a 256-bit key operation is performed, 256 bits are valid.The CIPHER module allows you to configure eight keys. Each channel can use one key, andmultiple channels can share one key.&lt;/ul&gt;" value="0x00000000" startoffset="0x0090" endoffset="0x018C">
				<Member name="cipher_key" description="Key input of the CIPHER module. Each address maps to a 32-bit data segment.&lt;br&gt;CIPHER_KEY[31:0]: address 0x0090&lt;br&gt;CIPHER_KEY[63:32]: address 0x0094&lt;br&gt;CIPHER_KEY[95:64]: address 0x0098&lt;br&gt;CIPHER_KEY[127:96]: address 0x009C&lt;br&gt;CIPHER_KEY[159: 128]: address 0x00A0&lt;br&gt;CIPHER_KEY[191:160]: address 0x00A4&lt;br&gt;CIPHER_KEY[223:192]: address 0x00A8&lt;br&gt;CIPHER_KEY[255:224]: address 0x00AC&lt;br&gt;0x0090–0x00AC: host_key0&lt;br&gt;0x00B0–0x00CC: host_key1&lt;br&gt;0x00D0–0x00EC: host_key2&lt;br&gt;0x00F0–0x010C: host_key3&lt;br&gt;0x0110–0x012C: host_key4&lt;br&gt;0x0130–0x014C: host_key5&lt;br&gt;0x0150–0x016C: host_key6&lt;br&gt;0x0170–0x018C: host_key7" range="31:0" property="RW"/>
				<Register offset="0x90"/>
				<Register offset="0x92"/>
				<Register offset="0x94"/>
				<Register offset="0x96"/>
				<Register offset="0x98"/>
				<Register offset="0x9a"/>
				<Register offset="0x9c"/>
				<Register offset="0x9e"/>
				<Register offset="0xa0"/>
				<Register offset="0xa2"/>
				<Register offset="0xa4"/>
				<Register offset="0xa6"/>
				<Register offset="0xa8"/>
				<Register offset="0xaa"/>
				<Register offset="0xac"/>
				<Register offset="0xae"/>
				<Register offset="0xb0"/>
				<Register offset="0xb2"/>
				<Register offset="0xb4"/>
				<Register offset="0xb6"/>
				<Register offset="0xb8"/>
				<Register offset="0xba"/>
				<Register offset="0xbc"/>
				<Register offset="0xbe"/>
				<Register offset="0xc0"/>
				<Register offset="0xc2"/>
				<Register offset="0xc4"/>
				<Register offset="0xc6"/>
				<Register offset="0xc8"/>
				<Register offset="0xca"/>
				<Register offset="0xcc"/>
				<Register offset="0xce"/>
				<Register offset="0xd0"/>
				<Register offset="0xd2"/>
				<Register offset="0xd4"/>
				<Register offset="0xd6"/>
				<Register offset="0xd8"/>
				<Register offset="0xda"/>
				<Register offset="0xdc"/>
				<Register offset="0xde"/>
				<Register offset="0xe0"/>
				<Register offset="0xe2"/>
				<Register offset="0xe4"/>
				<Register offset="0xe6"/>
				<Register offset="0xe8"/>
				<Register offset="0xea"/>
				<Register offset="0xec"/>
				<Register offset="0xee"/>
				<Register offset="0xf0"/>
				<Register offset="0xf2"/>
				<Register offset="0xf4"/>
				<Register offset="0xf6"/>
				<Register offset="0xf8"/>
				<Register offset="0xfa"/>
				<Register offset="0xfc"/>
				<Register offset="0xfe"/>
				<Register offset="0x100"/>
				<Register offset="0x102"/>
				<Register offset="0x104"/>
				<Register offset="0x106"/>
				<Register offset="0x108"/>
				<Register offset="0x10a"/>
				<Register offset="0x10c"/>
				<Register offset="0x10e"/>
				<Register offset="0x110"/>
				<Register offset="0x112"/>
				<Register offset="0x114"/>
				<Register offset="0x116"/>
				<Register offset="0x118"/>
				<Register offset="0x11a"/>
				<Register offset="0x11c"/>
				<Register offset="0x11e"/>
				<Register offset="0x120"/>
				<Register offset="0x122"/>
				<Register offset="0x124"/>
				<Register offset="0x126"/>
				<Register offset="0x128"/>
				<Register offset="0x12a"/>
				<Register offset="0x12c"/>
				<Register offset="0x12e"/>
				<Register offset="0x130"/>
				<Register offset="0x132"/>
				<Register offset="0x134"/>
				<Register offset="0x136"/>
				<Register offset="0x138"/>
				<Register offset="0x13a"/>
				<Register offset="0x13c"/>
				<Register offset="0x13e"/>
				<Register offset="0x140"/>
				<Register offset="0x142"/>
				<Register offset="0x144"/>
				<Register offset="0x146"/>
				<Register offset="0x148"/>
				<Register offset="0x14a"/>
				<Register offset="0x14c"/>
				<Register offset="0x14e"/>
				<Register offset="0x150"/>
				<Register offset="0x152"/>
				<Register offset="0x154"/>
				<Register offset="0x156"/>
				<Register offset="0x158"/>
				<Register offset="0x15a"/>
				<Register offset="0x15c"/>
				<Register offset="0x15e"/>
				<Register offset="0x160"/>
				<Register offset="0x162"/>
				<Register offset="0x164"/>
				<Register offset="0x166"/>
				<Register offset="0x168"/>
				<Register offset="0x16a"/>
				<Register offset="0x16c"/>
				<Register offset="0x16e"/>
				<Register offset="0x170"/>
				<Register offset="0x172"/>
				<Register offset="0x174"/>
				<Register offset="0x176"/>
				<Register offset="0x178"/>
				<Register offset="0x17a"/>
				<Register offset="0x17c"/>
				<Register offset="0x17e"/>
				<Register offset="0x180"/>
				<Register offset="0x182"/>
				<Register offset="0x184"/>
				<Register offset="0x186"/>
				<Register offset="0x188"/>
				<Register offset="0x18a"/>
				<Register offset="0x18c"/>
			</RegisterGroup>
			<RegisterGroup name="CHAN0_CIPHER_CTRL" description="CHAN0_CIPHER_CTRL is the encryption/decryption control register for channel 0. Channel0 is a single-block encryption/decryption channel.Note the following points when configuring this register:&lt;ul&gt;&lt;li&gt;Configure this register before configuring others registers of the CIPHER module.&lt;/li&gt;&lt;li&gt;In the modes except the CFB mode of the AES algorithm, the CIPHER_CTRL[width]cannot be set to 01 or 10.&lt;/li&gt;&lt;li&gt;In the modes except the CFB and OFB modes of the DES and 3DES algorithms,CIPHER_CTRL[width] cannot be set to 01 or 10.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x1000">
				<Member name="reserved" description="Reserved." range="31:17" property="-"/>
				<Member name="key_adder" description="ID of the key used by the current channel.&lt;br&gt;000: host_key0&lt;br&gt;001: host_key1&lt;br&gt;010: host_key2&lt;br&gt;011: host_key3&lt;br&gt;100: host_key4&lt;br&gt;101: host_key5&lt;br&gt;110: host_key6&lt;br&gt;111: host_key7" range="16:14" property="RW"/>
				<Member name="key_sel" description="Key select.&lt;br&gt;0: keys configured by the CPU&lt;br&gt;1: keys generated by the key management module" range="13" property="RW"/>
				<Member name="reserved" description="Reserved." range="12" property="-"/>
				<Member name="reserved" description="Reserved." range="11" property="-"/>
				<Member name="key_length" description="Key length select.&lt;br&gt;For the AES algorithm:&lt;br&gt;00: 128 bits&lt;br&gt;01: 192bits&lt;br&gt;10: 256 bits&lt;br&gt;11: 128 bits&lt;br&gt;For the DES algorithm:&lt;br&gt;00: 3 keys&lt;br&gt;01: 3 keys&lt;br&gt;10: 3 keys&lt;br&gt;11: 2 keys" range="10:9" property="RW"/>
				<Member name="ivin_sel" description="Input select of CIPHER_IVIN.&lt;br&gt;0: do not configure CIPHER_IVIN&lt;br&gt;1: configure CIPHER_IVIN" range="8" property="RW"/>
				<Member name="width" description="Bit width control.&lt;br&gt;For the DES or 3DES algorithm:&lt;br&gt;00: 64 bits&lt;br&gt;01: 8 bits&lt;br&gt;10: 1 bit&lt;br&gt;11: 64 bits&lt;br&gt;For the AES algorithm:&lt;br&gt;00: 128 bits&lt;br&gt;01: 8 bits&lt;br&gt;10: 1 bit&lt;br&gt;11: 128 bits" range="7:6" property="RW"/>
				<Member name="alg_sel" description="Algorithm select.&lt;br&gt;00: DES algorithm&lt;br&gt;01: 3DES algorithm&lt;br&gt;10: AES algorithm&lt;br&gt;11: DES algorithm" range="5:4" property="RW"/>
				<Member name="mode" description="Operating mode select.&lt;br&gt;For the AES algorithm:&lt;br&gt;000: ECB mode&lt;br&gt;001: CBC mode&lt;br&gt;010: CFB mode&lt;br&gt;011: OFB mode&lt;br&gt;100: CTR mode&lt;br&gt;Other values: ECB mode&lt;br&gt;For the DES algorithm:&lt;br&gt;000: ECB mode&lt;br&gt;001: CBC mode&lt;br&gt;010: CFB mode&lt;br&gt;011: OFB mode&lt;br&gt;Other values: ECB mode" range="3:1" property="RW"/>
				<Member name="decrypt" description="Encryption/decryption select.&lt;br&gt;0: encryption&lt;br&gt;1: decryption" range="0" property="RW"/>
				<Register offset="0x1000"/>
			</RegisterGroup>
			<RegisterGroup name="CHAN0_CIPHER_IVIN" description="CHAN0_CIPHER_IVIN is the CIPHER VI block input register for channel 0.Assume that channel 0 is selected for the single-block encryption/decryption and the selectedmode is not ECB mode (CIPHER_CTRL[mode] = 0b001, 0b010, 0b011, or 0b100).&lt;ul&gt;&lt;li&gt;If you do not want to configure the input vector (CIPHER_CTRL[ivin_sel] = 0b0),CIPHER_IVIN can be ignored.&lt;/li&gt;&lt;li&gt;If you want to configure the input vector (CIPHER_CTRL[ivin_sel] = 0b1),CIPHER_IVIN needs to be configured. If the AES algorithm is selected(CIPHER_CTRL [alg_sel] = 0b10), CIPHER_IVIN bit[127:0] is valid. If the DES or3DES algorithm is selected (CIPHER_CTRL[alg_sel] = 0b00, 0b01, or 0b11), lower 64bits are valid, that is, CIPHER_IVIN bit[63:0] is valid.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x1004" endoffset="0x1010">
				<Member name="chan0_cipher_ivin" description="128-bit IV of the CIPHER module for channel 0 or the data input from the counter. Each address maps to a 32-bit data segment.&lt;br&gt;CIPHER_IVIN[31:0]: address 0x1004&lt;br&gt;CIPHER_IVIN[63:32]: address 0x1008&lt;br&gt;CIPHER_IVIN[95:64]: address 0x100C&lt;br&gt;CIPHER_IVIN[127:96]: address 0x1010" range="31:0" property="RW"/>
				<Register offset="0x1004"/>
				<Register offset="0x1006"/>
				<Register offset="0x1008"/>
				<Register offset="0x100a"/>
				<Register offset="0x100c"/>
				<Register offset="0x100e"/>
				<Register offset="0x1010"/>
			</RegisterGroup>
			<RegisterGroup name="CHAN0_CIPHER_DIN" description="CHAN0_CIPHER_DIN is a 128-bit block input register of the CIPHER module.Note the following points when configuring this register:If channel 0 is selected for the single-block operation, this register needs to be configured.&lt;ul&gt;&lt;li&gt;Assume that the AES algorithm (CIPHER_CTRL[alg_sel] = 0b10) is selected.- If the 1-CFB mode is selected, the LSB is valid, that is, CIPHER_DIN bit[0] is valid.- If the 8-CFB mode is selected, lower eight bits are valid, that is, CIPHER_DINbit[7:0] is valid.- If the 128-CFB mode is selected, 128 bits are valid.- In other modes, 128 bits are valid.&lt;/li&gt;&lt;li&gt;Assume that the DES or the 3DES algorithm (CIPHER_CTRL[alg_sel] = 0b00, 0b01, or0b11) is selected.- If the 1-CFB or 1-OFB mode is selected, the LSB is valid, that is, CIPHER_DINbit[0] is valid.- If the 8-CFB or 8-OFB mode is selected, lower eight bits are valid, that is,CIPHER_DIN bit[7:0] is valid.- If the 64-CFB or 64-OFB mode is selected, lower 64 bits are valid, that is,CIPHER_DIN bit[63:0] is valid.- In other modes, lower 64 bits are valid, that is, CIPHER_DIN bit[63:0] is valid.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x1014" endoffset="0x1020">
				<Member name="chan0_cipher_din" description="128-bit block input of the CIPHER module for channel 0. Each address maps to a 32-bit data segment.&lt;br&gt;CIPHER_DIN[31:0]: address 0x1014&lt;br&gt;CIPHER_DIN[63:32]: address 0x1018&lt;br&gt;CIPHER_DIN[95:64]: address 0x101c&lt;br&gt;CIPHER_DIN[127:96]: address 0x1020" range="31:0" property="RW"/>
				<Register offset="0x1014"/>
				<Register offset="0x1016"/>
				<Register offset="0x1018"/>
				<Register offset="0x101a"/>
				<Register offset="0x101c"/>
				<Register offset="0x101e"/>
				<Register offset="0x1020"/>
			</RegisterGroup>
			<RegisterGroup name="CHANN_IBUF_NUM" description="CHANn_IBUF_NUM is the input queue total depth register for channel n (n = 1–7). Thisregister can be used to configure the count of linked list headers." value="0x00000000" startoffset="0x1000+n*0x128">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="ibuf_num" description="Input queue depth, that is, count of linked list headers configured for each channel." range="15:0" property="RW"/>
				<Register offset="0x1128"/>
				<Register offset="0x1250"/>
				<Register offset="0x1378"/>
				<Register offset="0x14a0"/>
				<Register offset="0x15c8"/>
				<Register offset="0x16f0"/>
				<Register offset="0x1818"/>
			</RegisterGroup>
			<RegisterGroup name="CHANN_IBUF_CNT" description="CHANn_IBUF_CNT is the pending data buffer count register for channel n in the input queue.When this register is written by using software, the logic adds the original value of the registerand the written value. After the logic processes a buffer, the value of this register is decreasedby 1." value="0x00000000" startoffset="0x1000+n*0x128+0x4">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="ibuf_cnt" description="Count of buffers to be processed in the input queue." range="15:0" property="RW"/>
				<Register offset="0x112c"/>
				<Register offset="0x1254"/>
				<Register offset="0x137c"/>
				<Register offset="0x14a4"/>
				<Register offset="0x15cc"/>
				<Register offset="0x16f4"/>
				<Register offset="0x181c"/>
			</RegisterGroup>
			<RegisterGroup name="CHANN_IEMPTY_CNT" description="CHANn_IEMPTY_CNT is the processed buffer count register for channel n in the inputqueue. When this register is written by software, the logic subtracts the written value from theoriginal value of this register. After the logic processes a buffer, the value of this register isincreased by 1." value="0x00000000" startoffset="0x1000+n*0x128+0x8">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="iempty_cnt" description="Count of processed buffers in the input queue." range="15:0" property="RW"/>
				<Register offset="0x1130"/>
				<Register offset="0x1258"/>
				<Register offset="0x1380"/>
				<Register offset="0x14a8"/>
				<Register offset="0x15d0"/>
				<Register offset="0x16f8"/>
				<Register offset="0x1820"/>
			</RegisterGroup>
			<RegisterGroup name="CHANN_INT_ICNTCFG" description="CHANn_INT_ICNTCFG is the input queue multi-packet interrupt threshold register forchannel n. When the count of buffers in the input queue processed by the logic is above thethreshold, an input queue interrupt is reported." value="0x00000000" startoffset="0x1000+n*0x128+0xC">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="int_icnt_cfg" description="Input queue multi-packet interrupt threshold." range="15:0" property="RW"/>
				<Register offset="0x1134"/>
				<Register offset="0x125c"/>
				<Register offset="0x1384"/>
				<Register offset="0x14ac"/>
				<Register offset="0x15d4"/>
				<Register offset="0x16fc"/>
				<Register offset="0x1824"/>
			</RegisterGroup>
			<RegisterGroup name="CHANN_CIPHER_CTRL" description="CHANn_CIPHER_CTRL is the encryption/decryption control register for channel n.Note the following points when configuring this register:&lt;ul&gt;&lt;li&gt;You must configure this register before performing encryption or decryption using thechannel.&lt;/li&gt;&lt;li&gt;In the modes other than the CFB mode of the AES algorithm, CIPHER_CTRL[width]cannot be set to 01 or 10.&lt;/li&gt;&lt;li&gt;In the modes other than the CFB and OFB modes of the DES or 3DES algorithm,CIPHER_CTRL[width] cannot be set to 01 or 10.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x1000+n*0x128+0x10">
				<Member name="weight" description="Weighted value of the current channel, in the unit of 64 bytes." range="31:22" property="-"/>
				<Member name="reserved" description="Reserved." range="21:17" property="-"/>
				<Member name="key_adder" description="ID of the key used by the current channel. The key can be any one in the addresses 0–7." range="16:14" property="RW"/>
				<Member name="key_sel" description="Key select.&lt;br&gt;0: keys configured by the CPU&lt;br&gt;1: keys generated by the key management module" range="13" property="RW"/>
				<Member name="reserved" description="Reserved." range="12:11" property="-"/>
				<Member name="key_length" description="Key length select.&lt;br&gt;For the AES algorithm:&lt;br&gt;00: 128 bits&lt;br&gt;01: 192 bits&lt;br&gt;10: 256 bits&lt;br&gt;11: 128 bits&lt;br&gt;For the DES algorithm:&lt;br&gt;00: 3 keys&lt;br&gt;01: 3 keys&lt;br&gt;10: 3 keys&lt;br&gt;11: 2 keys" range="10:9" property="RW"/>
				<Member name="reserved" description="Reserved." range="8" property="-"/>
				<Member name="width" description="Bit width control.&lt;br&gt;For the DES or 3DES algorithm:&lt;br&gt;00: 64 bits&lt;br&gt;01: 8 bits&lt;br&gt;10: 1 bit&lt;br&gt;11: 64 bits&lt;br&gt;For the AES algorithm:&lt;br&gt;00: 128 bits&lt;br&gt;01: 8 bits&lt;br&gt;10: 1 bit&lt;br&gt;11: 128 bits" range="7:6" property="RW"/>
				<Member name="alg_sel" description="Algorithm select.&lt;br&gt;00: DES algorithm&lt;br&gt;01: 3DES algorithm&lt;br&gt;10: AES algorithm&lt;br&gt;11: DES algorithm" range="5:4" property="RW"/>
				<Member name="mode" description="Operating mode select.&lt;br&gt;For the AES algorithm:&lt;br&gt;000: ECB mode&lt;br&gt;001: CBC mode&lt;br&gt;010: CFB mode&lt;br&gt;011: OFB mode&lt;br&gt;100: CTR mode&lt;br&gt;Other values: ECB mode&lt;br&gt;For the DES algorithm:&lt;br&gt;000: ECB mode&lt;br&gt;001: CBC mode&lt;br&gt;010: CFB mode&lt;br&gt;011: OFB mode&lt;br&gt;Other values: ECB mode" range="3:1" property="RW"/>
				<Member name="decrypt" description="Encryption/decryption select.&lt;br&gt;0: encryption&lt;br&gt;1: decryption" range="0" property="RW"/>
				<Register offset="0x1138"/>
				<Register offset="0x1260"/>
				<Register offset="0x1388"/>
				<Register offset="0x14b0"/>
				<Register offset="0x15d8"/>
				<Register offset="0x1700"/>
				<Register offset="0x1828"/>
			</RegisterGroup>
			<RegisterGroup name="CHANN_SRC_LST_SADDR" description="CHANn_SRC_LST_SADDR is the input queue start address register for channel n. Theaddress must be aligned by word." value="0x00000000" startoffset="0x1000+n*0x128+0x14">
				<Member name="src_lst_saddr" description="Start address of the input queue." range="31:0" property="RW"/>
				<Register offset="0x113c"/>
				<Register offset="0x1264"/>
				<Register offset="0x138c"/>
				<Register offset="0x14b4"/>
				<Register offset="0x15dc"/>
				<Register offset="0x1704"/>
				<Register offset="0x182c"/>
			</RegisterGroup>
			<RegisterGroup name="CHANN_IAGE_TIMER" description="CHANn_IAGE_TIMER is the input queue interrupt aging time configuration register forchannel n. If an overflow occurs in the aging time counter and the count of processed buffersin the input queue is greater than 0, an input queue processing complete interrupt is reported." value="0x00000000" startoffset="0x1000+n*0x128+0x18">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="iage_timer" description="Aging interrupt timer." range="15:0" property="RW"/>
				<Register offset="0x1140"/>
				<Register offset="0x1268"/>
				<Register offset="0x1390"/>
				<Register offset="0x14b8"/>
				<Register offset="0x15e0"/>
				<Register offset="0x1708"/>
				<Register offset="0x1830"/>
			</RegisterGroup>
			<RegisterGroup name="CHANN_OBUF_NUM" description="CHANn_OBUF_NUM is the output queue total depth register for channel n. This register canbe used to configure the count of linked list headers." value="0x00000000" startoffset="0x1000+n*0x128+0x3C">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="obuf_num" description="Total depth of the output queue." range="15:0" property="RW"/>
				<Register offset="0x1164"/>
				<Register offset="0x128c"/>
				<Register offset="0x13b4"/>
				<Register offset="0x14dc"/>
				<Register offset="0x1604"/>
				<Register offset="0x172c"/>
				<Register offset="0x1854"/>
			</RegisterGroup>
			<RegisterGroup name="CHANN_OBUF_CNT" description="CHANn_OBUF_CNT is the pending data buffer count register for channel n in the outputqueue. When this register is written by using software, the logic adds the original value of theregister and the written value. After the logic processes a buffer, the value of this register isdecreased by 1." value="0x00000000" startoffset="0x1000+n*0x128+0x40">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="obuf_cnt" description="Count of buffers to be processed in the output queue." range="15:0" property="RW"/>
				<Register offset="0x1168"/>
				<Register offset="0x1290"/>
				<Register offset="0x13b8"/>
				<Register offset="0x14e0"/>
				<Register offset="0x1608"/>
				<Register offset="0x1730"/>
				<Register offset="0x1858"/>
			</RegisterGroup>
			<RegisterGroup name="CHANN_OFULL_CNT" description="CHANn_OFULL_CNT is the processed buffer count register for channel n in the outputqueue. When this register is written by software, the logic subtracts the written value from theoriginal value of this register. After the logic processes a buffer, the value of this register isincreased by 1." value="0x00000000" startoffset="0x1000+n*0x128+0x44">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="ofull_cnt" description="Count of processed buffers in the output queue." range="15:0" property="RW"/>
				<Register offset="0x116c"/>
				<Register offset="0x1294"/>
				<Register offset="0x13bc"/>
				<Register offset="0x14e4"/>
				<Register offset="0x160c"/>
				<Register offset="0x1734"/>
				<Register offset="0x185c"/>
			</RegisterGroup>
			<RegisterGroup name="CHANN_INT_OCNTCFG" description="CHANn_INT_OCNTCFG is the output queue multi-packet interrupt threshold register forchannel n. When the count of buffers in the output queue processed by the logic is above thethreshold, an output queue interrupt is reported." value="0x00000000" startoffset="0x1000+n*0x128+0x48">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="int_ocnt_cfg" description="Output queue multi-packet interrupt threshold." range="15:0" property="RW"/>
				<Register offset="0x1170"/>
				<Register offset="0x1298"/>
				<Register offset="0x13c0"/>
				<Register offset="0x14e8"/>
				<Register offset="0x1610"/>
				<Register offset="0x1738"/>
				<Register offset="0x1860"/>
			</RegisterGroup>
			<RegisterGroup name="CHANN_DEST_LST_SADDR" description="CHANn_DEST_LST_SADDR is the output queue start address register for channel n. Theaddress must be aligned by word." value="0x00000000" startoffset="0x1000+n*0x128+0x4C">
				<Member name="dest_lst_saddr" description="Start address of the output queue." range="31:0" property="RW"/>
				<Register offset="0x1174"/>
				<Register offset="0x129c"/>
				<Register offset="0x13c4"/>
				<Register offset="0x14ec"/>
				<Register offset="0x1614"/>
				<Register offset="0x173c"/>
				<Register offset="0x1864"/>
			</RegisterGroup>
			<RegisterGroup name="CHANN_OAGE_TIMER" description="CHANn_OAGE_TIMER is the output queue interrupt aging time configuration register forchannel n. If an overflow occurs in the aging time counter and the count of processed buffersin the output queue is greater than 0, an output queue processing complete interrupt isreported." value="0x00000000" startoffset="0x1000+n*0x128+0x50">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="oage_timer" description="Aging interrupt timer." range="15:0" property="RW"/>
				<Register offset="0x1178"/>
				<Register offset="0x12a0"/>
				<Register offset="0x13c8"/>
				<Register offset="0x14f0"/>
				<Register offset="0x1618"/>
				<Register offset="0x1740"/>
				<Register offset="0x1868"/>
			</RegisterGroup>
			<RegisterGroup name="INT_STATUS" description="INT_STATUS is an interrupt status register." value="0x00000000" startoffset="0x1400">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="ch7_ibuf_int" description="Input queue data interrupt for channel 7." range="15" property="RO"/>
				<Member name="ch6_ibuf_int" description="Input queue data interrupt for channel 6." range="14" property="RO"/>
				<Member name="ch5_ibuf_int" description="Input queue data interrupt for channel 5." range="13" property="RO"/>
				<Member name="ch4_ibuf_int" description="Input queue data interrupt for channel 4." range="12" property="RO"/>
				<Member name="ch3_ibuf_int" description="Input queue data interrupt for channel 3." range="11" property="RO"/>
				<Member name="ch2_ibuf_int" description="Input queue data interrupt for channel 2." range="10" property="RO"/>
				<Member name="ch1_ibuf_int" description="Input queue data interrupt for channel 1." range="9" property="RO"/>
				<Member name="ch0_ibuf_int" description="Data processing complete interrupt for channel 0." range="8" property="RO"/>
				<Member name="ch7_obuf_int" description="Output queue data interrupt for channel 7." range="7" property="RO"/>
				<Member name="ch6_obuf_int" description="Output queue data interrupt for channel 6." range="6" property="RO"/>
				<Member name="ch5_obuf_int" description="Output queue data interrupt for channel 5." range="5" property="RO"/>
				<Member name="ch4_obuf_int" description="Output queue data interrupt for channel 4." range="4" property="RO"/>
				<Member name="ch3_obuf_int" description="Output queue data interrupt for channel 3." range="3" property="RO"/>
				<Member name="ch2_obuf_int" description="Output queue data interrupt for channel 2." range="2" property="RO"/>
				<Member name="ch1_obuf_int" description="Output queue data interrupt for channel 1." range="1" property="RO"/>
				<Member name="reserved" description="Reserved." range="0" property="-"/>
				<Register offset="0x1400"/>
			</RegisterGroup>
			<RegisterGroup name="INT_EN" description="INT_EN is an interrupt enable register." value="0x00000000" startoffset="0x1404">
				<Member name="int_en" description="Total interrupt enable for the CIPHER module." range="31" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:16" property="-"/>
				<Member name="ch7_ibuf_en" description="Input queue data interrupt enable for channel 7." range="15" property="RW"/>
				<Member name="ch6_ibuf_en" description="Input queue data interrupt enable for channel 6." range="14" property="RW"/>
				<Member name="ch5_ibuf_en" description="Input queue data interrupt enable for channel 5." range="13" property="RW"/>
				<Member name="ch4_ibuf_en" description="Input queue data interrupt enable for channel 4." range="12" property="RW"/>
				<Member name="ch3_ibuf_en" description="Input queue data interrupt enable for channel 3." range="11" property="RW"/>
				<Member name="ch2_ibuf_en" description="Input queue data interrupt enable for channel 2." range="10" property="RW"/>
				<Member name="ch1_ibuf_en" description="Input queue data interrupt enable for channel 1." range="9" property="RW"/>
				<Member name="ch0_ibuf_en" description="Data processing complete interrupt enable for channel 0." range="8" property="RW"/>
				<Member name="ch7_obuf_en" description="Output queue data interrupt enable for channel 7." range="7" property="RW"/>
				<Member name="ch6_obuf_en" description="Output queue data interrupt enable for channel 6." range="6" property="RW"/>
				<Member name="ch5_obuf_en" description="Output queue data interrupt enable for channel 5." range="5" property="RW"/>
				<Member name="ch4_obuf_en" description="Output queue data interrupt enable for channel 4." range="4" property="RW"/>
				<Member name="ch3_obuf_en" description="Output queue data interrupt enable for channel 3." range="3" property="RW"/>
				<Member name="ch2_obuf_en" description="Output queue data interrupt enable for channel 2." range="2" property="RW"/>
				<Member name="ch1_obuf_en" description="Output queue data interrupt enable for channel 1." range="1" property="RW"/>
				<Member name="reserved" description="Reserved." range="0" property="-"/>
				<Register offset="0x1404"/>
			</RegisterGroup>
			<RegisterGroup name="INT_RAW" description="INT_RAW is a raw interrupt status register." value="0x00000000" startoffset="0x1408">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="ch7_ibuf_raw" description="Raw input queue data interrupt for channel 7." range="15" property="RWC"/>
				<Member name="ch6_ibuf_raw" description="Raw input queue data interrupt for channel 6." range="14" property="RWC"/>
				<Member name="ch5_ibuf_raw" description="Raw input queue data interrupt for channel 5." range="13" property="RWC"/>
				<Member name="ch4_ibuf_raw" description="Raw input queue data interrupt for channel 4." range="12" property="RWC"/>
				<Member name="ch3_ibuf_raw" description="Raw input queue data interrupt for channel 3." range="11" property="RWC"/>
				<Member name="ch2_ibuf_raw" description="Raw input queue data interrupt for channel 2." range="10" property="RWC"/>
				<Member name="ch1_ibuf_raw" description="Raw input queue data interrupt for channel 1." range="9" property="RWC"/>
				<Member name="ch0_ibuf_raw" description="Raw data processing complete interrupt for channel 0." range="8" property="RWC"/>
				<Member name="ch7_obuf_raw" description="Raw output queue data interrupt for channel 7." range="7" property="RWC"/>
				<Member name="ch6_obuf_raw" description="Raw output queue data interrupt for channel 6." range="6" property="RWC"/>
				<Member name="ch5_obuf_raw" description="Raw output queue data interrupt for channel 5." range="5" property="RWC"/>
				<Member name="ch4_obuf_raw" description="Raw output queue data interrupt for channel 4." range="4" property="RWC"/>
				<Member name="ch3_obuf_raw" description="Raw output queue data interrupt for channel 3." range="3" property="RWC"/>
				<Member name="ch2_obuf_raw" description="Raw output queue data interrupt for channel 2." range="2" property="RWC"/>
				<Member name="ch1_obuf_raw" description="Raw output queue data interrupt for channel 1." range="1" property="RWC"/>
				<Member name="reserved" description="Reserved." range="0" property="-"/>
				<Register offset="0x1408"/>
			</RegisterGroup>
			<RegisterGroup name="RST_STATUS" description="RST_STATUS is a reset status indicator register." value="0x00000001" startoffset="0x140C">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="rst_status" description="Reset status indicator of the CIPHER module.&lt;br&gt;0: The CIPHER module is being reset.&lt;br&gt;1: The CIPHER module is working properly." range="0" property="RO"/>
				<Register offset="0x140C"/>
			</RegisterGroup>
			<RegisterGroup name="CHAN0_CFG" description="CHAN0_CFG is channel 0 configuration register." value="0x00000000" startoffset="0x1410">
				<Member name="reserved" description="Reserved." range="31:2" property="-"/>
				<Member name="ch0_busy" description="Status signal of channel 0.&lt;br&gt;0: Channel 0 is idle.&lt;br&gt;1: Encryption and decryption are being performed in channel 0." range="1" property="RO"/>
				<Member name="ch0_start" description="Encryption/decryption start signal of channel 0.&lt;br&gt;0: After fetching data from the input register of channel 0, the logic sets the signal to 0.&lt;br&gt;1: The value 1 must be written to this signal when channel 0 is enabled for encryption and decryption." range="0" property="RW"/>
				<Register offset="0x1410"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="CRG" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x20030000"/>
			<RegisterGroup name="PERI_CRG0" description="PERI_CRG0 is APLL configuration register 0." value="0x11000000" startoffset="0x0000">
				<Member name="reserved" description="Reserved." range="31" property="RO"/>
				<Member name="apll_bypass" description="APLL clock frequency-division bypass control.&lt;br&gt;0: no bypass&lt;br&gt;1: bypass" range="30" property="RW"/>
				<Member name="apll_postdiv2" description="Level-2 output divider of the APLL." range="29:27" property="RW"/>
				<Member name="apll_postdiv1" description="Level-1 output divider of the APLL." range="26:24" property="RW"/>
				<Member name="apll_frac" description="Decimal divider of the APLL." range="23:0" property="RW"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG1" description="PERI_CRG1 is APLL configuration register 1." value="0x006C306E" startoffset="0x0004">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="apll_dacpd" description="APLL test signal control.&lt;br&gt;0: power down&lt;br&gt;1: normal" range="23" property="RW"/>
				<Member name="apll_dsmpd" description="APLL decimal frequency-division control.&lt;br&gt;0: decimal frequency-division mode&lt;br&gt;1: integer frequency-division mode" range="22" property="RW"/>
				<Member name="apll_pd" description="APLL power down control.&lt;br&gt;0: power down&lt;br&gt;1: normal" range="21" property="RW"/>
				<Member name="apll_foutvcopd" description="Power down control for the APLL VCO output.&lt;br&gt;0: no output clock&lt;br&gt;1: normal output clock" range="20" property="RW"/>
				<Member name="apll_postdivpd" description="Power down control for the APLL POSTDIV output.&lt;br&gt;0: no output clock&lt;br&gt;1: normal output clock" range="19" property="RW"/>
				<Member name="apll_fout4phasepd" description="Power down control for the APLL FOUT output.&lt;br&gt;0: no output clock&lt;br&gt;1: normal output clock" range="18" property="RW"/>
				<Member name="apll_refdiv" description="Divider of the APLL reference clock." range="17:12" property="RW"/>
				<Member name="apll_fbdiv" description="Integral multiplier of the APLL." range="11:0" property="RW"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG2" description="PERI_CRG2 is VPLL0 configuration register 0." value="0x12000000" startoffset="0x0008">
				<Member name="reserved" description="Reserved." range="31" property="RO"/>
				<Member name="vpll0_bypass" description="VPLL0 clock frequency-division bypass control.&lt;br&gt;0: no bypass&lt;br&gt;1: bypass" range="30" property="RW"/>
				<Member name="vpll0_postdiv2" description="Level-2 output divider of VPLL0." range="29:27" property="RW"/>
				<Member name="vpll0_postdiv1" description="Level-1 output divider of VPLL0." range="26:24" property="RW"/>
				<Member name="vpll0_frac" description="Decimal divider of VPLL0." range="23:0" property="RW"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG3" description="PERI_CRG3 is VPLL0 configuration register 1." value="0x007C2063" startoffset="0x000C">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="vpll0_dacpd" description="VPLL0 test signal control.&lt;br&gt;0: power down&lt;br&gt;1: normal" range="23" property="RW"/>
				<Member name="vpll0_dsmpd" description="VPLL0 decimal frequency-division control.&lt;br&gt;0: decimal frequency-division mode&lt;br&gt;1: integer frequency-division mode" range="22" property="RW"/>
				<Member name="vpll0_pd" description="VPLL0 power down control.&lt;br&gt;0: power down&lt;br&gt;1: normal" range="21" property="RW"/>
				<Member name="vpll0_foutvcopd" description="Power down control for the VPLL0 VCO output.&lt;br&gt;0: no output clock&lt;br&gt;1: normal output clock" range="20" property="RW"/>
				<Member name="vpll0_postdivpd" description="Power down control for the VPLL0 POSTDIV output.&lt;br&gt;0: no output clock&lt;br&gt;1: normal output clock" range="19" property="RW"/>
				<Member name="vpll0_fout4phasepd" description="Power down control for the VPLL0 FOUT output.&lt;br&gt;0: no output clock&lt;br&gt;1: normal output clock" range="18" property="RW"/>
				<Member name="vpll0_refdiv" description="Divider of the VPLL0 reference clock." range="17:12" property="RW"/>
				<Member name="vpll0_fbdiv" description="Integral multiplier of VPLL0." range="11:0" property="RW"/>
				<Register offset="0x000C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG4" description="PERI_CRG4 is BPLL configuration register 0." value="0x11000000" startoffset="0x0010">
				<Member name="reserved" description="Reserved." range="31" property="RO"/>
				<Member name="bpll_bypass" description="BPLL clock frequency-division bypass control.&lt;br&gt;0: no bypass&lt;br&gt;1: bypass" range="30" property="RW"/>
				<Member name="bpll_postdiv2" description="Level-2 output divider of BPLL." range="29:27" property="RW"/>
				<Member name="bpll_postdiv1" description="Level-1 output divider of BPLL." range="26:24" property="RW"/>
				<Member name="bpll_frac" description="Decimal divider of BPLL." range="23:0" property="RW"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG5" description="PERI_CRG5 is BPLL configuration register 1." value="0x006C306E" startoffset="0x0014">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="bpll_dacpd" description="BPLL test signal control.&lt;br&gt;0: power down&lt;br&gt;1: normal" range="23" property="RW"/>
				<Member name="bpll_dsmpd" description="BPLL decimal frequency-division control.&lt;br&gt;0: decimal frequency-division mode&lt;br&gt;1: integer frequency-division mode" range="22" property="RW"/>
				<Member name="bpll_pd" description="BPLL power down control.&lt;br&gt;0: power down&lt;br&gt;1: normal" range="21" property="RW"/>
				<Member name="bpll_foutvcopd" description="Power down control for the BPLL VCO output.&lt;br&gt;0: no output clock&lt;br&gt;1: normal output clock" range="20" property="RW"/>
				<Member name="bpll_postdivpd" description="Power down control for the BPLL POSTDIV output.&lt;br&gt;0: no output clock&lt;br&gt;1: normal output clock" range="19" property="RW"/>
				<Member name="bpll_fout4phasepd" description="Power down control for the BPLL FOUT output.&lt;br&gt;0: no output clock&lt;br&gt;1: normal output clock" range="18" property="RW"/>
				<Member name="bpll_refdiv" description="Divider of the BPLL reference clock." range="17:12" property="RW"/>
				<Member name="bpll_fbdiv" description="Integral multiplier of BPLL." range="11:0" property="RW"/>
				<Register offset="0x0014"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG8" description="PERI_CRG8 is EPLL configuration register 0." value="0x1B000000" startoffset="0x0020">
				<Member name="reserved" description="Reserved." range="31" property="RO"/>
				<Member name="epll_bypass" description="EPLL clock frequency-division bypass control.&lt;br&gt;0: no bypass&lt;br&gt;1: bypass" range="30" property="RW"/>
				<Member name="epll_postdiv2" description="Level-2 output divider of the EPLL." range="29:27" property="RW"/>
				<Member name="epll_postdiv1" description="Level-1 output divider of the EPLL." range="26:24" property="RW"/>
				<Member name="epll_frac" description="Decimal divider of the EPLL." range="23:0" property="RW"/>
				<Register offset="0x0020"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG9" description="PERI_CRG9 is EPLL configuration register 1." value="0x007C40E1" startoffset="0x0024">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="epll_dacpd" description="EPLL test signal control.&lt;br&gt;0: power down&lt;br&gt;1: normal" range="23" property="RW"/>
				<Member name="epll_dsmpd" description="EPLL decimal frequency-division control.&lt;br&gt;0: decimal frequency-division mode&lt;br&gt;1: integer frequency-division mode" range="22" property="RW"/>
				<Member name="epll_pd" description="EPLL power down control.&lt;br&gt;0: power down&lt;br&gt;1: normal" range="21" property="RW"/>
				<Member name="epll_foutvcopd" description="Power down control for the EPLLVCO output.&lt;br&gt;0: no output clock&lt;br&gt;1: normal output clock" range="20" property="RW"/>
				<Member name="epll_postdivpd" description="Power down control for the EPLL POSTDIV output.&lt;br&gt;0: no output clock&lt;br&gt;1: normal output clock" range="19" property="RW"/>
				<Member name="epll_fout4phasepd" description="Power down control for the EPLL FOUT output.&lt;br&gt;0: no output clock&lt;br&gt;1: normal output clock" range="18" property="RW"/>
				<Member name="epll_refdiv" description="Divider of the EPLL reference clock." range="17:12" property="RW"/>
				<Member name="epll_fbdiv" description="Integral multiplier of the EPLL." range="11:0" property="RW"/>
				<Register offset="0x0024"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG10" description="PERI_CRG10 is an ARM9/DDR frequency mode and reset configuration register." value="0x00000010" startoffset="0x0028">
				<Member name="reserved" description="Reserved." range="31:11" property="RO"/>
				<Member name="cpuclk_loaden" description="CPU clock DFS frequency division configuration enable.&lt;br&gt;To change the frequency division configuration, perform the following steps:&lt;br&gt;1 Write a new frequency division configuration value.&lt;br&gt;2 Write 0 to veduclk_loaden.&lt;br&gt;3 Write 1 to veduclk_loaden." range="10" property="RW"/>
				<Member name="cpuclk_skipcfg" description="CPU clock DFS frequency division configuration.&lt;br&gt;N: N-beat clocks are disabled every 32-beat CPU clocks." range="9:5" property="RW"/>
				<Member name="cpu_srst_req" description="CPU soft reset request. This bit is valid only in slave loading mode.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" property="RO"/>
				<Register offset="0x0028"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG11" description="PERI_CRG11 is a VICAP clock and reset configuration register." value="0x00000000" startoffset="0x002C">
				<Member name="reserved" description="Reserved" range="31:8" property="RW"/>
				<Member name="vi_selftest" description="VICAP self-test mode.&lt;br&gt;0: normal mode. The I/O input clock is selected.&lt;br&gt;1: 1: self-test mode. The on-chip 24 MHz test clock is selected." range="7" property="RW"/>
				<Member name="vi_pctrl" description="VI input associated clock phase control.&lt;br&gt;0: normal phase clock&lt;br&gt;1: reverse phase clock" range="6" property="RW"/>
				<Member name="isp_cken" description="VI ISP clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="isp_rst_req" description="VI ISP soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="vi_cken" description="VI clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="vi_rst_req" description="VI soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="2" property="RW"/>
				<Member name="vi1_hcken" description="VI bus clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="vi_hrst_req" description="VI bus soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x002C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG12" description="PERI_CRG12 is a sensor output clock configuration register." value="0x00000000" startoffset="0x0030">
				<Member name="reserved" description="Reserved" range="31:3" property="RW"/>
				<Member name="sense_cksel" description="Sensor output clock.&lt;br&gt;000: 12 MHz&lt;br&gt;001: 24 MHz&lt;br&gt;010: 27 MHz&lt;br&gt;011: 54 MHz&lt;br&gt;100: 13.5 MHz&lt;br&gt;101: 27 MHz&lt;br&gt;110: 37.125 MHz&lt;br&gt;111: 74.25 MHz" range="2:0" property="RW"/>
				<Register offset="0x0030"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG13" description="PERI_CRG13 is a VOU clock and reset control register." value="0x00000017" startoffset="0x0034">
				<Member name="reserved" description="Reserved." range="31:12" property="RO"/>
				<Member name="hd_sd_sel" description="VOU mode.&lt;br&gt;0: SD&lt;br&gt;1: HD" range="11" property="RW"/>
				<Member name="vou_sd_cken" description="VOU SD DATE clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" property="RW"/>
				<Member name="vou_hd_cken" description="VOU HD clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" property="RW"/>
				<Member name="vou_hcken" description="VOU bus clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7" property="RW"/>
				<Member name="ddac_pd_req" description="VOU SD DAC power-down configuration.&lt;br&gt;0: normal mode&lt;br&gt;1: power down" range="6" property="RW"/>
				<Member name="reserved" description="Reserved." range="5" property="RW"/>
				<Member name="vohd_out_pctrl" description="VOU HD output associated clock phase control.&lt;br&gt;0: normal phase clock&lt;br&gt;1: reverse phase clock" range="4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="RO"/>
				<Member name="vo_sd_srst_req" description="VO SD soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="2" property="RW"/>
				<Member name="vo_hd_srst_req" description="VO HD soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="1" property="RW"/>
				<Member name="vo_hrst_req" description="VOU bus soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x0034"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG14" description="PERI_CRG14 is a PWM clock and reset control register." value="0x00000000" startoffset="0x0038">
				<Member name="reserved" description="Reserved." range="31:2" property="RO"/>
				<Member name="pwm_cken" description="PWM clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="pwm_srst_req" description="PWM soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x0038"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG16" description="PERI_CRG16 is a VEDU clock and soft reset control register." value="0x00000003" startoffset="0x0040">
				<Member name="reserved" description="Reserved." range="31:10" property="RO"/>
				<Member name="veduclk_loaden" description="VEDU clock frequency division configuration enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;To change the frequency division configuration, perform the following steps:&lt;br&gt;1 Write a new frequency division configuration value.&lt;br&gt;2 Write 0 to veduclk_loaden.&lt;br&gt;3 Write 1 to veduclk_loaden." range="9" property="RW"/>
				<Member name="veduclk_skipcfg" description="VEDU clock frequency division configuration.&lt;br&gt;N: N-beat clocks are disabled every 32-beat VEDU clocks." range="8:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:2" property="RO"/>
				<Member name="vedu0_cken" description="VEDU clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="vedu_srst_req" description="VEDU soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x0040"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG18" description="PERI_CRG18 is a VPSS clock and reset control register." value="0x00000003" startoffset="0x0048">
				<Member name="reserved" description="Reserved." range="31:10" property="RO"/>
				<Member name="vpsclk_loaden" description="VPSS clock frequency division configuration enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;To change the frequency division configuration, perform the following steps:&lt;br&gt;1 Write a new frequency division configuration value.&lt;br&gt;2 Write 0 to vpsclk_loaden.&lt;br&gt;3 Write 1 to vpsclk_loaden." range="9" property="RW"/>
				<Member name="vpsclk_skipcfg" description="VPSS clock frequency division configuration.&lt;br&gt;N: N-beat clocks are disabled every 32-beat VPSS clocks." range="8:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:2" property="RO"/>
				<Member name="vps_cken" description="VPSS clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="vps_srst_req" description="VPSS soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x0048"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG22" description="PERI_CRG22 is a TDE clock and soft reset control register." value="0x00000003" startoffset="0x0058">
				<Member name="reserved" description="Reserved." range="31:10" property="RO"/>
				<Member name="tdeclk_loaden" description="TDE clock frequency division configuration enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;To change the frequency division configuration, perform the following steps:&lt;br&gt;1 Write a new frequency division configuration value.&lt;br&gt;2 Write 0 to tdeclk_loaden.&lt;br&gt;3 Write 1 to tdeclk_loaden." range="9" property="RW"/>
				<Member name="tdeclk_skipcfg" description="TDE clock frequency division configuration.&lt;br&gt;N: N-beat clocks are disabled every 32-beat TDE clocks." range="8:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:2" property="RO"/>
				<Member name="tde_cken" description="TDE clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="tde_srst_req" description="TDE soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x0058"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG24" description="PERI_CRG24 is a JPGE clock and soft reset control register." value="0x00000003" startoffset="0x0060">
				<Member name="reserved" description="Reserved." range="31:10" property="RO"/>
				<Member name="jpgeclk_loaden" description="JPGE clock frequency division configuration enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;To change the frequency division configuration, perform the following steps:&lt;br&gt;1 Write a new frequency division configuration value.&lt;br&gt;2 Write 0 to jpgeclk_loaden.&lt;br&gt;3 Write 1 to jpgeclk_loaden." range="9" property="RW"/>
				<Member name="jpgeclk_skipcfg" description="JPGE clock frequency division configuration.&lt;br&gt;N: N-beat clocks are disabled every 32-beat TDE clocks." range="8:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:2" property="RO"/>
				<Member name="jpge_cken" description="JPGE clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="jpge_srst_req" description="JPGE soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x0060"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG26" description="PERI_CRG26 is an MDU clock and soft reset control register." value="0x00000003" startoffset="0x0068">
				<Member name="reserved" description="Reserved." range="31:10" property="RO"/>
				<Member name="mduclk_loaden" description="MDU clock frequency division configuration enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;To change the frequency division configuration, perform the following steps:&lt;br&gt;1 Write a new frequency division configuration value.&lt;br&gt;2 Write 0 to mduclk_loaden.&lt;br&gt;3 Write 1 to mduclk_loaden." range="9" property="RW"/>
				<Member name="mduclk_skipcfg" description="MDU clock frequency division configuration.&lt;br&gt;N: N-beat clocks are disabled every 32-beat MDU clocks." range="8:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:2" property="RO"/>
				<Member name="mdu_cken" description="MDU clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="mdu_srst_req" description="MDU soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x0068"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG27" description="PERI_CRG27 is a VAPU clock and soft reset control register." value="0x00000003" startoffset="0x006C">
				<Member name="reserved" description="Reserved." range="31:10" property="RO"/>
				<Member name="vapuclk_loaden" description="VAPU clock frequency division configuration enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;To change the frequency division configuration, perform the following steps:&lt;br&gt;1 Write a new frequency division configuration value.&lt;br&gt;2 Write 0 to vapuclk_loaden.&lt;br&gt;3 Write 1 to vapuclk_loaden." range="9" property="RW"/>
				<Member name="vapuclk_skipcfg" description="VAPU clock frequency division configuration.&lt;br&gt;N: N-beat clocks are disabled every 32-beat VAPU clocks." range="8:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:2" property="RO"/>
				<Member name="vapu_cken" description="VAPU clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="vapu_srst_req" description="VAPU soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x006C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG31" description="PERI_CRG31 is a CIPHER clock and soft reset control register." value="0x00000000" startoffset="0x007C">
				<Member name="reserved" description="Reserved." range="31:2" property="RO"/>
				<Member name="cipher_cken" description="CIPHER clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="cipher_srst_req" description="CIPHER soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x007C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG32" description="PERI_CRG32 is SAR ADC control register." value="0x00000000" startoffset="0x0080">
				<Member name="reserved" description="Reserved." range="31:2" property="RO"/>
				<Member name="sar_adc_cken" description="SAR ADC clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="sar_adc_srst_req" description="SAR ADC soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x0080"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG34" description="PERI_CRG34 is SIO MCLK control register." value="0x00000000" startoffset="0x0088">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="sio_ckcfg" description="Division clock of SIO MCLK. The configured value is calculated as follows: (MCLK/Frequency of the SIO clock source) x 2^27. The clock source frequency is 675 MHz, and the maximum value of the MCLK is 62.5 MHz." range="23:0" property="RW"/>
				<Register offset="0x0088"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG35" description="PERI_CRG35 is SIO clock and soft reset control register." value="0x00000004" startoffset="0x008C">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="adac_srst_req" description="Audio Codec soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="15" property="RW"/>
				<Member name="sio_fsclk_div" description="Division relationship between the bit clock BCLK and sampling clock FS.&lt;br&gt;000: The FS is generated by dividing the BCLK by 16.&lt;br&gt;001: The FS is generated by dividing the BCLK by 32.&lt;br&gt;010: The FS is generated by dividing the BCLK by 48.&lt;br&gt;011: The FS is generated by dividing the BCLK by 64.&lt;br&gt;100: The FS is generated by dividing the BCLK by 128.&lt;br&gt;101: The FS is generated by dividing the BCLK by 256.&lt;br&gt;Other values: The FS is generated by dividing the BCLK by 8." range="14:12" property="RW"/>
				<Member name="sio_bclk_div" description="Division relationship between the main clock MCLK and bit clock BCLK.&lt;br&gt;0000: The BCLK is generated by dividing the MCLK by 1.&lt;br&gt;0001: The BCLK is generated by dividing the MCLK by 3.&lt;br&gt;0010: The BCLK is generated by dividing the MCLK by 2.&lt;br&gt;0011: The BCLK is generated by dividing the MCLK by 4.&lt;br&gt;0100: The BCLK is generated by dividing the MCLK by 6.&lt;br&gt;0101: The BCLK is generated by dividing the MCLK by 8.&lt;br&gt;0110: The BCLK is generated by dividing the MCLK by 12.&lt;br&gt;0111: The BCLK is generated by dividing the MCLK by 16.&lt;br&gt;1000: The BCLK is generated by dividing the MCLK by 24.&lt;br&gt;1001: The BCLK is generated by dividing the MCLK by 32.&lt;br&gt;1010: The BCLK is generated by dividing the MCLK by 48.&lt;br&gt;1011: The BCLK is generated by dividing the MCLK by 64.&lt;br&gt;Other values: The BCLK is generated by dividing the MCLK by 8." range="11:8" property="RW"/>
				<Member name="sio_fs_rxtx_sel" description="Multiplexing relationship between the SIO TX FS and RX FS.&lt;br&gt;0: The RX FS is independent of the TX FS.&lt;br&gt;1: The TX FS multiplexes with the RX FS." range="7" property="RW"/>
				<Member name="sio_bclk_rxtx_sel" description="Multiplexing relationship between the SIO TX BCLK and RX BCLK.&lt;br&gt;0: The RX BCLK is independent of the TX BCLK.&lt;br&gt;1: The TX BCLK multiplexes with the RX BCLK." range="6" property="RW"/>
				<Member name="reserved" description="Reserved." range="5" property="RO"/>
				<Member name="sio_bclk_sel" description="SIO BCLK select.&lt;br&gt;0: external BCLK of the Hi3518&lt;br&gt;1: internal BCLK of the Hi3518" range="4" property="RW"/>
				<Member name="sio_bclkout_pctrl" description="Polarity of SIO BCLK output.&lt;br&gt;0: normal phase&lt;br&gt;1: reverse phase" range="3" property="RW"/>
				<Member name="sio_bclk_pctrl" description="SIO BCLK polarity.&lt;br&gt;0: normal phase&lt;br&gt;1: reverse phase" range="2" property="RW"/>
				<Member name="sio_cken" description="SIO clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="sio_srst_req" description="SIO soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x008C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG46" description="PERI_CRG46 is a USB clock and soft reset control register." value="0x000000B7" startoffset="0x00B8">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="usb_cken" description="USB PHY reference clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" property="RW"/>
				<Member name="reserved" description="Reserved." range="6" property="RW"/>
				<Member name="usb_ctrl_utmi0_req" description="Soft reset request of USB controller port0.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="5" property="RW"/>
				<Member name="usb_ctrl_hub_req" description="Soft reset request of the USB controller hub.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="RW"/>
				<Member name="usbphy_port0_treq" description="Soft reset request of USB PHY port0.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="2" property="RW"/>
				<Member name="usbphy_req" description="Soft reset request of the USB PHY.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="1" property="RW"/>
				<Member name="usb_ahb_srst_req" description="Soft reset request of the USB controller bus.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x00B8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG48" description="PERI_CRG48 is an SFC clock and soft reset control register." value="0x00000002" startoffset="0x00C0">
				<Member name="reserved" description="Reserved." range="31:3" property="RO"/>
				<Member name="sfc_cksel" description="SFC2X clock source select. The 24 MHz clock is selected by default.&lt;br&gt;0: 24MHz clock&lt;br&gt;1: 112.5 MHz clock" range="2" property="RW"/>
				<Member name="sfc_cken" description="SFC clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="sfc_srst_req" description="SFC soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x00C0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG49" description="PERI_CRG49 is an SDIO clock and soft reset control register." value="0x00000002" startoffset="0x00C4">
				<Member name="reserved" description="Reserved." range="31:5" property="RW"/>
				<Member name="sdioclk_pctrl" description="Polarity of the SDIO SAP clock.&lt;br&gt;0: normal phase&lt;br&gt;1: reverse phase" range="4" property="RW"/>
				<Member name="sdioclk_sel" description="SDIO working clock select.&lt;br&gt;00: 24 MHz&lt;br&gt;01: 50 MHz&lt;br&gt;1X: reserved" range="3:2" property="RW"/>
				<Member name="sdio_cken" description="SDIO clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="sdio_srst_req" description="SDIO soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x00C4"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG51" description="PERI_CRG51 is a ETH interface clock and soft reset control register." value="0x00000002" startoffset="0x00CC">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="ethcore_cksel" description="ETH working clock select.&lt;br&gt;00: 54MHz clock&lt;br&gt;01: 27 MHz clock&lt;br&gt;Others: 99 MHz clock" range="7:6" property="RW"/>
				<Member name="ethphy_cksel" description="EHTPHY output clock select.&lt;br&gt;00: 25MHz clock&lt;br&gt;01: 24 MHz clock&lt;br&gt;Others: 27 MHz clock" range="5:4" property="RW"/>
				<Member name="mii_rmii_mode" description="ETH mode.&lt;br&gt;0: MII mode&lt;br&gt;1: RMII mode" range="3" property="RW"/>
				<Member name="eth_rmiick_sel" description="ETH RMII clock source select.&lt;br&gt;0: internal CRG clock&lt;br&gt;1: PAD input clock" range="2" property="RW"/>
				<Member name="eth_cken" description="ETH clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="hrst_eth_s" description="ETH soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x00CC"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG52" description="PERI_CRG52 is a NANDC clock and soft reset control register." value="0x00000002" startoffset="0x00D0">
				<Member name="reserved" description="Reserved." range="31:3" property="RO"/>
				<Member name="nfc_cksel" description="NFC clock source select. The 24 MHz clock is selected by default.&lt;br&gt;0: 24 MHz clock&lt;br&gt;1: 99 MHz clock" range="2" property="RW"/>
				<Member name="nfc_cken" description="NFC clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="nfc_srst_req" description="NFC soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x00D0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG54" description="PERI_CRG54 is an DDRTEST clock and soft reset control register." value="0x00000002" startoffset="0x00D8">
				<Member name="reserved" description="Reserved." range="31:4" property="RO"/>
				<Member name="ddrtest_cken" description="DDRTEST clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="ddrtest_srst_req" description="DDRTEST soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="2" property="RW"/>
				<Member name="reserved" description="Reserved." range="1:0" property="RW"/>
				<Register offset="0x00D8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG56" description="PERI_CRG56 is a DMA clock and soft reset control register." value="0x00000008" startoffset="0x00E0">
				<Member name="reserved" description="Reserved." range="31:2" property="RO"/>
				<Member name="dma_cken" description="DMA clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="dma_srst_req" description="DMA soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x00E0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG57" description="PERI_CRG57 is a soft reset control register for other CRG interface modules." value="0x0003F000" startoffset="0x00E4">
				<Member name="reserved" description="Reserved." range="31:18" property="RO"/>
				<Member name="urat2_cken" description="UART2 clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="17" property="RW"/>
				<Member name="uart1_cken" description="UART1 clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="16" property="RW"/>
				<Member name="uart0_cken" description="UART0 clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="15" property="RW"/>
				<Member name="ssp1_cken" description="SSP1 clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" property="RW"/>
				<Member name="ssp0_cken" description="SSP0 clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="13" property="RW"/>
				<Member name="ir_cken" description="IR clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:10" property="RW"/>
				<Member name="uart2_srst_req" description="UART2 soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="9" property="RW"/>
				<Member name="uart1_srst_req" description="UART1 soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="8" property="RW"/>
				<Member name="uart0_srst_req" description="UART0 soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="7" property="RW"/>
				<Member name="ssp1_srst_req" description="SSP1 soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="6" property="RW"/>
				<Member name="ssp0_srst_req" description="SSP0 soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="5" property="RW"/>
				<Member name="ir_srst_req" description="IR soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="RW"/>
				<Member name="t_cap_srst_req" description="t_cap soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="2" property="RW"/>
				<Member name="i2c_srst_req" description="I2C soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="1" property="RW"/>
				<Member name="test_clk_en" description="Test clock enable.&lt;br&gt;0: All test clocks are disabled.&lt;br&gt;1: All test clocks are enabled." range="0" property="RW"/>
				<Register offset="0x00E4"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG58" description="PERI_CRG58 is a CRG status register." value="0x00000000" startoffset="0x00E8">
				<Member name="reserved" description="Reserved." range="31:4" property="RO"/>
				<Member name="epll_lock" description="EPLL lock status.&lt;br&gt;0: unlocked&lt;br&gt;1: locked" range="3" property="RO"/>
				<Member name="bpll_lock" description="BPLL lock status.&lt;br&gt;0: unlocked&lt;br&gt;1: locked" range="2" property="RO"/>
				<Member name="vpll0_lock" description="VPLL0 lock status.&lt;br&gt;0: unlocked&lt;br&gt;1: locked" range="1" property="RO"/>
				<Member name="apll_lock" description="APLL lock status.&lt;br&gt;0: unlocked&lt;br&gt;1: locked" range="0" property="RO"/>
				<Register offset="0x00E8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG61" description="PERI_CRG61 is a speed monitor control register." value="0x00000000" startoffset="0x00F4">
				<Member name="reserved" description="Reserved." range="31:3" property="RO"/>
				<Member name="osc_en" description="Speed monitor enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="osc_mode" description="Speed monitor mode.&lt;br&gt;0: 150-step level&lt;br&gt;1: 200-step level" range="1" property="RW"/>
				<Member name="osc_clk_en" description="Speed monitor clock enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x00F4"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG62" description="PERI_CRG62 is speed monitor status register 1." value="0x00000000" startoffset="0x00F8">
				<Member name="reserved" description="Reserved." range="31:10" property="RO"/>
				<Member name="osc_valid" description="Status of the SpeedMonitor.&lt;br&gt;0: invalid;&lt;br&gt;1: valid." range="9" property="RO"/>
				<Member name="osc_value" description="Value of the SpeedMonitor." range="8:0" property="RO"/>
				<Register offset="0x00F8"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="DMAC" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x100D0000"/>
			<RegisterGroup name="DMAC_INT_STAT" description="DMAC_INT_STAT is an interrupt status register. It shows the status of the masked interrupts.If certain bits of DMAC_INT_TC_STAT and DMAC_INT_ERR_STAT are masked at thesame time, the corresponding bit of DMAC_INT_STAT1 is also masked. Each bit ofDMAC_INT_STAT maps to one DMAC channel. When a bit is 1, an interrupt request isgenerated in the corresponding channel and the interrupt request may be an error interrupt or aterminal count interrupt." value="0x00000000" startoffset="0x000">
				<Member name="reserved" description="Reserved." range="31:4" property="-"/>
				<Member name="int_stat" description="Statuses of the masked interrupts of each DMA channel. Bit[3:0] map to channels 3–0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated. The interrupt request may be an error interrupt or a terminal count interrupt." range="3:0" property="RO"/>
				<Register offset="0x000"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_INT_TC_STAT" description="DMAC_INT_TC_STAT is an terminal count interrupt status register. It shows the status of themasked terminal count interrupts. The corresponding mask bit is DMAC_Cn_CONFIG[itc],where n is the channel number ranging from 0 to 3. This register must work withOffset Address" value="0x00000000" startoffset="0x004">
				<Member name="reserved" description="Reserved." range="31:4" property="-"/>
				<Member name="int_tc_stat" description="Statuses of the masked terminal count interrupts. Bit[3:0] map to channels 3–0.&lt;br&gt;0: No terminal count interrupt is generated.&lt;br&gt;1: A terminal count interrupt is generated." range="3:0" property="RO"/>
				<Register offset="0x004"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_INT_TC_CLR" description="DMAC_INT_TC_CLR is a terminal count interrupt clear register. It is used to clear terminalcount interrupts." value="0x00000000" startoffset="0x008">
				<Member name="reserved" description="Reserved." range="31:4" property="-"/>
				<Member name="int_tc_clr" description="Terminal count interrupt clear. Bit[3:0] map to channels 3–0.&lt;br&gt;0: do not clear&lt;br&gt;1: clear" range="3:0" property="WO"/>
				<Register offset="0x008"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_INT_ERR_STAT" description="DMAC_INT_ERR_STAT is an error interrupt status register. It shows the status of themasked error interrupts. The corresponding mask bit is DMAC_Cn_CONFIG[ie]. The registermust work with DMAC_INT_STAT." value="0x00000000" startoffset="0x00C">
				<Member name="reserved" description="Reserved." range="31:4" property="-"/>
				<Member name="int_err_stat" description="Statuses of masked error interrupts. Bit[3:0] map to channels 3–0.&lt;br&gt;0: No error interrupt is generated.&lt;br&gt;1: An error interrupt is generated." range="3:0" property="RO"/>
				<Register offset="0x00C"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_INT_ERR_CLR" description="DMAC_INT_ERR_CLR is an error interrupt clear register. It is used to clear error interrupts." value="0x00000000" startoffset="0x010">
				<Member name="reserved" description="Reserved." range="31:4" property="-"/>
				<Member name="int_err_clr" description="Error interrupt clear. Bit[3:0] map to channels 3–0.&lt;br&gt;0: do not clear&lt;br&gt;1: clear" range="3:0" property="WO"/>
				<Register offset="0x010"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_RAW_INT_TC_STATUS" description="DMAC_RAW_INT_TC_STATUS is a raw terminal count interrupt status register. It showsthe status of the raw terminal count interrupt of each channel." value="0x00000000" startoffset="0x014">
				<Member name="reserved" description="Reserved." range="31:4" property="-"/>
				<Member name="raw_int_tc_stat" description="Statuses of the raw terminal count interrupt of each channel. Bit[3:0] map to channels 3–0.&lt;br&gt;0: No terminal count interrupt is generated.&lt;br&gt;1: A terminal count interrupt is generated." range="3:0" property="RO"/>
				<Register offset="0x014"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_RAW_INT_ERR_STATUS" description="DMAC_RAW_INT_ERR_STATUS is a raw error interrupt status register. It shows the statusof the raw error interrupt of each channel." value="0x00000000" startoffset="0x018">
				<Member name="reserved" description="Reserved." range="31:4" property="-"/>
				<Member name="raw_int_err_stat" description="Statuses of the raw error interrupt of each channel. Bit[3:0] map to channels 3–0.&lt;br&gt;0: No error interrupt is generated.&lt;br&gt;1: An error interrupt is generated." range="3:0" property="RO"/>
				<Register offset="0x018"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_ENBLD_CHNS" description="DMAC_ENBLD_CHNS is a DMAC channel enable status register. It shows the enabledchannels.For example, if a bit of DMAC_ENBLD_CHNS is 1, the corresponding channel is enabled.The enable bit of DMAC_Cn_CONFIG of each channel determines whether thecorresponding channel is enabled. When the DMA transfer over a channel is complete, the bitof DMAC_ENBLD_CHNS corresponding to the channel is cleared." value="0x00000000" startoffset="0x01C">
				<Member name="reserved" description="Reserved." range="31:4" property="-"/>
				<Member name="enabled_channels" description="Channel enable. Bit[3:0] map to channels 3–0.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3:0" property="RO"/>
				<Register offset="0x01C"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_SOFT_BREQ" description="DMAC_SOFT_BREQ is a DMA burst request register for software. It is used to controlwhether to generate a DMA burst request using software.&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;When this register is read, the device that is requesting the DMA burst transfer can be queried.This register and any peripheral each can generate a DAM request.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;It is not recommended to generate a software DMA request and a hardware DMA request at the sametime." value="0x00000000" startoffset="0x020">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="soft_breq" description="Controls whether to generate a DMA burst transfer request. For details about the request corresponding to each bit, see Table 3-24.&lt;br&gt;When this register is written:&lt;br&gt;0: no effect&lt;br&gt;1: A DMA burst transfer request is generated. When the transfer is complete, the corresponding bit is cleared.&lt;br&gt;When this register is read:&lt;br&gt;0: The peripheral corresponding to the request signal DMACBREQ[15:0] does not transmit a DMA burst request.&lt;br&gt;1: The peripheral corresponding to the request signal DMACBREQ[15:0] is requesting a DMA burst transfer." range="15:0" property="RW"/>
				<Register offset="0x020"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_SOFT_SREQ" description="DMAC_SOFT_SREQ is a DMA single request register for software. It is used to controlwhether to generate a DMA single transfer request using software.&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;When this register is read, the device that is requesting the DMA single transfer can bequeried. This register and any of the 16 DMA request input signals of the DMAC each cangenerate a DMA request.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;It is not recommended to generate a software DMA request and a hardware DMA request at the sametime." value="0x00000000" startoffset="0x024">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="soft_sreq" description="Controls whether to generate a DMA burst transfer request. For details about the request corresponding to each bit, see Table 3-24.&lt;br&gt;When this register is written:&lt;br&gt;0: no effect&lt;br&gt;1: A DMA single transfer request is generated. When the transfer is complete, the corresponding bit is cleared.&lt;br&gt;When this register is read:&lt;br&gt;0: The peripheral corresponding to the request signal DMACSREQ[15:0] does not transmit a DMA single request.&lt;br&gt;1: The peripheral corresponding to the request signal DMACSREQ[15:0] is requesting a DMA single transfer." range="15:0" property="RW"/>
				<Register offset="0x024"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_SOFT_LBREQ" description="DMAC_SOFT_LBREQ is a DMA last burst request register for software. It is used to controlwhether to generate a DMA last burst transfer request using software." value="0x00000000" startoffset="0x028">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="soft_lbreq" description="Last burst request issued by the software.&lt;br&gt;0: no effect&lt;br&gt;1: A DMA last burst transfer request is generated. When the transfer is complete, the corresponding bit is cleared." range="15:0" property="WO"/>
				<Register offset="0x028"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_SOFT_LSREQ" description="DMAC_SOFT_LSREQ is a DMA last single request register for software. It is used to controlwhether to generate a DMA last single transfer request." value="0x00000000" startoffset="0x02C">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="soft_lsreq" description="Last single transfer request issued by the software.&lt;br&gt;0: no effect&lt;br&gt;1: A DMA last single transfer request is generated. When the transfer is complete, the corresponding bit is cleared." range="15:0" property="WO"/>
				<Register offset="0x02C"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_CONFIG" description="DMAC_CONFIG is a DMAC configuration register. It is used to configure DMACoperations. You can change the endian modes of the two master interfaces of the DMAC bywriting to m1 (bit[1]) and m2 (bit[2]) of this register. After reset, the modes of the two masterinterfaces are set to little endian.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;Both Masters work in little endian mode." value="0x00000000" startoffset="0x030">
				<Member name="reserved" description="Reserved." range="31:3" property="-"/>
				<Member name="m2" description="Endian mode of Master 2.&lt;br&gt;0: little endian mode&lt;br&gt;1: big endian mode" range="2" property="RW"/>
				<Member name="m1" description="Endian mode of Master 1.&lt;br&gt;0: little endian mode&lt;br&gt;1: big endian mode" range="1" property="RW"/>
				<Member name="e" description="DMAC enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x030"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_SYNC" description="DMAC_SYNC is a DMAC synchronization register. It is used to enable or disable thesynchronization logic provided for DMA request signals." value="0x00000000" startoffset="0x034">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="dmac_sync" description="Controls whether to synchronize the request signals. For details about the request corresponding to each bit, see Table 3-24.&lt;br&gt;0: enable the synchronization logic provided for the DMA request signals of the corresponding peripheral.&lt;br&gt;1: disable the synchronization logic provided for the DMA request signals of the corresponding peripheral." range="15:0" property="RW"/>
				<Register offset="0x034"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_CN_SRC_ADDR" description="DMAC_Cn_SRC_ADDR is a DMAC source address register. It shows the source addresses(sorted by byte) of the data to be transferred.The offset address of the register is 0x100+n x 0x20. The value of n ranges from 0 to 3. Thevalues 0–3 map to DMA channels 0–3.Before a channel is enabled, its corresponding register must be programmed using software.After the channel is enabled, the register is updated in the following cases:&lt;ul&gt;&lt;li&gt;The source address is incremented.&lt;/li&gt;&lt;li&gt;A complete data block is transferred and then loaded from LLI nodes.When a channel is active, no valid information is obtained when this register is read. This isbecause that after software obtains the register value, the value changes during data transfer.Therefore, the register is read after the channel stops data transfer. At this time, the read valueis the last source address read by the DMAC.The source and destination addresses must be aligned with the transfer widths of the sourceand destination devices.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x100+n*0x20">
				<Member name="src_addr" description="DMA source address." range="31:0" property="RW"/>
				<Register offset="0x100"/>
				<Register offset="0x120"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_CN_DEST_ADDR" description="DMAC_Cn_DEST_ADDR is a destination address register. Its offset address is 0x104 + n x0x20. The value of n ranges from 0 to 3. The values 0–3 map to DMA channels 0–3.This register contains the destination address (sorted by byte) of the data to be transferred.Before a channel is enabled, its corresponding register must be programmed using software.After the channel is enabled, the register is updated in the following cases:&lt;ul&gt;&lt;li&gt;Destination address increment.&lt;/li&gt;&lt;li&gt;A complete data block is transferred and then loaded from LLI nodes.When a channel is active, no valid information is obtained when this register is read. This isbecause that after software obtains the register value, the value changes during data transfer.Therefore, the register is read after the channel stops data transfer. At this time, the read valueis the last destination address written by the DMAC.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x104+n*0x20">
				<Member name="dest_addr" description="DMA destination address." range="31:0" property="RW"/>
				<Register offset="0x104"/>
				<Register offset="0x124"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_CNLLI" description="DMAC_CnLLI is a DMAC LLI register. Its offset address is 0x108 + n x 0x20. The value ofn ranges from 0 to 3. The values 0–3 map to DMA channels 0–3.The data structure of a DMAC LLI node is as follows:&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;Channel register DMAC_Cn_SRC_ADDR, for setting the start address of the sourcedeviceChannel register DMAC_Cn_DEST_ADDR, for setting the start address of thedestination deviceChannel register DMAC_CnLLI, for setting the address of the next nodeChannel register DMAC_Cn_CONTROL, for setting the master, data width, burst size,address increment, and transfer size of the source device and destination deviceStructure of DMAC LLIs&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;CAUTION&lt;/B&gt;The value of the LLI field must be less than or equal to 0xFFFF_FFF0. Otherwise, the addressis wrapped around to 0x0000_0000 during a 4-word burst transfer. As a result, the datastructure of LLI nodes cannot be stored in a continuous address area.If the LLI field is set to 0, the current node is at the end of the linked list. In this case, thecorresponding channel is disabled after the corresponding data blocks of the current node aretransferred." value="0x00000000" startoffset="0x108+n*0x20">
				<Member name="lli" description="LLI. The bit[31:2] of the next LLI node address and the address bit[1:0] are both set to 0. A linked list address must be 4-byte aligned." range="31:2" property="RW"/>
				<Member name="r" description="Reserved. This bit must be 0 during writes and must be masked during reads." range="1" property="RW"/>
				<Member name="lm" description="Master for loading the next LLI node.&lt;br&gt;0: Master1&lt;br&gt;1: Master2" range="0" property="RW"/>
				<Register offset="0x108"/>
				<Register offset="0x128"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_CN_CONTROL" description="DMAC_Cn_CONTROL is a DMAC channel control register. Its offset address is 0x10C + n x0x20. The value of n ranges from 0 to 3. The values 0–3 map to DMA channels 0–3." value="0x00000000" startoffset="0x10C+n*0x20">
				<Member name="i" description="Terminal count interrupt enable. This bit determines whether the current LLI node triggers a terminal count interrupt.&lt;br&gt;0: not trigger&lt;br&gt;1: trigger" range="31" property="RW"/>
				<Member name="prot" description="HPROT[2:0] access protection signal transmitted by the Master." range="30:28" property="RW"/>
				<Member name="di" description="Destination address increment.&lt;br&gt;0: The destination address is not incremented&lt;br&gt;1: The destination address is incremented once after a data segment is transferred&lt;br&gt;If the destination device is a peripheral, the destination address is not incremented. If the destination device is a memory, the destination address is incremented." range="27" property="RW"/>
				<Member name="si" description="Source address increment.&lt;br&gt;0: The source address is not incremented&lt;br&gt;1: The source address is incremented once after a data segment is transferred&lt;br&gt;If the source device is a peripheral, the source address is not incremented. If the source device is a memory, the source address is incremented." range="26" property="RW"/>
				<Member name="d" description="Master for accessing the destination device.&lt;br&gt;0: The SIO, UART0, UART1, UART2, SSP1, and SSP0 access the destination device using Master1.&lt;br&gt;1: The SPI flash, NAND flash, and DDRC access the destination device using Master 2." range="25" property="RW"/>
				<Member name="s" description="Master for accessing the source device.&lt;br&gt;0: The SIO, UART0, UART1, UART2, SSP1, and SSP0 access the source device using Master1.&lt;br&gt;1: The SPI flash, NAND flash, and DDRC access the source device using Master2." range="24" property="RW"/>
				<Member name="dwidth" description="Transfer bit width of the destination device.&lt;br&gt;The transfer bit width is invalid if it is greater than the bit width of the Master.&lt;br&gt;The data widths of the destination and source devices can be different. The hardware automatically packs and unpacks the data.&lt;br&gt;For details about the mapping between the value of DWidth and the bit width, see Table 3-26." range="23:21" property="RW"/>
				<Member name="swidth" description="Transfer bit width of the source device.&lt;br&gt;The transfer bit width is invalid if it is greater than the bit width of the Master.&lt;br&gt;The data widths of the destination and source devices can be different. The hardware automatically packs and unpacks the data.&lt;br&gt;For details about the mapping between the value of SWidth and the bit width, see Table 3-26." range="20:18" property="RW"/>
				<Member name="dbsize" description="Burst size of the destination device.&lt;br&gt;Indicates the number of data segments to be transferred by the destination device in a burst transfer, that is, the number of transferred data segments when DMACCnBREQ is valid.&lt;br&gt;This value must be set to a burst size supported by the destination device. If the destination device is a memory, the value is set to the storage area size beyond the storage address boundary.&lt;br&gt;For details about the mapping between the value of DBSize and the transfer size, see Table 3-25." range="17:15" property="RW"/>
				<Member name="sbsize" description="Burst size of the source device.&lt;br&gt;Indicates the number of data segments to be transferred by the source device in a burst transfer, that is, the number of transferred data segments when DMACCnBREQ is valid.&lt;br&gt;The value must be set to a burst size supported by the source device. If the source device is a memory, the value is set to the storage area size beyond the storage address boundary.&lt;br&gt;For details about the mapping between the value of SBSize and the transfer length, see Table 3-25." range="14:12" property="RW"/>
				<Member name="transfersize" description="The DMA transfer size can be configured by writing to DMAC_Cn_CONTROL only when the DMAC is a flow controller. The transfer size indicates the number of the data segments to be transferred by the source device.&lt;br&gt;When DMAC_Cn_CONTROL is read, the number of data segments transferred through the bus connected to the destination device is obtained.&lt;br&gt;When a channel is active, no valid information is obtained when this register is read. This is because that after software obtains the register value, the value changes during data transfer. Therefore, the register is read after the channel is enabled and data transfer is stopped." range="11:0" property="RW"/>
				<Register offset="0x10c"/>
				<Register offset="0x12c"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_CN_CONFIG" description="DMAC_Cn_CONFIG is a DMAC channel configuration register. Its offset address is 0x110 +n x 0x20. The value of n ranges from 0 to 3. The values 0–3 map to DMA channels 0–3.This register is not updated when a new LLI node is loaded." value="0x00000000" startoffset="0x110+n*0x20">
				<Member name="reserved" description="Reserved.&lt;br&gt;This bit must be 0 during writes and must be masked during reads." range="31:19" property="-"/>
				<Member name="h" description="Halt bit.&lt;br&gt;0: The DMA request is allowed.&lt;br&gt;1: The subsequent DMA requests are ignored and the contents in the channel FIFO are completely transferred.&lt;br&gt;This bit can disable a DMA channel without data loss by working with the Active bit and the Channel Enable bit." range="18" property="RW"/>
				<Member name="a" description="Active bit.&lt;br&gt;0: There is no data in the channel FIFO.&lt;br&gt;1: There is data in the channel FIFO.&lt;br&gt;This bit can disable a DMA channel without data loss by working with the Halt bit and Channel Enable bit." range="17" property="RO"/>
				<Member name="l" description="Lock bit.&lt;br&gt;0: Disable lock transfer on the bus.&lt;br&gt;1: Enable lock transfer on the bus." range="16" property="RW"/>
				<Member name="itc" description="Terminal count interrupt mask bit.&lt;br&gt;0: Mask the terminal count interrupts of the channel.&lt;br&gt;1: Do not mask the terminal count interrupts of the channel." range="15" property="RW"/>
				<Member name="ie" description="Error interrupt mask bit.&lt;br&gt;0: Mask the error interrupts of the channel.&lt;br&gt;1: Do not mask the error interrupts of the channel." range="14" property="RW"/>
				<Member name="flow_cntrl" description="Flow control and transfer type field.&lt;br&gt;This field is used to specify the flow controller and transfer type. The flow controller can be the DMAC, source device, or destination device.&lt;br&gt;The transfer type can be memory to peripheral, peripheral to memory, peripheral to peripheral, or memory to memory. For details, see Table 3-28." range="13:11" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;This bit must be 0 during writes and must be masked during reads." range="10" property="-"/>
				<Member name="dest_peripheral" description="Destination device. This field is used to select a peripheral request signal as the request signal of the DMA destination device of the channel.&lt;br&gt;If the destination device for DMA transfer is a memory, this field is ignored." range="9:6" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;This bit must be 0 during writes and must be masked during reads." range="5" property="-"/>
				<Member name="src_peripheral" description="Source device. This field is used to select a peripheral request signal as the request signal of the DMA source device of the channel.&lt;br&gt;If the source device for DMA transfer is a memory, this field is ignored." range="4:1" property="RW"/>
				<Member name="e" description="Channel enable bit. The current status of a channel can be queried by reading this register or DMAC_ENBLD_CHNS.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Clearing this bit can disable a channel. When this bit is cleared, the current bus transfer continues until the data transfer is complete. Then, the channel is disabled and the remaining data in the FIFO is lost. When the last LLI is transferred or an error occurs during transfer, the channel is also disabled and this bit is cleared. If you want to disable a channel without data loss, the Halt bit must be set to 1 so the subsequent DMA requests are ignored by the channel. After this, the Active bit must be polled until its value becomes 0. This indicates that there is no data in the channel FIFO. At this time, the Enable bit can be cleared.&lt;br&gt;To enable a channel by setting this bit to 1, you must reinitialize the channel. If a channel is enabled by setting this bit to 1 only, unexpected results may occur." range="0" property="RW"/>
				<Register offset="0x110"/>
				<Register offset="0x130"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="Interrupt System" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x10140000"/>
			<RegisterGroup name="INT_IRQSTATUS" description="INT_IRQSTATUS is the IRQ interrupt status register." value="0x00000000" startoffset="0x000">
				<Member name="irqstatus" description="Status of the IRQ interrupt source.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An IRQ interrupt is generated and sent to the processor." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x000"/>
			</RegisterGroup>
			<RegisterGroup name="INT_FIQSTATUS" description="INT_FIQSTATUS is the FIQ interrupt status register. The 32 bits of INT_INTENABLE map to 32 interrupt sources." value="0x00000000" startoffset="0x004">
				<Member name="fiqstatus" description="Status of the FIQ interrupt source.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An FIQ interrupt is generated and sent to the processor." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x004"/>
			</RegisterGroup>
			<RegisterGroup name="INT_RAWINTR" description="INT_RAWINTR is the raw interrupt status register. It shows the status of raw interrupt requests and the status of the software interrupts that are generated by configuring INT_SOFTINT. The 32 bits of INT_RAWINTR map to 32 interrupt sources." value="0x00000000" startoffset="0x008">
				<Member name="rawinterrupt" description="Status of the interrupt requests of raw interrupt sources.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x008"/>
			</RegisterGroup>
			<RegisterGroup name="INT_INTSELECT" description="INT_INTSELECT is the interrupt source select register. It determines whether the selected interrupt sources generate IRQ interrupts or FIQ interrupts. The 32 bits of INT_INTSELECT map to 32 interrupt sources." value="0x00000000" startoffset="0x00C">
				<Member name="intselect" description="Interrupt request type of interrupt sources.&lt;br&gt;0: IRQ interrupt&lt;br&gt;1: FIQ interrupt" range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00C"/>
			</RegisterGroup>
			<RegisterGroup name="INT_INTENABLE" description="INT_INTENABLE is the interrupt enable register. It is used to enable interrupt request lines. After reset, the value of INT_INTENABLE is changed to 0x0000_0000. As a result, all interrupt sources are masked. The 32 bits of INT_INTENABLE map to 32 interrupt sources." value="0x00000000" startoffset="0x010">
				<Member name="intenable" description="Returned mask status of each interrupt source when this register is read.&lt;br&gt;0: masked&lt;br&gt;1: not masked&lt;br&gt;Interrupt source is enabled bit by bit when this register is written.&lt;br&gt;0: The current value of the corresponding bit is not affected.&lt;br&gt;1: The corresponding bit is set to 1 to enable the corresponding interrupt request." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x010"/>
			</RegisterGroup>
			<RegisterGroup name="INT_INTENCLEAR" description="INT_INTENCLEAR is the interrupt enable clear register. It is used to clear the corresponding bits of INT_INTENABLE. INT_INTENCLEAR is write-only and has no default reset value." value="-" startoffset="0x014">
				<Member name="intenableclear" description="Mask of the interrupt source corresponding to INT_INTENABLE.&lt;br&gt;0: The current value of the corresponding bit of INT_INTENABLE is not affected.&lt;br&gt;1: The corresponding bit of INT_INTENABLE is cleared and the corresponding interrupt request is masked." range="31:0" value="0x00000000" property="WO"/>
				<Register offset="0x014"/>
			</RegisterGroup>
			<RegisterGroup name="INT_SOFTINT" description="INT_SOFTINT is the software interrupt register. Through software, it controls whether to generate interrupts by the interrupt source input lines. The software interrupts can be cleared by writing INT_SOFTINTCLEAR. The clear operation is performed after the ISR is executed." value="0x00000000" startoffset="0x018">
				<Member name="softint" description="Generates a raw software interrupt on a specified interrupt source.&lt;br&gt;0: The current value of the corresponding bit is not affected.&lt;br&gt;1: The corresponding bit is set to 1 and a software interrupt request is generated." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x018"/>
			</RegisterGroup>
			<RegisterGroup name="INT_SOFTINTCLEAR" description="INT_SOFTINTCLEAR is the software interrupt clear register. It is used to clear the corresponding bit of INT_SOFTINT. INT_SOFTINTCLEAR is write-only and has no default reset value." value="-" startoffset="0x01C">
				<Member name="softintclear" description="Mask of the interrupt request corresponding to INT_SOFTINT.&lt;br&gt;00: The corresponding bit of INT_SOFTINT is not affected.&lt;br&gt;1: The corresponding bit of INT_SOFTINT is cleared and the corresponding interrupt request is masked." range="31:0" value="0x00000000" property="WO"/>
				<Register offset="0x01C"/>
			</RegisterGroup>
			<RegisterGroup name="INT_PROTECTION" description="INT_PROTECTION is the protection enable register It is used to enable or disable the accessto the protected registers.&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;After reset, this register is cleared and the registers of the INT can be accessed in both usermode and privileged mode.&lt;/li&gt;&lt;li&gt;When the CPU cannot generate the correct protection information (HPROT), the registersof the INT can be accessed in user mode after INT_PROTECTION is reset.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x020">
				<Member name="reserved" description="Reserved." range="31:1" value="0x00000000" property="RO"/>
				<Member name="protection" description="Register access protection enable.&lt;br&gt;0: disabled. The registers of the INT can be accessed both in user mode and privileged mode.&lt;br&gt;1: enabled. The registers of the INT can be access in privileged mode only." range="0" value="0x0" property="RW"/>
				<Register offset="0x020"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="RTC APB" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x20060000"/>
			<RegisterGroup name="SPI_CLK_DIV" description="SPI_CLK_DIV is the SPI clock ratio register." value="0x0000003B" startoffset="0x0000">
				<Member name="reserved" description="Reserved." range="31:8" property="-"/>
				<Member name="spi_clk_div" description="SPI clock ratio. The SPI clock frequency cannot be higher than 20 MHz. The value 12 MHz is recommended.&lt;br&gt;The field value ranges from 1 to 255. The value of spi_clk_div is used to define the SPI RX and RX bit rates. The formula is as follows: FSPICLK = FAPBCLK/2 x (spi_clk_div + 1)FAPBCLK is the APB clock frequency. If the APB clock is 120 MHz and the expected SPI clock is 12 MHz, the configured value of spi_clk_div is calculated as follows: (120/12)/2 –1 = 4" range="7:0" property="RW"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="SPI_RW" description="SPI_RW is the SPI read/write register." value="0x00000000" startoffset="0x0004">
				<Member name="spi_busy" description="SPI read/write status indicator.&lt;br&gt;0: The SPI is idle, and a new read/write operation can be initiated over the SPI.&lt;br&gt;1: A read/write operation is being performed over the SPI, and no new operation is allowed." range="31" property="RO"/>
				<Member name="reserved" description="Reserved." range="30:25" property="-"/>
				<Member name="spi_start" description="SPI read/write start. Writing 1 automatically clears this field. Writing has no effect when spi_busy is 1. That is, no new SPI operation is started before the previous read/write operation is complete. If a start request is sent, hardware ignores this request." range="24" property="W1_PULSE"/>
				<Member name="spi_rw" description="SPI operation type.&lt;br&gt;0: write&lt;br&gt;1: read" range="23" property="RW"/>
				<Member name="spi_add" description="SPI operation address.&lt;br&gt;The address range is 0–127." range="22:16" property="RW"/>
				<Member name="spi_rdata" description="Data read from the SPI." range="15:8" property="RO"/>
				<Member name="spi_wdata" description="Data to be written to the SPI." range="7:0" property="RW"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="CONVER_T" description="CONVER_T is the temperature sensor measurement control register." value="0x00000000" startoffset="0x0080">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="conver_t" description="Temperature sensor measurement start. This field must be set to 1.&lt;br&gt;1: starts. Hardware automatically sets this field to 0 when the interrupt is cleared." range="0" property="RW"/>
				<Register offset="0x0080"/>
			</RegisterGroup>
			<RegisterGroup name="CRC_EN" description="CRC_EN is the temperature sensor measurement CRC check enable register." value="0x00000000" startoffset="0x0084">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="crc_en" description="Temperature sensor measurement CRC check enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0084"/>
			</RegisterGroup>
			<RegisterGroup name="INT_MASK" description="INT_MASK is the temperature sensor measurement interrupt mask register." value="0x00000000" startoffset="0x0088">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="int_mask" description="Temperature sensor measurement interrupt mask.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="0" property="RW"/>
				<Register offset="0x0088"/>
			</RegisterGroup>
			<RegisterGroup name="INT_CLEAR" description="INT_CLEAR is the temperature sensor measurement interrupt clear register." value="0x00000000" startoffset="0x008C">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="int_clear" description="Temperature sensor measurement interrupt clear.&lt;br&gt;Writing 1 clears the interrupt. Hardware automatically sets this field to 0 after the interrupt is cleared." range="0" property="RW"/>
				<Register offset="0x008C"/>
			</RegisterGroup>
			<RegisterGroup name="BUSY" description="BUSY is the temperature sensor measurement status register." value="0x00000000" startoffset="0x0090">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="busy" description="Temperature sensor measurement status.&lt;br&gt;0: ready&lt;br&gt;1: busy" range="0" property="RO"/>
				<Register offset="0x0090"/>
			</RegisterGroup>
			<RegisterGroup name="INT_RAW" description="INT_RAW is the raw temperature sensor measurement interrupt status register." value="0x00000000" startoffset="0x0094">
				<Member name="reserved" description="Reserved." range="31:2" property="-"/>
				<Member name="int_err" description="Error interrupt." range="1" property="RO"/>
				<Member name="get_tmprt_int" description="Temperature measurement completion interrupt." range="0" property="RO"/>
				<Register offset="0x0094"/>
			</RegisterGroup>
			<RegisterGroup name="INT_TCAP" description="INT_TCAP is the temperature sensor measurement interrupt status register." value="0x00000000" startoffset="0x0098">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="int_tcap" description="Masked interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RO"/>
				<Register offset="0x0098"/>
			</RegisterGroup>
			<RegisterGroup name="T_VALUE" description="T_VALUE is the temperature sensor measurement value register." value="0x00000000" startoffset="0x009C">
				<Member name="reserved" description="Reserved." range="31:12" property="-"/>
				<Member name="t_value" description="Temperature measured by the sensor." range="11:0" property="RO"/>
				<Register offset="0x009C"/>
			</RegisterGroup>
			<RegisterGroup name="FILTER_NUM" description="FILTER_NUM is the filter glitch width configuration register." value="0x00000000" startoffset="0x00A0">
				<Member name="reserved" description="Reserved." range="31:4" property="-"/>
				<Member name="filter_num" description="Filter glitch width for inputs. The glitch with the width of (N + 1) APB clocks is filtered." range="3:0" property="RW"/>
				<Register offset="0x00A0"/>
			</RegisterGroup>
			<RegisterGroup name="RTC_10MS_COUNT" description="RTC_10MS_COUNT is the count value register for the RTC 10 ms counter." value="0x00" startoffset="0x00">
				<Member name="reserved" description="Reserved." range="7" property="-"/>
				<Member name="rtc_10ms_count" description="RTC 10 ms counter value. It indicates the currently counted time. Its unit is 10 ms.&lt;br&gt;The value range is 0–99." range="6:0" property="RO"/>
				<Register offset="0x00"/>
			</RegisterGroup>
			<RegisterGroup name="RTC_S_COUNT" description="RTC_S_COUNT is the count value register for the RTC second counter." value="0x00" startoffset="0x01">
				<Member name="reserved" description="Reserved." range="7:6" property="-"/>
				<Member name="rtc_s_count" description="RTC second counter value. It indicates the currently counted seconds.&lt;br&gt;The value range is 0–59." range="5:0" property="RO"/>
				<Register offset="0x01"/>
			</RegisterGroup>
			<RegisterGroup name="RTC_M_COUNT" description="RTC_M_COUNT is the count value register for the RTC minute counter." value="0x00" startoffset="0x02">
				<Member name="reserved" description="Reserved." range="7:6" property="-"/>
				<Member name="rtc_m_count" description="RTC minute counter value. It indicates the currently counted minutes. The value range is 0–59." range="5:0" property="RO"/>
				<Register offset="0x02"/>
			</RegisterGroup>
			<RegisterGroup name="RTC_H_COUNT" description="RTC_H_COUNT is the count value register for the RTC hour counter." value="0x00" startoffset="0x03">
				<Member name="reserved" description="Reserved." range="7:5" property="-"/>
				<Member name="rtc_h_count" description="RTC hour counter value. It indicates the currently counted hours.&lt;br&gt;The value range is 0–23." range="4:0" property="RO"/>
				<Register offset="0x03"/>
			</RegisterGroup>
			<RegisterGroup name="RTC_D_COUNT_L" description="RTC_D_COUNT_L is the lower-8-bit count value register for the RTC day counter." value="0x00" startoffset="0x04">
				<Member name="rtc_d_count_l" description="Lower eight bits of the RTC day counter value. This field works with RTC_D_COUNT_H to indicate the currently counted days.&lt;br&gt;The day range is 0–65535." range="7:0" property="RO"/>
				<Register offset="0x04"/>
			</RegisterGroup>
			<RegisterGroup name="RTC_D_COUNT_H" description="RTC_D_COUNT_H is the upper-8-bit count value register for the RTC day counter." value="0x00" startoffset="0x05">
				<Member name="rtc_d_count_h" description="Upper eight bits of the RTC day counter value. This field works with RTC_D_COUNT_L to indicate the currently counted day.&lt;br&gt;The day range is 0–65535." range="7:0" property="RO"/>
				<Register offset="0x05"/>
			</RegisterGroup>
			<RegisterGroup name="RTC_MR_10MS" description="RTC_MR_10MS is the match value register for the RTC 10 ms counter." value="0x7F" startoffset="0x06">
				<Member name="reserved" description="Reserved." range="7" property="RW"/>
				<Member name="rtc_mr_10ms" description="Match value of the RTC 10 ms counter.&lt;br&gt;The value range is 0–99." range="6:0" property="RW"/>
				<Register offset="0x06"/>
			</RegisterGroup>
			<RegisterGroup name="RTC_MR_S" description="RTC_MR_S is the match value register for the RTC second counter." value="0x3F" startoffset="0x07">
				<Member name="reserved" description="Reserved." range="7:6" property="RW"/>
				<Member name="rtc_mr_s" description="Match value of the RTC second counter.&lt;br&gt;The value range is 0–59." range="5:0" property="RW"/>
				<Register offset="0x07"/>
			</RegisterGroup>
			<RegisterGroup name="RTC_MR_M" description="RTC_MR_M is the match value register for the RTC minute counter." value="0x3F" startoffset="0x08">
				<Member name="reserved" description="Reserved." range="7:6" property="RW"/>
				<Member name="rtc_mr_m" description="Match value of the RTC minute counter.&lt;br&gt;The value range is 0–59." range="5:0" property="RW"/>
				<Register offset="0x08"/>
			</RegisterGroup>
			<RegisterGroup name="RTC_MR_H" description="RTC_MR_H is the match value register for the RTC hour counter." value="0x1F" startoffset="0x09">
				<Member name="reserved" description="Reserved." range="7:5" property="RW"/>
				<Member name="rtc_mr_h" description="Match value of the RTC hour counter.&lt;br&gt;The value range is 0–23." range="4:0" property="RW"/>
				<Register offset="0x09"/>
			</RegisterGroup>
			<RegisterGroup name="RTC_MR_D_L" description="RTC_MR_D_L is the lower-8-bit match value register for the RTC day counter." value="0xFF" startoffset="0x0A">
				<Member name="rtc_mr_d_l" description="Lower eight bits of the match value of the RTC day counter. This field works with RTC_MR_D_H to indicate the matched day.&lt;br&gt;The day range is 0–65535." range="7:0" property="RW"/>
				<Register offset="0x0A"/>
			</RegisterGroup>
			<RegisterGroup name="RTC_MR_D_H" description="RTC_MR_D_H is the upper-8-bit match value register for the RTC day counter." value="0xFF" startoffset="0x0B">
				<Member name="rtc_mr_d_h" description="Upper eight bits of the match value of the RTC day counter. This field works with RTC_MR_D_L to indicate the matched day.&lt;br&gt;The day range is 0–65535." range="7:0" property="RW"/>
				<Register offset="0x0B"/>
			</RegisterGroup>
			<RegisterGroup name="RTC_LR_10MS" description="RTC_LR_10MS is the configured value register for the RTC 10 ms counter." value="0x00" startoffset="0x0C">
				<Member name="reserved" description="Reserved." range="7" property="RW"/>
				<Member name="rtc_lr_10ms" description="Configured value of the RTC 10 ms counter.&lt;br&gt;The value range is 0–99." range="6:0" property="RW"/>
				<Register offset="0x0C"/>
			</RegisterGroup>
			<RegisterGroup name="RTC_LR_S" description="RTC_LR_S is the configured value register for the RTC second counter." value="0x00" startoffset="0x0D">
				<Member name="reserved" description="Reserved." range="7:6" property="RW"/>
				<Member name="rtc_lr_s" description="Configured value of the RTC second counter.&lt;br&gt;The value range is 0–59." range="5:0" property="RW"/>
				<Register offset="0x0D"/>
			</RegisterGroup>
			<RegisterGroup name="RTC_LR_M" description="RTC_LR_M is the configured value register for the RTC minute counter." value="0x00" startoffset="0x0E">
				<Member name="reserved" description="Reserved." range="7:6" property="RW"/>
				<Member name="rtc_lr_m" description="Configured value of the RTC minute counter.&lt;br&gt;The value range is 0–59." range="5:0" property="RW"/>
				<Register offset="0x0E"/>
			</RegisterGroup>
			<RegisterGroup name="RTC_LR_H" description="RTC_LR_H is the configured value register for the RTC hour counter." value="0x00" startoffset="0x0F">
				<Member name="reserved" description="Reserved." range="7:5" property="RW"/>
				<Member name="rtc_lr_h" description="Configured value of the RTC hour counter.&lt;br&gt;The value range is 0–23." range="4:0" property="RW"/>
				<Register offset="0x0F"/>
			</RegisterGroup>
			<RegisterGroup name="RTC_LR_D_L" description="RTC_LR_D_L is the lower-8-bit configured value register for the RTC day counter." value="0x00" startoffset="0x10">
				<Member name="rtc_lr_d_l" description="Lower eight bits of the configured value of the RTC day counter. This field works with RTC_LR_D_H to indicate the configured day.&lt;br&gt;The day range is 0–255." range="7:0" property="RW"/>
				<Register offset="0x10"/>
			</RegisterGroup>
			<RegisterGroup name="RTC_LR_D_H" description="RTC_LR_D_H is the upper-8-bit configured value register for the RTC day counter." value="0x00" startoffset="0x11">
				<Member name="rtc_lr_d_h" description="Upper eight bits of the configured value of the RTC day counter. This field works with RTC_LR_D_L to indicate the configured day.&lt;br&gt;The day range is 0–255." range="7:0" property="RW"/>
				<Register offset="0x11"/>
			</RegisterGroup>
			<RegisterGroup name="RTC_LORD" description="RTC_LORD is the RTC configured value loading enable register." value="0x00" startoffset="0x12">
				<Member name="reserved" description="Reserved." range="7:1" property="-"/>
				<Member name="rtc_load" description="RTC configured value loading enable. When the field is enabled, the RTC configured value will be loaded to the RTC accumulator. If software writes 1 to load the configured value, hardware will automatically set this field to 0 after successful loading." range="0" property="RW"/>
				<Register offset="0x12"/>
			</RegisterGroup>
			<RegisterGroup name="RTC_IMSC" description="RTC_IMSC is the RTC interrupt enable register." value="0x00" startoffset="0x13">
				<Member name="reserved" description="Reserved." range="7:1" property="-"/>
				<Member name="rtc_imsc" description="RTC timing interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x13"/>
			</RegisterGroup>
			<RegisterGroup name="RTC_INT_CLR" description="RTC_INT_CLR is the RTC interrupt clear register." value="0x00" startoffset="0x14">
				<Member name="reserved" description="Reserved." range="7:1" property="-"/>
				<Member name="rtc_int_clr" description="RTC timing interrupt clear. If software writes 1 to clear the interrupt, hardware will automatically set this field to 0 after the interrupt is successfully cleared." range="0" property="RW"/>
				<Register offset="0x14"/>
			</RegisterGroup>
			<RegisterGroup name="RTC_MSC_INT" description="RTC_MSC_INT is the RTC mask interrupt status register." value="0x00" startoffset="0x15">
				<Member name="reserved" description="Reserved." range="7:1" property="-"/>
				<Member name="mask_int" description="Mask interrupt status." range="0" property="RO"/>
				<Register offset="0x15"/>
			</RegisterGroup>
			<RegisterGroup name="RTC_RAW_INT" description="RTC_RAW_INT is the RTC raw interrupt status register." value="0x00" startoffset="0x16">
				<Member name="reserved" description="Reserved." range="7:1" property="-"/>
				<Member name="raw_int" description="Raw interrupt status." range="0" property="RO"/>
				<Register offset="0x16"/>
			</RegisterGroup>
			<RegisterGroup name="RTC_CLK" description="RTC_CLK is the RTC output clock select register." value="0x00" startoffset="0x17">
				<Member name="reserved" description="Reserved." range="7:2" property="-"/>
				<Member name="clk_out_sel" description="Output test clock of the RTC.&lt;br&gt;00: output crystal oscillator clock&lt;br&gt;01: output corrected 100 Hz clock&lt;br&gt;1X: output 1 Hz clock" range="1:0" property="RW"/>
				<Register offset="0x17"/>
			</RegisterGroup>
			<RegisterGroup name="RTC_POR_N" description="RTC_POR_N is the RTC reset control register." value="0x01" startoffset="0x18">
				<Member name="reserved" description="Reserved." range="7:1" property="-"/>
				<Member name="rtc_por_n" description="RTC reset. This field is automatically set to 1 after the RTC is successfully reset.&lt;br&gt;0: reset" range="0" property="RW"/>
				<Register offset="0x18"/>
			</RegisterGroup>
			<RegisterGroup name="RTC_SAR_CTRL" description="RTC_SAR_CTRL is the RTC internal SAR ADC control register." value="0x00" startoffset="0x1A">
				<Member name="reserved" description="Reserved." range="7:2" property="RW"/>
				<Member name="sample_time" description="Temperature update period&lt;br&gt;00: 1 minute&lt;br&gt;01: 4 minutes&lt;br&gt;10: 8 minutes&lt;br&gt;11: 16 minutes" range="1:0" property="RW"/>
				<Register offset="0x1A"/>
			</RegisterGroup>
			<RegisterGroup name="TOT_OFFSET_L" description="TOT_OFFSET_L is the lower-8-bit corrected tot_offset register when the correctionalgorithm is used." value="0x00" startoffset="0x1C">
				<Member name="tot_offset_l" description="Corrected tot_offset by using the correction algorithm. The value is expressed by complement codes –256 to +255. That is, tot_offset is 1990 + (–256 to +255) in the correction algorithm. This field value is the lower seven bits of tot_offset." range="7:0" property="RW"/>
				<Register offset="0x1C"/>
			</RegisterGroup>
			<RegisterGroup name="TOT_OFFSET_H" description="TOT_OFFSET_H is the upper-1-bit corrected tot_offset register when the correctionalgorithm is used." value="0x00" startoffset="0x1D">
				<Member name="reserved" description="Reserved." range="7:1" property="-"/>
				<Member name="tot_offset_h" description="Corrected tot_offset by using the correction algorithm. The value is expressed by complement codes –256 to +255. That is, tot_offset is 1990 + (–256 to +255) in the correction algorithm. This field value is the upper one bit of tot_offset." range="0" property="RW"/>
				<Register offset="0x1D"/>
			</RegisterGroup>
			<RegisterGroup name="TEMP_OFFSET" description="TEMP_OFFSET is the temperature code word offset register corresponding to the correctioninput LUT." value="0x00" startoffset="0x1E">
				<Member name="reserved" description="Reserved." range="7:6" property="-"/>
				<Member name="temp_offset" description="Offset of the temperature code words that are input to the correction LUT. The value is expressed by the complement code and the value ranges from –32 to +31." range="5:0" property="RW"/>
				<Register offset="0x1E"/>
			</RegisterGroup>
			<RegisterGroup name="OUTSIDE_TEMP" description="OUTSIDE_TEMP is the external SAR ADC temperature register." value="0x00" startoffset="0x1F">
				<Member name="outside_temp" description="Temperature provided by the external SAR ADC. The code word indicates –40°C to +140°C." range="7:0" property="RW"/>
				<Register offset="0x1F"/>
			</RegisterGroup>
			<RegisterGroup name="DIE_TEMP" description="DIE_TEMP is the RTC internal t_sensor temperature register." value="0x00" startoffset="0x20">
				<Member name="die_temp" description="Temperature provided by the internal t_sensor. The code word indicates –40°C to +140°C." range="7:0" property="RO"/>
				<Register offset="0x20"/>
			</RegisterGroup>
			<RegisterGroup name="TEMP_SEL" description="TEMP_SEL is the correction algorithm input temperature source select register." value="0x00" startoffset="0x21">
				<Member name="reserved" description="Reserved." range="7:2" property="RW"/>
				<Member name="fix_mode" description="Correction algorithm input temperature source select.&lt;br&gt;0: temp_sel&lt;br&gt;1: external" range="1" property="RW"/>
				<Member name="temp_sel" description="Correction algorithm input temperature source select.&lt;br&gt;When fix_mode is 0 and ISO is 1:&lt;br&gt;0: internal&lt;br&gt;1: external&lt;br&gt;When fix_mode is 0 and ISO is 0, the internal temperature is always used; when fix_mode is 1, the external temperature is always used." range="0" property="RW"/>
				<Register offset="0x21"/>
			</RegisterGroup>
			<RegisterGroup name="LUT1" description="LUT1 is the temperature correction algorithm LUT1 register." value="0xBB" startoffset="0x22">
				<Member name="lut1" description="Temperature correction algorithm LUT1." range="7:0" property="RW"/>
				<Register offset="0x22"/>
			</RegisterGroup>
			<RegisterGroup name="LUT2" description="LUT2 is the temperature correction algorithm LUT2 register." value="0xC3" startoffset="0x23">
				<Member name="lut2" description="Temperature correction algorithm LUT2." range="7:0" property="RW"/>
				<Register offset="0x23"/>
			</RegisterGroup>
			<RegisterGroup name="LUT3" description="LUT3 is the temperature correction algorithm LUT3 register." value="0xCA" startoffset="0x24">
				<Member name="lut3" description="Temperature correction algorithm LUT3." range="7:0" property="RW"/>
				<Register offset="0x24"/>
			</RegisterGroup>
			<RegisterGroup name="LUT4" description="LUT4 is the temperature correction algorithm LUT4 register." value="0xD2" startoffset="0x25">
				<Member name="lut4" description="Temperature correction algorithm LUT4." range="7:0" property="RW"/>
				<Register offset="0x25"/>
			</RegisterGroup>
			<RegisterGroup name="LUT5" description="LUT5 is the temperature correction algorithm LUT5 register." value="0xD9" startoffset="0x26">
				<Member name="lut5" description="Temperature correction algorithm LUT5." range="7:0" property="RW"/>
				<Register offset="0x26"/>
			</RegisterGroup>
			<RegisterGroup name="LUT6" description="LUT6 is the temperature correction algorithm LUT6 register." value="0xE0" startoffset="0x27">
				<Member name="lut6" description="Temperature correction algorithm LUT6." range="7:0" property="RW"/>
				<Register offset="0x27"/>
			</RegisterGroup>
			<RegisterGroup name="LUT7" description="LUT7 is the temperature correction algorithm LUT7 register." value="0xE7" startoffset="0x28">
				<Member name="lut7" description="Temperature correction algorithm LUT7." range="7:0" property="RW"/>
				<Register offset="0x28"/>
			</RegisterGroup>
			<RegisterGroup name="LUT8" description="LUT8 is the temperature correction algorithm LUT8 register." value="0xED" startoffset="0x29">
				<Member name="lut8" description="Temperature correction algorithm LUT8." range="7:0" property="RW"/>
				<Register offset="0x29"/>
			</RegisterGroup>
			<RegisterGroup name="LUT9" description="LUT9 is the temperature correction algorithm LUT9 register." value="0xF4" startoffset="0x2A">
				<Member name="lut9" description="Temperature correction algorithm LUT9." range="7:0" property="RW"/>
				<Register offset="0x2A"/>
			</RegisterGroup>
			<RegisterGroup name="LUT10" description="LUT10 is the temperature correction algorithm LUT10 register." value="0xFA" startoffset="0x2B">
				<Member name="lut10" description="Temperature correction algorithm LUT10." range="7:0" property="RW"/>
				<Register offset="0x2B"/>
			</RegisterGroup>
			<RegisterGroup name="LUT11" description="LUT11 is the temperature correction algorithm LUT11 register." value="0x00" startoffset="0x2C">
				<Member name="lut11" description="Temperature correction algorithm LUT11." range="7:0" property="RW"/>
				<Register offset="0x2C"/>
			</RegisterGroup>
			<RegisterGroup name="LUT12" description="LUT12 is the temperature correction algorithm LUT12 register." value="0x06" startoffset="0x2D">
				<Member name="lut12" description="Temperature correction algorithm LUT12." range="7:0" property="RW"/>
				<Register offset="0x2D"/>
			</RegisterGroup>
			<RegisterGroup name="LUT13" description="LUT13 is the temperature correction algorithm LUT13 register." value="0x0C" startoffset="0x2E">
				<Member name="lut13" description="Temperature correction algorithm LUT13." range="7:0" property="RW"/>
				<Register offset="0x2E"/>
			</RegisterGroup>
			<RegisterGroup name="LUT14" description="LUT14 is the temperature correction algorithm LUT14 register." value="0x12" startoffset="0x2F">
				<Member name="lut14" description="Temperature correction algorithm LUT14." range="7:0" property="RW"/>
				<Register offset="0x2F"/>
			</RegisterGroup>
			<RegisterGroup name="LUT15" description="LUT15 is the temperature correction algorithm LUT15 register." value="0x17" startoffset="0x30">
				<Member name="lut15" description="Temperature correction algorithm LUT15." range="7:0" property="RW"/>
				<Register offset="0x30"/>
			</RegisterGroup>
			<RegisterGroup name="LUT16" description="LUT16 is the temperature correction algorithm LUT16 register." value="0x1C" startoffset="0x31">
				<Member name="lut16" description="Temperature correction algorithm LUT16." range="7:0" property="RW"/>
				<Register offset="0x31"/>
			</RegisterGroup>
			<RegisterGroup name="LUT17" description="LUT17 is the temperature correction algorithm LUT17 register." value="0x21" startoffset="0x32">
				<Member name="lut17" description="Temperature correction algorithm LUT17." range="7:0" property="RW"/>
				<Register offset="0x32"/>
			</RegisterGroup>
			<RegisterGroup name="LUT18" description="LUT18 is the temperature correction algorithm LUT18 register." value="0x26" startoffset="0x33">
				<Member name="lut18" description="Temperature correction algorithm LUT18." range="7:0" property="RW"/>
				<Register offset="0x33"/>
			</RegisterGroup>
			<RegisterGroup name="LUT19" description="LUT19 is the temperature correction algorithm LUT19 register." value="0x2B" startoffset="0x34">
				<Member name="lut19" description="Temperature correction algorithm LUT19." range="7:0" property="RW"/>
				<Register offset="0x34"/>
			</RegisterGroup>
			<RegisterGroup name="LUT20" description="LUT20 is the temperature correction algorithm LUT20 register." value="0x30" startoffset="0x35">
				<Member name="lut20" description="Temperature correction algorithm LUT20." range="7:0" property="RW"/>
				<Register offset="0x35"/>
			</RegisterGroup>
			<RegisterGroup name="LUT21" description="LUT21 is the temperature correction algorithm LUT21 register." value="0x34" startoffset="0x36">
				<Member name="lut21" description="Temperature correction algorithm LUT21." range="7:0" property="RW"/>
				<Register offset="0x36"/>
			</RegisterGroup>
			<RegisterGroup name="LUT22" description="LUT22 is the temperature correction algorithm LUT22 register." value="0x38" startoffset="0x37">
				<Member name="lut22" description="Temperature correction algorithm LUT22." range="7:0" property="RW"/>
				<Register offset="0x37"/>
			</RegisterGroup>
			<RegisterGroup name="LUT23" description="LUT23 is the temperature correction algorithm LUT23 register." value="0x3D" startoffset="0x38">
				<Member name="lut23" description="Temperature correction algorithm LUT23." range="7:0" property="RW"/>
				<Register offset="0x38"/>
			</RegisterGroup>
			<RegisterGroup name="LUT24" description="LUT24 is the temperature correction algorithm LUT24 register." value="0x41" startoffset="0x39">
				<Member name="lut24" description="Temperature correction algorithm LUT24." range="7:0" property="RW"/>
				<Register offset="0x39"/>
			</RegisterGroup>
			<RegisterGroup name="LUT25" description="LUT25 is the temperature correction algorithm LUT25 register." value="0x44" startoffset="0x3A">
				<Member name="lut25" description="Temperature correction algorithm LUT25." range="7:0" property="RW"/>
				<Register offset="0x3A"/>
			</RegisterGroup>
			<RegisterGroup name="LUT26" description="LUT26 is the temperature correction algorithm LUT26 register." value="0x48" startoffset="0x3B">
				<Member name="lut26" description="Temperature correction algorithm LUT26." range="7:0" property="RW"/>
				<Register offset="0x3B"/>
			</RegisterGroup>
			<RegisterGroup name="LUT27" description="LUT27 is the temperature correction algorithm LUT27 register." value="0x4B" startoffset="0x3C">
				<Member name="lut27" description="Temperature correction algorithm LUT27." range="7:0" property="RW"/>
				<Register offset="0x3C"/>
			</RegisterGroup>
			<RegisterGroup name="LUT28" description="LUT28 is the temperature correction algorithm LUT28 register." value="0x4F" startoffset="0x3D">
				<Member name="lut28" description="Temperature correction algorithm LUT28." range="7:0" property="RW"/>
				<Register offset="0x3D"/>
			</RegisterGroup>
			<RegisterGroup name="LUT29" description="LUT29 is the temperature correction algorithm LUT29 register." value="0x52" startoffset="0x3E">
				<Member name="lut29" description="Temperature correction algorithm LUT29." range="7:0" property="RW"/>
				<Register offset="0x3E"/>
			</RegisterGroup>
			<RegisterGroup name="LUT30" description="LUT30 is the temperature correction algorithm LUT30 register." value="0x55" startoffset="0x3F">
				<Member name="lut30" description="Temperature correction algorithm LUT30." range="7:0" property="RW"/>
				<Register offset="0x3F"/>
			</RegisterGroup>
			<RegisterGroup name="LUT31" description="LUT31 is the temperature correction algorithm LUT31 register." value="0x57" startoffset="0x40">
				<Member name="lut31" description="Temperature correction algorithm LUT31." range="7:0" property="RW"/>
				<Register offset="0x40"/>
			</RegisterGroup>
			<RegisterGroup name="LUT32" description="LUT32 is the temperature correction algorithm LUT32 register." value="0x5A" startoffset="0x41">
				<Member name="lut32" description="Temperature correction algorithm LUT32." range="7:0" property="RW"/>
				<Register offset="0x41"/>
			</RegisterGroup>
			<RegisterGroup name="LUT33" description="LUT33 is the temperature correction algorithm LUT33 register." value="0x5D" startoffset="0x42">
				<Member name="lut33" description="Temperature correction algorithm LUT33." range="7:0" property="RW"/>
				<Register offset="0x42"/>
			</RegisterGroup>
			<RegisterGroup name="LUT34" description="LUT34 is the temperature correction algorithm LUT34 register." value="0x5F" startoffset="0x43">
				<Member name="lut34" description="Temperature correction algorithm LUT34." range="7:0" property="RW"/>
				<Register offset="0x43"/>
			</RegisterGroup>
			<RegisterGroup name="LUT35" description="LUT35 is the temperature correction algorithm LUT35 register." value="0x61" startoffset="0x44">
				<Member name="lut35" description="Temperature correction algorithm LUT35." range="7:0" property="RW"/>
				<Register offset="0x44"/>
			</RegisterGroup>
			<RegisterGroup name="LUT36" description="LUT36 is the temperature correction algorithm LUT36 register." value="0x63" startoffset="0x45">
				<Member name="lut36" description="Temperature correction algorithm LUT36." range="7:0" property="RW"/>
				<Register offset="0x45"/>
			</RegisterGroup>
			<RegisterGroup name="LUT37" description="LUT37 is the temperature correction algorithm LUT37 register." value="0x65" startoffset="0x46">
				<Member name="lut37" description="Temperature correction algorithm LUT37." range="7:0" property="RW"/>
				<Register offset="0x46"/>
			</RegisterGroup>
			<RegisterGroup name="LUT38" description="LUT38 is the temperature correction algorithm LUT38 register." value="0x66" startoffset="0x47">
				<Member name="lut38" description="Temperature correction algorithm LUT38." range="7:0" property="RW"/>
				<Register offset="0x47"/>
			</RegisterGroup>
			<RegisterGroup name="LUT39" description="LUT39 is the temperature correction algorithm LUT39 register." value="0x68" startoffset="0x48">
				<Member name="lut39" description="Temperature correction algorithm LUT39." range="7:0" property="RW"/>
				<Register offset="0x48"/>
			</RegisterGroup>
			<RegisterGroup name="LUT40" description="LUT40 is the temperature correction algorithm LUT40 register." value="0x69" startoffset="0x49">
				<Member name="lut40" description="Temperature correction algorithm LUT40." range="7:0" property="RW"/>
				<Register offset="0x49"/>
			</RegisterGroup>
			<RegisterGroup name="LUT41" description="LUT41 is the temperature correction algorithm LUT41 register." value="0x6A" startoffset="0x4A">
				<Member name="lut41" description="Temperature correction algorithm LUT41." range="7:0" property="RW"/>
				<Register offset="0x4A"/>
			</RegisterGroup>
			<RegisterGroup name="LUT42" description="LUT42 is the temperature correction algorithm LUT42 register." value="0x6B" startoffset="0x4B">
				<Member name="lut42" description="Temperature correction algorithm LUT42." range="7:0" property="RW"/>
				<Register offset="0x4B"/>
			</RegisterGroup>
			<RegisterGroup name="LUT43" description="LUT43 is the temperature correction algorithm LUT43 register." value="0x6C" startoffset="0x4C">
				<Member name="lut43" description="Temperature correction algorithm LUT43." range="7:0" property="RW"/>
				<Register offset="0x4C"/>
			</RegisterGroup>
			<RegisterGroup name="LUT44" description="LUT44 is the temperature correction algorithm LUT44 register." value="0x6C" startoffset="0x4D">
				<Member name="lut44" description="Temperature correction algorithm LUT44." range="7:0" property="RW"/>
				<Register offset="0x4D"/>
			</RegisterGroup>
			<RegisterGroup name="LUT45" description="LUT45 is the temperature correction algorithm LUT45 register." value="0x6D" startoffset="0x4E">
				<Member name="lut45" description="Temperature correction algorithm LUT45." range="7:0" property="RW"/>
				<Register offset="0x4E"/>
			</RegisterGroup>
			<RegisterGroup name="LUT46" description="LUT46 is the temperature correction algorithm LUT46 register." value="0x6D" startoffset="0x4F">
				<Member name="lut46" description="Temperature correction algorithm LUT46." range="7:0" property="RW"/>
				<Register offset="0x4F"/>
			</RegisterGroup>
			<RegisterGroup name="LUT47" description="LUT47 is the temperature correction algorithm LUT47 register." value="0x6D" startoffset="0x50">
				<Member name="lut47" description="Temperature correction algorithm LUT47." range="7:0" property="RW"/>
				<Register offset="0x50"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="system controller" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x20050000"/>
			<RegisterGroup name="SC_CTRL" description="SC_CTRL is a system control register. It is used to specify the operations that are performedby the system.&lt;B&gt;CAUTION&lt;/B&gt;Write protection for this register can be enabled by configuring SC_LOCKEN. This registercan be written only when write protection is disabled.&lt;/li&gt;&lt;/ul&gt;" value="0x00000212" startoffset="0x000">
				<Member name="reserved" description="Reserved." range="31:24" property="RW"/>
				<Member name="wdogenov" description="Watchdog count clock select.&lt;br&gt;0: 3 MHz clock&lt;br&gt;1: bus clock" range="23" property="RW"/>
				<Member name="timeren3ov" description="Count clock select of timer3.&lt;br&gt;0: 3 MHz clock.&lt;br&gt;1: bus clock" range="22" property="RW"/>
				<Member name="reserved" description="Reserved." range="21" property="RW"/>
				<Member name="timeren2ov" description="Count clock select of timer2.&lt;br&gt;0: 3 MHz clock&lt;br&gt;1: bus clock" range="20" property="RW"/>
				<Member name="reserved" description="Reserved." range="19" property="RW"/>
				<Member name="timeren1ov" description="Count clock select of timer1.&lt;br&gt;0: 3 MHz clock&lt;br&gt;1: bus clock" range="18" property="RW"/>
				<Member name="reserved" description="Reserved." range="17" property="RW"/>
				<Member name="timeren0ov" description="Count clock select of timer0.&lt;br&gt;0: 3 MHz clock&lt;br&gt;1: bus clock" range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15" property="RW"/>
				<Member name="reserved" description="Reserved. Reading this field returns 0 and writing to this field has no effect." range="14:10" property="-"/>
				<Member name="remapstat" description="Status of address remap.&lt;br&gt;0: The address is not remapped.&lt;br&gt;1: The address is remapped. The details are as follows:&lt;br&gt;NANDC or SFC is remapped to address 0." range="9" property="RO"/>
				<Member name="remapclear" description="Address remap clear.&lt;br&gt;0: keep the remap status&lt;br&gt;1: clear the remap status&lt;br&gt;For details about the address mappings before and after remapping is cleared, see Table 1-1." range="8" property="RW"/>
				<Member name="reserved" description="Reserved. Reading this bit returns 0 and writing to this bit has no effect." range="7" property="-"/>
				<Member name="modestatus" description="Mode status. The current operating mode of the system is returned.&lt;br&gt;0x0: reserved&lt;br&gt;0x1: doze&lt;br&gt;0x2: slow&lt;br&gt;0x3: XTAL CTL&lt;br&gt;0x4: normal&lt;br&gt;0x6: PLL CTL&lt;br&gt;0x9: SW from XTAL&lt;br&gt;0xA: SW from PLL&lt;br&gt;0xB: SW to XTAL&lt;br&gt;0xE: SW to PLL&lt;br&gt;Other values: reserved" range="6:3" property="RW"/>
				<Member name="modectrl" description="Mode control. This field defines the operating mode to which the system controller is switched.&lt;br&gt;000: reserved&lt;br&gt;001: doze&lt;br&gt;010: slow&lt;br&gt;100: normal" range="2:0" property="RW"/>
				<Register offset="0x000"/>
			</RegisterGroup>
			<RegisterGroup name="SC_SYSRES" description="SC_SYSRES is a system soft reset register. When any value is written to this register, thesystem controller transmits a system soft reset request to the reset module. Then the resetmodule resets the system.&lt;B&gt;CAUTION&lt;/B&gt;Write protection for this register can be enabled by configuring SC_LOCKEN. This registercan be written only when write protection is disabled.&lt;/li&gt;&lt;/ul&gt;" value="0x00000002" startoffset="0x004">
				<Member name="softresreq" description="The system is reset when any value is written to this register." range="31:0" property="WO"/>
				<Register offset="0x004"/>
			</RegisterGroup>
			<RegisterGroup name="SC_IMCTRL" description="SC_IMCTRL is an interrupt mode control register. It is used to control the system mode whenan interrupt is generated." value="0x00000000" startoffset="0x008">
				<Member name="reserved" description="Reserved. Reading this field returns 0x000000 and writing to this field has no effect." range="31:8" property="-"/>
				<Member name="inmdtype" description="Type of the interrupt for triggering the interrupt mode of the system.&lt;br&gt;0: fast interrupt request (FIQ) interrupt&lt;br&gt;1: FIQ interrupt or interrupt request (IRQ) interrupt" range="7" property="RW"/>
				<Member name="reserved" description="Reserved." range="6:4" property="-"/>
				<Member name="itmdctrl" description="Operating mode of the system with the lowest speed in interrupt mode. The value obtained after the values of this register and SC_CTRL[modectrl] are ORed indicates the operating mode of the system after an interrupt is generated. The definitions of these bits are as follows:&lt;br&gt;000: sleep&lt;br&gt;001: doze&lt;br&gt;01X: slow&lt;br&gt;1XX: normal" range="3:1" property="RW"/>
				<Member name="itmden" description="Interrupt mode enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled. When an interrupt is generated, the system enters the interrupt mode." range="0" property="RW"/>
				<Register offset="0x008"/>
			</RegisterGroup>
			<RegisterGroup name="SC_IMSTAT" description="SC_IMSTAT is an interrupt mode status register. It is used to check whether the system is ininterrupt mode. The system can be set to the interrupt mode forcibly by configuring thisregister.&lt;B&gt;CAUTION&lt;/B&gt;When the interrupt service routine (ISR) ends, the interrupt mode must be cleared manually.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x00C">
				<Member name="reserved" description="Reserved. Reading this field returns 0x00000000 and writing to this field has no effect." range="31:1" property="-"/>
				<Member name="itmdstat" description="Interrupt mode status. The bit is used by software for controlling whether the system enters the interrupt mode.&lt;br&gt;When the register is read:&lt;br&gt;0: The system is not in interrupt mode.&lt;br&gt;1: The system is in interrupt mode.&lt;br&gt;When the register is written:&lt;br&gt;0: Software controls whether the system enters the interrupt mode.&lt;br&gt;1: Software does not control whether the system enters the interrupt mode." range="0" property="RW"/>
				<Register offset="0x00C"/>
			</RegisterGroup>
			<RegisterGroup name="SC_XTALCTRL" description="SC_XTALCTRL is a crystal oscillator control register. It is used to specify the stable waittime after the clock module is initialized. The stable wait time is the period when the systemis switched from the XTAL CTL mode to the SW-to-XTAL mode." value="0x00000000" startoffset="0x010">
				<Member name="reserved" description="Reserved. Reading this field returns 0x0000 and writing to this field has no effect." range="31:19" property="-"/>
				<Member name="xtaltime" description="Wait time of crystal oscillator switching.&lt;br&gt;The value of this field is used to specify the time spent on switching the system mode from XTAL CTL to SW-to-XTAL. The wait cycle can be calculated as follows: (65536 – xtaltime) x T46.8 K. T46.8 K indicates the clock cycle of the 46.8 kHz clock." range="18:3" property="RW"/>
				<Member name="reserved" description="Reserved. Reading this bit returns 0x0 and writing to this bit has no effect." range="2" property="-"/>
				<Member name="reserved" description="Reserved. Reading this field returns the written value and writing to this field has no effect." range="1:0" property="-"/>
				<Register offset="0x010"/>
			</RegisterGroup>
			<RegisterGroup name="SC_PLLCTRL" description="SC_PLLCTRL is a PLL control register. It is used to control whether to enable the on-chipARMPLL through software or system mode switching. It also sets the stable time of theARMPLL.&lt;B&gt;CAUTION&lt;/B&gt;Write protection for this register can be enabled by configuring SC_LOCKEN. This registercan be written only when write protection is disabled.When the ARMPLL is enabled by switching the system mode (namely, by configuringSC_PLLCTRL[pllover]), the ARMPLL is disabled automatically if the system is not innormal mode.The clock frequency of the APLL is controlled by PERI_CRG0 and PERI_CRG1. When thePLL frequency is changed, a stable clock can be output only after 0.5 ms. Therefore, theplltime of this register must meet this requirement.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x014">
				<Member name="reserved" description="Reserved. Reading this bit returns 0x0 and writing to this bit has no effect." range="31:28" property="-"/>
				<Member name="plltime" description="Stable time of the ARMPLL.&lt;br&gt;This time refers to the period from the start of the PLL to the output of a stable PLL clock. That is, the wait time of switching the system mode from PLL CTL to SW-to-PLL. The timeout is calculated as follows: 4 x (33554432 – plltime) x TXIN. TXIN indicates the clock cycle of the external crystal oscillator of the Hi3518." range="27:3" property="RW"/>
				<Member name="reserved" description="Reserved. Reading this bit returns 0x0 and writing to this bit has no effect." range="2" property="-"/>
				<Member name="reserved" description="Reserved." range="1" property="-"/>
				<Member name="pllover" description="Whether the ARMPLL is enabled is controlled by the software rather than system mode switching.&lt;br&gt;This bit must be set to 0.&lt;br&gt;0: The ARMPLL is enabled by switching the system mode.&lt;br&gt;1: reserved" range="0" property="RW"/>
				<Register offset="0x014"/>
			</RegisterGroup>
			<RegisterGroup name="PERIPHCTRL0" description="PERIPHCTRL0 is peripheral control register 0.&lt;B&gt;CAUTION&lt;/B&gt;Write protection for this register can be enabled by configuring SC_LOCKEN. This register&lt;/li&gt;&lt;/ul&gt;" value="0x00221000" startoffset="0x01C">
				<Member name="reserved" description="Reserved." range="31:23" property="-"/>
				<Member name="arm_tcm_gate_en" description="ARM TCM dynamic clock gating enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="22" property="RW"/>
				<Member name="arm_mem_adjust" description="ARM9 memory adjustment." range="21:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15" property="-"/>
				<Member name="global_software_int" description="Global software interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="14" property="RW"/>
				<Member name="reserved" description="Reserved." range="13" property="-"/>
				<Member name="ddrc_apb_gt_en" description="DDRC APB clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:0" property="-"/>
				<Register offset="0x01C"/>
			</RegisterGroup>
			<RegisterGroup name="PERIPHCTRL1" description="PERIPHCTRL1 is a software interrupt configuration register." value="0x00000000" startoffset="0x0020">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="software_int" description="Software interrupts.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RW"/>
				<Register offset="0x0020"/>
			</RegisterGroup>
			<RegisterGroup name="PERIPHCTRL3" description="PERIPHCTRL3 is peripheral control register 3 (MDDRC out-of-order configuration registerouttodr_ctrl)." value="0x00000000" startoffset="0x0038">
				<Member name="reserved" description="Reserved." range="31:20" property="RO"/>
				<Member name="reserved" description="Reserved." range="19:18" property="RO"/>
				<Member name="ive_ctrl" description="Indicates whether out-of-order is allowed when the IVE subsystem accesses DDR.&lt;br&gt;0: Out-of-order is not allowed.&lt;br&gt;1: Out-of-order is allowed." range="17" property="RW"/>
				<Member name="reserved" description="Reserved." range="16:8" property="RO"/>
				<Member name="mdu_ddrt_ctrl" description="Indicates whether out-of-order is allowed when MDU or DDRT accesses DDR.&lt;br&gt;0: Out-of-order is not allowed.&lt;br&gt;1: Out-of-order is allowed." range="7" property="RW"/>
				<Member name="jpge_ctrl" description="Indicates whether out-of-order is allowed when JPGE accesses DDR.&lt;br&gt;0: Out-of-order is not allowed.&lt;br&gt;1: Out-of-order is allowed." range="6" property="RW"/>
				<Member name="tde_ctrl" description="Indicates whether out-of-order is allowed when TDE accesses DDR.&lt;br&gt;0: Out-of-order is not allowed.&lt;br&gt;1: Out-of-order is allowed." range="5" property="RW"/>
				<Member name="vpss_ctrl" description="Indicates whether out-of-order is allowed when VPSS accesses DDR.&lt;br&gt;0: Out-of-order is not allowed.&lt;br&gt;1: Out-of-order is allowed." range="4" property="RW"/>
				<Member name="venc_ctrl" description="Indicates whether out-of-order is allowed when VENC accesses DDR.&lt;br&gt;0: Out-of-order is not allowed.&lt;br&gt;1: Out-of-order is allowed." range="3" property="RW"/>
				<Member name="reserved" description="Reserved." range="2" property="RO"/>
				<Member name="vicap_ctrl" description="Indicates whether out-of-order is allowed when the VICAP accesses DDR.&lt;br&gt;0: Out-of-order is not allowed.&lt;br&gt;1: Out-of-order is allowed." range="1" property="RW"/>
				<Member name="vou_ctrl" description="Indicates whether out-of-order is allowed when the VOU accesses DDR.&lt;br&gt;0: Out-of-order is not allowed.&lt;br&gt;1: Out-of-order is allowed." range="0" property="RW"/>
				<Register offset="0x0038"/>
			</RegisterGroup>
			<RegisterGroup name="PERIPHCTRL4" description="PERIPHCTRL4 is peripheral control register 4." value="0x000001E0" startoffset="0x003C">
				<Member name="reserved" description="Reserved." range="31:17" property="-"/>
				<Member name="cbar_en" description="cbar_en output enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="16" property="RW"/>
				<Member name="mdu_ddrt_sel" description="Motion detection unit (MDU) and DDR test (DDRT) function select.&lt;br&gt;0: Only the MDU is enabled.&lt;br&gt;1: Only the DDRT is enabled." range="15" property="RW"/>
				<Member name="reserved" description="Reserved." range="14:9" property="RO"/>
				<Member name="ssp_cs_sel" description="SSP CS select.&lt;br&gt;00: CS 0&lt;br&gt;01: CS 1&lt;br&gt;10: CS 2&lt;br&gt;11: CS 3" range="13:12" property="RW"/>
				<Member name="vdac_ctrl_sl" description="Power-off control for the VDAC module.&lt;br&gt;0: not powered off&lt;br&gt;1: powered off" range="8" property="RW"/>
				<Member name="vdac_ctrl_slc" description="Power-off control for the VDAC channel.&lt;br&gt;0: not powered off&lt;br&gt;1: powered off" range="7" property="RW"/>
				<Member name="vdac_ctrl_slcd" description="Power-off control for the VDAC detection circuit.&lt;br&gt;0: not powered off&lt;br&gt;1: powered off" range="6" property="RW"/>
				<Member name="vdac_ctrl_s" description="VDAC parameter configuration." range="5:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="RO"/>
				<Member name="sdio_det_mode" description="Signal detection mode of the SDIO card.&lt;br&gt;0: active low&lt;br&gt;1: active high" range="2" property="RW"/>
				<Member name="uart1_rts_ctrl" description="UART1 RTS output control.&lt;br&gt;0: normal output&lt;br&gt;1: reverse output" range="1" property="RW"/>
				<Member name="reserved" description="Reserved." range="0" property="RO"/>
				<Register offset="0x003C"/>
			</RegisterGroup>
			<RegisterGroup name="PERIPHCTRL5" description="PERIPHCTRL5 is peripheral control register 5 (media bus timeout control register 1 formaster port l)." value="0x00000000" startoffset="0x0040">
				<Member name="count_en_media0_port1" description="Timeout count enable for the VPPSS port.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="over_value_media0_port1" description="Timeout count value of the VPSS port.&lt;br&gt;Count value = over_value_media0_port1 x 2" range="30:16" property="RW"/>
				<Member name="count_en_media0_port0" description="Timeout count enable for the VENC port.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="15" property="RW"/>
				<Member name="over_value_media0_port0" description="Timeout count value of the VENC port.&lt;br&gt;Count value = over_value_media0_port0 x 2" range="14:0" property="RW"/>
				<Register offset="0x0040"/>
			</RegisterGroup>
			<RegisterGroup name="SC_LOCKEN" description="SC_LOCKEN is a register for locking key system control registers." value="0x00000000" startoffset="0x0044">
				<Member name="scper_lockl" description="Register for locking key system control registers. The key registers include SC_CTRL, SYSSTAT, and SC_PLLCTRL.&lt;br&gt;When 0x1ACC_E551 is written to SC_LOCKEN, the write permission for all registers is enabled; when any other value is written to SC_LOCKEN, the write permission is disabled.&lt;br&gt;Reading this register returns the lock status rather than its written value.&lt;br&gt;0x0000_0000: The write permission is enabled (unlocked).&lt;br&gt;0x0000_0001: The write permission is disabled (locked)." range="31:0" property="RW"/>
				<Register offset="0x0044"/>
			</RegisterGroup>
			<RegisterGroup name="PERIPHCTRL6" description="PERIPHCTRL6 is peripheral control register 6 (media bus timeout control register 2 formaster port l)." value="0x00000000" startoffset="0x0048">
				<Member name="count_en_media0_port3" description="Timeout count enable for the JPGE port.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="over_value_media0_port3" description="Timeout count value of the JPGE port.&lt;br&gt;Count value = over_value_media0_port3 x 2" range="30:16" property="RW"/>
				<Member name="count_en_media0_port2" description="Timeout count enable for the TDE port.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="15" property="RW"/>
				<Member name="over_value_media0_port2" description="Timeout count value of the TDE port.&lt;br&gt;Count value = over_value_media0_port2 x 2" range="14:0" property="RW"/>
				<Register offset="0x0048"/>
			</RegisterGroup>
			<RegisterGroup name="PERIPHCTRL7" description="PERIPHCTRL7 is peripheral control register 7 (media bus timeout control register 3 formaster port l)." value="0x00000000" startoffset="0x004C">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="count_en_media0_port4" description="Timeout count enable for the MDU port.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="15" property="RW"/>
				<Member name="over_value_media0_port4" description="Timeout count value of the MDU port.&lt;br&gt;Count value = over_value_media0_port4 x 2" range="14:0" property="RW"/>
				<Register offset="0x004C"/>
			</RegisterGroup>
			<RegisterGroup name="PERIPHCTRL9" description="PERIPHCTRL9 is peripheral control register 9 (media bus priority configuration register formaster port l)." value="0x00012345" startoffset="0x0054">
				<Member name="reserved" description="Reserved." range="31:19" property="RO"/>
				<Member name="media0_port4_pri" description="MDU priority.&lt;br&gt;The value 7 indicates the highest priority." range="18:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15" property="RO"/>
				<Member name="media0_port3_pri" description="JPGE priority.&lt;br&gt;The value 7 indicates the highest priority." range="14:12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11" property="RO"/>
				<Member name="media0_port2_pri" description="TDE priority.&lt;br&gt;The value 7 indicates the highest priority." range="10:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7" property="RO"/>
				<Member name="media0_port1_pri" description="VPSS priority.&lt;br&gt;The value 7 indicates the highest priority." range="6:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="RO"/>
				<Member name="media0_port0_pri" description="VENC priority.&lt;br&gt;The value 7 indicates the highest priority." range="2:0" property="RW"/>
				<Register offset="0x0054"/>
			</RegisterGroup>
			<RegisterGroup name="PERIPHCTRL10" description="PERIPHCTRL10 is peripheral control register 10 (system bus timeout control register 1 formaster port l)." value="0x00000000" startoffset="0x0058">
				<Member name="count_en_port1" description="Timeout count enable for ARMD port.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="over_value_port1" description="Timeout count value of ARMD port.&lt;br&gt;Count value = over_value_port1 x 2" range="30:16" property="RW"/>
				<Member name="count_en_port0" description="Timeout count enable for the AHB bridge port&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="15" property="RW"/>
				<Member name="over_value_port0" description="Timeout count value of the AHB bridge port.&lt;br&gt;Count value = over_value_port0 x 2" range="14:0" property="RW"/>
				<Register offset="0x0058"/>
			</RegisterGroup>
			<RegisterGroup name="PERIPHCTRL11" description="PERIPHCTRL11 is peripheral control register 11 (system bus timeout control register 2 formaster port l)." value="0x00000000" startoffset="0x005C">
				<Member name="count_en_port3" description="Timeout count enable for the ARMI port.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="over_value_port3" description="Timeout count value of the ARMI port.&lt;br&gt;Count value = over_value_port3 x 2" range="30:16" property="RW"/>
				<Member name="count_en_port2" description="Timeout count enable for the IVE port.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="15" property="RW"/>
				<Member name="over_value_port2" description="Timeout count value of the IVE port.&lt;br&gt;Count value = over_value_port2 x 2" range="14:0" property="RW"/>
				<Register offset="0x005C"/>
			</RegisterGroup>
			<RegisterGroup name="PERIPHCTRL12" description="PERIPHCTRL12 is peripheral control register 12 (system bus priority configuration registerfor master port l)." value="0x00001234" startoffset="0x0060">
				<Member name="reserved" description="Reserved." range="31:15" property="RO"/>
				<Member name="mst_pri3" description="ARMI priority.&lt;br&gt;The value 4 indicates the highest priority." range="14:12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11" property="RO"/>
				<Member name="mst_pri2" description="IVE priority.&lt;br&gt;The value 4 indicates the highest priority." range="10:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7" property="RO"/>
				<Member name="mst_pri1" description="Priority of ARMD.&lt;br&gt;The value 4 indicates the highest priority." range="6:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="RO"/>
				<Member name="mst_pri0" description="Priority of AHB bridge.&lt;br&gt;The value 4 indicates the highest priority." range="2:0" property="RW"/>
				<Register offset="0x0060"/>
			</RegisterGroup>
			<RegisterGroup name="PERIPHCTRL13" description="PERIPHCTRL13 is peripheral control register 13 (system bus priority configuration registerfor slave port l)." value="0x00001234" startoffset="0x0064">
				<Member name="reserved" description="Reserved." range="31:19" property="RO"/>
				<Member name="reserved" description="Reserved." range="18:15" property="RO"/>
				<Member name="slave_priority_s4" description="Priority for accessing the MDDRC bus over the SYS AXI s4 port.&lt;br&gt;The value 4 indicates the highest priority." range="14:12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11" property="-"/>
				<Member name="slave_priority_s3" description="Priority for accessing the APB_MEDIA bus over the SYS AXI s3 port.&lt;br&gt;The value 4 indicates the highest priority." range="10:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7" property="-"/>
				<Member name="slave_priority_s2" description="Priority for accessing the APB_SYS bus over the SYS AXI s2 port.&lt;br&gt;The value 4 indicates the highest priority." range="6:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="-"/>
				<Member name="slave_priority_s1" description="Priority for accessing the AHB of the SYS AXI s1 port.&lt;br&gt;The value 4 indicates the highest priority." range="2:0" property="RW"/>
				<Register offset="0x0064"/>
			</RegisterGroup>
			<RegisterGroup name="PERIPHCTRL14" description="PERIPHCTRL14 is peripheral control register 14 (audio CODEC control register 0)." value="0x00000000" startoffset="0x0068">
				<Member name="pd_adcl" description="Power-down control for the analog-to-digital converter left (ADCL).&lt;br&gt;0: The digital and analog parts of the ADCL work normally.&lt;br&gt;1: The digital and analog parts of the ADCL are powered down." range="31" property="RW"/>
				<Member name="pd_adcr" description="Power-down control for the analog-to-digital converter right (ADCR).&lt;br&gt;0: The digital and analog parts of the ADCR work normally.&lt;br&gt;1: The digital and analog parts of the ADCR are powered down." range="30" property="RW"/>
				<Member name="pd_dacl" description="Power-down control for the digital-to-analog converter left (DACL).&lt;br&gt;0: The digital and analog parts of the DACL work normally.&lt;br&gt;1: The digital and analog parts of the DACL are powered down." range="29" property="RW"/>
				<Member name="pd_dacr" description="Power-down control for the digital-to-analog converter right (DACR).&lt;br&gt;0: The digital and analog parts of the DACR work normally.&lt;br&gt;1: The digital and analog parts of the DACR are powered down." range="28" property="RW"/>
				<Member name="pd_micbias" description="MICBIAS power-down control signal.&lt;br&gt;0: The MICBIAS works properly.&lt;br&gt;1: The MICBIAS is powered down." range="27" property="RW"/>
				<Member name="pd_vref" description="Reference voltage power-down control signal.&lt;br&gt;0: The reference voltage is normal.&lt;br&gt;1: The reference voltage is powered down." range="26" property="RW"/>
				<Member name="fstarup" description="Reference voltage fast power-on control signal.&lt;br&gt;0: The reference voltage is powered on normally.&lt;br&gt;1: The reference voltage is powered on quickly in 0.1s." range="25" property="RW"/>
				<Member name="ana_loop" description="Analog loop control signal.&lt;br&gt;0: normal mode&lt;br&gt;1: analog loop mode" range="24" property="RW"/>
				<Member name="mute_dacl" description="Mute control for the DACL.&lt;br&gt;0: The DACL works normally.&lt;br&gt;1: The DACR is muted." range="23" property="RW"/>
				<Member name="mute_dacr" description="Mute control for the DACR.&lt;br&gt;0: The DACR works normally.&lt;br&gt;1: The DACR is muted." range="22" property="RW"/>
				<Member name="popfreel" description="Pop free control for the DACL.&lt;br&gt;0: The pop free function is disabled.&lt;br&gt;1: The pop free function is enabled. The pop free function is required only in ultra-low-power mode. In this case, the capacitor at the LINEOUT end of the DACL is charged until the voltage is AVDD/2." range="21" property="RW"/>
				<Member name="popfreer" description="Pop free control for the DACR.&lt;br&gt;0: The pop free function is disabled.&lt;br&gt;1: The pop free function is enabled. The pop free function is required only in ultra-low-power mode. In this case, the capacitor at the LINEOUT end of the DACR is charged until the voltage is AVDD/2." range="20" property="RW"/>
				<Member name="mute_micl" description="LINEIN mute control for the left channel.&lt;br&gt;0: The left channel of the LINEIN works normally.&lt;br&gt;1: The left channel of the LINEIN is muted." range="19" property="RW"/>
				<Member name="mute_micr" description="LINEIN mute control for the right channel.&lt;br&gt;0: The right channel of the LINEIN works normally.&lt;br&gt;1: The right channel of the LINEIN is muted." range="18" property="RW"/>
				<Member name="mclk_ana_sel" description="MCLK phase input select.&lt;br&gt;0: MCLK normal phase input&lt;br&gt;1: MCLK reverse phase input (180? reverse)" range="17" property="RW"/>
				<Member name="dacclk_sel" description="CLK edge select.&lt;br&gt;0: The phases of the DAC CLK and input CLK are the same.&lt;br&gt;1: The phases of the DAC CLK and input CLK are in reverse." range="16" property="RW"/>
				<Member name="lineinl_sel" description="LINEINL input signal select.&lt;br&gt;0: LINEINL input&lt;br&gt;1: MICP_L input" range="15" property="RW"/>
				<Member name="gain_micl" description="Gain control for the LINEINL input end.&lt;br&gt;0x00: –16.5 dB&lt;br&gt;0x01: –15 dB&lt;br&gt;0x02: –13.5 dB&lt;br&gt;...&lt;br&gt;0x0B: 0 dB&lt;br&gt;0x0C: 1.5 dB&lt;br&gt;...&lt;br&gt;0x1F: 30 dB" range="14:10" property="RW"/>
				<Member name="gainboostl" description="LINEINL gain boost control.&lt;br&gt;0: 0 dB&lt;br&gt;1: 26 dB" range="9" property="RW"/>
				<Member name="clk_timing_sel" description="ADC CLK timing select.&lt;br&gt;0: clock timing 1&lt;br&gt;1: clock timing 2" range="8" property="RW"/>
				<Member name="lineinr_sel" description="LINEINR input signal select.&lt;br&gt;0: LINEINR input&lt;br&gt;1: MICP_R input" range="7" property="RW"/>
				<Member name="gain_micr" description="Gain control for the LINEINL input end.&lt;br&gt;0x00: –16.5 dB&lt;br&gt;0x01: –15 dB&lt;br&gt;0x02: –13.5 dB&lt;br&gt;...&lt;br&gt;0x0B: 0 dB&lt;br&gt;0x0C: 1.5 dB&lt;br&gt;...&lt;br&gt;0x1F: 30 dB" range="6:2" property="RW"/>
				<Member name="gainboostr" description="LINEINR gain boost control.&lt;br&gt;0: 0 dB&lt;br&gt;1: 26 dB" range="1" property="RW"/>
				<Member name="clk_delay_sel" description="ADC CLK delay.&lt;br&gt;0: no delay&lt;br&gt;1: delay" range="0" property="RW"/>
				<Register offset="0x0068"/>
			</RegisterGroup>
			<RegisterGroup name="PERIPHCTRL15" description="PERIPHCTRL15 is peripheral control register 15 (audio CODEC control register 1)." value="0x00000000" startoffset="0x006C">
				<Member name="dacl_rst_n" description="DACL reset signal.&lt;br&gt;0: valid&lt;br&gt;1: invalid" range="31" property="RW"/>
				<Member name="dacr_rst_n" description="DACR reset signal.&lt;br&gt;0: valid&lt;br&gt;1: invalid" range="30" property="RW"/>
				<Member name="adcl_rst_n" description="ADCL reset signal.&lt;br&gt;0: valid&lt;br&gt;1: invalid" range="29" property="RW"/>
				<Member name="adcr_rst_n" description="ADCR reset signal.&lt;br&gt;0: valid&lt;br&gt;1: invalid" range="28" property="RW"/>
				<Member name="dacl_en" description="DACL enable signal.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="27" property="RW"/>
				<Member name="dacr_en" description="DACR enable signal.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="26" property="RW"/>
				<Member name="adcl_en" description="ADCL enable signal.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="25" property="RW"/>
				<Member name="adcr_en" description="ADCR enable signal.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="24" property="RW"/>
				<Member name="i2s1_data_bits" description="I2S1 data interface width.&lt;br&gt;00: 16 bits&lt;br&gt;01: 18 bits&lt;br&gt;10: 20 bits.&lt;br&gt;11: 24 bits" range="23:22" property="RW"/>
				<Member name="i2s2_data_bits" description="I2S2 data interface width.&lt;br&gt;00: 16 bits&lt;br&gt;01: 18 bits&lt;br&gt;10: 20 bits.&lt;br&gt;11: 24 bits" range="21:20" property="RW"/>
				<Member name="dig_bypass" description="Bypass bit of the digital part, used for analog test mode.&lt;br&gt;0: The digital part works properly.&lt;br&gt;1: The digital part bypasses." range="19" property="RW"/>
				<Member name="dig_loop" description="Digital loop control signal.&lt;br&gt;0: valid&lt;br&gt;1: invalid" range="18" property="RW"/>
				<Member name="i2s1_fs_sel" description="I2S1 sample rate select.&lt;br&gt;00000: 8 kHz, 16.896 MHz mclk&lt;br&gt;00001: 16 kHz, 16.896 MHz mclk&lt;br&gt;00010: 32 kHz, 16.896 MHz mclk&lt;br&gt;00011: 64 kHz, 16.896 MHz mclk&lt;br&gt;001xx: 128 kHz, 16.896 MHz mclk&lt;br&gt;01000: 11 kHz, 16.896 MHz mclk&lt;br&gt;01001: 22 kHz, 16.896 MHz mclk&lt;br&gt;01010: 44 kHz, 16.896 MHz mclk&lt;br&gt;01011: 88 kHz, 16.896 MHz mclk&lt;br&gt;011xx: 176 kHz, 16.896 MHz mclk&lt;br&gt;10000: 12 kHz, 16.896 MHz mclk&lt;br&gt;10001: 24 kHz, 16.896 MHz mclk&lt;br&gt;10010: 48 kHz, 16.896 MHz mclk&lt;br&gt;10011: 96 kHz, 16.896 MHz mclk&lt;br&gt;101xx: 192 kHz, 16.896 MHz mclk&lt;br&gt;11000: mclk/1024&lt;br&gt;11001: mclk/512&lt;br&gt;11010: mclk/256&lt;br&gt;11011: mclk/128&lt;br&gt;111xx: mclk/64" range="17:13" property="RW"/>
				<Member name="i2s2_fs_sel" description="I2S2 sample rate select.&lt;br&gt;00000: 8 kHz, 16.896 MHz mclk&lt;br&gt;00001: 16 kHz, 16.896 MHz mclk&lt;br&gt;00010: 32 kHz, 16.896 MHz mclk&lt;br&gt;00011: 64 kHz, 16.896 MHz mclk&lt;br&gt;001xx: 128 kHz, 16.896 MHz mclk&lt;br&gt;01000: 11 kHz, 16.896 MHz mclk&lt;br&gt;01001: 22 kHz, 16.896 MHz mclk&lt;br&gt;01010: 44 kHz, 16.896 MHz mclk&lt;br&gt;01011: 88 kHz, 16.896 MHz mclk&lt;br&gt;011xx: 176 kHz, 16.896 MHz mclk&lt;br&gt;10000: 12 kHz, 16.896 MHz mclk&lt;br&gt;10001: 24 kHz, 16.896 MHz mclk&lt;br&gt;10010: 48 kHz, 16.896 MHz mclk&lt;br&gt;10011: 96 kHz, 16.896 MHz mclk&lt;br&gt;101xx: 192 kHz, 16.896 MHz mclk&lt;br&gt;11000: mclk/1024&lt;br&gt;11001: mclk/512&lt;br&gt;11010: mclk/256&lt;br&gt;11011: mclk/128&lt;br&gt;111xx: mclk/64" range="12:8" property="RW"/>
				<Member name="ibadj_adc" description="Bias current control signal of the ADC.&lt;br&gt;00: 3 ?A&lt;br&gt;01: 5 ?A (recommended)&lt;br&gt;10: 7 ?A&lt;br&gt;11: 9 ?A" range="7:6" property="RW"/>
				<Member name="ibadj_dac" description="Bias current control signal of the DAC.&lt;br&gt;0: 5 ?A (recommended)&lt;br&gt;1: 9 ?A" range="5" property="RW"/>
				<Member name="ibadj_ctcm" description="Bias current control signal of CTCM, MICBIAS, and LINEIN.&lt;br&gt;0: 5 ?A (recommended)&lt;br&gt;1: 10 ?A" range="4" property="WO"/>
				<Member name="adc_adatn" description="ADC_DAC VB control.&lt;br&gt;00: R = 90%&lt;br&gt;01: R = 95%&lt;br&gt;10: R = 100%&lt;br&gt;11: R = 110%" range="3:2" property="RW"/>
				<Member name="adc_flstn" description="Flash VREF control.&lt;br&gt;0: 0.99–2.31 V, LSB = 182 mV&lt;br&gt;1: 1.1–2.2 V, LSB = 161 mV" range="1" property="RW"/>
				<Member name="rst" description="rst signal of the analog part.&lt;br&gt;0: normal mode&lt;br&gt;1: rst" range="0" property="RW"/>
				<Register offset="0x006C"/>
			</RegisterGroup>
			<RegisterGroup name="PERIPHCTRL16" description="PERIPHCTRL16 is peripheral control register 16 (audio CODEC control register 2)." value="0x00000000" startoffset="0x0070">
				<Member name="smutel" description="Soft mute control bit of the DACL.&lt;br&gt;0: Soft mute is disabled.&lt;br&gt;1: Soft mute is enabled." range="31" property="RW"/>
				<Member name="smuter" description="Soft mute control bit of the DACR.&lt;br&gt;0: Soft mute is disabled.&lt;br&gt;1: Soft mute is enabled." range="30" property="RW"/>
				<Member name="sunmutel" description="Soft unmute control bit of DACL.&lt;br&gt;0: Soft unmute is disabled.&lt;br&gt;1: Soft unmute is enabled." range="29" property="RW"/>
				<Member name="sunmuter" description="Soft unmute control bit of the DACR.&lt;br&gt;0: Soft unmute is disabled.&lt;br&gt;1: Soft unmute is enabled." range="28" property="RW"/>
				<Member name="dacvu" description="Volume update control bit of the DAC.&lt;br&gt;0: The volume is not updated.&lt;br&gt;1: The volume is updated." range="27" property="RW"/>
				<Member name="mutel_rate" description="Soft mute rate control bit of the DACL.&lt;br&gt;00: fs/2&lt;br&gt;01: fs/8&lt;br&gt;10: fs/32&lt;br&gt;11: fs/64" range="26:25" property="RW"/>
				<Member name="muter_rate" description="Soft mute rate control bit of the DACR.&lt;br&gt;00: fs/2&lt;br&gt;01: fs/8&lt;br&gt;10: fs/32&lt;br&gt;11: fs/64" range="24:23" property="RW"/>
				<Member name="dacl_deemph" description="De-emphasis control signal of the DACL.&lt;br&gt;00: none&lt;br&gt;01: 32 kHz&lt;br&gt;10: 44 kHz&lt;br&gt;11: 48 kHz" range="22:21" property="RW"/>
				<Member name="dacr_deemph" description="De-emphasis control signal of the DACR.&lt;br&gt;00: none&lt;br&gt;01: 32 kHz&lt;br&gt;10: 44 kHz&lt;br&gt;11: 48 kHz" range="20:19" property="RW"/>
				<Member name="reserved" description="Reserved." range="18:4" property="RW"/>
				<Member name="dacl_i2ssel" description="I2S interface select.&lt;br&gt;0: I2S1&lt;br&gt;1: I2S2" range="3" property="RW"/>
				<Member name="dacl_lrsel" description="Left and right channel data select of the DACL.&lt;br&gt;0: left channel&lt;br&gt;1: right channel" range="2" property="RW"/>
				<Member name="dacr_i2ssel" description="I2S interface select of the DACR.&lt;br&gt;0: I2S1&lt;br&gt;1: I2S2" range="1" property="RW"/>
				<Member name="dacr_lrsel" description="Left and right channel data select of the DACR.&lt;br&gt;0: left channel&lt;br&gt;1: right channel" range="0" property="RW"/>
				<Register offset="0x0070"/>
			</RegisterGroup>
			<RegisterGroup name="PERIPHCTRL17" description="PERIPHCTRL17 is peripheral control register 17 (audio CODEC control register 3)." value="0x00000000" startoffset="0x0074">
				<Member name="dacl_mute" description="Mute control for the DACL.&lt;br&gt;0: normal mode&lt;br&gt;1: mute" range="31" property="RW"/>
				<Member name="dacl_vol" description="Volume control for the DACL.&lt;br&gt;0x00: 6 dB&lt;br&gt;0x01: 5 dB&lt;br&gt;0x02: 4 dB&lt;br&gt;...&lt;br&gt;0x7E: –120 dB&lt;br&gt;0x7F: mute" range="30:24" property="RW"/>
				<Member name="dacr_mute" description="Mute control for the DACR.&lt;br&gt;0: normal mode&lt;br&gt;1: mute" range="23" property="RW"/>
				<Member name="dacr_vol" description="Volume control for the DACR.&lt;br&gt;0x00: 6 dB&lt;br&gt;0x01: 5 dB&lt;br&gt;0x02: 4 dB&lt;br&gt;...&lt;br&gt;0x7E: –120 dB&lt;br&gt;0x7F: mute" range="22:16" property="RW"/>
				<Member name="dacr2dacl_en" description="Mixer control signal of dacr2dacl.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="15" property="RW"/>
				<Member name="dacr2dacl_vol" description="Volume control bit of dacr to dacl.&lt;br&gt;00: 36 dB&lt;br&gt;01: 35 dB&lt;br&gt;02: 34 dB&lt;br&gt;...&lt;br&gt;7E: –90 dB&lt;br&gt;7F: –91 dB" range="14:8" property="RW"/>
				<Member name="dacl2dacr_en" description="Mixer control signal of dacl2dacr.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" property="RW"/>
				<Member name="dacl2dacr_vol" description="Volume control bit of dacl to dacr.&lt;br&gt;00: 36 dB&lt;br&gt;01: 35 dB&lt;br&gt;02: 34 dB&lt;br&gt;...&lt;br&gt;7E: –90 dB&lt;br&gt;7F: –91 dB" range="6:0" property="RW"/>
				<Register offset="0x0074"/>
			</RegisterGroup>
			<RegisterGroup name="PERIPHCTRL18" description="PERIPHCTRL18 is peripheral control register 18 (audio CODEC control register 4)." value="0x00000000" startoffset="0x0078">
				<Member name="adcl_mute" description="Mute control bit of the ADCL.&lt;br&gt;0: The ADCL is unmuted.&lt;br&gt;1: The ADCL is muted." range="31" property="RW"/>
				<Member name="adcl_vol" description="Volume control for the ADCL.&lt;br&gt;00: 30 dB&lt;br&gt;01: 29 dB&lt;br&gt;02: 28 dB&lt;br&gt;...&lt;br&gt;7E: –96 dB&lt;br&gt;7F: –97 dB" range="30:24" property="RW"/>
				<Member name="adcr_mute" description="Mute control bit of the ADCR.&lt;br&gt;0: The ADCR is unmuted.&lt;br&gt;1: The ADCR is muted." range="23" property="RW"/>
				<Member name="adcr_vol" description="Volume control for the ADCR.&lt;br&gt;00: 30 dB&lt;br&gt;01: 29 dB&lt;br&gt;02: 28 dB&lt;br&gt;...&lt;br&gt;7E: –96 dB&lt;br&gt;7F: –97 dB" range="22:16" property="RW"/>
				<Member name="adcl_hpf_en" description="High-pass filter enable control for the ADCL.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="15" property="RW"/>
				<Member name="adcr_hpf_en" description="High-pass filter enable control for the ADCR.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" property="RW"/>
				<Member name="reserved" description="Reserved." range="13:4" property="RW"/>
				<Member name="adcl_i2ssel" description="I2S interface select of the ADC (high priority).&lt;br&gt;0: I2S1&lt;br&gt;1: I2S2" range="3" property="RW"/>
				<Member name="adcl_lrsel" description="Left and right channel data select of the DACL.&lt;br&gt;0: left channel&lt;br&gt;1: right channel" range="2" property="RW"/>
				<Member name="adcr_i2ssel" description="I2S interface select of the ADCR (low priority).&lt;br&gt;0: I2S1&lt;br&gt;1: I2S2" range="1" property="RW"/>
				<Member name="adcr_lrsel" description="Left and right channel data select of the DACR.&lt;br&gt;0: left channel&lt;br&gt;1: right channel" range="0" property="RW"/>
				<Register offset="0x0078"/>
			</RegisterGroup>
			<RegisterGroup name="PERIPHCTRL19" description="PERIPHCTRL19 is peripheral control register 19 (audio CODEC control register 5)." value="0x00000000" startoffset="0x007C">
				<Member name="adcl2dacl_en" description="Mixer control signal of adcl2dacl.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="adcl2dacl_vol" description="Volume control bit of dacl to dacl.&lt;br&gt;00: 36 dB&lt;br&gt;01: 35 dB&lt;br&gt;02: 34 dB&lt;br&gt;...&lt;br&gt;7E: –90 dB&lt;br&gt;7F: –91 dB" range="30:24" property="RW"/>
				<Member name="adcr2dacl_en" description="Mixer control signal of adcr2dacl.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="23" property="RW"/>
				<Member name="adcr2dacl_vol" description="Volume control bit of dacr to dacl.&lt;br&gt;00: 36 dB&lt;br&gt;01: 35 dB&lt;br&gt;02: 34 dB&lt;br&gt;...&lt;br&gt;7E: –90 dB&lt;br&gt;7F: –91 dB" range="22:16" property="RW"/>
				<Member name="adcl2dacr_en" description="Mixer control signal of adcl2dacr.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="15" property="RW"/>
				<Member name="adcl2dacr_vol" description="Volume control bit of dacl to dacr.&lt;br&gt;00: 36 dB&lt;br&gt;01: 35 dB&lt;br&gt;02: 34 dB&lt;br&gt;...&lt;br&gt;7E: –90 dB&lt;br&gt;7F: –91 dB" range="14:8" property="RW"/>
				<Member name="adcr2dacr_en" description="Mixer control signal of adcr2dacr.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" property="RW"/>
				<Member name="adcr2dacr_vol" description="Volume control bit of dacr to dacr.&lt;br&gt;00: 36 dB&lt;br&gt;01: 35 dB&lt;br&gt;02: 34 dB&lt;br&gt;...&lt;br&gt;7E: –90 dB&lt;br&gt;7F: –91 dB" range="6:0" property="RW"/>
				<Register offset="0x007C"/>
			</RegisterGroup>
			<RegisterGroup name="PERIPHCTRL20" description="PERIPHCTRL20 is a USB control register 1 (peripheral control register 20)." value="0x000333A8" startoffset="0x0080">
				<Member name="reserved" description="Reserved." range="31:18" property="RO"/>
				<Member name="usbovr_p_ctrl" description="Polarity for over-current protection.&lt;br&gt;0: active low&lt;br&gt;1: active high" range="17" property="RW"/>
				<Member name="usbpwr_p_ctrl" description="Polarity for power enable.&lt;br&gt;0: active low&lt;br&gt;1: active high" range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15" property="RO"/>
				<Member name="phy0_ovrcur_en" description="Over-current protection enable for PHY0.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" property="RW"/>
				<Member name="reserved" description="Reserved." range="13" property="RO"/>
				<Member name="phy0_pwr_en" description="Power-off control for the PHY0 power supply.&lt;br&gt;0: powered off&lt;br&gt;1: enable the power output of the controller" range="12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:10" property="RO"/>
				<Member name="ss_ena_incr16_i" description="AHB burst16 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" property="RW"/>
				<Member name="ss_ena_incr8_i" description="AHB burst8 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="ss_ena_incr4_i" description="AHB burst4 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" property="RW"/>
				<Member name="ss_ena_incrx_align_i" description="Burst alignment enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" property="RW"/>
				<Member name="ss_autoppd_on_overcur_en_i" description="Port automatic power-off enable during overcurrent.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="reserved" description="Reserved (ULPI mode16_en)." range="4" property="RO"/>
				<Member name="ulpi_bypass_en" description="ULPI bypass control. This bit must be set to 1.&lt;br&gt;0: ULPI mode&lt;br&gt;1: UTMI mode" range="3" property="RW"/>
				<Member name="app_start_clk_i" description="Open host controller interface (OHCI) clock control.&lt;br&gt;0: The OHCI works properly.&lt;br&gt;1: The OHCI clock is enabled in suspend mode." range="2" property="RW"/>
				<Member name="ohci_susp_lgcy_i" description="Strap input signal when the OHCI is suspended." range="1" property="RW"/>
				<Member name="wordinterface" description="Data bit width select of the UTMI interface.&lt;br&gt;0: 8 bits&lt;br&gt;1: 16 bits" range="0" property="RW"/>
				<Register offset="0x0080"/>
			</RegisterGroup>
			<RegisterGroup name="PERIPHCTRL21" description="PERIPHCTRL21 is USB control register 2 (peripheral control register 21)." value="0x001D2188" startoffset="0x0084">
				<Member name="reserved" description="Reserved." range="31:23" property="-"/>
				<Member name="siddq" description="Analog power-off test enable of the PHY.&lt;br&gt;0: do not power off the analog power&lt;br&gt;1: power off the analog power&lt;br&gt;The default value is 0. The bit must be set to 0 before the built-in self test (BIST)." range="22" property="RW"/>
				<Member name="commononn" description="Indicates whether XO BIAS BANDGAP PLL works when the PHY is suspended.&lt;br&gt;0: clk48m_ohci output is always valid even when the PHY is suspended.&lt;br&gt;1: clk48m_ohci output is valid except when the PHY is suspended." range="21" property="RW"/>
				<Member name="phy0_txhsxvtune" description="Crossover voltage tune signal of DP/DM.&lt;br&gt;00: reserved&lt;br&gt;01: –15 mV&lt;br&gt;10: +15 mV&lt;br&gt;11: default" range="20:19" property="RW"/>
				<Member name="phy0_sleepm" description="Sleep mode of port 0.&lt;br&gt;0: sleep mode&lt;br&gt;1: normal mode" range="18" property="RW"/>
				<Member name="phy0_loopbackenb" description="Loopback (from D+ to D-) test enable signal of PHY0.&lt;br&gt;This bit must be set to 0." range="17" property="RW"/>
				<Member name="phy0_compdistune" description="HOSDISCONNECT threshold level tune signal of PHY0.&lt;br&gt;000: –6%&lt;br&gt;001: –4.5%&lt;br&gt;010: –3%&lt;br&gt;100: default value&lt;br&gt;101: +1.5%&lt;br&gt;110: +3%&lt;br&gt;111: +4.5%&lt;br&gt;Other values: reserved" range="16:14" property="RW"/>
				<Member name="phy0_sqrxtune" description="Squelch circuit tune signal of PHY0.&lt;br&gt;000: +20%&lt;br&gt;001: +15%&lt;br&gt;010: +10%&lt;br&gt;011: +5%&lt;br&gt;100: default value&lt;br&gt;101: –5%&lt;br&gt;110: –10%&lt;br&gt;111: –15%" range="13:11" property="RW"/>
				<Member name="phy0_txfslstune" description="FS LS impedance tune signal of PHY0.&lt;br&gt;0x0: +5%&lt;br&gt;0x1: +2.5%&lt;br&gt;0x3: default value&lt;br&gt;0x7: –2.5%&lt;br&gt;0xF: –5%&lt;br&gt;Other values: reserved" range="10:7" property="RW"/>
				<Member name="phy0_txpreemphasistune" description="Pre-emphasis transmit enable signal of PHY0 in HS mode. The default value is 0.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" property="RW"/>
				<Member name="reserved" description="Reserved." range="5" property="RW"/>
				<Member name="phy0_txrisetune" description="High-speed signal up/down time tune of PHY0.&lt;br&gt;0: default value&lt;br&gt;1: –8%" range="4" property="RW"/>
				<Member name="phy0_txverftune" description="DC level tune signal in HS mode of PHY0.&lt;br&gt;0x0: –10%&lt;br&gt;0x1: –8.75%&lt;br&gt;0x2: –7.5%&lt;br&gt;0x3: –6.25%&lt;br&gt;0x4: –5%&lt;br&gt;0x5: –3.75% &lt;br&gt;0x6: –2.5% &lt;br&gt;0x7: –1.25%&lt;br&gt;0x8: default value&lt;br&gt;0x9: +1.25% &lt;br&gt;0xA: +2.5%&lt;br&gt;0xB: +3.7%&lt;br&gt;0xC: +5%&lt;br&gt;0xD: +6.25%&lt;br&gt;0xE: +7.5%&lt;br&gt;0xF: +8.75%" range="3:0" property="RW"/>
				<Register offset="0x0084"/>
			</RegisterGroup>
			<RegisterGroup name="SYSSTAT" description="SYSSTAT is a system status register (PLL_LOCK)." value="0x00000000" startoffset="0x008C">
				<Member name="reserved" description="Reserved." range="31:19" property="RO"/>
				<Member name="arm_standbywfi" description="Whether the ARM processor is in wait for interrupt (WFI) status.&lt;br&gt;0: non-WFI status&lt;br&gt;1: WFI status" range="18" property="RO"/>
				<Member name="reserved" description="Reserved." range="17" property="RO"/>
				<Member name="sfc_addr_mode" description="Default address mode of the SFC.&lt;br&gt;0: 3-byte address mode&lt;br&gt;1: 4-byte address mode" range="16" property="RO"/>
				<Member name="reserved" description="Reserved." range="15" property="RO"/>
				<Member name="nf_ecc_type" description="ECC mode of the NAND flash during booting.&lt;br&gt;000: non-ECC mode&lt;br&gt;001: 1-bit mode&lt;br&gt;010: 4-byte mode&lt;br&gt;011: 8-byte mode&lt;br&gt;100: 24-bit mode&lt;br&gt;Other values: reserved" range="14:12" property="RO"/>
				<Member name="nf_block_size" description="Block size of the NAND flash during booting.&lt;br&gt;0: 64 pages for the SLC component&lt;br&gt;1: 128 pages for the MLC component" range="11" property="RO"/>
				<Member name="nf_addr_num" description="Number of addresses sent to the NAND flash.&lt;br&gt;0: four addresses&lt;br&gt;1: five addresses" range="10" property="RO"/>
				<Member name="nf_page_size" description="Page size of the NAND flash during booting.&lt;br&gt;00: 512 bytes&lt;br&gt;01: 2 KB&lt;br&gt;10: 4 KB&lt;br&gt;11: 8 KB" range="9:8" property="RO"/>
				<Member name="jtag_sel" description="Selected debugging mode of the chip.&lt;br&gt;00: debug ARM&lt;br&gt;01: reserved&lt;br&gt;10: debug SATA PHY&lt;br&gt;11: reserved" range="7:6" property="RO"/>
				<Member name="boot_mode" description="Selected boot mode of the chip.&lt;br&gt;0: boot from the SPI flash&lt;br&gt;1: boot from the NAND flash" range="5" property="RO"/>
				<Member name="reserved" description="Reserved." range="4:0" property="RO"/>
				<Register offset="0x008C"/>
			</RegisterGroup>
			<RegisterGroup name="SCSYSID0" description="SCSYSID0 is chip ID register 0." value="0x00" startoffset="0xEE0">
				<Member name="sysid0" description="Reading this register returns 0x00." range="7:0" property="RO"/>
				<Register offset="0xEE0"/>
			</RegisterGroup>
			<RegisterGroup name="SCSYSID1" description="SCSYSID1 is chip ID register 1." value="0x01" startoffset="0xEE4">
				<Member name="sysid1" description="Reading this register returns 0x01." range="7:0" property="RO"/>
				<Register offset="0xEE4"/>
			</RegisterGroup>
			<RegisterGroup name="SCSYSID2" description="SCSYSID2 is chip ID register 2." value="0x18" startoffset="0xEE8">
				<Member name="sysid2" description="Reading this register returns 0x18." range="7:0" property="RO"/>
				<Register offset="0xEE8"/>
			</RegisterGroup>
			<RegisterGroup name="SCSYSID3" description="SCSYSID3 is chip ID register 3." value="0x35" startoffset="0xEEC">
				<Member name="sysid3" description="Reading this register returns 0x35." range="7:0" property="RO"/>
				<Register offset="0xEEC"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="? Timer" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x20000000"/>
			<RegisterGroup name="TIMER0_LOAD" description="TIMERx_LOAD is the initial count value register. It is used to set the initial count value ofeach timer. Each timer (timer0–timer3) has one such register.&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;&lt;ul&gt;&lt;li&gt;The minimum valid value written to TIMERx_LOAD is 1.&lt;/li&gt;&lt;li&gt;When the value 0 is written to TIMERx_LOAD, the dual-timer module generates an interruptimmediately.If values are written to TIMERx_BGLOAD and TIMERx_LOADbefore the rising edge ofTIMCLK enabled by TIMCLKENx reaches, the count value of the next rising edge ofTIMCLK is changed to the value written to TIMERx_LOAD. As the value ofafter TIMERx_BGLOAD is read is the latest value that is written to TIMERx_LOAD andTTIMERx_BGLOAD. When the timer works in periodic mode and the count value decreasesto 0, the initial value is loaded from TIMERx_BGLOAD to continue counting.Total Reset Value&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x000">
				<Member name="timer0_load" description="Initial count value of timer0" range="31:0" property="RW"/>
				<Register offset="0x000"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER0_VALUE" description="TIMERx_VALUE is the current count value register. It shows the current value of the counterthat is decremented. Each timer (timer0–timer3) has one such register.After a value is written to TIMERx_LOAD, TIMERx_VALUE immediately shows the newlyloaded value of the counter in the PCLK domain without waiting for the clock edge ofTIMCLK enabled by TIMCLKENx.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;When a timer is in 16-bit mode, the 16 upper bits of the 32-bit TIMERx_VALUE are not set to 0automatically. If the timer is switched from 32-bit mode to 16-bit mode and no data is written toOffset Address" value="0xFFFFFFFF" startoffset="0x004">
				<Member name="timer0_value" description="Current count value of timer0 that is decremented." range="31:0" property="RO"/>
				<Register offset="0x004"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER0_CONTROL" description="TIMERx_CONTROL is the control register. Each timer (timer0–timer3) has one such register.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;When the periodic mode is selected, TIMERx_CONTROL[timermode] must be set to 1 andTIMERx_CONTROL[oneshot] must be set to 0." value="0x00000020" startoffset="0x008">
				<Member name="reserved" description="Reserved." range="31:8" property="-"/>
				<Member name="timeren" description="Timer enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" property="RW"/>
				<Member name="timermode" description="Timer count mode.&lt;br&gt;0: free-running mode&lt;br&gt;1: periodic mode" range="6" property="RW"/>
				<Member name="intenable" description="Raw interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="5" property="RW"/>
				<Member name="reserved" description="Reserved." range="4" property="-"/>
				<Member name="timerpre" description="Prescaling factor configuration.&lt;br&gt;00: no prescaling. That is, the clock frequency of the timer is divided by 1&lt;br&gt;01: 4-level prescaling. That is, the clock frequency of the timer is divided by 16&lt;br&gt;10: 8-level prescaling. That is, the clock frequency of the timer is divided by 256&lt;br&gt;11: undefined. If the bits are set to 11, 8-level prescaling is considered. That is, the clock frequency of the timer is divided by 256." range="3:2" property="RW"/>
				<Member name="timersize" description="Counter select.&lt;br&gt;0: 16-bit counter&lt;br&gt;1: 32-bit counter" range="1" property="RW"/>
				<Register offset="0x008"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER0_INTCLR" description="TIMERx_INTCLR is the interrupt clear register. The interrupt status of a counter is clearedafter any operation is performed on this register. Each timer (timer0–timer3) has one suchregister.&lt;B&gt;CAUTION&lt;/B&gt;This register is a write-only register. The timer clears interrupts when any value is written tothis register. In addition, no value is recorded in this register and no default reset value isdefined.&lt;/li&gt;&lt;/ul&gt;" value="-" startoffset="0x00C">
				<Member name="timer0_intclr" description="Writing this register clears the output interrupt of timer0." range="31:0" property="WO"/>
				<Register offset="0x00C"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER0_RIS" description="TIMERx_RIS is the raw interrupt status register. Each timer (timer0–timer3) has one suchregister." value="0x00000000" startoffset="0x010">
				<Member name="reserved" description="Reserved. Writing this register has no effect and reading this register returns 0." range="31:1" property="-"/>
				<Register offset="0x010"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER0_MIS" description="TIMERx_MIS is the masked interrupt status register. Each timer (timer0–timer3) has onesuch register." value="0x00000000" startoffset="0x014">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Register offset="0x014"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER0_BGLOAD" description="TIMERx_BGLOAD is the initial count value register in periodic mode. Each timer(timer0–timer3) has one such register.The TIMERx_BGLOAD register contains the initial count value of the timer. This register isused to reload an initial count value when the count value of the timer reaches 0 in periodicmode.In addition, this register provides another method of accessing TIMERx_LOAD. Thedifference is that after a value is written to TIMERx_BGLOAD, the timer does not countstarting from the input value immediately." value="0x00000000" startoffset="0x018">
				<Member name="timer0bgload" description="Initial count value of timer0.&lt;br&gt;Note: This register differs from TIMERx_LOAD. For details, see the descriptions of TIMERx_LOAD." range="31:0" property="RW"/>
				<Register offset="0x018"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="watchdog" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x20040000"/>
			<RegisterGroup name="WDG_LOAD" description="WDG_LOAD is an initial count value register. It is used to configure the initial count value ofthe internal counter of the watchdog." value="0xFFFFFFFF" startoffset="0x0000">
				<Member name="wdg_load" description="Initial count value of the watchdog counter." range="31:0" property="RW"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="WDG_VALUE" description="WDG_VALUE is a current count value register It is used to read the current count value ofthe internal counter of the watchdog." value="0xFFFFFFFF" startoffset="0x0004">
				<Member name="wdogvalue" description="Current count value of the watchdog counter." range="31:0" property="RO"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="WDG_CONTROL" description="WDG_CONTROL is a control register. It is used to enable or disable the watchdog andcontrol the interrupt and reset functions of the watchdog." value="0x00000000" startoffset="0x0008">
				<Member name="reserved" description="Reserved." range="31:2" property="-"/>
				<Member name="resen" description="Output enable of the watchdog reset signal.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="inten" description="Output enable of the watchdog interrupt signal.&lt;br&gt;0: The counter stops counting, the current count value remains unchanged, and the watchdog is disabled.&lt;br&gt;1: The counter, interrupt and watchdog are enabled." range="0" property="RW"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="WDG_INTCLR" description="WDG_INTCLR is an interrupt clear register. It is used to clear watchdog interrupts so thewatchdog can reload an initial value for counting. This register is write-only. When a value iswritten to this register, the watchdog interrupts are cleared. No written value is recorded inthis register and no default reset value is defined." value="-" startoffset="0x000C">
				<Member name="wdg_intclr" description="Writing any value to this register clears the watchdog interrupts and enables the watchdog to reload an initial count value from WDG_LOAD to restart counting." range="31:0" property="WO"/>
				<Register offset="0x000C"/>
			</RegisterGroup>
			<RegisterGroup name="WDG_RIS" description="WDG_RIS is a raw interrupt status register. It shows the raw interrupt status of the watchdog." value="0x00000000" startoffset="0x0010">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="wdogris" description="Status of the raw interrupts of the watchdog. When the count value reaches 0, this bit is set to 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RO"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="WDG_MIS" description="WDG_MIS is a masked interrupt status register. It shows the masked interrupt status of thewatchdog." value="0x00000000" startoffset="0x0014">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="wdogmis" description="Status of the masked interrupts of the watchdog.&lt;br&gt;0: No interrupt is generated or the interrupt is masked.&lt;br&gt;1: An interrupt is generated." range="0" property="RO"/>
				<Register offset="0x0014"/>
			</RegisterGroup>
			<RegisterGroup name="WDG_LOCK" description="WDG_LOCK is a lock register. It is used to control the write and read permissions for thewatchdog registers." value="0x00000000" startoffset="0x0C00">
				<Member name="wdg_lock" description="Writing 0x1ACC_E551 to this register enables the write permission for all the registers.&lt;br&gt;Writing other values disables the write permission for all the registers.&lt;br&gt;When this register is read, the lock status rather than the written value of this register is returned.&lt;br&gt;0x0000_0000: The write permission is available (unlocked).&lt;br&gt;0x0000_0001: The write permission is unavailable (locked)." range="31:0" property="RW"/>
				<Register offset="0x0C00"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="DDRC" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x20110000"/>
			<RegisterGroup name="DDRC_STATUS" description="DDRC_STATUS is a DDRC status register." value="0x00000005" startoffset="0x000">
				<Member name="reserved" description="Reserved." range="31:4" property="RO"/>
				<Member name="in_init" description="Initialization status of a controller.&lt;br&gt;0: normal&lt;br&gt;1: initializing" range="3" property="RO"/>
				<Member name="in_sr" description="Self-refresh status of a controller.&lt;br&gt;0: normal&lt;br&gt;1: self refreshing" range="2" property="RO"/>
				<Member name="reserved" description="Reserved." range="1" property="RO"/>
				<Member name="busy" description="Busy status of a controller.&lt;br&gt;0: idle&lt;br&gt;1: A command is being processed." range="0" property="RO"/>
				<Register offset="0x000"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_SREFCTRL" description="DDRC_SREFCTRL is a DDRC self-refresh control register." value="0x00000001" startoffset="0x004">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="sr_req" description="SDRAM self-refresh request.&lt;br&gt;0: exit the self-refresh status&lt;br&gt;1: enter the self-refresh status" range="0" property="RW"/>
				<Register offset="0x004"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_INITCTRL" description="DDRC_INITCTRL is a DDRC initialization control register." value="0x00000000" startoffset="0x008">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="init_req" description="Initialization enable.&lt;br&gt;0: Initialization is complete or initialization is performed properly.&lt;br&gt;1: The SDRAM starts to be initialized." range="0" property="RW"/>
				<Register offset="0x008"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_CTRL" description="DDRC_CTRL is a DDRC control register." value="0x00000000" startoffset="0x010">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="ddr_rst_n" description="DDR3 SDRAM reset.&lt;br&gt;0: valid&lt;br&gt;1: invalid&lt;br&gt;Note: This bit is valid only for the DDR3 SDRAM and is set to 1 by default." range="0" property="RW"/>
				<Register offset="0x010"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_EMRS01" description="DDRC_EMRS01 is a DDR mode configuration register." value="0x00000000" startoffset="0x014">
				<Member name="emrs1" description="DDRn SDRAM extended mode register 1." range="31:16" property="RW"/>
				<Member name="mrs" description="DDRn SDRAM mode register." range="15:0" property="RW"/>
				<Register offset="0x014"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_EMRS23" description="DDRC_EMRS23 is a DDR extended mode configuration register." value="0x00000000" startoffset="0x018">
				<Member name="emrs3" description="DDRn SDRAM extended mode register 3." range="31:16" property="RW"/>
				<Member name="emrs2" description="DDRn SDRAM extended mode register 2." range="15:0" property="RW"/>
				<Register offset="0x018"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_CONFIG0" description="DDRC_CONFIG0 is DDRC function configuration register 0." value="0x20000510" startoffset="0x01C">
				<Member name="init_arefnum" description="Number of auto-refresh operations when the DDRn SDRAM is being initialized.&lt;br&gt;0x0–0x2: two&lt;br&gt;0x3–0xF: n." range="31:28" property="RW"/>
				<Member name="pd_prd" description="Power down cycle of the SDRAM. When the DDRC does not receive any command in pd_prd consecutive cycles, it forces the DDRn SDRAM to enter the low-power mode; when a command is received, the DDRC forces the DDRn SDRAM to exit the low-power mode.&lt;br&gt;0x00: 1 clock cycle&lt;br&gt;0x01–0xFF: n clock cycles&lt;br&gt;Note: This parameter is valid only when pd_en is 1." range="27:20" property="RW"/>
				<Member name="rcv_pdr" description="DDR receive I/O dynamic power-down control enable. The DDRC disables the receive buffer of the DDR data I/O in the non-read status when it is enabled.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="19" property="RW"/>
				<Member name="sr_cc" description="DDRn SDRAM clock control in self-refresh mode.&lt;br&gt;0: The DDRn SDRAM clock is enabled.&lt;br&gt;1: The DDRn SDRAM clock is disabled." range="18" property="RW"/>
				<Member name="pd_cc" description="DDRn SDRAM clock control in power-down mode.&lt;br&gt;0: The DDRn SDRAM clock is enabled.&lt;br&gt;1: The DDRn SDRAM clock is disabled.&lt;br&gt;Note: This parameter is valid only when the LPDDR SDRAM or LPDDR2 SDRAM is connected." range="17" property="RW"/>
				<Member name="pd_en" description="Automatic low-power enable of the DDRn SDRAM.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:14" property="RW"/>
				<Member name="rank" description="Rank configuration of the DDRC.&lt;br&gt;00: 1 rank&lt;br&gt;Other values: reserved" range="13:12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11" property="RW"/>
				<Member name="dram_type" description="External memory type.&lt;br&gt;101: DDR2&lt;br&gt;110: DDR3&lt;br&gt;Other values: reserved" range="10:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:6" property="RW"/>
				<Member name="mem_width" description="Bit width of the storage data bus.&lt;br&gt;00: 16 bits&lt;br&gt;01: 32 bits&lt;br&gt;Other values: reserved" range="5:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:2" property="RW"/>
				<Member name="brst_a12" description="DDR3 SDRAM A12 command enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Note: The recommended value is 0." range="1" property="RW"/>
				<Member name="brstlen" description="Burst length of the DDRC.&lt;br&gt;0: burst4&lt;br&gt;1: burst8&lt;br&gt;When the ratio of the frequency of the DDRC to the frequency of the PHY is 1:1, the burst length of the DDR2 SDRAM can be set to burst 4 or burst 8. The burst length of the DDR3 SDRAM can only be set to burst 8.&lt;br&gt;When the ratio of the frequency of the DDRC to the frequency of the PHY is 1:2, the burst length of the DDR2 SDRAM and the DDR3 SDRAM can only be set to burst 4" range="0" property="RW"/>
				<Register offset="0x01C"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_CONFIG1" description="DDRC_CONFIG1 is DDRC function configuration register 1." value="0x0000A380" startoffset="0x020">
				<Member name="sref_arefnum" description="Number of times of auto refresh operations after DDRn SDRAM exits auto refresh in DFS process.&lt;br&gt;0x0–0x1: once&lt;br&gt;0x2–0xF: n times&lt;br&gt;Note: This field is valid only when train_en is 1. When train_en is 0, DDRn SDRAM exits self refresh and DDRC does not perform auto refresh operation." range="31:28" property="RW"/>
				<Member name="reserved" description="Reserved." range="27:23" property="RW"/>
				<Member name="sref_zqc_en" description="ZQ calibration long enable when the DDR exits the self-refresh state.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Note: This bit is valid for the DDR3 or LPDDR2 mode.If the DDR is in the self-refresh state for a long time, set this bit to 1." range="22" property="RW"/>
				<Member name="reserved" description="Reserved." range="21" property="RW"/>
				<Member name="clk_switch" description="DDRC low-power clock switch control. This field determines whether to perform back pressure on AXI port command when DDRC enters the low-power status (DDR self refresh).&lt;br&gt;0: not perform back pressure on the command and return the error response.&lt;br&gt;1: perform back pressure on the command and run the original command when the clock is switched." range="20" property="RW"/>
				<Member name="reserved" description="Reserved." range="19:18" property="RW"/>
				<Member name="odis_ddrio" description="Output disable configuration of the DDR command and data I/O.&lt;br&gt;0: enable the pin output&lt;br&gt;1: disable the pin output&lt;br&gt;Note: This is a static configuration. When DDR enters the self–refresh mode, set DDR to 1 to disable the DDR command and data I/O output. Before DDR exits the self–refresh mode, set DDR to 0 to enable the DDR command and data I/O output." range="17" property="RW"/>
				<Member name="pd_ac" description="SDRAM address command status enable control in power-down mode.&lt;br&gt;0: enable the pin output&lt;br&gt;1: disable the pin output&lt;br&gt;Note: When pd_en is enabled, pd_ac is valid. The control pins exclude CKE, ODT, CSN, and RESET_N." range="16" property="RW"/>
				<Member name="pd_pst_opn" description="SDRAM address/command pin delay before the power-down mode is exited.&lt;br&gt;00: 0 cycles&lt;br&gt;01: 1 cycle&lt;br&gt;10: 2 cycles&lt;br&gt;11: 3cycles&lt;br&gt;Note: When pd_en is enabled, pd_pst_opn is valid. The control pins exclude CKE and RESET_N." range="15:14" property="RW"/>
				<Member name="pd_pre_cls" description="SDRAM address/command disable delay after the power-down mode is entered.&lt;br&gt;00: 0 cycles&lt;br&gt;01: 1 cycle&lt;br&gt;10: 2 cycles&lt;br&gt;11: 3 cycles&lt;br&gt;Note: When pd_en is enabled, pd_pre_cls is valid. The control pins exclude CKE and RESET_N." range="13:12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11" property="RW"/>
				<Member name="auto_pre_en" description="Auto precharge enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" property="RW"/>
				<Member name="wr_rcv_mode" description="Mode of receiving the write command over the DDRC AXI port.&lt;br&gt;0: The write command is received directly.&lt;br&gt;1: The write command is received only after the expected data to be written arrives." range="9" property="RW"/>
				<Member name="exclu_en" description="Exclusive command enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="lock_en" description="WRAP command lock enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" property="RW"/>
				<Member name="aref_mode" description="Auto-refresh mode select.&lt;br&gt;0: An auto-refresh operation is performed every one tREFI period.&lt;br&gt;1: Eight auto-refresh operations are performed every nine tREFI periods." range="6" property="RW"/>
				<Member name="wrlvl_en" description="Auto-control enable of the DDR3 write level hardware.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;This field must be set to 0." range="4" property="RW"/>
				<Member name="read_mode" description="Read mode select of the DDRC.&lt;br&gt;0: associated read mode&lt;br&gt;1: delay read mode&lt;br&gt;The associated read mode is a mode in which the DDRC samples data based on the data valid signal from the PHY.&lt;br&gt;The delay read mode is a mode in which the DDRC samples the data from the PHY after the internal delay of the DDRC.&lt;br&gt;Note: This bit must be set to 0 when DDRC_DTRCTRL[train_mode] is set to 0." range="3" property="RW"/>
				<Member name="clkratio" description="Operating mode of the DDRC.&lt;br&gt;When the frequency ratio of DDRC to PHY is 1:1, this bit is set to 0.&lt;br&gt;When the frequency ratio of DDRC to PHY is 1:2, this bit is set to 1." range="2" property="RW"/>
				<Member name="ecc_en" description="ECC enable of the DDRC&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="zqc_en" description="DDR3 SDRAM ZQ enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Note: This bit is valid for the DDR3 SDRAM only and is set to 1 by default." range="0" property="RW"/>
				<Register offset="0x020"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_CMDCFG" description="DDRC_CMDCFG is a DDRC command configuration register." value="0x00000000" startoffset="0x024">
				<Member name="cmd_mrs" description="Value of the DDR mode register when the load mode register (LMR) command is configured." range="31:16" property="RW"/>
				<Member name="cmd_ba" description="Value of the DDR BA when the LMR command is configured." range="15:8" property="RW"/>
				<Member name="cmd_rank" description="Rank for running commands.&lt;br&gt;0: The configuration command is executed.&lt;br&gt;1: The configuration command is not executed.&lt;br&gt;Each bit controls a rank.&lt;br&gt;Note: As the Hi3518 only has rank0, cmd_rank must be set to 0x0 or 0x1." range="7:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:2" property="RW"/>
				<Member name="cmd_type" description="DDR command configuration.&lt;br&gt;00: enter the deep power-down mode&lt;br&gt;01: exit the deep power-down mode&lt;br&gt;10: LMR command&lt;br&gt;11: ZQCL" range="1:0" property="RW"/>
				<Register offset="0x024"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_CMDEXE" description="DDRC_CMDEXE is a DDRC software configuration command start register." value="0x00000000" startoffset="0x028">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="cmd_req" description="Request of executing the configuration command of the DDRC.&lt;br&gt;0: The command is not executed or the parameter is cleared automatically after the command is executed.&lt;br&gt;1: The command is requested to be executed." range="0" property="RW"/>
				<Register offset="0x028"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_RNKCFG" description="DDRC_RNKCFG is a DDR feature configuration register." value="0x00000000" startoffset="0x02C">
				<Member name="reserved" description="Reserved." range="31:14" property="RO"/>
				<Member name="mem_map" description="Address translation mode of the SDRAM.&lt;br&gt;00: {Rank, Row, Ba, Col, DW} = AXI_Address&lt;br&gt;01: {Rank, Ba, Row, Col, DW} = AXI_Address&lt;br&gt;Other values: reserved" range="13:12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:9" property="RW"/>
				<Member name="mem_bank" description="Number of banks of a single SDRAM.&lt;br&gt;0: 4 banks&lt;br&gt;1: 8 banks&lt;br&gt;If there are multiple ranks, the ranks in the same channel can have different configurations. In dual-channel mode, the dual channels must have the same configuration." range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7" property="RW"/>
				<Member name="mem_row" description="Bit width of the row address of a single SDRAM.&lt;br&gt;000: 11 bits&lt;br&gt;001: 12 bits&lt;br&gt;010: 13 bits&lt;br&gt;011: 14 bits&lt;br&gt;100: 15 bits&lt;br&gt;101: 16 bits&lt;br&gt;Other values: reserved" range="6:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="RW"/>
				<Member name="mem_col" description="Bit width of the column address of a single SDRAM.&lt;br&gt;000: 8 bits&lt;br&gt;001: 9 bits&lt;br&gt;010: 10 bits&lt;br&gt;011: 11 bits&lt;br&gt;100: 12 bits&lt;br&gt;Other values: reserved" range="2:0" property="RW"/>
				<Register offset="0x02C"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_BASEADDR" description="DDRC_BASEADDR is a DDR space base address configuration register." value="0x00000000" startoffset="0x040">
				<Member name="mem_base_addr" description="Configuration of the start base address of the DDR in the system." range="31:0" property="RW"/>
				<Register offset="0x040"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_TIMING0" description="DDRC_TIMING0 is DDR timing parameter register 0." value="0xFFFF3F1F" startoffset="0x050">
				<Member name="tmrd" description="Count of wait cycles of LMR command.&lt;br&gt;0x0–0x1: 1 clock cycle&lt;br&gt;0x2–0xF: n clock cycles" range="31:28" property="RW"/>
				<Member name="trrd" description="Number of wait cycles of the ACT bank A to ACT bank B command.&lt;br&gt;0x0–0x1: 1 clock cycle&lt;br&gt;0x2–0xF: n clock cycles" range="27:24" property="RW"/>
				<Member name="trp" description="Count of wait cycles for disabling commands (PRE period).&lt;br&gt;0x0–0x1: 1 clock cycle&lt;br&gt;0x2–0xF: n clock cycles" range="23:20" property="RW"/>
				<Member name="trcd" description="Number of wait cycles from the ACT bank command to the read or write bank command.&lt;br&gt;0x0–0x3: 3 clock cycles&lt;br&gt;0x4–0xF: n clock cycles" range="19:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:14" property="RW"/>
				<Member name="trc" description="Number of wait cycles from an ACT bank command to the next ACT bank command.&lt;br&gt;0x00–0x01: 1 clock cycle&lt;br&gt;0x02–0x3F: n clock cycles" range="13:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:5" property="RW"/>
				<Member name="tras" description="Number of wait cycles from ACT to PRE.&lt;br&gt;0x00–0x01: 1 clock cycle&lt;br&gt;0x02–0x0F: n clock cycles" range="4:0" property="RW"/>
				<Register offset="0x050"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_TIMING1" description="DDRC_TIMING1 is DDR timing parameter register 1." value="0xFF0145FF" startoffset="0x054">
				<Member name="tsre" description="Number of wait cycles from the self-refresh exit command to the read command.&lt;br&gt;0x0: 1 clock cycle&lt;br&gt;0x01–0xFF: n x 2 clock cycles&lt;br&gt;When the DDR3 SDRAM is used, the value is set to tXSDLL." range="31:24" property="RW"/>
				<Member name="trdlat" description="Inherent delay of the DDR PHY.&lt;br&gt;0x0–0xF: n + 1 clock cycles&lt;br&gt;When the Dophin PHY is used, the value is set to 0x5.&lt;br&gt;This field is valid when read_mode is 1 (delay read mode)." range="23:20" property="RW"/>
				<Member name="trtw" description="Delay from the last read data segment to the first written data segment.&lt;br&gt;0x0–0x1: 1 clock cycle&lt;br&gt;0x2-0xF: n + 1 clock cycles" range="19:16" property="RW"/>
				<Member name="twl" description="Number of wait cycles from the write command to the write data.&lt;br&gt;0x0–0x1: 1 clock cycle&lt;br&gt;0x2–0xF: n clock cycles&lt;br&gt;For example, 0x3 indicates 3 clock cycles.&lt;br&gt;Note: In DDR2 mode, tw1 is set to (tcl – 1) and the equation of twl – taond ≥ 1 must be true.&lt;br&gt;Note: The time parameter value is calculated based on the DDR SRAM clock cycle." range="15:12" property="RW"/>
				<Member name="tcl" description="DDR CL from the read command to the read data.&lt;br&gt;0x0–0x1: 1 clock cycle&lt;br&gt;0x2–0xF: n clock cycles&lt;br&gt;Note: The time parameter value is calculated based on the DDR SRAM clock cycle." range="11:8" property="RW"/>
				<Member name="trfc" description="Number of wait cycles of the AREF period or AREF to the ACT command. The register can be set to the maximum value max{trfc, tzqcs}.&lt;br&gt;0x00–0x01: 1 clock cycle&lt;br&gt;0x02–0xFF: n clock cycles" range="7:0" property="RW"/>
				<Register offset="0x054"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_TIMING2" description="DDRC_TIMING2 is DDR timing parameter register 2." value="0xF3F3F000" startoffset="0x058">
				<Member name="tcke" description="Minimum cycle of maintaining the low-power mode.&lt;br&gt;0x0–0x1: 1 clock cycle&lt;br&gt;0x2–0xF: n clock cycles&lt;br&gt;The value needs to be set to the maximum value among tCKESR, tCKSRE, tCKSRX, and tCKE.&lt;br&gt;When the Dophin DDR PHY is used, the value of this register needs to be set to max{tCKSRx, tCKE} + 3." range="31:28" property="RW"/>
				<Member name="twtr" description="Number of wait cycles of the last write-to-read command.&lt;br&gt;0x0–0x1: 1 clock cycle&lt;br&gt;0x2–0xF: n clock cycles&lt;br&gt;For example, 0x3 indicates 3 clock cycles." range="27:24" property="RW"/>
				<Member name="twr" description="Number of wait cycles of write recovery.&lt;br&gt;0x0–0x1: 1 clock cycle&lt;br&gt;0x2–0xF: n clock cycles&lt;br&gt;Note: When DFS is required, tWR must be set to the maximum frequency in the DFS and cannot be changed with the frequency of the DDR." range="23:20" property="RW"/>
				<Member name="reserved" description="Reserved." range="19:18" property="RW"/>
				<Member name="tfaw" description="Number of clock cycles of four consecutive activation commands.&lt;br&gt;0x00-0x3F: n clock cycles&lt;br&gt;For example, 0x14 indicates 20 clock cycles." range="17:12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11" property="RW"/>
				<Member name="taref" description="Number of auto-refresh cycles.&lt;br&gt;0x000: forbidden&lt;br&gt;0x001–0x7FF: The auto-refresh cycle of the SDRAM is 16 x n clock cycles.&lt;br&gt;For example, 0x008 indicates 128 clock cycles.&lt;br&gt;The configuration interval is calculated as follows: Configuration interval = tREFI/16/Tclk. tREFI is 7800 ns, and Tclk is two times of the running cycle when the SDRAM is used.&lt;br&gt;When DDRC_CONFIG1[aref_mode] is 1, the interval of DDRC_TIMING2 must be set to 8 x tREFI." range="10:0" property="RW"/>
				<Register offset="0x058"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_TIMING3" description="DDRC_TIMING3 is DDR timing parameter register 3." value="0xFFDFF0F2" startoffset="0x05C">
				<Member name="tzq_prd" description="Number of ZQCS command cycles.&lt;br&gt;0x000: The ZQCS command is forbidden.&lt;br&gt;0x001–0x3FF: n x 128 AREF cycles.&lt;br&gt;The number of ZQCS command cycles is n x 128 taref clock cycles." range="31:22" property="RW"/>
				<Member name="tzqinit" description="Number of delay cycles during ZQ initialization.&lt;br&gt;0x0–0x1FF: n + 1 clock cycles&lt;br&gt;The value needs to be set to the maximum value between tZQINIT and tDLLK." range="21:12" property="RW"/>
				<Member name="taond" description="Count of ODT enable/disable cycles.&lt;br&gt;In DDR2 mode (taond/taofd):&lt;br&gt;0x0: 2/2.5&lt;br&gt;0x1: 3/3.5&lt;br&gt;0x2: 4/4.5&lt;br&gt;0x3: 5/5.5&lt;br&gt;Other values: reserved&lt;br&gt;In DDR3 mode, the value is set to (tWL – 1).&lt;br&gt;Note: The time parameter value is calculated based on the DDR SRAM clock cycle." range="11:8" property="RW"/>
				<Member name="txard" description="Number of wait cycles of exiting the DDR low-power mode.&lt;br&gt;0x0–0xF: n clock cycles. The letter n indicates the corresponding decimal value.&lt;br&gt;For example, 0x7 indicates 7 clock cycles.&lt;br&gt;The value is set to the maximum value among tXP, tXARD, tXARDS, and tXS.&lt;br&gt;In DDR3 mode, when the register is set to tXS, txard only needs to be set to an equivalent clock cycle of 10 ns." range="7:4" property="RW"/>
				<Member name="trtp" description="Wait delay from the read command to the disable command.&lt;br&gt;000–010: 2 clock cycles&lt;br&gt;011–111: n clock cycles&lt;br&gt;Trtp is calculated as follows: AL + BL/2 + Max(trtp, 2) – 2" range="3:0" property="RW"/>
				<Register offset="0x05C"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_TIMING4" description="DDRC_TIMING4 is DDR timing parameter register 4." value="0x000F2028" startoffset="0x060">
				<Member name="reserved" description="Reserved." range="31:20" property="RW"/>
				<Member name="twlo" description="DDR3 write level status delay.&lt;br&gt;0x0–0x1: 1 clock cycle&lt;br&gt;0x2–0xF: n clock cycles&lt;br&gt;The parameter is equal to twlo+twloe defined in the DDR3 protocol." range="19:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:14" property="RW"/>
				<Member name="twldqsen" description="DDR3 write level start delay.&lt;br&gt;0x0–0x1: 1 clock cycle&lt;br&gt;0x02-0x3F: n clock cycles" range="13:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:6" property="RW"/>
				<Member name="twlmrd" description="Valid delay of the initial DQS of DDR3 write level.&lt;br&gt;0x0–0x1: 1 clock cycle&lt;br&gt;0x02-0x3F: n clock cycles" range="5:0" property="RW"/>
				<Register offset="0x060"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_DTRADDR" description="DDRC_DTRADDR is a DDRC gating training address configuration register." value="0x00000000" startoffset="0x0A0">
				<Member name="train_row" description="Row address of the DDRn SDRAM used in the gating position training. When the row address is less than 16 bits, the upper bits are stuffed with 0s." range="31:16" property="RW"/>
				<Member name="train_bank" description="Bank address of the DDRn SDRAM used in the gating position training. When the bank address is less than three bits, the upper bits are stuffed with 0s." range="15:13" property="RW"/>
				<Member name="train_col" description="Column address of the DDRn SDRAM used in the gating position training. When the column address is less than 13 bits, the upper bits are stuffed with 0s." range="12:0" property="RW"/>
				<Register offset="0x0A0"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_DTRDATA0" description="DDRC_DTRDATA0 is DDRC gating training data configuration register 0." value="0xE11ED22D" startoffset="0x0A4">
				<Member name="dtr_byte3" description="Gating training data configuration 0 of the DDRC.&lt;br&gt;When the DDRC performs training, data must be transferred in DDR BL8 mode in each read or write operation.&lt;br&gt;Note: The data configured for each byte (data for the upper four bits and lower four bits) must be different." range="31:24" property="RW"/>
				<Member name="dtr_byte2" description="Gating training data configuration of the DDRC." range="23:16" property="RW"/>
				<Member name="dtr_byte1" description="Gating training data configuration of the DDRC." range="15:8" property="RW"/>
				<Member name="dtr_byte0" description="Gating training data configuration of the DDRC." range="7:0" property="RW"/>
				<Register offset="0x0A4"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_DTRDATA1" description="DDRC_DTRDATA1 is DDRC gating training data configuration register 1." value="0xC33CB44B" startoffset="0x0A8">
				<Member name="dtr_byte7" description="Gating training data configuration 1 of the DDRC.&lt;br&gt;When the DDRC performs training, data must be transferred in DDR BL8 mode in each read or write operation.&lt;br&gt;Note: The data configured for each byte (data for the upper four bits and lower four bits) must be different." range="31:24" property="RW"/>
				<Member name="dtr_byte6" description="Gating training data configuration of the DDRC." range="23:16" property="RW"/>
				<Member name="dtr_byte5" description="Gating training data configuration of the DDRC." range="15:8" property="RW"/>
				<Member name="dtr_byte4" description="Gating training data configuration of the DDRC." range="7:0" property="RW"/>
				<Register offset="0x0A8"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_DTRCTRL" description="DDRC_DTRCTRL is a DDRC gating training control register." value="0x00000401" startoffset="0x0AC">
				<Member name="dt_byte" description="Byte training enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;[24]: DDRC byte0 training enable&lt;br&gt;…&lt;br&gt;[31]: DDRC byte7 training enable" range="31:24" property="RW"/>
				<Member name="reserved" description="Reserved." range="23:20" property="RW"/>
				<Member name="train_start_pos" description="Start position of the gating training.&lt;br&gt;0x0-0x5: n clock cycles&lt;br&gt;Other values: reserved" range="19:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:14" property="RW"/>
				<Member name="train_rank" description="Number of ranks in the gating training.&lt;br&gt;0x0–0x3: n + 1 ranks&lt;br&gt;Note: As the Hi3518 has only one rank, train_rank can be set only to 0." range="13:12" property="RW"/>
				<Member name="rensel" description="Read enable delay cycle.&lt;br&gt;000–011: n + 1 clock cycles&lt;br&gt;Other values: reserved" range="11:9" property="RW"/>
				<Member name="train_mode" description="Gating training mode.&lt;br&gt;0: Dophin training mode&lt;br&gt;1: common training mode" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:6" property="RW"/>
				<Member name="dt_limit" description="DQS gating shift control.&lt;br&gt;00: shift 0°&lt;br&gt;01: shift 90°&lt;br&gt;10: shift 180°&lt;br&gt;11: shift 270°" range="5:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="RW"/>
				<Member name="track_en" description="Auto-refresh enable for the gating position.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Note: A read operation is required between two training operations and the continuous length of the accessed data must be greater than DDR burst 8." range="2" property="RW"/>
				<Member name="train_en" description="Gating position training enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="reserved" description="Reserved." range="0" property="RW"/>
				<Register offset="0x0AC"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_DTRPRD" description="DDRC_DTRPRD is a DDRC gating track period configuration register." value="0x00000000" startoffset="0x0B0">
				<Member name="reserved" description="Reserved." range="31:20" property="RO"/>
				<Member name="track_prd" description="Auto-update period configuration of the DQS gating. The DDRC tracks the gating position in the configured period.&lt;br&gt;0x0: 1 AREF period&lt;br&gt;0x1–0x7FF: n + 1 AREF periods" range="19:0" property="RW"/>
				<Register offset="0x0B0"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_DTRGATE" description="DDRC_DTRGATE is a DDRC gating phase position register." value="0x00000000" startoffset="0x0B4">
				<Member name="reserved" description="Reserved.&lt;br&gt;Note: This register cannot be read continuously." range="31:16" property="RO"/>
				<Member name="gate_sel" description="Gating phase position of the DDRC.&lt;br&gt;00: 0°&lt;br&gt;01: 90°&lt;br&gt;10: 180°&lt;br&gt;11: 270°&lt;br&gt;[2 x (N + 1) – 1:2 x N]: gating phase of DDRC byteN&lt;br&gt;N = 0–7" range="15:0" property="RW"/>
				<Register offset="0x0B4"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_DTRLAT" description="DDRC_DTRLAT is a DDRC gating period position register." value="0x00000000" startoffset="0x0C4">
				<Member name="sys_lat" description="Number of gating delay cycles of the DDRC.&lt;br&gt;0x0–0x5: n clock cycles&lt;br&gt;Other values: reserved&lt;br&gt;[4 x (N + 1) – 1:4 x N]: gating phase of DDRC ByteN.&lt;br&gt;N = 0–7&lt;br&gt;Note: This register cannot be read or written continuously." range="31:0" property="RW"/>
				<Register offset="0x0C4"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_DTRSTATUS" description="DDRC_DTRSTATUS is a DDRC gating status register." value="0x00000000" startoffset="0x0D4">
				<Member name="dtr_st" description="Phase shift status of the byte gating position.&lt;br&gt;00: shift 0°&lt;br&gt;01: shift 90°&lt;br&gt;10: shift 180°&lt;br&gt;11: shift 270°&lt;br&gt;bit[31:30] to bit[17:16]: Each two bits correspond to DDRC byte7 to DDRC byte0 respectively." range="31:16" property="RO"/>
				<Member name="dtr_ok" description="Gating training status.&lt;br&gt;0: training error&lt;br&gt;1: no training error&lt;br&gt;bit[15] to bit[8]: Each bit corresponds to DDRC byte7 to DDRC byte0 respectively." range="15:8" property="RO"/>
				<Member name="dtr_err" description="Auto tracking error status of the gating position.&lt;br&gt;0: no tracking error&lt;br&gt;1: tracking error&lt;br&gt;bit[7] to bit[0]: Each bit corresponds to DDRC byte7 to DDRC byte0 respectively." range="7:0" property="RO"/>
				<Register offset="0x0D4"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_AXISTATUS" description="DDRC_AXISTATUS is a DDRC interface status register." value="0x00000000" startoffset="0x0F0">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="axi_st7" description="Status of DDRC bus interface 7.&lt;br&gt;0: idle&lt;br&gt;1: A command is being executed." range="7" property="RO"/>
				<Member name="axi_st6" description="Status of DDRC bus interface 6.&lt;br&gt;0: idle&lt;br&gt;1: A command is being executed." range="6" property="RO"/>
				<Member name="axi_st5" description="Status of DDRC bus interface 5.&lt;br&gt;0: idle&lt;br&gt;1: A command is being executed." range="5" property="RO"/>
				<Member name="axi_st4" description="Status of DDRC bus interface 4.&lt;br&gt;0: idle&lt;br&gt;1: A command is being executed." range="4" property="RO"/>
				<Member name="axi_st3" description="Status of DDRC bus interface 3.&lt;br&gt;0: idle&lt;br&gt;1: A command is being executed." range="3" property="RO"/>
				<Member name="axi_st2" description="Status of DDRC bus interface 2.&lt;br&gt;0: idle&lt;br&gt;1: A command is being executed." range="2" property="RO"/>
				<Member name="axi_st1" description="Status of DDRC bus interface 1.&lt;br&gt;0: idle&lt;br&gt;1: A command is being executed." range="1" property="RO"/>
				<Member name="axi_st0" description="Status of DDRC bus interface 0.&lt;br&gt;0: idle&lt;br&gt;1: A command is being executed." range="0" property="RO"/>
				<Register offset="0x0F0"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_ODTCFG" description="DDRC_ODTCFG is a DDR ODT feature configuration register." value="0x00000000" startoffset="0x0F4">
				<Member name="reserved" description="Reserved. This field must be fixed at 0." range="31:17" property="RW"/>
				<Member name="rodt0" description="Read ODT configuration of rank0.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="16" property="RW"/>
				<Member name="reserved" description="Reserved. This field must be fixed at 0." range="15:1" property="RW"/>
				<Member name="wodt0" description="Write ODT configuration of rank1.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0F4"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_QOSCFG0" description="DDRC_QOSCFG0 is DDRC QoS algorithm configuration register 0." value="0x0000000F" startoffset="0x100">
				<Member name="reserved" description="Reserved." range="31:7" property="RW"/>
				<Member name="idmap_mode" description="ID mapping mode.&lt;br&gt;0: The id_map mapping mode configured by the register is used by default.&lt;br&gt;1: The QoS mapping mode is used. The AXI port configures this mode in associated mode by running read/write commands. This mapping mode is valid only when its macro definition is enabled in the RTL code." range="6" property="RW"/>
				<Member name="id_order_ctl" description="Out-of –order execution enable of the specified ID.&lt;br&gt;0: disabled&lt;br&gt;1: enabled The DDRC does not ensure the order when conflict occurs between the DDR row addresses of the read/write commands with the specified ID and other IDs. Master ensures the consistency of the data." range="5" property="RW"/>
				<Member name="order_en" description="Execution order enable for the commands with the same priority.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="dmc_fifo_lvl" description="Depth of the command register FIFO in the DMC.&lt;br&gt;0x0–0xF: n + 1 command depths&lt;br&gt;Note: The maximum depth of the command register FIFO in the Hi3518 is 0xB, but it is recommended to set the depth to 0x7." range="3:0" property="RW"/>
				<Register offset="0x100"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_QOSCFG1" description="DDRC_QOSCFG1 is DDRC QoS algorithm configuration register 1." value="0x32103210" startoffset="0x104">
				<Member name="id_map_rd" description="For the read command, four bits are selected to configure the QoS based on the read IDs of the bus.&lt;br&gt;Bit[15:12]: configure bit[3] mapping to the ID&lt;br&gt;Bit[11:8]: configure bit[2] mapping to the ID&lt;br&gt;Bit[7:4]: configure bit[1] mapping to the ID&lt;br&gt;Bit[3:0]: configure bit[0] mapping to the ID&lt;br&gt;For example, if ID_MAP is set to 0x5320, the bus IDs ID[5], ID[3], ID[2], and ID[0] are used for ID mapping and priority configuration.&lt;br&gt;The DDRC inserts 3-bit IDs between the ninth bit, eighth bit and seventh bit of the existing 13-bit ID. These three bits indicate the AXI port numbers. Therefore, the bit width of the ID mapped by the DDRC is 16 bits.&lt;br&gt;000: AXI port 0&lt;br&gt;001: AXI port 1&lt;br&gt;010: AXI port 2&lt;br&gt;011: AXI port 3&lt;br&gt;100: AXI port 4&lt;br&gt;101: AXI port 5&lt;br&gt;110: AXI port 6&lt;br&gt;111: AXI port 7" range="31:16" property="RW"/>
				<Member name="id_map_wr" description="For the write command, four bits are selected to configure the DQS based on the write IDs of the bus.&lt;br&gt;Bit[15:12]: configure bit[3] mapping to the ID&lt;br&gt;Bit[11:8]: configure bit[2] mapping to the ID&lt;br&gt;Bit[7:4]: configure bit[1] mapping to the ID&lt;br&gt;Bit[3:0]: configure bit[0] mapping to the ID&lt;br&gt;For example, if ID_MAP is set to 0x5320, the bus IDs ID[5], ID[3], ID[2], and ID[0] are used for ID mapping and priority configuration.&lt;br&gt;The DDRC inserts 3-bit IDs between the ninth bit, eighth bit and seventh bit of the existing 13-bit ID. These three bits indicate the AXI port numbers. Therefore, the bit width of the ID mapped by the DDRC is 16 bits.&lt;br&gt;000: AXI port 0&lt;br&gt;001: AXI port 1&lt;br&gt;010: AXI port 2&lt;br&gt;011: AXI port 3&lt;br&gt;100: AXI port 4&lt;br&gt;101: AXI port 5&lt;br&gt;110: AXI port 6&lt;br&gt;111: AXI port 7" range="15:0" property="RW"/>
				<Register offset="0x104"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_QOS" description="DDRC_QOS is a DDRC read command priority configuration register." value="0x00000004" startoffset="0x150+0x4*id0">
				<Member name="reserved" description="Reserved." range="31:28" property="RW"/>
				<Member name="pri_apt" description="Read command priority adaptation configuration.&lt;br&gt;0x0: disabled&lt;br&gt;0x1?0xF: n x 16 clock cycles" range="27:24" property="RW"/>
				<Member name="age_prd" description="Read command aging cycle configuration.&lt;br&gt;0x0: disabled&lt;br&gt;0x1?0xF: n x 16 clock cycles" range="23:20" property="RW"/>
				<Member name="reserved" description="Reserved." range="19:17" property="RW"/>
				<Member name="qos_en" description="Read command QoS enable (timeout).&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:14" property="RW"/>
				<Member name="qos" description="Read command QoS configuration (timeout).&lt;br&gt;0x1?0x3FF: n clock cycles&lt;br&gt;Other values: reserved&lt;br&gt;Note: The used timeout is an integral multiple of 16. The lower four bits of rd_qos is ignored." range="13:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="RW"/>
				<Member name="pri" description="Read command priority configuration.&lt;br&gt;000: highest priority&lt;br&gt;001: higher priority&lt;br&gt;…&lt;br&gt;111: lowest priority" range="2:0" property="RW"/>
				<Register offset="0x150"/>
				<Register offset="0x154"/>
				<Register offset="0x158"/>
				<Register offset="0x15c"/>
				<Register offset="0x160"/>
				<Register offset="0x164"/>
				<Register offset="0x168"/>
				<Register offset="0x16c"/>
				<Register offset="0x170"/>
				<Register offset="0x174"/>
				<Register offset="0x178"/>
				<Register offset="0x17c"/>
				<Register offset="0x180"/>
				<Register offset="0x184"/>
				<Register offset="0x188"/>
				<Register offset="0x18c"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_FLUX" description="DDRC_FLUX is a DDRC AXI port bandwidth traffic control configuration register." value="0x00000000" startoffset="0x200+0x4*ports">
				<Member name="reserved" description="Reserved." range="31:22" property="RW"/>
				<Member name="flux_port_en" description="AXI port DDRC traffic count enable.&lt;br&gt;0: disabled &lt;br&gt;1: enabled" range="21" property="RW"/>
				<Member name="flux_ovfl" description="AXI port traffic overflow allow enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;When this bit is set to 1, the traffic of the AXI port exceeds the bandwidth limit, and no request is raised over the AXI ports without overflow, the bandwidth of the AXI port can exceed the configured value." range="20" property="RW"/>
				<Member name="reserved" description="Reserved." range="19:17" property="RW"/>
				<Member name="flux_lvl" description="AXI port traffic overflow allow threshold.&lt;br&gt;0x0–0xC: DMC threshold for allowing traffic overflow&lt;br&gt;Other values: reserved&lt;br&gt;When flux_ovfl is set to 1, this traffic overflow over the AXI port is allowed if the traffic of the AXI port is greater than the configured bandwidth of flux and the number of the commands to be processed in DMC is less than the configured threshold." range="16:12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:10" property="RW"/>
				<Member name="flux" description="Bandwidth configuration of the AXI port.&lt;br&gt;0x0–0x3FF: ratio of the maximum DDR bandwidth to the total bandwidth accessed by the AXI port. The total bandwidth is 1024. The configured value is calculated as follows: ratio of the required bandwidth to the total bandwidth x1024. For example, if 20% of bandwidth is required for this AXI port, configure flux to 0xCD." range="9:0" property="RW"/>
				<Register offset="0x200"/>
				<Register offset="0x204"/>
				<Register offset="0x208"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_TEST0" description="DDRC_TEST0 is a DDRC test status register." value="0x00000000" startoffset="0x240">
				<Member name="dmc_ct" description="DDRC command type." range="31:16" property="RO"/>
				<Member name="dmc_cv" description="Commands that are being processed by the DDRC." range="15:0" property="RO"/>
				<Register offset="0x240"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_TEST1" description="DDRC_TEST1 is a DDRC test status register." value="0x00000000" startoffset="0x244">
				<Member name="reserved" description="Reserved." range="31:9" property="RO"/>
				<Member name="dt_num" description="Cycle n select, data read from the training module (n = 0–23)." range="8:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="RW"/>
				<Member name="byte_sel" description="Channel select of the returned data.&lt;br&gt;0x0–0x7: channel n select" range="2:0" property="RW"/>
				<Register offset="0x244"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_TEST2" description="DDRC_TEST2 is a DDRC test status register." value="0x00000000" startoffset="0x248">
				<Member name="data_h" description="Upper 32 bits of the training data." range="31:0" property="RO"/>
				<Register offset="0x248"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_TEST3" description="DDRC_TEST3 is a DDRC test status register." value="0x00000000" startoffset="0x24C">
				<Member name="data_l" description="Lower 32 bits of the training data." range="31:0" property="RO"/>
				<Register offset="0x24C"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_TEST4" description="DDRC_TEST4 is a DDRC test status register." value="0x00000000" startoffset="0x250">
				<Member name="dt_ok_cnt" description="Number of times of correct training data.&lt;br&gt;0x0–0xF: n + 1&lt;br&gt;[3 x (N + 1) – 1:3 x N]: number of times of correct byteN" range="31:0" property="RO"/>
				<Register offset="0x250"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_TEST7" description="DDRC_TEST7 is a DDRC performance measurement control register." value="0x00000000" startoffset="0x260">
				<Member name="perf_mode" description="Performance measurement mode.&lt;br&gt;0: continuous trigger mode. The performance counter counts continuously. No data overflow occurs within 1s = (533 MHz).&lt;br&gt;1: single trigger mode. When the performance counter reaches the maximum value, the count value is retained but counting is stopped.&lt;br&gt;Note: When an overflow occurs, the count values wrap." range="31" property="RW"/>
				<Member name="perf_en" description="Performance measurement enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Note: When perf_mode is 0 and this bit is enabled, performance measurement register starts cyclic counting. When perf_mode is 1, this bit is cleared after counting is complete once." range="30" property="RW"/>
				<Member name="perf_ch" description="Read and write count channel.&lt;br&gt;00: disabled&lt;br&gt;01: channel 0&lt;br&gt;10: channel 1&lt;br&gt;11: channel 0 and channel 1&lt;br&gt;Note: This register limits the number of read/write command count channels of DDRC_TEST8 and DDRC_TEST9." range="29:28" property="RW"/>
				<Member name="perf_prd" description="Performance measurement cycle.&lt;br&gt;0x0–0xFFFFFFF: count cycles&lt;br&gt;The actual count cycle is calculated as follows: perf_prd x 4 xtclk. Where tclk is the bus clock cycle of the DDRC.&lt;br&gt;Note: This configuration is valid only when perf_mode is 1. When perf_mode is set to 0 to select the continuous count mode, the performance counters keep on counting." range="27:0" property="RW"/>
				<Register offset="0x260"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_TEST8" description="DDRC_TEST8 is a DDRC write command count register." value="0x00000000" startoffset="0x264">
				<Member name="wr_num" description="Count of write commands in the count period. This register is written to clear.&lt;br&gt;Wrap cycle counting is supported." range="31:0" property="RWC"/>
				<Register offset="0x264"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_TEST9" description="DDRC_TEST9 is a DDRC read command count register." value="0x00000000" startoffset="0x268">
				<Member name="rd_num" description="Count of read commands in the count period. This register is written to clear.&lt;br&gt;Wrap cycle counting is supported." range="31:0" property="RWC"/>
				<Register offset="0x268"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_TEST10" description="DDRC_TEST10 is a DDRC DMC wait command count register." value="0x00000000" startoffset="0x26C">
				<Member name="dmc_cmd_num" description="Count of DMC wait commands of the DDRC in the count period. This register is written to clear.&lt;br&gt;Wrap cycle counting is supported.&lt;br&gt;Note: As the register width is limited and data overflow needs to be avoided within 1s under the 533 MHz clock, the displayed count value of this register is the actual count value divided by 2." range="31:0" property="RWC"/>
				<Register offset="0x26C"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_TEST12" description="DDRC_TEST12 is a DDRC test status register." value="0x00000FFF" startoffset="0x280">
				<Member name="wfifo_f" description="Write FIFO full status." range="31:16" property="RO"/>
				<Member name="wfifo_e" description="Write FIFO empty status.&lt;br&gt;Note: Only the 12-bit reset value is 0xFFF for the Hi3518." range="15:0" property="RO"/>
				<Register offset="0x280"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_TEST13" description="DDRC_TEST13 is DDRC reorder test status register 1." value="0x00000000" startoffset="0x284">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="ddrexec_reorder" description="DDREXEC reorder status." range="15:0" property="RO"/>
				<Register offset="0x284"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_TEST14" description="DDRC_TEST14 is DDRC reorder test status register 2." value="0x00000000" startoffset="0x288">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="ddrexec_reorder_req" description="DDREXEC reorder request status." range="15:0" property="RO"/>
				<Register offset="0x288"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_TEST15" description="DDRC_TEST15 is DDRC reorder test status register 3." value="0x00000000" startoffset="0x28C">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="ddrexec_reorder_gnt" description="DDREXEC reorder arbitration status." range="15:0" property="RO"/>
				<Register offset="0x28C"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PUB_PIR" description="DDRC_PUB_PIR is a PHY initialization register." value="0x00000000" startoffset="0x404">
				<Member name="initbyp" description="Initialization bypass.&lt;br&gt;If this bit is set, all running initialization routines including PHY initialization, DRAM initialization, and PHY training are bypassed or stopped. Initialization may be manually triggered by using INIT and the other relevant bits of the PIR register. This bit is self-cleared." range="31" property="RW"/>
				<Member name="zcalbyp" description="Impedance calibration bypass.&lt;br&gt;If this bit is set, impedance calibration of all ZQ control blocks that are automatically triggered after reset are bypassed or stopped. Impedance calibration may be manually triggered by using INIT and ZCAL bits of the PIR register. This bit is self-cleared." range="30" property="RW"/>
				<Member name="lockbyp" description="DLL lock bypass.&lt;br&gt;If this bit is set, the waiting of DLLs to lock is bypassed or stopped. DLL lock wait is automatically triggered after reset. DLL lock wait may be manually triggered by using INIT and DLLLOCK bits of the PIR register. This bit is self-cleared." range="29" property="RW"/>
				<Member name="clrsr" description="Status clear.&lt;br&gt;A write of '1' to this bit will clear (reset to '0') all status registers, including PGSR and DXnGSR. The clear status register bit is self-cleared.&lt;br&gt;This bit is primarily for debugging and is typically not needed during normal functional operation. When PGSR.IDONE is 1, it can be used to manually clear the PGSR status bits, although starting a new initialization process will automatically clear the PGSR status bits. It can also be used to manually clear the DXnGSR status bits, although starting a new data training process will automatically clear the DXnGSR status bits." range="28" property="RW"/>
				<Member name="reserved" description="reserved" range="27:19" property="RW"/>
				<Member name="ctldinit" description="Controller DRAM initialization.&lt;br&gt;If this bit is set, this DRAM initialization will be performed by the controller. If this bit is not set, this DRAM initialization will be performed by using the built-in initialization sequence or by using software over the configuration port." range="18" property="RW"/>
				<Member name="dllbyp" description="DLL bypass.&lt;br&gt;If this bit is set to 1, all PHY DLLs enter the bypass mode. A bypassed DLL is also powered down (disabled)." range="17" property="RW"/>
				<Member name="icpc" description="Initialization complete pin configuration.&lt;br&gt;0: This bit is asserted after PHY initialization (DLL locking and impedance calibration) is complete.&lt;br&gt;1: This bit is asserted after PHY initialization and the triggered PUB initialization (DRAM initialization, data training, or initialization trigger with no selected initialization) are complete." range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:9" property="RW"/>
				<Member name="eyetrn" description="Execute read data eye training by PUB.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;This function is not support by this version." range="8" property="RW"/>
				<Member name="qstrn" description="Execute read DQS training by PUB.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" property="RW"/>
				<Member name="draminit" description="DRAM initialization for executing the DRAM initialization sequence.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" property="RW"/>
				<Member name="dramrst" description="DRAM reset (valid only for DDR3).&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="itmsrst" description="ITM soft reset.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="zcal" description="PHY impedance calibration.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="dlllock" description="DLL lock for waiting for the PHY DLLs to lock.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="dllsrst" description="DLL soft reset.&lt;br&gt;All PHY DLLs are soft-reset by driving the DLL soft reset pin.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="init" description="Initialization trigger (self-cleared).&lt;br&gt;0: No operation is performed.&lt;br&gt;1: The DDR system initialization is triggered." range="0" property="RW"/>
				<Register offset="0x404"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PUB_PGCR" description="DDRC_PUB_PGCR is a PHY general configuration register." value="0x01842E04" startoffset="0x408">
				<Member name="lbmode" description="Loopback mode.&lt;br&gt;If this bit is set, the PHY/PUB is in loopback mode." range="31" property="RW"/>
				<Member name="lbgdqs" description="Loopback DQS gating.&lt;br&gt;This bit is used to select the DQS gating mode (including BIST loopback mode) that should be used when the PHY is in loopback mode.&lt;br&gt;0: DQS gate training will be triggered on the PUB.&lt;br&gt;1: DQS gate is manually set by using software." range="30" property="RW"/>
				<Member name="lbdqss" description="Loopback DQS shift.&lt;br&gt;This bit is used to select how the read DQS is shifted during loopback to ensure that the read DQS is centered into the read data eye.&lt;br&gt;0: PUB sets the read DQS delay to 0, and the DQS is already shifted 90? by a write path.&lt;br&gt;1: The read DQS shift is manually set by using software." range="29" property="RW"/>
				<Member name="rfshdt" description="Refresh during training.&lt;br&gt;A non-zero value specifies that a burst of refreshes equal to the number specified in this field should be sent to the SDRAM after training of each rank except the last rank." range="28:25" property="RW"/>
				<Member name="pddisdx" description="Power down disabled byte.&lt;br&gt;If this bit is set, the DLL and I/Os of a disabled byte should be powered down." range="24" property="RW"/>
				<Member name="zcksel" description="Impedance clock divider select.&lt;br&gt;This bit is used to select the divide ratio for the clock used by the impedance control logic relative to the clock used by the memory controller and SDRAM.&lt;br&gt;00: divide by 2&lt;br&gt;01: divide by 8&lt;br&gt;10: divide by 32&lt;br&gt;11: divide by 64" range="23:22" property="RW"/>
				<Member name="ranken" description="Rank enable.&lt;br&gt;This field specifies the ranks that are enabled for data training. Bit 0 controls rank 0, bit 1 controls rank 1, bit 2 controls rank 2, and bit 3 controls rank 3. Setting a bit to 1 enables the corresponding rank, and setting a bit to 0 disables the corresponding rank.&lt;br&gt;Note: The actual reset value is calculated based on the configured number of ranks. The Hi3518 supports only one rank." range="21:18" property="RW"/>
				<Member name="ioddrm" description="I/O DDR mode (D3F I/O only).&lt;br&gt;This field is used to select the DDR mode for the I/Os." range="17:16" property="RW"/>
				<Member name="iolb" description="I/O loopback select.&lt;br&gt;This bit is used to select where the signal loopback occurs inside the I/O.&lt;br&gt;0: Loopback is after output buffer, and output enable must be asserted&lt;br&gt;1: Loopback is before output buffer, and output enable is ignored." range="15" property="RW"/>
				<Member name="ckinv" description="CK invert.&lt;br&gt;If this bit is set, CK/CK# must be inverted. Otherwise, CK/CK# toggles with normal polarity." range="14" property="RW"/>
				<Member name="ckdv" description="CK disable value.&lt;br&gt;The static value that must be driven on CK/CK# pair(s) when the pair(s) is disabled. CKDV[0] specifies the value for CK and CKDV[1] specifies the value for CK#." range="13:12" property="RW"/>
				<Member name="cken" description="CK enable.&lt;br&gt;This field controls whether the CK going to the SDRAM is enabled (toggling) or disabled (static value defined by CKDV). One bit corresponds to each of the three CK pairs." range="11:9" property="RW"/>
				<Member name="dtosel" description="DLL test signal output select.&lt;br&gt;0000: test signal of DX DLL0&lt;br&gt;0001: test signal of DX DLL1&lt;br&gt;0010: test signal of DX DLL2&lt;br&gt;0011: test signal of DX DLL3&lt;br&gt;1001: test signal of the AC DLL&lt;br&gt;1111: test signal of DDR PHYB&lt;br&gt;Other values: reserved" range="8:5" property="RW"/>
				<Member name="dftlmt" description="DQS drift limit.&lt;br&gt;This field specifies the expected limit of drift on read data strobes. A drift of this value or greater is reported as a drift error through the host port error flag.&lt;br&gt;00: no limit (no error is reported)&lt;br&gt;01: 90° drift&lt;br&gt;10: 180° drift&lt;br&gt;11: 270° or more drift&lt;br&gt;Note: Although a value is reported through the error flag, this is not an error and no action is required. It only indicates that the drift is greater than expected value." range="4:3" property="RW"/>
				<Member name="dftcmp" description="DQS drift compensation enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Drift compensation is enabled by default.&lt;br&gt;Note: Drift compensation must be disabled for LPDDR2." range="2" property="RW"/>
				<Member name="dqscfg" description="DQS gating configuration.&lt;br&gt;This bit is used to select one of the two DQS gating schemes.&lt;br&gt;0: DQS gating is shut off by using the rising edge of DQS_b (active window mode)&lt;br&gt;1: DQS gating blankets the whole burst (passive window mode).&lt;br&gt;Note: Passive window must be used for LPDDR2." range="1" property="RW"/>
				<Member name="itmdmd" description="ITM DDR mode.&lt;br&gt;This bit is used to select whether ITMS uses DQS and DQS# or it only uses DQS.&lt;br&gt;0: ITMS uses DQS and DQS#.&lt;br&gt;1: ITMS uses only DQS.&lt;br&gt;Note: The valid value for DDR is 1." range="0" property="RW"/>
				<Register offset="0x408"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PUB_PGSR" description="DDRC_PUB_PGSR is a PHY general status register." value="0x00000000" startoffset="0x40C">
				<Member name="tq" description="Temperature output (only for LPDDR).&lt;br&gt;This bit is connected to the DRAM TQ pin that is defined to high when the LPDDR device temperature is greater than or equal to 85?C. Otherwise, this bit is low." range="31" property="RO"/>
				<Member name="reserved" description="Reserved." range="30:8" property="RO"/>
				<Member name="dfterr" description="DQS drift error.&lt;br&gt;If this bit is set, at least one of the read data strobes has drifted by more than or equal to the drift limit configured in the PHY general configuration register (PGCR)." range="7" property="RO"/>
				<Member name="dtierr" description="Data training intermittent error.&lt;br&gt;If this bit is set, there is an intermittent error during data training. For example, a pass is followed by a failure and then another pass." range="6" property="RO"/>
				<Member name="dterr" description="Data training error.&lt;br&gt;If this bit is set, a valid DQS gating window cannot be found during data training." range="5" property="RO"/>
				<Member name="dtdone" description="Data training done.&lt;br&gt;If this bit is set, the PHY has finished data training." range="4" property="RO"/>
				<Member name="didone" description="DRAM initialization done.&lt;br&gt;If this bit is set, DRAM initialization is complete." range="3" property="RO"/>
				<Member name="zcdone" description="Impedance calibration done.&lt;br&gt;If this bit is set, impedance calibration is complete." range="2" property="RO"/>
				<Member name="dldone" description="DLL lock done.&lt;br&gt;If this bit is set, DLL locking is complete." range="1" property="RO"/>
				<Member name="idone" description="Initialization done.&lt;br&gt;If this bit is set, DDR system initialization is complete. This bit is set after all the selected initialization routines in PIR register are complete." range="0" property="RO"/>
				<Register offset="0x40C"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PUB_DLLGCR" description="DDRC_PUB_DLLGCR is a DLL general control register." value="0x03737000" startoffset="0x410">
				<Member name="dllrsvd2" description="DLL reserved control.&lt;br&gt;This bit is connected to the DLL control bus and is reserved for future use." range="31:30" property="RW"/>
				<Member name="lockdet" description="Master lock detector enable.&lt;br&gt;Note: This field is only valid for a few processes and is reserved for other processes." range="29" property="RW"/>
				<Member name="dllrsvd1" description="DLL reserved control.&lt;br&gt;This bit is connected to the DLL control bus and is reserved for future use." range="28" property="RW"/>
				<Member name="sbias" description="Slave bias trim.&lt;br&gt;This field is used to trim the bias for the slave DLL.&lt;br&gt;Note: If DWC_DDR3PHY_DLL_TYPEA Verilog macro is defined, the default value for this field is 0x00." range="27:20" property="RW"/>
				<Member name="mbias" description="Master bias trim.&lt;br&gt;This field is used to trim the bias for the master DLL.&lt;br&gt;Note: If DWC_DDR3PHY_DLL_TYPEA Verilog macro is defined, the default value for this field is 0x00." range="19:12" property="RW"/>
				<Member name="testsw" description="Test switch.&lt;br&gt;This bit is used to select the test signals of either the master DLL ('0') or the slave DLL ('1')." range="11" property="RW"/>
				<Member name="atc" description="Analog test control.&lt;br&gt;This field is used to select the analog signal to be output on the DLL analog test output (test_out_a) when TESTEN is high (output is Vss when TESTEN is low). The test output either comes from the master DLL or the slave DLL, depending on the setting of the test switch (TESTSW). Both master DLL and slave DLL outputs are similar to analog test signals.&lt;br&gt;00: filter output (Vc)&lt;br&gt;01: replica bias output for NMOS (Vbn)&lt;br&gt;10: replica bias output for PMOS (Vbp)&lt;br&gt;11: Vdd 00" range="10:9" property="RW"/>
				<Member name="dtc" description="Digital test control.&lt;br&gt;This field is used to select the digital signal to be output on the DLL digital test output (test_out_d[1]) when TESTEN is high (output is '0' when TESTEN is low).&lt;br&gt;The following are valid settings for the master DLL (such as when TESTSW is '0'):&lt;br&gt;000: 0? output clock (clk_0)&lt;br&gt;001: 90? output clock (clk_90)&lt;br&gt;010: 180? output clock (clk_180)&lt;br&gt;011: 270? output clock (clk_270)&lt;br&gt;100: 360? internal clock (clk_360_int)&lt;br&gt;101: speed-up pulse (spdup)&lt;br&gt;110: slow-down pulse (slwdn)&lt;br&gt;111: 0? MCTL logic clock (cclk_0) &lt;br&gt;The following are valid settings for the slave DLL (such as when TESTSW is '1'):&lt;br&gt;000: input DQS strobe (dqs)&lt;br&gt;001: input clock reference (clk_90_in)&lt;br&gt;010: internal feedback clock (clk_0_out)&lt;br&gt;011: 90? output DQS_b strobe (dqsb_90)&lt;br&gt;100: 90? output DQS strobe (dqs_90)&lt;br&gt;101: speed-up pulse (spdup)&lt;br&gt;110: slow-down pulse (slwdn)&lt;br&gt;111: auto-lock enable signal" range="8:6" property="RW"/>
				<Member name="testen" description="Test enable.&lt;br&gt;This bit is used to enable digital and analog test outputs selected by the DTC and ATC respectively." range="5" property="RW"/>
				<Member name="ipump" description="Charge pump current trim&lt;br&gt;This field is used to trim charge pump current.&lt;br&gt;000: maximum current&lt;br&gt;111: minimum current" range="4:2" property="RW"/>
				<Member name="dres" description="Delta resistor trim.&lt;br&gt;This field is used to trim reference current versus resistor value variation:&lt;br&gt;00: Rnom&lt;br&gt;01: Rnom ? 20%&lt;br&gt;1x: Rnom + 20%&lt;br&gt;Note: This field is reserved for a few processes and is not used by the DLL." range="1:0" property="RW"/>
				<Register offset="0x410"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PUB_ACDLLCR" description="DDRC_PUB_ACDLLCR is an AC DLL control register." value="0x40000000" startoffset="0x414">
				<Member name="dlldis" description="DLL disable.&lt;br&gt;A disabled DLL is bypassed. The default value 0 indicates that the DLL is enabled." range="31" property="RW"/>
				<Member name="dllsrst" description="DLL soft reset.&lt;br&gt;The AC DLL is soft-reset by driving the DLL soft reset pin." range="30" property="RW"/>
				<Member name="reserved" description="Reserved." range="29:20" property="RW"/>
				<Member name="sdlbmode" description="Slave DLL loopback mode.&lt;br&gt;If this bit is set, the slave DLL is put in loopback mode in which there is no 90? phase shift on read DQS/DQS#. This bit must be set when the byte PHYs are operated in loopback mode such as during BIST loopback." range="19" property="RW"/>
				<Member name="atesten" description="Analog test enable.&lt;br&gt;This bit is used to enable the analog test signal to be output on the DLL analog test output (test_out_a). The DLL analog test output is tristated when this bit is 0." range="18" property="RW"/>
				<Member name="sdphase" description="Slave DLL phase trim.&lt;br&gt;This field is used to select the phase difference between the input clock and the corresponding output clock of the slave DLL. &lt;br&gt;0000: 90&lt;br&gt;0001: 72&lt;br&gt;0010: 54&lt;br&gt;0011: 36&lt;br&gt;0100: 108&lt;br&gt;0101: 90&lt;br&gt;0110: 72&lt;br&gt;0111: 54&lt;br&gt;1000: 126&lt;br&gt;1001: 108&lt;br&gt;1010: 90&lt;br&gt;1011: 72&lt;br&gt;1100: 144&lt;br&gt;1101: 126&lt;br&gt;1110: 108&lt;br&gt;1111: 90" range="17:14" property="RW"/>
				<Member name="sstart" description="Slave auto startup.&lt;br&gt;This field is used to control how the slave DLL starts up relative to the master DLL locking.&lt;br&gt;0X: Slave DLL automatically starts up once the master DLL is locked.&lt;br&gt;10: The automatic startup of the slave DLL is disabled, and the phase detector is disabled.&lt;br&gt;11: The automatic startup of the slave DLL is disabled, and the phase detector is enabled." range="13:12" property="RW"/>
				<Member name="mfwdly" description="Master feed-forward delay trim.&lt;br&gt;This field is used to trim the delay in the master DLL feed-forward path.&lt;br&gt;000: minimum delay&lt;br&gt;111: maximum delay" range="11:9" property="RW"/>
				<Member name="mfbdly" description="Master feedback delay trim.&lt;br&gt;This field is used to trim the delay in the master DLL feedback path.&lt;br&gt;000: minimum delay&lt;br&gt;111: maximum delay" range="8:6" property="RW"/>
				<Member name="sfwdly" description="Slave feed-forward delay trim.&lt;br&gt;This field is used to trim the delay in the slave DLL feed-forward path.&lt;br&gt;000: minimum delay&lt;br&gt;111: maximum delay" range="5:3" property="RW"/>
				<Member name="sfbdly" description="Slave feedback delay trim.&lt;br&gt;This field is used to trim the delay in the slave DLL feedback path.&lt;br&gt;000: minimum delay&lt;br&gt;111: maximum delay" range="2:0" property="RW"/>
				<Register offset="0x414"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PUB_PTR0" description="DDRC_PUB_PTR0 is PHY timing register 0." value="0x0022AF9B" startoffset="0x418">
				<Member name="reserved" description="Reserved" range="31:22" property="RW"/>
				<Member name="titmsrst" description="ITM soft reset time.&lt;br&gt;This field defines the number of controller clock cycles during which the ITM soft reset pin must remain asserted when soft reset is performed on ITMs. The number must correspond to a value that is greater than or equal to eight controller clock cycles.&lt;br&gt;The default value corresponds to eight controller clock cycles." range="21:18" property="RW"/>
				<Member name="tdlllock" description="DLL lock time.&lt;br&gt;The field defines the number of clock cycles for the DLL to stabilize and lock the number of clock cycles from when the DLL reset pin is deasserted to when the DLL has locked and is ready for use. For details, see the PHY data book for the DLL lock time. &lt;br&gt;The default value corresponds to 5.12 μs at 533 MHz." range="17:6" property="RW"/>
				<Member name="tdllsrst" description="DLL soft reset time.&lt;br&gt;The field defines the number of controller clock cycles during which the DLL soft reset pin must remain asserted when the soft reset is triggered through the PHY initialization register (PIR). The number must correspond to a value that is greater than or equal to 50 ns or eight controller clock cycles, whichever is greater.&lt;br&gt;The default value corresponds to 50 ns at 533 MHz." range="5:0" property="RW"/>
				<Register offset="0x418"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PUB_PTR1" description="DDRC_PUB_PTR1 is PHY timing register 1." value="0x0604111D" startoffset="0x41C">
				<Member name="reserved" description="Reserved" range="31:27" property="RW"/>
				<Member name="tdinit1" description="DRAM initialization time 1. The DRAM initialization time corresponding to the following:&lt;br&gt;DDR3: CKE high time to first command (tRFC +10 ns or 5 tCK, whichever value is larger)&lt;br&gt;DDR2: CKE high time to first command (400 ns)&lt;br&gt;DDR: CKE high time to first command (400 ns or 1 tCK)&lt;br&gt;LPDDR2: CKE low time with power and clock stable (100 ns)&lt;br&gt;The default value corresponds to DDR3 360 ns at 533MHz." range="26:19" property="RW"/>
				<Member name="tdinit0" description="DRAM initialization time 0. The DRAM initialization time corresponding to the following:&lt;br&gt;DDR3: CKE low time with power and clock stable (500 μs)&lt;br&gt;DDR2: CKE low time with power and clock stable (200 μs)&lt;br&gt;DDR: CKE low time with power and clock stable (200 μs)&lt;br&gt;LPDDR: CKE high time to first command (200 μs)&lt;br&gt;LPDDR2: CKE high time to first command (200 μs)&lt;br&gt;The default value corresponds to DDR3 500 μs at 533MHz." range="18:0" property="RW"/>
				<Register offset="0x41C"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PUB_PTR2" description="DDRC_PUB_PTR2 is PHY timing register 2." value="0x042DA072" startoffset="0x420">
				<Member name="reserved" description="Reserved" range="31:27" property="RW"/>
				<Member name="tdinit3" description="DRAM initialization time 3. The DRAM initialization time corresponding to the following:&lt;br&gt;LPDDR2: time from ZQ initialization command to first command (1 μs)&lt;br&gt;The default value corresponds to the LPDDR2 1 μs at 533MHz." range="26:17" property="RW"/>
				<Member name="tdinit2" description="DRAM initialization time 2. The DRAM initialization time corresponding to the following:&lt;br&gt;DDR3: reset low time (200 μs on power-on or 100 ns after power-on)&lt;br&gt;LPDDR2: time from reset command to end of auto initialization (1 μs + 10 μs = 11 μs)&lt;br&gt;The default value corresponds to DDR3 200 μs at 533MHz." range="16:0" property="RW"/>
				<Register offset="0x420"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PUB_ACIOCR" description="DDRC_PUB_ACIOCR is an AC I/O configuration register." value="0x30400812" startoffset="0x424">
				<Member name="acsr" description="Address/Command slew rate. &lt;br&gt;Note: The Hi3518 does not support the configuration." range="31:30" property="RO"/>
				<Member name="rstiom" description="SDRAM reset I/O mode.&lt;br&gt;This bit is used to select SSTL mode (when set to 0) or CMOS mode (when set to 1) of the I/O for SDRAM reset." range="29" property="RW"/>
				<Member name="rstpdr" description="SDRAM reset power down receiver.&lt;br&gt;If this bit is set, the input receiver on the I/O is powered down for the SDRAM RST# pin." range="28" property="RW"/>
				<Member name="rstpdd" description="SDRAM reset power down driver.&lt;br&gt;If this bit is set, the output driver on the I/O is powered down for the SDRAM RST# pin." range="27" property="RW"/>
				<Member name="rstodt" description="SDRAM reset on-die termination.&lt;br&gt;If this bit is set, the on-die termination on the I/O is enabled for the SDRAM RST# pin." range="26" property="RW"/>
				<Member name="rankpdr" description="Rank power down receiver.&lt;br&gt;If this field is set, the input receiver on the I/O is powered down for CKE[3:0], ODT[3:0], and CS#[3:0] pins. RANKPDR[0] controls the power down for CKE[0], ODT[0], and CS#[0]; RANKPDR[1] controls the power down for CKE[1], ODT[1], and CS#[1], and so on.&lt;br&gt;Note: The actual reset value is calculated based on the configured number of ranks. For the Hi3518, each PUB supports one rank." range="25:22" property="RW"/>
				<Member name="cspdd" description="CS# power down driver.&lt;br&gt;If this field is set, the output driver on the I/O is powered down for CS#[3:0] pins. PDD[0] controls the power down for CS#[0], PDD[1] controls the power down for CS#[1], and so on. The power down for the CKE and ODT drivers is controlled by the DSGCR register.&lt;br&gt;Note: The actual reset value is calculated based on the configured number of ranks. For the Hi3518, each PUB supports one rank." range="21:18" property="RW"/>
				<Member name="rankodt" description="Rank on-die termination.&lt;br&gt;If this field is set, the on-die termination on the I/O is enabled for CKE[3:0], ODT[3:0], and CS#[3:0] pins. RANKODT[0] controls the on-die termination for CKE[0], ODT[0], and CS#[0]; RANKODT[1] controls the on-die termination for CKE[1], ODT[1], and CS#[1], and so on.&lt;br&gt;Note: The actual reset value is calculated based on the configured number of ranks. For the Hi3518, each PUB supports one rank." range="17:14" property="RW"/>
				<Member name="ckpdr" description="CK power down receiver.&lt;br&gt;If this field is set, the input receiver on the I/O is powered down for CK[0], CK[1], and CK[2] pins respectively.&lt;br&gt;Note: The actual reset value is calculated based on the configured number of DDRCKs. For the Hi3518, each PUB supports one DDRCK." range="13:11" property="RW"/>
				<Member name="ckpdd" description="CK power down driver.&lt;br&gt;If this field is set, the output driver on the I/O is powered down for CK[0], CK[1], and CK[2] pins respectively.&lt;br&gt;Note: The actual reset value is calculated based on the configured number of DDRCKs. For the Hi3518, each PUB supports one DDRCK." range="10:8" property="RW"/>
				<Member name="ckodt" description="CK on-die termination.&lt;br&gt;If this field is set, the on-die termination on the I/O is enabled for CK[0], CK[1], and CK[2] pins respectively.&lt;br&gt;Note: The actual reset value is calculated based on the configured number of DDRCKs. For the Hi3518, each PUB supports one DDRCK." range="7:5" property="RW"/>
				<Member name="acpdr" description="AC power down receiver.&lt;br&gt;If this bit is set, the input receiver on the I/O is powered down for RAS#, CAS#, WE#, BA[2:0], and A[15:0] pins, as well as the optional DIMM PAR_IN pin and LPDDR TPD pin." range="4" property="RW"/>
				<Member name="acpdd" description="AC power down driver.&lt;br&gt;If this bit is set, the output driver on the I/O is powered down for RAS#, CAS#, WE#, BA[2:0], and A[15:0] pins, as well as the optional DIMM PAR_IN pin and LPDDR TPD pin." range="3" property="RW"/>
				<Member name="acodt" description="Address/Command on-die termination.&lt;br&gt;If this bit is set, the on-die termination on the I/O is enabled for RAS#, CAS#, WE#, BA[2:0], and A[15:0] pins, as well as the optional DIMM PAR_IN pin and LPDDR TPD pin." range="2" property="RW"/>
				<Member name="acoe" description="Address/Command output enable.&lt;br&gt;If this bit is set, the output driver on the I/O is enabled for all address and command pins, as well as the optional DIMM PAR_IN pin and LPDDR TPD pin." range="1" property="RW"/>
				<Member name="aciom" description="Address/Command I/O mode.&lt;br&gt;This bit is used to select the SSTL mode (when set to 0) or CMOS mode (when set to 1) of the I/O for all address and command pins, as well as the optional DIMM PAR_IN pin and LPDDR TPD pin." range="0" property="RW"/>
				<Register offset="0x424"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PUB_DXCCR" description="DDRC_PUB_DXCCR is a DATX8 common configuration register." value="0x00000800" startoffset="0x428">
				<Member name="reserved" description="reserved" range="31:14" property="RW"/>
				<Member name="dxsr" description="Data slew rate (only for D3F I/O).&lt;br&gt;This field is used to select the slew rate of the I/O for DQ, DM, and DQS/DQS# pins of all DATX8 macros.&lt;br&gt;Note: The Hi3518 does not support the configuration." range="13:12" property="RW"/>
				<Member name="dqsnres" description="DQS# resistor.&lt;br&gt;This field is used to select the on-die pull-up/pull-down resistor for DQS# pins. This field has the same encoding as DQSRES.&lt;br&gt;Note: A DQS# resistor must be connected for LPDDR2." range="11:8" property="RW"/>
				<Member name="dqsres" description="DQS resistor.&lt;br&gt;This field is used to select the on-die pull-down/pull-up resistor for DQS pins. DQSRES[3] selects pull-down (when set to 0) or pull-up (when set to 1). &lt;br&gt;DQSRES[2:0] selects the resistor value as follows:&lt;br&gt;000: open. The on-die resistor is disconnected.&lt;br&gt;001: 688 ohms&lt;br&gt;010: 611 ohms&lt;br&gt;011: 550 ohms&lt;br&gt;100: 500 ohms&lt;br&gt;101: 458 ohms&lt;br&gt;110: 393 ohms&lt;br&gt;111: 344 ohms&lt;br&gt;Note: A DQS resistor must be connected for LPDDR2." range="7:4" property="RW"/>
				<Member name="dxpdr" description="Data power down receiver.&lt;br&gt;If this bit is set, the input receiver on I/O is powered down for DQ, DM, and DQS/DQS# pins of all DATX8 macros. This bit is ORed with the PDR configuration bit of the individual DATX8(DXnGCR)." range="3" property="RW"/>
				<Member name="dxpdd" description="Data power down driver.&lt;br&gt;If this bit is set, the output driver on I/O is powered down for DQ, DM, and DQS/DQS# pins of all DATX8 macros. This bit is ORed with the PDD configuration bit of the individual DATX8(DXnGCR)." range="2" property="RW"/>
				<Member name="dxiom" description="Data on-die termination.&lt;br&gt;If this bit is set, the on-die termination on the I/O is enabled for DQ, DM, and DQS/DQS# pins of all DATX8 macros. This bit is ORed with the ODT configuration bit of the individual DATX8 (DXnGCR)" range="1" property="RW"/>
				<Member name="dxodt" description="Data on-die termination.&lt;br&gt;If this bit is set, the on-die termination on the I/O is enabled for DQ, DM, and DQS/DQS# pins of all DATX8 macros. This bit is ORed with the ODT configuration bit of the individual DATX8 (DXnGCR)" range="0" property="RW"/>
				<Register offset="0x428"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PUB_DSGCR" description="DDRC_PUB_DSGCR is a DDR system general configuration register." value="0xFA00001F" startoffset="0x42C">
				<Member name="ckeoe" description="SDRAM CKE output enable.&lt;br&gt;If this bit is set, the output driver on the I/O is enabled for the SDRAM CKE pin." range="31" property="RW"/>
				<Member name="rstoe" description="SDRAM reset output enable.&lt;br&gt;If this bit is set, the output driver on the I/O is enabled for the SDRAM RST# pin." range="30" property="RW"/>
				<Member name="odtoe" description="SDRAM ODT output enable.&lt;br&gt;If this bit is set, the output driver on the I/O is enabled for the SDRAM ODT pin." range="29" property="RW"/>
				<Member name="ckoe" description="SDRAM CK output enable.&lt;br&gt;If this bit is set, the output driver on the I/O is enabled for SDRAM CK/CK# pins." range="28" property="RW"/>
				<Member name="tpdoe" description="SDRAM TPD output enable (only for LPDDR).&lt;br&gt;If this bit is set, the output driver on the I/O is enabled for the SDRAM TPD pin." range="27" property="RW"/>
				<Member name="tpdpd" description="SDRAM TPD power down driver (only for LPDDR).&lt;br&gt;If this bit is set, the output driver on the I/O is powered down for SDRAM TPD pin. Note that the power down of the receiver on the I/O for SDRAM TPD pin is controlled by ACIOCR[ACPDR] register bit." range="26" property="RW"/>
				<Member name="nl2oe" description="Non-LPDDR2 output enable.&lt;br&gt;If this bit is set, the output driver on the I/O is enabled for non-LPDDR2 (ODT, RAS#, CAS#, WE#, and BA) pins. This may be used when a chip designed for both LPDDR2 and other DDR modes is being used in LPDDR2 mode. For these pins, the I/O output enable signal (OE) is an AND of this bit and the respective output enable bit in the ACIOCR or DSGCR register." range="25" property="RW"/>
				<Member name="nl2pd" description="Non-LPDDR2 power down.&lt;br&gt;If this bit is set, the output driver and the input receiver on the I/O are powered down for non-LPDDR2 (ODT, RAS#, CAS#, WE#, and BA) pins. This may be used when a chip designed for both LPDDR2 and other DDR modes is being used in LPDDR2 mode. For these pins, the I/O power down signal (PDD or PDR) is an OR of this bit and the respective power-down bit in the ACIOCR register." range="24" property="RW"/>
				<Member name="odtpdd" description="ODT power down driver.&lt;br&gt;If this field is set, the output driver on the I/O is powered down for ODT[3:0] pins. ODTPDD[0] controls the power down for ODT[0], ODTPDD[1] controls the power down for ODT[1], and so on.&lt;br&gt;Note: The actual reset value is calculated based on the configured number of ranks. For the Hi3518, each PUB supports one rank." range="23:20" property="RW"/>
				<Member name="ckepdd" description="CKE power down driver.&lt;br&gt;If this field is set, the output driver on the I/O is powered down for CKE[3:0] pins. CKEPDD[0] controls the power down for CKE[0], CKEPDD[1] controls the power down for CKE[1], and so on.&lt;br&gt;Note: The actual reset value is calculated based on the configured number of ranks. For the Hi3518, each PUB supports one rank." range="19:16" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:11" property="RW"/>
				<Member name="dqsge" description="DQS gate early.&lt;br&gt;This field specifies the number of clock cycles during which the DQS gating must be enabled earlier than its normal position. This field is applicable only when the PDQSR I/O cell and passive DQS gating are used and there is no drift compensation. This field is recommended to be set to zero for all DDR types other than LPDDR2. For LPDDR2, this field is set to (tDQSCKmax ? tDQSCK) divided by clock cycle and rounded up." range="10:8" property="RW"/>
				<Member name="dqsgx" description="DQS gate extension.&lt;br&gt;This field specifies the number of clock cycles during which the DQS gating must be extended beyond the normal burst length width. This field is applicable only when the PDQSR I/O cell and passive DQS gating are used and there is no drift compensation. This field is recommended to be set to zero for all DDR types other than LPDDR2. For LPDDR2, this field is set to (tDQSCKmax ? tDQSCK) divided by clock cycle and rounded up." range="7:5" property="RW"/>
				<Member name="lpdllpd" description="Low-power DLL power down.&lt;br&gt;If this bit is set, the PHY must respond to the DFI low-power opportunity request and power down the DLL of the byte when the wakeup time request satisfies the DLL lock time." range="4" property="RW"/>
				<Member name="lpiopd" description="Low-power I/O power down.&lt;br&gt;If this bit is set, it specifies that the PHY should respond to the DFI low-power opportunity request and power down the I/Os of the byte." range="3" property="RW"/>
				<Member name="zuen" description="Impedance update enable.&lt;br&gt;If this bit is set, the PHY must perform impedance calibration (update) whenever there is a controller initiated DFI update request. Otherwise the PHY will ignore an update request from the controller." range="2" property="RW"/>
				<Member name="bdisen" description="Byte disable enable.&lt;br&gt;If this bit is set, the PHY must respond to the DFI byte disable request. Otherwise the byte disable from the DFI is ignored, and therefore bytes can be disabled only by using the DXnGCR register." range="1" property="RW"/>
				<Member name="puren" description="PHY update request enable.&lt;br&gt;If this bit is set, the PHY must issue a PHY-initiated DFI update request when there is DQS drift of more than 3/4 of a clock cycle within one continuous (back-to-back) read burst. The PHY issues PHY-initiated update requests and the controller must respond by default. Otherwise, the PHY may return erroneous values. The option to disable it is provided only for silicon evaluation and testing." range="0" property="RW"/>
				<Register offset="0x42C"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PUB_DCR" description="DDRC_PUB_DCR is a DRAM configuration register." value="0x0000000B" startoffset="0x430">
				<Member name="tpd" description="Test power down (only for LPDDR).&lt;br&gt;Note: The Hi3518 does not support this function." range="31" property="RW"/>
				<Member name="rdimm" description="Registered DIMM.&lt;br&gt;Note: The Hi3518 does not support this function." range="30" property="RW"/>
				<Member name="udimm" description="Unbuffered DIMM address mirroring.&lt;br&gt;Note: The Hi3518 does not support this function." range="29" property="RW"/>
				<Member name="ddr2t" description="DDR 2T timing.&lt;br&gt;Note: The Hi3518 does not support this function." range="28" property="RW"/>
				<Member name="nosra" description="No simultaneous rank access.&lt;br&gt;Note: The Hi3518 does not support this function." range="27" property="RW"/>
				<Member name="reserved" description="Reserved." range="26:10" property="RW"/>
				<Member name="ddrtype" description="DDR type.&lt;br&gt;This field is used to select the DDR type for the specified DDR mode. The following are valid values for LPDDR2:&lt;br&gt;00: LPDDR2-S4&lt;br&gt;01: LPDDR2-S2&lt;br&gt;10: LPDDR2-NVM&lt;br&gt;11: reserved&lt;br&gt;Note: You do not need to configure this field." range="9:8" property="RW"/>
				<Member name="mprdq" description="Multi-purpose register (MPR) DQ (only for DDR3).&lt;br&gt;This field specifies the value that is driven on non-primary DQ pins during MPR reads.&lt;br&gt;0: The primary DQ drives out the data from MPR (0-1-0-1); non-primary DQs drive '0'.&lt;br&gt;1: The primary DQ and non-primary DQs all drive the same data from MPR (0-1-0-1)." range="7" property="RW"/>
				<Member name="pdq" description="Primary DQ (only for DDR3).&lt;br&gt;This field specifies the DQ pin in a byte that is designated as a primary pin for multi-purpose register (MPR) reads. The valid values 0?7 correspond to DQ[0] to DQ[7] respectively." range="6:4" property="RW"/>
				<Member name="ddr8bnk" description="DDR 8-bank.&lt;br&gt;If this bit is set, the SDRAM used has eight banks. For tRPA, tRP+1 and tFAW are used for 8-bank DRAMs; for other tRPA, tRP but no tFAW is used. Note that a setting of 1 for DRAMs that have less than 8 banks still results in correct functionality but less tighter DRAM command spacing for the parameters described here." range="3" property="RW"/>
				<Member name="ddrmd" description="SDRAM DDR mode.&lt;br&gt;000: LPDDR (mobile DDR)&lt;br&gt;001: DDR&lt;br&gt;010: DDR2&lt;br&gt;011: DDR3&lt;br&gt;100: LPDDR2 (mobile DDR2)&lt;br&gt;101–111: reserved" range="2:0" property="RW"/>
				<Register offset="0x430"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PUB_DTPR0" description="DDRC_PUB_DTPR0 is DRAM timing parameters register 0." value="0x3092666E" startoffset="0x434">
				<Member name="tccd" description="Read to read and write to write command delay.&lt;br&gt;0: BL/2 for DDR2 and 4 for DDR3&lt;br&gt;1: BL/2 + 1 for DDR2 and 5 for DDR3" range="31" property="RW"/>
				<Member name="trc" description="Activate to activate command delay (same bank). The valid value ranges from 2 to 42." range="30:25" property="RW"/>
				<Member name="trrd" description="Activate to activate command delay (different banks). The valid value ranges from 1 to 8." range="24:21" property="RW"/>
				<Member name="tras" description="Activate to precharge command delay. The valid value ranges from 2 to 31." range="20:16" property="RW"/>
				<Member name="trcd" description="Activate to read or write delay. The minimum time from when an activate command is issued to when a read or write to the activated row can be issued. The valid value range from 2 to 11." range="15:12" property="RW"/>
				<Member name="trp" description="Precharge command period.&lt;br&gt;This field indicates the minimum time between a precharge command and any other command. Note that the controller automatically derives tRPA for 8-bank DDR2 devices by adding 1 to tRP. The valid value ranges from 2 to 11." range="11:8" property="RW"/>
				<Member name="twtr" description="Internal write to read command delay. The valid value ranges from 1 to 6." range="7:5" property="RW"/>
				<Member name="trtp" description="Internal read to precharge command delay. The valid value ranges from 2 to 6. Note that even though RTP does not apply to JEDEC DDR devices, this parameter must still be set to a minimum value of 2 for DDR because the controller always uses the following DDR2 equation to calculate the read to precharge timing (which is BL/2 for JEDEC DDR): AL + BL/2 + max(RTP, 2) – 2" range="4:2" property="RW"/>
				<Member name="tmrd" description="Load mode cycle time.&lt;br&gt;This field indicates the minimum time between a load mode register command and any other command. For DDR3, this field indicates the minimum time between two load mode register commands. The valid value for DDR2 ranges from 2 to 3. For DDR3, the value used for tMRD is 4 plus the value programmed in these bits.&lt;br&gt;00: 4&lt;br&gt;01: 5&lt;br&gt;10: 6&lt;br&gt;11: 7" range="1:0" property="RW"/>
				<Register offset="0x434"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PUB_DTPR1" description="DDRC_PUB_DTPR1 is DRAM timing parameters register 1." value="0x09830090" startoffset="0x438">
				<Member name="reserved" description="Reserved" range="31:30" property="RW"/>
				<Member name="tdqsckmax" description="Maximum DQS output access time from CK/CK# (LPDDR2 only). This value is used for implementing read-to-write spacing. The valid value ranges from 1 to 7." range="29:27" property="RW"/>
				<Member name="tdqsck" description="DQS output access time from CK/CK# (only for LPDDR2).&lt;br&gt;This value is used for calculating the read latency. The valid value ranges from 1 to 7. This value is derived from the corresponding parameter in the SDRAM data sheet divided by the clock cycle time without rounding up. The fractional remainder is automatically adjusted for by data training in quarter clock cycle units. If data training is not performed, this fractional remainder must be converted into quarter clock cycle units and the gating registers (DXnDQSTR) are adjusted accordingly." range="26:24" property="RW"/>
				<Member name="trfc" description="Refresh-to-refresh.&lt;br&gt;This field indicates the minimum time between two refresh commands or between a refresh and an active command. The value unit is clock cycle. The value is derived from the minimum refresh interval from the data sheet, tRFC(min), divided by the clock cycle time. The default number of clock cycles is the greatest value in tRFC(min) defined in the JEDEC protocol." range="23:16" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:12" property="RW"/>
				<Member name="trtodt" description="Read to ODT delay (only for DDR3).&lt;br&gt;This field specifies whether ODT can be enabled immediately after the read postamble or one clock delay has been added.&lt;br&gt;0: ODT may be turned on immediately after read postamble.&lt;br&gt;1: ODT may not be turned on until one clock after the read postamble.&lt;br&gt;If tRTODT is set to 1 and ODT is enabled, the read-to-write latency increases by 1." range="11" property="RW"/>
				<Member name="tmod" description="Load mode update delay (only for DDR3).&lt;br&gt;This field indicates the minimum time between a load mode register command and a non-load mode register command.&lt;br&gt;00: 12&lt;br&gt;01: 13&lt;br&gt;10: 14&lt;br&gt;11: 15" range="10:9" property="RW"/>
				<Member name="tfaw" description="4-bank activate period.&lt;br&gt;No more than 4-bank activate commands may be issued in a specified tFAW period. This field applies only to 8-bank devices. The valid value ranges from 2 to 31." range="8:3" property="RW"/>
				<Member name="trtw" description="Read to write command delay.&lt;br&gt;0: standard bus turn around delay&lt;br&gt;1: add 1 clock to standard bus turn around delay&lt;br&gt;This parameter allows the user to increase the delay between issuing write commands to the SDRAM when preceded by read commands. This provides an option to increase bus turn-around margin for high-frequency systems." range="2" property="RW"/>
				<Member name="taondtaofd" description="ODT turn-on/turn-off delays (only for DDR2). The delay unit is clock cycle.&lt;br&gt;00: 2/2.5&lt;br&gt;01: 3/3.5&lt;br&gt;10: 4/4.5&lt;br&gt;11: 5/5.5&lt;br&gt;Most DDR2 devices use the fixed value 2/2.5. For non-standard SDRAMs, the user must ensure that the operational write latency is always greater than or equal to the ODT turn-on delay. For example, if the CAS latency, CAS additive latency, and write latency for a DDR2 SDRAM is 3, 0, and 2 respectively, the 2/2.5 but not 3/3.5 or larger can be used." range="1:0" property="RW"/>
				<Register offset="0x438"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PUB_DTPR2" description="DDRC_PUB_DTPR2 is DRAM timing parameters register 2." value="0x1001A0C8" startoffset="0x43C">
				<Member name="reserved" description="Reserved." range="31:29" property="RW"/>
				<Member name="tdllk" description="DLL locking time. The valid value ranges from 2 to 1023." range="28:19" property="RW"/>
				<Member name="tcke" description="CKE minimum pulse width.&lt;br&gt;This field also specifies the minimum time during which the SDRAM must remain in power-down or self-refresh mode. For DDR3, this parameter must be set to the value of tCKESR that is usually greater than the value of tCKE. The valid value ranges from 2 to 15." range="18:15" property="RW"/>
				<Member name="txp" description="Power down exit delay.&lt;br&gt;This field indicates the minimum time between a power down exit command and any other command. This parameter must be set to the maximum value among the various minimum power down exit delay parameters specified in the SDRAM data sheet, for example, max(tXP, tXARD, tXARDS) for DDR2 and max(tXP, tXPDLL) for DDR3. The valid value ranges from 2 to 31." range="14:10" property="RW"/>
				<Member name="txs" description="Self refresh exit delay.&lt;br&gt;This field indicates the minimum time between a self refresh exit command and any other command. This parameter must be set to the maximum value among the various minimum self refresh exit delay parameters specified in the SDRAM data sheet, for example, max(tXSNR, tXSRD) for DDR2 and max(tXS, tXSDLL) for DDR3. The valid value ranges from 2 to 1023." range="9:0" property="RW"/>
				<Register offset="0x43C"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PUB_MR0" description="DDRC_PUB_MR0 is mode register 0." value="0x00000A52" startoffset="0x440">
				<Member name="reserved" description="Reserved" range="31:16" property="RW"/>
				<Member name="mr0" description="SDRAM mode register 0 (MR0).&lt;br&gt;This field corresponds to valid bits 13?0 of mode register 0 (MR0) in the DDRn SDRAM user manual. DDRC_PUB_MR0 bit[15:14] must be set to 0b00.&lt;br&gt;Note: For details about MR0, see the DDRn SDRAM user manual." range="15:0" property="RW"/>
				<Register offset="0x440"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PUB_MR1" description="DDRC_PUB_MR1 is mode register 1." value="0x00000000" startoffset="0x444">
				<Member name="reserved" description="Reserved" range="31:16" property="RW"/>
				<Member name="mr1" description="SDRAM extended mode register 1 (EMR1).&lt;br&gt;This field corresponds to valid bits 13?0 of mode register 1 (MR1) in the DDRn SDRAM user manual. DDRC_PUB_MR1 bit[15:14] must be set to 0b00.&lt;br&gt;Note: For details about MR1, see the DDRn SDRAM user manual." range="15:0" property="RW"/>
				<Register offset="0x444"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PUB_MR2" description="DDRC_PUB_MR2 is mode register 2." value="0x00000000" startoffset="0x448">
				<Member name="reserved" description="Reserved" range="31:16" property="RW"/>
				<Member name="mr2" description="This field corresponds to valid bits 13?0 of mode register 2 (MR2) in the DDRn SDRAM user manual. DDRC_PUB_MR2 bit[15:14] must be set to 0b00.&lt;br&gt;Note: For details about MR2, see the DDRn SDRAM user manual." range="15:0" property="RW"/>
				<Register offset="0x448"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PUB_MR3" description="DDRC_PUB_MR3 is mode register 3." value="0x00000000" startoffset="0x44C">
				<Member name="reserved" description="Reserved" range="31:16" property="RW"/>
				<Member name="mr3" description="SDRAM extended mode register 3 (EMR3)&lt;br&gt;This field corresponds to valid bits 13?0 of mode register 1 (MR1) in the DDRn SDRAM user manual. DDRC_PUB_MR3 bit[15:14] must be set to 0b00.&lt;br&gt;Note: For details about MR3, see the DDRn SDRAM user manual." range="15:0" property="RW"/>
				<Register offset="0x44C"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PUB_ODTCR" description="DDRC_PUB_ODTCR is an ODT configuration register." value="0x00010000" startoffset="0x450">
				<Member name="wrodt3" description="Write ODT: rank select. The description is the same as wodt0.&lt;br&gt;Note: The actual reset value is calculated based on the configured number of ranks. The Hi3518 does not support the configuration." range="31:28" property="RW"/>
				<Member name="wrodt2" description="Write ODT: rank select. The description is the same as wodt0.&lt;br&gt;Note: The actual reset value is calculated based on the configured number of ranks. The Hi3518 does not support the configuration." range="27:24" property="RW"/>
				<Member name="wrodt1" description="Write ODT: rank select. The description is the same as wodt0." range="23:20" property="RW"/>
				<Member name="wrodt0" description="Write ODT: specifies whether ODT should be enabled ('1') or disabled ('0') on each of at most four ranks when a write command is sent to rank n. WRODT0, WRODT1, WRODT2, and WRODT3 specify ODT settings when a write is to rank 0, rank 1, rank 2, and rank 3 respectively. The four bits of each field each represent a rank, the LSB being rank 0 and the MSB being rank 3. The ODT is enabled only on the rank that is being written to by default." range="19:16" property="RW"/>
				<Member name="rdodt3" description="Read ODT: rank select. The description is the same as rodt0.&lt;br&gt;Note: The actual reset value is calculated based on the configured number of ranks. The Hi3518 does not support the configuration." range="15:12" property="RW"/>
				<Member name="rdodt2" description="Read ODT: rank select. The description is the same as rodt0.&lt;br&gt;Note: The actual reset value is calculated based on the configured number of ranks. The Hi3518 does not support the configuration." range="11:8" property="RW"/>
				<Member name="rdodt1" description="Read ODT: rank select. The description is the same as rodt0." range="7:4" property="RW"/>
				<Member name="rdodt0" description="Read ODT: specifies whether ODT should be enabled ('1') or disabled ('0') on each of at most four ranks when a read command is sent to rank n. RDODT0, RDODT1, RDODT2, and RDODT3 specify ODT settings when a read is to rank 0, rank 1, rank 2, and rank 3 respectively. The four bits of each field each represent a rank, the LSB being rank 0 and the MSB being rank 3. The ODT is disabled during reads by default." range="3:0" property="RW"/>
				<Register offset="0x450"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PUB_DTAR" description="DDRC_PUB_DTAR is a data training address register." value="0x00000000" startoffset="0x454">
				<Member name="dtmpr" description="Data training using MPR (only for DDR3).&lt;br&gt;If this bit is set, the SDRAM multi-purpose register (MPR) should be used during data training. Otherwise, data training is performed by first writing to some locations in the SDRAM and then reading them back." range="31" property="RW"/>
				<Member name="dtbank" description="Data training bank address.&lt;br&gt;This field is used to select the SDRAM bank address to be used during data training." range="30:28" property="RW"/>
				<Member name="dtrow" description="Data training row address.&lt;br&gt;This field is used to select the SDRAM row address to be used during data training." range="27:12" property="RW"/>
				<Member name="dtcol" description="Data training column address.&lt;br&gt;This field is used to select the SDRAM column address to be used during data training. The lower four bits of this address must always be &quot;0000&quot;." range="11:0" property="RW"/>
				<Register offset="0x454"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PUB_DTDR0" description="DDRC_PUB_DTDR0 is data training data register 0." value="0xDD22EE11" startoffset="0x458">
				<Member name="dtbyte3" description="Data training data.&lt;br&gt;This field indicates the fourth byte of data used during data training. The same data byte is used for each byte lane. The default sequence is a walking 1 while data toggling every data cycle." range="31:24" property="RW"/>
				<Member name="dtbyte2" description="Data training data.&lt;br&gt;This field indicates the third byte of data used during data training. This same data byte is used for each byte lane. The default sequence is a walking 1 while data toggling every data cycle." range="23:16" property="RW"/>
				<Member name="dtbyte1" description="Data training data.&lt;br&gt;This field indicates the second byte of data used during data training. This same data byte is used for each byte lane. The default sequence is a walking 1 while data toggling every data cycle." range="15:8" property="RW"/>
				<Member name="dtbyte0" description="Data training data.&lt;br&gt;This field indicates the first byte of data used during data training. This same data byte is used for each byte lane. The default sequence is a walking 1 while data toggling every data cycle." range="7:0" property="RW"/>
				<Register offset="0x458"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PUB_DTDR1" description="DDRC_PUB_DTDR1 is data training data register 1." value="0x7788BB44" startoffset="0x45C">
				<Member name="dtbyte7" description="Data training data.&lt;br&gt;This field indicates the eighth byte of data used during data training. This same data byte is used for each byte lane. The default sequence is a walking 1 while data toggling every data cycle." range="31:24" property="RW"/>
				<Member name="dtbyte6" description="Data training data.&lt;br&gt;This field indicates the seventh byte of data used during data training. This same data byte is used for each byte lane. The default sequence is a walking 1 while data toggling every data cycle." range="23:16" property="RW"/>
				<Member name="dtbyte5" description="Data training data.&lt;br&gt;This field indicates the sixth byte of data used during data training. This same data byte is used for each byte lane. The default sequence is a walking 1 while data toggling every data cycle." range="15:8" property="RW"/>
				<Member name="dtbyte4" description="Data training data.&lt;br&gt;This field indicates the fifth byte of data used during data training. This same data byte is used for each byte lane. The default sequence is a walking 1 while data toggling every data cycle." range="7:0" property="RW"/>
				<Register offset="0x45C"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PUB_ZQ_CTRL0" description="DDRC_PUB_ZQ_CTRL0 is PUB DDR PHY I/O compensation configuration register 0." value="0x0000014A" startoffset="0x580">
				<Member name="zqpd" description="ZQ power down.&lt;br&gt;0: normal mode&lt;br&gt;1: The ZQ PAD power supply is shut down to implement low-power control." range="31" property="RW"/>
				<Member name="zcal" description="Impedance calibration enable.&lt;br&gt;Writing 1 enables the impedance auto-calibration logic. This field is automatically cleared after calibration." range="30" property="RW"/>
				<Member name="zcalbyp" description="Impedance compensation bypass mode.&lt;br&gt;0: automatic&lt;br&gt;1: ZQ auto-calibration is disabled. Calibration can be manually enabled." range="29" property="RW"/>
				<Member name="zden" description="Impedance compensation mode.&lt;br&gt;0: auto-compensation mode&lt;br&gt;1: customer-specific mode" range="28" property="RW"/>
				<Member name="zdata" description="Impedance calibration configuration.&lt;br&gt;zdata[27:20]: reserved&lt;br&gt;zdata[19:15]: ODT pull-up impedance&lt;br&gt;zdata[14:10]: ODT pull-down impedance&lt;br&gt;zdata[9:5]: output pull-up impedance&lt;br&gt;zdata[4:0]: output pull-down impedance" range="27:0" property="RW"/>
				<Register offset="0x580"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PUB_ZQ_CTRL1" description="DDRC_PUB_ZQ_CTRL1 is PUB DDR PHY I/O compensation configuration register 1." value="0x0000007B" startoffset="0x584">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="zprog_odt" description="I/O matched impedance divide ratio select." range="7:4" property="RW"/>
				<Member name="zprog_drv" description="I/O drive impedance divide ratio select." range="3:0" property="RW"/>
				<Register offset="0x584"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PUB_ZQ_STATUS0" description="DDRC_PUB_ZQ_STATUS0 is DDR PHY I/O compensation status register 0." value="0x00000000" startoffset="0x588">
				<Member name="zdone" description="Impedance calibration completion indicator.&lt;br&gt;0: Impedance calibration does not start or impedance is being calibrated.&lt;br&gt;1: Impedance calibration is complete." range="31" property="RO"/>
				<Member name="zerr" description="Impedance calibration error indicator.&lt;br&gt;0: normal&lt;br&gt;1: error" range="30" property="RO"/>
				<Member name="reserved" description="Reserved." range="29:28" property="RO"/>
				<Member name="zctrl" description="Impedance calibration configuration.&lt;br&gt;zctrl[27:20]: reserved&lt;br&gt;zctrl[19:15]: ODT pull-up impedance&lt;br&gt;zctrl[14:10]: ODT pull-down impedance&lt;br&gt;zctrl[9:5]: output pull-up impedance&lt;br&gt;zctrl[4:0]: output pull-down impedance" range="27:0" property="RO"/>
				<Register offset="0x588"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PUB_ZQ_STATUS1" description="DDRC_PUB_ZQ_STATUS1 is DDR PHY I/O compensation status register 1." value="0x00000000" startoffset="0x58C">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="opu" description="ODT impedance pull-up calibration status.&lt;br&gt;00: Impedance calibration is complete and no error occurs.&lt;br&gt;01: An overflow error occurs.&lt;br&gt;10: An underflow error occurs.&lt;br&gt;11: Calibration is in progress." range="7:6" property="RO"/>
				<Member name="opd" description="ODT impedance pull-down calibration status.&lt;br&gt;00: Impedance calibration is complete and no error occurs.&lt;br&gt;01: An overflow error occurs.&lt;br&gt;10: An underflow error occurs.&lt;br&gt;11: Calibration is in progress." range="5:4" property="RO"/>
				<Member name="zpu" description="Output impedance pull-up calibration status.&lt;br&gt;00: Impedance calibration is complete and no error occurs.&lt;br&gt;01: An overflow error occurs.&lt;br&gt;10: An underflow error occurs.&lt;br&gt;11: Calibration is in progress." range="3:2" property="RO"/>
				<Member name="zpd" description="Output impedance pull-down calibration status.&lt;br&gt;00: Impedance calibration is complete and no error occurs.&lt;br&gt;01: An overflow error occurs.&lt;br&gt;10: An underflow error occurs.&lt;br&gt;11: Calibration is in progress." range="1:0" property="RO"/>
				<Register offset="0x58C"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PUB_DXNGCR" description="DDRC_PUB_DXNGCR is a DATX8 general configuration register." value="0x00000E81" startoffset="0x5C0+0x40*blanes">
				<Member name="reserved" description="Reserved" range="31:14" property="RW"/>
				<Member name="rttoal" description="RTT on additive latency.&lt;br&gt;This bit indicates the time when the ODT control of DQ/DQS SSTL I/Os is set to the value in DQODT/DQSODT during read cycles.&lt;br&gt;0: ODT control is set to DQSODT/DQODT almost two cycles before read data preamble&lt;br&gt;1: ODT control is set to DQSODT/DQODT almost one cycle before read data preamble" range="13" property="RW"/>
				<Member name="rttoh" description="RTT output hold.&lt;br&gt;This field indicates the number of clock cycles (from 0 to 3) after the read data postamble during which ODT control should retain DQSODT for DQS or DQODT for DQ/DM before it is disabled (setting it to '0') when dynamic ODT control is used. ODT is disabled almost RTTOH clock cycles after the read postamble." range="12:11" property="RW"/>
				<Member name="dqrtt" description="DQ dynamic RTT control.&lt;br&gt;If this bit is set, the ODT control of DQ/DM SSTL I/Os is dynamically controlled by setting it to the value in DQODT during reads and disabling it (setting it to '0') during any other cycle. If this bit is not set, the ODT control of DQ SSTL I/Os is always set to the value in DQODT." range="10" property="RW"/>
				<Member name="dqsrtt" description="DQS dynamic RTT control.&lt;br&gt;If this bit is set, the ODT control of DQS SSTL I/Os is dynamically controlled by setting it to the value in DQSODT during reads and disabling it (setting it to '0') during any other cycle. If this bit is not set, the ODT control of DQS SSTL I/Os is always set to the value in DQSODT field." range="9" property="RW"/>
				<Member name="dsen" description="Write DQS enable.&lt;br&gt;This field is used to control whether the write DQS going to the SDRAM is enabled (toggling) or disabled (static value) and whether the DQS is inverted. DQS# is always the inversion of DQS. These values are valid only when DQS/DQS# output enable is on; otherwise, the DQS/DQS# is tristated.&lt;br&gt;00: DQS disabled (driven to constant 0)&lt;br&gt;01: DQS toggling with inverted polarity&lt;br&gt;10: DQS toggling with normal polarity (This should be the default setting)&lt;br&gt;11: DQS disabled (driven to constant 1)" range="8:7" property="RW"/>
				<Member name="dqsrpd" description="DQSR power down.&lt;br&gt;If this bit is set, the PDQSR cell is powered down." range="6" property="RW"/>
				<Member name="dxpdr" description="Data power down receiver.&lt;br&gt;If this bit is set, the input receiver on I/O is powered down for DQ, DM, and DQS/DQS# pins of the byte." range="5" property="RW"/>
				<Member name="dxpdd" description="Data power down driver.&lt;br&gt;If this bit is set, the output driver on I/O is powered down for DQ, DM, and DQS/DQS# pins of the byte." range="4" property="RW"/>
				<Member name="dxiom" description="Data I/O mode.&lt;br&gt;This bit is used to select the SSTL mode (when set to 0) or CMOS mode (when set to 1) of the I/O for DQ, DM, and DQS/DQS# pins of the byte." range="3" property="RW"/>
				<Member name="dqodt" description="Data on-die termination.&lt;br&gt;If this bit is set, the on-die termination on the I/O is enabled for DQ and DM pins of the byte." range="2" property="RW"/>
				<Member name="dqsodt" description="DQS on-die termination.&lt;br&gt;If this bit is set, the on-die termination on the I/O is enabled for DQS/DQS# pin of the byte." range="1" property="RW"/>
				<Member name="dxen" description="Data byte enable.&lt;br&gt;If this bit is set, the DATX8 and SSTL I/Os used on the data byte are enabled. Setting this bit to '0' disables the byte. For example, the byte SSTL I/Os enter the power-down mode and the DLL in the DATX8 enters the bypass mode." range="0" property="RW"/>
				<Register offset="0x5c0"/>
				<Register offset="0x600"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PUB_DXNGSR0" description="DDRC_PUB_DXNGSR0 is DATX8 general status register 0." value="0x00000000" startoffset="0x5C4+0x40*blanes">
				<Member name="reserved" description="Reserved" range="31:25" property="RO"/>
				<Member name="dtpass" description="Data training pass count.&lt;br&gt;This field indicates the number of passing configurations during DQS gate training. Bits [2:0] are for rank 0, bits [5:3] for rank 1, and so on." range="24:13" property="RO"/>
				<Member name="reserved" description="Reserved" range="12" property="RO"/>
				<Member name="dtierr" description="Data training intermittent error.&lt;br&gt;If this field is set, there is an intermittent error during data training of the byte. For example, a pass is followed by a failure and then another pass. Bit [0] is for rank 0, bit 1 for rank 1, and so on." range="11:8" property="RO"/>
				<Member name="dterr" description="Data training error.&lt;br&gt;If this field is set, a valid DQS gating window cannot be found during data training of the byte. Bit [0] is for rank 0, bit 1 for rank 1, and so on." range="7:4" property="RO"/>
				<Member name="dtdone" description="Data training done.&lt;br&gt;If this field is set, the byte has finished data training. Bit [0] is for rank 0, bit 1 for rank 1, and so on." range="3:0" property="RO"/>
				<Register offset="0x5c4"/>
				<Register offset="0x604"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PUB_DXNGSR1" description="DDRC_PUB_DXNGSR1 is DATX8 general status register 1." value="0x00000000" startoffset="0x5C8+0x40*blanes">
				<Member name="reserved" description="Reserved" range="31:12" property="RO"/>
				<Member name="dqsdft" description="DQS drift.&lt;br&gt;This field is used to report the drift on the read data strobe of the data byte.&lt;br&gt;00: no drift&lt;br&gt;01: 90° drift&lt;br&gt;10: 180° drift&lt;br&gt;11: 270° drift or more&lt;br&gt;Bits [1:0] are for rank 0, bits [3:2] for rank 1, and so on." range="11:4" property="RO"/>
				<Member name="dfterr" description="DQS drift error.&lt;br&gt;If this field is set, the byte read data strobe has drifted by more than or equal to the drift limit configured in the PHY general configuration register (PGCR). Bit [0] is for rank 0, bit 1 for rank 1, and so on." range="3:0" property="RO"/>
				<Register offset="0x5c8"/>
				<Register offset="0x608"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PUB_DXNDLLCR" description="DDRC_PUB_DXNDLLCR is a DATX8 DLL control register." value="0x40000000" startoffset="0x5CC+0x40*blanes">
				<Member name="dlldis" description="DLL disable.&lt;br&gt;A disabled DLL is bypassed. The default value 0 indicates that the DLL is enabled." range="31" property="RW"/>
				<Member name="dllsrst" description="DLL soft reset.&lt;br&gt;This bit is used to soft-reset the byte DLL by driving the DLL soft reset pin." range="30" property="RW"/>
				<Member name="reserved" description="Reserved." range="29:20" property="RW"/>
				<Member name="sdlbmode" description="Slave DLL loopback mode.&lt;br&gt;If this bit is set, the slave DLL enters the loopback mode in which there is no 90? phase shift on read DQS/DQS#. This bit must be set when the byte PHYs are operated in loopback mode such as during BIST loopback. This bit applies only to the PHYs that have this feature. For details, see the PHY data book." range="19" property="RW"/>
				<Member name="atesten" description="Analog test enable.&lt;br&gt;This bit is used to enable the analog test signal to be output on the DLL analog test output (test_out_a). The DLL analog test output is tristated when this bit is 0." range="18" property="RW"/>
				<Member name="sdphase" description="Slave DLL phase trim.&lt;br&gt;This field is used to select the phase difference between the input clock and the corresponding output clock of the slave DLL.&lt;br&gt;0000: 90&lt;br&gt;0001: 72&lt;br&gt;0010: 54&lt;br&gt;0011: 36&lt;br&gt;0100: 108&lt;br&gt;0101: 90&lt;br&gt;0110: 72&lt;br&gt;0111: 54&lt;br&gt;1000: 126&lt;br&gt;1001: 108&lt;br&gt;1010: 90&lt;br&gt;1011: 72&lt;br&gt;1100: 144&lt;br&gt;1101: 126&lt;br&gt;1110: 108&lt;br&gt;1111: 90" range="17:14" property="RW"/>
				<Member name="sstart" description="Slave auto startup.&lt;br&gt;This field is used to control how the slave DLL starts up relative to the master DLL locking:&lt;br&gt;0X: Slave DLL automatically starts up once the master DLL is locked.&lt;br&gt;10: The automatic startup of the slave DLL is disabled, and the phase detector is disabled.&lt;br&gt;11: The automatic startup of the slave DLL is disabled, and the phase detector is enabled." range="13:12" property="RW"/>
				<Member name="mfwdly" description="Master feed-forward delay trim.&lt;br&gt;This field is used to trim the delay in the master DLL feed-forward path.&lt;br&gt;000: minimum delay&lt;br&gt;111: maximum delay" range="11:9" property="RW"/>
				<Member name="mfbdly" description="Master feedback delay trim.&lt;br&gt;This field is used to trim the delay in the master DLL feedback path.&lt;br&gt;000: minimum delay&lt;br&gt;111: maximum delay" range="8:6" property="RW"/>
				<Member name="sfwdly" description="Slave feed-forward delay trim.&lt;br&gt;This field is used to trim the delay in the slave DLL feed-forward path.&lt;br&gt;000: minimum delay&lt;br&gt;111: maximum delay" range="5:3" property="RW"/>
				<Member name="sfbdly" description="Slave feed-back delay trim.&lt;br&gt;This field is used to trim the delay in the slave DLL feedback path.&lt;br&gt;000: minimum delay&lt;br&gt;111: maximum delay" range="2:0" property="RW"/>
				<Register offset="0x5cc"/>
				<Register offset="0x60c"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PUB_DXNDQTR" description="DDRC_PUB_DXNDQTR is a DATX8 DQ timing register." value="0xFFFFFFFF" startoffset="0x5D0+0x40*blanes">
				<Member name="dqdly7" description="DQ7 delay.&lt;br&gt;The description is the same as DQ0 delay." range="31:28" property="RW"/>
				<Member name="dqdly6" description="DQ6 delay.&lt;br&gt;The description is the same as DQ0 delay." range="27:24" property="RW"/>
				<Member name="dqdly5" description="DQ5 delay.&lt;br&gt;The description is the same as DQ0 delay." range="23:20" property="RW"/>
				<Member name="dqdly4" description="DQ4 delay.&lt;br&gt;The description is the same as DQ0 delay." range="19:16" property="RW"/>
				<Member name="dqdly3" description="DQ3 delay.&lt;br&gt;The description is the same as DQ0 delay." range="15:12" property="RW"/>
				<Member name="dqdly2" description="DQ2 delay.&lt;br&gt;The description is the same as DQ0 delay." range="11:8" property="RW"/>
				<Member name="dqdly1" description="DQ1 delay.&lt;br&gt;The description is the same as DQ0 delay." range="7:4" property="RW"/>
				<Member name="dqdly0" description="DQ0 delay.&lt;br&gt;This field is used to adjust the delay of the data relative to the nominal delay that matches the delay of the data strobes through the slave DLL and clock tree. Every four bits of this register control the delay of a different data bit in the byte. DQDLY0 controls the delay of data bit [0], DQDLY1 controls data bit [1], and so on. The lower two bits of the DQDLY for each DQ bit controls the delay for the data clocked by DQS, while the upper two bits control the delay for the data clocked by DQS_b. The following are valid settings for each 2-bit control field:&lt;br&gt;00: nominal delay&lt;br&gt;01: nominal delay + 1 step&lt;br&gt;10: nominal delay + 2 steps&lt;br&gt;11: nominal delay + 3 steps &lt;br&gt;Note: The step size can be queried in the data books of compatible DWC DDR PHYs." range="3:0" property="RW"/>
				<Register offset="0x5d0"/>
				<Register offset="0x610"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PUB_DXNDQSTR" description="DDRC_PUB_DXNDQSTR is a DATX8 DQS timing register." value="0x3DB01000" startoffset="0x5D4+0x40*blanes">
				<Member name="reserved" description="Reserved" range="31:30" property="RW"/>
				<Member name="dmdly" description="DM delay.&lt;br&gt;This field is used to adjust the delay of the data mask relative to the nominal delay that matches the delay of the data strobes through the slave DLL and clock tree. The lower two bits of the DQMDLY controls the delay for the data clocked by DQS, while the upper two bits control the delay for the data clocked by DQS_b. The following are valid settings for each 2-bit control field:&lt;br&gt;00: nominal delay&lt;br&gt;01: nominal delay + 1 step&lt;br&gt;10: nominal delay + 2 steps&lt;br&gt;11: nominal delay + 3 steps &lt;br&gt;Note: The step size can be queried in the data books of compatible DWC DDR PHYs." range="29:26" property="RW"/>
				<Member name="dqsndly" description="DQS# delay.&lt;br&gt;This field is used to adjust the delay of the data strobes relative to the nominal delay that matches the delay of the data bit through the slave DLL and clock tree. DQSDLY controls the delay on DQS strobe and DQSNDLY controls the delay on DQS#.&lt;br&gt;000: nominal delay ? 3 steps&lt;br&gt;001: nominal delay ? 2 steps&lt;br&gt;010: nominal delay ? 1 step&lt;br&gt;011: nominal delay&lt;br&gt;100: nominal delay + 1 step&lt;br&gt;101: nominal delay + 2 steps&lt;br&gt;110: nominal delay + 3 steps&lt;br&gt;111: nominal delay + 4 steps &lt;br&gt;Note: The step size can be queried in the data books of compatible DWC DDR PHYs." range="25:23" property="RW"/>
				<Member name="dqsdly" description="DQS.&lt;br&gt;This field is used to adjust the delay of the data strobes relative to the nominal delay that matches the delay of the data bit through the slave DLL and clock tree. DQSDLY controls the delay on DQS strobe and DQSNDLY controls the delay on DQS#.&lt;br&gt;000: nominal delay ? 3 steps&lt;br&gt;001: nominal delay ? 2 steps&lt;br&gt;010: nominal delay ? 1 step&lt;br&gt;011: nominal delay&lt;br&gt;100: nominal delay + 1 step&lt;br&gt;101: nominal delay + 2 steps&lt;br&gt;110: nominal delay + 3 steps&lt;br&gt;111: nominal delay + 4 steps &lt;br&gt;Note: The step size can be queried in the data books of compatible DWC DDR PHYs." range="22:20" property="RW"/>
				<Member name="r3dgps" description="Rank 3 DQS gating phase select.&lt;br&gt;The description is the same as r0dgps.&lt;br&gt;Note: The actual reset value is calculated based on the configured number of ranks. The Hi3518 does not support the configuration." range="19:18" property="RW"/>
				<Member name="r2dgps" description="Rank 2 DQS gating phase select.&lt;br&gt;The description is the same as r0dgps.&lt;br&gt;Note: The actual reset value is calculated based on the configured number of ranks. The Hi3518 does not support the configuration." range="17:16" property="RW"/>
				<Member name="r1dgps" description="Rank 1 DQS gating phase select.&lt;br&gt;The description is the same as r0dgps. The Hi3518 does not support the configuration." range="15:14" property="RW"/>
				<Member name="r0dgps" description="Rank 0 DQS gating phase select.&lt;br&gt;This field is used to select the clock used to enable the data strobes during read, so that the value of the data strobes before and after the preamble/postamble are filtered out. The RnDGPS fields are initially set by the PUBL during automatic DQS data training and subsequently updated during data strobe drift compensation. However, these values can be overwritten by a direct write to this register, and the automatic update during DQS drift compensation can be disabled using the PHY general configuration register (PGCR). Every two bits of this register control the DQS gating for each of at most four ranks. R0DGPS controls the DQS gating for rank 0, R1DGPS controls rank 1, and so on. The following are valid values for each 2-bit RnDGPS field:&lt;br&gt;00: 90° clock (clk90)&lt;br&gt;01: 180° clock (clk180)&lt;br&gt;10: 270° clock (clk270)&lt;br&gt;11: 360° clock (clk0)" range="13:12" property="RW"/>
				<Member name="r3dgsl" description="Rank 3 DQS gating system latency.&lt;br&gt;The description is the same as r0dgsl.&lt;br&gt;Note: The actual reset value is calculated based on the configured number of ranks. The Hi3518 does not support the configuration." range="11:9" property="RW"/>
				<Member name="r2dgsl" description="Rank 2 DQS gating system latency.&lt;br&gt;The description is the same as r0dgsl.&lt;br&gt;Note: The actual reset value is calculated based on the configured number of ranks. The Hi3518 does not support the configuration." range="8:6" property="RW"/>
				<Member name="r1dgsl" description="Rank 1 DQS gating system latency.&lt;br&gt;The description is the same as r0dgsl." range="5:3" property="RW"/>
				<Member name="r0dgsl" description="Rank 0 DQS gating system latency.&lt;br&gt;This field is used to increase the number of clock cycles required for obtaining valid DDR read data. At most five extra clock cycles are supported. This is used to compensate for board delays and other system delays. The value 000 indicates power-on by default (for example, no extra clock cycles are required). The SL fields are initially set by the PUBL during automatic DQS data training but these values can be overwritten by a direct write to this register. Every three bits of this register control the latency of each of at most four ranks. R0DGSL controls the latency of rank 0, R1DGSL controls rank 1, and so on.&lt;br&gt;000: no extra clock cycles&lt;br&gt;001: 1 extra clock cycle&lt;br&gt;010: 2 extra clock cycles&lt;br&gt;011: 3 extra clock cycles&lt;br&gt;100: 4 extra clock cycles&lt;br&gt;101: 5 extra clock cycles&lt;br&gt;110: reserved&lt;br&gt;111: reserved" range="2:0" property="RW"/>
				<Register offset="0x5d4"/>
				<Register offset="0x614"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="NANDC" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x10000000"/>
			<RegisterGroup name="NFC_CON" description="NFC_CON is a NANDC configuration register." value="0x00000182" startoffset="0x00">
				<Member name="reserved" description="Reserved." range="31:12" property="-"/>
				<Member name="edo_en" description="NAND flash data read enable in EDO mode.&lt;br&gt;0: normal mode&lt;br&gt;1: EDO mode&lt;br&gt;This function must be used according to the requirements of specific memories." range="11" property="RW"/>
				<Member name="ecc_type" description="ECC mode select.&lt;br&gt;000: non-ECC mode&lt;br&gt;001: 1-bit mode&lt;br&gt;010: 4-bit mode&lt;br&gt;011: reserved&lt;br&gt;100: 24-bit mode for 1 KB&lt;br&gt;101–111: reserved&lt;br&gt;The reset value depends on the NFC_ECC_TYPE pin." range="10:8" property="RW"/>
				<Member name="rb_sel" description="This field is valid when multiple external NAND flash memories (multiple CSs) are connected.&lt;br&gt;0: The NAND flash memories share a ready/busy signal.&lt;br&gt;1: The NAND flash memories use their own ready/busy signals.&lt;br&gt;When only one NAND flash is connected, only CS0 and ready/busy 0 are used." range="7" property="RW"/>
				<Member name="cs_ctrl" description="CS control.&lt;br&gt;0: When the NAND flash is busy, the CS signal is fixed at 0.&lt;br&gt;1: When the NAND flash is busy, the CS signal is set to 1.&lt;br&gt;This mode maps to the &quot;cs do not care&quot; mode of the NAND flash." range="6" property="RW"/>
				<Member name="reserved" description="Reserved." range="5:4" property="-"/>
				<Member name="bus_width" description="Data line width of the NAND flash.&lt;br&gt;0: 8 bits.&lt;br&gt;1: 16 bits&lt;br&gt;The reset value depends on the NFC_BUS_WIDE pin." range="3" property="RW"/>
				<Member name="pagesize" description="Page size of the NAND flash.&lt;br&gt;01: 2 KB&lt;br&gt;10: 4 KB&lt;br&gt;11: 8 KB&lt;br&gt;Other values: reserved&lt;br&gt;The reset value depends on the NFC_PAGE_SIZE pin." range="2:1" property="RW"/>
				<Member name="op_mode" description="Operating mode of the NANDC.&lt;br&gt;0: boot mode&lt;br&gt;1: normal mode" range="0" property="RW"/>
				<Register offset="0x00"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_PWIDTH" description="NFC_PWIDTH is a read/write pulse width configuration register." value="0x00000333" startoffset="0x04">
				<Member name="reserved" description="Reserved." range="31:12" property="-"/>
				<Member name="rw_hcnt" description="High-level width of the read/write signal of the NAND flash.&lt;br&gt;0x0–0xF: 1–16 clock cycles." range="11:8" property="RW"/>
				<Member name="r_lcnt" description="Low-level width of the read signal of the NAND flash.&lt;br&gt;0x0–0xF: 1–16 clock cycles." range="7:4" property="RW"/>
				<Member name="w_lcnt" description="Low-level width of the write signal of the NAND flash.&lt;br&gt;0x0–0xF: 1–16 clock cycles." range="3:0" property="RW"/>
				<Register offset="0x04"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_OPIDLE" description="NFC_OPIDLE is an operation interval configuration register." value="0x00FFFFFF" startoffset="0x08">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="frb_wait" description="When a number of cycles are delayed after a read/write command is sent, the ready signal is detected to check whether it becomes high. The number of delay cycles is frb_wait x 8." range="23:20" property="RW"/>
				<Member name="cmd1_wait" description="Number of wait cycles after command 1 is sent.&lt;br&gt;0x0–0xF: 1–16 clock cycles." range="19:16" property="RW"/>
				<Member name="addr_wait" description="Number of wait cycles after the address is sent.&lt;br&gt;0x0–0xF: 1–16 clock cycles." range="15:12" property="RW"/>
				<Member name="write_data_wait" description="Number of wait cycles after data is written.&lt;br&gt;0x0–0xF: 1–16 clock cycles." range="11:8" property="RW"/>
				<Member name="cmd2_wait" description="Number of wait cycles after command 2 is sent.&lt;br&gt;0x0–0xF: 1–16 clock cycles." range="7:4" property="RW"/>
				<Member name="frb_idle" description="A read signal can be sent only when a number of cycles are delayed after the ready signal of the NAND flash becomes high.&lt;br&gt;The number of delay cycles is frb_idle x 8." range="3:0" property="RW"/>
				<Register offset="0x08"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_CMD" description="NFC_CMD is a command word configuration register." value="0x00703000" startoffset="0x0C">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="read_status_cmd" description="Read status command word." range="23:16" property="RW"/>
				<Member name="cmd2" description="Command 2 that is sent to the NAND flash by the NANDC." range="15:8" property="RW"/>
				<Member name="cmd1" description="Command 1 that is sent to the NAND flash by the NANDC." range="7:0" property="RW"/>
				<Register offset="0x0C"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_ADDRL" description="NFC_ADDRL is a lower-bit address configuration register." value="0x00000000" startoffset="0x10">
				<Member name="addr_l" description="Lower 32-bit address of the NAND flash." range="31:0" property="RW"/>
				<Register offset="0x10"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_ADDRH" description="NFC_ADDRH is an upper-bit address configuration register." value="0x000000000" startoffset="0x14">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="addr_h" description="Upper 16-bit address of the NAND flash." range="15:0" property="RW"/>
				<Register offset="0x14"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_DATA_NUM" description="NFC_DATA_NUM is a read/written data count configuration register." value="0x00000840" startoffset="0x18">
				<Member name="reserved" description="Reserved." range="31:12" property="-"/>
				<Member name="nfc_data_num" description="Number of data segments that are read and written randomly by the NANDC. The maximum value is 2368 bytes.&lt;br&gt;Note: This field is valid only when ecc_type is 00." range="11:0" property="RW"/>
				<Register offset="0x18"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_OP" description="NFC_OP is an operation register." value="0x00000A6E" startoffset="0x1C">
				<Member name="reserved" description="Reserved." range="31:12" property="-"/>
				<Member name="address_cycles" description="Number of address cycles sent to the NAND flash." range="11:9" property="RW"/>
				<Member name="nf_cs" description="NAND flash CS signal select.&lt;br&gt;00: CS 0&lt;br&gt;01: CS 1&lt;br&gt;Other values: reserved" range="8:7" property="RW"/>
				<Member name="cmd1_en" description="Command 1 transmit enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" property="RW"/>
				<Member name="addr_en" description="NAND flash address write enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="write_data_en" description="NAND flash data write enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Note: read_data_en and write_data_en cannot be 1 at the same time." range="4" property="RW"/>
				<Member name="cmd2_en" description="Command 2 transmit enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="wait_ready_en" description="Wait ready/busy high enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="read_data_en" description="NAND flash data read enable by starting to read the state machine.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Note: read_data_en and write_data_en cannot be 1 at the same time." range="1" property="RW"/>
				<Member name="read_status_en" description="When this bit is 1, the command 0x70 for reading the status is sent to the NAND flash and the status data is read from the NAND flash. After that, the returned data is written to the NFC_STATUS field of the NANDC status register instead of the internal buffer.&lt;br&gt;After the NAND flash is erased and programmed, the results need to be read to check whether the operations are successful. If this bit is enabled, the operations such as erasing and programming can be performed at a time, and the data indicating whether the operation is successful can be returned from the NAND flash. In this way, the CPU intervention is reduced.&lt;br&gt;Note: When read_data_en is 1, this bit is invalid." range="0" property="RW"/>
				<Register offset="0x1C"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_STATUS" description="NFC_STATUS is a status register." value="0x0000001F" startoffset="0x20">
				<Member name="reserved" description="Reserved." range="31:13" property="-"/>
				<Member name="nf_status" description="Status data read from the NAND flash.&lt;br&gt;This field is valid only when both NFC_OP[read_status] and NFC_STATUS[nfc_ready] are 1." range="12:5" property="RO"/>
				<Member name="reserved" description="Reserved." range="4:3" property="-"/>
				<Member name="nf1_ready" description="Status of the ready/busy signal of the NAND flash corresponding to CS 1.&lt;br&gt;This bit is valid when multiple flash memories are connected and they use their own ready_busy signals.&lt;br&gt;This is because multiple NAND flash memories share a ready/busy signal by default. The reset value of the bit is 0." range="2" property="RO"/>
				<Member name="nf0_ready" description="Status of the ready/busy signal of the NAND flash corresponding to CS 0.&lt;br&gt;This bit is valid when multiple flash memories are connected and they use their own ready_busy signals.&lt;br&gt;This is because multiple NAND flash memories share a ready/busy signal by default. The reset value of the bit is 0." range="1" property="RO"/>
				<Member name="nfc_ready" description="Status of the ready/busy signal of the NANDC.&lt;br&gt;0: The NANDC is working.&lt;br&gt;1: The operation is complete and the next command can be received.&lt;br&gt;When NFC_OP is written to start a NANDC operation, the bit is cleared automatically." range="0" property="RO"/>
				<Register offset="0x20"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_INTEN" description="NFC_INTEN is an interrupt enable register." value="0x00000000" startoffset="0x24">
				<Member name="reserved" description="Reserved." range="31:9" property="-"/>
				<Member name="wr_lock_en" description="Lock address write error interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="ahb_op_en" description="CPU read/write NANDC buffer error interrupt enable when the NANDC is reading/writing data from/to the NAND flash.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" property="RW"/>
				<Member name="err_invalid" description="Uncorrectable error interrupt." range="6" property="RW"/>
				<Member name="err_valid" description="Correctable error interrupt." range="5" property="RW"/>
				<Member name="reserved" description="Reserved." range="4:3" property="-"/>
				<Member name="cs1_done_en" description="CS 1 ready/busy signal going high interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="cs0_done_en" description="CS 0 ready/busy signal going high interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="op_done_en" description="Current operation done enable of the NANDC.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x24"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_INTS" description="NFC_INTS is an interrupt status register." value="0x00000003" startoffset="0x28">
				<Member name="reserved" description="Reserved." range="31:9" property="-"/>
				<Member name="wr_lock_en" description="Interrupt generated when the lock address is written.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="8" property="RO"/>
				<Member name="ahb_op_en" description="Interrupt generated when the CPU reads and writes the NANDC buffer in the process of reading/writing data from/to the NAND flash by the NANDC.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="7" property="RO"/>
				<Member name="err_invalid" description="Uncorrectable error interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;In 1-bit ECC mode, if errors occur in two or more bits in the checked 512-byte data, an interrupt is generated.&lt;br&gt;In 4-bit ECC mode, if errors occur in five or more bits in the checked 512-byte data, an interrupt is generated.&lt;br&gt;In 8-bit ECC mode, if errors occur in eight or more bits in the checked 512-byte data, an interrupt is generated." range="6" property="RO"/>
				<Member name="err_vavid" description="Correctable error interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;In 1-bit ECC mode, if an error occurs in one bit in the checked 512-byte data, an interrupt is generated.&lt;br&gt;In 4-bit ECC mode, if errors occur in one to four bits in the checked 512-byte data, an interrupt is generated.&lt;br&gt;In 8-bit ECC mode, if errors occur in one to eight bits of the checked 512-byte data, an interrupt is generated." range="5" property="RO"/>
				<Member name="reserved" description="Reserved." range="4:3" property="-"/>
				<Member name="cs1_done" description="CS 1 ready/busy signal going high interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;This bit is valid when two flash memories are connected and the two flash memories use their own ready/busy signals. Otherwise, the bit is fixed at 0." range="2" property="RO"/>
				<Member name="cs0_done" description="CS 0 ready/busy signal going high interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;This bit is valid when two flash memories are connected and the two flash memories use their own ready/busy signals. Otherwise, the bit is fixed at 0." range="1" property="RO"/>
				<Member name="op_done" description="Current operation done interrupt of the NANDC.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;After NFC_OP is written, the bit is automatically cleared." range="0" property="RO"/>
				<Register offset="0x28"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_INTCLR" description="NFC_INTCLR is an interrupt clear register." value="0x00000000" startoffset="0x2C">
				<Member name="reserved" description="Reserved." range="31:9" property="-"/>
				<Member name="wr_lock_en" description="wr_lock_en interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="8" property="WO"/>
				<Member name="ahb_op_en" description="ahb_op_en interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="7" property="WO"/>
				<Member name="r_5bit_err_clr" description="r_5bit_err interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="6" property="WO"/>
				<Member name="r_4bit_err_clr" description="r_4bit_err interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="5" property="WO"/>
				<Member name="reserved" description="Reserved." range="4:3" property="-"/>
				<Member name="cs1_done_clr" description="cs1_done interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="2" property="WO"/>
				<Member name="cs0_done_clr" description="cs0_done interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="1" property="WO"/>
				<Member name="op_done_clr" description="op_done interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="0" property="WO"/>
				<Register offset="0x2C"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_LOCK" description="NFC_LOCK is a lock address configuration register." value="0x00000000" startoffset="0x30">
				<Member name="reserved" description="Reserved." range="31:4" property="-"/>
				<Member name="lock_excmd_en" description="Protection address write-protection enable according to the extended write command (new commands may be added to new memories).&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="lock_en" description="Flash lock enable. When this control bit is 1, if the erased or programmed address is between the start lock address and the end lock address, the erasing and programming operations are invalid.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="global_lock_en" description="Flash global lock enable. When this bit is 1, the NAND flash cannot be erased or programmed.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="lock_down" description="NAND flash lock mode.&lt;br&gt;0: lock mode&lt;br&gt;1: lock-down mode. After the value 1 is written, this bit cannot be written. In addition, this bit can be cleared only when a hard reset is performed." range="0" property="RW"/>
				<Register offset="0x30"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_LOCK_SA0" description="NFC_LOCK_SA0 is lock start address 0 configuration register." value="0x00000000" startoffset="0x34">
				<Member name="reserved" description="Reserved." range="31:21" property="-"/>
				<Member name="flash_lock_cs" description="NAND flash lock CS.&lt;br&gt;00: CS 0&lt;br&gt;01: CS 1&lt;br&gt;Other values: reserved" range="20:19" property="RW"/>
				<Member name="flash_lock_addr0" description="Lock start address 0. The LSB maps to the fifth row address of the NAND flash." range="18:0" property="RW"/>
				<Register offset="0x34"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_LOCK_SA1" description="NFC_LOCK_SA1 is lock start address 1 configuration register." value="0x00000000" startoffset="0x38">
				<Member name="reserved" description="Reserved." range="31:21" property="-"/>
				<Member name="flash_lock_cs" description="NAND flash lock CS.&lt;br&gt;00: CS 0&lt;br&gt;01: CS 1&lt;br&gt;Other values: reserved" range="20:19" property="RW"/>
				<Member name="flash_lock_addr1" description="Lock start address 1. The LSB maps to the fifth row address of the NAND flash." range="18:0" property="RW"/>
				<Register offset="0x38"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_LOCK_SA2" description="NFC_LOCK_SA2 is lock start address 2 configuration register." value="0x00000000" startoffset="0x3C">
				<Member name="reserved" description="Reserved." range="31:21" property="-"/>
				<Member name="flash_lock_cs" description="NAND flash lock CS.&lt;br&gt;00: CS 0&lt;br&gt;01: CS 1&lt;br&gt;Other values: reserved" range="20:19" property="RW"/>
				<Member name="flash_lock_addr2" description="Lock start address 2. The LSB maps to the fifth row address of the NAND flash." range="18:0" property="RW"/>
				<Register offset="0x3C"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_LOCK_SA3" description="NFC_LOCK_SA3 is lock start address 3 configuration register." value="0x00000000" startoffset="0x40">
				<Member name="reserved" description="Reserved." range="31:21" property="-"/>
				<Member name="flash_lock_cs" description="NAND flash lock CS.&lt;br&gt;00: CS 0&lt;br&gt;01: CS 1&lt;br&gt;Other values: reserved" range="20:19" property="RW"/>
				<Member name="flash_lock_addr3" description="Lock start address 3. The LSB maps to the fifth row address of the NAND flash." range="18:0" property="RW"/>
				<Register offset="0x40"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_LOCK_EA0" description="NFC_LOCK_EA0 is lock end address 0 configuration register." value="0x00000000" startoffset="0x44">
				<Member name="reserved" description="Reserved." range="31:21" property="-"/>
				<Member name="flash_lock_cs" description="NAND flash lock CS.&lt;br&gt;00: CS 0&lt;br&gt;01: CS 1&lt;br&gt;Other values: reserved" range="20:19" property="RW"/>
				<Member name="flash_lock_eaddr0" description="Lock end address 0. The LSB maps to the fifth row address of the NAND flash." range="18:0" property="RW"/>
				<Register offset="0x44"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_LOCK_EA1" description="NFC_LOCK_EA1 is lock end address 1 configuration register." value="0x00000000" startoffset="0x48">
				<Member name="reserved" description="Reserved." range="31:21" property="-"/>
				<Member name="flash_lock_cs" description="NAND flash lock CS.&lt;br&gt;00: CS 0&lt;br&gt;01: CS 1&lt;br&gt;Other values: reserved" range="20:19" property="RW"/>
				<Member name="flash_lock_eaddr1" description="Lock end address 1. The LSB maps to the fifth row address of the NAND flash." range="18:0" property="RW"/>
				<Register offset="0x48"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_LOCK_EA2" description="NFC_LOCK_EA2 is lock end address 2 configuration register." value="0x00000000" startoffset="0x4C">
				<Member name="reserved" description="Reserved." range="31:21" property="-"/>
				<Member name="flash_lock_cs" description="NAND flash lock CS.&lt;br&gt;00: CS 0&lt;br&gt;01: CS 1&lt;br&gt;Other values: reserved" range="20:19" property="RW"/>
				<Member name="flash_lock_eaddr2" description="Lock end address 2. The LSB maps to the fifth row address of the NAND flash." range="18:0" property="RW"/>
				<Register offset="0x4C"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_LOCK_EA3" description="NFC_LOCK_EA3 is lock end address 3 configuration register." value="0x00000000" startoffset="0x50">
				<Member name="reserved" description="Reserved." range="31:21" property="-"/>
				<Member name="flash_lock_cs" description="NAND flash lock CS.&lt;br&gt;00: CS 0&lt;br&gt;01: CS 1&lt;br&gt;Other values: reserved" range="20:19" property="RW"/>
				<Member name="flash_lock_eaddr3" description="Lock end address 3. The LSB maps to the fifth row address of the NAND flash." range="18:0" property="RW"/>
				<Register offset="0x50"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_EXPCMD" description="NFC_EXPCMD is an extended page command register." value="0x00000000" startoffset="0x54">
				<Member name="ex_pcmd3" description="Extended page write command 3 of the NAND flash." range="31:24" property="RW"/>
				<Member name="ex_pcmd2" description="Extended page write command 2 of the NAND flash." range="23:16" property="RW"/>
				<Member name="ex_pcmd1" description="Extended page write command 1 of the NAND flash." range="15:8" property="RW"/>
				<Member name="ex_pcmd0" description="Extended page write command 0 of the NAND flash." range="7:0" property="RW"/>
				<Register offset="0x54"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_EXBCMD" description="NFC_EXBCMD is an extended block command register." value="0x00000000" startoffset="0x58">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="ex_bcmd1" description="Extended block write command 1 of the NAND flash." range="15:8" property="RW"/>
				<Member name="ex_bcmd0" description="Extended block write command 0 of the NAND flash." range="7:0" property="RW"/>
				<Register offset="0x58"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_ECC_TEST" description="NFC_ECC_TEST is an ECC test register." value="0x00000021" startoffset="0x5C">
				<Member name="reserved" description="Reserved." range="31:3" property="-"/>
				<Member name="ecc_mask" description="ECC function mask.&lt;br&gt;0: Whether the ECC check and correction are performed depends on the value of ecc_type.&lt;br&gt;1: The ECC check and correction are forbidden. The structure of the data read from or written to the NAND flash is still converted based on the format of ecc_type." range="2" property="RW"/>
				<Member name="dec_only" description="Decoding only enable.&lt;br&gt;When 1 is written to this bit, ECC decoding is enabled, but the NAND flash is not read or written.&lt;br&gt;When the bit is read, the value 0 is returned." range="1" property="RW"/>
				<Member name="enc_only" description="Encoding only enable.&lt;br&gt;When 1 is written to this bit, ECC encoding is enabled, but the NAND flash is not read or written.&lt;br&gt;When this bit is read, the return value 1 indicates that ECC encoding and decoding are complete and the value 0 indicates that ECC encoding and decoding are in progress." range="0" property="RW"/>
				<Register offset="0x5C"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_DMA_CTRL" description="NFC_DMA_CTRL is a DMA control register." value="0x00000070" startoffset="0x60">
				<Member name="reserved" description="Reserved." range="31:12" property="-"/>
				<Member name="wr_cmd_disable" description="Whether the NANDC initiates a complete timing for reading/writing to the NAND flash.&lt;br&gt;0: The NANDC initiates a complete timing for reading/writing to the NAND flash.&lt;br&gt;1: The NANDC initiates a timing for reading/writing to data rather than a command.&lt;br&gt;That is, the NANDC initiates CS signals and read/write pulse signals for reading/writing data rather than the CLE and ALE signals." range="11" property="RW"/>
				<Member name="rw_nf_disable" description="Whether the DMA operation and the read/write operation are performed at the same time.&lt;br&gt;0: The DMA operation and the read/write operation on the NAND flash are performed at the same time.&lt;br&gt;1: Data is transferred between the buffer and the DDR, but the NAND flash is not read or written." range="10" property="RW"/>
				<Member name="dma_nf_cs" description="NAND flash CS select for operating the DMA.&lt;br&gt;00: CS 0&lt;br&gt;01: CS 1&lt;br&gt;Other values: reserved" range="9:8" property="RW"/>
				<Member name="dma_addr_num" description="Number of addresses.&lt;br&gt;0: 5 addresses&lt;br&gt;1: 4 addresses" range="7" property="RW"/>
				<Member name="burst16_en" description="Burst 16 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" property="RW"/>
				<Member name="burst8_en" description="Burst 8 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="burst4_en" description="Burst 4 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="oob_area_en" description="OOB area write enable. This bit is valid only in 1-bit ECC mode.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="data_area_en" description="Data area write enable. This bit is valid only in 1-bit ECC mode.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="dma_wr_en" description="DMA read/write enable.&lt;br&gt;0: read&lt;br&gt;1: write" range="1" property="RW"/>
				<Member name="dma_start" description="DMA operation enable.&lt;br&gt;When the value 1 is written to this bit, the DMA operations are enabled. The bit retains 1 until the DMA operations are complete. Writing 0 to this bit has no effect.&lt;br&gt;If the value 0 is returned after this bit is read, the DMA operations are complete." range="0" property="RW"/>
				<Register offset="0x60"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_BADDR_D" description="NFC_BADDR_D is a base address register of the data transfer area in DMA mode." value="0x00000000" startoffset="0x64">
				<Member name="base_addr_d" description="Base address of the DDR data area that stores the data to be read or written." range="31:0" property="RW"/>
				<Register offset="0x64"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_BADDR_OOB" description="NFC_BADDR_OOB is a base address register of the OOB area in DMA mode." value="0x00000000" startoffset="0x68">
				<Member name="base_addr_oob" description="Base address of the OOB area that stores the data to be read.&lt;br&gt;This register is valid only when the NAND flash is written in DMA mode." range="31:0" property="RW"/>
				<Register offset="0x68"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_DMA_LEN" description="NFC_DMA_LEN is a transfer length register in DMA mode." value="0x00000000" startoffset="0x6C">
				<Member name="reserved" description="Reserved." range="31:29" property="RW"/>
				<Member name="len_oob" description="Length of the OOB area when the NAND flash is written in DMA mode. The long words must be 4-byte aligned. This field is valid only in ECC0 mode. In other modes, the OOB length is fixed." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:12" property="RW"/>
				<Member name="len_data" description="Length of the data to be read or written in DMA mode.&lt;br&gt;This field is valid only when rw_nf_disable is 1." range="11:0" property="RW"/>
				<Register offset="0x6C"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_OP_PARA" description="NF_OP_PARA is an operation parameter register." value="0x0000007F" startoffset="0x70">
				<Member name="reserved" description="Reserved." range="31:8" property="-"/>
				<Member name="ext_len" description="Length of the extended data area to be corrected.&lt;br&gt;In 24-bit ECC mode, this field indicates the length of the extended data area in each ECC data block. In boot mode, when the page size is 4 KB, the default length is 8 bytes; when the page size is 8 KB, the default length is 4 bytes.&lt;br&gt;01: 4 bytes&lt;br&gt;11: 8 bytes&lt;br&gt;Other values: reserved" range="7:6" property="RW"/>
				<Member name="oob_ecc_en" description="ECC correction enable in OOB area.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;This field is valid only when data is read." range="5" property="RW"/>
				<Member name="data_ecc_en" description="ECC correction enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;This field is valid only when data is read." range="4" property="RW"/>
				<Member name="oob_edc_en" description="OOB area check enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;In programming mode, the function of generating the ECC code of the OOB area is enabled.&lt;br&gt;In data read mode, the check on the OOB area is enabled." range="3" property="RW"/>
				<Member name="data_edc_en" description="Check enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;In programming mode, ECC code is generated.&lt;br&gt;In data read mode, the check is enabled." range="2" property="RW"/>
				<Member name="oob_rw_en" description="Read/write redundancy enable for the data area of the NAND flash.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="data_rw_en" description="Read/write enable for the data area of the NAND flash.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x70"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_VERSION" description="NFC_VERSION is a version register." value="0x00000310" startoffset="0x74">
				<Member name="version_id" description="Version number." range="31:0" property="RW"/>
				<Register offset="0x74"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_BUF_BADDR" description="NFC_BUF_BADDR is a NANDC buffer base address register." value="0x00000000" startoffset="0x78">
				<Member name="reserved" description="Reserved." range="31:28" property="-"/>
				<Member name="buf_baddr_rd" description="Indicates the base address from which the buffer is read in DMA mode when rw_nf_disable is 1.&lt;br&gt;Indicates undefined when rw_nf_disable is 0." range="27:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:12" property="RW"/>
				<Member name="buf_baddr_wr" description="Indicates the base address from which the buffer is written in DMA mode when rw_nf_disable is 1.&lt;br&gt;Indicates undefined when rw_nf_disable is 0." range="11:0" property="RW"/>
				<Register offset="0x78"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_RD_LOGIC_ADDR" description="NFC_RD_LOGIC_ADDR is a logic address register for reading the NAND flash in DMAmode" value="0x00000000" startoffset="0x007C">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="rd_logic_addr" description="Start address (excluding the ECC code) for reading data. For example, if you want to read data from the bad block flag, you can set the field value to 2048 for the 2 KB page size or 4096 for the 4 KB page size. After data is read in DMA mode, the field value is automatically accumulated based on the value of NFC_DMA_LEN[len_data].&lt;br&gt;The rd_logic_addr field is valid only when data is read in DMA mode and NFC_DMA_CTRL[rw_nf_disable] is 0." range="15:0" property="RW"/>
				<Register offset="0x007C"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_RD_LOGIC_LEN" description="NFC_RD_LOGIC_LEN is a logic length register for reading the NAND flash in DMA mode." value="0x00000000" startoffset="0x0080">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="rd_logic_len" description="Length (excluding the length of the ECC code) of the data read from the NAND flash in DMA mode. After data is read in DMA mode, the field value is cleared automatically.&lt;br&gt;The rd_logic_addr field is valid only when data is read in DMA mode and NFC_DMA_CTRL[rw_nf_disable] is 0." range="15:0" property="RW"/>
				<Register offset="0x0080"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_FIFO_EMPTY" description="NFC_FIFO_EMPTY is an internal FIFO status register." value="0x0000FFFF" startoffset="0x0090">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="empty_dbg" description="Empty status of the internal FIFO, for debugging only." range="15:0" property="RO"/>
				<Register offset="0x0090"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_BOOT_SET" description="NFC_BOOT_SET is a boot parameter configuration register." value="0x00000000" startoffset="0x0094">
				<Member name="rsv" description="Reserved." range="31:2" property="-"/>
				<Member name="addr_num" description="Number of addresses sent to the NAND flash by the NANDC during booting.&lt;br&gt;0: 4 address cycles&lt;br&gt;1: 5 address cycles.&lt;br&gt;The reset value depends on the nfc_addr_num pin." range="1" property="RW"/>
				<Member name="block_size" description="Bus width of the NAND flash during booting.&lt;br&gt;0: 64 pages&lt;br&gt;1: 128 pages&lt;br&gt;The reset value depends on the nfc_block_size pin." range="0" property="RW"/>
				<Register offset="0x0094"/>
			</RegisterGroup>
			<RegisterGroup name="NF_STATUS" description="NF_STATUS is a NAND flash status register." value="0x00000000" startoffset="0x0098">
				<Member name="reserved" description="Reserved." range="31:8" property="-"/>
				<Member name="status" description="Status data read from the NAND flash.&lt;br&gt;This field is valid when NFC_OP is written and NFC_OP[read_status_en] is 1." range="7:0" property="RO"/>
				<Register offset="0x0098"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="SFC" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x10010000"/>
			<RegisterGroup name="GLOBAL_CONFIG" description="GLOBAL_CONFIG is a global configuration register." value="0x00000000" startoffset="0x0100">
				<Member name="reserved" description="Reserved." range="31:5" property="RO"/>
				<Member name="reserved" description="Reserved. This bit must be set to 0." range="4:3" property="RW"/>
				<Member name="flash_addr_mode" description="SPI address mode&lt;br&gt;0: 3-byte address mode (default)&lt;br&gt;1: 4-byte address mode&lt;br&gt;The write operation is invalid when CMD.start is 1." range="2" property="RW"/>
				<Member name="wp_en" description="Enable hardware write protection. The WP pin is forcibly pulled down when the bit is set to 1.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="mode" description="SPI mode configuration&lt;br&gt;0: mode 0&lt;br&gt;1: mode 3" range="0" property="RW"/>
				<Register offset="0x0100"/>
			</RegisterGroup>
			<RegisterGroup name="TIMING" description="TIMNG is a timing configuration register." value="0x0000660F" startoffset="0x0110">
				<Member name="reserved" description="Reserved." range="31:15" property="RO"/>
				<Member name="tcsh" description="Set the CS hold time&lt;br&gt;000–111: n + 1 clock cycles (n = 0, 1, 2, …, or 7)" range="14:12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11" property="RW"/>
				<Member name="tcss" description="Set the setup time of the CS.&lt;br&gt;000–111: n + 1 clock cycles (n = 0, 1, 2, …, or 7)" range="10:8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:4" property="RO"/>
				<Member name="tshsl" description="Indicates the deselect time of the CS. It is equal to the interval between two flash operations.&lt;br&gt;0000–1111: n + 2 clock cycles. (n = 0, 1, 2, …, or 15)" range="3:0" property="RW"/>
				<Register offset="0x0110"/>
			</RegisterGroup>
			<RegisterGroup name="INT_RAW_STATUS" description="INT_RAW_STATUS is an interrupt raw status register." value="0x00000000" startoffset="0x0120">
				<Member name="reserved" description="Reserved." range="31:2" property="RO"/>
				<Member name="dma_done_int_raw_status" description="Raw status of DMA operation done interrupt (not masked)&lt;br&gt;0: The operation is not complete.&lt;br&gt;1: The operation is complete." range="1" property="RO"/>
				<Member name="cmd_op_end_raw_status" description="Raw interrupt status of instruction operation end (not masked).&lt;br&gt;0: The operation is not complete.&lt;br&gt;1: The operation is complete." range="0" property="RO"/>
				<Register offset="0x0120"/>
			</RegisterGroup>
			<RegisterGroup name="INT_STATUS" description="INT_STATUS is a masked interrupt status register." value="0x00000000" startoffset="0x0124">
				<Member name="reserved" description="Reserved." range="31:2" property="RO"/>
				<Member name="dma_done_int_status" description="Raw status of DMA operation done interrupt (masked)&lt;br&gt;0: The operation is not complete.&lt;br&gt;1: The operation is complete." range="1" property="RO"/>
				<Member name="cmd_op_end_status" description="Interrupt status of instruction operation end (masked)&lt;br&gt;0: The operation is not complete.&lt;br&gt;1: The operation is complete." range="0" property="RO"/>
				<Register offset="0x0124"/>
			</RegisterGroup>
			<RegisterGroup name="INT_MASK" description="Namereserveddma_done_int_statuscmd_op_end_statusINT_MASKINT_MASK is an interrupt mask register.Register NameINT_MASK14reserved0DescriptionReserved.DMA operation done interrupt mask bit0: masked1: not maskedInstruction operation end interrupt mask bit0: masked1: not maskedINT_CLEARINT_CLEAR is an interrupt clear register.Register NameINT_CLEAR14reserved0DescriptionReserved.Reserved.DMA done interrupt clear bit. Writing 1 to this bit clearsdma_done_status and dma_done_raw_status.0: not cleared1: clearedAfter a clear operation is complete, this bit returns 0 automatically.Instruction operation end interrupt clear bit. Writing 1 to this bitclears cmd_op_end_status and cmd_op_end_raw_status.0: not cleared1: clearedAfter a clear operation is complete, this bit returns 0 automatically.VERSIONVERSION is a version register.Register NameVERSION14VERSION0" value="0x00000000" startoffset="0x0128">
				<Member name="reserved" description="Reserved." range="31:2" property="RO"/>
				<Member name="dma_done_int_mask" description="DMA operation done interrupt mask bit&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="1" property="RW"/>
				<Member name="cmd_op_end_int_mask" description="Instruction operation end interrupt mask bit&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="0" property="RW"/>
				<Register offset="0x0128"/>
			</RegisterGroup>
			<RegisterGroup name="INT_CLEAR" description="INT_CLEAR is an interrupt clear register." value="0x00000000" startoffset="0x012C">
				<Member name="reserved" description="Reserved." range="31:2" property="RO"/>
				<Member name="dma_done_int_clr" description="DMA done interrupt clear bit. Writing 1 to this bit clears dma_done_status and dma_done_raw_status.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared&lt;br&gt;After a clear operation is complete, this bit returns 0 automatically." range="1" property="WO"/>
				<Member name="cmd_op_end_int_clr" description="Instruction operation end interrupt clear bit. Writing 1 to this bit clears cmd_op_end_status and cmd_op_end_raw_status.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared&lt;br&gt;After a clear operation is complete, this bit returns 0 automatically." range="0" property="WO"/>
				<Register offset="0x012C"/>
			</RegisterGroup>
			<RegisterGroup name="VERSION" description="VERSION is a version register." value="0x00000350" startoffset="0x01F8">
				<Member name="version" description="SFC version number" range="31:0" property="RO"/>
				<Register offset="0x01F8"/>
			</RegisterGroup>
			<RegisterGroup name="VERSION_SEL" description="VERSION_SEL is a version selection register." value="0x00000001" startoffset="0x01FC">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="version_sel" description="New and earlier version register group indication signal&lt;br&gt;0: earlier version register group&lt;br&gt;1: new version register group" range="0" property="RO"/>
				<Register offset="0x01FC"/>
			</RegisterGroup>
			<RegisterGroup name="BUS_CONFIG1" description="BUS_CONFIG1 is the bus operation configuration register 1." value="0x80800300" startoffset="0x0200">
				<Member name="rd_enable" description="Bus read control. The value 0 is returned when the bus reads data.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="wr_enable" description="Bus write control. Ignore the bus write operation.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="30" property="RW"/>
				<Member name="wr_ins" description="Write instruction" range="29:22" property="RW"/>
				<Member name="wr_dummy_bytes" description="Dummy byte of the bus write operation &lt;br&gt;0: no dummy byte&lt;br&gt;1: 1 byte&lt;br&gt;2: 2 bytes&lt;br&gt;...&lt;br&gt;7: 7 bytes" range="21:19" property="RW"/>
				<Member name="wr_mem_if_type" description="Bus write operation specifies the type of the connected SPI flash interface.&lt;br&gt;000: standard SPI interface type&lt;br&gt;001: dual-Input/dual-Output SPI&lt;br&gt;010: dual-I/O SPI&lt;br&gt;011: full DIO SPI&lt;br&gt;100: reserved&lt;br&gt;101: quad-Input/Dual-Output SPI&lt;br&gt;110: quad-I/O SPI&lt;br&gt;111: full QIO SPI" range="18:16" property="RW"/>
				<Member name="rd_ins" description="Read instruction" range="15:8" property="RW"/>
				<Member name="rd_prefetch_cnt" description="Clock cycle for prefetching data when the flash memory is accessed at a variable data length through the bus.&lt;br&gt;00: not prefetched (default)&lt;br&gt;01: prefetch the data in one clock cycle&lt;br&gt;10: prefetch the data in two clock cycles&lt;br&gt;11: prefetch the data in three clock cycles" range="7:6" property="RW"/>
				<Member name="rd_dummy_bytes" description="Dummy byte of the bus read operation &lt;br&gt;0: no dummy byte&lt;br&gt;1: 1 byte&lt;br&gt;2: 2 bytes&lt;br&gt;...&lt;br&gt;7: 7 bytes" range="5:3" property="RW"/>
				<Member name="rd_mem_if_type" description="Bus read operation specifies the type of the connected SPI flash interface.&lt;br&gt;000: standard SPI interface type&lt;br&gt;001: dual-Input/Dual-Output SPI&lt;br&gt;010: dual-I/O SPI&lt;br&gt;011: full DIO SPI&lt;br&gt;100: reserved&lt;br&gt;101: quad-Input/Dual-Output SPI&lt;br&gt;110: quad-I/O SPI&lt;br&gt;111: full QIO SPI" range="2:0" property="RW"/>
				<Register offset="0x0200"/>
			</RegisterGroup>
			<RegisterGroup name="BUS_CONFIG2" description="BUS_CONFIG2 is the bus configuration register 2." value="0x00000000" startoffset="0x0204">
				<Member name="reserved" description="Reserved." range="31:3" property="RO"/>
				<Member name="reserved" description="Reserved. The value 0 must be written to this bit." range="2:0" property="RW"/>
				<Register offset="0x0204"/>
			</RegisterGroup>
			<RegisterGroup name="BUS_FLASH_SIZE" description="BUS_FLASH_SIZE is a bus mapping size register." value="0x00000909" startoffset="0x0210">
				<Member name="reserved" description="Reserved." range="31:12" property="RO"/>
				<Member name="flash_size_cs1" description="Capacity of the SPI flash connected to CS 1.&lt;br&gt;0000: 0000: No SPI flash is connected. &lt;br&gt;0001: 512 kbits&lt;br&gt;0010: 1 Mbit&lt;br&gt;0011: 2 Mbits&lt;br&gt;0100: 4 Mbits&lt;br&gt;0101: 8 Mbits&lt;br&gt;0110: 16 Mbits&lt;br&gt;0111: 32 Mbits&lt;br&gt;1000: 64 Mbits&lt;br&gt;1001: 128 Mbits (default)&lt;br&gt;1010: 256 Mbits&lt;br&gt;1011: 512 Mbits&lt;br&gt;1100: 1 Gbit&lt;br&gt;1101: 2 Gbits&lt;br&gt;1110: 4 Gbits&lt;br&gt;1111: 8 Gbits" range="11:8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:0" property="RW"/>
				<Register offset="0x0210"/>
			</RegisterGroup>
			<RegisterGroup name="BUS_BASE_ADDR" description="Bus mapping base address register is a bus mapping base address register." value="0x58000000" startoffset="0x0218">
				<Member name="bus_base_addr_high" description="The flash memory is mapped to the system space address." range="31:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:0" property="RO"/>
				<Register offset="0x0218"/>
			</RegisterGroup>
			<RegisterGroup name="BUS_ALIAS_ADDR" description="BUS_ALIAS_ADDR is a bus alias base address register." value="0x00000000" startoffset="0x021C">
				<Member name="flash_alias_addr" description="The flash memory is mapped to the second base address of the system space." range="31:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:0" property="RO"/>
				<Register offset="0x021C"/>
			</RegisterGroup>
			<RegisterGroup name="BUS_DMA_CTRL" description="BUS_DMA_CTRL is a DMA control register." value="0x00000000" startoffset="0x0240">
				<Member name="reserved" description="Reserved." range="31:5" property="RO"/>
				<Member name="reserved" description="Reserved. The value 1 is always written to this bit." range="4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:2" property="RO"/>
				<Member name="rw" description="DMA read and write indication.&lt;br&gt;0: write operation (write data to the flash memory)&lt;br&gt;1: read operation (read data from the flash memory)" range="1" property="RW"/>
				<Member name="start" description="DMA transfer enable control&lt;br&gt;0: no operation or the operation is complete.&lt;br&gt;1: Writing 1 to this bit to enable the DMA operation. Read 1 from this bit indicates the DMA is operating.&lt;br&gt;The value 0 is automatically returned after the DMA operation is complete." range="0" property="RW"/>
				<Register offset="0x0240"/>
			</RegisterGroup>
			<RegisterGroup name="BUS_DMA_MEM_SADDR" description="BUS_DMA_MEM_SADDR is DMA DDR start address register." value="0x00000000" startoffset="0x0244">
				<Member name="dma_mem_saddr" description="DMA DDR start address.&lt;br&gt;The start address must be 4-byte aligned." range="31:0" property="RW"/>
				<Register offset="0x0244"/>
			</RegisterGroup>
			<RegisterGroup name="BUS_DMA_FLASH_SADDR" description="BUS_DMA_MEM_SADDR is a DMA flash start address register." value="0x00000000" startoffset="0x0248">
				<Member name="dma_flash_saddr" description="DMA flash start address." range="31:0" property="RW"/>
				<Register offset="0x0248"/>
			</RegisterGroup>
			<RegisterGroup name="BUS_DMA_LEN" description="BUS_DMA_LEN is a DMA transfer data length register." value="0x00000000" startoffset="0x024C">
				<Member name="reserved" description="Reserved." range="31:30" property="RW"/>
				<Member name="dma_len" description="DMA data transfer length." range="29:0" property="RW"/>
				<Register offset="0x024C"/>
			</RegisterGroup>
			<RegisterGroup name="BUS_DMA_AHB_CTRL" description="BUS_DMA_AHB_CTRL is a DMA AHB burst control register." value="0x00000007" startoffset="0x0250">
				<Member name="reserved" description="Reserved." range="31:3" property="RW"/>
				<Member name="incr16_en" description="INC16 burst type enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="incr8_en" description="INC8 burst type enable.&lt;br&gt;0: disabled.&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="incr4_en" description="INC4 burst type enable.&lt;br&gt;0: disabled.&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0250"/>
			</RegisterGroup>
			<RegisterGroup name="CMD_CONFIG" description="CMD_CONFIG is a command configuration register." value="0x00007E00" startoffset="0x0300">
				<Member name="reserved" description="Reserved." range="31:20" property="RO"/>
				<Member name="mem_if_type" description="Specifies the type of the SPI flash interface in register command operation mode.&lt;br&gt;000: standard SPI interface type&lt;br&gt;001: dual-Input/Dual-Output SPI&lt;br&gt;010: dual-I/O SPI&lt;br&gt;011: full DIO SPI&lt;br&gt;100: reserved&lt;br&gt;101: quad-Input/Dual-Output SPI&lt;br&gt;110: quad-I/O SPI&lt;br&gt;111: full QIO SPI" range="19:17" property="RW"/>
				<Member name="reserved" description="Reserved. The value 0 must be written to this bit." range="16:15" property="RW"/>
				<Member name="data_cnt" description="The length of the read and written data is N+1 bytes." range="14:9" property="RW"/>
				<Member name="rw" description="Indicates that the data is read or written when that data_en is 1.&lt;br&gt;0: write. Data is written to the flash memory.&lt;br&gt;1: read. Data is read from the flash memory." range="8" property="RW"/>
				<Member name="data_en" description="Indicates whether there is data in this operation.&lt;br&gt;0: no data&lt;br&gt;1: there is data." range="7" property="RW"/>
				<Member name="dummy_byte_cnt" description="Dummy byte in register command operation mode.&lt;br&gt;0: no dummy byte&lt;br&gt;1: 1 byte&lt;br&gt;2: 2 bytes&lt;br&gt;...&lt;br&gt;7: 7 bytes" range="6:4" property="RW"/>
				<Member name="addr_en" description="Indicates whether there is an address for the current operation.&lt;br&gt;0: 0: There is no address&lt;br&gt;1: There is an address." range="3" property="RW"/>
				<Member name="reserved" description="Reserved." range="2" property="RO"/>
				<Member name="reserved" description="The value 1 is always written to this bit." range="1" property="RW"/>
				<Member name="start" description="Instruction operation start.&lt;br&gt;0: The operation is complete.&lt;br&gt;1: The operation starts.&lt;br&gt;After the operation is complete, the bit returns 0 automatically." range="0" property="RW"/>
				<Register offset="0x0300"/>
			</RegisterGroup>
			<RegisterGroup name="CMD_INS" description="CMD_INS is a command instruction register." value="0x00000000" startoffset="0x0308">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="reg_ins" description="Instruction code in the mode that the register accesses the flash memory." range="7:0" property="RW"/>
				<Register offset="0x0308"/>
			</RegisterGroup>
			<RegisterGroup name="CMD_ADDR" description="CMD_ADDR is a command address register." value="0x00000000" startoffset="0x030C">
				<Member name="reserved" description="Reserved." range="31:30" property="RO"/>
				<Member name="cmd_addr" description="Operation address in the mode that the register accesses the flash memory." range="29:0" property="RW"/>
				<Register offset="0x030C"/>
			</RegisterGroup>
			<RegisterGroup name="CMD_DATABUF_N" description="CMD_DATABUF_N is a command data buffer register." value="0x00000000" startoffset="0x0400+0x4*N">
				<Member name="cmd_databuf_n" description="Data buffer N in the mode that the register accesses the flash memory.&lt;br&gt;Register offset address 0x400+4Xn.&lt;br&gt;The variable N can be set to 0 to 15." range="31:0" property="RW"/>
				<Register offset="0x400"/>
				<Register offset="0x404"/>
				<Register offset="0x408"/>
				<Register offset="0x40c"/>
				<Register offset="0x410"/>
				<Register offset="0x414"/>
				<Register offset="0x418"/>
				<Register offset="0x41c"/>
				<Register offset="0x420"/>
				<Register offset="0x424"/>
				<Register offset="0x428"/>
				<Register offset="0x42c"/>
				<Register offset="0x430"/>
				<Register offset="0x434"/>
				<Register offset="0x438"/>
				<Register offset="0x43c"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="MDIO" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x10090000"/>
			<RegisterGroup name="MDIO_RWCTRL" description="MDIO_RWCTRL is an MDIO command word register.The register does not support soft reset." value="0x00008000" startoffset="0x1100">
				<Member name="cpu_data_in" description="Data used by the MDIO module to perform write operation on the PHY chip.&lt;br&gt;During write operation, the CPU first writes the 16-bit data to be written to the MDIO to this register." range="31:16" property="RW"/>
				<Member name="finish" description="PHY read/write operation complete.&lt;br&gt;0: Not complete.&lt;br&gt;1: Complete.&lt;br&gt;When the read/write operation is required for the second time, the CPU must clear this bit first." range="15" property="RW"/>
				<Member name="reserved" description="Reserved." range="14" property="RO"/>
				<Member name="rw" description="PHY read or write access control.&lt;br&gt;0: Read operation.&lt;br&gt;1: Write operation." range="13" property="RW"/>
				<Member name="phy_exaddr" description="Physical address of the external PHY chip.&lt;br&gt;One MDIO can perform read/write operation on multiple external PHY chips. Each PHY chip has one corresponding address. When the MDIO connects to only one external PHY chip, this bit is equivalent to UD_MDIO_PHYADDR[phy0_addr] or UD_MDIO_PHYADDR[phy1_addr]." range="12:8" property="RW"/>
				<Member name="frq_dv" description="Frequency division factor for the MDC (the MDIO interface clock) when the MDIO performs the read/write operation on external PHY chips.&lt;br&gt;Take the frequency 100 MHz of the main clock as an example to describe the matching relations between frq_dv and MDC frequency.&lt;br&gt;000: The frequency of the working main clock is divided by 50 and the obtained frequency is 2 MHz.&lt;br&gt;001: The frequency of the working main clock is divided by 100 and the obtained frequency is 1 MHz.&lt;br&gt;010: The frequency of the working main clock is divided by 200 and the obtained frequency is 512 kHz.&lt;br&gt;011: The frequency of the working main clock is divided by 400 and the obtained frequency is 256 kHz.&lt;br&gt;100: The frequency of the working main clock is divided by 800 and the obtained frequency is 128 kHz.&lt;br&gt;101: The frequency of the working main clock is divided by 1600 and the obtained frequency is 64 kHz.&lt;br&gt;110: The frequency of the working main clock is divided by 3200 and the obtained frequency is 32 kHz.&lt;br&gt;111: The frequency of the working main clock is divided by 6400 and the obtained frequency is 16 kHz." range="7:5" property="RW"/>
				<Member name="phy_inaddr" description="Internal register address of the external PHY chip. This address is presented by a 5-bit binary number." range="4:0" property="RW"/>
				<Register offset="0x1100"/>
			</RegisterGroup>
			<RegisterGroup name="MDIO_RO_DATA" description="MDIO_RO_DATAMDIO is a read data register. The register does not support soft reset." value="0x00000000" startoffset="0x1104">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Register offset="0x1104"/>
			</RegisterGroup>
			<RegisterGroup name="UD_MDIO_PHYADDR" description="UD_MDIO_PHYADDR is a PHY physical address register. The register does not support softreset." value="0x00000001" startoffset="0x0108">
				<Member name="reserved" description="Reserved." range="31:5" property="RO"/>
				<Register offset="0x0108"/>
			</RegisterGroup>
			<RegisterGroup name="UD_MDIO_RO_STAT" description="UD_MDIO_RO_STAT is a PHY status register. The register does not support soft reset." value="0x00000000" startoffset="0x010C">
				<Member name="reserved" description="Reserved." range="31:3" property="RO"/>
				<Member name="speed_mdio2mac" description="Port speed working status obtained from the MDIO interface, which is in either 10 Mbit/s or 100 Mbit/s working mode. &lt;br&gt;0: 10 Mbit/s mode&lt;br&gt;1: 100 Mbit/s mode" range="2" property="RO"/>
				<Member name="link_mdio2mac" description="Port link status obtained from the MDIO interface. &lt;br&gt;0: No link exists. &lt;br&gt;1: A link exists." range="1" property="RO"/>
				<Member name="duplex_mdio2mac" description="Port duplex working status obtained from the MDIO interface. &lt;br&gt;0: half-duplex &lt;br&gt;1: full-duplex" range="0" property="RO"/>
				<Register offset="0x010C"/>
			</RegisterGroup>
			<RegisterGroup name="UD_MDIO_ANEG_CTRL" description="UD_MDIO_ANEG_CTRLPHY is a offset address configuration register for the PHY status.The register does not support soft reset.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;The PHY speed status is indicated by bit[14] of the register with the address of 17, internal_addr_speedis set to 0x11 and speed_index is set to 0xE. In this case, the ETH module reads the bit value as thecurrent working speed mode of the PHY through the MDIO interface." value="0x04631EA9" startoffset="0x0110">
				<Member name="reserved" description="Reserved." range="31:27" property="RO"/>
				<Member name="internal_addr_speed" description="Address of the register in the PHY chip to store the status information (speed). The default value is set according to Intel 9785." range="26:22" property="RW"/>
				<Member name="internal_addr_link" description="Address of the register in the PHY chip to store the status information (link). The default value is set according to Intel 9785." range="21:17" property="RW"/>
				<Member name="internal_addr_duplex" description="Address of the register in the PHY chip to store the status information (duplex). The default value is set according to Intel 9785." range="16:12" property="RW"/>
				<Member name="speed_index" description="Offset address in the PHY status register that is used to store the speed information. The default value is set according to Intel 9785." range="11:8" property="RW"/>
				<Member name="link_index" description="Offset address in the PHY status register that is used to store the link information. The default value is set according to Intel 9785." range="7:4" property="RW"/>
				<Member name="duplex_index" description="Offset address in the PHY status register that is used to store the duplex information. The default value is set according to Intel 9785." range="3:0" property="RW"/>
				<Register offset="0x0110"/>
			</RegisterGroup>
			<RegisterGroup name="UD_MDIO_IRQENA" description="UD_MDIO_IRQENA is a scan mask register for MDIO status changes. The register does notsupport soft reset.&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;&lt;ul&gt;&lt;li&gt;If the status information about the PHY chip connecting to the port cannot be scanned and obtainedby configuring UD_MDIO_ANEG_CTRL, you can scan the PHY status register by usingsoftware of processing the interrupt.link_partner status change refers to the change of any bit of link, speed, and duplex for the PHYstatus.Offset Address&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x0114">
				<Member name="reserved" description="Reserved." range="31:4" property="RO"/>
				<Member name="link_partner_ch_mask" description="Port link partner status scan change interrupt mask. &lt;br&gt;0: mask&lt;br&gt;1: unmask" range="3" property="RW"/>
				<Member name="speed_ch_mask" description="Port speed mode scan change interrupt mask. &lt;br&gt;0: mask&lt;br&gt;1: unmask" range="2" property="RW"/>
				<Member name="link_ch_mask" description="Port link mode scan change interrupt mask. &lt;br&gt;0: mask&lt;br&gt;1: unmask" range="1" property="RW"/>
				<Member name="duplex_ch_mask" description="Port duplex mode scan change interrupt mask. &lt;br&gt;0: mask&lt;br&gt;1: unmask" range="0" property="RW"/>
				<Register offset="0x0114"/>
			</RegisterGroup>
			<RegisterGroup name="UD_MAC_PORTSEL" description="UD_MAC_PORTSEL is a port working status control register. The register does not supportsoft reset." value="0x00000001" startoffset="0x0200">
				<Member name="reserved" description="Reserved." range="31:2" property="RO"/>
				<Member name="mii_rmii" description="Port interface mode selection. &lt;br&gt;0: MII interface&lt;br&gt;1: RMII interface" range="1" property="RW"/>
				<Member name="stat_ctrl" description="Port working status information select control register. &lt;br&gt;0: Use the status information obtained from the MDIO interface. &lt;br&gt;1: Use the status information set by the CPU." range="0" property="RW"/>
				<Register offset="0x0200"/>
			</RegisterGroup>
			<RegisterGroup name="UD_MAC_RO_STAT" description="UD_MAC_RO_STAT is a port status register. The register does not support soft reset." value="0x00000000" startoffset="0x0204">
				<Member name="reserved" description="Reserved." range="31:3" property="RO"/>
				<Member name="speed_stat" description="Port current speed mode. &lt;br&gt;0: 10 Mbit/s mode&lt;br&gt;1: 100 Mbit/s mode" range="2" property="RO"/>
				<Member name="link_stat" description="Port current link status.&lt;br&gt;0: No link exists. &lt;br&gt;1: A link exists." range="1" property="RO"/>
				<Member name="duplex_stat" description="Port current duplex status. &lt;br&gt;0: half-duplex&lt;br&gt;1: full-duplex" range="0" property="RO"/>
				<Register offset="0x0204"/>
			</RegisterGroup>
			<RegisterGroup name="UD_MAC_PORTSET" description="UD_MAC_PORTSET is a port working status configuration register. The register does notsupport soft reset." value="0x00000000" startoffset="0x0208">
				<Member name="reserved" description="Reserved." range="31:3" property="RO"/>
				<Member name="speed_stat_dio" description="Port speed mode set by the CPU. &lt;br&gt;0: 10 Mbit/s mode&lt;br&gt;1: 100 Mbit/s mode" range="2" property="RW"/>
				<Member name="link_stat_dio" description="Port link status set by the CPU.&lt;br&gt;0: No link exists. &lt;br&gt;1: A link exists." range="1" property="RW"/>
				<Member name="duplex_stat_dio" description="Port duplex mode set by the CPU. &lt;br&gt;0: half-duplex&lt;br&gt;1: full-duplex" range="0" property="RW"/>
				<Register offset="0x0208"/>
			</RegisterGroup>
			<RegisterGroup name="UD_MAC_STAT_CHANGE" description="UD_MAC_STAT_CHANGE is a port status change indicator register. The register does notsupport soft reset." value="0x00000000" startoffset="0x020C">
				<Member name="reserved" description="Reserved." range="31:3" property="RO"/>
				<Member name="speed_stat_ch" description="Port speed mode change indicator. &lt;br&gt;0: No change occurs. &lt;br&gt;1: A change occurs. &lt;br&gt;Writing 1 clears this register." range="2" property="WC"/>
				<Member name="link_stat_ch" description="Port link status change indicator. &lt;br&gt;0: No change occurs. &lt;br&gt;1: A change occurs. &lt;br&gt;Writing 1 clears this register." range="1" property="WC"/>
				<Member name="duplex_stat_ch" description="Port duplex mode change indicator. &lt;br&gt;0: No change occurs. &lt;br&gt;1: A change occurs. &lt;br&gt;Writing 1 clears this register." range="0" property="WC"/>
				<Register offset="0x020C"/>
			</RegisterGroup>
			<RegisterGroup name="UD_MAC_SET" description="UD_MAC_SET is a MAC function configuration register.The register does not support soft reset." value="0x202755EE" startoffset="0x0210">
				<Member name="reserved" description="Reserved." range="31:30" property="RO"/>
				<Member name="add_pad_en" description="Port auto add PAD enable during transmission. &lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="29" property="RW"/>
				<Member name="crcgen_dis" description="Port CRC generation disable control. &lt;br&gt;0: TX frame recalculate CRC.&lt;br&gt;1: TX frame not recalculate CRC." range="28" property="RW"/>
				<Member name="cntr_rdclr_en" description="Port statistics counter read clear enable. &lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="27" property="RW"/>
				<Member name="cntr_clr_all" description="Port statistics counter clear control. &lt;br&gt;0: not clear&lt;br&gt;1: clear&lt;br&gt;Note: If cntr_clr_all is set to 1, the next clear all operation can be performed only after this bit is set to 0 and then to 1." range="26" property="RW"/>
				<Member name="cntr_roll_dis" description="Port statistics acyclic counter enable. &lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="25" property="RW"/>
				<Member name="colthreshold" description="Port collision count statistics threshold. &lt;br&gt;The default value is 0x1, which indicates the count of frames with one collision." range="24:21" property="RW"/>
				<Member name="in_loop_en" description="Port loopback to internal enable. &lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Note: Loopback to internal enable and loopback to external enable cannot be configured at the same time. When the network interface is in normal state, you need to perform soft reset on the module after loopback to internal enable is configured instead of loopback to external enable and vice versa." range="20" property="RW"/>
				<Member name="ex_loop_en" description="Port loopback to external enable. &lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Note: Loopback to internal enable and loopback to external enable cannot be configured at the same time. When the network interface is in normal state, you need to perform soft reset on the module after loopback to internal enable is configured instead of loopback to external enable and vice versa." range="19" property="RW"/>
				<Member name="pause_en" description="Port pause frame TX enable. &lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="18" property="RW"/>
				<Member name="rx_shframe_en" description="Port short frame RX enable. &lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Note: If rx_shframe_en is set to 1, the minimum RX frame length allowed by the port is that set by rx_min_thr. If rx_shframe_en is set to 0, the minimum RX frame length allowed by the port is 64 bytes (including CRC) by default." range="17" property="RW"/>
				<Member name="rx_min_thr" description="Minimum RX frame length allowed by the port. &lt;br&gt;The value range is from 42 bytes to 63 bytes. The default value is 42 bytes. &lt;br&gt;Note: If rx_min_thr is set to a value smaller than 42, 42 is used instead of the value." range="16:11" property="RW"/>
				<Member name="len_max" description="Maximum RX frame length allowed by the port. The default value is 1518 bytes. &lt;br&gt;The value is in a range of 1518 bytes to 1535 bytes. &lt;br&gt;Note: If len_max is set to a value greater than 2000, 2000 is used instead of the value. If len_max is set to a value smaller than 256, 256 is used instead of the value." range="10:0" property="RW"/>
				<Register offset="0x0210"/>
			</RegisterGroup>
			<RegisterGroup name="UD_MAC_EEE_INT" description="UD_MAC_EEE_INT is an EEE raw interrupt register." value="0x00000000" startoffset="0x0480">
				<Member name="reserved" description="Reserved." range="31:5" property="RO"/>
				<Member name="tx_entry_start" description="Raw interrupt that allows the PHY to enter the low-power idle (LPI) state in the ETH TX direction." range="4" property="RO"/>
				<Member name="rx_leave_lpi" description="Raw interrupt that allows the PHY to exit the LPI state in the RX direction." range="3" property="RO"/>
				<Member name="rx_entry_lpi" description="Raw interrupt that allows the PHY to enter the LPI state in the RX direction." range="2" property="RO"/>
				<Member name="tx_leave_lpi" description="Raw interrupt that allows the PHY to exit the LPI state in the TX direction." range="1" property="RO"/>
				<Member name="tx_entry_lpi" description="Raw interrupt that allows the PHY to enter the LPI state in the TX direction." range="0" property="RO"/>
				<Register offset="0x0480"/>
			</RegisterGroup>
			<RegisterGroup name="UD_MAC_EEE_INTEN" description="UD_MAC_EEE_INTEN is an EEE interrupt enable register." value="0x00000000" startoffset="0x0484">
				<Member name="reserved" description="Reserved." range="31:10" property="RO"/>
				<Member name="tx_entry_start_msk" description="Mask of the raw interrupt that allows the PHY to enter the LPI state in the ETH TX direction." range="9" property="RW"/>
				<Member name="rx_leave_lpi_msk" description="Mask of the raw interrupt that allows the PHY to exit the LPI state in the RX direction." range="8" property="RW"/>
				<Member name="rx_entry_lpi_msk" description="Mask of the raw interrupt that allows the PHY to enter the LPI state in the RX direction." range="7" property="RW"/>
				<Member name="tx_leave_lpi_msk" description="Mask of the raw interrupt that allows the PHY to exit the LPI state in the TX direction." range="6" property="RW"/>
				<Member name="tx_entry_lpi_msk" description="Mask of the raw interrupt that allows the PHY to enter the LPI state in the TX direction." range="5" property="RW"/>
				<Member name="tx_entry_start_en" description="Enable for the raw interrupt that allows the PHY to enter the LPI state in the ETH TX direction." range="4" property="RO"/>
				<Member name="rx_leave_lpi_en" description="Enable for the raw interrupt that allows the PHY to exit the LPI state in the RX direction." range="3" property="RO"/>
				<Member name="rx_entry_lpi_en" description="Enable for the raw interrupt that allows the PHY to enter the LPI state in the RX direction." range="2" property="RO"/>
				<Member name="tx_leave_lpi_en" description="Enable for the raw interrupt that allows the PHY to exit the LPI state in the TX direction." range="1" property="RO"/>
				<Member name="tx_entry_lpi_en" description="Enable for the raw interrupt that allows the PHY to enter the LPI state in the TX direction." range="0" property="RO"/>
				<Register offset="0x0484"/>
			</RegisterGroup>
			<RegisterGroup name="UD_MAC_EEE_ENA" description="UD_MAC_EEE_ENA is an EEE enable register." value="0x00F42400" startoffset="0x0488">
				<Member name="eee_ls_timer" description="LS timer." range="31:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:2" property="RW"/>
				<Member name="eee_assert" description="EEE LPI state enable." range="1" property="RW"/>
				<Member name="eee_enable" description="EEE enable." range="0" property="RW"/>
				<Register offset="0x0488"/>
			</RegisterGroup>
			<RegisterGroup name="UD_MAC_EEE_TIMER" description="UD_MAC_EEE_TIMER is a timer register required for the EEE function." value="0x001E2710" startoffset="0x048C">
				<Member name="tx_wk_timer" description="TX_WK_TIMER." range="31:16" property="RW"/>
				<Member name="lpi_cond_timer" description="LPI_COND_TIMER." range="15:0" property="RW"/>
				<Register offset="0x048C"/>
			</RegisterGroup>
			<RegisterGroup name="UD_MAC_EEE_LINK_STATUS" description="UD_MAC_EEE_LINK_STATUS an ETH port link status register dedicated for the EEEfunction." value="0x00000000" startoffset="0x0490">
				<Member name="reserved" description="Reserved." range="31:1" property="RW"/>
				<Member name="phy_link_status" description="PHY link status." range="0" property="RW"/>
				<Register offset="0x0490"/>
			</RegisterGroup>
			<RegisterGroup name="UD_MAC_EEE_CLK_CNT" description="UD_MAC_EEE_CLK_CNT is an EEE clock unit counter register." value="0x00000063" startoffset="0x0494">
				<Member name="eee_clk_cnt" description="EEE clock unit counter." range="31:0" property="RW"/>
				<Register offset="0x0494"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_HOSTMAC_H16" description="GLB_HOSTMAC_H16 is an upper 16-bit register for the local MAC address.The register does not support soft reset." value="0x00000000" startoffset="0x1304">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Register offset="0x1304"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_SOFT_RESET" description="GLB_SOFT_RESET is an internal soft reset register.The register does not support soft reset.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;The time for each soft reset must remain for more than 2 ms." value="0x00000000" startoffset="0x1308">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="soft_reset" description="Internal soft reset.&lt;br&gt;0: Not reset. &lt;br&gt;1: Reset. &lt;br&gt;In soft reset state, this bit must be set to 0to clear soft reset." range="0" property="RW"/>
				<Register offset="0x1308"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_FWCTRL" description="GLB_FWCTRL is a forward control register.The register does not support soft reset." value="0x00000020" startoffset="0x1310">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="fwall2cpu_up" description="Indicates whether to forcibly forward all valid input frames to the CPU port. &lt;br&gt;0: no&lt;br&gt;0: yes" range="7" property="RW"/>
				<Member name="reserved" description="Reserved." range="6" property="RO"/>
				<Member name="fw2cpu_ena_up" description="Function enable of forwarding the input frames to the CPU port.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="reserved" description="Reserved." range="4:0" property="RO"/>
				<Register offset="0x1310"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MACTCTRL" description="GLB_MACTCTRL is a MAC filter table control register.The register does not support soft reset.&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;&lt;ul&gt;&lt;li&gt;If the highest byte of the destination MAC address is even, the frame is a unicast frame.If the highest byte of the destination MAC address is odd, the frame is a multicast frame.If all bytes of the destination MAC address are 0xFF, the frame is a broadcast frame.&lt;/li&gt;&lt;/ul&gt;" value="0x00000020" startoffset="0x1314">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="mact_ena_up" description="Enable bit of all MAC filters of the port. &lt;br&gt;0: disabled (no MAC filter is used)&lt;br&gt;1: enabled (MAC filters are used)" range="7" property="RW"/>
				<Member name="reserved" description="Reserved." range="6" property="RO"/>
				<Member name="broad2cpu_up" description="Indicates whether to forward the input broadcast frames to the CPU port. &lt;br&gt;0: no&lt;br&gt;1: yes" range="5" property="RW"/>
				<Member name="reserved" description="Reserved." range="4" property="RO"/>
				<Member name="multi2cpu_up" description="Indicates whether to forward the input multicast frames that are not listed in the filter table to the CPU port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="3" property="RW"/>
				<Member name="reserved" description="Reserved." range="2" property="RO"/>
				<Member name="uni2cpu_up" description="Indicates whether to forward the input unicast frames that are not listed in the filter table to the CPU port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="1" property="RW"/>
				<Member name="reserved" description="Reserved." range="0" property="RO"/>
				<Register offset="0x1314"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_ENDIAN_MOD" description="GLB_ENDIAN_MOD is an endian control register.The register does not support soft reset." value="0x00000003" startoffset="0x1318">
				<Member name="reserved" description="Reserved." range="31:2" property="RO"/>
				<Member name="in_edian" description="RX packet write SDRAM endian configuration. &lt;br&gt;0: big-endian mode&lt;br&gt;1: little-endian mode&lt;br&gt;Data consists of bytes." range="1" property="RW"/>
				<Member name="out_edian" description="TX packet read SDRAM endian configuration. &lt;br&gt;0: big-endian mode&lt;br&gt;1: little-endian mode" range="0" property="RW"/>
				<Register offset="0x1318"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_IRQ_STAT" description="GLB_IRQ_STAT is an interrupt status register.The register does not support soft reset." value="0x00000000" startoffset="0x1330">
				<Member name="reserved" description="Reserved." range="31:13" property="RO"/>
				<Member name="int_mdio_finish" description="Interrupt status indicates whether the MDIO interface completes the operation required by the CPU.&lt;br&gt;0: Not completed.&lt;br&gt;1: Completed and an interrupt is generated.&lt;br&gt;After this interrupt is generated, software determines whether the MDIO completes the operation by querying MDIO_RWCTRL[finish]." range="12" property="RO"/>
				<Member name="reserved" description="Reserved." range="11:8" property="RO"/>
				<Member name="int_rxd_up" description="Interrupt status (multi-packet interrupt) for a frame (frames) on the port to be received by the CPU.&lt;br&gt;0: The interrupt is invalid. &lt;br&gt;1: The interrupt is valid. There are frames to be received by the CPU in the RX queue.&lt;br&gt;After this interrupt is generated, software determines whether there are frames to be received by querying GLB_IRQ_RAW[iraw_rxd_up]." range="7" property="RO"/>
				<Member name="int_freeeq_up" description="Interrupt status indicates that the status of the port output queue is changed from nonempty to empty, that is, the status of the TX queue buffer is changed from nonempty to empty, that is, the status of the TX queue buffer is changed from nonempty to empty. In this case, the CPU can write a group of new frames to be transmitted. &lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;After this interrupt is generated, software determines whether the current TX queue is empty by querying UD_GLB_ADDRQ_STAT[eq_cnt]. If the current TX queue is not empty, it indicates that the interrupt is invalid." range="6" property="RO"/>
				<Member name="int_stat_up" description="Interrupt status for port status changes, indicating that an interrupt is generated when the MDIO obtains the speed change, duplex mode change, and link status change of the PHY chip in auto-adaption mode. &lt;br&gt;0: The interrupt is invalid. &lt;br&gt;1: The interrupt is valid. The port status changes.&lt;br&gt;After this interrupt is generated, software determines which status changes according to the configuration of UD_MDIO_IRQENA." range="5" property="RO"/>
				<Member name="int_duplex_up" description="Interrupt status for port duplex mode changes. &lt;br&gt;0: The interrupt is invalid. &lt;br&gt;1: The interrupt is valid. The duplex mode changes. &lt;br&gt;After this interrupt is generated, software determines whether the duplex mode changes by querying UD_MAC_STAT_CHANGE[duplex_stat_ch]." range="4" property="RO"/>
				<Member name="int_speed_up" description="Interrupt status for port speed mode changes. &lt;br&gt;0: The interrupt is invalid. &lt;br&gt;1: The interrupt is valid. The speed mode changes. &lt;br&gt;After this interrupt is generated, software determines whether the speed mode changes by querying UD_MAC_STAT_CHANGE[speed_stat_ch]." range="3" property="RO"/>
				<Member name="int_link_up" description="Interrupt status for port link status changes.&lt;br&gt;0: The interrupt is invalid. &lt;br&gt;1: The interrupt is valid. The link status changes. &lt;br&gt;After this interrupt is generated, software determines whether the link status changes by querying UD_MAC_STAT_CHANGE[link_stat_ch]." range="2" property="RO"/>
				<Member name="int_tx_up" description="Interrupt status for the completion of transmitting a frame from the CPU by the port.&lt;br&gt;0: Not completed.&lt;br&gt;1: Completed and an interrupt is generated.&lt;br&gt;After this interrupt is generated, software determines whether to release the buffer of the TX frames by querying the current TX queue address eq_out_index in UD_GLB_QSTAT." range="1" property="RO"/>
				<Member name="int_rx_up" description="Interrupt status for frames on the port to be received by the CPU. &lt;br&gt;0: The interrupt is invalid. &lt;br&gt;1: The interrupt is valid. There are frames to be received by the CPU in the RX queue. &lt;br&gt;After this interrupt program is started, software determines whether frames are received by querying the GLB_IRQ_RAW[iraw_rxd_up] signal." range="0" property="RO"/>
				<Register offset="0x1330"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_IRQ_ENA" description="GLB_IRQ_ENA is an interrupt enable register.The register does not support soft reset." value="0x00000000" startoffset="0x1334">
				<Member name="reserved" description="Reserved." range="31:20" property="RO"/>
				<Member name="ien_all" description="All interrupts enable. &lt;br&gt;0: disabled (none of the interrupt can be reported)&lt;br&gt;1: enabled (all interrupts are reported according to the configuration)" range="19" property="RW"/>
				<Member name="ien_up" description="All uplink port interrupts enable. &lt;br&gt;0: disabled (none of the uplink port interrupt can be reported)&lt;br&gt;1: enabled (all uplink port interrupts are reported according to the configuration)" range="18" property="RW"/>
				<Member name="reserved" description="Reserved." range="17:13" property="RO"/>
				<Member name="ien_mdio_finish" description="Indicator enable for the MDIO to complete the operation required by the CPU. &lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:8" property="RO"/>
				<Member name="ien_rxd_up" description="Interrupt enable (multi-packet interrupt) for a frame (frames) on the uplink port to be received by the CPU. &lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" property="RW"/>
				<Member name="ien_freeeq_up" description="Interrupt signal enable for the TX queue of the uplink port to change from nonempty to empty. &lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" property="RW"/>
				<Member name="ien_stat_up" description="Interrupt signal enable for uplink port status changes. &lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="ien_duplex_up" description="Interrupt enable for uplink port duplex mode changes. &lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="ien_speed_up" description="Interrupt enable for uplink port speed mode changes. &lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="ien_link_up" description="Interrupt enable for uplink port link status changes.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="ien_tx_up" description="Indicator enable for the completion of transmitting a frame from the CPU by the uplink port. &lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="ien_rx_up" description="Interrupt enable for frames on the uplink port to be received by the CPU.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x1334"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_IRQ_RAW" description="GLB_IRQ_RAW is a raw interrupt register. The register does not support soft reset. Writing 1clears this register." value="0x00000000" startoffset="0x1338">
				<Member name="reserved" description="Reserved." range="31:13" property="RO"/>
				<Member name="iraw_mdio_finish" description="Raw interrupt status for the MDIO to complete the operation required by the CPU. &lt;br&gt;0: No interrupt is generated. &lt;br&gt;1: An interrupt is generated." range="12" property="WC"/>
				<Member name="reserved" description="Reserved." range="11:8" property="RO"/>
				<Member name="iraw_rxd_up" description="Raw interrupt status (multi-packet interrupt) for a frame (frames) on the uplink port to be received by the CPU. &lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="7" property="WC"/>
				<Member name="iraw_freeeq_up" description="Raw interrupt status for the TX queue of the uplink port to change from nonempty to empty, indicating that the TX queue buffer changes from nonempty to empty and the CPU can write a group of new frames to be transmitted.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="6" property="WC"/>
				<Member name="iraw_stat_up" description="Raw interrupt status for uplink port status changes, indicating that an interrupt is generated when the MDIO obtains the speed change, duplex mode change, and link status change of the PHY chip in auto-adaption mode.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" property="WC"/>
				<Member name="iraw_duplex_up" description="Raw interrupt status for uplink port duplex mode changes.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" property="WC"/>
				<Member name="iraw_speed_up" description="Raw interrupt status for uplink port speed mode changes.&lt;br&gt;0: The interrupt is invalid.&lt;br&gt;1: The interrupt is valid. The speed mode changes.&lt;br&gt;Writing 1 clears this register." range="3" property="WC"/>
				<Member name="iraw_link_up" description="Raw interrupt status for uplink port link status changes.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" property="WC"/>
				<Member name="iraw_tx_up" description="Raw interrupt status for the completion of transmitting a frame from the CPU by the uplink port.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" property="WC"/>
				<Member name="iraw_rx_up" description="Raw interrupt status for frames on the uplink port to be received by the CPU.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="WC"/>
				<Register offset="0x1338"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC0_L32" description="GLB_MAC0_L32 is a lower 32-bit register for the filter table MAC0." value="0x00000000" startoffset="0x1400">
				<Member name="flt_mac0" description="Lower 32 bits of the filter table MAC0." range="31:0" property="RW"/>
				<Register offset="0x1400"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC0_H16" description="GLB_MAC0_H16 is an upper 16-bit register for the filter table MAC0." value="0x00000000" startoffset="0x1404">
				<Member name="reserved" description="Reserved." range="31:22" property="RO"/>
				<Member name="fw2cpu_up" description="Indicates whether to forward the frames received by the uplink port that match this filter to the CPU port when the uplink port enables this filter.&lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="reserved" description="Reserved." range="20:18" property="RO"/>
				<Member name="mac0_up" description="Control for setting this filter to be used by the uplink port. &lt;br&gt;0: The uplink port does not use this filter. &lt;br&gt;1: The uplink port uses this filter." range="17" property="RW"/>
				<Member name="reserved" description="Reserved." range="16" property="RO"/>
				<Member name="flt_mac0" description="Upper 16 bits of the filter table MAC0." range="15:0" property="RW"/>
				<Register offset="0x1404"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC1_H16" description="GLB_MAC1_H16 is an upper 16-bit register for the filter table MAC1." value="0x00000000" startoffset="0x140C">
				<Member name="reserved" description="Reserved." range="31:22" property="RO"/>
				<Member name="fw2cpu_up" description="Indicates whether to forward the frames received by the uplink port that match this filter to the CPU port when the uplink port enables this filter. &lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="reserved" description="Reserved." range="20:18" property="RO"/>
				<Member name="mac1_up" description="Control for setting this filter to be used by the uplink port. &lt;br&gt;0: The uplink port does not use this filter. &lt;br&gt;1: The uplink port uses this filter." range="17" property="RW"/>
				<Member name="reserved" description="Reserved." range="16" property="RO"/>
				<Member name="flt_mac1" description="Upper 16 bits of the filter table MAC1." range="15:0" property="RW"/>
				<Register offset="0x140C"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC2_L32" description="GLB_MAC2_L32 is a lower 32-bit register for the filter table MAC2." value="0x00000000" startoffset="0x1410">
				<Member name="flt_mac2" description="Lower 32 bits of the filter table MAC2." range="31:0" property="RW"/>
				<Register offset="0x1410"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC2_H16" description="GLB_MAC2_H16 is an upper 16-bit register for the filter table MAC2." value="0x00000000" startoffset="0x1414">
				<Member name="reserved" description="Reserved." range="31:22" property="RO"/>
				<Member name="fw2cpu_up" description="Indicates whether to forward the frames received by the uplink port that match this filter to the CPU port when the uplink port enables this filter.&lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="reserved" description="Reserved." range="20:18" property="RO"/>
				<Member name="mac2_up" description="Control for setting this filter to be used by the uplink port.&lt;br&gt;0: The uplink port does not use this filter.&lt;br&gt;1: The uplink port uses this filter." range="17" property="RW"/>
				<Member name="reserved" description="Reserved." range="16" property="RO"/>
				<Member name="flt_mac2" description="Upper 16 bits of the filter table MAC2." range="15:0" property="RW"/>
				<Register offset="0x1414"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC3_L32" description="GLB_MAC3_L32 is a lower 32-bit register for the filter table MAC3." value="0x00000000" startoffset="0x1418">
				<Member name="flt_mac3" description="Lower 32 bits of the filter table MAC3." range="31:0" property="RW"/>
				<Register offset="0x1418"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC3_H16" description="GLB_MAC3_H16 is an upper 16-bit register for the filter table MAC3." value="0x00000000" startoffset="0x141C">
				<Member name="reserved" description="Reserved." range="31:22" property="RO"/>
				<Member name="fw2cpu_up" description="Indicates whether to forward the frames received by the uplink port that match this filter to the CPU port when the uplink port enables this filter. &lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="reserved" description="Reserved." range="20:18" property="RO"/>
				<Member name="mac3_up" description="Indicates whether to forward the frames received by the downlink port that match this filter to the CPU port when the downlink port enables this filter. &lt;br&gt;0: Do not forward the frames. &lt;br&gt;1: Forward the frames." range="17" property="RW"/>
				<Member name="reserved" description="Reserved." range="16" property="RO"/>
				<Member name="flt_mac3" description="Upper 16 bits of the filter table MAC3." range="15:0" property="RW"/>
				<Register offset="0x141C"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC4_H16" description="GLB_MAC4_H16 is an upper 16-bit register for the filter table MAC4." value="0x00000000" startoffset="0x1424">
				<Member name="reserved" description="Reserved." range="31:22" property="RO"/>
				<Member name="fw2cpu_up" description="Indicates whether to forward the frames received by the uplink port that match this filter to the CPU port when the uplink port enables this filter. &lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="reserved" description="Reserved." range="20:18" property="RO"/>
				<Member name="mac4_up" description="Control for setting this filter to be used by the uplink port. &lt;br&gt;0: The uplink port does not use this filter. &lt;br&gt;1: The uplink port uses this filter." range="17" property="RW"/>
				<Member name="reserved" description="Reserved." range="16" property="RO"/>
				<Member name="flt_mac4" description="Upper 16 bits of the filter table MAC4." range="15:0" property="RW"/>
				<Register offset="0x1424"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC5_H16" description="GLB_MAC5_H16 is an upper 16-bit register for the filter table MAC5." value="0x00000000" startoffset="0x142C">
				<Member name="reserved" description="Reserved." range="31:22" property="RO"/>
				<Member name="fw2cpu_up" description="Indicates whether to forward the frames received by the uplink port that match this filter to the CPU port when the uplink port enables this filter. &lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="reserved" description="Reserved." range="20:18" property="RO"/>
				<Member name="mac5_up" description="Control for setting this filter to be used by the uplink port. &lt;br&gt;0: The uplink port does not use this filter. &lt;br&gt;1: The uplink port uses this filter." range="17" property="RW"/>
				<Member name="reserved" description="Reserved." range="16" property="RO"/>
				<Member name="flt_mac5" description="Upper 16 bits of the filter table MAC5." range="15:0" property="RW"/>
				<Register offset="0x142C"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC6_H16" description="GLB_MAC6_H16 is an upper 16-bit register for the filter table MAC6." value="0x00000000" startoffset="0x1434">
				<Member name="reserved" description="Reserved." range="31:22" property="RO"/>
				<Member name="fw2cpu_up" description="Indicates whether to forward the frames received by the uplink port that match this filter to the CPU port when the uplink port enables this filter. &lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="reserved" description="Reserved." range="20:18" property="RO"/>
				<Member name="mac6_up" description="Control for setting this filter to be used by the uplink port. &lt;br&gt;0: The uplink port does not use this filter. &lt;br&gt;1: The uplink port uses this filter." range="17" property="RW"/>
				<Member name="reserved" description="Reserved." range="16" property="RO"/>
				<Member name="flt_mac6" description="Upper 16 bits of the filter table MAC6." range="15:0" property="RW"/>
				<Register offset="0x1434"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC7_H16" description="GLB_MAC7_H16 is an upper 16-bit register for the filter table MAC7." value="0x00000000" startoffset="0x143C">
				<Member name="reserved" description="Reserved." range="31:22" property="RO"/>
				<Member name="fw2cpu_up" description="Indicates whether to forward the frames received by the uplink port that match this filter to the CPU port when the uplink port enables this filter. &lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="reserved" description="Reserved." range="20:18" property="RO"/>
				<Member name="mac7_up" description="Control for setting this filter to be used by the uplink port. &lt;br&gt;0: The uplink port does not use this filter. &lt;br&gt;1: The uplink port uses this filter." range="17" property="RW"/>
				<Member name="reserved" description="Reserved." range="16" property="RO"/>
				<Member name="flt_mac7" description="Upper 16 bits of the filter table MAC7." range="15:0" property="RW"/>
				<Register offset="0x143C"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_IRQN_SET" description="UD_GLB_IRQN_SET is a multi-packet interrupt configuration register.The register does not support soft reset." value="0x0800003A" startoffset="0x0340">
				<Member name="reserved" description="Reserved." range="31:29" property="RO"/>
				<Member name="int_frm_cnt" description="These bits are used to set the multi-packet interrupt function. That is, how many packets must be received before a multi-packet interrupt can be reported. &lt;br&gt;Note: The minimum value of int_frm_cnt can be set to 1. In this case, multi-packet interrupt is equivalent to single-packet interrupt." range="28:24" property="RW"/>
				<Member name="reserved" description="Reserved." range="23:16" property="RO"/>
				<Member name="age_timer" description="After the multi-packet interrupt function is enabled, if the number of received packets cannot reach the specified number of packets required for reporting the multi-packet interrupt after a period, this period is defined as the aging time for generating the multi-packet interrupt. &lt;br&gt;Note: age_timer is counted in the unit of the main clock cycle divided by 256." range="15:0" property="RW"/>
				<Register offset="0x0340"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_QLEN_SET" description="UD_GLB_QLEN_SET is a queue length configuration register.The register does not support soft reset." value="0x00002020" startoffset="0x0344">
				<Member name="reserved" description="Reserved." range="31:14" property="RO"/>
				<Member name="iq_len" description="RX (packet RX) queue length configuration. &lt;br&gt;Note: iq_len cannot be set to 0. Otherwise, it is forcibly set to 1. The sum of the set values of iq_len and eq_len cannot be greater than 64. Otherwise, the value (non-zero) of iq_len is firstly assigned and the value of eq_len is calculated by the formula: 64 – iq_len." range="13:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:6" property="RO"/>
				<Member name="eq_len" description="TX (packet TX) queue length configuration. &lt;br&gt;Note: eq_len cannot be set to 0. Otherwise, it is forcibly set to 1." range="5:0" property="RW"/>
				<Register offset="0x0344"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_FC_LEVEL" description="UD_GLB_FC_LEVEL is a traffic control register.The register does not support soft reset." value="0x30180508" startoffset="0x0348">
				<Member name="reserved" description="Reserved." range="31:15" property="RO"/>
				<Member name="qlimit_ena" description="Traffic control enable for RX queue. &lt;br&gt;0: Disabled (do not transmit the traffic control message according to the status of RX queue). &lt;br&gt;1: Enabled (transmit the traffic control message according to the status of RX queue)." range="14" property="RW"/>
				<Member name="qlimit_up" description="Upper limit of traffic control for RX queue. When the free space of the RX queue is less than the upper limit, if traffic control for RX queue is enabled, the traffic control message is transmitted to the peer end. &lt;br&gt;Note: If the upper limit qlimit_up is set to 0, the RX queue fails to enter the traffic control status. &lt;br&gt;The upper limit qlimit_up must be greater than the lower limit qlimit_down." range="13:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:6" property="RO"/>
				<Member name="qlimit_down" description="Lower limit of traffic control for RX queue. When the free space of the RX queue is equal to or greater than the upper limit, if the RX queue is in traffic control state, the current traffic control is stopped." range="5:0" property="RW"/>
				<Register offset="0x0348"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_CAUSE" description="UD_GLB_CAUSE is a cause register for the CPU to which the packet is transmitted.The register does not support soft reset." value="0x00000000" startoffset="0x034C">
				<Member name="reserved" description="Reserved." range="31:3" property="RO"/>
				<Member name="mact_cause" description="Packet matching result types by querying the MAC table. &lt;br&gt;000: Forced forwarding. &lt;br&gt;001: Packet whose destination MAC address is the local MAC address. &lt;br&gt;010: Broadcast packet. &lt;br&gt;011: Packet matching the MAC table. &lt;br&gt;100: Multicast packet not matching the MAC table. &lt;br&gt;101: Unicast packet not matching the MAC table. &lt;br&gt;Others: Reserved." range="2:0" property="RO"/>
				<Register offset="0x034C"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_IQFRM_DES" description="UD_GLB_IQFRM_DES is an RX frame descriptor register.The register does not support soft reset." value="0x00000000" startoffset="0x0354">
				<Member name="reserved" description="Reserved." range="31:18" property="RO"/>
				<Member name="fd_in_addr" description="Relative address of the first frame to be received in the input queue (IQ). It serves as the index (0 to iq_len-1) of the absolute address for storing the frames." range="17:12" property="RO"/>
				<Member name="fd_in_len" description="Length of the frame to be received in the RX queue." range="11:0" property="RO"/>
				<Register offset="0x0354"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_BFC_STAT" description="UD_GLB_BFC_STAT is a counter for traffic control status of forward buffer and aging timeof multi-packet interrupt.The register does not support soft reset." value="0x00000000" startoffset="0x035C">
				<Member name="flowctrl_cnt" description="Register for the count of the forward buffer of the uplink or downlink port entering the traffic control status. &lt;br&gt;Note: If the value of flowctrl_cnt is too large in a unit of time, it indicates that UD_GLB_FC_LEVEL[blimit_up] or UD_GLB_FC_LEVEL[blimit_down] is set to a too small value, or the external network condition is worsened. In this case, the configured value may be reduced." range="15:0" property="RO"/>
				<Register offset="0x035C"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_EQFRM_LEN" description="UD_GLB_EQFRM_LEN is a TX queue frame length configuration register.The register does not support soft reset." value="0x00000000" startoffset="0x0364">
				<Member name="reserved" description="Reserved." range="31:11" property="RO"/>
				<Register offset="0x0364"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_QSTAT" description="UD_GLB_QSTAT is a queue status register.The register does not support soft reset." value="0x00000000" startoffset="0x0368">
				<Member name="reserved" description="Reserved." range="31:30" property="RO"/>
				<Member name="iq_in_index" description="RX index of the RX (packet RX) queue." range="29:24" property="RO"/>
				<Member name="reserved" description="Reserved." range="23:22" property="RO"/>
				<Member name="cpuw_index" description="RX index of frame header address of the RX (packet RX) queue." range="21:16" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:14" property="RO"/>
				<Member name="eq_in_index" description="RX index of frame descriptor of the TX (packet TX) queue." range="13:8" property="RO"/>
				<Member name="reserved" description="Reserved." range="7:6" property="RO"/>
				<Member name="eq_out_index" description="TX index of frame descriptor of the TX (packet TX) queue." range="5:0" property="RO"/>
				<Register offset="0x0368"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_ADDRQ_STAT" description="UD_GLB_ADDRQ_STAT is an address queue status register.The register does not support soft reset." value="0x03000000" startoffset="0x036C">
				<Member name="reserved" description="Reserved." range="31:26" property="RO"/>
				<Member name="cpuaddr_in_rdy" description="Indicates whether the CPU can configure the frame header address of the RX queue. &lt;br&gt;0: The CPU cannot configure the frame header address of the RX queue. &lt;br&gt;1: The CPU can configure the frame header address of the RX queue. &lt;br&gt;Note: The values of cpuaddr_in_rdy and eq_in_rdy are set to 0 during reset. The values, however, are set to 1 by the circuit immediately after reset. In other words, after reset, the iq address queue and eq descriptor queue are configurable." range="25" property="RO"/>
				<Member name="eq_in_rdy" description="Indicates whether the CPU can configure the frame descriptor (header address and length) of the TX queue. &lt;br&gt;0: The CPU cannot configure the frame descriptor (header address and length) of the TX queue. &lt;br&gt;1: The CPU can configure the frame descriptor (header address and length) of the TX queue." range="24" property="RO"/>
				<Member name="reserved" description="Reserved." range="23:22" property="RO"/>
				<Member name="cpu_cnt" description="Header address count for available frames assigned by the CPU to the RX queue." range="21:16" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:14" property="RO"/>
				<Member name="iq_cnt" description="Used length of the RX queue (0 to iq_len)." range="13:8" property="RO"/>
				<Member name="reserved" description="Reserved." range="7:6" property="RO"/>
				<Member name="eq_cnt" description="Used length of the TX queue (0 to eq_len)." range="5:0" property="RO"/>
				<Register offset="0x036C"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_FC_TIMECTRL" description="UD_GLB_FC_TIMECTRL is a traffic control time configuration register.The register does not support soft reset." value="0x07FF86A0" startoffset="0x0370">
				<Member name="reserved" description="Reserved." range="31:27" property="RO"/>
				<Member name="flux_timer_cfg" description="Traffic limit time interval counter, which is used to count the frequency division clock generated by flux_timer_inter. If this counter is set to 0, traffic limit is not performed." range="26:17" property="RW"/>
				<Member name="flux_timer_inter" description="Traffic limit time slot counter, which is used to count the main clock. The default count is 100,000. For a 100-MHz main clock, the time slot is 1 ms." range="16:0" property="RW"/>
				<Register offset="0x0370"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_FC_RXLIMIT" description="UD_GLB_FC_RXLIMIT is a traffic control limit configuration register.The register does not support soft reset." value="0x00000000" startoffset="0x0374">
				<Member name="reserved" description="Reserved." range="31:20" property="RO"/>
				<Register offset="0x0374"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_FC_DROPCTRL" description="UD_GLB_FC_DROPCTRL is a packet drop control register for traffic limit.The register does not support soft reset." value="0x00000000" startoffset="0x0378">
				<Member name="reserved" description="Reserved." range="31:3" property="RO"/>
				<Member name="flux_uni" description="Indicates whether unicast packets are discarded when the upper threshold of traffic limit is exceeded. &lt;br&gt;0: Do not discard unicast packets. &lt;br&gt;1: Discard unicast packets." range="2" property="RW"/>
				<Member name="flux_multi" description="Indicates whether multicast packets are discarded when the upper threshold of traffic limit is exceeded. &lt;br&gt;0: Do not discard multicast packets. &lt;br&gt;1: Discard multicast packets." range="1" property="RW"/>
				<Member name="flux_broad" description="Indicates whether broadcast packets are discarded when the upper threshold of traffic limit is exceeded. &lt;br&gt;0: Do not discard broadcast packets. &lt;br&gt;1: Discard broadcast packets." range="0" property="RW"/>
				<Register offset="0x0378"/>
			</RegisterGroup>
			<RegisterGroup name="UD_STS_PORTCNT" description="UD_STS_PORTCNT is a port status counter.The register does not support soft reset." value="0x00000000" startoffset="0x0584">
				<Member name="rxsof_cnt" description="Count of the frame headers received by the port." range="31:28" property="RO"/>
				<Member name="rxeof_cnt" description="Count of the frame trailers received by the port." range="27:24" property="RO"/>
				<Member name="rxcrcok_cnt" description="Count of the frames without CRC errors received by the port." range="23:20" property="RO"/>
				<Member name="rxcrcbad_cnt" description="Count of the frames with CRC errors received by the port." range="19:16" property="RO"/>
				<Member name="txsof_cnt" description="Count of the frame headers transmitted by the port." range="15:12" property="RO"/>
				<Member name="txeof_cnt" description="Count of the frame trailers transmitted by the port." range="11:8" property="RO"/>
				<Member name="txcrcok_cnt" description="Count of the frames without CRC errors transmitted by the port." range="7:4" property="RO"/>
				<Member name="txcrcbad_cnt" description="Count of the frames with CRC errors transmitted by the port." range="3:0" property="RO"/>
				<Register offset="0x0584"/>
			</RegisterGroup>
			<RegisterGroup name="UD_PORT2CPU_PKTS" description="UD_PORT2CPU_PKTS is a register for the total number of packets received by the CPUfrom the uplink or downlink port.The register does not support soft reset." value="0x00000000" startoffset="0x05A0">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Register offset="0x05A0"/>
			</RegisterGroup>
			<RegisterGroup name="UD_CPU2IQ_ADDRCNT" description="UD_CPU2IQ_ADDRCNT is a register for the count of configuring packet receiving addressqueue by the CPU.The register does not support soft reset." value="0x00000000" startoffset="0x05A4">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Register offset="0x05A4"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RX_IRQCNT" description="UD_RX_IRQCNT is a register for the count of reporting single-packet interrupt by the uplinkor downlink port.The register does not support soft reset." value="0x00000000" startoffset="0x05A8">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Register offset="0x05A8"/>
			</RegisterGroup>
			<RegisterGroup name="UD_CPU2EQ_PKTS" description="UD_CPU2EQ_PKTS is a register for the total number of packets transmitted by the CPU tothe uplink or downlink port.The register does not support soft reset." value="0x00000000" startoffset="0x05AC">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Register offset="0x05AC"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RX_RIGHTPKTS" description="UD_RX_RIGHTPKTS is a register for the total number of packets received by the port.The register does not support soft reset." value="0x00000000" startoffset="0x0610">
				<Member name="pkts" description="Count of all frames." range="31:0" property="RO"/>
				<Register offset="0x0610"/>
			</RegisterGroup>
			<RegisterGroup name="UD_TX_OCTS" description="UD_TX_OCTS is a register for the total number of transmitted bytes. The register does notsupport soft reset." value="0x00000000" startoffset="0x0790">
				<Member name="octets_tx" description="Total count of transmitted bytes, including the bytes of retransmit frames, correct frames, and error frames, but excluding the preamble bytes." range="31:0" property="RO"/>
				<Register offset="0x0790"/>
			</RegisterGroup>
			<RegisterGroup name="UD_TX_RETRYN_PKTS" description="UD_TX_RETRYN_PKTS is a register for the number of packets with the count of collisionsbeing equal to the threshold. The register does not support soft reset." value="0x00000000" startoffset="0x07AC">
				<Register offset="0x07AC"/>
			</RegisterGroup>
			<RegisterGroup name="UD_TX_RETRY15_PKTS" description="UD_TX_RETRY15_PKTS is a register for the number of packets discarded due to more than15 times of retransmission. The register does not support soft reset." value="0x00000000" startoffset="0x07A8">
				<Register offset="0x07A8"/>
			</RegisterGroup>
			<RegisterGroup name="UD_TX_COLOK_PKTS" description="UD_TX_COLOK_PKTS is a register for the number of packets transmitted successfully withcollisions. The register does not support soft reset." value="0x00000000" startoffset="0x07A4">
				<Register offset="0x07A4"/>
			</RegisterGroup>
			<RegisterGroup name="UD_TX_LC_PKTS" description="UD_TX_LC_PKTS is a register for the number of packets with late collision. The registerdoes not support soft reset." value="0x00000000" startoffset="0x07A0">
				<Register offset="0x07A0"/>
			</RegisterGroup>
			<RegisterGroup name="UD_TX_COLCNT" description="UD_TX_COLCNT is a register for the total count of collisions. The register does not supportsoft reset." value="0x00000000" startoffset="0x079C">
				<Register offset="0x079C"/>
			</RegisterGroup>
			<RegisterGroup name="UD_TX_RETRYCNT" description="UD_TX_RETRYCNT is a register for the total count of retransmission. The register does notsupport soft reset." value="0x00000000" startoffset="0x0798">
				<Register offset="0x0798"/>
			</RegisterGroup>
			<RegisterGroup name="UD_TX_PAUSE_PKTS" description="UD_TX_PAUSE_PKTS is a register for the number of transmitted pause frames. The registerdoes not support soft reset." value="0x00000000" startoffset="0x0794">
				<Register offset="0x0794"/>
			</RegisterGroup>
			<RegisterGroup name="UD_TX_UNIPKTS" description="UD_TX_UNIPKTS is a register for the number of unicast packets transmitted successfully.The register does not support soft reset." value="0x00000000" startoffset="0x078C">
				<Register offset="0x078C"/>
			</RegisterGroup>
			<RegisterGroup name="UD_TX_MULTPKTS" description="UD_TX_MULTPKTS is a register for the number of multicast packets transmittedsuccessfully. The register does not support soft reset." value="0x00000000" startoffset="0x0788">
				<Register offset="0x0788"/>
			</RegisterGroup>
			<RegisterGroup name="UD_TX_BROADPKTS" description="UD_TX_BROADPKTS is a register for the number of broadcast packets transmittedsuccessfully. The register does not support soft reset." value="0x00000000" startoffset="0x0784">
				<Register offset="0x0784"/>
			</RegisterGroup>
			<RegisterGroup name="UD_TX_PKTS" description="UD_TX_PKTS is a register for the total number of packets transmitted successfully. Theregister does not support soft reset." value="0x00000000" startoffset="0x0780">
				<Register offset="0x0780"/>
			</RegisterGroup>
			<RegisterGroup name="UD_MN2CPU_PKTS" description="UD_MN2CPU_PKTS is a register for the number of packets not forwarded to the CPU portdue to MAC limit. The register does not support soft reset." value="0x00000000" startoffset="0x064C">
				<Register offset="0x064C"/>
			</RegisterGroup>
			<RegisterGroup name="UD_MN2OTH_PKTS" description="UD_MN2OTH_PKTS is a register for the number of packets not forwarded to another portdue to MAC limit. The register does not support soft reset." value="0x00000000" startoffset="0x0648">
				<Register offset="0x0648"/>
			</RegisterGroup>
			<RegisterGroup name="UD_VN2CPU_PKTS" description="UD_VN2CPU_PKTS is a register for the number of packets not forwarded to the CPU portdue to VLAN limit. The register does not support soft reset." value="0x00000000" startoffset="0x0644">
				<Register offset="0x0644"/>
			</RegisterGroup>
			<RegisterGroup name="UD_VN2OTH_PKTS" description="UD_VN2OTH_PKTS is a register for the number of packets not forwarded to another portdue to VLAN limit. The register does not support soft reset." value="0x00000000" startoffset="0x0640">
				<Register offset="0x0640"/>
			</RegisterGroup>
			<RegisterGroup name="UD_FLUX_TOL_DPKTS" description="UD_FLUX_TOL_DPKTS is a register for the total number of packets discarded due to trafficlimit. The register does not support soft reset." value="0x00000000" startoffset="0x063C">
				<Register offset="0x063C"/>
			</RegisterGroup>
			<RegisterGroup name="UD_FLUX_TOL_IPKTS" description="UD_FLUX_TOL_IPKTS is a register for the total number of received packets allowed by thetraffic limit.The register does not support soft reset." value="0x00000000" startoffset="0x0638">
				<Register offset="0x0638"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RF_OVERCNT" description="UD_RF_OVERCNT is a register for the count of RXFIFO overflow events.The register does not support soft reset." value="0x00000000" startoffset="0x0634">
				<Register offset="0x0634"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RX_PAUSE_PKTS" description="UD_RX_PAUSE_PKTS is a register for the number of received pause packets.The register does not support soft reset." value="0x00000000" startoffset="0x0630">
				<Register offset="0x0630"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RX_OCRCERR_PKTS" description="UD_RX_OCRCERR_PKTS is a register for the number of packets with odd nibbles and CRCerrors.The register does not support soft reset." value="0x00000000" startoffset="0x062C">
				<Register offset="0x062C"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RX_LENERR_PKTS" description="UD_RX_LENERR_PKTS is a register for the number of packets with invalid length.The register does not support soft reset." value="0x00000000" startoffset="0x0628">
				<Register offset="0x0628"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RX_CRCERR_PKTS" description="UD_RX_CRCERR_PKTS is a register for the count of CRC errors.The register does not support soft reset." value="0x00000000" startoffset="0x0624">
				<Register offset="0x0624"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RX_ERRPKTS" description="UD_RX_ERRPKTS is a register for the total number of incorrect packets.The register does not support soft reset." value="0x00000000" startoffset="0x0620">
				<Register offset="0x0620"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RX_UNIPKTS" description="UD_RX_UNIPKTS is a register for the number of correct unicast packets.The register does not support soft reset." value="0x00000000" startoffset="0x061C">
				<Register offset="0x061C"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RX_MULTPKTS" description="UD_RX_MULTPKTS is a register for the number of correct multicast packets.The register does not support soft reset." value="0x00000000" startoffset="0x0618">
				<Register offset="0x0618"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RX_BROADPKTS" description="UD_RX_BROADPKTS is a register for the number of correct broadcast packets.The register does not support soft reset." value="0x00000000" startoffset="0x0614">
				<Register offset="0x0614"/>
			</RegisterGroup>
			<RegisterGroup name="UD_HOSTMAC_PKTS" description="UD_HOSTMAC_PKTS is a register for the number of packets matching the local MACaddress.The register does not support soft reset." value="0x00000000" startoffset="0x060C">
				<Register offset="0x060C"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RX_RIGHTOCTS" description="UD_RX_RIGHTOCTS is a register for the total number of bytes of received correct packets.The register does not support soft reset." value="0x00000000" startoffset="0x0608">
				<Register offset="0x0608"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RX_OCTS" description="UD_RX_OCTS is a register for the total number of bytes received.The register does not support soft reset." value="0x00000000" startoffset="0x0604">
				<Register offset="0x0604"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RX_DVCNT" description="UD_RX_DVCNT is an RXDV rising edge count register.The register does not support soft reset." value="0x00000000" startoffset="0x0600">
				<Register offset="0x0600"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_EQ_ADDR" description="UD_GLB_EQ_ADDR is a TX queue header address register.The register does not support soft reset.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;If the header address of the TX frame is not word aligned, the logic reads data according to the wordaligned address. In this case, the previously read data is invalid and discarded. For example, if theconfigured header address of the TX frame is 0xF000_8102 (non-word-aligned address), the logicdirectly discards the byte data read from the 0xF000_8100 and 0xF000_8101 addresses. Then, the logicconsiders the data read from the 0xF000_8102 address as the first byte (valid data) of the TX frame andconsiders the data read from the 0xF000_8103 address as the second byte (valid data) of the TX frame.All subsequent data is valid (until the data of the specified frame length is read). If the configured headeraddress of the TX frame is other non-word-aligned address, the logic reads data in a similar way." value="0x00000000" startoffset="0x0360">
				<Register offset="0x0360"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_IQ_ADDR" description="UD_GLB_IQ_ADDR is an RX frame header address register.The register does not support soft reset.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;If the address assigned by software is not word aligned, the logic writes data according to the wordaligned address. In this case, the previously written data is invalid. For example, if the configured headeraddress of a frame is 0xF000_8002 (non-word-aligned address), the logic writes 0x00 or other data toboth the 0xF000_8000 and 0xF000_8001 addresses. Then, the logic writes the first byte (valid data) ofthe RX frame to the 0xF000_8002 address, writes the second byte (valid data) of the RX frame to the0xF000_8003 address. Subsequent data is written to the buffer in sequence. If the configured headeraddress of the RX frame is other non-word-aligned address, the logic writes data in a similar way." value="0x00000000" startoffset="0x0358">
				<Register offset="0x0358"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_RXFRM_SADDR" description="UD_GLB_RXFRM_SADDR is an RX frame start address register.The register does not support soft reset." value="0x00000000" startoffset="0x0350">
				<Register offset="0x0350"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC7_L32" description="GLB_MAC7_L32 is a lower 32-bit register for the filter table MAC7." value="0x00000000" startoffset="0x1438">
				<Register offset="0x1438"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC6_L32" description="GLB_MAC6_L32 is a lower 32-bit register for the filter table MAC6." value="0x00000000" startoffset="0x1430">
				<Register offset="0x1430"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC5_L32" description="GLB_MAC5_L32 is a lower 32-bit register for the filter table MAC5." value="0x00000000" startoffset="0x1428">
				<Register offset="0x1428"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC4_L32" description="GLB_MAC4_L32 is a lower 32-bit register for the filter table MAC4." value="0x00000000" startoffset="0x1420">
				<Register offset="0x1420"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC1_L32" description="GLB_MAC1_L32 is a lower 32-bit register for the filter table MAC1." value="0x00000000" startoffset="0x1408">
				<Register offset="0x1408"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_HOSTMAC_L32" description="GLB_HOSTMAC_L32 is a lower 32-bit register for the local MAC address.The register does not support soft reset." value="0x00000000" startoffset="0x1300">
				<Register offset="0x1300"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="MDU" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x206C0000"/>
			<RegisterGroup name="MDU_INTSTAT" description="MDU_INTSTAT is an interrupt status register." value="0x00000000" startoffset="0x0000">
				<Member name="mdu_bus_err" description="Bus read/write error." range="31" property="RO"/>
				<Member name="mdu_cfg_err" description="Register configuration error." range="30" property="RO"/>
				<Member name="reserved" description="Reserved." range="29:2" property="RO"/>
				<Member name="mdu_timeout" description="MDU timeout interrupt. This interrupt is valid when the timeout detection mode of the MDU is enabled and the working cycle of the MDU is greater than the threshold configured by MDU_TIMEOUT." range="1" property="RO"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="MDU_INTEN" description="MDU_INTEN is an interrupt enable register." value="0x00000000" startoffset="0x0004">
				<Member name="mdu_bus_err_en" description="BUS read/write error interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="mdu_cfg_err_en" description="Register configuration error interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="30" property="RW"/>
				<Member name="reserved" description="Reserved." range="29:2" property="RO"/>
				<Member name="mdu_timeout_en" description="MDU timeout interrupt enable. When the timeout detection mode of the MDU is enabled and the working cycle of the MDU is greater than the threshold configured by MDU_TIMEOUT, this interrupt is valid.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="MDU_RAWINT" description="MDU_RAWINT is a raw interrupt register." value="0x00000000" startoffset="0x0008">
				<Member name="mdu_bus_err_raw" description="Raw bus read/write error interrupt, active high." range="31" property="RO"/>
				<Member name="mdu_cfg_err_raw" description="Raw register configuration error interrupt, active high." range="30" property="RO"/>
				<Member name="reserved" description="Reserved." range="29:2" property="RO"/>
				<Member name="mdu_timeout_raw" description="Raw MDU timeout interrupt, active high." range="1" property="RO"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="MDU_INTCLR" description="MDU_INTCLR is an interrupt clear register." value="0x00000000" startoffset="0x000C">
				<Member name="mdu_bus_err_clr" description="Bus read/write error clear, active high." range="31" property="RW"/>
				<Member name="mdu_cfg_err_clr" description="Register configuration error clear, active high." range="30" property="RW"/>
				<Member name="reserved" description="Reserved." range="29:2" property="RO"/>
				<Member name="mdu_timeout_clr" description="MDU timeout interrupt clear. When the timeout detection mode of the MDU is enabled and the working cycle of the MDU is greater than the threshold configured by MDU_TIMEOUT, this interrupt is valid." range="1" property="RW"/>
				<Register offset="0x000C"/>
			</RegisterGroup>
			<RegisterGroup name="MDU_VEDIMGSIZE" description="MDU_VEDIMGSIZE is a picture size configuration register." value="0x00000000" startoffset="0x0020">
				<Member name="reserved" description="Reserved." range="31:29" property="RO"/>
				<Member name="imgheightinpixelsminus1" description="Picture height. The value is in the unit of pixel, and the configured value is obtained by subtracting 1 from the actual height. For example, if the picture height is 352 pixels, this field must be set to 351 pixels." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="RO"/>
				<Member name="imgwidthinpixelsminus1" description="Picture width. The value is in the unit of pixel, and the configured value is obtained by subtracting 1 from the actual width. For example, if the picture width is 288 pixels, this field must be set to 287 pixels." range="12:0" property="RW"/>
				<Register offset="0x0020"/>
			</RegisterGroup>
			<RegisterGroup name="MDU_MODE" description="MDU_MODE is a mode configuration register." value="0x0000019C" startoffset="0x0024">
				<Member name="reserved" description="Reserved." range="31:9" property="RO"/>
				<Member name="mcpi_clkgate_en" description="Clock gating enable." range="8" property="RW"/>
				<Member name="mcpi_wrlock_en" description="Register configuration lock enable. If this field is enabled, registers cannot be configured even if the MDU is started until the detection ends. This avoids modifications made to registers." range="7" property="RW"/>
				<Member name="timeout_en" description="MDU timeout detection enable. If this field is enabled, the upper limits of the working cycle that is configured using MDU_TIMEOUT by the software can be automatically queried.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" property="RW"/>
				<Member name="md_mod" description="Motion detection mode.&lt;br&gt;0: background algorithm&lt;br&gt;1: frame reference algorithm" range="5" property="RW"/>
				<Member name="bg_update_en" description="Background refresh enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;This field is valid only when md_mod is set to 0 (background algorithm)." range="4" property="RW"/>
				<Member name="eg_find_en" description="Joint detection enable for OBJ regions.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;If the background algorithm is selected, only the last joint detection based on the background is disabled." range="3" property="RW"/>
				<Member name="obj_out_en" description="OBJ region output enable. If this field is enabled, MDU_OBJ_ADDR must be configured.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="sad_out_en" description="SAD output enable. If this field is enabled, MDU_MBSAD_ADDR and MDU_MBSAD_STRIDE must be configured.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Register offset="0x0024"/>
			</RegisterGroup>
			<RegisterGroup name="MDU_START" description="MDU_START is an MDU start register." value="0x00000000" startoffset="0x0028">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Register offset="0x0028"/>
			</RegisterGroup>
			<RegisterGroup name="MDU_AXI_OUTSTD_NUM" description="MDU_AXI_OUTSTD_NUM is an AXI outstanding configuration register." value="0x00000000" startoffset="0x002C">
				<Member name="reserved" description="Reserved." range="31:3" property="RO"/>
				<Register offset="0x002C"/>
			</RegisterGroup>
			<RegisterGroup name="MDU_REF_YSTRIDE" description="MDU_REF_YSTRIDE is a luminance stride register of the reference picture." value="0x00000000" startoffset="0x0044">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Register offset="0x0044"/>
			</RegisterGroup>
			<RegisterGroup name="MDU_CUR_YSTRIDE" description="MDU_CUR_YSTRIDE is a luminance stride register of the current picture." value="0x00000000" startoffset="0x004C">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Register offset="0x004C"/>
			</RegisterGroup>
			<RegisterGroup name="MDU_MBSAD_STRIDE" description="MDU_MBSAD_STRIDE is a macroblock SAD storage stride register." value="0x00000000" startoffset="0x0064">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="mdu_mbsad_stride" description="Macroblock SAD stride, in bytes. The stride must be 128-bit-aligned. Therefore, the lower four bits must be 0." range="15:0" property="RW"/>
				<Register offset="0x0064"/>
			</RegisterGroup>
			<RegisterGroup name="MDU_BACKGROUND_STRIDE" description="MDU_BACKGROUND_STRIDE is a luminance stride register of the background." value="0x00000000" startoffset="0x0074">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Register offset="0x0074"/>
			</RegisterGroup>
			<RegisterGroup name="MDU_BG_UP_WEIGHT" description="MDU_BG_UP_WEIGHT is a background refresh weight register." value="0x00000101" startoffset="0x007C">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="src_weight" description="New picture weight." range="15:8" property="RW"/>
				<Register offset="0x007C"/>
			</RegisterGroup>
			<RegisterGroup name="MDU_MBSAD_TH" description="MDU_MBSAD_TH is a macroblock motion detection threshold register." value="0x0000001E" startoffset="0x0080">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Register offset="0x0080"/>
			</RegisterGroup>
			<RegisterGroup name="MDU_WND_SIZE" description="MDU_WND_SIZE is a SAD output window configuration register." value="0x00000001" startoffset="0x0090">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Register offset="0x0090"/>
			</RegisterGroup>
			<RegisterGroup name="MDU_MIN_OBJ_SIZE" description="MDU_MIN_OBJ_SIZE is the minimum window configuration register for boundary search." value="0x03000101" startoffset="0x0094">
				<Member name="egsearch_timeout" description="Boundary search timeout. If the number of points of an OBJ region is greater than the value, the boundary search of the OBJ region stops, and the search for the next region starts." range="31:16" property="RW"/>
				<Member name="min_obj_size_h" description="Minimum height of the OBJ region. The OBJ region whose height is smaller than this value is not reported. The value 1 of min_obj_size_h indicates a 4x4 macroblock." range="15:8" property="RW"/>
				<Register offset="0x0094"/>
			</RegisterGroup>
			<RegisterGroup name="MDU_MAX_OBJ_CNT" description="MDU_MAX_OBJ_CNT is the maximum window configuration register for boundary search." value="0x00000100" startoffset="0x0098">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Register offset="0x0098"/>
			</RegisterGroup>
			<RegisterGroup name="MDU_OBJ_CNT" description="MDU_OBJ_CNT is an OBJ region information readback register." value="0x00000000" startoffset="0x009C">
				<Member name="max_obj_index" description="Maximum OBJ region index. For the statistics register whose name does not contain the digital suffix, the statistics are obtained when the SAD is calculated and the OBJ region is searched for the first time based on the frame reference algorithm or background algorithm." range="31:16" property="RO"/>
				<Register offset="0x009C"/>
			</RegisterGroup>
			<RegisterGroup name="MDU_OBJ_CNT1" description="MDU_OBJ_CNT1 is an OBJ region information readback register based on the background." value="0x00000000" startoffset="0x00AC">
				<Member name="max_obj_index1" description="Index of the maximum OBJ region based on the background. The registers with the suffix 1 indicate statistics registers. The statistics are obtained when the background algorithm is used and the SAD is calculated and the OBJ region is searched for the second time." range="31:16" property="RO"/>
				<Register offset="0x00AC"/>
			</RegisterGroup>
			<RegisterGroup name="MDU_MOVE_PIX_CNT1" description="MDU_MOVE_PIX_CNT1 is a motion pixel statistics register for an entire frame based on thebackground." value="0x00000000" startoffset="0x00B8">
				<Register offset="0x00B8"/>
			</RegisterGroup>
			<RegisterGroup name="MDU_TOTAL_OBJ_SIZE1" description="MDU_TOTAL_OBJ_SIZE1 is a all OBJ region information readback register based on thebackground." value="0x00000000" startoffset="0x00B4">
				<Register offset="0x00B4"/>
			</RegisterGroup>
			<RegisterGroup name="MDU_MAX_OBJ_SIZE1" description="MDU_MAX_OBJ_SIZE1 is a maximum OBJ region readback register based on thebackground." value="0x00000000" startoffset="0x00B0">
				<Register offset="0x00B0"/>
			</RegisterGroup>
			<RegisterGroup name="MDU_MOVE_PIX_CNT" description="MDU_MOVE_PIX_CNT is a motion pixel statistics register for an entire frame." value="0x00000000" startoffset="0x00A8">
				<Register offset="0x00A8"/>
			</RegisterGroup>
			<RegisterGroup name="MDU_TOTAL_OBJ_SIZE" description="MDU_TOTAL_OBJ_SIZE is an all OBJ region information readback register." value="0x00000000" startoffset="0x00A4">
				<Register offset="0x00A4"/>
			</RegisterGroup>
			<RegisterGroup name="MDU_MAX_OBJ_SIZE" description="MDU_MAX_OBJ_SIZE is a maximum OBJ region readback register." value="0x00000000" startoffset="0x00A0">
				<Register offset="0x00A0"/>
			</RegisterGroup>
			<RegisterGroup name="MDU_TIMEOUT" description="MDU_TIMEOUT is a timeout upper limit register." value="0x03600000" startoffset="0x0084">
				<Register offset="0x0084"/>
			</RegisterGroup>
			<RegisterGroup name="MDU_OBJ_ADDR" description="MDU_OBJ_ADDR is an OBJ region storage address register." value="0x00000000" startoffset="0x0078">
				<Register offset="0x0078"/>
			</RegisterGroup>
			<RegisterGroup name="MDU_BACKGROUND_ADDR" description="MDU_BACKGROUND_ADDR is a luminance storage address register of the background." value="0x00000000" startoffset="0x0070">
				<Register offset="0x0070"/>
			</RegisterGroup>
			<RegisterGroup name="MDU_MBSAD_ADDR" description="MDU_MBSAD_ADDR is a macroblock SAD storage address register." value="0x00000000" startoffset="0x0060">
				<Register offset="0x0060"/>
			</RegisterGroup>
			<RegisterGroup name="MDU_CUR_YADDR" description="MDU_CUR_YADDR is a luminance storage address register of the current picture." value="0x00000000" startoffset="0x0048">
				<Register offset="0x0048"/>
			</RegisterGroup>
			<RegisterGroup name="MDU_REF_YADDR" description="MDU_REF_YADDR is a luminance storage address register of the reference picture." value="0x00000000" startoffset="0x0040">
				<Register offset="0x0040"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="IVE" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x205E0000"/>
			<RegisterGroup name="IVE_START" description="IVE_START is a start register." value="0x00000000" startoffset="0x0000">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="ive_start" description="IVE start signal, active high." range="0" property="WO"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="INT_EN" description="INT_EN is an interrupt enable register." value="0x00000000" startoffset="0x0004">
				<Member name="reserved" description="Reserved." range="31:2" property="RO"/>
				<Member name="list_int_en" description="Link table interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="node_int_en" description="Node interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="INT_RW" description="INT_RW is a raw interrupt register." value="0x00000000" startoffset="0x0008">
				<Member name="reserved" description="Reserved." range="31:2" property="RO"/>
				<Member name="list_int_rw" description="Link table raw interrupt. After reading an interrupt through INT_STATUS, the software writes INT_RW to clear the interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" property="RW"/>
				<Member name="node_int_rw" description="Node raw interrupt. After reading an interrupt through INT_STATUS, the software writes INT_RW to clear the interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RW"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="INT_STATUS" description="INT_STATUS is an interrupt status register." value="0x00000000" startoffset="0x000C">
				<Member name="reserved" description="Reserved." range="31:2" property="RO"/>
				<Member name="list_int_status" description="Link table interrupt status. The software determines whether a linked list interrupt is generated by reading this bit.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" property="RO"/>
				<Member name="node_int_status" description="Node interrupt status. The software determines whether a node interrupt is generated by reading this bit.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RO"/>
				<Register offset="0x000C"/>
			</RegisterGroup>
			<RegisterGroup name="LIST_POINTER" description="LIST_POINTER is a linked list start address register." value="0x00000000" startoffset="0x0010">
				<Member name="link_table_header_addr" description="Address of the first node in the linked list." range="31:0" property="RW"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="IVE_STATUS" description="IVE_STATUS is an IVE working status register." value="0x00000000" startoffset="0x0014">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="ive_working_status" description="Current working status of the IVE.&lt;br&gt;0: idle&lt;br&gt;1: busy" range="0" property="RO"/>
				<Register offset="0x0014"/>
			</RegisterGroup>
			<RegisterGroup name="IVE_TASK_ID" description="IVE_TASK_ID is a completed task ID register." value="0x00000000" startoffset="0x0018">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="ive_task_id" description="ID of a task that was just completed. If task IDs are incremental, all tasks before a specified task have been completed." range="15:0" property="RO"/>
				<Register offset="0x0018"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="VDP" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x205C0000"/>
			<RegisterGroup name="VSD1CTRL" description="VSD1CTRL is a VSD control register (non-instant register). It is used to configure the layerinformation" value="0x00000000" startoffset="0x4000">
				<Member name="surface_en" description="Surface enable (non-instant register).&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:20" property="-"/>
				<Member name="ifir_mode" description="Horizontal chrominance IFIR mode.&lt;br&gt;00: reserved&lt;br&gt;01: chrominance IFIR copy mode&lt;br&gt;10: bilinear interpolation&lt;br&gt;11: 6-tap FIR" range="19:18" property="RW"/>
				<Member name="vup_mode" description="Register update mode.&lt;br&gt;0: update by field&lt;br&gt;1: update by frame" range="17" property="-"/>
				<Member name="reserved" description="Reserved." range="16:4" property="-"/>
				<Member name="ifmt" description="Input data format.&lt;br&gt;0x3: SPYCbCr420&lt;br&gt;0x4: SPYCbCr422&lt;br&gt;Other values: reserved" range="3:0" property="RW"/>
				<Register offset="0x4000"/>
			</RegisterGroup>
			<RegisterGroup name="VSD1UPD" description="VSD1UPD is a VSD channel update enable register." value="0x00000000" startoffset="0x4004">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="regup" description="Surface register update. After the registers at this layer are configured, the registers are updated when the value 1 is written to this bit. After updates, this bit is cleared automatically by the hardware." range="0" property="RW"/>
				<Register offset="0x4004"/>
			</RegisterGroup>
			<RegisterGroup name="VSD1CADDR" description="VSD1CADDR is a VSD current frame address register. In package pixel format, the addressis the address of the frame buffer; in semi-planar pixel format, the address is the address ofthe luminance frame buffer." value="0x00000000" startoffset="0x4010">
				<Member name="surface_caddr" description="Address of the current frame." range="31:0" property="RW"/>
				<Register offset="0x4010"/>
			</RegisterGroup>
			<RegisterGroup name="VSD1CCADDR" description="VSD1CCADDR is a VSD current frame chrominance address register. In package pixelformat, the address is invalid; in semi-planar pixel format, the address is the address of theluminance frame buffer." value="0x00000000" startoffset="0x4014">
				<Member name="surface_ccaddr" description="Chrominance address of the current frame." range="31:0" property="RW"/>
				<Register offset="0x4014"/>
			</RegisterGroup>
			<RegisterGroup name="VSD1STRIDE" description="VSD1STRIDE is a VSD surface stride register." value="0x00000000" startoffset="0x4024">
				<Member name="surface_cstride" description="Stride of the chrominance frame buffer (valid in semi-planar format), 128-bit alignment." range="31:16" property="RW"/>
				<Member name="surface_stride" description="Stride of the frame buffer (valid in semi-planar format, luminance stride), 128-bit alignment." range="15:0" property="RW"/>
				<Register offset="0x4024"/>
			</RegisterGroup>
			<RegisterGroup name="VSD1IRESO" description="VSD1IRESO is a VSD input resolution register (non-instant register)." value="0x00000000" startoffset="0x4028">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="ih" description="Height (in line). The value is the actual height minus 1.&lt;br&gt;The frame height is referenced." range="23:12" property="RW"/>
				<Member name="iw" description="Width (in pixel). The value is the actual width minus 1." range="11:0" property="RW"/>
				<Register offset="0x4028"/>
			</RegisterGroup>
			<RegisterGroup name="VSD1CBMPARA" description="VSD1CBMPARA is a VSD overlay parameter register (non-instant register)." value="0x00000000" startoffset="0x4034">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="galpha" description="Overlay global alpha value. The value ranges from 0 to 128. The value 128 indicates opaque, and the value 0 indicates full transparent." range="7:0" property="RW"/>
				<Register offset="0x4034"/>
			</RegisterGroup>
			<RegisterGroup name="VSD1DFPOS" description="VSD1DFPOS is a VSD surface start position (in the display window) register (non-instantregister)." value="0x00000000" startoffset="0x4060">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="disp_yfpos" description="Start coordinate of the display column.&lt;br&gt;The frame height is referenced and the unit is line." range="23:12" property="RW"/>
				<Member name="disp_xfpos" description="Start coordinate of the display row." range="11:0" property="RW"/>
				<Register offset="0x4060"/>
			</RegisterGroup>
			<RegisterGroup name="VSD1DLPOS" description="VSD1DLPOS is a VSD surface end position (in the display window) register (non-instantregister). The end position is in the unit of pixel." value="0x00000000" startoffset="0x4064">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="disp_ylpos" description="End coordinate of the display column.&lt;br&gt;The frame height is referenced and the unit is line." range="23:12" property="RW"/>
				<Member name="disp_xlpos" description="End coordinate of the display row." range="11:0" property="RW"/>
				<Register offset="0x4064"/>
			</RegisterGroup>
			<RegisterGroup name="VSD1VFPOS" description="VSD1VFPOS is a VSD surface content start position (in the display window) register (non-instant register). The start position is in the unit of pixel." value="0x00000000" startoffset="0x3068">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="video_yfpos" description="Start coordinate of the video column.&lt;br&gt;The frame height is referenced and the unit is line." range="23:12" property="RW"/>
				<Member name="video_xfpos" description="Start coordinate of the video row." range="11:0" property="RW"/>
				<Register offset="0x3068"/>
			</RegisterGroup>
			<RegisterGroup name="VSD1VLPOS" description="VSD1VLPOS is a VSD surface content end position (in the display window) register (non-instant register). The end position is in the unit of pixel." value="0x00000000" startoffset="0x306C">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="video_ylpos" description="End coordinate of the video column.&lt;br&gt;The frame height is referenced and the unit is line." range="23:12" property="RW"/>
				<Member name="video_xlpos" description="End coordinate of the video row." range="11:0" property="RW"/>
				<Register offset="0x306C"/>
			</RegisterGroup>
			<RegisterGroup name="VSD1BK" description="VSD1BK is a video layer background color register." value="0x00000000" startoffset="0x4070">
				<Member name="vbk_alpha" description="Levels 0–128 of the background filling color of the video layer." range="31:24" property="RW"/>
				<Member name="vbk_y" description="Y component." range="23:16" property="RW"/>
				<Member name="vbk_cb" description="Cb component." range="15:8" property="RW"/>
				<Member name="vbk_cr" description="Cr component." range="7:0" property="RW"/>
				<Register offset="0x4070"/>
			</RegisterGroup>
			<RegisterGroup name="VSD1CSCIDC" description="VSD1CSCIDC is a VSD input DC component register for CSC (instant register)." value="0x00000000" startoffset="0x4080">
				<Member name="reserved" description="Reserved." range="31:28" property="-"/>
				<Member name="csc_en" description="CSC enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="27" property="RW"/>
				<Member name="cscidc2" description="DC parameter of input component 2. The MSB is the signed bit. The value is expressed as the complementary code." range="26:18" property="RW"/>
				<Member name="cscidc1" description="DC parameter of input component 1. The MSB is the signed bit. The value is expressed as the complementary code." range="17:9" property="RW"/>
				<Member name="cscidc0" description="DC parameter of input component 0. The MSB is the signed bit. The value is expressed as the complementary code." range="8:0" property="RW"/>
				<Register offset="0x4080"/>
			</RegisterGroup>
			<RegisterGroup name="VSD1CSCODC" description="VSD1CSCODC is a VSD output DC component register for CSC (instant register)." value="0x00000000" startoffset="0x4084">
				<Member name="reserved" description="Reserved." range="31:27" property="-"/>
				<Member name="cscodc2" description="DC parameter of output component 2. The MSB is the signed bit. The value is expressed as the complementary code." range="26:18" property="RW"/>
				<Member name="cscodc1" description="DC parameter of output component 1. The MSB is the signed bit. The value is expressed as the complementary code." range="17:9" property="RW"/>
				<Member name="cscodc0" description="DC parameter of output component 0. The MSB is the signed bit. The value is expressed as the complementary code." range="8:0" property="RW"/>
				<Register offset="0x4084"/>
			</RegisterGroup>
			<RegisterGroup name="VSD1CSCP0" description="VSD1CSCP0 is VSD CSC parameter 0 register (instant register)." value="0x00000000" startoffset="0x4088">
				<Member name="reserved" description="Reserved." range="31:29" property="-"/>
				<Member name="cscp01" description="5.8 data format. The value consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complementary code." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="-"/>
				<Member name="cscp00" description="5.8 data format. The value consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complementary code." range="12:0" property="RW"/>
				<Register offset="0x4088"/>
			</RegisterGroup>
			<RegisterGroup name="VSD1CSCP1" description="VSD1CSCP1 is VSD CSC parameter 1 register (instant register)." value="0x00000000" startoffset="0x408C">
				<Member name="reserved" description="Reserved." range="31:29" property="-"/>
				<Member name="cscp10" description="5.8 data format. The value consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complementary code." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="-"/>
				<Member name="cscp02" description="5.8 data format. The value consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complementary code." range="12:0" property="RW"/>
				<Register offset="0x408C"/>
			</RegisterGroup>
			<RegisterGroup name="VSD1CSCP2" description="VSD1CSCP2 is VSD CSC parameter 2 register (instant register)." value="0x00000000" startoffset="0x4090">
				<Member name="reserved" description="Reserved." range="31:29" property="-"/>
				<Member name="cscp12" description="5.8 data format. The value consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complementary code." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="-"/>
				<Member name="cscp11" description="5.8 data format. The value consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complementary code." range="12:0" property="RW"/>
				<Register offset="0x4090"/>
			</RegisterGroup>
			<RegisterGroup name="VSD1CSCP3" description="VSD1CSCP3 is VSD CSC parameter 3 register (instant register)." value="0x00000000" startoffset="0x4094">
				<Member name="reserved" description="Reserved." range="31:29" property="-"/>
				<Member name="cscp21" description="5.8 data format. The value consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complementary code." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="-"/>
				<Member name="cscp20" description="5.8 data format. The value consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complementary code." range="12:0" property="RW"/>
				<Register offset="0x4094"/>
			</RegisterGroup>
			<RegisterGroup name="VSD1CSCP4" description="VSD1CSCP4 is VSD CSC parameter 4 register (instant register)." value="0x00000000" startoffset="0x4098">
				<Member name="reserved" description="Reserved." range="31:13" property="-"/>
				<Member name="cscp22" description="5.8 data format. The value consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complementary code." range="12:0" property="RW"/>
				<Register offset="0x4098"/>
			</RegisterGroup>
			<RegisterGroup name="VSD1IFIRCOEF01" description="VSD1IFIRCOEF01 is a VSD IFIR filtering coefficients 0–1 register." value="0x000D0000" startoffset="0x4180">
				<Member name="reserved" description="Reserved." range="31:26" property="-"/>
				<Member name="coef1" description="IFIR filtering coefficient 1." range="25:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" property="-"/>
				<Member name="coef0" description="IFIR filtering coefficient 0." range="9:0" property="RW"/>
				<Register offset="0x4180"/>
			</RegisterGroup>
			<RegisterGroup name="VSD1IFIRCOEF23" description="VSD1IFIRCOEF23 is a VSD IFIR filtering coefficients 2–3 register." value="0x013203C1" startoffset="0x4184">
				<Member name="reserved" description="Reserved." range="31:26" property="-"/>
				<Member name="coef3" description="IFIR filtering coefficient 3." range="25:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" property="-"/>
				<Member name="coef2" description="IFIR filtering coefficients 2." range="9:0" property="RW"/>
				<Register offset="0x4184"/>
			</RegisterGroup>
			<RegisterGroup name="VSD1IFIRCOEF45" description="VSD1IFIRCOEF45 is a VSD IFIR filtering coefficients 4–5 register." value="0x003C0132" startoffset="0x4188">
				<Member name="reserved" description="Reserved." range="31:26" property="-"/>
				<Member name="coef5" description="IFIR filtering coefficient 5." range="25:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" property="-"/>
				<Member name="coef4" description="IFIR filtering coefficient 4." range="9:0" property="RW"/>
				<Register offset="0x4188"/>
			</RegisterGroup>
			<RegisterGroup name="VSD1IFIRCOEF67" description="VSD1IFIRCOEF67 is a VSD IFIR filtering coefficients 6–7 register." value="0x0000000D" startoffset="0x418C">
				<Member name="reserved" description="Reserved." range="31:26" property="-"/>
				<Member name="coef7" description="IFIR filtering coefficient 7." range="25:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" property="-"/>
				<Member name="coef6" description="IFIR filtering coefficient 6." range="9:0" property="RW"/>
				<Register offset="0x418C"/>
			</RegisterGroup>
			<RegisterGroup name="VSD1P0RESO" description="VSD1P0RESO is a VSD1 region 0 resolution register (non-instant register)." value="0x00000000" startoffset="0x4400">
				<Member name="reserved" description="Reserved." range="31:24" property="RW"/>
				<Member name="h" description="Height (in line). The frame height is referenced. The value is the actual height minus 1.&lt;br&gt;Note: The actual height must be an even number." range="23:12" property="RW"/>
				<Member name="w" description="Width (in pixel). The value is the actual width minus 1.&lt;br&gt;Note: The actual width must be an even number." range="11:0" property="RW"/>
				<Register offset="0x4400"/>
			</RegisterGroup>
			<RegisterGroup name="VSD1P0LADDR" description="VSD1P0LADDR is a VSD1 region 0 address register." value="0x00000000" startoffset="0x4404">
				<Member name="surface_addr" description="Start address of VSD1 region 0." range="31:0" property="RW"/>
				<Register offset="0x4404"/>
			</RegisterGroup>
			<RegisterGroup name="VSD1P0CADDR" description="VSD1P0CADDR is a VSD1 region 0 chrominance address register." value="0x00000000" startoffset="0x4408">
				<Member name="surface_addr" description="Chrominance start address of VSD1 region 0." range="31:0" property="RW"/>
				<Register offset="0x4408"/>
			</RegisterGroup>
			<RegisterGroup name="VSD1P0STRIDE" description="VSD1P0STRIDE is a VSD1 region 0 stride register." value="0x00000000" startoffset="0x440C">
				<Member name="surface_cstride" description="Stride of the chrominance buffer of VSD1 region 0 (valid in semi-planar format), 128-bit alignment." range="31:16" property="RW"/>
				<Member name="surface_stride" description="Stride of the buffer of VSD1 region 0 (valid in semi-planar format, luminance stride), 128-bit alignment." range="15:0" property="RW"/>
				<Register offset="0x440C"/>
			</RegisterGroup>
			<RegisterGroup name="VSD1P0VFPOS" description="VSD1P0VFPOS is a VSD1 region 0 video start position register. The start position is in theunit of pixel." value="0x00000000" startoffset="0x4410">
				<Member name="reserved" description="Reserved." range="31:24" property="RW"/>
				<Member name="video_yfpos" description="Start coordinate of the video column.&lt;br&gt;The frame height is referenced and the unit is line." range="23:12" property="RW"/>
				<Member name="video_xfpos" description="Start coordinate of the video row." range="11:0" property="RW"/>
				<Register offset="0x4410"/>
			</RegisterGroup>
			<RegisterGroup name="VSD1P0VLPOS" description="VSD1P0VLPOS is a VSD1 region 0 video end position register (non-instant register). Theend position is in the unit of pixel." value="0x00000000" startoffset="0x4414">
				<Member name="reserved" description="Reserved." range="31:24" property="RW"/>
				<Member name="video_ylpos" description="Start coordinate of the video column.&lt;br&gt;The frame height is referenced and the unit is line." range="23:12" property="RW"/>
				<Member name="video_xlpos" description="Start coordinate of the video row." range="11:0" property="RW"/>
				<Register offset="0x4414"/>
			</RegisterGroup>
			<RegisterGroup name="VSD116REGIONEN" description="VSD116REGIONEN is a VSD1 region 0 enable register (non-instant register)." value="0x00000000" startoffset="0x4C04">
				<Member name="reserved" description="Reserved." range="31:1" property="RW"/>
				<Member name="p0_en" description="VSD1 region 0 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x4C04"/>
			</RegisterGroup>
			<RegisterGroup name="G3CTRL" description="G3CTRL is the G3 control register (non-instant register). It is used to configure the layerinformation" value="0x00000000" startoffset="0x9600">
				<Member name="surface_en" description="Surface enable (non-instant register).&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:28" property="-"/>
				<Member name="upd_mode" description="Update mode.&lt;br&gt;0: update by frame&lt;br&gt;1: update by field" range="27" property="RW"/>
				<Member name="read_mode" description="Data read mode.&lt;br&gt;0: The read mode is automatically selected based on the interface read mode. That is, the progressive read mode is selected in progressive display mode, and the interlaced read mode is selected in interlaced display mode.&lt;br&gt;1: The progressive read mode is selected forcibly." range="26" property="RW"/>
				<Member name="reserved" description="Reserved." range="25:10" property="RW"/>
				<Member name="bitext" description="Bit extend mode of the input bitmap.&lt;br&gt;0X: lower bits stuffed with 0s&lt;br&gt;10: lower bits stuffed with the MSB&lt;br&gt;11: lower bits stuffed with upper bits" range="9:8" property="RW"/>
				<Member name="ifmt" description="Input data format.&lt;br&gt;0x49: ARGB1555&lt;br&gt;0x68: ARGB8888&lt;br&gt;Other values: reserved" range="7:0" property="RW"/>
				<Register offset="0x9600"/>
			</RegisterGroup>
			<RegisterGroup name="G3UPD" description="G3UPD is the G3 channel update enable register." value="0x00000000" startoffset="0x9604">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="regup" description="Surface register update. After the registers at this layer are configured, the registers are updated when the value 1 is written to this bit. After updates, this bit is cleared automatically by the hardware" range="0" property="RW"/>
				<Register offset="0x9604"/>
			</RegisterGroup>
			<RegisterGroup name="G3ADDR" description="G3ADDR is the G3 address register. When the horizontal pixel offsets, the address iscalculated according to the description of G3SFPOS." value="0x00000000" startoffset="0x9608">
				<Member name="surface_addr" description="Address of the surface frame buffer." range="31:0" property="RW"/>
				<Register offset="0x9608"/>
			</RegisterGroup>
			<RegisterGroup name="G3STRIDE" description="G3STRIDE is the G3 stride register." value="0x00000000" startoffset="0x960C">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="surface_stride" description="Stride of the frame buffer." range="15:0" property="RW"/>
				<Register offset="0x960C"/>
			</RegisterGroup>
			<RegisterGroup name="G3CBMPARA" description="G3CBMPARA is the G3 overlay parameter register (non-instant register)." value="0x00000000" startoffset="0x9610">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="key_mode" description="Colorkey mode.&lt;br&gt;0: The color is regarded as the colorkey when the following condition is met: Keymin ≤ Pixel ≤ Keymax&lt;br&gt;1: The color is regarded as the colorkey when either of the following conditions is met: Pixel ≤ Keymin or Pixel ≥ Keymax" range="15" property="RW"/>
				<Member name="key_en" description="Colorkey enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" property="RW"/>
				<Member name="reserved" description="Reserved." range="13" property="-"/>
				<Member name="palpha_en" description="Pixel alpha enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:9" property="RW"/>
				<Member name="palpha_range" description="Pixel alpha range.&lt;br&gt;0: 0–128&lt;br&gt;1: 0–255" range="8" property="RW"/>
				<Member name="galpha" description="Overlay global alpha value. This value ranges from 0 to 255. The value 255 indicates opaque, and the value 0 indicates full transparent." range="7:0" property="RW"/>
				<Register offset="0x9610"/>
			</RegisterGroup>
			<RegisterGroup name="G3CKEYMAX" description="G3CKEYMAX is the G3 maximum colorkey register (non-instant register)." value="0x00000000" startoffset="0x9614">
				<Member name="va0" description="Alpha0 value. When the data format is alphaRGB1555 and the alpha value is 0, the alpha0 value is used." range="31:24" property="RW"/>
				<Member name="keyr_max" description="Maximum value of colorkey R component." range="23:16" property="RW"/>
				<Member name="keyg_max" description="Maximum value of colorkey G component." range="15:8" property="RW"/>
				<Member name="keyb_max" description="Maximum value of colorkey B component." range="7:0" property="RW"/>
				<Register offset="0x9614"/>
			</RegisterGroup>
			<RegisterGroup name="G3CKEYMIN" description="G3CKEYMIN is the G3 minimum colorkey register (non-instant register)." value="0x00000000" startoffset="0x9618">
				<Member name="va1" description="Alpha1 value. When the data format is alphaRGB1555 and the alpha value is 1, the alpha1 value is used." range="31:24" property="RW"/>
				<Member name="keyr_min" description="Minimum value of colorkey R component." range="23:16" property="RW"/>
				<Member name="keyg_min" description="Minimum value of colorkey G component." range="15:8" property="RW"/>
				<Member name="keyb_min" description="Minimum value of colorkey B component." range="7:0" property="RW"/>
				<Register offset="0x9618"/>
			</RegisterGroup>
			<RegisterGroup name="G3CMASK" description="G3CMASK is the G3 colorkey mask register (non-instant register). When the correspondingbit is 0, the colorkey is compared. In this case, this bit can be ignored." value="0x00000000" startoffset="0x961C">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="kmsk_r" description="R component of colorkey mask." range="23:16" property="RW"/>
				<Member name="kmsk_g" description="G component of colorkey mask." range="15:8" property="RW"/>
				<Member name="kmsk_b" description="B component of colorkey mask." range="7:0" property="RW"/>
				<Register offset="0x961C"/>
			</RegisterGroup>
			<RegisterGroup name="G3IRESO" description="G3IRESO is the G3 input resolution register (non-instant register)." value="0x00000000" startoffset="0x9620">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="ih" description="Height (in line). The value is the actual height minus 1.&lt;br&gt;Note: In interlaced output mode, the actual layer height must be an even number. There is no such limitation in progressive output mode." range="23:12" property="RW"/>
				<Member name="iw" description="Width (in pixel). The value is the actual width minus 1.&lt;br&gt;Note: The actual layer width must be an even number." range="11:0" property="RW"/>
				<Register offset="0x9620"/>
			</RegisterGroup>
			<RegisterGroup name="G3ORESO" description="G3ORESO is the G3 output resolution register (non-instant register)." value="0x00000000" startoffset="0x9624">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="oh" description="Height (in line). The value is the actual height minus 1.&lt;br&gt;Note: In interlaced output mode, the actual layer height must be an even number. There is no such limitation in progressive output mode." range="23:12" property="RW"/>
				<Member name="ow" description="Width (in pixel). The value is the actual width minus 1.&lt;br&gt;Note: The actual layer width must be an even number." range="11:0" property="RW"/>
				<Register offset="0x9624"/>
			</RegisterGroup>
			<RegisterGroup name="G3DFPOS" description="G3DFPOS is the G3 surface start position (in the display window) register (non-instantregister). The start position is in the unit of pixel." value="0x00000000" startoffset="0x962C">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="disp_yfpos" description="Column start coordinate." range="23:12" property="RW"/>
				<Member name="disp_xfpos" description="Row start coordinate." range="11:0" property="RW"/>
				<Register offset="0x962C"/>
			</RegisterGroup>
			<RegisterGroup name="G3DLPOS" description="G3DLPOS is the G3 surface end position (in the display window) register (non-instantregister). The end position is in the unit of pixel." value="0x00000000" startoffset="0x9630">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="disp_ylpos" description="Column end coordinate." range="23:12" property="RW"/>
				<Member name="disp_xlpos" description="Row end coordinate." range="11:0" property="RW"/>
				<Register offset="0x9630"/>
			</RegisterGroup>
			<RegisterGroup name="G3CSCIDC" description="G3CSCIDC is the G3 input DC component register for CSC (instant register)." value="0x00000000" startoffset="0x96A0">
				<Member name="reserved" description="Reserved." range="31:29" property="-"/>
				<Member name="csc_mode" description="CSC mode.&lt;br&gt;0: RGB to YUV 601&lt;br&gt;1: RGB to YUV 709" range="28" property="RW"/>
				<Member name="csc_en" description="CSC enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="27" property="RW"/>
				<Member name="cscidc2" description="DC parameter of input component 2. The MSB is the signed bit. The value is expressed as the complementary code." range="26:18" property="RO"/>
				<Member name="cscidc1" description="DC parameter of input component 1. The MSB is the signed bit. The value is expressed as the complementary code." range="17:9" property="RO"/>
				<Member name="cscidc0" description="DC parameter of input component 0. The MSB is the signed bit. The value is expressed as the complementary code." range="8:0" property="RO"/>
				<Register offset="0x96A0"/>
			</RegisterGroup>
			<RegisterGroup name="G3CSCODC" description="G3CSCODC is the G3 output DC component register for CSC (instant register)." value="0x00000000" startoffset="0x96A4">
				<Member name="reserved" description="Reserved." range="31:27" property="-"/>
				<Member name="cscodc2" description="DC parameter of output component 2. The MSB is the signed bit. The value is expressed as the complementary code." range="26:18" property="RO"/>
				<Member name="cscodc1" description="DC parameter of output component 1. The MSB is the signed bit. The value is expressed as the complementary code." range="17:9" property="RO"/>
				<Member name="cscodc0" description="DC parameter of output component 0. The MSB is the signed bit. The value is expressed as the complementary code." range="8:0" property="RO"/>
				<Register offset="0x96A4"/>
			</RegisterGroup>
			<RegisterGroup name="G3CSCP0" description="G3CSCP0 is the G3 CSC parameter 0 register (instant register)." value="0x00000000" startoffset="0x96A8">
				<Member name="reserved" description="Reserved." range="31:29" property="-"/>
				<Member name="cscp01" description="5.8 data format. The value consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complementary code." range="28:16" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:13" property="-"/>
				<Member name="cscp00" description="5.8 data format. The value consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complementary code." range="12:0" property="RO"/>
				<Register offset="0x96A8"/>
			</RegisterGroup>
			<RegisterGroup name="G3CSCP1" description="G3CSCP1 is the G3 CSC parameter 1 register (instant register)." value="0x00000000" startoffset="0x96AC">
				<Member name="reserved" description="Reserved." range="31:29" property="-"/>
				<Member name="cscp10" description="5.8 data format. The value consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complementary code." range="28:16" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:13" property="-"/>
				<Member name="cscp02" description="5.8 data format. The value consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complementary code." range="12:0" property="RO"/>
				<Register offset="0x96AC"/>
			</RegisterGroup>
			<RegisterGroup name="G3CSCP2" description="G3CSCP2 is the G3 CSC parameter 2 register (instant register)." value="0x00000000" startoffset="0x96B0">
				<Member name="reserved" description="Reserved." range="31:29" property="-"/>
				<Member name="cscp12" description="5.8 data format. The value consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complementary code." range="28:16" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:13" property="-"/>
				<Member name="cscp11" description="5.8 data format. The value consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complementary code." range="12:0" property="RO"/>
				<Register offset="0x96B0"/>
			</RegisterGroup>
			<RegisterGroup name="G3CSCP3" description="G3CSCP3 is the G3 CSC parameter 3 register (instant register)." value="0x00000000" startoffset="0x96B4">
				<Member name="reserved" description="Reserved." range="31:29" property="-"/>
				<Member name="cscp21" description="5.8 data format. The value consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complementary code." range="28:16" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:13" property="-"/>
				<Member name="cscp20" description="5.8 data format. The value consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complementary code." range="12:0" property="RO"/>
				<Register offset="0x96B4"/>
			</RegisterGroup>
			<RegisterGroup name="G3CSCP4" description="G3CSCP4 is the G3 CSC parameter 4 register (instant register)." value="0x00000000" startoffset="0x96B8">
				<Member name="reserved" description="Reserved." range="31:13" property="-"/>
				<Member name="cscp22" description="5.8 data format. The value consists of a 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as the complementary code." range="12:0" property="RO"/>
				<Register offset="0x96B8"/>
			</RegisterGroup>
			<RegisterGroup name="CBMBKG4" description="CBMBKG4 is the SD1 overlay background color register." value="0x00000000" startoffset="0x9E0C">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="cbm_bkgy" description="Overlay background color of mixer 4, Y component." range="23:16" property="RW"/>
				<Member name="cbm_bkgcb" description="Overlay background color of mixer 4, Cb component." range="15:8" property="RW"/>
				<Member name="cbm_bkgcr" description="Overlay background color of mixer 4, Cr component." range="7:0" property="RW"/>
				<Register offset="0x9E0C"/>
			</RegisterGroup>
			<RegisterGroup name="CBMMIX4" description="CBMMIX4 is the mixer 4 priority configuration register (non-instant register). The registerconfiguration takes effect only when the VSYNC signal is valid." value="0x00000000" startoffset="0x9E20">
				<Member name="reserved" description="Reserved." range="31:8" property="-"/>
				<Member name="mixer_prio1" description="Priority 1 of the overlay layer of mixer 4.&lt;br&gt;0x0: no overlay layer&lt;br&gt;0x5: VSD1&lt;br&gt;0xC: G3&lt;br&gt;Other values: reserved" range="7:4" property="RW"/>
				<Member name="mixer_prio0" description="Priority 0 of the overlay layer of mixer 4.&lt;br&gt;0x0: no overlay layer&lt;br&gt;0x5: VSD1&lt;br&gt;0xC: G3&lt;br&gt;Other values: reserved" range="3:0" property="RW"/>
				<Register offset="0x9E20"/>
			</RegisterGroup>
			<RegisterGroup name="DSD1CTRL" description="DSD1CTRL is the DSD1 global control register.&lt;B&gt;CAUTION&lt;/B&gt;You must configure this register before configuring DSDCTRL[intf_en]. Otherwise, theconfiguration does not take effect.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0xAC00">
				<Member name="intf_en" description="Display interface enable (instant register). Data is output over the interface only when this bit is enabled.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:11" property="-"/>
				<Member name="idv" description="Output phase reverse enable for the data valid signal (instant field).&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" property="RW"/>
				<Member name="ihs" description="Output phase reverse enable for the horizontal sync pulse (instant field).&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" property="RW"/>
				<Member name="ivs" description="Output phase reverse enable for the vertical sync pulse (instant field).&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="iop" description="Progressive or interlaced display (instant field).&lt;br&gt;0: interlaced display&lt;br&gt;1: progressive display" range="7" property="RW"/>
				<Member name="synm" description="Sync mode (instant field).&lt;br&gt;0: timing label mode (such as BT.656)&lt;br&gt;1: sync signal mode (such as LCD display)" range="6" property="RW"/>
				<Member name="intfb" description="Bit width mode of the output interface (instant field).&lt;br&gt;00: single-component mode (each clock outputs one component)&lt;br&gt;Other values: reserved" range="5:4" property="RW"/>
				<Member name="intfdm" description="Interface data format (instant field).&lt;br&gt;0x0: YCbCr422&lt;br&gt;Other values: reserved" range="3:0" property="RW"/>
				<Register offset="0xAC00"/>
			</RegisterGroup>
			<RegisterGroup name="DSD1VSYNC" description="DSD1VSYNC is the DSD1 vertical timing register. In interlaced output mode, this registerindicates the top vertical sync timing; in progressive output mode, this register indicates theframe vertical sync timing. The setting of this register takes effect immediately afterconfiguration. That is, the timing of the VSYNC pin is affected immediately.&lt;B&gt;CAUTION&lt;/B&gt;You must configure this register before configuring DSDCTRL[intf_en]. Otherwise, theconfiguration does not take effect.&lt;/li&gt;&lt;/ul&gt;" value="0x0011511F" startoffset="0xAC04">
				<Member name="reserved" description="Reserved." range="31:28" property="-"/>
				<Member name="vfb" description="In interlaced output mode: TVFB&lt;br&gt;In progressive output mode: VFB&lt;br&gt;Unit: line" range="27:20" property="RW"/>
				<Member name="vbb" description="In interlaced output mode: TVBB&lt;br&gt;In progressive output mode: VBB + VPW&lt;br&gt;Unit: line" range="19:12" property="RW"/>
				<Member name="vact" description="In interlaced output mode: height of an active picture in the top field&lt;br&gt;In progressive output format: height of an active picture in a frame. The register value is the actual value minus 1.&lt;br&gt;Unit: line" range="11:0" property="RW"/>
				<Register offset="0xAC04"/>
			</RegisterGroup>
			<RegisterGroup name="DSD1HSYNC1" description="DSD1HSYNC1 is DSD1 horizontal timing register 1. In interlaced or progressive outputmode, this register is the horizontal sync timing configuration register. The setting of thisregister takes effect immediately after configuration. That is, the timing of the HSYNC pin isaffected immediately.&lt;B&gt;CAUTION&lt;/B&gt;You must configure this register before configuring DSDCTRL[intf_en]. Otherwise, theconfiguration does not take effect.&lt;/li&gt;&lt;/ul&gt;" value="0x010702CF" startoffset="0xAC08">
				<Member name="hbb" description="HBB.&lt;br&gt;Unit: pixel" range="31:16" property="RW"/>
				<Member name="hact" description="Number of horizontal pixels in an active region." range="15:0" property="RW"/>
				<Register offset="0xAC08"/>
			</RegisterGroup>
			<RegisterGroup name="DSD1HSYNC2" description="DSD1HSYNC2 is DSD1 horizontal timing register 2. In interlaced or progressive outputmode, this register is the horizontal sync timing configuration register. The setting of thisregister takes effect immediately after configuration. That is, the timing of the HSYNC pin isaffected immediately.&lt;B&gt;CAUTION&lt;/B&gt;You must configure this register before configuring DSDCTRL[intf_en]. Otherwise, theconfiguration does not take effect.&lt;/li&gt;&lt;/ul&gt;" value="0x00000017" startoffset="0xAC0C">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="hfb" description="HFB.&lt;br&gt;Unit: pixel" range="15:0" property="RW"/>
				<Register offset="0xAC0C"/>
			</RegisterGroup>
			<RegisterGroup name="DSD1VPLUS" description="DSD1VPLUS is the DSD1 bottom vertical sync timing register in interlaced output mode.&lt;B&gt;CAUTION&lt;/B&gt;You must configure this register before configuring DSDCTRL[intf_en]. Otherwise, theconfiguration does not take effect.&lt;/li&gt;&lt;/ul&gt;" value="0x0011611F" startoffset="0xAC10">
				<Member name="reserved" description="Reserved." range="31:28" property="-"/>
				<Member name="bvfb" description="In interlaced output mode: BVFB&lt;br&gt;Unit: line" range="27:20" property="RW"/>
				<Member name="bvbb" description="In interlaced output mode: BVBB + VPW&lt;br&gt;Unit: line" range="19:12" property="RW"/>
				<Member name="bvact" description="In interlaced output mode: height of an active picture in the bottom field.&lt;br&gt;The register value is the actual value minus 1.&lt;br&gt;Unit: line" range="11:0" property="RW"/>
				<Register offset="0xAC10"/>
			</RegisterGroup>
			<RegisterGroup name="DSD1PWR" description="DSD1PWR is the DSD1 sync signal pulse width register.&lt;B&gt;CAUTION&lt;/B&gt;You must configure this register before configuring DSDCTRL[intf_en]. Otherwise, theconfiguration does not take effect.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0xAC14">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="vpw" description="VPW minus 1.&lt;br&gt;Unit: pixel" range="23:16" property="RW"/>
				<Member name="hpw" description="HPW minus 1.&lt;br&gt;Unit: pixel" range="15:0" property="RW"/>
				<Register offset="0xAC14"/>
			</RegisterGroup>
			<RegisterGroup name="DSD1VTTHD" description="DSD1VTTHD is the DSD1 vertical timing threshold register (instant register). It can be usedto set two thresholds for generating two interrupts separately." value="0x00000001" startoffset="0xAC1C">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="thd1_mode" description="Threshold 1 interrupt generation mode.&lt;br&gt;0: frame mode. The threshold count is in the unit of frame.&lt;br&gt;1: field mode. The threshold count is in the unit of field in interlaced display mode." range="15" property="RW"/>
				<Member name="reserved" description="Reserved." range="14:13" property="-"/>
				<Member name="vtmgthd1" description="Vertical timing threshold 1. When the vertical timing counter reaches this threshold, the VOINTSTA[dsdvtthd_int1] interrupt is triggered." range="12:0" property="RW"/>
				<Register offset="0xAC1C"/>
			</RegisterGroup>
			<RegisterGroup name="DSD1CLIPL" description="DSD1CLIPL is the DSD1 clip lower threshold register (instant register)." value="0x40101010" startoffset="0xAC40">
				<Member name="clipen" description="Output clip enable (instant field).&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="dfir_en" description="Horizontal chrominance down scaling enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="30" property="RW"/>
				<Member name="clipcl2" description="Lower threshold Y/R of component 2, unsigned integer." range="29:20" property="RW"/>
				<Member name="clipcl1" description="Lower threshold Cb/G of component 1, unsigned integer." range="19:10" property="RW"/>
				<Member name="clipcl0" description="Lower threshold Cr/B of component 0, unsigned integer." range="9:0" property="RW"/>
				<Register offset="0xAC40"/>
			</RegisterGroup>
			<RegisterGroup name="DSD1CLIPH" description="DSD1CLIPH is the DSD1 clip upper threshold register (instant register). For example, theoutput data needs to be clipped in BT.656 output mode." value="0x00EBF0F0" startoffset="0xAC44">
				<Member name="reserved" description="Reserved." range="31:30" property="-"/>
				<Member name="clipch2" description="Upper threshold Y/R of component 2, unsigned integer." range="29:20" property="RW"/>
				<Member name="clipch1" description="Upper threshold Cb/G of component 1, unsigned integer." range="19:10" property="RW"/>
				<Member name="clipch0" description="Upper threshold Cr/B of component 0, unsigned integer." range="9:0" property="RW"/>
				<Register offset="0xAC44"/>
			</RegisterGroup>
			<RegisterGroup name="DSD1STATE" description="DSD1STATE is the DSD1 status register." value="0x00000110" startoffset="0xACF0">
				<Member name="reserved" description="Reserved." range="31:3" property="-"/>
				<Member name="bottom_field" description="DSD1 top/bottom field flag.&lt;br&gt;0: top field&lt;br&gt;1: bottom field" range="2" property="RW"/>
				<Member name="vblank" description="DSD1 blanking region flag.&lt;br&gt;0: active region&lt;br&gt;1: blanking region" range="1" property="RW"/>
				<Member name="vback_blank" description="DSD1 back blanking region flag.&lt;br&gt;0: non-back blanking region&lt;br&gt;1: back blanking region" range="0" property="RW"/>
				<Register offset="0xACF0"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF1" description="DATE_COEFF1 is the DATE amplitude configuration register." value="0x00000000" startoffset="0xC204">
				<Member name="c_gain" description="Adjustment of the chrominance sync gain amplitude." range="31:29" property="RW"/>
				<Member name="cvbs_limit_en" description="CVBS amplitude limit enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" property="RW"/>
				<Member name="wss_seq" description="Sequence of transmitting the bits of the WSS data.&lt;br&gt;0: from upper bits to lower bits&lt;br&gt;1: from lower bits to upper bits" range="27" property="RW"/>
				<Member name="vps_seq" description="Sequence of transmitting the bits of the VPS data.&lt;br&gt;0: from upper bits to lower bits&lt;br&gt;1: from lower bits to upper bits" range="26" property="RW"/>
				<Member name="cgms_seq" description="Sequence of transmitting the bits of the CGMS data.&lt;br&gt;0: from upper bits to lower bits&lt;br&gt;1: from lower bits to upper bits" range="25" property="RW"/>
				<Member name="cc_seq" description="Sequence of transmitting the bits of the closed caption data.&lt;br&gt;0: from upper bits to lower bits&lt;br&gt;1: from lower bits to upper bits" range="24" property="RW"/>
				<Member name="c_limit_en" description="Chrominance amplitude limit enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="23" property="RW"/>
				<Member name="amp_outside" description="Pulse amplitude input of the external AGC." range="22:13" property="RW"/>
				<Member name="date_test_en" description="Test valid signal.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="12" property="RW"/>
				<Member name="date_test_mode" description="Test mode signal." range="11:10" property="RW"/>
				<Member name="dac_test" description="DAC test value input." range="9:0" property="RW"/>
				<Register offset="0xC204"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF7" description="DATE_COEFF7 is a DATE teletext configuration register." value="0x00000000" startoffset="0xC21C">
				<Member name="tt22_enf1" description="Control of the teletext in line 22 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="tt21_enf1" description="Control of the teletext in line 21 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="30" property="RW"/>
				<Member name="tt20_enf1" description="Control of the teletext in line 20 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="29" property="RW"/>
				<Member name="tt19_enf1" description="Control of the teletext in line 19 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" property="RW"/>
				<Member name="tt18_enf1" description="Control of the teletext in line 18 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="27" property="RW"/>
				<Member name="tt17_enf1" description="Control of the teletext in line 17 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="26" property="RW"/>
				<Member name="tt16_enf1" description="Control of the teletext in line 16 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="25" property="RW"/>
				<Member name="tt15_enf1" description="Control of the teletext in line 15 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="24" property="RW"/>
				<Member name="tt14_enf1" description="Control of the teletext in line 14 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="23" property="RW"/>
				<Member name="tt13_enf1" description="Control of the teletext in line 13 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="22" property="RW"/>
				<Member name="tt12_enf1" description="Control of the teletext in line 12 in the odd field.0: disabled&lt;br&gt;1: enabled" range="21" property="RW"/>
				<Member name="tt11_enf1" description="Control of the teletext in line 11 in the odd field.0: disabled&lt;br&gt;1: enabled" range="20" property="RW"/>
				<Member name="tt10_enf1" description="Control of the teletext in line 10 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="19" property="RW"/>
				<Member name="tt09_enf1" description="Control of the teletext in line 9 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="18" property="RW"/>
				<Member name="tt08_enf1" description="Control of the teletext in line 8 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="17" property="RW"/>
				<Member name="tt07_enf1" description="Control of the teletext in line 7 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="16" property="RW"/>
				<Member name="tt22_enf2" description="Control of teletext in line 22 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="15" property="RW"/>
				<Member name="tt21_enf2" description="Control of teletext in line 21 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" property="RW"/>
				<Member name="tt20_enf2" description="Control of teletext in line 20 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="13" property="RW"/>
				<Member name="tt19_enf2" description="Control of teletext in line 19 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" property="RW"/>
				<Member name="tt18_enf2" description="Control of teletext in line 18 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="11" property="RW"/>
				<Member name="tt17_enf2" description="Control of teletext in line 17 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" property="RW"/>
				<Member name="tt16_enf2" description="Control of teletext in line 16 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" property="RW"/>
				<Member name="tt15_enf2" description="Control of teletext in line 15 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="tt14_enf2" description="Control of teletext in line 14 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" property="RW"/>
				<Member name="tt13_enf2" description="Control of teletext in line 13 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" property="RW"/>
				<Member name="tt12_enf2" description="Control of teletext in line 12 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="tt11_enf2" description="Control of teletext in line 11 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="tt10_enf2" description="Control of teletext in line 10 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="tt09_enf2" description="Control of teletext in line 9 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="tt08_enf2" description="Control of teletext in line 8 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="tt07_enf2" description="Control of teletext in line 7 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0xC21C"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF8" description="DATE_COEFF8 is a DATE teletext configuration register." value="0x00000000" startoffset="0xC220">
				<Member name="tt_staddr" description="Start address of the teletext data." range="31:0" property="RW"/>
				<Register offset="0xC220"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF9" description="DATE_COEFF9 is a DATE teletext configuration register." value="0x00000000" startoffset="0xC224">
				<Member name="tt_edaddr" description="End address of the teletext data." range="31:0" property="RW"/>
				<Register offset="0xC224"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF10" description="DATE_COEFF10 is a DATE teletext configuration register.&lt;B&gt;CAUTION&lt;/B&gt;The teletext function is supported in both 625-line mode and 525-line mode. The tt_mode bitis set to 01 in 625-line mode or 10 in 525-line mode.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0xC228">
				<Member name="tt_ready" description="When software sets related parameters through the bus, this bit is set to 1 and the teletext module starts to work.&lt;br&gt;When the teletext module completes data transfer, this bit is set to 0. The bit status can be queried through software for the next configuration." range="31" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="30:13" property="RW"/>
				<Member name="nabts_100ire" description="NABTS-NTSC data height.&lt;br&gt;0: 70 IRE&lt;br&gt;1: 100 IRE" range="12" property="RW"/>
				<Member name="full_page" description="Teletext data transmission mode.&lt;br&gt;0: normal mode. The teletext data is transmitted from the blanking line.&lt;br&gt;1: full page mode. The teletext data can also be transmitted from the active video region." range="11" property="RW"/>
				<Member name="tt_highest" description="Teletext priority control.&lt;br&gt;0: The teletext data has the highest priority.&lt;br&gt;1: The teletext data has the lowest priority." range="10" property="RW"/>
				<Member name="tt_mode" description="Teletext mode.&lt;br&gt;This field is set to 01 in 625-line mode, indicating WST-PAL.&lt;br&gt;This field is set to 10 in 525-line mode, indicating NABTS-NTSC." range="9:8" property="RW"/>
				<Member name="tt_pktoff" description="Offset address of the teletext packet." range="7:0" property="RW"/>
				<Register offset="0xC228"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF11" description="DATE_COEFF11 is a DATE closed caption configuration register." value="0x00000000" startoffset="0xC22C">
				<Member name="reserved" description="Reserved." range="31:22" property="RW"/>
				<Member name="cc_enf1" description="Closed caption odd field enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="21" property="RW"/>
				<Member name="cc_enf2" description="Closed caption even field enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="20" property="RW"/>
				<Member name="date_clf1" description="Configuration line of the closed caption odd field." range="19:10" property="RW"/>
				<Member name="date_clf2" description="Configuration line of the closed caption even field." range="9:0" property="RW"/>
				<Register offset="0xC22C"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF12" description="DATE_COEFF12 is a DATE closed caption configuration register." value="0x00000000" startoffset="0xC230">
				<Member name="cc_f1data" description="Data of the closed caption odd field." range="31:16" property="RW"/>
				<Member name="cc_f2data" description="Data of the closed caption even field." range="15:0" property="RW"/>
				<Register offset="0xC230"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF13" description="DATE_COEFF13 is a DATE CGMS configuration register." value="0x00000000" startoffset="0xC234">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:22" property="RW"/>
				<Member name="cg_enf1" description="CGMS odd field enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="21" property="RW"/>
				<Member name="cg_enf2" description="CGMS even field enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="20" property="RW"/>
				<Member name="cg_f1data" description="Data of the CGMS odd field." range="19:0" property="RW"/>
				<Register offset="0xC234"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF14" description="DATE_COEFF14 is a DATE CGMS configuration register." value="0x00000000" startoffset="0xC238">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:20" property="RW"/>
				<Member name="cg_f2data" description="Data of the CGMS even field." range="19:0" property="RW"/>
				<Register offset="0xC238"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF15" description="DATE_COEFF15 is a DATE WSS configuration register.&lt;B&gt;CAUTION&lt;/B&gt;The WSS is available only in 625-line mode and is fixed at line 23.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0xC23C">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:15" property="RW"/>
				<Member name="wss_en" description="WSS enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" property="RW"/>
				<Member name="wss_data" description="WSS data." range="13:0" property="RW"/>
				<Register offset="0xC23C"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF16" description="DATE_COEFF16 is a DATE VPS configuration register." value="0x00000000" startoffset="0xC240">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:25" property="RW"/>
				<Member name="vps_en" description="VPS enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="24" property="RW"/>
				<Member name="vps_data" description="VPS data from bit 23 to bit 0. Bit 0 is the LSB." range="23:0" property="RW"/>
				<Register offset="0xC240"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF17" description="DATE_COEFF17 is a DATE VPS configuration register." value="0x00000000" startoffset="0xC244">
				<Member name="vps_data" description="VPS data from bit 55 to bit 24. Bit 0 is the LSB." range="31:0" property="RW"/>
				<Register offset="0xC244"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF18" description="DATE_COEFF18 is a DATE VPS configuration register." value="0x00000000" startoffset="0xC248">
				<Member name="vps_data" description="VPS data from bit 87 to bit 56. Bit 0 is the LSB." range="31:0" property="RW"/>
				<Register offset="0xC248"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF19" description="DATE_COEFF19 is a DATE VPS configuration register.&lt;B&gt;CAUTION&lt;/B&gt;The VPS is available only in 625-line mode and is fixed at line 16.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0xC24C">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:16" property="RW"/>
				<Member name="vps_data" description="VPS data from bit 103 to bit 88. Bit 0 is the LSB." range="15:0" property="RW"/>
				<Register offset="0xC24C"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF20" description="DATE_COEFF20 is a DATE teletext configuration register." value="0x00000000" startoffset="0xC250">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:3" property="RW"/>
				<Member name="tt06_enf1" description="Control of teletext in line 6 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="tt06_enf2" description="Control of teletext in line 6 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="tt05_enf2" description="Control of teletext in line 5 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0xC250"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF22" description="DATE_COEFF22 is the DATE DTO initial phase configuration register." value="0x00000000" startoffset="0xC258">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:11" property="RW"/>
				<Member name="video_phase_delta" description="DTO initial phase." range="10:0" property="RW"/>
				<Register offset="0xC258"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_ISRMASK" description="DATE_ISRMASK is the DATE interrupt mask register." value="0x00000000" startoffset="0xC280">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:1" property="RW"/>
				<Member name="tt_mask" description="Teletext interrupt mask.&lt;br&gt;0: enabled&lt;br&gt;1: masked" range="0" property="RW"/>
				<Register offset="0xC280"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_ISRSTATE" description="DATE_ISRSTATE is the DATE interrupt status register." value="0x00000000" startoffset="0xC284">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:1" property="RW"/>
				<Member name="tt_status" description="Teletext interrupt flag.&lt;br&gt;After the DATE module reads all the teletext data, the bit is set to 1. Writing 1 to this bit clears this bit." range="0" property="W1C"/>
				<Register offset="0xC284"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_ISR" description="DATE_ISR is the DATE interrupt register." value="0x00000000" startoffset="0xC288">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:1" property="RW"/>
				<Member name="tt_int" description="Teletext interrupt. It is the interrupt status after tt_status is masked by tt_mask.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RW"/>
				<Register offset="0xC288"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_VERSION" description="DATE_VERSION is the DATE version register." value="0x00000024" startoffset="0xC290">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:0" property="RW"/>
				<Register offset="0xC290"/>
			</RegisterGroup>
			<RegisterGroup name="DATE1_COEFF0" description="DATE1_COEFF0 is the DATE1 norm parameter configuration register." value="0x528414FC" startoffset="0xC400">
				<Member name="clpf_sel" description="Bandwidth select of the chrominance low-pass filter.&lt;br&gt;00: 1.1 MHz (NTSC)&lt;br&gt;01: 1.3 MHz (PAL)&lt;br&gt;10: 1.6 MHz (for test)&lt;br&gt;11: reserved" range="31:30" property="RW"/>
				<Member name="dis_ire" description="For the (M) NTSC and (M, N) PAL norms, the black level is 7.5 IRE higher than the blanking level; for other norms, the black level is equal to the blanking level.&lt;br&gt;This bit controls whether the black level is 7.5 IRE higher than the blanking level.&lt;br&gt;0: The black level is 7.5 IRE higher than the blanking level.&lt;br&gt;1: The black level is equal to the blanking level." range="29" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="28:26" property="RW"/>
				<Member name="scanline" description="Number of scanned lines in each frame based on norms. For the (M) NTSC, NTSC-J, and (M) PAL norm, each line contains 525 lines; for the (B, D, J, H, I) PAL, (N) PAL, and (Nc) PAL norms, each frame contains 625 lines.&lt;br&gt;0: 525 lines in a frame&lt;br&gt;1: 625 lines in a frame" range="25" property="RW"/>
				<Member name="rgb_en" description="When intf_sel is set to 100, this bit determines whether the component signal is RGB or YPbPr.&lt;br&gt;0: YPbPr&lt;br&gt;1: RGB" range="24" property="RW"/>
				<Member name="vbi_lpf_en" description="VBI data low-pass filtering enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="23" property="RW"/>
				<Member name="fm_sel" description="FMSECAM frequency modulation select.&lt;br&gt;0: sin used for SECAM frequency modulation&lt;br&gt;1: cos used for SECAM frequency modulation" range="22" property="RW"/>
				<Member name="style_sel" description="CVBS/S-Video output signal norm when this bit works with the scanline bit.&lt;br&gt;When the scanline bit is 0 (525 scanned lines in a frame), the definition of the style_sel bit is as follows:&lt;br&gt;0x1: (M) NTSC&lt;br&gt;0x2: NTSC-J&lt;br&gt;0x4: (M) PAL&lt;br&gt;Other values: reserved&lt;br&gt;When the scanline bit is 1 (625 scanned lines in a frame), the definition of the style_sel bit is as follows:&lt;br&gt;0x1: (B, D, G, H, I) PAL&lt;br&gt;0x2: (N) PAL&lt;br&gt;0x4: (Nc) PAL&lt;br&gt;0x8: SECAM&lt;br&gt;Other values: reserved" range="21:18" property="RW"/>
				<Member name="sync_mode_sel" description="bit[17]: specifies whether there are sync signals in three channels during component output. This bit takes effect only when the sync_mode_scart bit is set to 0.&lt;br&gt;bit[17] is valid only when the intf_sel is set to 100 (component output enabled). The definition of bit[17] is as follows:&lt;br&gt;0: Only one channel contains sync signals using component output.&lt;br&gt;1: Three channels contain sync signals during component output.&lt;br&gt;When bit[17] is set to 0, the sync channel must be the Y channel for YPbPr output and G channel for RGB output.&lt;br&gt;bit[16]: specifies whether there are blanking radixes during RGB output. bit[16] is valid only when the intf_sel is set to 100 and the rgb_en bit is set to 1. The definition of bit[16] is as follows:&lt;br&gt;0: There are no blanking radixes during RGB output.&lt;br&gt;1: There are blanking radixes during RGB output." range="17:16" property="RW"/>
				<Member name="sync_mode_scart" description="Overlay sync control of the components of three channels.&lt;br&gt;0: Component sync output is configured based on sync_mode_sel[1].&lt;br&gt;1: The components of the three channels are not overlaid and synchronized. In this case, sync_mode_sel bit[1] must be set to 0." range="15" property="RW"/>
				<Member name="length_sel" description="Active width of each video line (in pixel).&lt;br&gt;0: output according to the active line width in BT.601 mode&lt;br&gt;1: output according to the active line width in BT.470 mode.&lt;br&gt;When this bit is set to 0, the active width of the line is 720 pixels. When this bit is set to 1, the active width of the line is 704 pixels for the 625-line norm or 712 pixels for the 525-line norm. Currently, the BT.601 mode and BT.470 mode cannot be changed dynamically. You can change the mode only after reset. The BT.601 mode is recommended and this mode is the default value after power-on reset." range="14" property="RW"/>
				<Member name="agc_amp_sel" description="AGC pulse select.&lt;br&gt;0: The AGC pulse is generated based on the on-chip default value (recommended).&lt;br&gt;1: The AGC pulse is generated based on DATE_COEFF1[amp_outside]." range="13" property="RW"/>
				<Member name="luma_dl" description="Forward or backward offset of the chrominance signal relative to the luminance signal, in the unit of half a pixel width.&lt;br&gt;bit[12]: offset direction of the chrominance signal relative to the luminance signal.&lt;br&gt;0: backward offset&lt;br&gt;1: forward offset&lt;br&gt;bit[11:9]: absolute offset of the chrominance signal relative to the luminance signal. The value is in binary format and ranges from 0 to 7.&lt;br&gt;000: The chrominance signal is aligned with the luminance signal. No adjustment is required.&lt;br&gt;001–111: The chrominance signal offsets from the luminance signal forward or backward by one to seven units." range="12:9" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="8" property="RW"/>
				<Member name="oversam_en" description="Level-1 oversampling enable. Both the luminance oversampling and chrominance oversampling are controlled.&lt;br&gt;bit[7]: luminance oversampling enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;bit[6]: chrominance oversampling enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7:6" property="RW"/>
				<Member name="lunt_en" description="Luminance notch enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="oversam2_en" description="Level-2 oversampling enable. Both the luminance channel and chrominance channel are controlled.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="chlp_en" description="Chrominance low-pass filtering enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="sylp_en" description="Sync low-pass filtering enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="chgain_en" description="Chrominance gain enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="tt_seq" description="Sequence of transmitting the bits of the teletext data.&lt;br&gt;0: from upper bits to lower bits&lt;br&gt;1: from lower bits to upper bits" range="0" property="RW"/>
				<Register offset="0xC400"/>
			</RegisterGroup>
			<RegisterGroup name="DATE1_COEFF1" description="DATE1_COEFF1 is the DATE1 amplitude configuration register." value="0x00000000" startoffset="0xC404">
				<Member name="c_gain" description="Adjustment of the chrominance sync gain amplitude." range="31:29" property="RW"/>
				<Member name="cvbs_limit_en" description="CVBS amplitude limit enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" property="RW"/>
				<Member name="wss_seq" description="Sequence of transmitting the bits of the WSS data.&lt;br&gt;0: from upper bits to lower bits&lt;br&gt;1: from lower bits to upper bits" range="27" property="RW"/>
				<Member name="vps_seq" description="Sequence of transmitting the bits of the VPS data.&lt;br&gt;0: from upper bits to lower bits&lt;br&gt;1: from lower bits to upper bits" range="26" property="RW"/>
				<Member name="cgms_seq" description="Sequence of transmitting the bits of the CGMS data.&lt;br&gt;0: from upper bits to lower bits&lt;br&gt;1: from lower bits to upper bits" range="25" property="RW"/>
				<Member name="cc_seq" description="Sequence of transmitting the bits of the closed caption data.&lt;br&gt;0: from upper bits to lower bits&lt;br&gt;1: from lower bits to upper bits" range="24" property="RW"/>
				<Member name="c_limit_en" description="Chrominance amplitude limit enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="23" property="RW"/>
				<Member name="amp_outside" description="Pulse amplitude input of the external AGC." range="22:13" property="RW"/>
				<Member name="date_test_en" description="Test valid signal.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="12" property="RW"/>
				<Member name="date_test_mode" description="Test mode signal." range="11:10" property="RW"/>
				<Member name="dac_test" description="DAC test value input." range="9:0" property="RW"/>
				<Register offset="0xC404"/>
			</RegisterGroup>
			<RegisterGroup name="DATE1_COEFF7" description="DATE1_COEFF7 is a DATE1 teletext configuration register." value="0x00000000" startoffset="0xC41C">
				<Member name="tt22_enf1" description="Control of teletext in line 22 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="tt21_enf1" description="Control of teletext in line 21 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="30" property="RW"/>
				<Member name="tt20_enf1" description="Control of teletext in line 20 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="29" property="RW"/>
				<Member name="tt19_enf1" description="Control of teletext in line 19 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" property="RW"/>
				<Member name="tt18_enf1" description="Control of teletext in line 18 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="27" property="RW"/>
				<Member name="tt17_enf1" description="Control of teletext in line 17 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="26" property="RW"/>
				<Member name="tt16_enf1" description="Control of teletext in line 16 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="25" property="RW"/>
				<Member name="tt15_enf1" description="Control of teletext in line 15 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="24" property="RW"/>
				<Member name="tt14_enf1" description="Control of teletext in line 14 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="23" property="RW"/>
				<Member name="tt13_enf1" description="Control of teletext in line 13 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="22" property="RW"/>
				<Member name="tt12_enf1" description="Control of teletext in line 12 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="21" property="RW"/>
				<Member name="tt11_enf1" description="Control of teletext in line 11 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="20" property="RW"/>
				<Member name="tt10_enf1" description="Control of teletext in line 10 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="19" property="RW"/>
				<Member name="tt09_enf1" description="Control of teletext in line 9 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="18" property="RW"/>
				<Member name="tt08_enf1" description="Control of teletext in line 8 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="17" property="RW"/>
				<Member name="tt07_enf1" description="Control of teletext in line 7 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="16" property="RW"/>
				<Member name="tt22_enf2" description="Control of teletext in line 22 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="15" property="RW"/>
				<Member name="tt21_enf2" description="Control of teletext in line 21 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" property="RW"/>
				<Member name="tt20_enf2" description="Control of teletext in line 20 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="13" property="RW"/>
				<Member name="tt19_enf2" description="Control of teletext in line 19 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" property="RW"/>
				<Member name="tt18_enf2" description="Control of teletext in line 18 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="11" property="RW"/>
				<Member name="tt17_enf2" description="Control of teletext in line 17 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" property="RW"/>
				<Member name="tt16_enf2" description="Control of teletext in line 16 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" property="RW"/>
				<Member name="tt15_enf2" description="Control of teletext in line 15 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="tt14_enf2" description="Control of teletext in line 14 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" property="RW"/>
				<Member name="tt13_enf2" description="Control of teletext in line 13 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" property="RW"/>
				<Member name="tt12_enf2" description="Control of teletext in line 12 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="tt11_enf2" description="Control of teletext in line 11 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="tt10_enf2" description="Control of teletext in line 10 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="tt09_enf2" description="Control of teletext in line 9 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="tt08_enf2" description="Control of teletext in line 8 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="tt07_enf2" description="Control of teletext in line 7 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0xC41C"/>
			</RegisterGroup>
			<RegisterGroup name="DATE1_COEFF8" description="DATE1_COEFF8 is a DATE1 teletext configuration register." value="0x00000000" startoffset="0xC420">
				<Member name="tt_staddr" description="Start address of the teletext data." range="31:0" property="RW"/>
				<Register offset="0xC420"/>
			</RegisterGroup>
			<RegisterGroup name="DATE1_COEFF9" description="DATE1_COEFF9 is a DATE1 teletext configuration register." value="0x00000000" startoffset="0xC424">
				<Member name="tt_edaddr" description="End address of the teletext data." range="31:0" property="RW"/>
				<Register offset="0xC424"/>
			</RegisterGroup>
			<RegisterGroup name="DATE1_COEFF10" description="DATE1_COEFF10 is a DATE1 teletext configuration register.&lt;B&gt;CAUTION&lt;/B&gt;The teletext function is supported in both 625-line mode and 525-line mode. The tt_mode bitis set to 01 in 625-line mode or 10 in 525-line mode.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0xC428">
				<Member name="tt_ready" description="When software sets related parameters through the bus, this bit is set to 1 and the teletext module starts to work.&lt;br&gt;When the teletext module completes data transfer, this bit is set to 0. The bit status can be queried through software for the next configuration." range="31" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="30:13" property="RW"/>
				<Member name="nabts_100ire" description="NABTS-NTSC data height.&lt;br&gt;0: 70 IRE&lt;br&gt;1: 100 IRE" range="12" property="RW"/>
				<Member name="full_page" description="Teletext data transmission mode.&lt;br&gt;0: normal mode. The teletext data is transmitted from the blanking line.&lt;br&gt;1: full page mode. The teletext data can also be transmitted from the active video region." range="11" property="RW"/>
				<Member name="tt_highest" description="Teletext priority control.&lt;br&gt;0: The teletext data has the highest priority.&lt;br&gt;1: The teletext data has the lowest priority." range="10" property="RW"/>
				<Member name="tt_mode" description="Teletext mode.&lt;br&gt;This field is set to 01 in 625-line mode, indicating WST-PAL.&lt;br&gt;This field is set to 10 in 525-line mode, indicating NABTS-NTSC." range="9:8" property="RW"/>
				<Member name="tt_pktoff" description="Offset address of the teletext packet." range="7:0" property="RW"/>
				<Register offset="0xC428"/>
			</RegisterGroup>
			<RegisterGroup name="DATE1_COEFF11" description="DATE1_COEFF11 is a DATE1 closed caption configuration register." value="0x00000000" startoffset="0xC42C">
				<Member name="reserved" description="Reserved." range="31:22" property="RW"/>
				<Member name="cc_enf1" description="Closed caption odd field enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="21" property="RW"/>
				<Member name="cc_enf2" description="Closed caption even field enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="20" property="RW"/>
				<Member name="date_clf1" description="Configuration line of the closed caption odd field." range="19:10" property="RW"/>
				<Member name="date_clf2" description="Configuration line of the closed caption even field." range="9:0" property="RW"/>
				<Register offset="0xC42C"/>
			</RegisterGroup>
			<RegisterGroup name="DATE1_COEFF12" description="DATE1_COEFF12 is a DATE1 closed caption configuration register." value="0x00000000" startoffset="0xC430">
				<Member name="cc_f1data" description="Data of the closed caption odd field." range="31:16" property="RW"/>
				<Member name="cc_f2data" description="Data of the closed caption even field." range="15:0" property="RW"/>
				<Register offset="0xC430"/>
			</RegisterGroup>
			<RegisterGroup name="DATE1_COEFF13" description="DATE1_COEFF13 is a DATE1 CGMS configuration register." value="0x00000000" startoffset="0xC434">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:22" property="RW"/>
				<Member name="cg_enf1" description="CGMS odd field enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="21" property="RW"/>
				<Member name="cg_enf2" description="CGMS even field enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="20" property="RW"/>
				<Member name="cg_f1data" description="Data of the CGMS odd field." range="19:0" property="RW"/>
				<Register offset="0xC434"/>
			</RegisterGroup>
			<RegisterGroup name="DATE1_COEFF14" description="DATE1_COEFF14 is a DATE1 CGMS configuration register." value="0x00000000" startoffset="0xC438">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:20" property="RW"/>
				<Member name="cg_f2data" description="Data of the CGMS even field." range="19:0" property="RW"/>
				<Register offset="0xC438"/>
			</RegisterGroup>
			<RegisterGroup name="DATE1_COEFF15" description="DATE1_COEFF15 is a DATE1 WSS configuration register.&lt;B&gt;CAUTION&lt;/B&gt;The WSS is available only in 625-line mode and is fixed at line 23.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0xC43C">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:15" property="RW"/>
				<Member name="wss_en" description="WSS enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" property="RW"/>
				<Member name="wss_data" description="WSS data." range="13:0" property="RW"/>
				<Register offset="0xC43C"/>
			</RegisterGroup>
			<RegisterGroup name="DATE1_COEFF16" description="DATE1_COEFF16 is a DATE1 VPS configuration register." value="0x00000000" startoffset="0xC440">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:25" property="RW"/>
				<Member name="vps_en" description="VPS enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="24" property="RW"/>
				<Member name="vps_data" description="VPS data from bit 23 to bit 0. Bit 0 is the LSB." range="23:0" property="RW"/>
				<Register offset="0xC440"/>
			</RegisterGroup>
			<RegisterGroup name="DATE1_COEFF17" description="DATE1_COEFF17 is a DATE1 VPS configuration register." value="0x00000000" startoffset="0xC444">
				<Member name="vps_data" description="VPS data from bit 55 to bit 24. Bit 0 is the LSB." range="31:0" property="RW"/>
				<Register offset="0xC444"/>
			</RegisterGroup>
			<RegisterGroup name="DATE1_COEFF18" description="DATE1_COEFF18 is a DATE1 VPS configuration register." value="0x00000000" startoffset="0xC448">
				<Member name="vps_data" description="VPS data from bit 87 to bit 56. Bit 0 is the LSB." range="31:0" property="RW"/>
				<Register offset="0xC448"/>
			</RegisterGroup>
			<RegisterGroup name="DATE1_COEFF19" description="DATE1_COEFF19 is a DATE1 VPS configuration register.&lt;B&gt;CAUTION&lt;/B&gt;The VPS is available only in 625-line mode and is fixed at line 16.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0xC44C">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:16" property="RW"/>
				<Member name="vps_data" description="VPS data from bit 103 to bit 88. Bit 0 is the LSB." range="15:0" property="RW"/>
				<Register offset="0xC44C"/>
			</RegisterGroup>
			<RegisterGroup name="DATE1_COEFF20" description="DATE1_COEFF20 is a DATE1 teletext configuration register." value="0x00000000" startoffset="0xC450">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:3" property="RW"/>
				<Member name="tt06_enf1" description="Control of teletext in line 6 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="tt06_enf2" description="Control of teletext in line 6 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="tt05_enf2" description="Control of teletext in line 5 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0xC450"/>
			</RegisterGroup>
			<RegisterGroup name="DATE1_COEFF21" description="DATE1_COEFF21 is the DATE1 output matrix control register." value="0x00651432" startoffset="0xC454">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:23" property="RW"/>
				<Member name="dac5_in_sel" description="DAC5 output mode select.&lt;br&gt;000: 0&lt;br&gt;001: CVBS&lt;br&gt;010: G/Y&lt;br&gt;011: B/Pb&lt;br&gt;100: R/Pr&lt;br&gt;101: svideo_y&lt;br&gt;110: svideo_c&lt;br&gt;111: 0" range="22:20" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="19" property="-"/>
				<Member name="dac4_in_sel" description="DAC4 output mode select.&lt;br&gt;000: 0&lt;br&gt;001: CVBS&lt;br&gt;010: G/Y&lt;br&gt;011: B/Pb&lt;br&gt;100: R/Pr&lt;br&gt;101: svideo_y&lt;br&gt;110: svideo_c&lt;br&gt;111: 0" range="18:16" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="15" property="-"/>
				<Member name="dac3_in_sel" description="DAC3 output mode select.&lt;br&gt;000: 0&lt;br&gt;001: CVBS&lt;br&gt;010: G/Y&lt;br&gt;011: B/Pb&lt;br&gt;100: R/Pr&lt;br&gt;101: svideo_y&lt;br&gt;110: svideo_c&lt;br&gt;111: 0" range="14:12" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="11" property="-"/>
				<Member name="dac2_in_sel" description="DAC2 output mode select.&lt;br&gt;000: 0&lt;br&gt;001: CVBS&lt;br&gt;010: G/Y&lt;br&gt;011: B/Pb&lt;br&gt;100: R/Pr&lt;br&gt;101: svideo_y&lt;br&gt;110: svideo_c&lt;br&gt;111: 0" range="10:8" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="7" property="-"/>
				<Member name="dac1_in_sel" description="DAC1 output mode select.&lt;br&gt;000: 0&lt;br&gt;001: CVBS&lt;br&gt;010: G/Y&lt;br&gt;011: B/Pb&lt;br&gt;100: R/Pr&lt;br&gt;101: svideo_y&lt;br&gt;110: svideo_c&lt;br&gt;111: 0" range="6:4" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="3" property="-"/>
				<Member name="dac0_in_sel" description="DAC0 output mode select.&lt;br&gt;000: 0&lt;br&gt;001: CVBS&lt;br&gt;010: G/Y&lt;br&gt;011: B/Pb&lt;br&gt;100: R/Pr&lt;br&gt;101: svideo_y&lt;br&gt;110: svideo_c&lt;br&gt;111: 0" range="2:0" property="RW"/>
				<Register offset="0xC454"/>
			</RegisterGroup>
			<RegisterGroup name="DATE1_COEFF22" description="DATE1_COEFF22 is the DATE1 DTO initial phase configuration register." value="0x00000000" startoffset="0xC458">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:11" property="RW"/>
				<Member name="video_phase_delta" description="DTO initial phase." range="10:0" property="RW"/>
				<Register offset="0xC458"/>
			</RegisterGroup>
			<RegisterGroup name="DATE1_COEFF23" description="DATE1_COEFF23 is the DATE1 video output delay configuration register." value="0x00654321" startoffset="0xC45C">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:23" property="RW"/>
				<Member name="dac5_out_dly" description="DAC5 output delay cycle.&lt;br&gt;The value is in the unit of a 54 MHz clock cycle and the value n indicates n delay cycles." range="22:20" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="19" property="-"/>
				<Member name="dac4_out_dly" description="DAC4 output delay cycle.&lt;br&gt;The value is in the unit of a 54 MHz clock cycle and the value n indicates n delay cycles." range="18:16" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="15" property="-"/>
				<Member name="dac3_out_dly" description="DAC3 output delay cycle.&lt;br&gt;The value is in the unit of a 54 MHz clock cycle and the value n indicates n delay cycles." range="14:12" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="11" property="-"/>
				<Member name="dac2_out_dly" description="DAC2 output delay cycle.&lt;br&gt;The value is in the unit of a 54 MHz clock cycle and the value n indicates n delay cycles." range="10:8" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="7" property="-"/>
				<Member name="dac1_out_dly" description="DAC1 output delay cycle.&lt;br&gt;The value is in the unit of a 54 MHz clock cycle and the value n indicates n delay cycles." range="6:4" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="3" property="-"/>
				<Member name="dac0_out_dly" description="DAC0 output delay cycle.&lt;br&gt;The value is in the unit of a 54 MHz clock cycle and the value n indicates n delay cycles." range="2:0" property="RW"/>
				<Register offset="0xC45C"/>
			</RegisterGroup>
			<RegisterGroup name="DATE1_ISRMASK" description="DATE1_ISRMASK is the DATE1 interrupt mask register." value="0x00000000" startoffset="0xC480">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:1" property="RW"/>
				<Member name="tt_mask" description="Teletext interrupt mask.&lt;br&gt;0: enabled&lt;br&gt;1: masked" range="0" property="RW"/>
				<Register offset="0xC480"/>
			</RegisterGroup>
			<RegisterGroup name="DATE1_ISRSTATE" description="DATE1_ISRSTATE is the DATE1 interrupt status register." value="0x00000000" startoffset="0xC484">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:1" property="RW"/>
				<Member name="tt_status" description="Teletext interrupt flag.&lt;br&gt;After the DATE module reads all the teletext data, the bit is set to 1. Writing 1 to this bit clears this bit." range="0" property="W1C"/>
				<Register offset="0xC484"/>
			</RegisterGroup>
			<RegisterGroup name="DATE1_ISR" description="DATE1_ISR is the DATE1 interrupt register." value="0x00000000" startoffset="0xC488">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:1" property="RW"/>
				<Member name="tt_int" description="Teletext interrupt. It is the interrupt status after tt_status is masked by tt_mask.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RW"/>
				<Register offset="0xC488"/>
			</RegisterGroup>
			<RegisterGroup name="DATE1_VERSION" description="DATE1_VERSION is the DATE1 version register." value="0x00000024" startoffset="0xC490">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:0" property="RW"/>
				<Register offset="0xC490"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_DACDET1" description="DATE_DACDET1 is VDAC detection register 1." value="0x000D0303" startoffset="0xC4AC">
				<Member name="reserved" description="Reserved." range="31:26" property="RW"/>
				<Member name="det_line" description="Line where the detected level is located. The line must be in the vertical blanking region but not in the pre- and post-equalization region and field sync field. This field indicates the number of line after the field sync region where the detected level is located." range="25:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" property="RW"/>
				<Member name="vdac_det_high" description="Detected level." range="9:0" property="RW"/>
				<Register offset="0xC4AC"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_DACDET2" description="DATE_DACDET2 is VDAC detection register 2." value="0x00300118" startoffset="0xC4B0">
				<Member name="vdac_det_en" description="VDAC automatic detection enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:27" property="RW"/>
				<Member name="det_pixel_wid" description="Number of clock cycles during which the detected level lasts. The clock is 27 MHz." range="26:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:11" property="RW"/>
				<Member name="det_pixel_sta" description="Pixel start position in a line. It must be in the horizontal blanking region but not in the chrominance sub-carrier region. This field indicates the number of pixel after the line sync region." range="10:0" property="RW"/>
				<Register offset="0xC4B0"/>
			</RegisterGroup>
			<RegisterGroup name="VOCTRL" description="VOCTRL is a VO control register." value="0x00000000" startoffset="0xCE00">
				<Member name="vo_ck_gt_en" description="Clock gating enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="-"/>
				<Member name="vo_id_sel" description="VOU read ID select.&lt;br&gt;0: 0&lt;br&gt;1: 1" range="30" property="RW"/>
				<Member name="reserved" description="Reserved." range="29:28" property="-"/>
				<Member name="awid_cfg" description="ID written by the AXI bus." range="27:24" property="RW"/>
				<Member name="reserved" description="Reserved." range="23:22" property="-"/>
				<Member name="bus_dbg_en" description="Bus debugging enable.&lt;br&gt;00: normal mode&lt;br&gt;01: read-write loopback mode for bus test&lt;br&gt;10: write loopback mode for bus test&lt;br&gt;Other values: reserved" range="21:20" property="RW"/>
				<Member name="outstd_wid0" description="Outstanding of the AXI bus write channel." range="19:16" property="RW"/>
				<Member name="arid_cfg1" description="ID1 of the AXI bus read channel." range="15:12" property="RW"/>
				<Member name="outstd_rid0" description="ID0 of the AXI bus read channel." range="11:8" property="RW"/>
				<Member name="outstd_rid1" description="Outstanding of the AXI bus read channel." range="7:4" property="RW"/>
				<Member name="arb_mode" description="Arbitration mode of requesting data for each internal surface bus of the VOU.&lt;br&gt;0000: The polling mode is used.&lt;br&gt;0001: The graphics layer takes priority.&lt;br&gt;Other values: reserved" range="3:0" property="RW"/>
				<Register offset="0xCE00"/>
			</RegisterGroup>
			<RegisterGroup name="VOINTSTA" description="VOINTSTA is a VO interrupt status register. It is a read-only register." value="0x00000000" startoffset="0xCE04">
				<Member name="be_int" description="Bus error interrupt (AXI_Master).&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="31" property="RO"/>
				<Member name="reserved" description="Reserved." range="30" property="RO"/>
				<Member name="vdac_int" description="VDAC connection interrupt." range="29" property="RO"/>
				<Member name="reserved" description="Reserved." range="28:24" property="RO"/>
				<Member name="g3rr_int" description="G3 register update interrupt." range="23" property="RO"/>
				<Member name="reserved" description="Reserved." range="22:21" property="RO"/>
				<Member name="vsd1rr_int" description="VSD1 register update interrupt." range="20" property="RO"/>
				<Member name="reserved" description="Reserved." range="19:4" property="RO"/>
				<Member name="dsduf_int" description="DSD low-bandwidth alarm interrupt." range="3" property="RO"/>
				<Member name="reserved" description="Reserved." range="2" property="RO"/>
				<Member name="dsdvtthd1_int" description="DSD1 vertical timing interrupt." range="1" property="RO"/>
				<Member name="reserved" description="Reserved." range="0" property="RO"/>
				<Register offset="0xCE04"/>
			</RegisterGroup>
			<RegisterGroup name="VOMSKINTSTA" description="VOMSKINTSTA is a VO masked interrupt status register. Writing 1 clears this register." value="0x00000000" startoffset="0xCE08">
				<Member name="be_int" description="Bus error interrupt (AXI_Master).&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="31" property="RO"/>
				<Member name="reserved" description="Reserved." range="30" property="RO"/>
				<Member name="vdac_int" description="VDAC connection interrupt." range="29" property="RO"/>
				<Member name="reserved" description="Reserved." range="28:24" property="RO"/>
				<Member name="g3rr_int" description="G3 register update interrupt." range="23" property="RO"/>
				<Member name="reserved" description="Reserved." range="22:21" property="RO"/>
				<Member name="vsd1rr_int" description="VSD1 register update interrupt." range="20" property="RO"/>
				<Member name="reserved" description="Reserved." range="19:4" property="RO"/>
				<Member name="dsduf_int" description="DSD low-bandwidth alarm interrupt." range="3" property="RO"/>
				<Member name="reserved" description="Reserved." range="2" property="RO"/>
				<Member name="dsdvtthd1_int" description="DSD1 vertical timing interrupt." range="1" property="RO"/>
				<Member name="reserved" description="Reserved." range="0" property="RO"/>
				<Register offset="0xCE08"/>
			</RegisterGroup>
			<RegisterGroup name="VOINTMSK" description="VOINTMSK is a VDP interrupt mask register. It corresponds to VOINTSTA. When thecorresponding bit is set to 1, the interrupt is enabled; when the corresponding bit is set to 0,the interrupt is masked." value="0x00000000" startoffset="0xCE0C">
				<Member name="be_intmask" description="Bus error interrupt (AXI_Master).&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="31" property="RO"/>
				<Member name="reserved" description="Reserved." range="30" property="RO"/>
				<Member name="vdac_ic_int" description="VDAC connection interrupt." range="29" property="RO"/>
				<Member name="reserved" description="Reserved." range="28:24" property="RO"/>
				<Member name="g3rr_intmsk" description="G3 register update interrupt." range="23" property="RO"/>
				<Member name="reserved" description="Reserved." range="22:21" property="RO"/>
				<Member name="vsd1rr_intmask" description="VSD1 register update interrupt." range="20" property="RO"/>
				<Member name="reserved" description="Reserved." range="19:4" property="RO"/>
				<Member name="dsduf_intmask" description="DSD low-bandwidth alarm interrupt." range="3" property="RO"/>
				<Member name="reserved" description="Reserved." range="2" property="RO"/>
				<Member name="dsdvtthd1_intmask" description="DSD1 vertical timing interrupt." range="1" property="RO"/>
				<Member name="reserved" description="Reserved." range="0" property="RO"/>
				<Register offset="0xCE0C"/>
			</RegisterGroup>
			<RegisterGroup name="VOUVERSION1" description="VOUVERSION1 is VDP version register 1." value="0x76756F76" startoffset="0xCE10">
				<Member name="vouversion0" description="VDP version." range="31:0" property="RO"/>
				<Register offset="0xCE10"/>
			</RegisterGroup>
			<RegisterGroup name="VOUVERSION2" description="VOUVERSION2 is VDP version register 2." value="0x30303134" startoffset="0xCE14">
				<Member name="vouversion1" description="VDP version." range="31:0" property="RO"/>
				<Register offset="0xCE14"/>
			</RegisterGroup>
			<RegisterGroup name="VOMUX" description="VOMUX is a VO interface multiplexing register." value="0x0004001B" startoffset="0xCE1C">
				<Member name="reserved" description="Reserved." range="31:24" property="RW"/>
				<Member name="bt1120_sel_yc" description="BT.1120 Y/C position select.&lt;br&gt;0: The upper eight bits are used to transmit the Y component, and the lower eight bits are used to transmit the C component.&lt;br&gt;1: The upper eight bits are used to transmit the C component, and the lower eight bits are used to transmit the Y component." range="23" property="RW"/>
				<Member name="reserved" description="Reserved." range="22:0" property="-"/>
				<Register offset="0xCE1C"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="VICAP" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x20580000"/>
			<RegisterGroup name="WK_MODE" description="WK_MODE is a global working configuration register." value="0x00000000" startoffset="0x0000">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="power_mode" description="Clock mode.&lt;br&gt;0: The low-power mode is disabled.&lt;br&gt;1: The low-power mode is enabled." range="0" property="RW"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="AXI_CFG" description="AXI_CFG is a bus configuration register." value="0x00000000" startoffset="0x0010">
				<Member name="reserved" description="Reserved." range="31:4" property="-"/>
				<Member name="m0_otd" description="Number of outstandings.&lt;br&gt;The value range is 1?4." range="3:0" property="RW"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="PT_SEL" description="PT_SEL is a port input select register." value="0x00000000" startoffset="0x0020">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="pt0_sel" description="Port input select.&lt;br&gt;0: external input&lt;br&gt;1: colorbar" range="0" property="RW"/>
				<Register offset="0x0020"/>
			</RegisterGroup>
			<RegisterGroup name="CH_SEL" description="CH_SEL is a channel input select register." value="0x00000000" startoffset="0x0030">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="ch0_sel" description="Channel input select.&lt;br&gt;0: ISP bypass&lt;br&gt;1: input from the ISP" range="0" property="RW"/>
				<Register offset="0x0030"/>
			</RegisterGroup>
			<RegisterGroup name="APB_TIMEOUT" description="APB_TIMEOUT is an APB timeout register." value="0x80000100" startoffset="0x00E0">
				<Member name="enable" description="Timeout enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:16" property="-"/>
				<Member name="timeout" description="Timeout threshold. The unit is APB clock." range="15:0" property="RW"/>
				<Register offset="0x00E0"/>
			</RegisterGroup>
			<RegisterGroup name="VICAP_INT" description="VICAP_INT is an interrupt indicator register." value="0x00000000" startoffset="0x00F0">
				<Member name="reserved" description="Reserved." range="31:25" property="-"/>
				<Member name="int_isp" description="ISP interrupt indicator.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="24" property="RO"/>
				<Member name="reserved" description="Reserved." range="23:17" property="-"/>
				<Member name="int_pt0" description="Port 0 interrupt indicator.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="16" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:1" property="-"/>
				<Member name="int_ch0" description="Channel 0 interrupt indicator.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RO"/>
				<Register offset="0x00F0"/>
			</RegisterGroup>
			<RegisterGroup name="VICAP_INT_MASK" description="VICAP_INT_MASK is an interrupt indicator register." value="0x01010001" startoffset="0x00F8">
				<Member name="reserved" description="Reserved." range="31:25" property="-"/>
				<Member name="int_isp_en" description="ISP interrupt enable.&lt;br&gt;0: masked&lt;br&gt;1: enabled" range="24" property="RW"/>
				<Member name="reserved" description="Reserved." range="23:17" property="-"/>
				<Member name="int_pt0_en" description="Port 0 interrupt enable.&lt;br&gt;0: masked&lt;br&gt;1: enabled" range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:1" property="-"/>
				<Member name="int_ch0_en" description="Channel 0 interrupt enable.&lt;br&gt;0: masked&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x00F8"/>
			</RegisterGroup>
			<RegisterGroup name="PT_INTF_MOD" description="PT_INTF_MOD is a port mode register." value="0x00000000" startoffset="0x0100">
				<Member name="enable" description="Port enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:1" property="-"/>
				<Member name="mode" description="Timing mode.&lt;br&gt;0: external synchronization&lt;br&gt;1: BT.656" range="0" property="RW"/>
				<Register offset="0x0100"/>
			</RegisterGroup>
			<RegisterGroup name="PT_OFFSET0" description="PT_OFFSET0 is component 0 offset register." value="0xFFF00000" startoffset="0x0110">
				<Member name="mask" description="Component 0 mask." range="31:16" property="RW"/>
				<Member name="rev" description="Whether the data line is reversed.&lt;br&gt;0: no&lt;br&gt;1: yes" range="15" property="RW"/>
				<Member name="reserved" description="Reserved." range="14:6" property="-"/>
				<Member name="offset" description="Component 0 offset." range="5:0" property="RW"/>
				<Register offset="0x0110"/>
			</RegisterGroup>
			<RegisterGroup name="PT_OFFSET1" description="PT_OFFSET1 is component 1 offset register." value="0xFFF00010" startoffset="0x0114">
				<Member name="mask" description="Component 1 mask." range="31:16" property="RW"/>
				<Member name="rev" description="Whether the data line is reversed.&lt;br&gt;0: no&lt;br&gt;1: yes" range="15" property="RW"/>
				<Member name="reserved" description="Reserved." range="14:6" property="-"/>
				<Member name="offset" description="Component 1 offset." range="5:0" property="RW"/>
				<Register offset="0x0114"/>
			</RegisterGroup>
			<RegisterGroup name="PT_OFFSET2" description="PT_OFFSET2 is component 2 offset register." value="0xFFF00020" startoffset="0x0118">
				<Member name="mask" description="Component 2 mask." range="31:16" property="RW"/>
				<Member name="rev" description="Whether the data line is reversed.&lt;br&gt;0: no&lt;br&gt;1: yes" range="15" property="RW"/>
				<Member name="reserved" description="Reserved." range="14:6" property="-"/>
				<Member name="offset" description="Component 2 offset." range="5:0" property="RW"/>
				<Register offset="0x0118"/>
			</RegisterGroup>
			<RegisterGroup name="PT_BT656_CFG" description="PT_BT656_CFG is a BT.656 configuration register." value="0x00000303" startoffset="0x0120">
				<Member name="enable" description="BT.656 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:11" property="-"/>
				<Member name="field_inv" description="Field reverse control.&lt;br&gt;0: not reversed&lt;br&gt;1: reversed" range="10" property="RW"/>
				<Member name="vsync_inv" description="vsync reverse control.&lt;br&gt;0: not reversed&lt;br&gt;1: reversed" range="9" property="RW"/>
				<Member name="hsync_inv" description="hsync reverse control.&lt;br&gt;0: not reversed&lt;br&gt;1: reversed" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:4" property="-"/>
				<Member name="mode" description="Mode select.&lt;br&gt;mode[0]&lt;br&gt;0: hsync is not an active signal.&lt;br&gt;1: hsync is an active signal.&lt;br&gt;mode[1]&lt;br&gt;0: The hsync output is active low.&lt;br&gt;1: The hsync output is active high.&lt;br&gt;mode[3:2]&lt;br&gt;00: Component 0 is parsed.&lt;br&gt;01: Component 1 is parsed.&lt;br&gt;10: Component 2 is parsed.&lt;br&gt;11: reserved" range="3:0" property="RW"/>
				<Register offset="0x0120"/>
			</RegisterGroup>
			<RegisterGroup name="PT_UNIFY_TIMING_CFG" description="PT_UNIFY_TIMING_CFG is a timing configuration register." value="0x00082801" startoffset="0x0130">
				<Member name="reserved" description="Reserved." range="31:27" property="-"/>
				<Member name="field_inv" description="Field reverse (level-1 processing for field).&lt;br&gt;0: not reversed&lt;br&gt;1: reversed" range="26" property="RW"/>
				<Member name="field_sel" description="Field source select (level-0 processing for field).&lt;br&gt;00: input field&lt;br&gt;01: input vsync&lt;br&gt;10: detected based on the relationship between vsync and hsync&lt;br&gt;11: 0" range="25:24" property="RW"/>
				<Member name="reserved" description="Reserved." range="23:21" property="-"/>
				<Member name="vsync_mode" description="vsync processing mode (level-2 processing for vsync).&lt;br&gt;00: No operation is performed.&lt;br&gt;01: Pulses are generated based on the rising edge.&lt;br&gt;10: Pulses are generated based on the rising and falling edge.&lt;br&gt;11: reserved" range="20:19" property="RW"/>
				<Member name="vsync_inv" description="vsync reverse (level-1 processing for vsync).&lt;br&gt;0: not reversed&lt;br&gt;1: reversed" range="18" property="RW"/>
				<Member name="vsync_sel" description="vsync source select (level-0 processing for vsync).&lt;br&gt;00: input vsync&lt;br&gt;01: input field&lt;br&gt;10: 0&lt;br&gt;11: reserved" range="17:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15" property="-"/>
				<Member name="hsync_mode" description="hsync processing mode (level-3 processing for hsync).&lt;br&gt;0: No operation is performed.&lt;br&gt;1: Pulses are generated based on the rising edge." range="14:13" property="RW"/>
				<Member name="hsync_and" description="Whether hsync is calculated with the level-1 processing result of vsync (level-2 processing for hsync).&lt;br&gt;00: no operation&lt;br&gt;01: AND&lt;br&gt;10: exclusive OR&lt;br&gt;11: reserved" range="12:11" property="RW"/>
				<Member name="hsync_inv" description="hsync reverse (level-1 processing for hsync).&lt;br&gt;0: not reversed&lt;br&gt;1: reversed" range="10" property="RW"/>
				<Member name="hsync_sel" description="hsync source select (level-0 processing for hsync).&lt;br&gt;00: input vsync&lt;br&gt;01: input de&lt;br&gt;10: 0&lt;br&gt;11: reserved" range="9:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:3" property="-"/>
				<Member name="de_inv" description="de reverse (level-1 processing for de).&lt;br&gt;0: not reversed&lt;br&gt;1: reversed" range="2" property="RW"/>
				<Member name="de_sel" description="de source select (level-0 processing for de).&lt;br&gt;00: input de&lt;br&gt;01: level-2 processing result of hsync&lt;br&gt;10: 1&lt;br&gt;11: 0" range="1:0" property="RW"/>
				<Register offset="0x0130"/>
			</RegisterGroup>
			<RegisterGroup name="PT_GEN_TIMING_CFG" description="PT_GEN_TIMING_CFG is a timing restoration module configuration register." value="0x00000000" startoffset="0x0134">
				<Member name="enable" description="Timing restoration enable. Timings are resorted based on timing parameters.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:3" property="-"/>
				<Member name="vsync_mode" description="vsync restore.&lt;br&gt;0: not restored&lt;br&gt;1: restored" range="2" property="RW"/>
				<Member name="hsync_mode" description="hsync restore.&lt;br&gt;0: not restored&lt;br&gt;1: restored" range="1" property="RW"/>
				<Member name="reserved" description="Reserved." range="0" property="-"/>
				<Register offset="0x0134"/>
			</RegisterGroup>
			<RegisterGroup name="PT_UNIFY_DATA_CFG" description="PT_UNIFY_DATA_CFG is a data configuration register." value="0x00000000" startoffset="0x0140">
				<Member name="enable" description="Data separation enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:4" property="-"/>
				<Member name="uv_seq" description="CbCr sequence.&lt;br&gt;0: CbCr&lt;br&gt;1: CrCb" range="3" property="RW"/>
				<Member name="yc_seq" description="YC sequence.&lt;br&gt;0: CY&lt;br&gt;1: YC" range="2" property="RW"/>
				<Member name="comp_num" description="Data component select.&lt;br&gt;00: component 1&lt;br&gt;01: component 2&lt;br&gt;10: component 3&lt;br&gt;11: reserved" range="1:0" property="RW"/>
				<Register offset="0x0140"/>
			</RegisterGroup>
			<RegisterGroup name="PT_GEN_DATA_CFG" description="PT_GEN_DATA_CFG is a data generation module configuration register." value="0x000000E9" startoffset="0x0144">
				<Member name="enable" description="Timing restoration enable. Timings are resorted based on timing parameters.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:8" property="-"/>
				<Member name="data2_move" description="Data 2 increment.&lt;br&gt;0: no increment&lt;br&gt;1: increment" range="7" property="RW"/>
				<Member name="data1_move" description="Data 1 increment.&lt;br&gt;0: no increment&lt;br&gt;1: increment" range="6" property="RW"/>
				<Member name="data0_move" description="Data 0 increment.&lt;br&gt;0: no increment&lt;br&gt;1: increment" range="5" property="RW"/>
				<Member name="vsync_reset" description="Data reset for the vsync signal.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="hsync_reset" description="Data reset for the hsync signal.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="3" property="RW"/>
				<Member name="vsync_move" description="Data increment for the vsync signal.&lt;br&gt;0: no increment&lt;br&gt;1: increment" range="2" property="RW"/>
				<Member name="hsync_move" description="Data increment for the hsync signal.&lt;br&gt;0: no increment&lt;br&gt;1: increment" range="1" property="RW"/>
				<Member name="de_move" description="Data increment for the de signal.&lt;br&gt;0: no increment&lt;br&gt;1: increment" range="0" property="RW"/>
				<Register offset="0x0144"/>
			</RegisterGroup>
			<RegisterGroup name="PT_GEN_DATA_COEF" description="PT_GEN_DATA_COEF is a data generation module coefficient register." value="0x01000100" startoffset="0x0148">
				<Member name="inc_frame" description="Pixel incremental value between frames. The incremental value is accumulated in the upper eight bits of data." range="31:24" property="RW"/>
				<Member name="step_frame" description="Pixel value increment interval between frames. The configured value is the actual value minus 1. The value 0 indicates that the pixel value is incremented in each frame." range="23:16" property="RW"/>
				<Member name="inc_space" description="Data pixel incremental value. The incremental value is accumulated in the upper 10 bits of data." range="15:8" property="RW"/>
				<Member name="step_space" description="Pixel increment interval between pixels. The value 0 indicates that the pixel value is incremented for each pixel." range="7:0" property="RW"/>
				<Register offset="0x0148"/>
			</RegisterGroup>
			<RegisterGroup name="PT_GEN_DATA_INIT" description="PT_GEN_DATA_INIT is a data generation module initial value register." value="0x00000000" startoffset="0x014C">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="data2" description="Initial V/B value." range="23:16" property="RW"/>
				<Member name="data1" description="Initial U/G value." range="15:8" property="RW"/>
				<Member name="data0" description="Initial Y/R value." range="7:0" property="RW"/>
				<Register offset="0x014C"/>
			</RegisterGroup>
			<RegisterGroup name="PT_YUV444_CFG" description="PT_YUV444_CFG is a YUV444 configuration register." value="0x00000000" startoffset="0x0150">
				<Member name="enable" description="YUV enable. YUV422 signals are converted into YUV444 signals.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:0" property="-"/>
				<Register offset="0x0150"/>
			</RegisterGroup>
			<RegisterGroup name="PT_FSTART_DLY" description="PT_FSTART_DLY is a port fstart interrupt delay register." value="0x00000000" startoffset="0x0160">
				<Member name="fstart_dly" description="Delay time. Its unit is port clock." range="31:0" property="RW"/>
				<Register offset="0x0160"/>
			</RegisterGroup>
			<RegisterGroup name="PT_INTF_HFB" description="PT_INTF_HFB is a horizontal front blanking width register." value="0x00000010" startoffset="0x0180">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="hfb" description="Horizontal front blanking width." range="15:0" property="RW"/>
				<Register offset="0x0180"/>
			</RegisterGroup>
			<RegisterGroup name="PT_INTF_HACT" description="PT_INTF_HACT is a horizontal active width register." value="0x00000010" startoffset="0x0184">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="hact" description="Horizontal active width. Its unit is clock cycle." range="15:0" property="RW"/>
				<Register offset="0x0184"/>
			</RegisterGroup>
			<RegisterGroup name="PT_INTF_HBB" description="PT_INTF_HBB is a horizontal back blanking width register." value="0x00000010" startoffset="0x0188">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="hbb" description="Horizontal back blanking width." range="15:0" property="RW"/>
				<Register offset="0x0188"/>
			</RegisterGroup>
			<RegisterGroup name="PT_INTF_VFB" description="PT_INTF_VFB is a vertical front blanking width register." value="0x00000010" startoffset="0x018C">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="vfb" description="Vertical front blanking width." range="15:0" property="RW"/>
				<Register offset="0x018C"/>
			</RegisterGroup>
			<RegisterGroup name="PT_INTF_VACT" description="PT_INTF_VACT is a vertical active width register." value="0x00000010" startoffset="0x0190">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="vact" description="Vertical active width." range="15:0" property="RW"/>
				<Register offset="0x0190"/>
			</RegisterGroup>
			<RegisterGroup name="PT_INTF_VBB" description="PT_INTF_VBB is a vertical back blanking width register." value="0x00000010" startoffset="0x0194">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="vbb" description="Vertical back blanking width." range="15:0" property="RW"/>
				<Register offset="0x0194"/>
			</RegisterGroup>
			<RegisterGroup name="PT_INTF_VBFB" description="PT_INTF_VBFB is a vertical bottom front blanking width register." value="0x00000010" startoffset="0x0198">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="vbfb" description="Vertical bottom front blanking width." range="15:0" property="RW"/>
				<Register offset="0x0198"/>
			</RegisterGroup>
			<RegisterGroup name="PT_INTF_VBACT" description="PT_INTF_VBACT is a vertical bottom active width register." value="0x00000010" startoffset="0x019C">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="vact" description="Vertical bottom active width." range="15:0" property="RW"/>
				<Register offset="0x019C"/>
			</RegisterGroup>
			<RegisterGroup name="PT_INTF_VBBB" description="PT_INTF_VBBB is a vertical bottom back blanking width register." value="0x00000010" startoffset="0x01A0">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="vbbb" description="Vertical bottom back blanking width." range="15:0" property="RW"/>
				<Register offset="0x01A0"/>
			</RegisterGroup>
			<RegisterGroup name="PT_FLASH_CFG" description="PT_FLASH_CFG is a camera flash configuration register." value="0x00000000" startoffset="0x01B0">
				<Member name="reserved" description="Reserved." range="31:19" property="-"/>
				<Member name="shutter_times" description="Shutter pulse times.&lt;br&gt;0: twice&lt;br&gt;1: once" range="18" property="RW"/>
				<Member name="shutter_phase" description="Shutter signal reverse.&lt;br&gt;0: not reversed&lt;br&gt;1: reversed" range="17" property="RW"/>
				<Member name="shutter_en" description="Shutter enable. This field is automatically cleared." range="16" property="WO"/>
				<Member name="reserved" description="Reserved." range="15:2" property="-"/>
				<Member name="flash_phase" description="Camera flash signal reverse.&lt;br&gt;0: not reversed&lt;br&gt;1: reversed" range="1" property="RW"/>
				<Member name="flash_en" description="Camera flash enable. This field is automatically cleared." range="0" property="WO"/>
				<Register offset="0x01B0"/>
			</RegisterGroup>
			<RegisterGroup name="PT_FLASH_CYC0" description="PT_FLASH_CYC0 is flash timing 0 width register." value="0x00000000" startoffset="0x01C0">
				<Member name="cyc" description="Duration of flash timing 0. Its unit is port clock. The configured value is the actual value minus 1." range="31:0" property="RW"/>
				<Register offset="0x01C0"/>
			</RegisterGroup>
			<RegisterGroup name="PT_FLASH_CYC1" description="PT_FLASH_CYC1 is flash timing 1 width register." value="0x00000000" startoffset="0x01C4">
				<Member name="cyc" description="Duration of flash timing 1. Its unit is port clock. The configured value is the actual value minus 1." range="31:0" property="RW"/>
				<Register offset="0x01C4"/>
			</RegisterGroup>
			<RegisterGroup name="PT_SHUTTER_CYC0" description="PT_SHUTTER_CYC0 is shutter timing 0 width register." value="0x00000000" startoffset="0x01D0">
				<Member name="cyc" description="Duration of shutter timing 0. Its unit is port clock. The configured value is the actual value minus 1." range="31:0" property="RW"/>
				<Register offset="0x01D0"/>
			</RegisterGroup>
			<RegisterGroup name="PT_SHUTTER_CYC1" description="PT_SHUTTER_CYC1 is shutter timing 1 width register." value="0x00000000" startoffset="0x01D4">
				<Member name="cyc" description="Duration of shutter timing 1. Its unit is port clock. The configured value is the actual value minus 1." range="31:0" property="RW"/>
				<Register offset="0x01D4"/>
			</RegisterGroup>
			<RegisterGroup name="PT_SHUTTER_CYC2" description="PT_SHUTTER_CYC2 is shutter timing 2 width register." value="0x00000000" startoffset="0x01D8">
				<Member name="cyc" description="Duration of shutter timing 2. Its unit is port clock. The configured value is the actual value minus 1." range="31:0" property="RW"/>
				<Register offset="0x01D8"/>
			</RegisterGroup>
			<RegisterGroup name="PT_SHUTTER_CYC3" description="PT_SHUTTER_CYC3 is shutter timing 3 width register." value="0x00000000" startoffset="0x01DC">
				<Member name="cyc" description="Duration of shutter timing 3. Its unit is port clock. The configured value is the actual value minus 1." range="31:0" property="RW"/>
				<Register offset="0x01DC"/>
			</RegisterGroup>
			<RegisterGroup name="PT_STATUS" description="PT_STATUS is a port status register." value="0x00000000" startoffset="0x01E0">
				<Member name="reserved" description="Reserved." range="31:4" property="-"/>
				<Member name="field" description="Field signal output over the port." range="3" property="RO"/>
				<Member name="vysnc" description="vysnc signal output over the port." range="2" property="RO"/>
				<Member name="hsync" description="hsync signal output over the port." range="1" property="RO"/>
				<Member name="de" description="de signal output over the port." range="0" property="RO"/>
				<Register offset="0x01E0"/>
			</RegisterGroup>
			<RegisterGroup name="PT_BT656_STATUS" description="PT_BT656_STATUS is a BT.656 status register." value="0x00000000" startoffset="0x01E4">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="seav" description="Synchronization code." range="15:8" property="RO"/>
				<Member name="reserved" description="Reserved." range="7:0" property="-"/>
				<Register offset="0x01E4"/>
			</RegisterGroup>
			<RegisterGroup name="PT_SIZE" description="PT_SIZE is an input size indicator register." value="0x00000000" startoffset="0x01EC">
				<Member name="height" description="Picture height. Its unit is pixel." range="31:16" property="RO"/>
				<Member name="width" description="Picture width. Its unit is pixel." range="15:0" property="RO"/>
				<Register offset="0x01EC"/>
			</RegisterGroup>
			<RegisterGroup name="PT_INT" description="PT_INT is a channel interrupt indicator register." value="0x00000000" startoffset="0x01F0">
				<Member name="reserved" description="Reserved." range="31:3" property="-"/>
				<Member name="height_err" description="Status of the picture height change interrupt. Writing 1 clears the status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" property="WC"/>
				<Member name="width_err" description="Status of the picture width change interrupt. Writing 1 clears the status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" property="WC"/>
				<Member name="fstart" description="Status of the field/frame start interrupt. Writing 1 clears the status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="WC"/>
				<Register offset="0x01F0"/>
			</RegisterGroup>
			<RegisterGroup name="PT_INT_MASK" description="PT_INT_MASK is a channel interrupt mask register." value="0x00000000" startoffset="0x01F8">
				<Member name="reserved" description="Reserved." range="31:3" property="-"/>
				<Member name="height_err_en" description="Picture height change interrupt enable.&lt;br&gt;0: masked&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="width_err_en" description="Picture width change interrupt enable.&lt;br&gt;0: masked&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="fstart_en" description="Frame/Field start interrupt enable.&lt;br&gt;0: masked&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x01F8"/>
			</RegisterGroup>
			<RegisterGroup name="CH_CTRL" description="CH_CTRL is a channel control register." value="0x00000000" startoffset="0x1000">
				<Member name="enable" description="Channel enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;0x1000–0x1FFF indicates the channel address range." range="31" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:0" property="-"/>
				<Register offset="0x1000"/>
			</RegisterGroup>
			<RegisterGroup name="CH_REG_NEWER" description="CH_REG_NEWER is a capture control register." value="0x00000000" startoffset="0x1004">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="reg_newer" description="Channel updated. This bit is automatically cleared when a frame is received." range="0" property="RW"/>
				<Register offset="0x1004"/>
			</RegisterGroup>
			<RegisterGroup name="CH_ADAPTER_CFG" description="CH_ADAPTER_CFG is a timing adaptation register." value="0x00000003" startoffset="0x1010">
				<Member name="reserved" description="Reserved." range="31:2" property="-"/>
				<Member name="vsync_mode" description="Delay processing for the vsync signal.&lt;br&gt;0: no delay&lt;br&gt;1: delay" range="1" property="RW"/>
				<Member name="hsync_mode" description="Delay processing for the hsync signal.&lt;br&gt;0: no delay&lt;br&gt;1: delay" range="0" property="RW"/>
				<Register offset="0x1010"/>
			</RegisterGroup>
			<RegisterGroup name="CH_PACK_Y_CFG" description="CH_PACK_Y_CFG is a Y component control register for the PACK module." value="0x00000008" startoffset="0x1080">
				<Member name="mode" description="PACK mode.&lt;br&gt;00: normal mode&lt;br&gt;11: mirror mode&lt;br&gt;Other values: reserved" range="31:30" property="RW"/>
				<Member name="reserved" description="Reserved." range="29:8" property="-"/>
				<Member name="bitw" description="Data bit width.&lt;br&gt;0x8: 8 bits&lt;br&gt;0xC: 12 bits&lt;br&gt;0x10: 16 bits&lt;br&gt;Other values: reserved" range="7:0" property="RW"/>
				<Register offset="0x1080"/>
			</RegisterGroup>
			<RegisterGroup name="CH_PACK_Y_WIDTH" description="CH_PACK_Y_WIDTH is a Y component input width register for the PACK module." value="0x000027FF" startoffset="0x1084">
				<Member name="reserved" description="Reserved." range="31:20" property="-"/>
				<Member name="width" description="Number of input bits of the PACK module.&lt;br&gt;The configured value is the actual value minus 1." range="19:0" property="RW"/>
				<Register offset="0x1084"/>
			</RegisterGroup>
			<RegisterGroup name="CH_PACK_C_CFG" description="CH_PACK_C_CFG is a C component control register for the PACK module." value="0x00000010" startoffset="0x1090">
				<Member name="mode" description="PACK mode.&lt;br&gt;00: normal mode&lt;br&gt;11: mirror mode&lt;br&gt;Other values: reserved" range="31:30" property="RW"/>
				<Member name="reserved" description="Reserved." range="29:8" property="-"/>
				<Member name="bitw" description="Data bit width.&lt;br&gt;0x10: 8 bits&lt;br&gt;Other values: reserved" range="7:0" property="RW"/>
				<Register offset="0x1090"/>
			</RegisterGroup>
			<RegisterGroup name="CH_PACK_C_WIDTH" description="CH_PACK_C_WIDTH is a C component input width register for the PACK module." value="0x000027FF" startoffset="0x1094">
				<Member name="reserved" description="Reserved." range="31:20" property="-"/>
				<Member name="width" description="Number of input bits of the PACK module.&lt;br&gt;The configured value is the actual value minus 1." range="19:0" property="RW"/>
				<Register offset="0x1094"/>
			</RegisterGroup>
			<RegisterGroup name="CH_DES_Y_CFG" description="CH_DES_Y_CFG is a Y component configuration register for the DES module." value="0x003F0800" startoffset="0x10B0">
				<Member name="buf_len" description="Buffer size of the DES module. Its unit is 128 bits and it must be an integral multiple of 16. The configured value is the actual value minus 1." range="31:16" property="RW"/>
				<Member name="dis" description="Minimum interval between two consecutive bus requests. Its unit is channel clock." range="15:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:2" property="-"/>
				<Member name="flip" description="Flip enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="mirror" description="Mirror enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x10B0"/>
			</RegisterGroup>
			<RegisterGroup name="CH_DES_Y_FADDR" description="CH_DES_Y_FADDR is a Y component storage base address register." value="0x00000000" startoffset="0x10B4">
				<Member name="faddr" description="Base address for storing the Y component in raw streams." range="31:0" property="RW"/>
				<Register offset="0x10B4"/>
			</RegisterGroup>
			<RegisterGroup name="CH_DES_Y_SIZE" description="CH_DES_Y_SIZE is a Y component storage size register." value="0x02CF004F" startoffset="0x10B8">
				<Member name="height" description="Y component output height. Its unit is line. The configured value is the actual value minus 1." range="31:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:12" property="-"/>
				<Member name="width" description="Y component output width. Its unit is 128 bits. The configured value is the actual value minus 1." range="11:0" property="RW"/>
				<Register offset="0x10B8"/>
			</RegisterGroup>
			<RegisterGroup name="CH_DES_Y_STRIDE" description="CH_DES_Y_STRIDE is a Y component stride register." value="0x00000500" startoffset="0x10BC">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="stride" description="Stride for storing the Y component. Its unit is byte." range="15:0" property="RW"/>
				<Register offset="0x10BC"/>
			</RegisterGroup>
			<RegisterGroup name="CH_DES_C_CFG" description="CH_DES_C_CFG is a C component configuration register for the DES module." value="0x003F0800" startoffset="0x10C0">
				<Member name="buf_len" description="Buffer size of the DES module. Its unit is 128 bits and it must be an integral multiple of 16. The configured value is the actual value minus 1." range="31:16" property="RW"/>
				<Member name="dis" description="Minimum interval between two consecutive bus requests. Its unit is channel clock." range="15:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:2" property="-"/>
				<Member name="flip" description="Flip enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="mirror" description="Mirror enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x10C0"/>
			</RegisterGroup>
			<RegisterGroup name="CH_DES_C_FADDR" description="CH_DES_C_FADDR is a C component storage base address register." value="0x00000000" startoffset="0x10C4">
				<Member name="faddr" description="Base address for storing the C component in raw streams." range="31:0" property="RW"/>
				<Register offset="0x10C4"/>
			</RegisterGroup>
			<RegisterGroup name="CH_DES_C_SIZE" description="CH_DES_C_SIZE is a C component storage size register." value="0x02CF004F" startoffset="0x10C8">
				<Member name="height" description="C component output height. Its unit is line. The configured value is the actual value minus 1." range="31:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:12" property="-"/>
				<Member name="width" description="C component output width. Its unit is 128 bits. The configured value is the actual value minus 1." range="11:0" property="RW"/>
				<Register offset="0x10C8"/>
			</RegisterGroup>
			<RegisterGroup name="CH_DES_C_STRIDE" description="CH_DES_C_STRIDE is a C component stride register." value="0x00000500" startoffset="0x10CC">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="stride" description="Stride for storing the C component. Its unit is byte." range="15:0" property="RW"/>
				<Register offset="0x10CC"/>
			</RegisterGroup>
			<RegisterGroup name="CH_INT" description="CH_INT is a channel raw interrupt register." value="0x00000000" startoffset="0x10F0">
				<Member name="reserved" description="Reserved." range="31:7" property="-"/>
				<Member name="bus_err_y" description="Status of the Y data channel bus error interrupt. Writing 1 clears the status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="6" property="WC"/>
				<Member name="bus_err_c" description="Status of the C data channel bus error interrupt. Writing 1 clears the status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" property="WC"/>
				<Member name="update_cfg" description="Status of the register update interrupt. Writing 1 clears the status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" property="WC"/>
				<Member name="field_throw" description="Status of the field/frame loss interrupt. Writing 1 clears the status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="3" property="WC"/>
				<Member name="buf_ovf" description="Status of the internal FIFO overflow error interrupt. Writing 1 clears the status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" property="WC"/>
				<Member name="cc_int" description="Status of the capture completion interrupt. Writing 1 clears the status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" property="WC"/>
				<Member name="fstart" description="Status of the field/frame start interrupt. Writing 1 clears the status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="WC"/>
				<Register offset="0x10F0"/>
			</RegisterGroup>
			<RegisterGroup name="CH_INT_MASK" description="CH_INT_MASK is a channel interrupt mask register." value="0x00000000" startoffset="0x10F8">
				<Member name="reserved" description="Reserved." range="31:7" property="-"/>
				<Member name="bus_err_y_en" description="Y data channel bus error interrupt enable.&lt;br&gt;0: masked&lt;br&gt;1: enabled" range="6" property="RW"/>
				<Member name="bus_err_c_en" description="C data channel bus error interrupt enable.&lt;br&gt;0: masked&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="update_cfg" description="Register update interrupt enable.&lt;br&gt;0: masked&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="field_throw_en" description="Field/Frame loss interrupt enable.&lt;br&gt;0: masked&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="buf_ovf_en" description="Internal FIFO overflow error interrupt enable.&lt;br&gt;0: masked&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="cc_int_en" description="Capture completion interrupt enable.&lt;br&gt;0: masked&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="fstart_en" description="Field/Frame start interrupt enable.&lt;br&gt;0: masked&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x10F8"/>
			</RegisterGroup>
			<RegisterGroup name="CH_CROP_CFG" description="CH_CROP_CFG is a crop enable register." value="0x00000000" startoffset="0x1100">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="n0_en" description="Region 0 enable." range="0" property="RW"/>
				<Register offset="0x1100"/>
			</RegisterGroup>
			<RegisterGroup name="CH_CROP_WIN" description="CH_CROP_WIN is a crop window register." value="0xFFFFFFFF" startoffset="0x1104">
				<Member name="height" description="Window height. Its unit is pixel. The configured value is the actual value minus 1." range="31:16" property="RW"/>
				<Member name="width" description="Window width. Its unit is pixel. The configured value is the actual value minus 1." range="15:0" property="RW"/>
				<Register offset="0x1104"/>
			</RegisterGroup>
			<RegisterGroup name="CH_CROP0_START" description="CH_CROP0_START is a crop start position register for region 0." value="0x00000000" startoffset="0x1110">
				<Member name="y_start" description="Number of the line from which pictures start to be captured." range="31:16" property="RW"/>
				<Member name="x_start" description="Number of the pixel from which pictures start to be captured." range="15:0" property="RW"/>
				<Register offset="0x1110"/>
			</RegisterGroup>
			<RegisterGroup name="CH_CROP0_SIZE" description="CH_CROP0_SIZE is a crop size configuration register for region 0." value="0xFFFFFFFF" startoffset="0x1114">
				<Member name="height" description="Height of the captured picture. Its unit is line. The configured value is the actual value minus 1." range="31:16" property="RW"/>
				<Member name="width" description="Width of a line in the captured picture. Its unit is pixel. The configured value is the actual value minus 1." range="15:0" property="RW"/>
				<Register offset="0x1114"/>
			</RegisterGroup>
			<RegisterGroup name="CH_CSC_CFG" description="CH_CSC_CFG is a CSC configuration register." value="0x00000000" startoffset="0x1200">
				<Member name="enable" description="CSC enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:0" property="-"/>
				<Register offset="0x1200"/>
			</RegisterGroup>
			<RegisterGroup name="CH_CSC_COEF0" description="CH_CSC_COEF0 is CSC coefficient register 0." value="0x00000000" startoffset="0x1210">
				<Member name="coef01" description="CSC coefficient.&lt;br&gt;Its format is (s, 4, 8). The value consists of a 1-bit signed part, a 4-bit integral part, and an 8-bit fractional part." range="31:19" property="RW"/>
				<Member name="reserved" description="Reserved." range="18:16" property="-"/>
				<Member name="coef00" description="CSC coefficient.&lt;br&gt;Its format is (s, 4, 8). The value consists of a 1-bit signed part, a 4-bit integral part, and an 8-bit fractional part." range="15:3" property="RW"/>
				<Member name="reserved" description="Reserved." range="2:0" property="-"/>
				<Register offset="0x1210"/>
			</RegisterGroup>
			<RegisterGroup name="CH_CSC_COEF1" description="CH_CSC_COEF1 is CSC coefficient register 1." value="0x00000000" startoffset="0x1214">
				<Member name="coef10" description="CSC coefficient.&lt;br&gt;Its format is (s, 4, 8). The value consists of a 1-bit signed part, a 4-bit integral part, and an 8-bit fractional part." range="31:19" property="RW"/>
				<Member name="reserved" description="Reserved." range="18:16" property="-"/>
				<Member name="coef02" description="CSC coefficient.&lt;br&gt;Its format is (s, 4, 8). The value consists of a 1-bit signed part, a 4-bit integral part, and an 8-bit fractional part." range="15:3" property="RW"/>
				<Member name="reserved" description="Reserved." range="2:0" property="-"/>
				<Register offset="0x1214"/>
			</RegisterGroup>
			<RegisterGroup name="CH_CSC_COEF2" description="CH_CSC_COEF2 is CSC coefficient register 2." value="0x00000000" startoffset="0x1218">
				<Member name="coef12" description="CSC coefficient.&lt;br&gt;Its format is (s, 4, 8). The value consists of a 1-bit signed part, a 4-bit integral part, and an 8-bit fractional part." range="31:19" property="RW"/>
				<Member name="reserved" description="Reserved." range="18:16" property="-"/>
				<Member name="coef11" description="CSC coefficient.&lt;br&gt;Its format is (s, 4, 8). The value consists of a 1-bit signed part, a 4-bit integral part, and an 8-bit fractional part." range="15:3" property="RW"/>
				<Member name="reserved" description="Reserved." range="2:0" property="-"/>
				<Register offset="0x1218"/>
			</RegisterGroup>
			<RegisterGroup name="CH_CSC_COEF3" description="CH_CSC_COEF3 is CSC coefficient register 3." value="0x00000000" startoffset="0x121C">
				<Member name="coef21" description="CSC coefficient.&lt;br&gt;Its format is (s, 4, 8). The value consists of a 1-bit signed part, a 4-bit integral part, and an 8-bit fractional part." range="31:19" property="RW"/>
				<Member name="reserved" description="Reserved." range="18:16" property="-"/>
				<Member name="coef20" description="CSC coefficient.&lt;br&gt;Its format is (s, 4, 8). The value consists of a 1-bit signed part, a 4-bit integral part, and an 8-bit fractional part." range="15:3" property="RW"/>
				<Member name="reserved" description="Reserved." range="2:0" property="-"/>
				<Register offset="0x121C"/>
			</RegisterGroup>
			<RegisterGroup name="CH_CSC_COEF4" description="CH_CSC_COEF4 is CSC coefficient register 4." value="0x00000000" startoffset="0x1220">
				<Member name="reserved" description="CSC coefficient.&lt;br&gt;Its format is (s, 4, 8). The value consists of a 1-bit signed part, a 4-bit integral part, and an 8-bit fractional part." range="31:19" property="RW"/>
				<Member name="reserved" description="Reserved." range="18:16" property="-"/>
				<Member name="coef22" description="CSC coefficient.&lt;br&gt;Its format is (s, 4, 8). The value consists of a 1-bit signed part, a 4-bit integral part, and an 8-bit fractional part." range="15:3" property="RW"/>
				<Member name="reserved" description="Reserved." range="2:0" property="-"/>
				<Register offset="0x1220"/>
			</RegisterGroup>
			<RegisterGroup name="CH_CSC_IN_DC0" description="CH_CSC_IN_DC0 is CSC input DC component register 0." value="0x00000000" startoffset="0x1230">
				<Member name="in_dc1" description="DC offset of the input G component.&lt;br&gt;It is a signed integer." range="31:21" property="RW"/>
				<Member name="reserved" description="Reserved." range="20:16" property="-"/>
				<Member name="in_dc0" description="DC offset of the input R component.&lt;br&gt;It is a signed integer." range="15:5" property="RW"/>
				<Member name="reserved" description="Reserved." range="4:0" property="-"/>
				<Register offset="0x1230"/>
			</RegisterGroup>
			<RegisterGroup name="CH_CSC_IN_DC1" description="CH_CSC_IN_DC1 is CSC input DC component register 1." value="0x00000000" startoffset="0x1234">
				<Member name="reserved" description="Reserved." range="31:21" property="RW"/>
				<Member name="reserved" description="Reserved." range="20:16" property="-"/>
				<Member name="in_dc2" description="DC offset of the input B component.&lt;br&gt;It is a signed integer." range="15:5" property="RW"/>
				<Member name="reserved" description="Reserved." range="4:0" property="-"/>
				<Register offset="0x1234"/>
			</RegisterGroup>
			<RegisterGroup name="CH_CSC_OUT_DC0" description="CH_CSC_OUT_DC0 is CSC output DC component register 0." value="0x00000000" startoffset="0x1238">
				<Member name="out_dc1" description="DC offset of the input U component.&lt;br&gt;It is a signed integer." range="31:21" property="RW"/>
				<Member name="reserved" description="Reserved." range="20:16" property="-"/>
				<Member name="out_dc0" description="DC offset of the output Y component.&lt;br&gt;It is a signed integer." range="15:5" property="RW"/>
				<Member name="reserved" description="Reserved." range="4:0" property="-"/>
				<Register offset="0x1238"/>
			</RegisterGroup>
			<RegisterGroup name="CH_CSC_OUT_DC1" description="CH_CSC_OUT_DC1 is CSC output DC component register 1." value="0x00000000" startoffset="0x123C">
				<Member name="reserved" description="Reserved." range="31:21" property="RW"/>
				<Member name="reserved" description="Reserved." range="20:16" property="-"/>
				<Member name="out_dc2" description="DC offset of the output V component.&lt;br&gt;It is a signed integer." range="15:5" property="RW"/>
				<Member name="reserved" description="Reserved." range="4:0" property="-"/>
				<Register offset="0x123C"/>
			</RegisterGroup>
			<RegisterGroup name="CH_MSC_CFG" description="CH_MSC_CFG is a block mask configuration register." value="0x00000000" startoffset="0x1300">
				<Member name="reserved" description="Reserved." range="31:4" property="-"/>
				<Member name="msc3_en" description="Block 3 mask enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="msc2_en" description="Block 2 mask enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="msc1_en" description="Block 1 mask enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="msc0_en" description="Block 0 mask enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x1300"/>
			</RegisterGroup>
			<RegisterGroup name="CH_MSC_WIN" description="CH_MSC_WIN is an occlusion window register." value="0xFFFFFFFF" startoffset="0x1304">
				<Member name="height" description="Window height. Its unit is pixel. The configured value is the actual value minus 1." range="31:16" property="RW"/>
				<Member name="width" description="Window width. Its unit is pixel. The configured value is the actual value minus 1." range="15:0" property="RW"/>
				<Register offset="0x1304"/>
			</RegisterGroup>
			<RegisterGroup name="CH_BLOCK0_START" description="CH_BLOCK0_START is a mask start position register for block 0." value="0x00000000" startoffset="0x1310">
				<Member name="reserved" description="Reserved." range="31:28" property="-"/>
				<Member name="y_start" description="Vertical start point for masking block 0." range="27:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:12" property="-"/>
				<Member name="x_start" description="Horizontal start point for masking block 0." range="11:0" property="RW"/>
				<Register offset="0x1310"/>
			</RegisterGroup>
			<RegisterGroup name="CH_BLOCK1_START" description="CH_BLOCK1_START is a mask start position register for block 1." value="0x00000000" startoffset="0x1314">
				<Member name="reserved" description="Reserved." range="31:28" property="-"/>
				<Member name="y_start" description="Vertical start point for masking block 1." range="27:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:12" property="-"/>
				<Member name="x_start" description="Horizontal start point for masking block 1." range="11:0" property="RW"/>
				<Register offset="0x1314"/>
			</RegisterGroup>
			<RegisterGroup name="CH_BLOCK2_START" description="CH_BLOCK2_START is a mask start position register for block 2." value="0x00000000" startoffset="0x1318">
				<Member name="reserved" description="Reserved." range="31:28" property="-"/>
				<Member name="y_start" description="Vertical start point for masking block 2." range="27:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:12" property="-"/>
				<Member name="x_start" description="Horizontal start point for masking block 2." range="11:0" property="RW"/>
				<Register offset="0x1318"/>
			</RegisterGroup>
			<RegisterGroup name="CH_BLOCK3_START" description="CH_BLOCK3_START is a mask start position register for block 3." value="0x00000000" startoffset="0x131C">
				<Member name="reserved" description="Reserved." range="31:28" property="-"/>
				<Member name="y_start" description="Vertical start point for masking block 3." range="27:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:12" property="-"/>
				<Member name="x_start" description="Horizontal start point for masking block 3." range="11:0" property="RW"/>
				<Register offset="0x131C"/>
			</RegisterGroup>
			<RegisterGroup name="CH_BLOCK0_SIZE" description="CH_BLOCK0_SIZE is a mask size register for block 0." value="0x00000000" startoffset="0x1320">
				<Member name="reserved" description="Reserved." range="31:28" property="-"/>
				<Member name="blk_height" description="Vertical height for masking block 0. The configured value is the actual value minus 1." range="27:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:12" property="-"/>
				<Member name="blk_width" description="Horizontal width for making block 0. The configured value is the actual value minus 1." range="11:0" property="RW"/>
				<Register offset="0x1320"/>
			</RegisterGroup>
			<RegisterGroup name="CH_BLOCK1_SIZE" description="CH_BLOCK1_SIZE is a mask size register for block 1." value="0x00000000" startoffset="0x1324">
				<Member name="reserved" description="Reserved." range="31:28" property="-"/>
				<Member name="blk_height" description="Vertical height for masking block 1. The configured value is the actual value minus 1." range="27:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:12" property="-"/>
				<Member name="blk_width" description="Horizontal width for making block 1. The configured value is the actual value minus 1." range="11:0" property="RW"/>
				<Register offset="0x1324"/>
			</RegisterGroup>
			<RegisterGroup name="CH_BLOCK2_SIZE" description="CH_BLOCK2_SIZE is a mask size register for block 2." value="0x00000000" startoffset="0x1328">
				<Member name="reserved" description="Reserved." range="31:28" property="-"/>
				<Member name="blk_height" description="Vertical height for masking block 2. The configured value is the actual value minus 1." range="27:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:12" property="-"/>
				<Member name="blk_width" description="Horizontal width for making block 2. The configured value is the actual value minus 1." range="11:0" property="RW"/>
				<Register offset="0x1328"/>
			</RegisterGroup>
			<RegisterGroup name="CH_BLOCK3_SIZE" description="CH_BLOCK3_SIZE is a mask size register for block 3." value="0x00000000" startoffset="0x132C">
				<Member name="reserved" description="Reserved." range="31:28" property="-"/>
				<Member name="blk_height" description="Vertical height for masking block 3. The configured value is the actual value minus 1." range="27:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:12" property="-"/>
				<Member name="blk_width" description="Horizontal width for making block 3. The configured value is the actual value minus 1." range="11:0" property="RW"/>
				<Register offset="0x132C"/>
			</RegisterGroup>
			<RegisterGroup name="CH_BLOCK0_COLOR" description="CH_BLOCK0_COLOR is a filling color register for block 0." value="0x00000000" startoffset="0x1330">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="blk_cr" description="Cr component of the filling color of block 0." range="23:16" property="RW"/>
				<Member name="blk_cb" description="Cb component of the filling color of block 0." range="15:8" property="RW"/>
				<Member name="blc_y" description="Y component of the filling color of block 0." range="7:0" property="RW"/>
				<Register offset="0x1330"/>
			</RegisterGroup>
			<RegisterGroup name="CH_BLOCK1_COLOR" description="CH_BLOCK1_COLOR is a filling color register for block 1." value="0x00000000" startoffset="0x1334">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="blk_cr" description="Cr component of the filling color of block 1." range="23:16" property="RW"/>
				<Member name="blk_cb" description="Cb component of the filling color of block 1." range="15:8" property="RW"/>
				<Member name="blc_y" description="Y component of the filling color of block 1." range="7:0" property="RW"/>
				<Register offset="0x1334"/>
			</RegisterGroup>
			<RegisterGroup name="CH_BLOCK2_COLOR" description="CH_BLOCK2_COLOR is a filling color register for block 2." value="0x00000000" startoffset="0x1338">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="blk_cr" description="Cr component of the filling color of block 2." range="23:16" property="RW"/>
				<Member name="blk_cb" description="Cb component of the filling color of block 2." range="15:8" property="RW"/>
				<Member name="blc_y" description="Y component of the filling color of block 2." range="7:0" property="RW"/>
				<Register offset="0x1338"/>
			</RegisterGroup>
			<RegisterGroup name="CH_BLOCK3_COLOR" description="CH_BLOCK3_COLOR is a filling color register for block 3." value="0x00000000" startoffset="0x133C">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="blk_cr" description="Cr component of the filling color of block 3." range="23:16" property="RW"/>
				<Member name="blk_cb" description="Cb component of the filling color of block 3." range="15:8" property="RW"/>
				<Member name="blc_y" description="Y component of the filling color of block 3." range="7:0" property="RW"/>
				<Register offset="0x133C"/>
			</RegisterGroup>
			<RegisterGroup name="CH_SKIP_Y_CFG" description="CH_SKIP_Y_CFG is a Y component skip configuration register." value="0xFFFFFFFF" startoffset="0x1400">
				<Member name="skip_cfg" description="Skip configuration." range="31:0" property="RW"/>
				<Register offset="0x1400"/>
			</RegisterGroup>
			<RegisterGroup name="CH_SKIP_Y_WIN" description="CH_SKIP_Y_WIN is a Y component skip window register." value="0x00030007" startoffset="0x1404">
				<Member name="reserved" description="Reserved." range="31:18" property="-"/>
				<Member name="height" description="Window height. Its unit is pixel. The configured value is the actual value minus 1." range="17:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:3" property="-"/>
				<Member name="width" description="Window width. Its unit is pixel. The configured value is the actual value minus 1." range="2:0" property="RW"/>
				<Register offset="0x1404"/>
			</RegisterGroup>
			<RegisterGroup name="CH_SKIP_C_CFG" description="CH_SKIP_C_CFG is a C component skip configuration register." value="0xFFFFFFFF" startoffset="0x1410">
				<Member name="skip_cfg" description="Skip configuration." range="31:0" property="RW"/>
				<Register offset="0x1410"/>
			</RegisterGroup>
			<RegisterGroup name="CH_SKIP_C_WIN" description="CH_SKIP_C_WIN is a C component skip window register." value="0x00030007" startoffset="0x1414">
				<Member name="reserved" description="Reserved." range="31:18" property="-"/>
				<Member name="height" description="Window height. Its unit is pixel. The configured value is the actual value minus 1." range="17:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:3" property="-"/>
				<Member name="width" description="Window width. Its unit is pixel. The configured value is the actual value minus 1." range="2:0" property="RW"/>
				<Register offset="0x1414"/>
			</RegisterGroup>
			<RegisterGroup name="CH_ZME_C_SSIZE" description="CH_ZME_C_SSIZE is a C component input size register for the zoom module." value="0x000004FF" startoffset="0x1500">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="width" description="Picture width. Its unit is pixel. The configured value is the actual value minus 1." range="15:0" property="RW"/>
				<Register offset="0x1500"/>
			</RegisterGroup>
			<RegisterGroup name="CH_ZME_C_DSIZE" description="CH_ZME_C_DSIZE is a C component output size register for the zoom module." value="0x000004FF" startoffset="0x1504">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="width" description="Picture width. Its unit is pixel. The configured value is the actual value minus 1." range="15:0" property="RW"/>
				<Register offset="0x1504"/>
			</RegisterGroup>
			<RegisterGroup name="CH_HFIR_C_SPH" description="CH_HFIR_C_SPH is a chrominance horizontal scaling parameter configuration register." value="0x00001000" startoffset="0x1510">
				<Member name="enable" description="Chrominance horizontal scaling enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:16" property="-"/>
				<Member name="ratio" description="Chrominance horizontal scaling ratio. It is calculated by dividing the input width by the output width. If horizontal pre-processing is enabled, the input width after pre-processing is used. The ratio is in the format of (u, 4). That is, the ratio consists of a 1-bit unsigned bit and a 4-bit integral part." range="15:12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:0" property="-"/>
				<Register offset="0x1510"/>
			</RegisterGroup>
			<RegisterGroup name="CH_HFIR_C_OFFSET" description="CH_HFIR_C_OFFSET is a chrominance scaling horizontal offset register." value="0x00000000" startoffset="0x1514">
				<Member name="reserved" description="Reserved." range="31:17" property="-"/>
				<Member name="offset" description="Chrominance horizontal start position offset. It is in the format of (s, 5). That is, the offset consists of a 1-bit signed part and a 4-bit integral part. The offset is expressed as the complementary code and ranges from –4 to +15." range="16:12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:0" property="-"/>
				<Register offset="0x1514"/>
			</RegisterGroup>
			<RegisterGroup name="CH_HFIR_C_COEF0" description="CH_HFIR_C_COEF0 is chrominance horizontal scaling coefficient register 0." value="0x00000000" startoffset="0x1520">
				<Member name="reserved" description="Reserved." range="31:30" property="-"/>
				<Member name="coef2" description="Chrominance horizontal scaling and filtering coefficient 2." range="29:20" property="RW"/>
				<Member name="coef1" description="Chrominance horizontal scaling and filtering coefficient 1." range="19:10" property="RW"/>
				<Member name="coef0" description="Chrominance horizontal scaling and filtering coefficient 0.&lt;br&gt;Only 8-tap horizontal scaling at an integral ratio is supported." range="9:0" property="RW"/>
				<Register offset="0x1520"/>
			</RegisterGroup>
			<RegisterGroup name="CH_HFIR_C_COEF1" description="CH_HFIR_C_COEF1 is chrominance horizontal scaling coefficient register 1." value="0x000001FF" startoffset="0x1524">
				<Member name="reserved" description="Reserved." range="31:30" property="-"/>
				<Member name="coef5" description="Chrominance horizontal scaling and filtering coefficient 5." range="29:20" property="RW"/>
				<Member name="coef4" description="Chrominance horizontal scaling and filtering coefficient 4." range="19:10" property="RW"/>
				<Member name="coef3" description="Chrominance horizontal scaling and filtering coefficient 3." range="9:0" property="RW"/>
				<Register offset="0x1524"/>
			</RegisterGroup>
			<RegisterGroup name="CH_HFIR_C_COEF2" description="CH_HFIR_C_COEF2 is chrominance horizontal scaling coefficient register 2." value="0x00000000" startoffset="0x1528">
				<Member name="reserved" description="Reserved." range="31:20" property="-"/>
				<Member name="coef7" description="Chrominance horizontal scaling and filtering coefficient 7." range="19:10" property="RW"/>
				<Member name="coef6" description="Chrominance horizontal scaling and filtering coefficient 6." range="9:0" property="RW"/>
				<Register offset="0x1528"/>
			</RegisterGroup>
			<RegisterGroup name="CH_DITHER_CFG" description="CH_DITHER_CFG is a dither configuration register." value="0xE0000000" startoffset="0x1600">
				<Member name="dither_md" description="Dither mode select.&lt;br&gt;000: 12-bit inputs, 10-bit outputs, no dithering, and direct bit truncation&lt;br&gt;001: 12-bit inputs, 10-bit outputs, and time-domain dithering&lt;br&gt;010: 12-bit inputs, 10-bit outputs, and spatial-domain dithering&lt;br&gt;011: 12-bit inputs, 8-bit outputs, and time-domain and spatial-domain dithering&lt;br&gt;100: 12-bit inputs, 10-bit outputs, and round off&lt;br&gt;101: 12-bit inputs, 8-bit outputs, and round off&lt;br&gt;111: no operation" range="31:29" property="RW"/>
				<Member name="reserved" description="Reserved." range="28:0" property="-"/>
				<Register offset="0x1600"/>
			</RegisterGroup>
			<RegisterGroup name="CH_DITHER_COEF0" description="CH_DITHER_COEF0 is dither coefficient register 0." value="0x38608000" startoffset="0x1604">
				<Member name="dither_coef3" description="Dither coefficient in time-domain mode." range="31:24" property="RW"/>
				<Member name="dither_coef2" description="Dither coefficient in time-domain mode." range="23:16" property="RW"/>
				<Member name="dither_coef1" description="Dither coefficient in time-domain mode." range="15:8" property="RW"/>
				<Member name="dither_coef0" description="Dither coefficient in time-domain mode." range="7:0" property="RW"/>
				<Register offset="0x1604"/>
			</RegisterGroup>
			<RegisterGroup name="CH_DITHER_COEF1" description="CH_DITHER_COEF1 is dither coefficient register 1." value="0xFBE70F1E" startoffset="0x1608">
				<Member name="dither_coef7" description="Dither coefficient in time-domain mode." range="31:24" property="RW"/>
				<Member name="dither_coef6" description="Dither coefficient in time-domain mode." range="23:16" property="RW"/>
				<Member name="dither_coef5" description="Dither coefficient in time-domain mode." range="15:8" property="RW"/>
				<Member name="dither_coef4" description="Dither coefficient in time-domain mode." range="7:0" property="RW"/>
				<Register offset="0x1608"/>
			</RegisterGroup>
			<RegisterGroup name="CH_DITHER_Y_SIZE" description="CH_DITHER_Y_SIZE is a Y component input size register for the dither module." value="0x000004FF" startoffset="0x1610">
				<Member name="reserved" description="Reserved." range="31:13" property="-"/>
				<Member name="width" description="Width of a picture line. Its unit is pixel. The configured value is the actual value minus 1." range="12:0" property="RW"/>
				<Register offset="0x1610"/>
			</RegisterGroup>
			<RegisterGroup name="CH_DITHER_C_SIZE" description="CH_DITHER_C_SIZE is a C component input size register for the dither module." value="0x000004FF" startoffset="0x1614">
				<Member name="reserved" description="Reserved." range="31:13" property="-"/>
				<Member name="width" description="Width of a picture line. Its unit is pixel. The configured value is the actual value minus 1." range="12:0" property="RW"/>
				<Register offset="0x1614"/>
			</RegisterGroup>
			<RegisterGroup name="CH_VCDS_CFG" description="CH_VCDS_CFG is a chrominance vertical down sampling configuration register." value="0x00000000" startoffset="0x1700">
				<Member name="enable" description="Down sampling enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:0" property="-"/>
				<Register offset="0x1700"/>
			</RegisterGroup>
			<RegisterGroup name="CH_VCDS_COEF" description="CH_VCDS_COEF is a chrominance vertical down sampling coefficient register." value="0x0000001F" startoffset="0x1704">
				<Member name="reserved" description="Reserved." range="31:21" property="-"/>
				<Member name="coef1" description="Down sampling coefficient 1." range="20:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:5" property="-"/>
				<Member name="coef0" description="Down sampling coefficient 0." range="4:0" property="RW"/>
				<Register offset="0x1704"/>
			</RegisterGroup>
			<RegisterGroup name="CH_HLDC_CFG" description="CH_HLDC_CFG is a horizontal lens distortion correction (HLDC) configuration register." value="0x00000000" startoffset="0x1800">
				<Member name="enable" description="Lens distortion correction enable.&lt;br&gt;1: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:1" property="-"/>
				<Member name="round_en" description="Round off enable.&lt;br&gt;1: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x1800"/>
			</RegisterGroup>
			<RegisterGroup name="CH_HLDC_SIZE" description="CH_HLDC_SIZE is an HLDC input picture size register." value="0x00000000" startoffset="0x1804">
				<Member name="reserved" description="Reserved." range="31:28" property="-"/>
				<Member name="height" description="Input picture height for HLDC. Its unit is pixel. The configured value is the actual value minus 1." range="27:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:12" property="-"/>
				<Member name="width" description="Input picture width for HLDC. Its unit is pixel. The configured value is the actual value minus 1." range="11:0" property="RW"/>
				<Register offset="0x1804"/>
			</RegisterGroup>
			<RegisterGroup name="CH_HLDC_DEL" description="CH_HLDC_DEL is an HLDC output delay register." value="0x000000F0" startoffset="0x1808">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="delay" description="Output delay." range="15:0" property="RW"/>
				<Register offset="0x1808"/>
			</RegisterGroup>
			<RegisterGroup name="CH_HLDC_COEF0" description="CH_HLDC_COEF0 is HLDC coefficient register 0." value="0x00000000" startoffset="0x1810">
				<Member name="reserved" description="Reserved." range="31:26" property="-"/>
				<Member name="c2" description="Vertical coordinate of the distortion center." range="25:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:11" property="-"/>
				<Member name="c1" description="Horizontal coordinate of the distortion center." range="10:0" property="RW"/>
				<Register offset="0x1810"/>
			</RegisterGroup>
			<RegisterGroup name="CH_HLDC_COEF1" description="CH_HLDC_COEF1 is HLDC coefficient register 1." value="0x00000000" startoffset="0x1814">
				<Member name="reserved" description="Reserved." range="31:25" property="-"/>
				<Member name="k2" description="Ellipse mapping coefficient k2." range="24:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:11" property="-"/>
				<Member name="k1" description="Ellipse mapping coefficient k1." range="10:0" property="RW"/>
				<Register offset="0x1814"/>
			</RegisterGroup>
			<RegisterGroup name="CH_HLDC_COEF2" description="CH_HLDC_COEF2 is HLDC coefficient register 2." value="0x00000000" startoffset="0x1818">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="hc2" description="Trapezoid mapping coefficient hc2." range="23:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:8" property="-"/>
				<Member name="hc1" description="Trapezoid mapping coefficient hc1." range="7:0" property="RW"/>
				<Register offset="0x1818"/>
			</RegisterGroup>
			<RegisterGroup name="CH_HLDC_COEF3" description="CH_HLDC_COEF3 is HLDC coefficient register 3." value="0x00000000" startoffset="0x181C">
				<Member name="reserved" description="Reserved." range="31:11" property="-"/>
				<Member name="f_h" description="Coefficient f_h." range="10:0" property="RW"/>
				<Register offset="0x181C"/>
			</RegisterGroup>
			<RegisterGroup name="CH_CLIP_Y_CFG" description="CH_CLIP_Y_CFG is a Y component configuration register for the clip module." value="0xFFFF0000" startoffset="0x1900">
				<Member name="max" description="Maximum output value.&lt;br&gt;The value format is (u, 8, 4). That is, the value consists of a 1-bit unsigned part, an 8-bit integral part, and a 4-bit fractional part." range="31:20" property="RW"/>
				<Member name="reserved" description="Reserved." range="19:16" property="-"/>
				<Member name="min" description="Minimum output value.&lt;br&gt;The value format is (u, 8, 4). That is, the value consists of a 1-bit unsigned part, an 8-bit integral part, and a 4-bit fractional part." range="15:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:0" property="-"/>
				<Register offset="0x1900"/>
			</RegisterGroup>
			<RegisterGroup name="CH_CLIP_C_CFG" description="CH_CLIP_C_CFG is a C component configuration register for the clip module." value="0xFFFF0000" startoffset="0x1904">
				<Member name="max" description="Maximum output value.&lt;br&gt;The value format is (u, 8, 4). That is, the value consists of a 1-bit unsigned part, an 8-bit integral part, and a 4-bit fractional part." range="31:20" property="RW"/>
				<Member name="reserved" description="Reserved." range="19:16" property="-"/>
				<Member name="min" description="Minimum output value.&lt;br&gt;The value format is (u, 8, 4). That is, the value consists of a 1-bit unsigned part, an 8-bit integral part, and a 4-bit fractional part." range="15:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:0" property="-"/>
				<Register offset="0x1904"/>
			</RegisterGroup>
			<RegisterGroup name="CH_SUM_Y" description="CH_SUM_Y is an input picture luminance statistics register." value="0x00000000" startoffset="0x1A00">
				<Member name="sum_y" description="Luminance statistics." range="31:0" property="RO"/>
				<Register offset="0x1A00"/>
			</RegisterGroup>
			<RegisterGroup name="ISP_INT" description="ISP_INT is an ISP interrupt indicator register." value="0x00000000" startoffset="0x100F0">
				<Member name="reserved" description="Reserved." range="31:8" property="-"/>
				<Member name="int7" description="ISP interrupt 7 indicator. Writing 1 clears the indicator.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="7" property="WC"/>
				<Member name="int6" description="ISP interrupt 6 indicator. Writing 1 clears the indicator.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="6" property="WC"/>
				<Member name="int5" description="ISP interrupt 5 indicator. Writing 1 clears the indicator.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" property="WC"/>
				<Member name="int4" description="ISP interrupt 4 indicator. Writing 1 clears the indicator.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" property="WC"/>
				<Member name="int3" description="ISP interrupt 3 indicator. Writing 1 clears the indicator.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="3" property="WC"/>
				<Member name="int2" description="ISP interrupt 2 indicator. Writing 1 clears the indicator.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" property="WC"/>
				<Member name="int1" description="ISP interrupt 1 indicator. Writing 1 clears the indicator.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" property="WC"/>
				<Member name="int0" description="ISP interrupt 0 indicator. Writing 1 clears the indicator.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="WC"/>
				<Register offset="0x100F0"/>
			</RegisterGroup>
			<RegisterGroup name="ISP_INT_MASK" description="ISP_INT_MASK is an ISP interrupt mask register." value="0x00000000" startoffset="0x100F8">
				<Member name="reserved" description="Reserved." range="31:8" property="-"/>
				<Member name="int7_en" description="ISP interrupt 7 mask.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="7" property="RW"/>
				<Member name="int6_en" description="ISP interrupt 6 mask.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="6" property="RW"/>
				<Member name="int5_en" description="ISP interrupt 5 mask.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" property="RW"/>
				<Member name="int4_en" description="ISP interrupt 4 mask.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" property="RW"/>
				<Member name="int3_en" description="ISP interrupt 3 mask.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="3" property="RW"/>
				<Member name="int2_en" description="ISP interrupt 2 mask.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" property="RW"/>
				<Member name="int1_en" description="ISP interrupt 1 mask.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" property="RW"/>
				<Member name="int0_en" description="ISP interrupt 0 mask.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RW"/>
				<Register offset="0x100F8"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="ISP" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x205A0000"/>
			<RegisterGroup name="ACTIVE_WIDTH" description="ACTIVE_WIDTH is a picture width register." value="0x00000000" startoffset="0x0010">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="activewidth" description="Active video width (in pixel)." range="15:0" property="RW"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="ACTIVE_HEIGHT" description="ACTIVE_HEIGHT is a picture height register." value="0x00000000" startoffset="0x0014">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="activeheight" description="Active video height (in line)." range="15:0" property="RW"/>
				<Register offset="0x0014"/>
			</RegisterGroup>
			<RegisterGroup name="RGGB_START" description="RGGB_START is an RGGB mode register." value="0x00000000" startoffset="0x0018">
				<Member name="reserved" description="Reserved." range="31:2" property="RW"/>
				<Member name="rggbstart" description="Start color of the RGGB pattern.&lt;br&gt;00: R Gr Gb B&lt;br&gt;01: Gr R B Gb&lt;br&gt;10: Gb B R Gr&lt;br&gt;11: B Gb" range="1:0" property="RW"/>
				<Register offset="0x0018"/>
			</RegisterGroup>
			<RegisterGroup name="CONFIG_BUFFER_MODE" description="CONFIG_BUFFER_MODE is an update mode configuration register." value="0x00000000" startoffset="0x0030">
				<Member name="reserved" description="Reserved." range="31:2" property="RW"/>
				<Member name="configbuffermode" description="Double-buffer mode select.&lt;br&gt;00: disabled (configuration are updated immediately)&lt;br&gt;01: blocked (configuration are not updated)&lt;br&gt;10: local (module configurations are updated during local vertical blanking)&lt;br&gt;11: global (all module configurations are updated during ISP vertical blanking)" range="1:0" property="RW"/>
				<Register offset="0x0030"/>
			</RegisterGroup>
			<RegisterGroup name="BYPASS" description="BYPASS is a bypass register." value="0x00000000" startoffset="0x0040">
				<Member name="reserved" description="Reserved." range="31:27" property="RW"/>
				<Member name="ispfullbypassenable" description="Output is connected directly to input." range="26" property="RW"/>
				<Member name="ispprocessingbypassmode" description="00: full processing&lt;br&gt;01: bypass entire ISP processing (video input and output ports are still connected) and output raw sensor data&lt;br&gt;10: bypass entire ISP processing (video input and output ports are still connected) and output raw sensor data in most significant bits of channels 1 and 2&lt;br&gt;11: connect output to ground" range="25:24" property="RW"/>
				<Member name="reserved" description="Reserved." range="23:19" property="RW"/>
				<Member name="reserved" description="Reserved." range="18" property="RW"/>
				<Member name="reserved" description="Reserved." range="17:15" property="RW"/>
				<Member name="bypassgamma" description="Bypass gamma table." range="14" property="RW"/>
				<Member name="bypasscolor" description="Bypass color matrix." range="13" property="RW"/>
				<Member name="bypassdemosaic" description="Bypass demosaic module (output raw data)." range="12" property="RW"/>
				<Member name="bypassdrc" description="Bypass DRC." range="11" property="RW"/>
				<Member name="reserved" description="Reserved." range="10" property="RW"/>
				<Member name="bypassradial" description="Bypass shading." range="9" property="RW"/>
				<Member name="reserved" description="Reserved." range="8:7" property="RW"/>
				<Member name="bypassgain" description="Bypass black level/gain." range="6" property="RW"/>
				<Member name="bypassdenoise" description="Bypass denoise." range="5" property="RW"/>
				<Member name="bypassdefectpixel" description="Bypass defect pixel." range="4" property="RW"/>
				<Member name="bypassgreenequalize" description="Bypass green equalization." range="3" property="RW"/>
				<Member name="bypassgammafe" description="Bypass WDR compression front-end lookup." range="2" property="RW"/>
				<Member name="bypassbalancefe" description="Bypass front-end black level adjustment." range="1" property="RW"/>
				<Member name="bypassvideotestgen" description="Bypass video test generator." range="0" property="RW"/>
				<Register offset="0x0040"/>
			</RegisterGroup>
			<RegisterGroup name="AE_SWITCH" description="AE_SWITCH is an AE region statistics position control register." value="0x00000000" startoffset="0x0044">
				<Member name="reserved" description="Reserved." range="31:2" property="RW"/>
				<Member name="aeswitch" description="AE tap in the pipeline.&lt;br&gt;00: after static WB&lt;br&gt;01: immediately from sensor (for WDR compression modes)&lt;br&gt;10: after shading&lt;br&gt;11: after front-end LUT (for WDR compression modes)" range="1:0" property="RW"/>
				<Register offset="0x0044"/>
			</RegisterGroup>
			<RegisterGroup name="AWB_SWITCH" description="AWB_SWITCH is an AWB statistics position control register." value="0x00000000" startoffset="0x0048">
				<Member name="reserved" description="Reserved." range="31:1" property="RW"/>
				<Member name="awbswitch" description="AWB tap in the pipeline.&lt;br&gt;0: immediately before color matrix&lt;br&gt;1: immediately after color matrix (for sensors with strong color channel crosstalk)" range="0" property="RW"/>
				<Register offset="0x0048"/>
			</RegisterGroup>
			<RegisterGroup name="AF_SWITCH" description="AF_SWITCH is an AF statistics position control register." value="0x00000000" startoffset="0x004C">
				<Member name="reserved" description="Reserved." range="31:1" property="RW"/>
				<Member name="afswitch" description="AF tap in the pipeline.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="0" property="RW"/>
				<Register offset="0x004C"/>
			</RegisterGroup>
			<RegisterGroup name="DIS_SWITCH" description="DIS_SWITCH is a DIS statistics position control register." value="0x00000000" startoffset="0x0050">
				<Member name="reserved" description="Reserved." range="31:2" property="RW"/>
				<Member name="disswitch" description="DIS tap in the pipeline.&lt;br&gt;00: end of pipeline&lt;br&gt;01: after DRC&lt;br&gt;10: after defect pixel&lt;br&gt;11: switched off" range="1:0" property="RW"/>
				<Register offset="0x0050"/>
			</RegisterGroup>
			<RegisterGroup name="HISTOGRAM_SWITCH" description="HISTOGRAM_SWITCH is an AE global statistics position control register." value="0x00000000" startoffset="0x0054">
				<Member name="reserved" description="Reserved." range="31:2" property="RW"/>
				<Member name="histogramswitch" description="AE tap in the pipeline.&lt;br&gt;00: same as AE&lt;br&gt;01: immediately from sensor (for WDR compression modes)&lt;br&gt;10: after shading&lt;br&gt;11: after front-end LUT (for WDR compression modes)" range="1:0" property="RW"/>
				<Register offset="0x0054"/>
			</RegisterGroup>
			<RegisterGroup name="INTERRUPT0" description="INTERRUPT0 is interrupt 0 register." value="0x00000000" startoffset="0x0080">
				<Member name="reserved" description="Reserved." range="31:5" property="RW"/>
				<Member name="interrupt0source" description="Interrupt source select." range="4:0" property="RW"/>
				<Register offset="0x0080"/>
			</RegisterGroup>
			<RegisterGroup name="INTERRUPT1" description="INTERRUPT1 is interrupt 1 register." value="0x00000000" startoffset="0x0084">
				<Member name="reserved" description="Reserved." range="31:5" property="RW"/>
				<Member name="interrupt1source" description="Interrupt source select." range="4:0" property="RW"/>
				<Register offset="0x0084"/>
			</RegisterGroup>
			<RegisterGroup name="INTERRUPT2" description="INTERRUPT2 is interrupt 2 register." value="0x00000000" startoffset="0x0088">
				<Member name="reserved" description="Reserved." range="31:5" property="RW"/>
				<Member name="interrupt2source" description="Interrupt source select." range="4:0" property="RW"/>
				<Register offset="0x0088"/>
			</RegisterGroup>
			<RegisterGroup name="INTERRUPT3" description="INTERRUPT3 is interrupt 3 register." value="0x00000000" startoffset="0x008C">
				<Member name="reserved" description="Reserved." range="31:5" property="RW"/>
				<Member name="interrupt3source" description="Interrupt source select." range="4:0" property="RW"/>
				<Register offset="0x008C"/>
			</RegisterGroup>
			<RegisterGroup name="INTERRUPT4" description="INTERRUPT4 is interrupt 4 register." value="0x00000000" startoffset="0x0090">
				<Member name="reserved" description="Reserved." range="31:5" property="RW"/>
				<Member name="interrupt4source" description="Interrupt source select." range="4:0" property="RW"/>
				<Register offset="0x0090"/>
			</RegisterGroup>
			<RegisterGroup name="INTERRUPT5" description="INTERRUPT5 is interrupt 5 register." value="0x00000000" startoffset="0x0094">
				<Member name="reserved" description="Reserved." range="31:5" property="RW"/>
				<Member name="interrupt5source" description="Interrupt source select." range="4:0" property="RW"/>
				<Register offset="0x0094"/>
			</RegisterGroup>
			<RegisterGroup name="INTERRUPT6" description="INTERRUPT6 is interrupt 6 register." value="0x00000000" startoffset="0x0098">
				<Member name="reserved" description="Reserved." range="31:5" property="RW"/>
				<Member name="interrupt6source" description="Interrupt source select." range="4:0" property="RW"/>
				<Register offset="0x0098"/>
			</RegisterGroup>
			<RegisterGroup name="INTERRUPT7" description="INTERRUPT7 is interrupt 7 register." value="0x00000000" startoffset="0x009C">
				<Member name="reserved" description="Reserved." range="31:5" property="RW"/>
				<Member name="interrupt7source" description="Interrupt source select." range="4:0" property="RW"/>
				<Register offset="0x009C"/>
			</RegisterGroup>
			<RegisterGroup name="INPUTPORT_CTRL" description="INPUTPORT_CTRL is an input port control register." value="0x00000000" startoffset="0x0130">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="freezeconfig" description="0: normal operation&lt;br&gt;1: retain the previous configuration state" range="7" property="RW"/>
				<Member name="reserved" description="Reserved." range="6:3" property="RW"/>
				<Member name="moderequest" description="000: safe stop&lt;br&gt;001: safe start&lt;br&gt;010: urgent stop&lt;br&gt;011: urgent start&lt;br&gt;100: reserved&lt;br&gt;101: safer start&lt;br&gt;110: reserved&lt;br&gt;111: reserved" range="2:0" property="RW"/>
				<Register offset="0x0130"/>
			</RegisterGroup>
			<RegisterGroup name="INPUTPORT_STATUS" description="INPUTPORT_STATUS is an input port status register." value="0x00000000" startoffset="0x0134">
				<Member name="reserved" description="Reserved." range="31:3" property="RW"/>
				<Member name="modestatus" description="For bit 0:&lt;br&gt;1: started&lt;br&gt;0: stopped&lt;br&gt;For bits 1 and 2: reserved" range="2:0" property="RW"/>
				<Register offset="0x0134"/>
			</RegisterGroup>
			<RegisterGroup name="SENSOR_R_BLACK" description="SENSOR_R_BLACK is an R component black level register for the sensor offset module." value="0x00000000" startoffset="0x0140">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="black00" description="Black offset for color channel 00 (R)." range="15:0" property="RW"/>
				<Register offset="0x0140"/>
			</RegisterGroup>
			<RegisterGroup name="SENSOR_GR_BLACK" description="SENSOR_GR_BLACK is a Gr component black level register for the sensor offset module." value="0x00000000" startoffset="0x0144">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="black01" description="Black offset for color channel 01 (Gr)." range="15:0" property="RW"/>
				<Register offset="0x0144"/>
			</RegisterGroup>
			<RegisterGroup name="SENSOR_GB_BLACK" description="SENSOR_GB_BLACK is a Gb component black level register for the sensor offset module." value="0x00000000" startoffset="0x0148">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="black10" description="Black offset for color channel 10 (Gb)." range="15:0" property="RW"/>
				<Register offset="0x0148"/>
			</RegisterGroup>
			<RegisterGroup name="SENSOR_B_BLACK" description="SENSOR_B_BLACK is a B component black level register for the sensor offset module." value="0x00000000" startoffset="0x014C">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="black11" description="Black offset for color channel 11 (B)." range="15:0" property="RW"/>
				<Register offset="0x014C"/>
			</RegisterGroup>
			<RegisterGroup name="FRONTEND_LUT_STATUS" description="FRONTEND_LUT_STATUS is a front-end LUT status register." value="0x00000000" startoffset="0x0188">
				<Member name="reserved" description="Reserved." range="31:3" property="RO"/>
				<Member name="mcuready" description="LUT is ready to receive the data from the CPU." range="2" property="RO"/>
				<Member name="mcupriority" description="Priority of CPU port.&lt;br&gt;0: low&lt;br&gt;1: high" range="1" property="0x0"/>
				<Member name="enable" description="front-end look-up enable.&lt;br&gt;0: off&lt;br&gt;1: on" range="0" property="RO"/>
				<Register offset="0x0188"/>
			</RegisterGroup>
			<RegisterGroup name="GE_CTRL1" description="GE_CTRL1 is green equalization module control register 1." value="0x00000000" startoffset="0x01C0">
				<Member name="reserved" description="Reserved." range="31:4" property="RW"/>
				<Member name="showdynamicdefectpixel" description="Show defect pixel.&lt;br&gt;0: off&lt;br&gt;1: on" range="3" property="RW"/>
				<Member name="dpenable" description="Defect pixel enable.&lt;br&gt;0: off&lt;br&gt;1: on" range="2" property="RW"/>
				<Member name="reserved" description="Reserved." range="1" property="RW"/>
				<Member name="geenable" description="Green equalization enable.&lt;br&gt;0: off&lt;br&gt;1: on" range="0" property="RW"/>
				<Register offset="0x01C0"/>
			</RegisterGroup>
			<RegisterGroup name="GE_CTRL2" description="GE_CTRL2 is green equalization module control register 2." value="0x00000000" startoffset="0x01C4">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="gestrength" description="Green equalization strength." range="7:0" property="RW"/>
				<Register offset="0x01C4"/>
			</RegisterGroup>
			<RegisterGroup name="GE_CTRL3" description="GE_CTRL3 is green equalization module control register 3." value="0x00000000" startoffset="0x01C8">
				<Member name="reserved" description="Reserved." range="31:28" property="RW"/>
				<Member name="dpthreshold" description="Green equalization configuration." range="27:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:12" property="RW"/>
				<Member name="debugsel" description="Debug port select." range="11:0" property="RW"/>
				<Register offset="0x01C8"/>
			</RegisterGroup>
			<RegisterGroup name="GE_CTRL4" description="GE_CTRL4 is green equalization module control register 4." value="0x00000000" startoffset="0x01CC">
				<Member name="reserved" description="Reserved." range="31:12" property="RW"/>
				<Member name="gethreshold" description="Green equalization configuration." range="11:0" property="RW"/>
				<Register offset="0x01CC"/>
			</RegisterGroup>
			<RegisterGroup name="GE_CTRL5" description="GE_CTRL5 is green equalization module control register 5." value="0x00000000" startoffset="0x01D0">
				<Member name="reserved" description="Reserved." range="31:12" property="RW"/>
				<Member name="dpslope" description="Slope for the HP mask function." range="11:0" property="RW"/>
				<Register offset="0x01D0"/>
			</RegisterGroup>
			<RegisterGroup name="GE_CTRL6" description="GE_CTRL6 is green equalization module control register 6." value="0x00000000" startoffset="0x01D4">
				<Member name="reserved" description="Reserved." range="31:24" property="RW"/>
				<Member name="gesens" description="STD-DEV sensitivity." range="23:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:12" property="RW"/>
				<Member name="geslope" description="Slope for the GE mask function." range="11:0" property="RW"/>
				<Register offset="0x01D4"/>
			</RegisterGroup>
			<RegisterGroup name="HP_DEFECT_PIXEL_CTRL" description="HP_DEFECT_PIXEL_CTRL is a defect pixel module control register." value="0x00000000" startoffset="0x01E8">
				<Member name="reserved" description="Reserved." range="31:5" property="RW"/>
				<Member name="detectiontrigger" description="Start detection on 0-1 transition." range="4" property="RW"/>
				<Member name="showstaticdefect_pixels" description="Show the pixels that have been detected as defect pixels." range="3" property="RW"/>
				<Member name="enable" description="Correction enable.&lt;br&gt;0: off&lt;br&gt;1: on" range="2" property="RW"/>
				<Member name="showreference" description="Show reference values that are compared with actual values to detect defect pixels." range="1" property="RW"/>
				<Member name="pointerreset" description="Reset defect-pixel table pointer each frame. This field is set when the defect-pixel table has been written from the MCU." range="0" property="RW"/>
				<Register offset="0x01E8"/>
			</RegisterGroup>
			<RegisterGroup name="HP_COUNT" description="HP_COUNT is a defect pixel count register for the defect pixel module." value="0x00000000" startoffset="0x01EC">
				<Member name="reserved" description="Reserved." range="31:10" property="RO"/>
				<Member name="defectpixelcount" description="Number of defect pixels detected." range="9:0" property="RO"/>
				<Register offset="0x01EC"/>
			</RegisterGroup>
			<RegisterGroup name="HP_TABLE_START" description="HP_TABLE_START is a defect pixel start address register for the defect pixel module." value="0x00000000" startoffset="0x01F0">
				<Member name="reserved" description="Reserved." range="31:10" property="RO"/>
				<Member name="tablestart" description="Address of the first defect pixel in stored defect pixels." range="9:0" property="RO"/>
				<Register offset="0x01F0"/>
			</RegisterGroup>
			<RegisterGroup name="HP_COUNT_IN" description="HP_COUNT_IN is a written defect pixel count register for the defect pixel module." value="0x00000000" startoffset="0x01F4">
				<Member name="reserved" description="Reserved." range="31:10" property="RW"/>
				<Member name="defectpixelcountin" description="Number of defect pixels in the written table." range="9:0" property="RW"/>
				<Register offset="0x01F4"/>
			</RegisterGroup>
			<RegisterGroup name="HP_TABLE_LUT_ADDR" description="HP_TABLE_LUT_ADDR is a lookup table (LUT) address register for the defect pixelmodule." value="0x00000000" startoffset="0x0850">
				<Member name="reserved" description="Reserved." range="31:10" property="RW"/>
				<Member name="tablelutaddr" description="LUT address register (valid range 0 to 1023)" range="9:0" property="RW"/>
				<Register offset="0x0850"/>
			</RegisterGroup>
			<RegisterGroup name="HP_TABLE_LUT_WRITE_DATA" description="HP_TABLE_LUT_WRITE_DATA is an LUT write data register for the defect pixel module." value="0x00000000" startoffset="0x0854">
				<Member name="reserved" description="Reserved." range="31:22" property="RW"/>
				<Member name="tablelutwritedata" description="LUT write data register." range="21:0" property="RW"/>
				<Register offset="0x0854"/>
			</RegisterGroup>
			<RegisterGroup name="HP_TABLE_LUT_READ_DATA" description="HP_TABLE_LUT_READ_DATA is an LUT read data register for the defect pixel module." value="0x00000000" startoffset="0x0858">
				<Member name="reserved" description="Reserved." range="31:22" property="RO"/>
				<Member name="tablelutreaddata" description="LUT read data register." range="21:0" property="RO"/>
				<Register offset="0x0858"/>
			</RegisterGroup>
			<RegisterGroup name="DNR_CTRL1" description="DNR_CTRL1 is DNR module control register 1." value="0x00000411" startoffset="0x0200">
				<Member name="rmcenterx" description="Horizontal coordinates of the shading map." range="31:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:12" property="RW"/>
				<Member name="intconfig" description="Intensity blending with mosaic raw." range="11:8" property="RW"/>
				<Member name="rmenable" description="Lens shading correction enable.&lt;br&gt;0: off&lt;br&gt;1: on" range="7" property="RW"/>
				<Member name="intselect" description="Intensity filter select." range="6" property="RW"/>
				<Member name="filterselect" description="Denoise filter fine tuning." range="5" property="RW"/>
				<Member name="enable" description="Denoise enable.&lt;br&gt;0: off&lt;br&gt;1: on" range="4" property="RW"/>
				<Member name="rsvd" description="Reserved." range="3:0" property="RW"/>
				<Register offset="0x0200"/>
			</RegisterGroup>
			<RegisterGroup name="DNR_CTRL2" description="DNR_CTRL2 is DNR module control register 2." value="0x00000000" startoffset="0x0204">
				<Member name="rmoffcentermult" description="Normalizing factor for sum of squares." range="31:16" property="RW"/>
				<Member name="rmcentery" description="Vertical coordinates of the shading map." range="15:0" property="RW"/>
				<Register offset="0x0204"/>
			</RegisterGroup>
			<RegisterGroup name="DNR_CTRL3" description="DNR_CTRL3 is DNR module control register 3." value="0x00000000" startoffset="0x0208">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="thresh1h" description="Noise threshold for the horizontal green-only filter." range="15:8" property="RW"/>
				<Member name="thresh0h" description="Noise threshold for high horizontal spatial frequencies." range="7:0" property="RW"/>
				<Register offset="0x0208"/>
			</RegisterGroup>
			<RegisterGroup name="DNR_THRESH_2H" description="DNR_THRESH_2H is a horizontal intermediate-frequency noise threshold register for theDNR module." value="0x00000000" startoffset="0x020C">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="thresh2h" description="Noise threshold for medium horizontal spatial frequencies." range="7:0" property="RW"/>
				<Register offset="0x020C"/>
			</RegisterGroup>
			<RegisterGroup name="DNR_THRESH_4H" description="DNR_THRESH_4H is a horizontal low-frequency noise threshold register for the DNRmodule." value="0x00000000" startoffset="0x0210">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="thresh4h" description="Noise threshold for low horizontal spatial frequencies." range="7:0" property="RW"/>
				<Register offset="0x0210"/>
			</RegisterGroup>
			<RegisterGroup name="DNR_THRESH_0V" description="DNR_THRESH_0V is a vertical high-frequency noise threshold register for the DNR module." value="0x00000000" startoffset="0x0214">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="thresh0v" description="Noise threshold for high vertical spatial frequencies." range="7:0" property="RW"/>
				<Register offset="0x0214"/>
			</RegisterGroup>
			<RegisterGroup name="DNR_THRESH_1V" description="DNR_THRESH_1V is a vertical green noise threshold register for the DNR module." value="0x00000000" startoffset="0x0218">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="thresh1v" description="Noise threshold for the vertical green-only filter." range="7:0" property="RW"/>
				<Register offset="0x0218"/>
			</RegisterGroup>
			<RegisterGroup name="DNR_THRESH_2V" description="DNR_THRESH_2V is a vertical intermediate-frequency noise threshold for the DNR module." value="0x00000000" startoffset="0x021C">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="thresh2v" description="Noise threshold for medium vertical spatial frequencies." range="7:0" property="RW"/>
				<Register offset="0x021C"/>
			</RegisterGroup>
			<RegisterGroup name="DNR_THRESH_4V" description="DNR_THRESH_4V is a vertical low-frequency noise threshold for the DNR module." value="0x00000000" startoffset="0x0220">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="thresh4v" description="Noise threshold for low vertical spatial frequencies." range="7:0" property="RW"/>
				<Register offset="0x0220"/>
			</RegisterGroup>
			<RegisterGroup name="DNR_THRESH_SHORT" description="DNR_THRESH_SHORT is a short exposure noise threshold register for the DNR module." value="0x00000000" startoffset="0x0224">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="threshshort" description="Noise threshold adjustment for short exposure data." range="7:0" property="RW"/>
				<Register offset="0x0224"/>
			</RegisterGroup>
			<RegisterGroup name="DNR_THRESH_LONG" description="DNR_THRESH_LONG is a long exposure noise threshold register for the DNR module." value="0x00000000" startoffset="0x0228">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="threshlong" description="Noise threshold adjustment for long exposure data." range="7:0" property="RW"/>
				<Register offset="0x0228"/>
			</RegisterGroup>
			<RegisterGroup name="DNR_STRENGTH0" description="DNR_STRENGTH0 is a high-frequency component denoise strength register for the DNRmodule." value="0x00000000" startoffset="0x022C">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="strength0" description="Noise reduction effect for high spatial frequencies." range="7:0" property="RW"/>
				<Register offset="0x022C"/>
			</RegisterGroup>
			<RegisterGroup name="DNR_STRENGTH1" description="DNR_STRENGTH1 is a green component denoise strength register for the DNR module." value="0x00000000" startoffset="0x0230">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="strength1" description="Noise reduction effect for the green-only filter." range="7:0" property="RW"/>
				<Register offset="0x0230"/>
			</RegisterGroup>
			<RegisterGroup name="DNR_STRENGTH2" description="DNR_STRENGTH2 is an intermediate-frequency denoise strength register for the DNRmodule." value="0x00000000" startoffset="0x0234">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="strength2" description="Noise reduction effect for medium spatial frequencies." range="7:0" property="RW"/>
				<Register offset="0x0234"/>
			</RegisterGroup>
			<RegisterGroup name="DNR_STRENGTH4" description="DNR_STRENGTH4 is a low-frequency denoise strength register for the DNR module." value="0x00000000" startoffset="0x0238">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="strength4" description="Noise reduction effect for low spatial frequencies." range="7:0" property="RW"/>
				<Register offset="0x0238"/>
			</RegisterGroup>
			<RegisterGroup name="RADIAL_LUT1" description="RADIAL_LUT1 is radial LUT 1 register for the DNR module." value="0x00000000" startoffset="0x0970">
				<Member name="rmshadinglut_3_" description="Radial LUT." range="31:24" property="RW"/>
				<Member name="rmshadinglut_2_" description="Radial LUT." range="23:16" property="RW"/>
				<Member name="rmshadinglut_1_" description="Radial LUT." range="15:8" property="0x0"/>
				<Member name="rmshadinglut_0_" description="Radial LUT." range="7:0" property="RW"/>
				<Register offset="0x0970"/>
			</RegisterGroup>
			<RegisterGroup name="RADIAL_LUT2" description="RADIAL_LUT2 radial LUT 2 register for the DNR module." value="0x00000000" startoffset="0x0974">
				<Member name="rmshadinglut_7_" description="Radial LUT." range="31:24" property="RW"/>
				<Member name="rmshadinglut_6_" description="Radial LUT." range="23:16" property="RW"/>
				<Member name="rmshadinglut_5_" description="Radial LUT." range="15:8" property="0x0"/>
				<Member name="rmshadinglut_4_" description="Radial LUT." range="7:0" property="0x0"/>
				<Register offset="0x0974"/>
			</RegisterGroup>
			<RegisterGroup name="RADIAL_LUT3" description="RADIAL_LUT3 radial LUT 3 register for the DNR module." value="0x00000000" startoffset="0x098C">
				<Member name="rmshadinglut_31_" description="Radial LUT." range="31:24" property="RW"/>
				<Member name="rmshadinglut_30_" description="Radial LUT." range="23:16" property="RW"/>
				<Member name="rmshadinglut_29_" description="Radial LUT." range="15:8" property="0x0"/>
				<Member name="rmshadinglut_28_" description="Radial LUT." range="7:0" property="RW"/>
				<Register offset="0x098C"/>
			</RegisterGroup>
			<RegisterGroup name="RADIAL_LUT4" description="RADIAL_LUT4 radial LUT 4 register for the DNR module." value="0x00000000" startoffset="0x0990">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="rmshadinglut_32_" description="Radial LUT." range="7:0" property="RW"/>
				<Register offset="0x0990"/>
			</RegisterGroup>
			<RegisterGroup name="DNR_NOISE_PROFILE_LUT1" description="DNR_NOISE_PROFILE_LUT1 is a noise profile LUT write data register for the DNRmodule." value="0x00000000" startoffset="0x0780">
				<Member name="weightlut_3_" description="Noise profile LUT." range="31:24" property="RW"/>
				<Member name="weightlut_2_" description="Noise profile LUT." range="23:16" property="0x0"/>
				<Member name="weightlut_1_" description="Noise profile LUT." range="15:8" property="RW"/>
				<Member name="weightlut_0_" description="Noise profile LUT." range="7:0" property="RW"/>
				<Register offset="0x0780"/>
			</RegisterGroup>
			<RegisterGroup name="DNR_NOISE_PROFILE_LUT2" description="DNR_NOISE_PROFILE_LUT2 is a noise profile LUT write data register for the DNRmodule." value="0x00000000" startoffset="0x0784">
				<Member name="weightlut_7_" description="Noise profile LUT." range="31:24" property="RW"/>
				<Member name="weightlut_6_" description="Noise profile LUT." range="23:16" property="0x0"/>
				<Member name="weightlut_5_" description="Noise profile LUT." range="15:8" property="RW"/>
				<Member name="weightlut_4_" description="Noise profile LUT." range="7:0" property="RW"/>
				<Register offset="0x0784"/>
			</RegisterGroup>
			<RegisterGroup name="DNR_NOISE_PROFILE_LUTN" description="DNR_NOISE_PROFILE_LUTn is a noise profile LUT write data register for the DNRmodule." value="0x00000000" startoffset="0x07FC">
				<Member name="weightlut_127_" description="Noise profile LUT." range="31:24" property="RW"/>
				<Member name="weightlut_126_" description="Noise profile LUT." range="23:16" property="RW"/>
				<Member name="weightlut_125_" description="Noise profile LUT." range="15:8" property="0x0"/>
				<Member name="weightlut_124_" description="Noise profile LUT." range="7:0" property="RW"/>
				<Register offset="0x07FC"/>
			</RegisterGroup>
			<RegisterGroup name="DNR_EXP_THRESH" description="DNR_EXP_THRESH is a long/short exposure threshold register for the DNR module." value="0x00000000" startoffset="0x0270">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="expthresh" description="Threshold for determining long/short exposure data." range="15:0" property="RW"/>
				<Register offset="0x0270"/>
			</RegisterGroup>
			<RegisterGroup name="DNR_RATIO_SHORT" description="DNR_RATIO_SHORT is a short exposure noise profile LUT multiplier register for the DNRmodule." value="0x00000000" startoffset="0x0274">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="shortratio" description="Multiplier that applies to short exposure data for noise profile calculation.&lt;br&gt;Format: unsigned 6.2-bit fixed-point" range="7:0" property="RW"/>
				<Register offset="0x0274"/>
			</RegisterGroup>
			<RegisterGroup name="DNR_RATIO_LONG" description="DNR_RATIO_LONG is a long exposure noise profile LUT multiplier register for the DNRmodule." value="0x00000000" startoffset="0x0278">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="longratio" description="Multiplier that applies to long exposure data for noise profile calculation.&lt;br&gt;Format: unsigned 6.2-bit fixed-point" range="7:0" property="RW"/>
				<Register offset="0x0278"/>
			</RegisterGroup>
			<RegisterGroup name="WB_GAIN00" description="WB_GAIN00 is an R component gain register for the white balance module." value="0x00000000" startoffset="0x02C0">
				<Member name="reserved" description="Reserved." range="31:12" property="RW"/>
				<Member name="gain00" description="Multiplier for color channel 00 (R).&lt;br&gt;Format: unsigned 4.8-bit fixed-point" range="11:0" property="RW"/>
				<Register offset="0x02C0"/>
			</RegisterGroup>
			<RegisterGroup name="WB_GAIN01" description="WB_GAIN01 is a Gr component gain register for the white balance module." value="0x00000000" startoffset="0x02C4">
				<Member name="reserved" description="Reserved." range="31:12" property="RW"/>
				<Member name="gain01" description="Multiplier for color channel 01 (Gr).&lt;br&gt;Format: unsigned 4.8-bit fixed-point" range="11:0" property="RW"/>
				<Register offset="0x02C4"/>
			</RegisterGroup>
			<RegisterGroup name="WB_GAIN10" description="WB_GAIN10 is a Gb component gain register for the white balance module." value="0x00000000" startoffset="0x02C8">
				<Member name="reserved" description="Reserved." range="31:12" property="RW"/>
				<Member name="gain10" description="Multiplier for color channel 10 (Gb).&lt;br&gt;Format: unsigned 4.8-bit fixed-point" range="11:0" property="RW"/>
				<Register offset="0x02C8"/>
			</RegisterGroup>
			<RegisterGroup name="WB_GAIN11" description="WB_GAIN11 is a B component gain register for the white balance module." value="0x00000000" startoffset="0x02CC">
				<Member name="reserved" description="Reserved." range="31:12" property="RW"/>
				<Member name="gain11" description="Multiplier for color channel 11 (B).&lt;br&gt;Format: unsigned 4.8-bit fixed-point" range="11:0" property="RW"/>
				<Register offset="0x02CC"/>
			</RegisterGroup>
			<RegisterGroup name="WB_BLACK00" description="WB_BLACK00 is an R component black level register for the white balance module." value="0x00000000" startoffset="0x02D0">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="black00" description="Black offset for color channel 00(R)." range="15:0" property="RW"/>
				<Register offset="0x02D0"/>
			</RegisterGroup>
			<RegisterGroup name="WB_BLACK01" description="WB_BLACK01 is a Gr component black level register for the white balance module." value="0x00000000" startoffset="0x02D4">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="black01" description="Black offset for color channel 01 (Gr)." range="15:0" property="RW"/>
				<Register offset="0x02D4"/>
			</RegisterGroup>
			<RegisterGroup name="WB_BLACK10" description="WB_BLACK10 is a Gb component black level register for the white balance module." value="0x00000000" startoffset="0x02D8">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="black10" description="Black offset for color channel 10 (Gb)." range="15:0" property="RW"/>
				<Register offset="0x02D8"/>
			</RegisterGroup>
			<RegisterGroup name="WB_BLACK11" description="WB_BLACK11 is a B component black level register for the white balance module." value="0x00000000" startoffset="0x02DC">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="black11" description="Black offset for color channel 11 (B)." range="15:0" property="RW"/>
				<Register offset="0x02DC"/>
			</RegisterGroup>
			<RegisterGroup name="SHADING_CTRL" description="SHADING_CTRL is a lens shading module control module." value="0x00000000" startoffset="0x0300">
				<Member name="reserved" description="Reserved." range="31:1" property="RW"/>
				<Member name="enable" description="Lens shading correction enable.&lt;br&gt;0: off&lt;br&gt;1: on" range="0" property="RW"/>
				<Register offset="0x0300"/>
			</RegisterGroup>
			<RegisterGroup name="SHADING_RX" description="SHADING_RX is an R component center horizontal coordinate register for the lens shadingmodule." value="0x00000000" startoffset="0x0304">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="centerrx" description="Rx coordinates of the shading map." range="15:0" property="RW"/>
				<Register offset="0x0304"/>
			</RegisterGroup>
			<RegisterGroup name="SHADING_RY" description="SHADING_RY is an R component center vertical coordinate register for the lens shadingmodule." value="0x00000000" startoffset="0x0308">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="centerry" description="Ry coordinates of the shading map." range="15:0" property="RW"/>
				<Register offset="0x0308"/>
			</RegisterGroup>
			<RegisterGroup name="SHADING_GX" description="SHADING_GX is a G component center horizontal coordinate register for the lens shadingmodule." value="0x00000000" startoffset="0x030C">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="centergx" description="Gx coordinates of the shading map." range="15:0" property="RW"/>
				<Register offset="0x030C"/>
			</RegisterGroup>
			<RegisterGroup name="SHADING_GY" description="SHADING_GY is a G component center vertical coordinate register for the lens shadingmodule." value="0x00000000" startoffset="0x0310">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="centergy" description="Gy coordinates of the shading map." range="15:0" property="RW"/>
				<Register offset="0x0310"/>
			</RegisterGroup>
			<RegisterGroup name="SHADING_BX" description="SHADING_BX is a B component center horizontal coordinate register for the lens shadingmodule." value="0x00000000" startoffset="0x0314">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="centerbx" description="Bx coordinates of the shading map." range="15:0" property="RW"/>
				<Register offset="0x0314"/>
			</RegisterGroup>
			<RegisterGroup name="SHADING_BY" description="SHADING_BY is a B component center vertical coordinate register for the lens shadingmodule." value="0x00000000" startoffset="0x0318">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="centerby" description="By coordinates of the shading map." range="15:0" property="RW"/>
				<Register offset="0x0318"/>
			</RegisterGroup>
			<RegisterGroup name="SHADING_MULTR" description="SHADING_MULTR is an R component shading factor for the lens shading module." value="0x00000000" startoffset="0x031C">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="offcentermultr" description="Normalizing factor for sum of squares." range="15:0" property="RW"/>
				<Register offset="0x031C"/>
			</RegisterGroup>
			<RegisterGroup name="SHADING_MULTG" description="SHADING_MULTG is a G component shading factor for the lens shading module." value="0x00000000" startoffset="0x0320">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="offcentermultg" description="Normalizing factor for sum of squares.es" range="15:0" property="RW"/>
				<Register offset="0x0320"/>
			</RegisterGroup>
			<RegisterGroup name="SHADING_MULTB" description="SHADING_MULTB is a B component shading factor for the lens shading module." value="0x00000000" startoffset="0x0324">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="offcentermultb" description="Normalizing factor for sum of squares." range="15:0" property="RW"/>
				<Register offset="0x0324"/>
			</RegisterGroup>
			<RegisterGroup name="DRC_ENABLE" description="DRC_ENABLE is a DRC enable register." value="0x00000000" startoffset="0x0380">
				<Member name="reserved" description="Reserved." range="31:1" property="RW"/>
				<Member name="enable" description="DRC enable.&lt;br&gt;0: off&lt;br&gt;1: on" range="0" property="RW"/>
				<Register offset="0x0380"/>
			</RegisterGroup>
			<RegisterGroup name="DRC_STRENGTH" description="DRC_STRENGTH is a DRC strength register." value="0x00000000" startoffset="0x0384">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="strength" description="Strength of dynamic range compression.&lt;br&gt;When other parameters are default values, increase the visibility of shadows." range="7:0" property="RW"/>
				<Register offset="0x0384"/>
			</RegisterGroup>
			<RegisterGroup name="DRC_CTRL" description="DRC_CTRL is a DRC module control register." value="0x00000010" startoffset="0x0388">
				<Member name="reserved" description="Reserved." range="31:24" property="RW"/>
				<Member name="slopemin" description="Restrict the minimum slope (gain) that can be generated by the adaptive algorithm." range="23:16" property="RW"/>
				<Member name="slopemax" description="Restrict the maximum slope (gain) which can be generated by the adaptive algorithm." range="15:8" property="RW"/>
				<Member name="varianceintensity" description="Degree of luminance sensitivity of the algorithm." range="7:4" property="RW"/>
				<Member name="variancespace" description="Degree of spatial sensitivity of the algorithm." range="3:0" property="RW"/>
				<Register offset="0x0388"/>
			</RegisterGroup>
			<RegisterGroup name="DRC_LOOKUP1_ENABLE" description="DRC_LOOKUP1_ENABLE is a DRC LUT1 enable register." value="0x00000000" startoffset="0x03C8">
				<Member name="reserved" description="Reserved." range="31:2" property="RW"/>
				<Member name="revperceptenable" description="DRC look-up 1 enable.&lt;br&gt;0: off&lt;br&gt;1: on" range="1" property="RW"/>
				<Member name="reserved" description="Reserved." range="0" property="RW"/>
				<Register offset="0x03C8"/>
			</RegisterGroup>
			<RegisterGroup name="DRC_LUT1_ADDR" description="DRC_LOOKUP1_ENABLE is a DRC LUT1 address register." value="0x00000000" startoffset="0x0820">
				<Member name="reserved" description="Reserved." range="31:7" property="RW"/>
				<Member name="revperceptlutaddr" description="LUT address register (valid range 0 to 64)." range="6:0" property="RW"/>
				<Register offset="0x0820"/>
			</RegisterGroup>
			<RegisterGroup name="DRC_LUT1_DATA" description="DRC_LOOKUP1_ENABLE is a DRC LUT1 data register." value="0x00000000" startoffset="0x0824">
				<Member name="revperceptlutwritedata" description="LUT write data register." range="31:0" property="RW"/>
				<Register offset="0x0824"/>
			</RegisterGroup>
			<RegisterGroup name="DRC_LOOKUP2_ENABLE" description="DRC_LOOKUP1_ENABLE is a DRC LUT2 enable register." value="0x00000000" startoffset="0x03E8">
				<Member name="reserved" description="Reserved." range="31:2" property="RW"/>
				<Member name="fwdperceptenable" description="DRC look-up 2 enable.&lt;br&gt;0: off&lt;br&gt;1: on" range="1" property="RW"/>
				<Member name="reserved" description="Reserved." range="0" property="RW"/>
				<Register offset="0x03E8"/>
			</RegisterGroup>
			<RegisterGroup name="DRC_LUT2_ADDR" description="DRC_LOOKUP1_ENABLE is a DRC LUT2 address register." value="0x00000000" startoffset="0x0830">
				<Member name="reserved" description="Reserved." range="31:7" property="RW"/>
				<Member name="fwdperceptlutaddr" description="LUT address register (valid range 0 to 64)." range="6:0" property="RW"/>
				<Register offset="0x0830"/>
			</RegisterGroup>
			<RegisterGroup name="DRC_LUT2_DATA" description="DRC_LOOKUP1_ENABLE is a DRC LUT2 data register." value="0x00000000" startoffset="0x0834">
				<Member name="reserved" description="Reserved." range="31:12" property="RW"/>
				<Member name="fwdperceptlutwritedata" description="LUT write data register." range="11:0" property="RW"/>
				<Register offset="0x0834"/>
			</RegisterGroup>
			<RegisterGroup name="DEMOSAIC_VH_SLOPE" description="DEMOSAIC_VH_SLOPE is a maximum vertical/horizontal slope register for the demosaicmodule." value="0x00000000" startoffset="0x0400">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="vhslope" description="Slope of vertical/horizontal blending threshold in 4.4 logarithmic format." range="7:0" property="RW"/>
				<Register offset="0x0400"/>
			</RegisterGroup>
			<RegisterGroup name="DEMOSAIC_AA_SLOPE" description="DEMOSAIC_AA_SLOPE is an AA slope register." value="0x00000000" startoffset="0x0404">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="aaslope" description="Slope of angular blending threshold in 4.4 logarithmic format." range="7:0" property="RW"/>
				<Register offset="0x0404"/>
			</RegisterGroup>
			<RegisterGroup name="DEMOSAIC_VA_SLOPE" description="DEMOSAIC_VA_SLOPE is a VA slope register." value="0x00000000" startoffset="0x0408">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="vaslope" description="Slope of VH-AA (VA) blending threshold in 4.4 logarithmic format." range="7:0" property="RW"/>
				<Register offset="0x0408"/>
			</RegisterGroup>
			<RegisterGroup name="DEMOSAIC_UU_SLOPE" description="DEMOSAIC_UU_SLOPE is a UU slope register." value="0x00000000" startoffset="0x040C">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="uuslope" description="Slope of undefined blending threshold in 4.4 logarithmic format." range="7:0" property="RW"/>
				<Register offset="0x040C"/>
			</RegisterGroup>
			<RegisterGroup name="DEMOSAIC_SAT_SLOPE" description="DEMOSAIC_SAT_SLOPE is an SAT slope register." value="0x00000000" startoffset="0x0410">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="satslope" description="Slope of saturation blending threshold in linear format 2.6." range="7:0" property="RW"/>
				<Register offset="0x0410"/>
			</RegisterGroup>
			<RegisterGroup name="DEMOSAIC_VH_THRESH" description="DEMOSAIC_VH_THRESH is a VH threshold register." value="0x00000000" startoffset="0x0414">
				<Member name="reserved" description="Reserved." range="31:12" property="RW"/>
				<Member name="vhthresh" description="Threshold for the range of vertical/horizontal blending in 0.12 format." range="11:0" property="RW"/>
				<Register offset="0x0414"/>
			</RegisterGroup>
			<RegisterGroup name="DEMOSAIC_AA_THRESH" description="DEMOSAIC_AA_THRESH is an AA threshold register." value="0x00000000" startoffset="0x0418">
				<Member name="reserved" description="Reserved." range="31:12" property="RW"/>
				<Member name="aathresh" description="Threshold for the range of angular blending in 0.12 format." range="11:0" property="RW"/>
				<Register offset="0x0418"/>
			</RegisterGroup>
			<RegisterGroup name="DEMOSAIC_VA_THRESH" description="DEMOSAIC_VA_THRESH is a VA threshold register." value="0x00000000" startoffset="0x041C">
				<Member name="reserved" description="Reserved." range="31:12" property="RW"/>
				<Member name="vathresh" description="Threshold for the range of VA blending in 0.12 format." range="11:0" property="RW"/>
				<Register offset="0x041C"/>
			</RegisterGroup>
			<RegisterGroup name="DEMOSAIC_UU_THRESH" description="DEMOSAIC_UU_THRESH is a UU threshold register." value="0x00000000" startoffset="0x0420">
				<Member name="reserved" description="Reserved." range="31:12" property="RW"/>
				<Member name="uuthresh" description="Threshold for the range of undefined blending in 0.12 format." range="11:0" property="RW"/>
				<Register offset="0x0420"/>
			</RegisterGroup>
			<RegisterGroup name="DEMOSAIC_SAT_THRESH" description="DEMOSAIC_AA_OFFSET is an AA threshold register." value="0x00000000" startoffset="0x0424">
				<Member name="reserved" description="Reserved." range="31:12" property="RW"/>
				<Member name="satthresh" description="Threshold for the range of saturation blending in signed 2.9 format." range="11:0" property="RW"/>
				<Register offset="0x0424"/>
			</RegisterGroup>
			<RegisterGroup name="DEMOSAIC_VH_OFFSET" description="DEMOSAIC_VH_OFFSET is a vertical/horizontal offset register for the demosaic module." value="0x00000000" startoffset="0x0428">
				<Member name="reserved" description="Reserved." range="31:12" property="RW"/>
				<Member name="vhoffset" description="Offset for vertical/horizontal blending threshold in 0.12 format." range="11:0" property="RW"/>
				<Register offset="0x0428"/>
			</RegisterGroup>
			<RegisterGroup name="DEMOSAIC_AA_OFFSET" description="DEMOSAIC_AA_OFFSET is an AA offset register." value="0x00000000" startoffset="0x042C">
				<Member name="reserved" description="Reserved." range="31:12" property="RW"/>
				<Member name="aaoffset" description="Offset for angular blending threshold in 0.12 format." range="11:0" property="RW"/>
				<Register offset="0x042C"/>
			</RegisterGroup>
			<RegisterGroup name="DEMOSAIC_VA_OFFSET" description="DEMOSAIC_VA_OFFSET is a VA offset register." value="0x00000000" startoffset="0x0430">
				<Member name="reserved" description="Reserved." range="31:12" property="RW"/>
				<Member name="vaoffset" description="Offset for VA blending threshold in 0.12 format." range="11:0" property="RW"/>
				<Register offset="0x0430"/>
			</RegisterGroup>
			<RegisterGroup name="DEMOSAIC_UU_OFFSET" description="DEMOSAIC_UU_OFFSET is a UU offset register." value="0x00000000" startoffset="0x0434">
				<Member name="reserved" description="Reserved." range="31:12" property="RW"/>
				<Member name="uuoffset" description="Offset for undefined blending threshold in 0.12 format." range="11:0" property="RW"/>
				<Register offset="0x0434"/>
			</RegisterGroup>
			<RegisterGroup name="DEMOSAIC_SAT_OFFSET" description="DEMOSAIC_SAT_OFFSET is an SAT offset register." value="0x00000000" startoffset="0x0438">
				<Member name="reserved" description="Reserved." range="31:12" property="RW"/>
				<Member name="satoffset" description="Offset for saturation blending threshold in signed 2.9 format." range="11:0" property="RW"/>
				<Register offset="0x0438"/>
			</RegisterGroup>
			<RegisterGroup name="DEMOSAIC_SHARP_ALT_D" description="DEMOSAIC_SHARP_ALT_D is an edge sharpen strength register." value="0x00000000" startoffset="0x043C">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="sharpaltd" description="Directional sharp mask strength in signed 4.4 format." range="7:0" property="RW"/>
				<Register offset="0x043C"/>
			</RegisterGroup>
			<RegisterGroup name="DEMOSAIC_SHARP_ALT_UD" description="DEMOSAIC_SHARP_ALT_UD is a flat area sharpen strength register." value="0x00000000" startoffset="0x0440">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="sharpaltud" description="Non-directional sharp mask strength in signed 4.4 format." range="7:0" property="RW"/>
				<Register offset="0x0440"/>
			</RegisterGroup>
			<RegisterGroup name="DEMOSAIC_LUM_THRESH" description="DEMOSAIC_LUM_THRESH is an LUM threshold register." value="0x00000000" startoffset="0x0444">
				<Member name="reserved" description="Reserved." range="31:12" property="RW"/>
				<Member name="lumthresh" description="Luminance threshold for directional sharpening." range="11:0" property="RW"/>
				<Register offset="0x0444"/>
			</RegisterGroup>
			<RegisterGroup name="DEMOSAIC_NP_OFFSET" description="DEMOSAIC_NP_OFFSET is an NP offset register." value="0x00000000" startoffset="0x0448">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="npoffset" description="Noise profile offset in logarithmic 4.4 format." range="7:0" property="RW"/>
				<Register offset="0x0448"/>
			</RegisterGroup>
			<RegisterGroup name="DEMOSAIC_AC_THRESH" description="DEMOSAIC_AC_THRESH is an AC threshold register." value="0x00000000" startoffset="0x0450">
				<Member name="reserved" description="Reserved." range="31:12" property="RW"/>
				<Member name="acthresh" description="Threshold for the range of AC blending in signed 2.9 format." range="11:0" property="RW"/>
				<Register offset="0x0450"/>
			</RegisterGroup>
			<RegisterGroup name="DEMOSAIC_AC_SLOPE" description="DEMOSAIC_AC_SLOPE is an AC slope register." value="0x00000000" startoffset="0x0454">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="acslope" description="Slope of AC blending threshold in linear 2.6 format." range="7:0" property="RW"/>
				<Register offset="0x0454"/>
			</RegisterGroup>
			<RegisterGroup name="DEMOSAIC_AC_OFFSET" description="DEMOSAIC_AC_OFFSET is an AC offset register." value="0x00000000" startoffset="0x0458">
				<Member name="reserved" description="Reserved." range="31:12" property="RW"/>
				<Member name="acoffset" description="Offset for AC blending threshold in signed 2.9 format." range="11:0" property="RW"/>
				<Register offset="0x0458"/>
			</RegisterGroup>
			<RegisterGroup name="DEMOSAIC_FC_SLPOE" description="DEMOSAIC_FC_SLPOE is an anti-false color strength register." value="0x00000000" startoffset="0x045C">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="fcslope" description="Slope (strength) of false color correction." range="7:0" property="RW"/>
				<Register offset="0x045C"/>
			</RegisterGroup>
			<RegisterGroup name="NP_LUT_WEIGHT1" description="NP_LUT_WEIGHT1 is noise profile LUT weight 1 register." value="0x00000000" startoffset="0x0C00">
				<Member name="weightlut_3_" description="Noise profile LUT." range="31:24" property="RW"/>
				<Member name="weightlut_2_" description="Noise profile LUT." range="23:16" property="RW"/>
				<Member name="weightlut_1_" description="Noise profile LUT." range="15:8" property="0x0"/>
				<Member name="weightlut_0_" description="Noise profile LUT." range="7:0" property="RW"/>
				<Register offset="0x0C00"/>
			</RegisterGroup>
			<RegisterGroup name="NP_LUT_WEIGHT2" description="NP_LUT_WEIGHT2 is noise profile LUT weight 2 register." value="0x00000000" startoffset="0x0C04">
				<Member name="weightlut_7_" description="Noise profile LUT." range="31:24" property="RW"/>
				<Member name="weightlut_6_" description="Noise profile LUT." range="23:16" property="0x0"/>
				<Member name="weightlut_5_" description="Noise profile LUT." range="15:8" property="RW"/>
				<Member name="weightlut_4_" description="Noise profile LUT." range="7:0" property="RW"/>
				<Register offset="0x0C04"/>
			</RegisterGroup>
			<RegisterGroup name="NP_LUT_WEIGHTN" description="NP_LUT_WEIGHTn is noise profile LUT weight n register." value="0x00000000" startoffset="0x0C7C">
				<Member name="weightlut_127_" description="Noise profile LUT." range="31:24" property="RW"/>
				<Member name="weightlut_126_" description="Noise profile LUT." range="23:16" property="RW"/>
				<Member name="weightlut_125_" description="Noise profile LUT." range="15:8" property="RW"/>
				<Member name="weightlut_124_" description="Noise profile LUT." range="7:0" property="RW"/>
				<Register offset="0x0C7C"/>
			</RegisterGroup>
			<RegisterGroup name="CCM_CTRL" description="CCM_CTRL is a color matrix module control register." value="0x00000000" startoffset="0x04A4">
				<Member name="reserved" description="Reserved." range="31:1" property="RW"/>
				<Member name="enable" description="Color matrix enable.&lt;br&gt;0: off&lt;br&gt;1: on" range="0" property="RW"/>
				<Register offset="0x04A4"/>
			</RegisterGroup>
			<RegisterGroup name="CCM_COEFFT_RR" description="CCM_COEFFT_RR is an RR position coefficient register for the color matrix module." value="0x00000000" startoffset="0x0480">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="coefftr_r" description="Matrix coefficient for red-red multiplier.&lt;br&gt;Format: sign/magnitude 8.8-bit fixed-point" range="15:0" property="RW"/>
				<Register offset="0x0480"/>
			</RegisterGroup>
			<RegisterGroup name="CCM_COEFFT_RG" description="CCM_COEFFT_RG is an RG position coefficient register for the color matrix module." value="0x00000000" startoffset="0x0484">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="coefftr_g" description="Matrix coefficient for red-green multiplier.&lt;br&gt;Format: sign/magnitude 8.8-bit fixed-point" range="15:0" property="RW"/>
				<Register offset="0x0484"/>
			</RegisterGroup>
			<RegisterGroup name="CCM_COEFFT_RB" description="CCM_COEFFT_RB is an RB position coefficient register for the color matrix module." value="0x00000000" startoffset="0x0488">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="coefftr_b" description="Matrix coefficient for red-blue multiplier.&lt;br&gt;Format: sign/magnitude 8.8-bit fixed-point" range="15:0" property="RW"/>
				<Register offset="0x0488"/>
			</RegisterGroup>
			<RegisterGroup name="CCM_COEFFT_GR" description="CCM_COEFFT_GR is a GR position coefficient register for the color matrix module." value="0x00000000" startoffset="0x048C">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="coefftg_r" description="Matrix coefficient for green-red multiplier.&lt;br&gt;Format: sign/magnitude 8.8-bit fixed-point" range="15:0" property="RW"/>
				<Register offset="0x048C"/>
			</RegisterGroup>
			<RegisterGroup name="CCM_COEFFT_GG" description="CCM_COEFFT_GG is a GG position coefficient register for the color matrix module." value="0x00000000" startoffset="0x0490">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="coefftg_g" description="Matrix coefficient for green-green multiplier.&lt;br&gt;Format: sign/magnitude 8.8-bit fixed-point" range="15:0" property="RW"/>
				<Register offset="0x0490"/>
			</RegisterGroup>
			<RegisterGroup name="CCM_COEFFT_GB" description="CCM_COEFFT_GB is a GB position coefficient register for the color matrix module." value="0x00000000" startoffset="0x0494">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="coefftg_b" description="Matrix coefficient for green-blue multiplier.&lt;br&gt;Format: sign/magnitude 8.8-bit fixed-point" range="15:0" property="RW"/>
				<Register offset="0x0494"/>
			</RegisterGroup>
			<RegisterGroup name="CCM_COEFFT_BR" description="CCM_COEFFT_BR is a BR position coefficient register for the color matrix module." value="0x00000000" startoffset="0x0498">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="coefftb_r" description="Matrix coefficient for blue-red multiplier.&lt;br&gt;Format: sign/magnitude 8.8-bit fixed-point" range="15:0" property="RW"/>
				<Register offset="0x0498"/>
			</RegisterGroup>
			<RegisterGroup name="CCM_COEFFT_BG" description="CCM_COEFFT_BG is a BG position coefficient register for the color matrix module." value="0x00000000" startoffset="0x049C">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="coefftb_g" description="Matrix coefficient for blue-green multiplier.&lt;br&gt;Format: sign/magnitude 8.8-bit fixed-point" range="15:0" property="RW"/>
				<Register offset="0x049C"/>
			</RegisterGroup>
			<RegisterGroup name="CCM_COEFFT_BB" description="CCM_COEFFT_BB is a BB position coefficient register for the color matrix module." value="0x00000000" startoffset="0x04A0">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="coefftb_b" description="Matrix coefficient for blue-blue multiplier.&lt;br&gt;Format: sign/magnitude 8.8-bit fixed-point" range="15:0" property="RW"/>
				<Register offset="0x04A0"/>
			</RegisterGroup>
			<RegisterGroup name="CCM_COEFFT_WBR" description="CCM_COEFFT_WBR is an R component white balance gain register for the color matrixmodule." value="0x00000000" startoffset="0x04A8">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="coefftwbr" description="White balance gain for red.&lt;br&gt;Format: sign/magnitude 8.8-bit fixed-point" range="15:0" property="RW"/>
				<Register offset="0x04A8"/>
			</RegisterGroup>
			<RegisterGroup name="CCM_COEFFT_WBG" description="CCM_COEFFT_WBG is a G component white balance gain register for the color matrixmodule." value="0x00000000" startoffset="0x04AC">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="coefftwbg" description="White balance gain for green.&lt;br&gt;Format: sign/magnitude 8.8-bit fixed-point" range="15:0" property="RW"/>
				<Register offset="0x04AC"/>
			</RegisterGroup>
			<RegisterGroup name="CCM_COEFFT_WBB" description="CCM_COEFFT_WBB is a B component white balance gain register for the color matrixmodule." value="0x00000000" startoffset="0x04B0">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="coefftwbb" description="White balance gain for blue.&lt;br&gt;Format: sign/magnitude 8.8-bit fixed-point" range="15:0" property="RW"/>
				<Register offset="0x04B0"/>
			</RegisterGroup>
			<RegisterGroup name="METERING_HIST_THRESH01" description="METERING_HIST_THRESH01 is segment 0 and segment 1 boundary point register forhistogram statistics." value="0x00000000" startoffset="0x0600">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="histthresh01" description="Histogram threshold for bin 0/1 boundary." range="7:0" property="RW"/>
				<Register offset="0x0600"/>
			</RegisterGroup>
			<RegisterGroup name="METERING_HIST_THRESH12" description="METERING_HIST_THRESH12 is segment 1 and segment 2 boundary point register forhistogram statistics." value="0x00000000" startoffset="0x0604">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="histthresh12" description="Histogram threshold for bin 1/2 boundary." range="7:0" property="RW"/>
				<Register offset="0x0604"/>
			</RegisterGroup>
			<RegisterGroup name="METERING_HIST_THRESH34" description="METERING_HIST_THRESH34 is segment 3 and segment 4 boundary point register forhistogram statistics." value="0x00000000" startoffset="0x0608">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="histthresh34" description="Histogram threshold for bin 2/3 boundary." range="7:0" property="RW"/>
				<Register offset="0x0608"/>
			</RegisterGroup>
			<RegisterGroup name="METERING_HIST_THRESH45" description="METERING_HIST_THRESH45 is segment 4 and segment 5 boundary point register forhistogram statistics." value="0x00000000" startoffset="0x060C">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="histthresh45" description="Histogram threshold for bin 3/4 boundary." range="7:0" property="RW"/>
				<Register offset="0x060C"/>
			</RegisterGroup>
			<RegisterGroup name="METERING_HIST0" description="METERING_HIST0 is histogram statistics register for segment 0." value="0x00000000" startoffset="0x0620">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="hist0" description="Normalized histogram results for bin 0." range="15:0" property="RO"/>
				<Register offset="0x0620"/>
			</RegisterGroup>
			<RegisterGroup name="METERING_HIST1" description="METERING_HIST1 is histogram statistics register for segment 1." value="0x00000000" startoffset="0x0624">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="hist1" description="Normalized histogram results for bin 1." range="15:0" property="RO"/>
				<Register offset="0x0624"/>
			</RegisterGroup>
			<RegisterGroup name="METERING_HIST3" description="METERING_HIST3 is histogram statistics register for segment 3." value="0x00000000" startoffset="0x0628">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="hist3" description="Normalized histogram results for bin 3." range="15:0" property="RO"/>
				<Register offset="0x0628"/>
			</RegisterGroup>
			<RegisterGroup name="METERING_HIST4" description="METERING_HIST4 is histogram statistics register for segment 4." value="0x00000000" startoffset="0x062C">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="hist4" description="Normalized histogram results for bin 4." range="15:0" property="RO"/>
				<Register offset="0x062C"/>
			</RegisterGroup>
			<RegisterGroup name="AE_NODES_USED" description="AE_NODES_USED is an AE active region register." value="0x00000000" startoffset="0x0630">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="aexpnodesusedvert" description="Number of vertical active zones." range="15:8" property="RW"/>
				<Member name="aexpnodesusedhoriz" description="Number of horizontal active zones." range="7:0" property="RW"/>
				<Register offset="0x0630"/>
			</RegisterGroup>
			<RegisterGroup name="METERING_AWB_WHITE_LEVEL" description="METERING_AWB_WHITE_LEVEL is an AWB brightest point register." value="0x00000000" startoffset="0x0640">
				<Member name="reserved" description="Reserved." range="31:10" property="RW"/>
				<Member name="whitelevelawb" description="Upper limit of valid data for AWB." range="9:0" property="RW"/>
				<Register offset="0x0640"/>
			</RegisterGroup>
			<RegisterGroup name="METERING_AWB_BLACK_LEVEL" description="METERING_AWB_BLACK_LEVEL is an AWB darkest point register." value="0x00000000" startoffset="0x0644">
				<Member name="reserved" description="Reserved." range="31:12" property="RW"/>
				<Member name="blacklevelawb" description="Lower limit of valid data for AWB." range="11:0" property="RW"/>
				<Register offset="0x0644"/>
			</RegisterGroup>
			<RegisterGroup name="METERING_AWB_CR_REF_MAX" description="METERING_AWB_CR_REF_MAX is the maximum Cr value register for the AWBreference white point." value="0x00000000" startoffset="0x0648">
				<Member name="reserved" description="Reserved." range="31:12" property="RW"/>
				<Member name="crrefmaxawb" description="Maximum value of R/G for white region.&lt;br&gt;Format: unsigned 4.8-bit fixed-point" range="11:0" property="RW"/>
				<Register offset="0x0648"/>
			</RegisterGroup>
			<RegisterGroup name="METERING_AWB_CR_REF_MIN" description="METERING_AWB_CR_REF_MIN is the minimum Cr value register for the AWB referencewhite point." value="0x00000000" startoffset="0x064C">
				<Member name="reserved" description="Reserved." range="31:12" property="RW"/>
				<Member name="crrefminawb" description="Minimum value of R/G for white region.&lt;br&gt;Format: unsigned 4.8-bit fixed-point" range="11:0" property="RW"/>
				<Register offset="0x064C"/>
			</RegisterGroup>
			<RegisterGroup name="METERING_AWB_CB_REF_MAX" description="METERING_AWB_CB_REF_MAX is the maximum Cb value register for the AWBreference white point." value="0x00000000" startoffset="0x0650">
				<Member name="reserved" description="Reserved." range="31:12" property="RW"/>
				<Member name="cbrefmaxawb" description="Maximum value of B/G for white region.&lt;br&gt;Format: unsigned 4.8-bit fixed-point" range="11:0" property="RW"/>
				<Register offset="0x0650"/>
			</RegisterGroup>
			<RegisterGroup name="METERING_AWB_CB_REF_MIN" description="METERING_AWB_CB_REF_MIN is the minimum Cb value register for the AWB referencewhite point." value="0x00000000" startoffset="0x0654">
				<Member name="reserved" description="Reserved." range="31:12" property="RW"/>
				<Member name="cbrefminawb" description="Minimum value of B/G for white region.&lt;br&gt;Format: unsigned 4.8-bit fixed-point" range="11:0" property="RW"/>
				<Register offset="0x0654"/>
			</RegisterGroup>
			<RegisterGroup name="METERING_AWB_RG" description="METERING_AWB_RG is an AWB output G/R register." value="0x00000000" startoffset="0x0658">
				<Member name="reserved" description="Reserved." range="31:12" property="RO"/>
				<Member name="awbrg" description="AWB output R/G.&lt;br&gt;Format: unsigned 4.8-bit fixed-point" range="11:0" property="RO"/>
				<Register offset="0x0658"/>
			</RegisterGroup>
			<RegisterGroup name="METERING_AWB_BG" description="METERING_AWB_BG is an AWB output G/B register." value="0x00000000" startoffset="0x065C">
				<Member name="reserved" description="Reserved." range="31:12" property="RO"/>
				<Member name="awbbg" description="AWB output B/G.&lt;br&gt;Format: unsigned 4.8-bit fixed-point" range="11:0" property="RO"/>
				<Register offset="0x065C"/>
			</RegisterGroup>
			<RegisterGroup name="METERING_AWB_SUM" description="METERING_AWB_SUM is an AWB reference white point count register." value="0x00000000" startoffset="0x0660">
				<Member name="awbsum" description="Format: unsigned 4.8-bit fixed-point" range="31:0" property="RO"/>
				<Register offset="0x0660"/>
			</RegisterGroup>
			<RegisterGroup name="AWB_NODES_USED" description="AWB_NODES_USED is an AWB active region register." value="0x00000000" startoffset="0x0670">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="awbnodesusedvert" description="Number of vertical active zones." range="15:8" property="RW"/>
				<Member name="awbnodesusedhoriz" description="Number of horizontal active zones." range="7:0" property="RW"/>
				<Register offset="0x0670"/>
			</RegisterGroup>
			<RegisterGroup name="AF_METRICS_SHIFT" description="AF_METRICS_SHIFT is an AF metric conversion register." value="0x00000000" startoffset="0x068C">
				<Member name="reserved" description="Reserved." range="31:4" property="RW"/>
				<Member name="afmetricsshift" description="Metrics scaling factor. The default value is 0x03.&lt;br&gt;Format: unsigned 4-bit integer" range="3:0" property="RW"/>
				<Register offset="0x068C"/>
			</RegisterGroup>
			<RegisterGroup name="METERING_AF_METRICS" description="METERING_AF_METRICS is an AF metric statistics register." value="0x00000000" startoffset="0x0680">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="afmetrics" description="Integrated and normalized measure of contrast.&lt;br&gt;Format: unsigned 16-bit integer" range="15:0" property="RO"/>
				<Register offset="0x0680"/>
			</RegisterGroup>
			<RegisterGroup name="METERING_AF_THRESHOLD_WRITE" description="METERING_AF_THRESHOLD_WRITE is a preset AF threshold register." value="0x00000000" startoffset="0x0684">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="afthresholdwrite" description="Recommended value of AF threshold (or 0 to use threshold from previous frame).&lt;br&gt;Format: unsigned 16-bit integer" range="15:0" property="RW"/>
				<Register offset="0x0684"/>
			</RegisterGroup>
			<RegisterGroup name="METERING_AF_THRESHOLD_READ" description="METERING_AF_THRESHOLD_READ is an updated AF threshold register." value="0x00000000" startoffset="0x0688">
				<Member name="afintensityread" description="Calculated value of AF intensity.&lt;br&gt;Format: unsigned 16-bit integer" range="31:16" property="RO"/>
				<Member name="afthresholdread" description="Calculated value of AF threshold.&lt;br&gt;Format: unsigned 16-bit integer" range="15:0" property="RO"/>
				<Register offset="0x0688"/>
			</RegisterGroup>
			<RegisterGroup name="AF_NODES_USED" description="AF_NODES_USED is an AF active region register." value="0x00000000" startoffset="0x0690">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="afnodesusedvert" description="Number of vertical active zones." range="15:8" property="RW"/>
				<Member name="afnodesusedhoriz" description="Number of horizontal active zones." range="7:0" property="RW"/>
				<Register offset="0x0690"/>
			</RegisterGroup>
			<RegisterGroup name="AF_NP_OFFSET" description="AF_NP_OFFSET is an AF noise profile offset register." value="0x00000000" startoffset="0x0694">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="afnpoffset" description="AF noise profile offset.&lt;br&gt;Format: unsigned 4.4-bit fixed-point" range="7:0" property="RW"/>
				<Register offset="0x0694"/>
			</RegisterGroup>
			<RegisterGroup name="HISTOGRAM_CTRL" description="HISTOGRAM_CTRL is a histogram control register." value="0x00000000" startoffset="0x06C0">
				<Member name="reserved" description="Reserved." range="31:6" property="RW"/>
				<Member name="offsety" description="0: start from the first row&lt;br&gt;1: start from the second row" range="5" property="RW"/>
				<Member name="offsetx" description="0: start from the first column&lt;br&gt;1: start from the second column" range="4" property="RW"/>
				<Member name="skipy" description="Histogram decimation in vertical direction.&lt;br&gt;00: every pixel&lt;br&gt;01: every the second pixel&lt;br&gt;10: every the fourth pixel&lt;br&gt;11: every the eighth pixel" range="3:2" property="RW"/>
				<Member name="skipx" description="Histogram decimation in horizontal direction.&lt;br&gt;00: every the second pixel&lt;br&gt;01: every the fourth pixel&lt;br&gt;10: every the eighth pixel&lt;br&gt;11: every the sixteenth pixel" range="1:0" property="RW"/>
				<Register offset="0x06C0"/>
			</RegisterGroup>
			<RegisterGroup name="SCALE_CTRL" description="SCALE_CTRL is a scale control register." value="0x00000000" startoffset="0x06C4">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="scaletop" description="Scale of top half of the range.&lt;br&gt;000: 1x &lt;br&gt;001: 2x&lt;br&gt;010: 4x&lt;br&gt;011: 8x&lt;br&gt;100: 16x&lt;br&gt;Other values: reserved" range="7:4" property="RW"/>
				<Member name="scalebottom" description="Scale of bottom half of the range.&lt;br&gt;000: 1x &lt;br&gt;001: 2x&lt;br&gt;010: 4x&lt;br&gt;011: 8x&lt;br&gt;100: 16x&lt;br&gt;Other values: reserved" range="3:0" property="RW"/>
				<Register offset="0x06C4"/>
			</RegisterGroup>
			<RegisterGroup name="TOTAL_PIXELS" description="TOTAL_PIXELS is a total pixel number register." value="0x00000000" startoffset="0x06C8">
				<Member name="totalpixels" description="Total number of pixels processed (skip x and skip y are taken into account)." range="31:0" property="RO"/>
				<Register offset="0x06C8"/>
			</RegisterGroup>
			<RegisterGroup name="COUNTED_PIXEL" description="COUNTED_PIXEL is an involved pixel count register for statistics." value="0x00000000" startoffset="0x06CC">
				<Member name="countedpixels" description="Number of pixels accumulated (with non-zero weight)." range="31:0" property="RO"/>
				<Register offset="0x06CC"/>
			</RegisterGroup>
			<RegisterGroup name="HISTOGRAM_DATA_SHIFT" description="HISTOGRAM_DATA_SHIFT is a global statistical data offset register." value="0x00000000" startoffset="0x06D0">
				<Member name="reserved" description="Reserved." range="31:3" property="RO"/>
				<Member name="histogramdatashift" description="Data shift for the histogram." range="2:0" property="RO"/>
				<Register offset="0x06D0"/>
			</RegisterGroup>
			<RegisterGroup name="METERING_AWB_WEIGHT" description="METERING_AWB_WEIGHT is an AWB window weight register." value="0x00000000" startoffset="0x0B00">
				<Member name="reserved" description="Reserved." range="31:28" property="RW"/>
				<Member name="awbweight_0_3_" description="Sets zone weighting for AWB." range="27:24" property="RW"/>
				<Member name="reserved" description="Reserved." range="23:20" property="0x0"/>
				<Member name="awbweight_0_2_" description="Sets zone weighting for AWB." range="19:16" property="0x0"/>
				<Member name="reserved" description="Reserved." range="15:12" property="0x0"/>
				<Member name="awbweight_0_1_" description="Sets zone weighting for AWB." range="11:8" property="0x0"/>
				<Member name="reserved" description="Reserved." range="7:4" property="0x0"/>
				<Member name="awbweight_0_0_" description="Sets zone weighting for AWB." range="3:0" property="RW"/>
				<Register offset="0x0B00"/>
			</RegisterGroup>
			<RegisterGroup name="GAMMA_STATUS" description="GAMMA_CTRL is a gamma module status register." value="0x00000000" startoffset="0x04C0">
				<Member name="reserved" description="Reserved." range="31:3" property="RO"/>
				<Member name="mcuready" description="LUT is ready to receive the data from the CPU." range="2" property="RO"/>
				<Member name="mcupriority" description="Priority of CPU port.&lt;br&gt;0: low&lt;br&gt;1: high" range="1" property="0x0"/>
				<Member name="enable" description="Gamma enable.&lt;br&gt;0: off&lt;br&gt;1: on" range="0" property="RO"/>
				<Register offset="0x04C0"/>
			</RegisterGroup>
			<RegisterGroup name="DIS_CTRL" description="DIS_CTRL is a DIS module control register." value="0x00000000" startoffset="0x0700">
				<Member name="reserved" description="Reserved." range="31:24" property="RW"/>
				<Member name="manualoffsetx" description="Manual X offset control." range="23:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" property="RW"/>
				<Member name="shiftmux" description="Scaling factor for the internal accumulators.&lt;br&gt;00: There is no shift.&lt;br&gt;01: Internal results are multiplied by 4.&lt;br&gt;10: Internal results are multiplied by 16.&lt;br&gt;11: Internal results are multiplied by 64." range="9:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:3" property="RW"/>
				<Member name="rsvd" description="Reserved." range="2:1" property="RW"/>
				<Member name="manualcontrol" description="DIS and manual output offset enable." range="0" property="RW"/>
				<Register offset="0x0700"/>
			</RegisterGroup>
			<RegisterGroup name="DIS_OFFSET_X" description="DIS_OFFSET_X is horizontal offset register for the DIS module." value="0x00000000" startoffset="0x0704">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="offsetx" description="Calculated X offset." range="23:16" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:8" property="0x0"/>
				<Member name="manualoffsety" description="Manual Y offset control." range="7:0" property="RO"/>
				<Register offset="0x0704"/>
			</RegisterGroup>
			<RegisterGroup name="DIS_OFFSET_Y" description="DIS_OFFSET_Y is a vertical offset register for the DIS module." value="0x00000000" startoffset="0x0708">
				<Member name="reserved" description="Reserved." range="31:24" property="RW"/>
				<Member name="corrruntimes" description="Multiplier for correlation block size to obtain correlation range in +-8 increments." range="23:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:8" property="RW"/>
				<Member name="offsety" description="Calculated Y offset." range="7:0" property="RW"/>
				<Register offset="0x0708"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="SIO" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x10040000"/>
			<RegisterGroup name="SIO_VERSION" description="SIO_VERSION is an SIO version register. It is used to record the SIO version number andperform the SIO self-test." value="0x00000013" startoffset="0x03C">
				<Member name="reserved" description="Reserved." range="31:9" property="-"/>
				<Member name="sio_loop" description="SIO loop or normal mode select.&lt;br&gt;0: normal mode&lt;br&gt;1: Data transmit and receive loop mode. It is used for the self-test of the SIO. In the mode, the SIO receive serial data line is directly connected to the SIO transmit serial data line at the external interface of the SIO." range="8" property="RW"/>
				<Member name="version" description="Version number of the SIO." range="7:0" property="RO"/>
				<Register offset="0x03C"/>
			</RegisterGroup>
			<RegisterGroup name="SIO_MODE" description="SIO_MODE is an SIO mode register. It is used to select the basic operating mode of the SIOas follows:&lt;ul&gt;&lt;li&gt;In master mode, the clock reset generator (CRG) transmits clocks and sync signals to theCODEC and SIO.&lt;/li&gt;&lt;li&gt;In slave mode, the external CODEC transmits clocks and sync signals to the SIO.For details about the master/slave mode selection of the I2S, see &quot;错误！未找到引用源。&quot; insection 错误！未找到引用源。&quot;Operating Mode.&quot;&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x040">
				<Member name="reserved" description="Reserved." range="31:6" property="-"/>
				<Member name="chn_num" description="Number of channels during multi-channel data receive.&lt;br&gt;00: 2 channels&lt;br&gt;01: 4 channels&lt;br&gt;10: 8 channels&lt;br&gt;11: 16 channels" range="5:4" property="RW"/>
				<Member name="ext_rec_en" description="In standard data receive mode, the I2S interface receives both the left-channel and right-channel data. &lt;br&gt;For the I2S interface in multi-channel data receive mode, the number of channels is configurable. Additionally, the bit width of the channels must be 8 bits or 16 bits.&lt;br&gt;0: standard data receive mode of the I2S interface&lt;br&gt;1: extended multi-channel data receive mode of the I2S interface" range="3" property="RW"/>
				<Member name="reserved" description="Reserved. This bit must be set to 0." range="2:0" property="RW"/>
				<Register offset="0x040"/>
			</RegisterGroup>
			<RegisterGroup name="SIO_INTSTATUS" description="SIO_INTSTATUS is an SIO interrupt status register.Take the receive interrupt as an example. When the data depth of the RX FIFO is above thethreshold, the high level is always latched to the interrupt status register and the interrupts aregenerated continuously. That is, even if the CPU clears the interrupt, the interrupt statusregister is set to 1 in the next clock cycle. Therefore, the following processing mode of theCPU is recommended:Write 1 to SIO_CT_CLR[intr_en] to disable the global interrupt enable bit.Read the interrupt status register SIO_INTSTATUS.Perform related operations according to the interrupt source.Write 1 to the related bit of SIO_INTCLR to clear the interrupt.Write 1 to SIO_CT_SET[intr_en] to enable the global interrupt enable bit.----EndThe transmit interrupt and receive interrupt are generated in the same way. Therefore, it isrecommended that the transmit interrupt is processed in the similar way.This register is a raw interrupt status register. If the related interrupt bit is masked and theinterrupt condition is met, the related interrupt status bit is set to 1 and no interrupt istriggered." value="0x00000000" startoffset="0x044">
				<Member name="reserved" description="Reserved." range="31:6" property="-"/>
				<Member name="tx_left_fifo_under" description="In I2S mode, this bit indicates the left channel TX FIFO underflow interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" property="RO"/>
				<Member name="tx_right_fifo_under" description="In I2S mode, this bit indicates the right channel TX FIFO underflow interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" property="RO"/>
				<Member name="rx_left_fifo_over" description="In I2S mode, this bit indicates the left channel RX FIFO overflow interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="3" property="RO"/>
				<Member name="rx_right_fifo_over" description="In I2S mode, this bit indicates the right channel RX FIFO overflow interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" property="RO"/>
				<Member name="tx_intr" description="Interrupt status when the TX FIFO is below the threshold.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" property="RO"/>
				<Member name="rx_intr" description="Interrupt status when the RX FIFO is above the threshold.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RO"/>
				<Register offset="0x044"/>
			</RegisterGroup>
			<RegisterGroup name="SIO_INTCLR" description="SIO_INTCLR is an SIO interrupt clear register. It can be cleared by bits." value="0x00000000" startoffset="0x048">
				<Member name="reserved" description="Reserved." range="31:6" property="-"/>
				<Member name="tx_left_fifo_under" description="In I2S mode, this bit indicates left channel TX FIFO underflow interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="5" property="WO"/>
				<Member name="tx_right_fifo_under" description="In I2S mode, this bit indicates right channel TX FIFO underflow interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="4" property="WO"/>
				<Member name="rx_left_fifo_over" description="In I2S mode, it indicates left channel RX FIFO overflow interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="3" property="WO"/>
				<Member name="rx_right_fifo_over" description="In I2S mode, this bit indicates right channel RX FIFO overflow interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="2" property="WO"/>
				<Member name="tx_intr" description="Interrupt clear when the TX FIFO is below the threshold.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="1" property="WO"/>
				<Member name="rx_intr" description="Interrupt clear when the RX FIFO is above the threshold.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="0" property="WO"/>
				<Register offset="0x048"/>
			</RegisterGroup>
			<RegisterGroup name="SIO_I2S_LEFT_XD" description="SIO_I2S_LEFT_XD is an I2S left channel data transmit register.The SIO module places the valid data in the lower-bit area when writing data to the register.For example, when the data width is 8 bits, bit[7:0] are valid and bit[31:8] are invalid; whenthe data width is 16 bits, bit[15:0] are valid and bit[31:16] are invalid. The bits beyond thevalid data width are automatically set to 0 by the SIO module." value="0x00000000" startoffset="0x04C">
				<Member name="tx_left_data" description="Left channel transmit data." range="31:0" property="WO"/>
				<Register offset="0x04C"/>
			</RegisterGroup>
			<RegisterGroup name="SIO_I2S_RIGHT_XD" description="SIO_I2S_LEFT_XD is an I2S right channel data transmit register.The SIO module places the valid data in the lower-bit area when writing data to the register.For example, when the data width is 8 bits, bit[7:0] are valid and bit[31:8] are invalid; whenthe data width is 16 bits, bit[15:0] are valid and bit[31:16] are invalid. The bits beyond thevalid data width are automatically set to 0 by the SIO module." value="0x00000000" startoffset="0x050">
				<Member name="tx_right_data" description="Right channel transmit data." range="31:0" property="WO"/>
				<Register offset="0x050"/>
			</RegisterGroup>
			<RegisterGroup name="SIO_I2S_LEFT_RD" description="SIO_I2S_LEFT_RD is an I2S left channel data receive register.The SIO module places the received valid data in the low-bit area of the register. For example,when the data width is 8 bits, bit[7:0] are valid and bit[31:8] are invalid; when the data widthis 16 bits, bit[15:0] are valid and bit[31:16] are invalid. The bits beyond the valid data widthare automatically set to 0 by the SIO module." value="0x00000000" startoffset="0x054">
				<Member name="rx_left_data" description="I2S left channel receive data." range="31:0" property="RO"/>
				<Register offset="0x054"/>
			</RegisterGroup>
			<RegisterGroup name="SIO_I2S_RIGHT_RD" description="SIO_I2S_RIGHT_RD is an I2S right channel data receive register.The SIO module places the received valid data in the low-bit area of the register. For example,when the data width is 8 bits, bit[7:0] are valid and bit[31:8] are invalid; when the data widthis 16 bits, bit[15:0] are valid and bit[31:16] are invalid. The bits beyond the valid data widthare automatically set to 0 by the SIO module." value="0x00000000" startoffset="0x058">
				<Member name="rx_right_data" description="I2S right channel receive data." range="31:0" property="RO"/>
				<Register offset="0x058"/>
			</RegisterGroup>
			<RegisterGroup name="SIO_CT_SET" description="To operate the SIO control register by bits, the SIO_CT_SET register with the address 0x05Cis provided. When 1 is written to the related bit of the register, the bit is set to 1. Writing 0 hasno effect. This is a read/write register." value="0x00008000" startoffset="0x05C">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="rst_n" description="I2S channel reset, active low.&lt;br&gt;This bit is used to reset the transmit and receive modules (including the FIFOs) in I2S mode. Therefore, the RX FIFO and TX FIFO status registers are changed to 0. This bit does not reset the CPU interface register module." range="15" property="RW"/>
				<Member name="intr_en" description="Global interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" property="RW"/>
				<Member name="rx_enable" description="RX channel enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="13" property="RW"/>
				<Member name="tx_enable" description="TX channel enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" property="RW"/>
				<Member name="rx_fifo_disable" description="RX FIFO disable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="11" property="RW"/>
				<Member name="tx_fifo_disable" description="TX FIFO disable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="10" property="RW"/>
				<Member name="rx_data_merge_en" description="Data receive merging enable. This bit is valid only when the data width is 16 bits in I2S mode.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;If this bit is 1, the left-channel and right-channel data is merged into a 32-bit data and then is stored in the FIFO. The left-channel 16 bits occupy the 16 MSBs, and the right-channel 16 bits occupy the 16 LSBs. Therefore, the usage and buffer capacity of the FIFO is improved.&lt;br&gt;The CPU reads data from the RX_FIFO in the following order. That is, reads the 32-bit data (formed by merging the16-bit left-channel data and 16-bit right-channel data) from the left-channel FIFO, and then reads the 32-bit data from the right-channel FIFO. The CPU reads data in this manner repeatedly." range="9" property="RW"/>
				<Member name="tx_data_merge_en" description="Data transmit merging enable. It is valid only when the data bit width is 16 bits in I2S mode.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;If this bit is 1, the left-channel and right-channel data is merged into a 32-bit data and then is stored in the FIFO. The left-channel 16 bits occupy the 16 MSBs, and the right-channel 16 bits occupy the 16 LSBs. Therefore, the usage and buffer capacity of the FIFO is improved.&lt;br&gt;The CPU writes data into the TX_FIFO in the following order. That is, writes the 32-bit data (formed by merging the16-bit left-channel data and 16-bit right-channel data) to the left-channel FIFO, and then writes the 32-bit data to the right-channel FIFO. The CPU writes data in this manner repeatedly." range="8" property="RW"/>
				<Member name="rx_fifo_threshold" description="RX_FIFO threshold.&lt;br&gt;When rx_right_depth ≥ (rx_fifo_threshold + 1), the receive interrupt and DMA request are reported." range="7:4" property="RW"/>
				<Member name="tx_fifo_threshold" description="TX_FIFO threshold.&lt;br&gt;When the tx_right_depth &lt; (tx_fifo_threshold + 1), the transmit interrupt and DMA request are reported." range="3:0" property="RW"/>
				<Register offset="0x05C"/>
			</RegisterGroup>
			<RegisterGroup name="SIO_CT_SET" description="To facilitate the bit operation on the SIO control register, the SIO_CT_CLR register with theaddress of 0x06 is provided. When 1 is written to the related bit of the register, the bit is set to1. Writing 0 has no effect. This is a write-only register." value="0x00008000" startoffset="0x05C">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="rst_n" description="I2S channel reset, active low.&lt;br&gt;This bit is used to reset the transmit and receive modules (including the FIFOs) in I2S mode. Therefore, the RX_FIFO and TX_FIFO status registers are changed to 0. This bit does not reset the CPU interface register module." range="15" property="RW"/>
				<Member name="intr_en" description="Global interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" property="RW"/>
				<Member name="rx_enable" description="RX channel enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="13" property="RW"/>
				<Member name="tx_enable" description="TX channel enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" property="RW"/>
				<Member name="rx_fifo_disable" description="RX FIFO enable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="11" property="RW"/>
				<Member name="tx_fifo_disable" description="TX FIFO disable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="10" property="RW"/>
				<Member name="rx_data_merge_en" description="Data receive merging enable. This bit is valid only when the data width is 16 bits in I2S mode.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;If this bit is 1, the left-channel and right-channel data is merged into a 32-bit data and then is stored in the FIFO. The left-channel 16 bits occupy the upper 16 bits, and the right-channel 16 bits occupy the lower16 bits. Therefore, the usage and buffer capacity of the FIFO is improved.&lt;br&gt;The CPU reads data from the RX FIFO in the following sequence. That is, the 32-bit data (formed by merging the16-bit left-channel data and 16-bit right-channel data) from the left-channel FIFO and the 32-bit data from the right-channel FIFO are read in sequence. The CPU reads data in this manner repeatedly." range="9" property="RW"/>
				<Member name="tx_data_merge_en" description="Data transmit merging enable. It is valid only when the data bit width is 16 bits in I2S mode.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;If this bit is 1, the left-channel and right-channel data is merged into a 32-bit data and then is stored in the FIFO. The left-channel 16 bits occupy the upper 16 bits, and the right-channel 16 bits occupy the lower 16 bits. Therefore, the usage and buffer capacity of the FIFO is improved.&lt;br&gt;The CPU writes data into the TX_FIFO in the following sequence. That is, the 32-bit data (formed by merging the16-bit left-channel data and 16-bit right-channel data) is written to the left-channel FIFO, and then the 32-bit data is written to the right-channel FIFO. The CPU writes data in this manner repeatedly." range="8" property="RW"/>
				<Member name="rx_fifo_threshold" description="RX FIFO threshold.&lt;br&gt;When the following condition is met, the receive interrupt and DMA request are reported: rx_right_depth ≥ (rx_fifo_threshold + 1)" range="7:4" property="RW"/>
				<Member name="tx_fifo_threshold" description="TX FIFO threshold.&lt;br&gt;When the following condition is met, the transmit interrupt and DMA request are reported: tx_right_depth &lt; (tx_fifo_threshold + 1)" range="3:0" property="RW"/>
				<Register offset="0x05C"/>
			</RegisterGroup>
			<RegisterGroup name="SIO_RX_STA" description="SIO_RX_STA is an SIO receive status register." value="0x00000000" startoffset="0x068">
				<Member name="reserved" description="Reserved." range="31:10" property="-"/>
				<Member name="rx_left_depth" description="Left channel RX FIFO depth indicator.&lt;br&gt;These bits are valid only in I2S mode." range="9:5" property="RO"/>
				<Member name="rx_right_depth" description="In I2S mode, it indicates the right channel RX FIFO depth indicator." range="4:0" property="RO"/>
				<Register offset="0x068"/>
			</RegisterGroup>
			<RegisterGroup name="SIO_TX_STA" description="SIO_TX_STA is an SIO transmit status register." value="0x00000000" startoffset="0x06C">
				<Member name="reserved" description="Reserved." range="31:10" property="RO"/>
				<Member name="tx_left_depth" description="Left channel TX FIFO depth indicator.&lt;br&gt;These bits are valid only in I2S mode." range="9:5" property="RO"/>
				<Member name="tx_right_depth" description="In I2S mode, it indicates the right channel TX FIFO depth indicator." range="4:0" property="RO"/>
				<Register offset="0x06C"/>
			</RegisterGroup>
			<RegisterGroup name="SIO_DATA_WIDTH_SET" description="SIO_DATA_WIDTH_SET is an I2S data width configuration register." value="0x00000009" startoffset="0x078">
				<Member name="reserved" description="Reserved." range="31:6" property="-"/>
				<Member name="rx_mode" description="Length of the data to be received.&lt;br&gt;000: 8 bits&lt;br&gt;001: 16 bits&lt;br&gt;010: 18 bits&lt;br&gt;011: 20 bits&lt;br&gt;100: 24 bits.&lt;br&gt;101: 32 bits.&lt;br&gt;110–111: reserved&lt;br&gt;The data length of 16 bits, 18 bits, 20 bits, 24 bits, or 32 bits is supported in I2S mode.&lt;br&gt;For multi-channel data reception, only the data length of 8 bits or 16 bits is supported in I2S mode." range="5:3" property="RW"/>
				<Member name="tx_mode" description="Length of the data to be transmitted.&lt;br&gt;For the I2S mode:&lt;br&gt;000: reserved&lt;br&gt;001: 16 bits&lt;br&gt;010: 18 bits&lt;br&gt;011: 20 bits&lt;br&gt;100: 24 bits.&lt;br&gt;101: 32 bits.&lt;br&gt;110–111: reserved" range="2:0" property="RW"/>
				<Register offset="0x078"/>
			</RegisterGroup>
			<RegisterGroup name="SIO_I2S_START_POS" description="SIO_I2S_START_POS is a start operation position control register of I2S left and rightchannels.This register controls whether the initial access starts from the left channel or right channelafter the left-channel and right-channel data access address merging is enabled." value="0x00000000" startoffset="0x07C">
				<Member name="reserved" description="Reserved." range="31:2" property="-"/>
				<Member name="start_pos_write" description="When writing data to the TX FIFO:&lt;br&gt;0: Start the access from the left channel.&lt;br&gt;1: Start the access from the right channel." range="1" property="RW"/>
				<Member name="start_pos_read" description="When reading data from the RX FIFO:&lt;br&gt;0: Start the access from the left channel.&lt;br&gt;1: Start the access from the right channel." range="0" property="RW"/>
				<Register offset="0x07C"/>
			</RegisterGroup>
			<RegisterGroup name="I2S_POS_FLAG" description="I2S_POS_FLAG is a current operation position status register of I2S left and right channels.This register controls whether the subsequent access starts from the left channel or the rightchannel after the left-channel and right-channel data access address merging is enabled." value="0x00000000" startoffset="0x080">
				<Member name="reserved" description="Reserved." range="31:2" property="-"/>
				<Member name="start_pos_write" description="When writing data into the TX FIFO:&lt;br&gt;0: Start the subsequent access from the left channel.&lt;br&gt;1: Start the subsequent access from the right channel." range="1" property="RO"/>
				<Member name="start_pos_read" description="When reading data from the RX FIFO:&lt;br&gt;0: Start the subsequent access from the left channel.&lt;br&gt;1: Start the subsequent access from the right channel." range="0" property="RO"/>
				<Register offset="0x080"/>
			</RegisterGroup>
			<RegisterGroup name="SIO_SIGNED_EXT" description="SIO_SIGNED_EXT is an upper-bit sign extend enable register. This upper-bit sign extendenable bit is valid only for the received data rather than the transmitted data. The signextension function is supported by the received data in I2S mode.Assume that the received valid data width is 8 bits, 16 bits, 18 bits, 20 bits, or 24 bits and theupper-bit sign extend enable bit is enabled. When the receive data is converted into 32-bit data,the invalid upper bit of the 32 bits are set to the value corresponding to the MSB of thereceived data and then written to the RX FIFO.The following example is based on the data width of 16 bits:if (data_rx[15] == 1)data_rx[31:16] = 0xffff;elsedata_rx[31:16] = 0x0000;" value="0x00000000" startoffset="0x084">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="signed_ext_en" description="Upper-bit sign extend enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x084"/>
			</RegisterGroup>
			<RegisterGroup name="SIO_I2S_POS_MERGE_EN" description="SIO_I2S_POS_MERGE_EN is a data access position merging enable register of the I2S leftand right channels.When you read/write the FIFO data of the SIO in DMA mode over the I2S interface, the CPUneeds to continuously configure the DMA operation addresses due to the different dataaddresses of the left and right channels. To improve the CPU efficiency, the access positionmerging bit of the left-channel and right-channel is used.When the access position merging bit is enabled, both the right-channel and left-channel datais read through SIO_I2S_DUAL_RX_CHN register and written through theOffset Address" value="0x00000000" startoffset="0x088">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="merge_en" description="Data access position merging enable of the I2S left and right channels.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x088"/>
			</RegisterGroup>
			<RegisterGroup name="SIO_INTMASK" description="SIO_INTMASK is an SIO Interrupt mask register." value="0x00000000" startoffset="0x08C">
				<Member name="reserved" description="Reserved." range="31:6" property="-"/>
				<Member name="tx_left_fifo_under" description="In I2S mode, this bit indicates left channel TX FIFO underflow interrupt mask.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="5" property="RW"/>
				<Member name="tx_right_fifo_under" description="In I2S mode, this bit indicates right channel TX FIFO underflow interrupt mask.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="4" property="RW"/>
				<Member name="rx_left_fifo_over" description="In I2S mode, this bit indicates left channel RX FIFO overflow interrupt mask.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="3" property="RW"/>
				<Member name="rx_right_fifo_over" description="In I2S mode, this bit indicates right channel RX FIFO overflow interrupt mask.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="2" property="RW"/>
				<Member name="tx_intr" description="Interrupt mask when the TX_FIFO is below the threshold.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="1" property="RW"/>
				<Member name="rx_intr" description="Interrupt mask when the RX_FIFO is above the threshold.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="0" property="RW"/>
				<Register offset="0x08C"/>
			</RegisterGroup>
			<RegisterGroup name="SIO_I2S_DUAL_RX_CHN" description="SIO_I2S_DUAL_RX_CHN is a data receive register after enabling of I2S left and rightchannel data access position merging." value="0x00000000" startoffset="0x0A0">
				<Member name="rx_data" description="Received data." range="31:0" property="RO"/>
				<Register offset="0x0A0"/>
			</RegisterGroup>
			<RegisterGroup name="SIO_I2S_DUAL_TX_CHN" description="SIO_I2S_DUAL_TX_CHN is a data transmit register after enabling of I2S left and rightchannel data access position merging." value="0x00000000" startoffset="0x0C0">
				<Member name="tx_data" description="Transmitted data." range="31:0" property="WO"/>
				<Register offset="0x0C0"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="GPIO" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x201F0000"/>
			<RegisterGroup name="GPIO_DATA" description="GPIO_DATA is a GPIO data register. It is used to buffer the input or output data.When the corresponding bit of the GPIO_DIR is configured as output, the values written tothe GPIO_DATA register are sent to the corresponding pin (note that the pin multiplexingconfiguration must be correct). If the bit is configured as input, the value of the correspondinginput pin is read.&lt;B&gt;CAUTION&lt;/B&gt;If the corresponding bit of GPIO_DIR is configured as input, the pin value is returned after avalid read; if the corresponding bit is configured as output, the written value is returned after avalid read.Through PADDR[9:2], the GPIO_DATA register masks the read and write operations on theregister. The register corresponds to 256 address spaces. PADDR[9:2] corresponds toGPIO_DATA[7:0]. When the corresponding bit is high, it can be read or written. When thecorresponding bit is low, no operations are supported. For example:&lt;ul&gt;&lt;li&gt;If the address is 0x3FC (0b11_1111_1100), the operations on all the eight bits ofGPIO_DATA[7:0] are valid.&lt;/li&gt;&lt;li&gt;If the address is 0x200 (0b10_0000_0000), only the operation on GPIO_DATA[7] is valid.&lt;/li&gt;&lt;/ul&gt;" value="0x00" startoffset="0x000" endoffset="0x3FC">
				<Member name="gpio_data" description="Indicates the GPIO input data when the GPIO is configured as input; indicates the GPIO output data when the GPIO is configured as output. Each bit can be controlled separately. The register is used together with GPIO_DIR." range="7:0" property="RW"/>
				<Register offset="0x0"/>
				<Register offset="0x2"/>
				<Register offset="0x4"/>
				<Register offset="0x6"/>
				<Register offset="0x8"/>
				<Register offset="0xa"/>
				<Register offset="0xc"/>
				<Register offset="0xe"/>
				<Register offset="0x10"/>
				<Register offset="0x12"/>
				<Register offset="0x14"/>
				<Register offset="0x16"/>
				<Register offset="0x18"/>
				<Register offset="0x1a"/>
				<Register offset="0x1c"/>
				<Register offset="0x1e"/>
				<Register offset="0x20"/>
				<Register offset="0x22"/>
				<Register offset="0x24"/>
				<Register offset="0x26"/>
				<Register offset="0x28"/>
				<Register offset="0x2a"/>
				<Register offset="0x2c"/>
				<Register offset="0x2e"/>
				<Register offset="0x30"/>
				<Register offset="0x32"/>
				<Register offset="0x34"/>
				<Register offset="0x36"/>
				<Register offset="0x38"/>
				<Register offset="0x3a"/>
				<Register offset="0x3c"/>
				<Register offset="0x3e"/>
				<Register offset="0x40"/>
				<Register offset="0x42"/>
				<Register offset="0x44"/>
				<Register offset="0x46"/>
				<Register offset="0x48"/>
				<Register offset="0x4a"/>
				<Register offset="0x4c"/>
				<Register offset="0x4e"/>
				<Register offset="0x50"/>
				<Register offset="0x52"/>
				<Register offset="0x54"/>
				<Register offset="0x56"/>
				<Register offset="0x58"/>
				<Register offset="0x5a"/>
				<Register offset="0x5c"/>
				<Register offset="0x5e"/>
				<Register offset="0x60"/>
				<Register offset="0x62"/>
				<Register offset="0x64"/>
				<Register offset="0x66"/>
				<Register offset="0x68"/>
				<Register offset="0x6a"/>
				<Register offset="0x6c"/>
				<Register offset="0x6e"/>
				<Register offset="0x70"/>
				<Register offset="0x72"/>
				<Register offset="0x74"/>
				<Register offset="0x76"/>
				<Register offset="0x78"/>
				<Register offset="0x7a"/>
				<Register offset="0x7c"/>
				<Register offset="0x7e"/>
				<Register offset="0x80"/>
				<Register offset="0x82"/>
				<Register offset="0x84"/>
				<Register offset="0x86"/>
				<Register offset="0x88"/>
				<Register offset="0x8a"/>
				<Register offset="0x8c"/>
				<Register offset="0x8e"/>
				<Register offset="0x90"/>
				<Register offset="0x92"/>
				<Register offset="0x94"/>
				<Register offset="0x96"/>
				<Register offset="0x98"/>
				<Register offset="0x9a"/>
				<Register offset="0x9c"/>
				<Register offset="0x9e"/>
				<Register offset="0xa0"/>
				<Register offset="0xa2"/>
				<Register offset="0xa4"/>
				<Register offset="0xa6"/>
				<Register offset="0xa8"/>
				<Register offset="0xaa"/>
				<Register offset="0xac"/>
				<Register offset="0xae"/>
				<Register offset="0xb0"/>
				<Register offset="0xb2"/>
				<Register offset="0xb4"/>
				<Register offset="0xb6"/>
				<Register offset="0xb8"/>
				<Register offset="0xba"/>
				<Register offset="0xbc"/>
				<Register offset="0xbe"/>
				<Register offset="0xc0"/>
				<Register offset="0xc2"/>
				<Register offset="0xc4"/>
				<Register offset="0xc6"/>
				<Register offset="0xc8"/>
				<Register offset="0xca"/>
				<Register offset="0xcc"/>
				<Register offset="0xce"/>
				<Register offset="0xd0"/>
				<Register offset="0xd2"/>
				<Register offset="0xd4"/>
				<Register offset="0xd6"/>
				<Register offset="0xd8"/>
				<Register offset="0xda"/>
				<Register offset="0xdc"/>
				<Register offset="0xde"/>
				<Register offset="0xe0"/>
				<Register offset="0xe2"/>
				<Register offset="0xe4"/>
				<Register offset="0xe6"/>
				<Register offset="0xe8"/>
				<Register offset="0xea"/>
				<Register offset="0xec"/>
				<Register offset="0xee"/>
				<Register offset="0xf0"/>
				<Register offset="0xf2"/>
				<Register offset="0xf4"/>
				<Register offset="0xf6"/>
				<Register offset="0xf8"/>
				<Register offset="0xfa"/>
				<Register offset="0xfc"/>
				<Register offset="0xfe"/>
				<Register offset="0x100"/>
				<Register offset="0x102"/>
				<Register offset="0x104"/>
				<Register offset="0x106"/>
				<Register offset="0x108"/>
				<Register offset="0x10a"/>
				<Register offset="0x10c"/>
				<Register offset="0x10e"/>
				<Register offset="0x110"/>
				<Register offset="0x112"/>
				<Register offset="0x114"/>
				<Register offset="0x116"/>
				<Register offset="0x118"/>
				<Register offset="0x11a"/>
				<Register offset="0x11c"/>
				<Register offset="0x11e"/>
				<Register offset="0x120"/>
				<Register offset="0x122"/>
				<Register offset="0x124"/>
				<Register offset="0x126"/>
				<Register offset="0x128"/>
				<Register offset="0x12a"/>
				<Register offset="0x12c"/>
				<Register offset="0x12e"/>
				<Register offset="0x130"/>
				<Register offset="0x132"/>
				<Register offset="0x134"/>
				<Register offset="0x136"/>
				<Register offset="0x138"/>
				<Register offset="0x13a"/>
				<Register offset="0x13c"/>
				<Register offset="0x13e"/>
				<Register offset="0x140"/>
				<Register offset="0x142"/>
				<Register offset="0x144"/>
				<Register offset="0x146"/>
				<Register offset="0x148"/>
				<Register offset="0x14a"/>
				<Register offset="0x14c"/>
				<Register offset="0x14e"/>
				<Register offset="0x150"/>
				<Register offset="0x152"/>
				<Register offset="0x154"/>
				<Register offset="0x156"/>
				<Register offset="0x158"/>
				<Register offset="0x15a"/>
				<Register offset="0x15c"/>
				<Register offset="0x15e"/>
				<Register offset="0x160"/>
				<Register offset="0x162"/>
				<Register offset="0x164"/>
				<Register offset="0x166"/>
				<Register offset="0x168"/>
				<Register offset="0x16a"/>
				<Register offset="0x16c"/>
				<Register offset="0x16e"/>
				<Register offset="0x170"/>
				<Register offset="0x172"/>
				<Register offset="0x174"/>
				<Register offset="0x176"/>
				<Register offset="0x178"/>
				<Register offset="0x17a"/>
				<Register offset="0x17c"/>
				<Register offset="0x17e"/>
				<Register offset="0x180"/>
				<Register offset="0x182"/>
				<Register offset="0x184"/>
				<Register offset="0x186"/>
				<Register offset="0x188"/>
				<Register offset="0x18a"/>
				<Register offset="0x18c"/>
				<Register offset="0x18e"/>
				<Register offset="0x190"/>
				<Register offset="0x192"/>
				<Register offset="0x194"/>
				<Register offset="0x196"/>
				<Register offset="0x198"/>
				<Register offset="0x19a"/>
				<Register offset="0x19c"/>
				<Register offset="0x19e"/>
				<Register offset="0x1a0"/>
				<Register offset="0x1a2"/>
				<Register offset="0x1a4"/>
				<Register offset="0x1a6"/>
				<Register offset="0x1a8"/>
				<Register offset="0x1aa"/>
				<Register offset="0x1ac"/>
				<Register offset="0x1ae"/>
				<Register offset="0x1b0"/>
				<Register offset="0x1b2"/>
				<Register offset="0x1b4"/>
				<Register offset="0x1b6"/>
				<Register offset="0x1b8"/>
				<Register offset="0x1ba"/>
				<Register offset="0x1bc"/>
				<Register offset="0x1be"/>
				<Register offset="0x1c0"/>
				<Register offset="0x1c2"/>
				<Register offset="0x1c4"/>
				<Register offset="0x1c6"/>
				<Register offset="0x1c8"/>
				<Register offset="0x1ca"/>
				<Register offset="0x1cc"/>
				<Register offset="0x1ce"/>
				<Register offset="0x1d0"/>
				<Register offset="0x1d2"/>
				<Register offset="0x1d4"/>
				<Register offset="0x1d6"/>
				<Register offset="0x1d8"/>
				<Register offset="0x1da"/>
				<Register offset="0x1dc"/>
				<Register offset="0x1de"/>
				<Register offset="0x1e0"/>
				<Register offset="0x1e2"/>
				<Register offset="0x1e4"/>
				<Register offset="0x1e6"/>
				<Register offset="0x1e8"/>
				<Register offset="0x1ea"/>
				<Register offset="0x1ec"/>
				<Register offset="0x1ee"/>
				<Register offset="0x1f0"/>
				<Register offset="0x1f2"/>
				<Register offset="0x1f4"/>
				<Register offset="0x1f6"/>
				<Register offset="0x1f8"/>
				<Register offset="0x1fa"/>
				<Register offset="0x1fc"/>
				<Register offset="0x1fe"/>
				<Register offset="0x200"/>
				<Register offset="0x202"/>
				<Register offset="0x204"/>
				<Register offset="0x206"/>
				<Register offset="0x208"/>
				<Register offset="0x20a"/>
				<Register offset="0x20c"/>
				<Register offset="0x20e"/>
				<Register offset="0x210"/>
				<Register offset="0x212"/>
				<Register offset="0x214"/>
				<Register offset="0x216"/>
				<Register offset="0x218"/>
				<Register offset="0x21a"/>
				<Register offset="0x21c"/>
				<Register offset="0x21e"/>
				<Register offset="0x220"/>
				<Register offset="0x222"/>
				<Register offset="0x224"/>
				<Register offset="0x226"/>
				<Register offset="0x228"/>
				<Register offset="0x22a"/>
				<Register offset="0x22c"/>
				<Register offset="0x22e"/>
				<Register offset="0x230"/>
				<Register offset="0x232"/>
				<Register offset="0x234"/>
				<Register offset="0x236"/>
				<Register offset="0x238"/>
				<Register offset="0x23a"/>
				<Register offset="0x23c"/>
				<Register offset="0x23e"/>
				<Register offset="0x240"/>
				<Register offset="0x242"/>
				<Register offset="0x244"/>
				<Register offset="0x246"/>
				<Register offset="0x248"/>
				<Register offset="0x24a"/>
				<Register offset="0x24c"/>
				<Register offset="0x24e"/>
				<Register offset="0x250"/>
				<Register offset="0x252"/>
				<Register offset="0x254"/>
				<Register offset="0x256"/>
				<Register offset="0x258"/>
				<Register offset="0x25a"/>
				<Register offset="0x25c"/>
				<Register offset="0x25e"/>
				<Register offset="0x260"/>
				<Register offset="0x262"/>
				<Register offset="0x264"/>
				<Register offset="0x266"/>
				<Register offset="0x268"/>
				<Register offset="0x26a"/>
				<Register offset="0x26c"/>
				<Register offset="0x26e"/>
				<Register offset="0x270"/>
				<Register offset="0x272"/>
				<Register offset="0x274"/>
				<Register offset="0x276"/>
				<Register offset="0x278"/>
				<Register offset="0x27a"/>
				<Register offset="0x27c"/>
				<Register offset="0x27e"/>
				<Register offset="0x280"/>
				<Register offset="0x282"/>
				<Register offset="0x284"/>
				<Register offset="0x286"/>
				<Register offset="0x288"/>
				<Register offset="0x28a"/>
				<Register offset="0x28c"/>
				<Register offset="0x28e"/>
				<Register offset="0x290"/>
				<Register offset="0x292"/>
				<Register offset="0x294"/>
				<Register offset="0x296"/>
				<Register offset="0x298"/>
				<Register offset="0x29a"/>
				<Register offset="0x29c"/>
				<Register offset="0x29e"/>
				<Register offset="0x2a0"/>
				<Register offset="0x2a2"/>
				<Register offset="0x2a4"/>
				<Register offset="0x2a6"/>
				<Register offset="0x2a8"/>
				<Register offset="0x2aa"/>
				<Register offset="0x2ac"/>
				<Register offset="0x2ae"/>
				<Register offset="0x2b0"/>
				<Register offset="0x2b2"/>
				<Register offset="0x2b4"/>
				<Register offset="0x2b6"/>
				<Register offset="0x2b8"/>
				<Register offset="0x2ba"/>
				<Register offset="0x2bc"/>
				<Register offset="0x2be"/>
				<Register offset="0x2c0"/>
				<Register offset="0x2c2"/>
				<Register offset="0x2c4"/>
				<Register offset="0x2c6"/>
				<Register offset="0x2c8"/>
				<Register offset="0x2ca"/>
				<Register offset="0x2cc"/>
				<Register offset="0x2ce"/>
				<Register offset="0x2d0"/>
				<Register offset="0x2d2"/>
				<Register offset="0x2d4"/>
				<Register offset="0x2d6"/>
				<Register offset="0x2d8"/>
				<Register offset="0x2da"/>
				<Register offset="0x2dc"/>
				<Register offset="0x2de"/>
				<Register offset="0x2e0"/>
				<Register offset="0x2e2"/>
				<Register offset="0x2e4"/>
				<Register offset="0x2e6"/>
				<Register offset="0x2e8"/>
				<Register offset="0x2ea"/>
				<Register offset="0x2ec"/>
				<Register offset="0x2ee"/>
				<Register offset="0x2f0"/>
				<Register offset="0x2f2"/>
				<Register offset="0x2f4"/>
				<Register offset="0x2f6"/>
				<Register offset="0x2f8"/>
				<Register offset="0x2fa"/>
				<Register offset="0x2fc"/>
				<Register offset="0x2fe"/>
				<Register offset="0x300"/>
				<Register offset="0x302"/>
				<Register offset="0x304"/>
				<Register offset="0x306"/>
				<Register offset="0x308"/>
				<Register offset="0x30a"/>
				<Register offset="0x30c"/>
				<Register offset="0x30e"/>
				<Register offset="0x310"/>
				<Register offset="0x312"/>
				<Register offset="0x314"/>
				<Register offset="0x316"/>
				<Register offset="0x318"/>
				<Register offset="0x31a"/>
				<Register offset="0x31c"/>
				<Register offset="0x31e"/>
				<Register offset="0x320"/>
				<Register offset="0x322"/>
				<Register offset="0x324"/>
				<Register offset="0x326"/>
				<Register offset="0x328"/>
				<Register offset="0x32a"/>
				<Register offset="0x32c"/>
				<Register offset="0x32e"/>
				<Register offset="0x330"/>
				<Register offset="0x332"/>
				<Register offset="0x334"/>
				<Register offset="0x336"/>
				<Register offset="0x338"/>
				<Register offset="0x33a"/>
				<Register offset="0x33c"/>
				<Register offset="0x33e"/>
				<Register offset="0x340"/>
				<Register offset="0x342"/>
				<Register offset="0x344"/>
				<Register offset="0x346"/>
				<Register offset="0x348"/>
				<Register offset="0x34a"/>
				<Register offset="0x34c"/>
				<Register offset="0x34e"/>
				<Register offset="0x350"/>
				<Register offset="0x352"/>
				<Register offset="0x354"/>
				<Register offset="0x356"/>
				<Register offset="0x358"/>
				<Register offset="0x35a"/>
				<Register offset="0x35c"/>
				<Register offset="0x35e"/>
				<Register offset="0x360"/>
				<Register offset="0x362"/>
				<Register offset="0x364"/>
				<Register offset="0x366"/>
				<Register offset="0x368"/>
				<Register offset="0x36a"/>
				<Register offset="0x36c"/>
				<Register offset="0x36e"/>
				<Register offset="0x370"/>
				<Register offset="0x372"/>
				<Register offset="0x374"/>
				<Register offset="0x376"/>
				<Register offset="0x378"/>
				<Register offset="0x37a"/>
				<Register offset="0x37c"/>
				<Register offset="0x37e"/>
				<Register offset="0x380"/>
				<Register offset="0x382"/>
				<Register offset="0x384"/>
				<Register offset="0x386"/>
				<Register offset="0x388"/>
				<Register offset="0x38a"/>
				<Register offset="0x38c"/>
				<Register offset="0x38e"/>
				<Register offset="0x390"/>
				<Register offset="0x392"/>
				<Register offset="0x394"/>
				<Register offset="0x396"/>
				<Register offset="0x398"/>
				<Register offset="0x39a"/>
				<Register offset="0x39c"/>
				<Register offset="0x39e"/>
				<Register offset="0x3a0"/>
				<Register offset="0x3a2"/>
				<Register offset="0x3a4"/>
				<Register offset="0x3a6"/>
				<Register offset="0x3a8"/>
				<Register offset="0x3aa"/>
				<Register offset="0x3ac"/>
				<Register offset="0x3ae"/>
				<Register offset="0x3b0"/>
				<Register offset="0x3b2"/>
				<Register offset="0x3b4"/>
				<Register offset="0x3b6"/>
				<Register offset="0x3b8"/>
				<Register offset="0x3ba"/>
				<Register offset="0x3bc"/>
				<Register offset="0x3be"/>
				<Register offset="0x3c0"/>
				<Register offset="0x3c2"/>
				<Register offset="0x3c4"/>
				<Register offset="0x3c6"/>
				<Register offset="0x3c8"/>
				<Register offset="0x3ca"/>
				<Register offset="0x3cc"/>
				<Register offset="0x3ce"/>
				<Register offset="0x3d0"/>
				<Register offset="0x3d2"/>
				<Register offset="0x3d4"/>
				<Register offset="0x3d6"/>
				<Register offset="0x3d8"/>
				<Register offset="0x3da"/>
				<Register offset="0x3dc"/>
				<Register offset="0x3de"/>
				<Register offset="0x3e0"/>
				<Register offset="0x3e2"/>
				<Register offset="0x3e4"/>
				<Register offset="0x3e6"/>
				<Register offset="0x3e8"/>
				<Register offset="0x3ea"/>
				<Register offset="0x3ec"/>
				<Register offset="0x3ee"/>
				<Register offset="0x3f0"/>
				<Register offset="0x3f2"/>
				<Register offset="0x3f4"/>
				<Register offset="0x3f6"/>
				<Register offset="0x3f8"/>
				<Register offset="0x3fa"/>
				<Register offset="0x3fc"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_DIR" description="GPIO_DIR is a GPIO direction control register. It is used to configure the direction of eachGPIO pin." value="0x00" startoffset="0x400">
				<Member name="gpio_dir" description="GPIO direction control register. Bit[7:0] correspond to GPIO_DATA [7:0] respectively. Each bit can be controlled separately.&lt;br&gt;0: input&lt;br&gt;1: output" range="7:0" property="RW"/>
				<Register offset="0x400"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_IS" description="GPIO_IS is a GPIO interrupt trigger register. It is used to configure the interrupt trigger mode." value="0x00" startoffset="0x404">
				<Member name="gpio_is" description="GPIO interrupt trigger control register. Bit[7:0] correspond to GPIO_DATA [7:0]. Each bit is controlled separately.&lt;br&gt;0: edge-sensitive mode&lt;br&gt;1: level-sensitive mode" range="7:0" property="RW"/>
				<Register offset="0x404"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_IBE" description="GPIO_IBE is a GPIO interrupt dual-edge trigger register. It is used to configure the edgetrigger mode of each GPIO pin." value="0x00" startoffset="0x408">
				<Member name="gpio_ibe" description="GPIO interrupt edge control register. Bit[7:0] correspond to GPIO_DATA [7:0] respectively. Each bit is controlled independently.&lt;br&gt;0: single-edge-sensitive mode. The GPIO_IEV register controls whether the interrupt is rising-edge-sensitive or falling-edge-sensitive.&lt;br&gt;1: dual-edge-sensitive mode" range="7:0" property="RW"/>
				<Register offset="0x408"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_IEV" description="GPIO_IEV is a GPIO interrupt event register. It is used to configure the interrupt trigger eventof each GPIO pin." value="0x00" startoffset="0x40C">
				<Member name="gpio_iev" description="GPIO interrupt trigger event register. Bit[7:0] correspond to GPIO_DATA [7:0]. Each bit is controlled separately.&lt;br&gt;0: falling-edge-sensitive mode or low-level-sensitive mode&lt;br&gt;1: rising-edge-sensitive mode or high-level-sensitive mode." range="7:0" property="RW"/>
				<Register offset="0x40C"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_IE" description="GPIO_IE is a GPIO interrupt mask register. It is used to mask GPIO interrupts." value="0x00" startoffset="0x410">
				<Member name="gpio_ie" description="GPIO interrupt mask register. Bit[7:0] correspond to GPIO_DATA [7:0]. Each bit is controlled separately.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="7:0" property="RW"/>
				<Register offset="0x410"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_RIS" description="GPIO_RIS is a GPIO raw interrupt status register. It is used to query the raw interrupt statusof each GPIO pin." value="0x00" startoffset="0x414">
				<Member name="gpio_ris" description="GPIO raw interrupt status register. Bit[7:0] correspond to GPIO_DATA [7:0], indicating the unmasked interrupt status. The status cannot be masked and controlled by the GPIO_IE register.&lt;br&gt;0: An interrupt is generated.&lt;br&gt;1: No interrupt occurs." range="7:0" property="RO"/>
				<Register offset="0x414"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_MIS" description="GPIO_MIS is a GPIO masked interrupt status register. It is used to query the masked interruptstatus of each GPIO pin." value="0x00" startoffset="0x418">
				<Member name="gpio_mis" description="GPIO masked interrupt status register. Bit[7:0] correspond to GPIO_DATA [7:0], indicating the masked interrupt status. The status is controlled by the GPIO_IE register.&lt;br&gt;0: The interrupt is invalid.&lt;br&gt;1: The interrupt is valid." range="7:0" property="RO"/>
				<Register offset="0x418"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_IC" description="GPIO_IC is a GPIO interrupt clear register. It is used to clear the interrupts generated byGPIO pins and clear the GPIO_RIS and GPIO_MIS registers." value="0x00" startoffset="0x41C">
				<Member name="gpio_ic" description="GPIO interrupt clear register. Bit[7:0] correspond to GPIO_DATA [7:0]. Each bit is controlled separately.&lt;br&gt;0: no effect&lt;br&gt;1: cleared" range="7:0" property="WC"/>
				<Register offset="0x41C"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="I2C" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x200D0000"/>
			<RegisterGroup name="I2C_CTRL" description="I2C_CTRL is an I2C control register. It is used to enable the I2C module and mask interrupts." value="0x00000000" startoffset="0x00">
				<Member name="reserved" description="Reserved." range="31:9" property="-"/>
				<Member name="i2c_en" description="I2C enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="int_mask" description="Global I2C interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked." range="7" property="RW"/>
				<Member name="int_start_mask" description="Master start condition transmit end interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked." range="6" property="RW"/>
				<Member name="int_stop_mask" description="Master stop condition transmit end interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked." range="5" property="RW"/>
				<Member name="int_tx_mask" description="Master transmit interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked." range="4" property="RW"/>
				<Member name="int_rx_mask" description="Master receive interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked." range="3" property="RW"/>
				<Member name="int_ack_err_mask" description="Slave ACK error interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked." range="2" property="RW"/>
				<Member name="int_arb_loss_mask" description="Bus arbitration failure interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked." range="1" property="RW"/>
				<Member name="int_done_mask" description="Bus transfer done interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked." range="0" property="RW"/>
				<Register offset="0x00"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_COM" description="I2C_COM is an I2C command register. It is used to configure the commands for the I2Cmodule.&lt;B&gt;CAUTION&lt;/B&gt;During or before the configuration of system initialization, the corresponding interrupts mustbe cleared. I2C_COM bit[3:0] are automatically cleared after the initialization.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x04">
				<Member name="reserved" description="Reserved." range="31:5" property="-"/>
				<Member name="op_ack" description="Indicates whether to send an ACK when the master serves as the receiver.&lt;br&gt;0: yes&lt;br&gt;1: no" range="4" property="RW"/>
				<Member name="op_start" description="Start condition operation.&lt;br&gt;0: The operation is complete.&lt;br&gt;1: The operation is valid." range="3" property="RW"/>
				<Member name="op_rd" description="Read operation.&lt;br&gt;0: The operation is complete.&lt;br&gt;1: The operation is valid." range="2" property="RW"/>
				<Member name="op_we" description="Write operation.&lt;br&gt;0: The operation is complete.&lt;br&gt;1: The operation is valid." range="1" property="RW"/>
				<Member name="op_stop" description="Stop condition operation.&lt;br&gt;0: The operation is complete.&lt;br&gt;1: The operation is valid." range="0" property="RW"/>
				<Register offset="0x04"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_ICR" description="I2C_ICR is an I2C interrupt clear register.&lt;B&gt;CAUTION&lt;/B&gt;When a new interrupt is generated, the I2C module automatically clears certain bits ofI2C_ICR.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x08">
				<Member name="reserved" description="Reserved." range="31:7" property="-"/>
				<Member name="clr_int_start" description="Master start condition transmit end interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="6" property="WC"/>
				<Member name="clr_int_stop" description="Master stop condition transmit end interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="5" property="WC"/>
				<Member name="clr_int_tx" description="Master transmit interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="4" property="WC"/>
				<Member name="clr_int_rx" description="Master receive interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="3" property="WC"/>
				<Member name="clr_int_ack_err" description="Slave ACK error interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="2" property="WC"/>
				<Member name="clr_int_arb_loss" description="Bus arbitration failure interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="1" property="WC"/>
				<Member name="clr_int_done" description="Bus transfer done interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="0" property="WC"/>
				<Register offset="0x08"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_SR" description="I2C_SR is an I2C status register. It is used to read the operating status of the I2C module.&lt;B&gt;CAUTION&lt;/B&gt;I2C_SR bit[1] indicates an I2C bus arbitration failure. When I2C_SR bit[1] is valid, thecurrent operation fails. Before clearing I2C_SR bit[1], you need to clear other interrupts andclear I2C_COM or write a new command to I2C_COM in sequence.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x0C">
				<Member name="reserved" description="Reserved." range="31:8" property="-"/>
				<Member name="bus_busy" description="Bus busy.&lt;br&gt;0: idle&lt;br&gt;1: busy" range="7" property="RO"/>
				<Member name="int_start" description="Master start condition transmit end interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="6" property="RO"/>
				<Member name="int_stop" description="Master stop condition transmit end interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" property="RO"/>
				<Member name="int_tx" description="Master transmit interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" property="RO"/>
				<Member name="int_rx" description="Master receive interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="3" property="RO"/>
				<Member name="int_ack_err" description="Slave ACK error interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" property="RO"/>
				<Member name="int_arb_loss" description="Bus arbitration failure interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" property="RO"/>
				<Member name="int_done" description="Bus transfer done interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RO"/>
				<Register offset="0x0C"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_SCL_H" description="I2C_SCL_H is an I2C SCL high-level cycle number register. It is used to configure thenumber of SCL high-level cycles of the working I2C module.&lt;B&gt;CAUTION&lt;/B&gt;During or before the configuration of system initialization, you must set I2C_CTRL bit[7] to0.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x10">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="scl_h" description="Number of SLC high-level cycles x 2." range="15:0" property="RW"/>
				<Register offset="0x10"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_SCL_L" description="I2C_SCL_L is an I2C SCL low-level cycle number register. It is used to configure the numberof SCL low-level cycles when the I2C module works.&lt;B&gt;CAUTION&lt;/B&gt;During or before the configuration of system initialization, you must set I2C_CTRL bit[7] to0.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x14">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="scl_l" description="Number of SLC low-level cycles x 2." range="15:0" property="RW"/>
				<Register offset="0x14"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_TXR" description="I2C_TXR is an I2C transmit data register. It is used to enable the I2C module to transmit data.&lt;B&gt;CAUTION&lt;/B&gt;When data is transmitted completely, the I2C module does not modify I2C_TXR.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x18">
				<Member name="reserved" description="Reserved." range="31:8" property="-"/>
				<Member name="i2c_txr" description="Data is transmitted by the master" range="7:0" property="RW"/>
				<Register offset="0x18"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_RXR" description="I2C_RXR is an I2C receive data register. It is used to enable the master to receive the datafrom the slave.&lt;B&gt;CAUTION&lt;/B&gt;When I2C_SR bit[3] is 1, the I2C_RXR data is valid. The data is remained until the next startoperation starts.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x1C">
				<Member name="reserved" description="Reserved." range="31:8" property="-"/>
				<Member name="i2c_rxr" description="Data is received by the master." range="7:0" property="RO"/>
				<Register offset="0x1C"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="IR" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x20070000"/>
			<RegisterGroup name="IR_EN" description="IR_EN is an IR receive enable control register.&lt;B&gt;CAUTION&lt;/B&gt;Before configuring other registers, you must set IR_EN[ir_en] to 1 by using software. WhenIR_EN[ir_en] is 0, other registers are read-only and the read values are their reset values.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x000">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="ir_en" description="IR receive module enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled." range="0" property="RW"/>
				<Register offset="0x000"/>
			</RegisterGroup>
			<RegisterGroup name="IR_CFG" description="IR_CFG is an IR configuration register.&lt;B&gt;CAUTION&lt;/B&gt;Before configuring this register, you must set IR_BUSYafter configuration.The reference clock frequency supported by the IR module ranges from 1 MHz to 128 MHz.The relationship between the frequency and the clock frequency divider ir_freq is as follows:&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;When the reference clock frequency is 1 MHz, ir_freq must be set to 0x00.&lt;/li&gt;&lt;li&gt;If the reference clock frequency is 128 MHz, ir_freq must be set to 0x7F.When the frequency of the IR reference clock is not an integer ranging from 1 MHz to 128MHz, the clock frequency divider is rounded off. For example, if the reference clockfrequency is 12.1 MHz, the clock frequency divider is 0x0B; if the reference clock frequencyis 12.8 MHz, the clock frequency divider is 0x0C.The relationship between the frequency offset and the count deviation is as follows: If thebase frequency is f and the frequency variation is Df, the frequency offset ratio is Df/f. If thecount deviation of the counter is Dcnt, and the judge level width is s (in μs), the countdeviation Dcnt is calculated as follows: Dcnt = |0.1 x s x ratio|Therefore, when the clock hasfrequency offset, the valid range of the parameter value needs to be changed. If the frequencyincreases, the corresponding margin range is changed to [min + Dcnt, max + Dcnt]. Where,min and max indicate the margins without frequency offset. If the frequency decreases, theoffset range is changed to [min – Dcnt, max – Dcnt]. Take the margin of the start bit in thelead code as an example. If the base frequency is 100 MHz, and the frequency increases by0.1 MHz, then the ratio is 0.001 (0.1/100). Assume that s is 9000 μs. Dcnt is calculated asfollows: Dcnt = |0.1 x 9,000 x 0.001| = 1. In this case, the margin range of ir_leads must bechanged to [0x033D, 0x3CD].Register Name&lt;/li&gt;&lt;/ul&gt;" value="0x3E801F0B" startoffset="0x004">
				<Member name="ir_max_level_width" description="Invalid when IR_CFG[ir_mode] is 0.&lt;br&gt;Indicates the maximum level width (in 10 ?s) of a symbol whenIR_CFG[ir_mode] is 1. This width indicates the end of a symbol stream." range="31:16" property="RW"/>
				<Member name="ir_format" description="Indicates the data code format when IR_CFG[ir_mode] is 0.&lt;br&gt;00: NEC with simple repeat code&lt;br&gt;01: TC9012 code&lt;br&gt;10: NEC with full repeat code&lt;br&gt;11: SONY code&lt;br&gt;For details about the relationship between code types and code formats, see Table 13-5 to Table 13-7.&lt;br&gt;Indicates the symbol format when IR_CFG[ir_mode] is 1.&lt;br&gt;bit[15]: reserved&lt;br&gt;The definitions of bit[14] are as follows:&lt;br&gt;0: The symbol is from low to high, and the symbol stream ends at the high level.&lt;br&gt;1: The symbol is from high to low, and the symbol stream ends at the low level." range="15:14" property="RW"/>
				<Member name="ir_bits" description="Indicates the number of data bits in a frame when IR_CFG[ir_mode] is 0.&lt;br&gt;0x00–0x2F: 1–48 data bits in a frame&lt;br&gt;0x30–0x3F: reserved&lt;br&gt;If ir_bits is set to a value ranging from 0x30 to 0x3F by using software, the setting has no effect and the original value is retained.&lt;br&gt;Indicates the symbol receive interrupt threshold when IR_CFG[ir_mode] is 1.&lt;br&gt;bit[13]: reserved&lt;br&gt;bit[12:8]: 0x0–0x1F. 0x0 indicates that an interrupt is reported when there is at least one symbol in the FIFO; 0x1F indicates that an interrupt is reported when there are at least 32 symbols in the FIFO, and so on." range="13:8" property="RW"/>
				<Member name="ir_mode" description="IR operating mode.&lt;br&gt;0: The decoded complete data frames are output.&lt;br&gt;1: Only the symbol width is output." range="7" property="RW"/>
				<Member name="ir_freq" description="Frequency divider of the working clock.&lt;br&gt;0x00–0x7F: correspond to the working clock divider 1–128 respectively." range="6:0" property="RW"/>
				<Register offset="0x004"/>
			</RegisterGroup>
			<RegisterGroup name="IR_LEADS" description="IR_LEADS is a lead code start bit margin configuration register (valid only when&lt;B&gt;CAUTION&lt;/B&gt;Before setting this register, you must set IR_BUSYregister and the reserved value are retained after setting.The margin must be considered based on the typical value of the specific code type foraccurately judging the start bit of the lead code. For details about the typical values ofspecified code types, see the values of LEAD_S in Table 13-5 to Table 13-7.&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;For a pulse width whose typical value is greater than or equal to 400 (10 μs precision),the recommended margin is 8% of the typical value. Take the D6121 code as an example.If the typical value of LEAD_S is 900, the values of cnt_leads_min and cnt_leads_maxare calculated as follows:&lt;/li&gt;cnt_leads_min = 900 x 92% = 828 = 0x33C cnt_leads_max = 900 x 108% = 972 =0x3CC&lt;li&gt;For a pulse width whose typical value is less than 400 (10 μs precision), therecommended margin is 20% of the typical value. Take the SONY-D7C5 as an example.If the typical value of LEAD_S is 240, the values of cnt_leads_min and cnt_leads_maxare calculated as follows:cnt_leads_min = 240 x 80% = 192 = 0xC0 cnt_leads_max = 240 x 120% = 288 = 0x120The basic configuration principle is as follows: cnt_leads_max is greater than or equal tocnt_leads_min, and cnt_leads_min is greater than cnt0_b_max and cnt1_b_max.Total Reset Value0x033C_03CC&lt;/li&gt;&lt;/ul&gt;" value="0x033C03CC" startoffset="0x008">
				<Member name="reserved" description="Reserved." range="31:26" property="-"/>
				<Member name="cnt_leads_min" description="Minimum pulse width of the start bit of the lead code.&lt;br&gt;0x000–0x007: reserved" range="25:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" property="-"/>
				<Member name="cnt_leads_max" description="Maximum pulse width of the start bit of the lead code.&lt;br&gt;0x000–0x007: reserved" range="9:0" property="RW"/>
				<Register offset="0x008"/>
			</RegisterGroup>
			<RegisterGroup name="IR_LEADE" description="IR_LEADE is a lead code end bit margin configuration register (valid only when&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;Before setting this register, you must set IR_BUSYregister and the reserved value are retained after setting.&lt;/li&gt;&lt;li&gt;For the NEC with simple repeat code, the margins of cnt_sleade and cnt_leade cannot beoverlapped. Otherwise, when the actual count value is within the overlapped range, thesimple lead code cannot be identified. As a result, a frame format error occurs.The margin must be considered based on the typical value of the specific code type foraccurately judging the end bit of the lead code. The margin is about 8% of the type value. Fordetails about the typical values of specific code types, see the values of LEAD_E in Table13-5 toTable 13-7.&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;For the pulse width whose typical values is greater than or equal to 400 (10 μs precision),the recommended margin is 8% of the typical value. Take the D6121 code as an example.If the typical value of LEAD_E is 450, the values of cnt_leade_min and cnt_leade_maxare calculated as follows:&lt;/li&gt;cnt_leade_min = 450 x 92% = 414 = 0x19E cnt_leade_max = 450 x 108% = 486 =0x1E6For a pulse width whose typical value is less than 400 (10 μs precision), therecommended margin is 20% of the typical value. Take the SONY-D7C5 code as anexample. If the typical value of LEAD_E is 60, the values of cnt_leade_min andcnt_leade_max are calculated as follows:cnt_leade_min = 60 x 80% = 48 = 0x030 cnt_leade_max = 60 x 120% = 72 = 0x048The basic configuration principle is as follows: cnt_leade_max is greater than or equal tocnt_leade_min.Offset Address0x00C&lt;/ul&gt;" value="0x019E01E6" startoffset="0x00C">
				<Member name="reserved" description="Reserved." range="31:25" property="-"/>
				<Member name="cnt_leade_min" description="Minimum pulse width of the end bit of the lead code.&lt;br&gt;0x000–0x007: reserved" range="24:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:9" property="-"/>
				<Member name="cnt_leade_max" description="Maximum pulse width of the end bit of the lead code.&lt;br&gt;0x000–0x007: reserved" range="8:0" property="RW"/>
				<Register offset="0x00C"/>
			</RegisterGroup>
			<RegisterGroup name="IR_SLEADE" description="IR_SLEADE is a simple lead code end bit margin configuration register (IR_CFG[ir_mode] =0).&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;Before setting this register, you must set IR_BUSYregister and the reserved value are retained after setting.&lt;/li&gt;&lt;li&gt;For the NEC with simple repeat code, the margins of cnt_sleade and cnt_leade cannot beoverlapped. Otherwise, when the actual count value is within the overlapped range, thesimple lead code cannot be identified. As a result, a frame format error occurs.&lt;/li&gt;&lt;li&gt;This register must be configured only for the NEC with simple repeat code.The margin must be considered based on the typical value of the specific code type foraccurately judging the end bit of the simple lead code. For details about the typical values ofspecific code types, see the values of SLEAD_E in Table 13-5 to Table 13-7.&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;For a pulse width whose typical value is greater than or equal to 225 (10 μs precision),the recommended margin is 8% of the typical value. Take the D6121 code as an example.If the typical value of SLEAD_E is 225, the values of cnt_sleade_min andcnt_sleade_max are calculated as follows:cnt_sleade_min = 225? x 92% = 207 = 0xCF cnt_sleade_max = 225? x 108% = 243 =0xF3?For a pulse width whose typical value is less than 225 (10 μs precision), therecommended margin is 20% of the typical value. For example, if the typical value ofSLEAD_E of a code type is 60, the values of cnt_sleade_min and cnt_sleade_max arecalculated as follows:cnt_sleade_min = 60? x 80% = 48 = 0x30 cnt_sleade_max = 60? x 120% = 72 = 0x48The basic configuration principle is as follows: cnt_sleade_max is greater than or equal tocnt_sleade_min.Offset Address&lt;/li&gt;&lt;/ul&gt;" value="0x00CF00F3" startoffset="0x010">
				<Member name="reserved" description="Reserved." range="31:25" property="-"/>
				<Member name="cnt_sleade_min" description="Minimum pulse width of the end bit of the simple lead code.&lt;br&gt;0x000–0x007: reserved" range="24:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:9" property="-"/>
				<Member name="cnt_sleade_max" description="Maximum pulse width of the start bit of the simple lead code.&lt;br&gt;0x000–0x007: reserved" range="8:0" property="RW"/>
				<Register offset="0x010"/>
			</RegisterGroup>
			<RegisterGroup name="IR_B1" description="IR_B0 is data 0 level judge margin configuration register (valid only when IR_CFG[ir_mode]= 0).&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;Before setting this register, you must set IR_BUSYregister and the reserved value are retained after setting.&lt;/li&gt;&lt;li&gt;For the preceding four code types, the margins for judging the levels of bit0 and bit1cannot be overlapped. Otherwise, when the actual count value is within the overlappedrange, bit1 cannot be identified and is regarded as bit0 by mistake.A margin must be considered based on the typical value of the specific code type to accuratelyjudging bit0. The margin is about 20% of the typical value.&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;For details about the typical values of the NEC with full repeat code, NEC with simplerepeat code, and TC9012 code, see the values of B0_H in Table 13-5 to Table 13-7. Takethe D6121 code as an example. If the typical value of B0_H is 56 (10 μs precision), thevalues of cnt0_b_min and cnt0_b_max are calculated as follows:&lt;/li&gt;cnt0_b_min = 56 x 80% = 45 = 0x2D cnt0_b_max = 56? x 120% = 67 = 0x43For details about the typical value of the SONY code, see the values of B0_L in Table13-5 to Table 13-7. Take the SONY-D7C5 code as an example. If the typical value ofB0_L is 60 (10 μs precision), the values of cnt0_b_min and cnt0_b_max are calculatedas follows:&lt;/li&gt;cnt0_b_min = 60? x 80% = 48 = 0x30 cnt0_b_max = 60? x 120% = 72 = 0x48The basic configuration principle is as follows: cnt0_b_max is greater than or equal tocnt0_b_min.Offset Address&lt;/ul&gt;" value="0x008700CB" startoffset="0x018">
				<Member name="reserved" description="Reserved." range="31:25" property="-"/>
				<Member name="cnt0_b_min" description="Minimum pulse width of the level for judging bit0.&lt;br&gt;0x000–0x007: reserved" range="24:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:9" property="-"/>
				<Member name="cnt0_b_max" description="Maximum pulse width of the level for judging bit0.&lt;br&gt;0x000–0x007: reserved" range="8:0" property="RW"/>
				<Register offset="0x018"/>
			</RegisterGroup>
			<RegisterGroup name="IR_B1" description="IR_B1 is data 1 judge level margin configuration register (valid only when IR_CFG[ir_mode]= 0).&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;Before setting this register, you must set IR_BUSYregister and the reserved value are retained after setting.&lt;/li&gt;&lt;li&gt;For the preceding four code types, the margins for judging the levels of bit0 and bit1cannot be overlapped. Otherwise, when the actual count value is within the overlappedrange, bit1 cannot be identified and is regarded as bit0 by mistake.A margin must be considered based on the typical value of the specific code type foraccurately judging bit1. The margin is about 20% of the typical value.&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;For details about the typical values of the NEC with simple repeat code, NEC withsimple repeat code, and TC9012 code, see the values of B1_H in Table 13-5 to Table13-7. Take the D6121 code as an example. If the typical value of B1_H is 169 (10 μsprecision), the values of cnt1_b_min and cnt1_b_max are calculated as follows:&lt;/li&gt;cnt1_b_min = 169 x 80% = 135 = 0x87 cnt1_b_max = 169 x 120% = 203 = 0xCBFor details about the typical value of the SONY code, see the values of B1_L in Table13-5 to Table 13-7. Take the SONY-D7C5 code as an example. If the typical value ofB1_L is 120 (10 μs precision), the values of cnt1_b_min and cnt1_b_max are calculatedas follows:cnt1_b_min = 120 x 80% = 96 = 0x60 cnt1_b_max = 120 x 120% = 144 = 0x90The basic configuration principle is as follows: cnt1_b_max is greater than or equal tocnt1_b_min.Offset Address&lt;/ul&gt;" value="0x008700CB" startoffset="0x018">
				<Member name="reserved" description="Reserved." range="31:25" property="-"/>
				<Member name="cnt1_b_min" description="Minimum pulse width of the level for judging bit1.&lt;br&gt;0x000–0x007: reserved" range="24:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:9" property="-"/>
				<Member name="cnt1_b_max" description="Maximum pulse width of the level for judging bit1.&lt;br&gt;0x000–0x007: reserved" range="8:0" property="RW"/>
				<Register offset="0x018"/>
			</RegisterGroup>
			<RegisterGroup name="IR_BUSY" description="IR_BUSY is a configuration busy flag register." value="0x00000000" startoffset="0x01C">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="ir_busy" description="Busy status flag.&lt;br&gt;0: idle. In this case, software can configure data.&lt;br&gt;1: Indicates the busy state. In this state, software cannot configure data." range="0" property="RO"/>
				<Register offset="0x01C"/>
			</RegisterGroup>
			<RegisterGroup name="IR_DATAH" description="IR_DATAH is an upper 16-bit IR receive decoded data register (IR_CFG[ir_mode] = 0) orsymbol count register in the symbol FIFO (IR_CFG[ir_mode] = 1)The IR_DATAH register stores the upper 16 bits of the decoded data received by the IR,whereas IR_DATAL stores the lower 32 bits of the decoded data received by the IR. The databits depend on the valid data bits in a frame and the specific code. For details, see the validdata bits in Table 13-5 toTable 13-7.Data is stored as follows: The data is stored in IR_DATAH and IR_DATAL in sequence fromMSB to LSB. That is, after IR_DATAL is full, the remaining data is stored in IR_DATAH.The unused upper bits are reserved. Data is read as follows: IR_DATAH and IR_DATAL areread in sequence.The hardware receives all data bits without checking the definition of each data bit. Thesoftware is responsible for processing data bits." value="0x00000000" startoffset="0x020">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="ir_datah" description="Indicates the upper 16 bits of the decoded data received by the IR module when IR_CFG[ir_mode] is 0.&lt;br&gt;Indicates the symbol count in the symbol FIFO when IR_CFG[ir_mode] is 1.&lt;br&gt;bit[15:6]: reserved&lt;br&gt;bit[5:0]: number of symbols in the symbol FIFO." range="15:0" property="RO"/>
				<Register offset="0x020"/>
			</RegisterGroup>
			<RegisterGroup name="IR_DATAL" description="IR_DATAL is a lower 32-bit IR receive decoded data register (IR_CFG[ir_mode] = 0) or IRreceive symbol width register (IR_CFG[ir_mode] = 1)." value="0x00000000" startoffset="0x024">
				<Member name="ir_datal" description="Indicates the lower 32 bits of the decoded data received by the IR module when IR_CFG[ir_mode] is 0.&lt;br&gt;Indicates the width of the symbol received by the IR module when IR_CFG[ir_mode] is 1.&lt;br&gt;The definitions of bit[31:16] are as follows:&lt;br&gt;Indicates the high-level width (a multiple of 10 μs) of the symbol received by the IR when the symbol level is from low to high.&lt;br&gt;Indicates the low-level width (a multiple of 10 μs) of the symbol received by the IR module when the symbol level is from high to low.&lt;br&gt;The definitions of bit[15:0] are as follows:&lt;br&gt;Indicates the low-level width (a multiple of 10 μs) of the symbol received by the IR module when the symbol level is from low to high.&lt;br&gt;Indicates the high-level width (a multiple of 10 μs) of the symbol received by the IR module when the symbol level is from high to low." range="31:0" property="RO"/>
				<Register offset="0x024"/>
			</RegisterGroup>
			<RegisterGroup name="IR_INT_MASK" description="IR_INT_MASK is an IR interrupt mask register.&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;Before setting this register, you must set IR_EN[ir_en] to 1. Otherwise, the original valueof the register is retained after setting.&lt;/li&gt;&lt;li&gt;If all interrupts are masked, the IR wake-up function is unavailable.&lt;/li&gt;&lt;li&gt;When IR_CFG[ir_mode] is 0, IR_INT_MASK bit[3:0] are valid; when IR_CFG[ir_mode]is 1, IR_INT_MASK bit[18:16] are valid.The definitions of the interrupts related to the register are as follows:&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;Receive data overflow interrupt&lt;/li&gt;If the CPU does not fetch the current frame and the next frame is already received, thenext frame overwrites the current frame and a raw receive data overflow error interrupt isreported.&lt;li&gt;Receive data frame format error interrupt&lt;/li&gt;If the received data frame is not complete or the data pulse width does not meet themargin requirements, a raw receive frame format error interrupt is reported.&lt;li&gt;Receive data frame interrupt&lt;/li&gt;After a complete frame data is received, a raw receive data frame interrupt is reported.&lt;li&gt;Key release detection interrupt&lt;/li&gt;For the NEC with simple repeat code and TC9012 code, if the start synchronous code isnot detected again within 160 ms after the previously detected start synchronous code, ora valid data frame rather than a simple lead code is detected, a raw key release detectioninterrupt is reported. Both the NEC with full repeat code and the SONY code do notsupport the key release detection interrupt.&lt;li&gt;Receive symbol overflow interrupt&lt;/li&gt;If the symbol FIFO is full because the CPU does not fetch the data in time and thesubsequent symbol is already received, a raw receive symbol overflow error interrupt isreported.&lt;li&gt;Receive symbol interrupt&lt;/li&gt;If a complete symbol is received and the symbol count of the symbol FIFO is above thethreshold configured by IR_CFG[ir_bits], a raw receive symbol interrupt is reported.&lt;li&gt;Symbol timeout interrupt&lt;/li&gt;If no new symbol interrupt is received during the period configured byinterrupt is reported.The hardware does not identify the interrupt priority. An interrupt is generated if one or moremasked interrupt sources are valid.Register Name&lt;/ul&gt;" value="0x00000000" startoffset="0x028">
				<Member name="reserved" description="Reserved." range="31:19" property="-"/>
				<Member name="intm_overrun" description="Symbol overflow interrupt mask when IR_CFG[ir_mode] is 1.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="18" property="RW"/>
				<Member name="intm_time_out" description="Symbol timeout interrupt mask when IR_CFG[ir_mode] is 1.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="17" property="RW"/>
				<Member name="intm_symb_rcv" description="Receive N symbol interrupt mask when IR_CFG[ir_mode] is 1.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:4" property="-"/>
				<Member name="intm_release" description="Key release interrupt mask when IR_CFG[ir_mode] is 0.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="3" property="RW"/>
				<Member name="intm_overflow" description="Receive data overflow interrupt mask when IR_CFG[ir_mode] is 0.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="2" property="RW"/>
				<Member name="intm_framerr" description="Receive data frame format error interrupt mask when IR_CFG[ir_mode] is 0.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="1" property="RW"/>
				<Member name="intm_rcv" description="Receive data frame interrupt mask when IR_CFG[ir_mode] is 0.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="0" property="RW"/>
				<Register offset="0x028"/>
			</RegisterGroup>
			<RegisterGroup name="IR_INT_STATUS" description="IR_INT_STATUS is an IR interrupt status register.&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;When IR_CFG[ir_mode] is 0, IR_INT_STATUS bit[3:0] and IR_INT_STATUS bit[19:16]are valid.&lt;/li&gt;&lt;li&gt;When IR_CFG[ir_mode] is 1, IR_INT_STATUS bit[10:8] and IR_INT_STATUS bit[26:24]are valid.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x02C">
				<Member name="reserved" description="Reserved." range="31:27" property="-"/>
				<Member name="intms_overrun" description="Masked symbol overflow interrupt status when IR_CFG[ir_mode] is 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="26" property="RO"/>
				<Member name="intms_time_out" description="Masked symbol timeout interrupt status when IR_CFG[ir_mode] is 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="25" property="RO"/>
				<Member name="intms_symb_rcv" description="Masked receive symbol interrupt status when IR_CFG[ir_mode] is 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="24" property="RO"/>
				<Member name="reserved" description="Reserved." range="23:20" property="-"/>
				<Member name="intms_release" description="Masked key release interrupt status when IR_CFG[ir_mode] is 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="19" property="RO"/>
				<Member name="intms_overflow" description="Masked receive data overflow error interrupt status when IR_CFG[ir_mode] is 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="18" property="RO"/>
				<Member name="intms_framerr" description="Masked receive data frame format error interrupt status when IR_CFG[ir_mode] is 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="17" property="RO"/>
				<Member name="intms_rcv" description="Masked receive data frame interrupt status when IR_CFG[ir_mode] is 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="16" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:11" property="-"/>
				<Member name="intrs_overrun" description="Raw symbol overflow interrupt status when IR_CFG[ir_mode] is 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="10" property="RO"/>
				<Member name="intrs_time_out" description="Raw symbol timeout interrupt status when IR_CFG[ir_mode] is 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="9" property="RO"/>
				<Member name="intrs_symb_rcv" description="Raw receive symbol interrupt status when IR_CFG[ir_mode] is 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="8" property="RO"/>
				<Member name="reserved" description="Reserved." range="7:4" property="-"/>
				<Member name="intrs_release" description="Raw key release interrupt status when IR_CFG[ir_mode] is 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="3" property="RO"/>
				<Member name="intrs_overflow" description="Raw receive data overflow error interrupt status when IR_CFG[ir_mode] is 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" property="RO"/>
				<Member name="intrs_framerr" description="Raw receive data frame format error interrupt status when IR_CFG[ir_mode] is 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" property="RO"/>
				<Member name="intrs_rcv" description="Raw receive data frame interrupt status when IR_CFG[ir_mode] is 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RO"/>
				<Register offset="0x02C"/>
			</RegisterGroup>
			<RegisterGroup name="IR_INT_CLR" description="IR_INT_CLR is an IR interrupt clear register.&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;When IR_CFG[ir_mode] is 0, IR_INT_CLR bit[3:0] are valid.&lt;/li&gt;&lt;li&gt;When IR_CFG [ir_mode] is 1, IR_INT_CLR bit[18:16] are valid.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x030">
				<Member name="reserved" description="Reserved." range="31:19" property="-"/>
				<Member name="intc_overrun" description="When IR_CFG[ir_mode] is 1, this bit indicates whether the symbol overflow interrupt request is cleared.&lt;br&gt;0: no effect&lt;br&gt;1: cleared" range="18" property="WC"/>
				<Member name="intc_time_out" description="When IR_CFG[ir_mode] is 1, this bit indicates whether the symbol timeout interrupt request is cleared.&lt;br&gt;0: no effect&lt;br&gt;1: cleared" range="17" property="WC"/>
				<Member name="intc_symb_rcv" description="When IR_CFG[ir_mode] is 1, this bit indicates whether the receive symbol interrupt request is cleared.&lt;br&gt;0: no effect&lt;br&gt;1: cleared" range="16" property="WC"/>
				<Member name="reserved" description="Reserved." range="15:4" property="-"/>
				<Member name="intc_release" description="When IR_CFG[ir_mode] is 0, this bit indicates whether the key release interrupt request is cleared.&lt;br&gt;0: no effect&lt;br&gt;1: cleared" range="3" property="WC"/>
				<Member name="intc_overflow" description="When IR_CFG[ir_mode] is 0, this bit indicates whether the receive data overflow error interrupt request is cleared.&lt;br&gt;0: no effect&lt;br&gt;1: cleared" range="2" property="WC"/>
				<Member name="intc_framerr" description="When IR_CFG[ir_mode] is 0, this bit indicates whether the receive data frame format error interrupt request is cleared.&lt;br&gt;0: no effect&lt;br&gt;1: cleared" range="1" property="WC"/>
				<Member name="intc_rcv" description="When IR_CFG[ir_mode] is 0, this bit indicates whether the receive data frame interrupt request is cleared.&lt;br&gt;0: no effect&lt;br&gt;1: cleared&lt;br&gt;If a receive data frame interrupt is generated and the software writes 1 to the bit without reading the data in IR_DATAL, the interrupt cannot be cleared." range="0" property="WC"/>
				<Register offset="0x030"/>
			</RegisterGroup>
			<RegisterGroup name="IR_START" description="IR_START is an IR start configuration register.After other registers are configured, IR_START can be started when any value is written tothe corresponding address during the startup of the IR module." value="0x00000000" startoffset="0x034">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="ir_start" description="IR start configuration register." range="0" property="WO"/>
				<Register offset="0x034"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="MMC" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x10020000"/>
			<RegisterGroup name="MMC_CTRL" description="MMC_CTRL is a MMC control register." value="0x00000000" startoffset="0x0000">
				<Member name="reserved" description="Reserved." range="31:26" property="-"/>
				<Member name="use_internal_dmac" description="Whether to transfer data by using the IDMAC.&lt;br&gt;0: The CPU transfers data by using the slave interface.&lt;br&gt;1: The CPU transfers data by using the IDMAC." range="25" property="RW"/>
				<Member name="reserved" description="Reserved." range="24" property="-"/>
				<Member name="reserved" description="Reserved." range="23:9" property="-"/>
				<Member name="abort_read_data" description="Whether to abort the data transfer during data read.&lt;br&gt;0: invalid&lt;br&gt;1: After transmitting a suspend command during data read, the software polls the card to check when suspend occurs.&lt;br&gt;After the suspend occurs, the software sets the bit to 1. This enables the data transfer state machine to be restored to idle state for the next block transfer.&lt;br&gt;After the state machine restores to the idle status, this bit is cleared automatically." range="8" property="RW"/>
				<Member name="send_irq_response" description="Transmit interrupt response control.&lt;br&gt;0: invalid&lt;br&gt;1: An interrupt request (IRQ) response is transmitted automatically.&lt;br&gt;After the response is transmitted, this bit is cleared automatically.&lt;br&gt;To wait for the interrupt generated by the MMC controller, the host transmits the CMD40 command and waits for the interrupt response from the MMC controller. If you do not want the host to keep in the interrupt wait state, set this bit to 1 and transmit the CMD40 command to restore the host to the idle state." range="7" property="RW"/>
				<Member name="read_wait" description="Read wait control.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;This bit is valid only for the SDIO card that supports the read wait function." range="6" property="RW"/>
				<Member name="dma_enable" description="Reserved. The system uses the IDMAC." range="5" property="RW"/>
				<Member name="int_enable" description="Global interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;The interrupt output is valid only when this bit is valid and the interrupt source is enabled." range="4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="-"/>
				<Member name="dma_reset" description="Soft reset control for the IDMAC.&lt;br&gt;0: invalid&lt;br&gt;1: reset the internal DMA interface&lt;br&gt;This bit is automatically reset after two AHB clock cycles." range="2" property="RW"/>
				<Member name="fifo_reset" description="Soft reset control for the internal FIFO.&lt;br&gt;0: invalid&lt;br&gt;1: reset the FIFO pointer&lt;br&gt;This bit is reset automatically after the reset operation is complete." range="1" property="RW"/>
				<Member name="controller_reset" description="Soft reset control for the controller.&lt;br&gt;0: invalid&lt;br&gt;1: reset the MMC/SD/SDIO host module" range="0" property="RW"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_PWREN" description="MMC_PWREN is a Power_en control register." value="0x00000000" startoffset="0x0004">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="power_enable" description="Power control.&lt;br&gt;0: power off&lt;br&gt;1: power on&lt;br&gt;This value is used to drive the SDIOn_CARD_POWER_EN (n = 0 or 1) pin." range="0" property="RW"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_CLKDIV" description="MMC_CLKDIV is a clock divider register that shows the ratio of the frequency of the moduleoutput clock to the frequency of the input clock. For example, if the module input clock is 40MHz and the register value is set to 1, the output clock is 20 MHz.The clock divider is 2 x N. If the value of N is 0x0, it indicates no frequency division (2 x 0 =0); if the value of N is 0x1, the frequency is divided by 2; if the value of N is 0xFF, thefrequency is divided by 510." value="0x00000000" startoffset="0x0008">
				<Member name="reserved" description="Reserved." range="31:8" property="-"/>
				<Member name="clk_divider0" description="Clock divider 0. The clock divider is 2 x N. If the value of N is 0, it indicates no frequency division; if the value of N is 0x1, the frequency is divided by 2; if the value of N is 0xFF, the frequency is divided by 510." range="7:0" property="RW"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_CLKSRC" description="MMC_CLKSRC is a clock source select register of the SD card." value="0x00000000" startoffset="0x000C">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="clk_source" description="This bit must be set to 0." range="0" property="RW"/>
				<Register offset="0x000C"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_CLKENA" description="MMC_CLKENA is a clock enable register." value="0x00000000" startoffset="0x0010">
				<Member name="reserved" description="Reserved." range="31:17" property="-"/>
				<Member name="cclk_low_power" description="Card low-power control for disabling the card clock.&lt;br&gt;0: non lower-power mode&lt;br&gt;1: low-power mode&lt;br&gt;When the card is idle, the card clock is disabled. This function is used only for the MMC and SD card, because the card clock of the SDIO card must be retained for detecting interrupts." range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:1" property="RW"/>
				<Member name="cclk_enable" description="Card clock enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_TMOUT" description="MMC_TMOUT is a timeout register." value="0xFFFFFF40" startoffset="0x0014">
				<Member name="data_timeout" description="Timeout during the data transfer of the card, in unit of the mmc_clk cycle of the card. The timeout is also the data starvation timeout of the CPU" range="31:8" property="RW"/>
				<Member name="response_timeout" description="Response timeout, in unit of the mmc_clk cycle of the card." range="7:0" property="RW"/>
				<Register offset="0x0014"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_CTYPE" description="MMC_CTYPE is a card type register." value="0x00000000" startoffset="0x0018">
				<Member name="reserved" description="Reserved." range="31:17" property="-"/>
				<Member name="card_width_0" description="Bus width of the card.&lt;br&gt;This field must be set to 0 (non 8-bit mode). The bus width of the card is set to 1-bit mode or 4-bit mode, which depends on the value of bit[0]." range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:1" property="RW"/>
				<Member name="card_width_1" description="Bus width of the card.&lt;br&gt;0: 1-bit mode&lt;br&gt;1: 4-bit mode" range="0" property="RW"/>
				<Register offset="0x0018"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_BLKSIZ" description="MMC_BLKSIZ is a block size configuration register." value="0x00000200" startoffset="0x001C">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="block_size" description="Block size. The initial size of each block is 512 bytes." range="15:0" property="RW"/>
				<Register offset="0x001C"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_BYTCNT" description="MMC_BYTCNT is a block transfer count register." value="0x00000200" startoffset="0x0020">
				<Member name="byte_count" description="Number of transferred bytes. The number must be an integral multiple of the block size.&lt;br&gt;If the data transfer is not block transfer, this register must be set to 0. In this case, the software needs to transmit a stop or an abort command to control the data transfer." range="31:0" property="RW"/>
				<Register offset="0x0020"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_INTMASK" description="MMC_INTMASK is an interrupt mask register." value="0x00000000" startoffset="0x0024">
				<Member name="reserved" description="Reserved." range="31:17" property="-"/>
				<Member name="sdio_int_mask" description="SDIO interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: enabled" range="16" property="RW"/>
				<Member name="int_mask" description="Interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: enabled&lt;br&gt;Bit[15]: end-bit error (read)/write no CRC (EBE)&lt;br&gt;Bit[14]: auto command done (ACD)&lt;br&gt;Bit[13]: start-bit error (SBE)&lt;br&gt;Bit[12]: hardware locked write error (HLE)&lt;br&gt;Bit[11]: FIFO underrun/overrun error (FRUN)&lt;br&gt;Bit[10]: data starvation-by-host timeout (HTO)&lt;br&gt;Bit[9]: data read timeout (DTO)&lt;br&gt;Bit[8]: response timeout (RTO)&lt;br&gt;Bit[7]: data CRC error (DCRC)&lt;br&gt;Bit[6]: response CRC error (RCRC)&lt;br&gt;Bit[5]: receive FIFO data request (RXDR)&lt;br&gt;Bit[4]: transmit FIFO data request (TXDR)&lt;br&gt;Bit[3]: data transfer over (DTO)&lt;br&gt;Bit[2]: command done (CD)&lt;br&gt;Bit[1]: response error (RE)&lt;br&gt;Bit[0]: card detect (CD)" range="15:0" property="RW"/>
				<Register offset="0x0024"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_CMDARG" description="MMC_CMDARG is a command parameter register." value="0x00000000" startoffset="0x0028">
				<Member name="cmd_arg" description="Command parameter that is transferred to the card. The command parameter is related to the protocol, and each command corresponds to a command parameter." range="31:0" property="RW"/>
				<Register offset="0x0028"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_CMD" description="MMC_CMD is a command register." value="0x00000000" startoffset="0x002C">
				<Member name="start_cmd" description="Start control.&lt;br&gt;0: do not start&lt;br&gt;1: start a command &lt;br&gt;After the command is transferred to the card interface unit (CIU), this bit is cleared.&lt;br&gt;The CPU does not allow modifications to this register. Otherwise, an HLE interrupt is generated.&lt;br&gt;After transmitting a command, the CPU queries this bit, and transmits the next command when the value of this bit changes to 0." range="31" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:28" property="-"/>
				<Member name="boot_mode" description="Boot mode.&lt;br&gt;0: boot mode&lt;br&gt;1: alternative boot mode" range="27" property="RW"/>
				<Member name="disable_boot" description="Boot disable.&lt;br&gt;If the software enables this bit and the Start_cmd bit at the same time, the controller aborts the boot operation.&lt;br&gt;The Enable_boot and Disable_boot bits cannot be enabled at the same time." range="26" property="RW"/>
				<Member name="expect_boot_ack" description="Boot response enable.&lt;br&gt;If the software enables this bit and the Enable_boot bit at the same time, the controller detects the boot response signal in &quot;0–1–0&quot; sequence." range="25" property="RW"/>
				<Member name="enable_boot" description="Boot enable.&lt;br&gt;This bit is available when the boot mode is mandatory. If the software enables this bit and the Start_cmd bit, the controller pulls down the CMD signal to start the boot process.&lt;br&gt;The Enable_boot and Disable_boot bits cannot be enabled at the same time." range="24" property="RW"/>
				<Member name="reserved" description="Reserved." range="23:22" property="-"/>
				<Member name="update_clock_registes_only" description="Automatic update.&lt;br&gt;0: The normal command sequence is used. That is, the values of MMC_CMD, MMC_CMDARG, MMC_TMOUT, MMC_CTYPE, MMC_BLKSIZ, and MMC_BYTCNT are transferred from the BIU to the CIU. The CIU uses the new values of registers when running new commands.&lt;br&gt;1: No command is transmitted, and only the clock register values in the card clock domain are updated. The values of MMC_CLKDIV, MMC_CLKSRC, and MMC_CLKENA are transferred to the card clock domain.&lt;br&gt;The card clock can be changed (frequency change and clock enable) even no command is transmitted.&lt;br&gt;Each time the card clock is changed; this bit must be set to 1. In this case, no command is transmitted to the card, and no command done interrupt is generated." range="21" property="RW"/>
				<Member name="card_number" description="Serial number of the card that is being used." range="20:16" property="RW"/>
				<Member name="send_initialization" description="Whether to transmit the initialization sequence.&lt;br&gt;0: do not transmit the initialization sequence before transmitting the Send_initialization command (high level in 80 clock cycles)&lt;br&gt;1: transmit the initialization sequence before transmitting the Send_initialization command&lt;br&gt;When a card is powered on, the initialization sequence must be transmitted for initialization before any command is transmitted. That is, this bit must be set to 1." range="15" property="RW"/>
				<Member name="stop_abort_cmd" description="Whether to transmit the stop/abort command when data is being transferred in open-ended mode or in fixed length mode.&lt;br&gt;0: do not transmit the stop/abort command&lt;br&gt;1: transmit the stop/abort command for stopping the current data transfer" range="14" property="RW"/>
				<Member name="wait_prvdata_complete" description="Whether to transmit a command immediately.&lt;br&gt;0: transmit a command immediately even though the previous data transfer is not complete&lt;br&gt;1: transmit a command only when the previous data transfer is complete&lt;br&gt;The typical value is 0. If this bit is set to 0, the transfer status can be read during data transfer, and the interrupt transfer is supported." range="13" property="RW"/>
				<Member name="send_auto_stop" description="Whether to transmit the stop command.&lt;br&gt;0: do not transmit the stop command after data transfer&lt;br&gt;1: transmit the stop command after data transfer&lt;br&gt;In non-data transfer mode, this bit is ignored." range="12" property="RW"/>
				<Member name="transfer_mode" description="Transfer mode.&lt;br&gt;0: block transfer mode&lt;br&gt;1: stream transfer mode&lt;br&gt;In non-data transfer mode, this bit is ignored." range="11" property="RW"/>
				<Member name="read_write" description="Read/write control.&lt;br&gt;0: read data from the card&lt;br&gt;1: write data to the card&lt;br&gt;In non-data transfer mode, this bit is ignored." range="10" property="RW"/>
				<Member name="data_transfer_expected" description="Data transfer indicator.&lt;br&gt;0: No data is output from the card.&lt;br&gt;1: Data is output from the card." range="9" property="RW"/>
				<Member name="check_repsonse_crc_" description="Whether to perform the CRC check.&lt;br&gt;0: do not check the CRC response&lt;br&gt;1: check the CRC response&lt;br&gt;No valid CRC is returned when some commands are responded. To prevent the host from performing CRC, the software needs to disable this function based on related commands." range="8" property="RW"/>
				<Member name="response_length" description="Response length.&lt;br&gt;0: Short responses are output from the card&lt;br&gt;1: Long responses are output from the card&lt;br&gt;The length of a long response is 128 bits, whereas the length of a short response is 32 bits." range="7" property="RW"/>
				<Member name="response_expect" description="Whether to output response.&lt;br&gt;0: No response is output from the card.&lt;br&gt;1: Responses are output from the card." range="6" property="RW"/>
				<Member name="cmd_index" description="Command index." range="5:0" property="RW"/>
				<Register offset="0x002C"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_RESP0" description="MMC_RESP0 is response register 0." value="0x00000000" startoffset="0x0030">
				<Member name="response0" description="Bit[31:0] of a response." range="31:0" property="RO"/>
				<Register offset="0x0030"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_RESP1" description="MMC_RESP1 is response register 1." value="0x00000000" startoffset="0x0034">
				<Member name="response1" description="Bit[63:32] of a long response.&lt;br&gt;After the CIU transmits an auto-stop command, the corresponding response is stored in this register, and the response to the previous command is still stored in MMC_RESP0.&lt;br&gt;The auto-stop command is available only during data transfer, and the corresponding response is always a short response." range="31:0" property="RO"/>
				<Register offset="0x0034"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_RESP2" description="MMC_RESP2 is response register 2." value="0x00000000" startoffset="0x0038">
				<Member name="response2" description="Bit[95:64] of a long response." range="31:0" property="RO"/>
				<Register offset="0x0038"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_RESP3" description="MMC_RESP3 is response register 3." value="0x00000000" startoffset="0x003C">
				<Member name="response3" description="Bit[127:96] of a long response." range="31:0" property="RO"/>
				<Register offset="0x003C"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_MINTSTS" description="MMC_MINTSTS is a masked interrupt status register." value="0x00000000" startoffset="0x0040">
				<Member name="reserved" description="Reserved." range="31:17" property="-"/>
				<Member name="sdio_interrupt" description="SDIO interrupt mask status.&lt;br&gt;The SDIO interrupt is valid only when MMC_INTMASK [sdio_int_mask] is enabled.&lt;br&gt;0: No SDIO interrupt is output from the card.&lt;br&gt;1: An SDIO interrupt is output from the card." range="16" property="RO"/>
				<Member name="int_status" description="Status of each interrupt.&lt;br&gt;Bit[15]: end-bit error (read)/write no CRC (EBE)&lt;br&gt;Bit[14]: auto command done (ACD)&lt;br&gt;Bit[13]: start-bit error (SBE)&lt;br&gt;Bit[12]: hardware locked write error (HLE)&lt;br&gt;Bit[11]: FIFO underrun/overrun error (FRUN)&lt;br&gt;Bit[10]: data starvation by the host timeout (HTO)&lt;br&gt;Bit[9]: data read timeout (DTO)&lt;br&gt;Bit[8]: response timeout (RTO)&lt;br&gt;Bit[7]: data CRC error (DCRC)&lt;br&gt;Bit[6]: response CRC error (RCRC)&lt;br&gt;Bit[5]: receive FIFO data request (RXDR)&lt;br&gt;Bit[4]: transmit FIFO data request (TXDR)&lt;br&gt;Bit[3]: data transfer over (DTO)&lt;br&gt;Bit[2]: command done (CD)&lt;br&gt;Bit[1]: response error (RE)&lt;br&gt;Bit[0]: card detect (CD)" range="15:0" property="RO"/>
				<Register offset="0x0040"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_RINTSTS" description="MMC_RINTSTS is a raw interrupt status register." value="0x00000000" startoffset="0x0044">
				<Member name="reserved" description="Reserved." range="31:17" property="-"/>
				<Member name="sdio_interrupt" description="Raw SDIO interrupt status.&lt;br&gt;0: No SDIO interrupt is output from the card.&lt;br&gt;1: An SDIO interrupt is output from the card.&lt;br&gt;The value of the interrupt status bit is independent of the interrupt mask status." range="16" property="RW"/>
				<Member name="int_status" description="Raw status of each interrupt. Writing 1 clears the bits, and writing 0 has no effect. The value of the interrupt status bit is independent of the interrupt mask status.&lt;br&gt;Bit[15]: end-bit error (read)/write no CRC (EBE)&lt;br&gt;Bit[14]: auto command done (ACD)&lt;br&gt;Bit[13]: start-bit error (SBE)&lt;br&gt;Bit[12]: hardware locked write error (HLE)&lt;br&gt;Bit[11]: FIFO underrun/overrun error (FRUN)&lt;br&gt;Bit[10]: data starvation by the host timeout (HTO)&lt;br&gt;Bit[9]: data read timeout (DRTO)/Boot Data Start (BDS)&lt;br&gt;Bit[8]: response timeout (RTO)/Boot Ack Received (BAR)&lt;br&gt;Bit[7]: data CRC error (DCRC)&lt;br&gt;Bit[6]: response CRC error (RCRC)&lt;br&gt;Bit[5]: receive FIFO data request (RXDR)&lt;br&gt;Bit[4]: transmit FIFO data request (TXDR)&lt;br&gt;Bit[3]: data transfer over (DTO)&lt;br&gt;Bit[2]: command done (CD)&lt;br&gt;Bit[1]: response error (RE)&lt;br&gt;Bit[0]: card detect (CD)" range="15:0" property="RW"/>
				<Register offset="0x0044"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_STATUS" description="MMC_STATUS is a status register." value="0x00000106" startoffset="0x0048">
				<Member name="reserved" description="Reserved." range="31:30" property="-"/>
				<Member name="fifo_count" description="FIFO count." range="29:17" property="RO"/>
				<Member name="response_index" description="Serial number of the previous response, including the response to the auto-stop command." range="16:11" property="RO"/>
				<Member name="data_state_mc_busy" description="0: The data transmit/receive state machine is idle.&lt;br&gt;1: The data transmit/receive state machine is busy." range="10" property="RO"/>
				<Member name="data_busy" description="This field value depends on the reverse level of DATA0.&lt;br&gt;0: idle (DATA0 is high level)&lt;br&gt;1: busy (DATA0 is low level)" range="9" property="RO"/>
				<Member name="data_3_status" description="Card detection signal. This field value depends on the level of DATA3.&lt;br&gt;0: No card is inserted (DATA3 is low level).&lt;br&gt;1: A card is inserted (DATA3 is high level)." range="8" property="RO"/>
				<Member name="commandfsm_states" description="Status of the command state machine.&lt;br&gt;0x0: idle&lt;br&gt;0x1: send init sequence&lt;br&gt;0x2: Tx cmd start bit&lt;br&gt;0x3: Tx cmd tx bit&lt;br&gt;0x4: Tx cmd index +arg&lt;br&gt;0x5: Tx cmd crc7&lt;br&gt;0x6: Tx cmd end bit&lt;br&gt;0x7: Rx resp start bit&lt;br&gt;0x8: Rx resp IRQ response&lt;br&gt;0x9: Rx resp tx bit&lt;br&gt;0xA: Rx resp cmd idx&lt;br&gt;0xB: Rx resp data&lt;br&gt;0xC: Rx resp crc7&lt;br&gt;0xD: Rx resp end bit&lt;br&gt;0xE: Cmd path wait NCC&lt;br&gt;0xF: wait, CMD-to-response turnaround" range="7:4" property="RO"/>
				<Member name="fifo_full" description="FIFO full flag.&lt;br&gt;0: empty&lt;br&gt;1: full" range="3" property="RO"/>
				<Member name="fifo_empty" description="FIFO empty flag.&lt;br&gt;0: not empty&lt;br&gt;1: empty" range="2" property="RO"/>
				<Member name="fifo_tx_watermark" description="Whether the FIFO reaches the transmit watermark level.&lt;br&gt;0: no&lt;br&gt;1: yes" range="1" property="RO"/>
				<Member name="fifo_rx_watermark" description="Whether the FIFO reaches the receive watermark level.&lt;br&gt;0: no&lt;br&gt;1: yes" range="0" property="RO"/>
				<Register offset="0x0048"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_FIFOTH" description="MMC_FIFOTH is a FIFO threshold register." value="0x00FF0000" startoffset="0x004C">
				<Member name="reserved" description="Reserved." range="31:28" property="-"/>
				<Member name="rx_wmark" description="FIFO threshold watermark level during data read. If the data amount in the FIFO is above the threshold, a DMA request is enabled. After a data transfer, a DMA request is raised for transferring the remaining data no matter whether the threshold is reached.&lt;br&gt;In non-DMA mode, the RXDR interrupt is enabled. If the data amount in the FIFO is not above the threshold after a data transfer, no interrupt is generated. In this case, the software needs to read the remaining data by querying the DTD interrupt.&lt;br&gt;If a data transfer is complete in DMA mode, the DMA raises a single transfer request to read data until the DTD interrupt is generated even though the remaining data amount is below the threshold.&lt;br&gt;Restriction: RX_WMark ≤ FIFO_DEPTH – 2&lt;br&gt;Recommendation: A request is raised when the value of [(FIFO_DEPTH/2) – 1] is above the threshold." range="27:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:12" property="RW"/>
				<Member name="tx_wmark" description="FIFO threshold watermark level during data transmit. If the data amount in the FIFO is below the threshold, a DMA request is enabled. After a data transfer, a DMA request is raised for transferring the remaining data no matter whether the threshold is reached.&lt;br&gt;In non-DMA mode, the RXDR interrupt is enabled. If the data amount in the FIFO is not above the threshold after a data transfer, no interrupt is generated. In this case, the software needs to read the remaining data by querying the DTD interrupt.&lt;br&gt;If a data transfer is complete in DMA mode, the DMA raises a single transfer request to read data until the DTD interrupt is generated even though the remaining data amount is below the threshold.&lt;br&gt;Restriction: TX_WMark ≤ FIFO_DEPTH – 2&lt;br&gt;Recommendation: This field must be less than or equal to FIFO_DEPTH/2." range="11:0" property="RW"/>
				<Register offset="0x004C"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_CDETECT" description="MMC_CDETECT is a card detection register." value="0x00000000" startoffset="0x0050">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="card_detect_n" description="Card detection signal.&lt;br&gt;The value depends on the SDIO_CARD_DETECT pin." range="0" property="RO"/>
				<Register offset="0x0050"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_WRTPRT" description="MMC_WRTPRT is a card write protection register." value="0x00000000" startoffset="0x0054">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="write_protect" description="Card write protection signal.&lt;br&gt;The value depends on the SDIO_CWPR pin." range="0" property="RO"/>
				<Register offset="0x0054"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_TCBCNT" description="MMC_TCBCNT is a count of bytes transmitted to the card register." value="0x00000000" startoffset="0x005C">
				<Member name="trans_card_byte_count" description="Count of bytes transmitted from the CIU to the card.&lt;br&gt;When this register is accessed through a 32-bit AHB, the 32-bit data needs to be read at a time. This avoids the read-coherency error." range="31:0" property="RO"/>
				<Register offset="0x005C"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_TBBCNT" description="MMC_TBBCNT is a count of bytes transmitted from the BIU FIFO register." value="0x00000000" startoffset="0x0060">
				<Member name="trans_fifo_byte_count" description="Count of bytes transferred between the CPU/DMA and BIU FIFO.&lt;br&gt;When this register is accessed through a 32-bit AHB, the 32-bit data needs to be read at a time. This avoids the read-coherency error." range="31:0" property="RO"/>
				<Register offset="0x0060"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_BMOD" description="MMC_BMOD is a bus mode register." value="0x00000000" startoffset="0x0080">
				<Member name="reserved" description="Reserved." range="31:11" property="-"/>
				<Member name="pbl" description="Length of the IDMAC burst transfer.&lt;br&gt;000: 1&lt;br&gt;001: 4&lt;br&gt;010: 8&lt;br&gt;011: 16&lt;br&gt;1xx: reserved" range="10:8" property="RW"/>
				<Member name="de" description="IDMAC enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" property="RW"/>
				<Member name="dsl" description="Span between two descriptors, that is, number of words between two non-linked descriptors. This field is valid only for the dual-buffer descriptors." range="6:2" property="RW"/>
				<Member name="fb" description="Fixed burst length type.&lt;br&gt;0: single and INCR burst types&lt;br&gt;1: single, INCR4, INCR8, and INCR16 burst types" range="1" property="RW"/>
				<Member name="swr" description="Soft reset control for the internal register of the IDMAC.&lt;br&gt;0: not reset&lt;br&gt;1: reset &lt;br&gt;After reset, this bit is automatically cleared one clock cycle later." range="0" property="RW"/>
				<Register offset="0x0080"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_PLDMND" description="MMC_PLDMND is a poll demand register." value="0x00000000" startoffset="0x0084">
				<Member name="pd" description="If DES0[OWN] is 0, the IDMAC enters the suspend state. The CPU can write any value to this register to enable the IDMAC to obtain descriptors again." range="31:0" property="WO"/>
				<Register offset="0x0084"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_DBADDR" description="MMC_DBADDR is a base address register of the descriptor linked list." value="0x00000000" startoffset="0x0088">
				<Member name="sdl" description="Start address of the descriptor linked list, that is, the base address of the first descriptor." range="31:0" property="RW"/>
				<Register offset="0x0088"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_IDSTS" description="MMC_IDSTS is an IDMAC status register." value="0x00000000" startoffset="0x008C">
				<Member name="reserved" description="Reserved." range="31:17" property="-"/>
				<Member name="fsm" description="Current state of the IDMAC state machine.&lt;br&gt;0: DMA_IDLE&lt;br&gt;1: DMA_SUSPEND&lt;br&gt;2: DESC_RD&lt;br&gt;3: DESC_CHK&lt;br&gt;4: DMA_RD_REQ_WAIT&lt;br&gt;5: DMA_WR_REQ_WAIT&lt;br&gt;6: DMA_RD&lt;br&gt;7: DMA_WR&lt;br&gt;8: DESC_CLOSE&lt;br&gt;This bit is read-only." range="16:13" property="RW"/>
				<Member name="eb" description="Bus error type.&lt;br&gt;001: The transmit operation is aborted.&lt;br&gt;010: The receive operation is aborted.&lt;br&gt;Other values: reserved" range="12:10" property="RW"/>
				<Member name="ais" description="Abnormal total interrupt. The value of this bit is obtained after the values of FBE, DU, and CES bits are ORed. Writing 1 clears this bit." range="9" property="RW"/>
				<Member name="nis" description="Normal total interrupt. The value of this bit is obtained after the values of the TI and RI bits are ORed. Writing 1 clears this bit." range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:6" property="-"/>
				<Member name="ces" description="Card error indicator. This bit indicates the card status when data is being received." range="5" property="RW"/>
				<Member name="du" description="Descriptor invalid interrupt. When DES0[OWN] is 0, this bit is set to 1. Writing 1 clears this bit." range="4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="-"/>
				<Member name="fbe" description="Fatal bus error interrupt. If this bit is set to 1, the IDMAC stops all accesses through the bus. Writing 1 clears this bit." range="2" property="RW"/>
				<Member name="ri" description="Receive done interrupt. This bit indicates that the data of a descriptor is received. Writing 1 clears this bit." range="1" property="RW"/>
				<Member name="ti" description="Transmit done interrupt. This bit indicates that a descriptor finishes transmitting data. Writing 1 clears this bit." range="0" property="RW"/>
				<Register offset="0x008C"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_IDINTEN" description="MMC_IDINTEN is an IDMAC interrupt enable register." value="0x00000000" startoffset="0x0090">
				<Member name="reserved" description="Reserved." range="31:10" property="-"/>
				<Member name="ai" description="Abnormal interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: The FBE, DU, and CES interrupts are enabled." range="9" property="RW"/>
				<Member name="ni" description="Normal interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: The TI and RI interrupts are enabled." range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:6" property="-"/>
				<Member name="ces" description="Card error interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="du" description="Descriptor invalid interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="-"/>
				<Member name="fbe" description="Fatal bus error interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="ri" description="Receive interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="ti" description="Transmit interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0090"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_DSCADDR" description="MMC_DSCADDR is an address register of the current descriptor." value="0x00000000" startoffset="0x0094">
				<Member name="had" description="Descriptor pointer. The value is automatically refreshed during data transfer. The register points to the start address of the descriptor that will be used by the IDMAC." range="31:0" property="RO"/>
				<Register offset="0x0094"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_BUFADDR" description="MMC_BUFADDR is an address register of the current data buffer." value="0x00000000" startoffset="0x0098">
				<Member name="hba" description="Data buffer pointer. The value is automatically refreshed during data transfer. The register points to the start address of the data buffer that is being used by the IDMAC." range="31:0" property="RO"/>
				<Register offset="0x0098"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_DATA" description="MMC_DATA is a data register for storing the FIFO entrance address. Before the FIFO is reador written, MMC_STATUS[fifo_count] must be read to query the remaining space of theFIFO. This confirms the data bytes to be read or written based on the remaining space. In thisway, FIFO overflow is avoided." value="0x00000000" startoffset="0x0100">
				<Member name="data" description="Address for reading/writing to the FIFO. If the address ranges from 0x100 to 0x100+FIFO_DEPTH, the FIFO is selected." range="31:0" property="RW"/>
				<Register offset="0x0100"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="PWM" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x20130000"/>
			<RegisterGroup name="PWM0_CFG0" description="PWM0_CFG0 is PWM0 configuration 0 register." value="0x0000018F" startoffset="0x0000">
				<Member name="reserved" description="Reserved." range="31:26" property="-"/>
				<Member name="pwm0_period" description="Number of cycles for PWM0. This field cannot be set to 0 or 1. Otherwise, the output level is high." range="25:0" property="RW"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="PWM0_CFG1" description="PWM0_CFG1 is PWM0 configuration 1 register." value="0x000000C7" startoffset="0x0004">
				<Member name="reserved" description="Reserved." range="31:26" property="-"/>
				<Member name="pwm0_duty" description="Number of level beats for PWM0. If the field value is equal to the number of cycles, the output level is always high." range="25:0" property="RW"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="PWM0_CFG2" description="PWM0_CFG2 is PWM0 configuration 2 register." value="0x00000000" startoffset="0x0008">
				<Member name="reserved" description="Reserved." range="31:10" property="-"/>
				<Member name="pwm0_num" description="Number of square waves output by PWM0." range="9:0" property="RW"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="PWM0_CTRL" description="PWM0_CTRL is PWM0 control register." value="0x00000000" startoffset="0x000C">
				<Member name="reserved" description="Reserved." range="31:3" property="-"/>
				<Member name="pwm0_keep" description="PWM output mode.&lt;br&gt;0: The number of square waves output by PWM0 is fixed.&lt;br&gt;1: PWM0 always outputs square waves." range="2" property="RW"/>
				<Member name="pwm0_inv" description="PWM output control.&lt;br&gt;0: PWM0 outputs square waves in normal mode.&lt;br&gt;1: PWM0 outputs square waves in inverted mode." range="1" property="RW"/>
				<Member name="pwm0_enable" description="PWM0 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x000C"/>
			</RegisterGroup>
			<RegisterGroup name="PWM0_STATE0" description="PWM0_STATE0 is PWM0 status 0 register." value="0x00000000" startoffset="0x0010">
				<Member name="reserved" description="Reserved." range="31:26" property="-"/>
				<Member name="pwm0_period_st" description="Number of count cycles for the internal module of PWM0." range="25:0" property="RO"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="PWM0_STATE1" description="PWM0_STATE1 is PWM0 status 1 register." value="0x00000000" startoffset="0x0014">
				<Member name="reserved" description="Reserved." range="31:26" property="-"/>
				<Member name="pwm0_duty_st" description="Number of high level beats for the internal module of PWM0." range="25:0" property="RO"/>
				<Register offset="0x0014"/>
			</RegisterGroup>
			<RegisterGroup name="PWM0_STATE2" description="PWM0_STATE2 is PWM0 status 2 register." value="0x00000000" startoffset="0x0018">
				<Member name="reserved" description="Reserved." range="31:22" property="-"/>
				<Member name="pwm0_cnt_st" description="Number of remaining square waves output by PWM0. This field is valid only when the following conditions are met: pwm0_busy == 1, pwm0_keep_st == 0" range="21:12" property="RO"/>
				<Member name="pwm0_keep_st" description="Square wave output mode for the internal module of PWM0.&lt;br&gt;0: The number of output square waves is fixed.&lt;br&gt;1: Square waves are always output." range="11" property="RO"/>
				<Member name="pwm0_busy" description="Working status of PWM0.&lt;br&gt;0: Wave output is complete and PWM0 is idle.&lt;br&gt;1: PWM0 is outputting square waves." range="10" property="RO"/>
				<Member name="pwm0_period_st" description="Number of output square waves for the internal module of PWM0." range="9:0" property="RO"/>
				<Register offset="0x0018"/>
			</RegisterGroup>
			<RegisterGroup name="PWM1_CFG0" description="PWM1_CFG0 is PWM1 configuration 0 register." value="0x0000018F" startoffset="0x0020">
				<Member name="reserved" description="Reserved." range="31:26" property="-"/>
				<Member name="pwm1_period" description="Number of cycles for PWM1. This field cannot be set to 0 or 1. Otherwise, the output level is high." range="25:0" property="RW"/>
				<Register offset="0x0020"/>
			</RegisterGroup>
			<RegisterGroup name="PWM1_CFG1" description="PWM1_CFG1 is PWM1 configuration 1 register." value="0x000000C7" startoffset="0x0024">
				<Member name="reserved" description="Reserved." range="31:26" property="-"/>
				<Member name="pwm1_duty" description="Number of level beats for PWM1. If the field value is equal to the number of cycles, the output level is always high." range="25:0" property="RW"/>
				<Register offset="0x0024"/>
			</RegisterGroup>
			<RegisterGroup name="PWM1_CFG2" description="PWM1_CFG2 is PWM1 configuration 2 register." value="0x00000000" startoffset="0x0028">
				<Member name="reserved" description="Reserved." range="31:10" property="-"/>
				<Member name="pwm1_num" description="Number of square waves output by PWM1." range="9:0" property="RW"/>
				<Register offset="0x0028"/>
			</RegisterGroup>
			<RegisterGroup name="PWM1_CTRL" description="PWM1_CTRL is PWM1 control register." value="0x00000000" startoffset="0x002C">
				<Member name="reserved" description="Reserved." range="31:3" property="-"/>
				<Member name="pwm1_keep" description="PWM output mode.&lt;br&gt;0: The number of square waves output by PWM1 is fixed.&lt;br&gt;1: PWM1 always outputs square waves." range="2" property="RW"/>
				<Member name="pwm1_inv" description="PWM output control.&lt;br&gt;0: PWM1 outputs square waves in normal mode.&lt;br&gt;1: PWM1 outputs square waves in inverted mode." range="1" property="RW"/>
				<Member name="pwm1_enable" description="PWM1 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x002C"/>
			</RegisterGroup>
			<RegisterGroup name="PWM1_STATE0" description="PWM1_STATE0 is PWM1 status 0 register." value="0x00000000" startoffset="0x0030">
				<Member name="reserved" description="Reserved." range="31:26" property="-"/>
				<Member name="pwm1_period_st" description="Number of count cycles for the internal module of PWM1." range="25:0" property="RO"/>
				<Register offset="0x0030"/>
			</RegisterGroup>
			<RegisterGroup name="PWM1_STATE1" description="PWM1_STATE1 is PWM1 status 1 register." value="0x00000000" startoffset="0x0034">
				<Member name="reserved" description="Reserved." range="31:26" property="-"/>
				<Member name="pwm1_duty_st" description="Number of high level beats for the internal module of PWM1." range="25:0" property="RO"/>
				<Register offset="0x0034"/>
			</RegisterGroup>
			<RegisterGroup name="PWM1_STATE2" description="PWM1_STATE2 is PWM1 status 2 register." value="0x00000000" startoffset="0x0038">
				<Member name="reserved" description="Reserved." range="31:22" property="-"/>
				<Member name="pwm1_cnt_st" description="Number of remaining square waves output by PWM1. This field is valid only when the following conditions are met: pwm1_busy == 1, pwm1_keep_st == 0" range="21:12" property="RO"/>
				<Member name="pwm1_keep_st" description="Square wave output mode for the internal module of PWM1.&lt;br&gt;0: The number of output square waves is fixed.&lt;br&gt;1: Square waves are always output." range="11" property="RO"/>
				<Member name="pwm1_busy" description="Working status of PWM1.&lt;br&gt;0: Wave output is complete and PWM1 is idle.&lt;br&gt;1: PWM1 is outputting square waves." range="10" property="RO"/>
				<Member name="pwm1_period_st" description="Number of output square waves for the internal module of PWM1." range="9:0" property="RO"/>
				<Register offset="0x0038"/>
			</RegisterGroup>
			<RegisterGroup name="PWM2_CFG0" description="PWM2_CFG0 is PWM2 configuration 0 register." value="0x0000018F" startoffset="0x0040">
				<Member name="reserved" description="Reserved." range="31:26" property="-"/>
				<Member name="pwm2_period" description="Number of cycles for PWM2. This field cannot be set to 1 or 0. Otherwise, the output level is high." range="25:0" property="RW"/>
				<Register offset="0x0040"/>
			</RegisterGroup>
			<RegisterGroup name="PWM2_CFG1" description="PWM2_CFG1 is PWM2 configuration 1 register." value="0x000000C7" startoffset="0x0044">
				<Member name="reserved" description="Reserved." range="31:26" property="-"/>
				<Member name="pwm2_duty" description="Number of level beats for PWM2. If the field value is equal to the number of cycles, the output level is always high." range="25:0" property="RW"/>
				<Register offset="0x0044"/>
			</RegisterGroup>
			<RegisterGroup name="PWM2_CFG2" description="PWM2_CFG2 is PWM2 configuration 2 register." value="0x00000000" startoffset="0x0048">
				<Member name="reserved" description="Reserved." range="31:10" property="-"/>
				<Member name="pwm2_num" description="Number of square waves output by PWM2." range="9:0" property="RW"/>
				<Register offset="0x0048"/>
			</RegisterGroup>
			<RegisterGroup name="PWM2_CTRL" description="PWM2_CTRL is PWM2 control register." value="0x00000000" startoffset="0x004C">
				<Member name="reserved" description="Reserved." range="31:3" property="-"/>
				<Member name="pwm2_keep" description="PWM output mode.&lt;br&gt;0: The number of square waves output by PWM2 is fixed.&lt;br&gt;1: PWM2 always outputs square waves." range="2" property="RW"/>
				<Member name="pwm2_inv" description="PWM output control.&lt;br&gt;0: PWM2 outputs square waves in normal mode.&lt;br&gt;1: PWM2 outputs square waves in inverted mode." range="1" property="RW"/>
				<Member name="pwm2_enable" description="PWM2 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x004C"/>
			</RegisterGroup>
			<RegisterGroup name="PWM2_STATE0" description="PWM2_STATE0 is PWM2 status 0 register." value="0x00000000" startoffset="0x0050">
				<Member name="reserved" description="Reserved." range="31:26" property="-"/>
				<Member name="pwm2_period_st" description="Number of count cycles for the internal module of PWM2." range="25:0" property="RO"/>
				<Register offset="0x0050"/>
			</RegisterGroup>
			<RegisterGroup name="PWM2_STATE1" description="PWM2_STATE1 is PWM2 status 1 register." value="0x00000000" startoffset="0x0054">
				<Member name="reserved" description="Reserved." range="31:26" property="-"/>
				<Member name="pwm2_duty_st" description="Number of high level beats for the internal module of PWM2." range="25:0" property="RO"/>
				<Register offset="0x0054"/>
			</RegisterGroup>
			<RegisterGroup name="PWM2_STATE2" description="PWM2_STATE2 is PWM2 status 2 register." value="0x00000000" startoffset="0x0058">
				<Member name="reserved" description="Reserved." range="31:22" property="-"/>
				<Member name="pwm2_cnt_st" description="Number of remaining square waves output by PWM2. This field is valid only when the following conditions are met: pwm2_busy == 1, pwm2_keep_st == 0" range="21:12" property="RO"/>
				<Member name="pwm2_keep_st" description="Square wave output mode for the internal module of PWM2.&lt;br&gt;0: The number of output square waves is fixed.&lt;br&gt;1: Square waves are always output." range="11" property="RO"/>
				<Member name="pwm2_busy" description="Working status of PWM2.&lt;br&gt;0: Wave output is complete and PWM2 is idle.&lt;br&gt;1: PWM2 is outputting square waves." range="10" property="RO"/>
				<Member name="pwm2_num_st" description="Number of output square waves for the internal module of PWM2." range="9:0" property="RO"/>
				<Register offset="0x0058"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="SAR ADC" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x200B0000"/>
			<RegisterGroup name="ADC_STATUS" description="ADC_STATUS is an ADC conversion status register." value="0x00000000" startoffset="0x0000">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="adc_status" description="ADC conversion status. The value 1 indicates that the conversion is being performed. After the conversion is complete, writing any value clears the register." range="0" property="WC"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="ADC_CTRL" description="ADC_CTRL is an ADC conversion control register." value="0x00000000" startoffset="0x0004">
				<Member name="reserved" description="Reserved." range="31:17" property="-"/>
				<Member name="adc_chsel" description="ADC conversion channel select.&lt;br&gt;0: channel 0&lt;br&gt;1: channel 1" range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:1" property="-"/>
				<Member name="adc_start" description="ADC conversion start. Writing 1 starts a conversion. After the conversion is complete, hardware automatically sets this field to 0." range="0" property="RW"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="ADC_POWERDOWN" description="ADC_POWERDOWN is an ADC mode control register." value="0x00000000" startoffset="0x0008">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="adc_pwrdown" description="ADC mode select.&lt;br&gt;0: normal mode&lt;br&gt;1: power-down mode" range="0" property="RW"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="ADC_INT_STATUS" description="ADC_INT_STATUS is a masked ADC conversion completion interrupt register." value="0x00000000" startoffset="0x000C">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="adc_masked_int" description="Masked ADC conversion completion interrupt." range="0" property="RO"/>
				<Register offset="0x000C"/>
			</RegisterGroup>
			<RegisterGroup name="ADC_INT_MASK" description="ADC_INT_MASK is an ADC conversion completion interrupt mask register." value="0x00000000" startoffset="0x0010">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="adc_int_mask" description="ADC conversion completion interrupt mask.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="0" property="RW"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="ADC_INT_CLR" description="ADC_INT_CLR is an ADC conversion completion interrupt clear register." value="0x00000000" startoffset="0x0014">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="adc_int_clr" description="ADC conversion completion interrupt clear. Writing 1 clears the interrupt. After the interrupt is cleared, hardware automatically sets this field to 0." range="0" property="RW"/>
				<Register offset="0x0014"/>
			</RegisterGroup>
			<RegisterGroup name="ADC_INT_RAW" description="ADC_INT_RAW is a raw ADC conversion completion interrupt register." value="0x00000000" startoffset="0x0018">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="adc_raw_int" description="Raw ADC conversion completion interrupt." range="0" property="RO"/>
				<Register offset="0x0018"/>
			</RegisterGroup>
			<RegisterGroup name="ADC_RESULT" description="ADC_RESULT is an ADC conversion result register." value="0x00000000" startoffset="0x001C">
				<Member name="reserved" description="Reserved." range="31:10" property="-"/>
				<Member name="adc_result_reg" description="ADC conversion result." range="9:0" property="RO"/>
				<Register offset="0x001C"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="SPI" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x200C0000"/>
			<RegisterGroup name="SPICR0" description="SPICR0 is SPI control register 0." value="0x0000" startoffset="0x000">
				<Member name="scr" description="Serial clock rate, ranging from 0 to 255. The value of the SCR is used to generate the transmit and receive bit rates of the SPI. The formula is as follows: FSPICLK/(CPSDVSR (1 + SCR).&lt;br&gt;CPSDVSR is an even ranging from 2 to 254, and it is configured by SPICPSR." range="15:8" property="RW"/>
				<Member name="sph" description="SPICLKOUT phase. For details, see the &quot;SPI frame format of Peripheral Bus Timings&quot; in section 14.2.4." range="7" property="RW"/>
				<Member name="spo" description="SPICLKOUT polarity. For details, see the &quot;SPI Frame Format of Peripheral Bus Timings&quot; in section 14.2.4." range="6" property="RW"/>
				<Member name="frf" description="Frame format select.&lt;br&gt;00: Motorola SPI frame format&lt;br&gt;01: TI synchronous serial frame format&lt;br&gt;10: National microwire frame format&lt;br&gt;11: reserved" range="5:4" property="RW"/>
				<Member name="dss" description="Data width.&lt;br&gt;0011: 4 bits&lt;br&gt;1000: 9 bits&lt;br&gt;1101: 14 bits&lt;br&gt;0100: 5 bits&lt;br&gt;1001: 10 bits&lt;br&gt;1110: 15 bits&lt;br&gt;0101: 6 bits&lt;br&gt;1010: 11 bits&lt;br&gt;1111: 16 bits&lt;br&gt;0110: 7 bits&lt;br&gt;1011: 12 bits&lt;br&gt;0111: 8 bits&lt;br&gt;1100: 13 bits&lt;br&gt;Other values: reserved" range="3:0" property="RW"/>
				<Register offset="0x000"/>
			</RegisterGroup>
			<RegisterGroup name="SPICR1" description="SPICR1 is SPI control register 1." value="0x7F00" startoffset="0x004">
				<Member name="waiten" description="Wait enable. This bit is valid when the SPICR0[FRF] is set to the national microwire frame format.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="15" property="RW"/>
				<Member name="waitval" description="Number of waiting beats between read and write when in the national microwire frame format. When WaitEn is 1 and the frame format is national microwire, WaitVal is valid." range="14:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:5" property="RW"/>
				<Member name="bigend" description="Data endian mode.&lt;br&gt;0: little endian&lt;br&gt;1: big endian" range="4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="RW"/>
				<Member name="ms" description="Master or slave mode. This bit can be changed only when the SPI is disabled.&lt;br&gt;0: master mode (default value)&lt;br&gt;1: reserved" range="2" property="RW"/>
				<Member name="sse" description="SPI enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="lbm" description="Loopback mode.&lt;br&gt;0: A normal serial port operation is enabled.&lt;br&gt;1: The output of the transmit serial shift register is connected to the input of the receive serial shift register." range="0" property="RW"/>
				<Register offset="0x004"/>
			</RegisterGroup>
			<RegisterGroup name="SPIDR" description="SPIDR is a data register." value="0x0000" startoffset="0x008">
				<Member name="data" description="transmit or receive FIFO.&lt;br&gt;Read: receive FIFO&lt;br&gt;Write: transmit FIFO&lt;br&gt;If the data is less than 16 bits, the data must be aligned to the right. The transmit logic ignores the unused upper bits, and the receive logic automatically aligns the data to the right." range="15:0" property="RW"/>
				<Register offset="0x008"/>
			</RegisterGroup>
			<RegisterGroup name="SPISR" description="SPISR is a status register." value="0x0003" startoffset="0x00C">
				<Member name="reserved" description="Reserved." range="15:5" property="RW"/>
				<Member name="bsy" description="SPI busy flag.&lt;br&gt;0: idle&lt;br&gt;1: busy" range="4" property="RW"/>
				<Member name="rff" description="Whether the receive FIFO is full.&lt;br&gt;0: not full&lt;br&gt;1: full." range="3" property="RW"/>
				<Member name="rne" description="Whether the receive FIFO is not empty.&lt;br&gt;0: empty&lt;br&gt;1: not empty" range="2" property="RW"/>
				<Member name="tnf" description="Whether the transmit FIFO is not full.&lt;br&gt;0: full&lt;br&gt;1: not full" range="1" property="RW"/>
				<Member name="tfe" description="Whether the transmit FIFO is empty.&lt;br&gt;0: not empty&lt;br&gt;1: empty" range="0" property="RW"/>
				<Register offset="0x00C"/>
			</RegisterGroup>
			<RegisterGroup name="SPICPSR" description="SPICPSR is a clock divider register." value="0x0000" startoffset="0x010">
				<Member name="reserved" description="Reserved." range="15:8" property="RW"/>
				<Member name="cpsdvsr" description="Clock divider. The value must be an even ranging from 2 to 254. It depends on the frequency of the input clock SPICLK. The LSB is read as 0." range="7:0" property="RW"/>
				<Register offset="0x010"/>
			</RegisterGroup>
			<RegisterGroup name="SPIIMSC" description="SCIIMSC is an interrupt mask register. The value 0 indicates an interrupt is masked and thevalue1 indicates an interrupt is not masked." value="0x0000" startoffset="0x014">
				<Member name="reserved" description="Reserved." range="15:4" property="RW"/>
				<Member name="txim" description="Transmit FIFO interrupt mask.&lt;br&gt;0: The interrupt masked when only half of or less data is left in the transmit FIFO.&lt;br&gt;1: The interrupt not masked when only half of or less data is left the transmit FIFO." range="3" property="RW"/>
				<Member name="rxim" description="Receive FIFO interrupt mask.&lt;br&gt;0: The interrupt is masked when only half of or less data is left in the receive FIFO.&lt;br&gt;1: The interrupt is not masked when only half of or less data is left in the receive FIFO." range="2" property="RW"/>
				<Member name="rtim" description="Receive timeout interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="1" property="RW"/>
				<Member name="rorim" description="Receive overflow interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked&lt;br&gt;When the value is 1, the hardware stream control function is enabled. That is, when the receive FIFO is full, the SPI stops transmitting data." range="0" property="RW"/>
				<Register offset="0x014"/>
			</RegisterGroup>
			<RegisterGroup name="SPIRIS" description="SPIRIS is a raw interrupt status register. The value 0 indicates no interrupts are generated, andthe value 1 indicates interrupts are generated." value="0x0008" startoffset="0x018">
				<Member name="reserved" description="Reserved." range="15:4" property="RO"/>
				<Member name="txris" description="Raw transmit FIFO interrupt status." range="3" property="RO"/>
				<Member name="rxris" description="Raw receive FIFO interrupt status." range="2" property="RO"/>
				<Member name="rtris" description="Raw receive timeout interrupt status." range="1" property="RO"/>
				<Member name="rorris" description="Raw receive overflow interrupt status." range="0" property="RO"/>
				<Register offset="0x018"/>
			</RegisterGroup>
			<RegisterGroup name="SPIMIS" description="SPIMIS is a masked interrupt status register. The value 0 indicates no interrupts are generated,and the value 1 indicates interrupts are generated." value="0x0000" startoffset="0x01C">
				<Member name="reserved" description="Reserved." range="15:4" property="RO"/>
				<Member name="txmis" description="Status of the masked transmit FIFO interrupt." range="3" property="RO"/>
				<Member name="rxmis" description="Status of the masked transmit FIFO interrupt." range="2" property="RO"/>
				<Member name="rtmis" description="Status of the masked receive timeout interrupt." range="1" property="RO"/>
				<Member name="rormis" description="Status of the masked receive overflow interrupt." range="0" property="RO"/>
				<Register offset="0x01C"/>
			</RegisterGroup>
			<RegisterGroup name="SPIICR" description="SCIICR is an interrupt clear register. Writing 1 clears an interrupt, and writing 0 has no effect." value="0x0000" startoffset="0x020">
				<Member name="reserved" description="Reserved." range="15:2" property="RO"/>
				<Member name="rtic" description="Receive timeout interrupt clear." range="1" property="RO"/>
				<Member name="roric" description="Receive overflow interrupt clear." range="0" property="RO"/>
				<Register offset="0x020"/>
			</RegisterGroup>
			<RegisterGroup name="SPIDMACR" description="SCIDMACR is a DMA control register." value="0x0000" startoffset="0x024">
				<Member name="reserved" description="Reserved." range="15:2" property="WO"/>
				<Member name="txdmae" description="DMA transmit FIFO enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="WO"/>
				<Member name="rxdmae" description="DMA receive FIFO enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="WO"/>
				<Register offset="0x024"/>
			</RegisterGroup>
			<RegisterGroup name="SPITXFIFOCR" description="SPITXFIFOCR is a transmit FIFO control register." value="0x0001" startoffset="0x028">
				<Member name="reserved" description="Reserved." range="15:6" property="RW"/>
				<Member name="txintsize" description="Threshold for generating the transmit FIFO request interrupt. That is, when the number of data segments in the transmit FIFO is less than or equal to the value of TXINTSize, TXRIS is valid.&lt;br&gt;000: 1&lt;br&gt;001: 4&lt;br&gt;010: 8&lt;br&gt;011: 16&lt;br&gt;100: 32&lt;br&gt;101: 64&lt;br&gt;110: 64&lt;br&gt;111: 64" range="5:3" property="RW"/>
				<Member name="dmatxbrsize" description="Threshold for generating the transmit FIFO request DMA transfer burst. That is, when the number of data segments in the transmit FIFO is less than or equal to the configured value (256 – DMATXBRSize), DMATXBREQ is valid. The width of the transmit FIFO is 16 bits.&lt;br&gt;000: 1&lt;br&gt;001: 4&lt;br&gt;010: 8&lt;br&gt;011: 16&lt;br&gt;100: 32&lt;br&gt;101: 64&lt;br&gt;110: 128&lt;br&gt;111: 128" range="2:0" property="RW"/>
				<Register offset="0x028"/>
			</RegisterGroup>
			<RegisterGroup name="SPIRXFIFOCR" description="SPIRXFIFOCR is a receive FIFO control register." value="0x0001" startoffset="0x02C">
				<Member name="reserved" description="Reserved." range="15:6" property="RW"/>
				<Member name="rxintsize" description="Threshold for generating the receive FIFO request interrupt. That is, when the number of data segments in the transmit FIFO is less than or equal to the configured value (256 – RXINTSize), RXRIS is valid. The width of the receive FIFO is 16 bits.&lt;br&gt;000: 1&lt;br&gt;001: 4&lt;br&gt;010: 8&lt;br&gt;011: 16&lt;br&gt;100: 32&lt;br&gt;101: 64&lt;br&gt;110: 64&lt;br&gt;111: 64" range="5:3" property="RW"/>
				<Member name="dmarxbrsize" description="Burst transfer threshold. When this threshold is reached, the receive FIFO asks the DMA to perform a burst transfer. That is, when number of data segments in the transmit FIFO is less than or equal to the value of DMARXBRSize, DMARXBREQ is valid.&lt;br&gt;000: 1&lt;br&gt;001: 4&lt;br&gt;010: 8&lt;br&gt;011: 16&lt;br&gt;100: 32&lt;br&gt;101: 64&lt;br&gt;110: 128&lt;br&gt;111: 224" range="2:0" property="RW"/>
				<Register offset="0x02C"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="UART" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x20080000"/>
			<RegisterGroup name="UART_DR" description="UART_DR is a UART data register that stores the received data and the data to be transmitted.The receive status can be queried by reading this register." value="0x00" startoffset="0x000">
				<Member name="reserved" description="Reserved." range="15:12" property="-"/>
				<Member name="oe" description="Overflow error.&lt;br&gt;0: No overflow error occurs.&lt;br&gt;1: An overflow error occurs. That is, a data segment is received when the receive FIFO is full." range="11" property="RO"/>
				<Member name="be" description="Break error.&lt;br&gt;0: No break error occurs.&lt;br&gt;1: A break error occurs. That is, the time of receive data input signal keeping low is longer than a full word transfer. A full word consists of a start bit, a data bit, a parity bit, and a stop bit." range="10" property="RO"/>
				<Member name="pe" description="Parity error.&lt;br&gt;0: No parity error occurs.&lt;br&gt;1: A parity error occurs." range="9" property="RO"/>
				<Member name="fe" description="Frame error.&lt;br&gt;0: No frame error occurs.&lt;br&gt;1: A frame error (namely, stop bit error) occurs." range="8" property="RO"/>
				<Member name="data" description="Data received and to be transmitted." range="7:0" property="RW"/>
				<Register offset="0x000"/>
			</RegisterGroup>
			<RegisterGroup name="UART_RSR" description="UART_RSR is a receive status register or error clear register.&lt;ul&gt;&lt;li&gt;It acts as the receive status register when being read.&lt;/li&gt;&lt;li&gt;It acts as the error clear register when being written.You can query the receive status by reading UART_DR. The status information about thebreak, frame, and parity read from UART_DR has priority over that read from UART_RSR.That is, the status read from UART_DR changes faster than that read from UART_RSR.UART_RSR is reset when any value is written to it.&lt;/li&gt;&lt;/ul&gt;" value="0x00" startoffset="0x004">
				<Member name="reserved" description="Reserved." range="7:4" property="-"/>
				<Member name="oe" description="Overflow error.&lt;br&gt;0: No overflow error occurs.&lt;br&gt;1: An overflow error occurs.&lt;br&gt;When the FIFO is full, the next data segment cannot be written to the FIFO and an overflow occurs in the shift register. Therefore, the contents in the FIFO are valid. In this case, the CPU must read the data immediately to spare the FIFO." range="3" property="RW"/>
				<Member name="be" description="Break error.&lt;br&gt;0: No break error occurs.&lt;br&gt;1: A break error occurs.&lt;br&gt;A break error occurs when the time of the receive data signal keeping low is longer than a full word transfer. A full word consists of a start bit, a data bit, a parity bit, and a stop bit." range="2" property="RW"/>
				<Member name="pe" description="Parity error.&lt;br&gt;0: No parity error occurs.&lt;br&gt;1: A parity error occurs when the received data is checked.&lt;br&gt;In FIFO mode, the error is associated with the data at the top of the FIFO." range="1" property="RW"/>
				<Member name="fe" description="Frame error.&lt;br&gt;0: No frame error occurs.&lt;br&gt;1: The stop bit of the received data is incorrect. The valid stop bit is 1." range="0" property="RW"/>
				<Register offset="0x004"/>
			</RegisterGroup>
			<RegisterGroup name="UART_FR" description="UART_FR is a UART flag register." value="0x0012" startoffset="0x018">
				<Member name="reserved" description="Reserved." range="15:8" property="-"/>
				<Member name="txfe" description="The definition of the bit is determined by the status of UART_LCR_H [fen].&lt;br&gt;If UART_LCR_H [fen] is 0, this bit is set to 1 when the transmit holding register is empty.&lt;br&gt;If UART_LCR_H [fen] is 1, the bit is set to 1 when the transmit FIFO is empty." range="7" property="RO"/>
				<Member name="rxff" description="The definition of the bit is determined by the status of UART_LCR_H [fen].&lt;br&gt;If UART_LCR_H [fen] is 0, this bit is set to 1 when the receive holding register is full.&lt;br&gt;If UART_LCR_H [fen] is 1, this bit is set to 1 when the receive FIFO is full." range="6" property="RO"/>
				<Member name="txff" description="The definition of the bit is determined by the status of UART_LCR_H [fen].&lt;br&gt;If UART_LCR_H [fen] is 0, this bit is set to 1 when the transmit holding register is full.&lt;br&gt;If UART_LCR_H [fen] is 1, the bit is set to 1 when the transmit FIFO is full." range="5" property="RO"/>
				<Member name="rxfe" description="The definition of the bit is determined by the status of UART_LCR_H [fen].&lt;br&gt;If UART_LCR_H [fen] is 0, this bit is set to 1 when the receive holding register is empty.&lt;br&gt;If UART_LCR_H [fen] is 1, this bit is set to 1 when the receive FIFO is empty." range="4" property="RO"/>
				<Member name="busy" description="UART busy/idle status.&lt;br&gt;0: The UART is idle or data transmission is complete.&lt;br&gt;1: The UART is busy in transmitting data.&lt;br&gt;If the bit is set to 1, the status is kept until the entire byte (including all stop bits) is transmitted from the shift register.&lt;br&gt;Regardless of whether the UART is enabled, this bit is set to 1 when the transmit FIFO is not empty." range="3" property="RO"/>
				<Member name="reserved" description="Reserved." range="2:0" property="-"/>
				<Register offset="0x018"/>
			</RegisterGroup>
			<RegisterGroup name="UART_IBRD" description="UART_IBRD is an integral baud rate register." value="0x0000" startoffset="0x024">
				<Member name="bauddivint" description="Clock frequency divider corresponding to the integral part of the baud rate. All bits are cleared after reset." range="15:0" property="RW"/>
				<Register offset="0x024"/>
			</RegisterGroup>
			<RegisterGroup name="UART_FBRD" description="UART_FBRD is a fractional baud rate register.&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;The values of UART_IBRD and UART_FBRD can be updated only after the current datais transmitted and received completely.&lt;/li&gt;&lt;li&gt;The minimum clock frequency divider is 1 and the maximum divider is 65,535 (216 – 1).&lt;/li&gt;&lt;li&gt;That is, UART_IBRD cannot be 0 and UART_FBRD is ignored if UART_IBRD is 0.Similarly, if UART_IBRD is equal to 65,535 (0xFFFF), UART_IBRD must be 0. IfAssume that UART_FBRD is set to 0x1E and UART_IBRD is set to 0x01. This indicatesthat the integral part of the clock frequency divider is 30 and the fractional part of theclock frequency divider is 0.015625. Therefore, the clock frequency divider is 30.015625.&lt;/li&gt;&lt;li&gt;Baud rate of the UART = Internal bus frequency/(16 x clock divider) = Internal busfrequency/(16 x 30.015625).Offset Address&lt;/li&gt;&lt;/ul&gt;" value="0x00" startoffset="0x028">
				<Member name="reserved" description="Reserved." range="7:6" property="-"/>
				<Member name="banddivfrac" description="Clock frequency divider corresponding to the fractional part of the baud rate. All bits are cleared after reset." range="5:0" property="RW"/>
				<Register offset="0x028"/>
			</RegisterGroup>
			<RegisterGroup name="UART_LCR_H" description="UART_LCR_H is a transfer mode control register. The registers UART_LCR_H,UART_FBRD are updated, UART_LCR_H must be updated at the same time.Total Reset Value" value="0x0000" startoffset="0x02C">
				<Member name="reserved" description="Reserved." range="15:8" property="-"/>
				<Member name="sps" description="Parity select.&lt;br&gt;When bit 1, bit 2, and bit 7 of this register are set to 1, the parity bit is 0 during transmission and detection.&lt;br&gt;When bit 1 and bit 7 of this register are set to 1 and bit 2 is set to 0, the parity bit is 1 during transmission and detection.&lt;br&gt;When bit 1, bit 2, and bit 7 are cleared, the stick parity bit is disabled." range="7" property="RW"/>
				<Member name="wlen" description="Count of bits in a transmitted or received frame.&lt;br&gt;00: 5 bits&lt;br&gt;01: 6 bits&lt;br&gt;10: 7 bits&lt;br&gt;11: 8 bits" range="6:5" property="RW"/>
				<Member name="fen" description="Transmit/receive FIFO enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="stp2" description="2-bit stop bit at the end of a transmitted frame.&lt;br&gt;0: There is no 2-bit stop bit at the end of the transmitted frame.&lt;br&gt;1: There is a 2-bit stop bit at the end of the transmitted frame.&lt;br&gt;The receive logic does not check for the 2-bit stop bit during data reception." range="3" property="RW"/>
				<Member name="eps" description="Parity select during data transmission and reception.&lt;br&gt;0: The odd parity is generated or checked during data transmission and reception.&lt;br&gt;1: The even parity is generated or checked during data transmission and reception.&lt;br&gt;When UART_LCR_H [fen] is 0, this bit becomes invalid." range="2" property="RW"/>
				<Member name="pen" description="Parity enable.&lt;br&gt;0: The parity is disabled.&lt;br&gt;1: The parity is generated on the transmit side and checked on the receive side." range="1" property="RW"/>
				<Member name="brk" description="Break transmit.&lt;br&gt;0: invalid&lt;br&gt;1: After the current data transmission is complete, UTXD outputs low level continuously.&lt;br&gt;Note: This bit must retain 1 during the period of at least two full frames to ensure the break command is executed properly. In general, the bit must be set to 0." range="0" property="RW"/>
				<Register offset="0x02C"/>
			</RegisterGroup>
			<RegisterGroup name="UART_CR" description="UART_CR is a UART control register.To configure UART_CR, perform thollowing steps:Write 0 to UART_CR[uarten] to disable the UART.Wait until the current data transmission or reception is complete.Clear UART_LCR_H [fen].Configure UART_CR.Write 1 to UART_CR[uarten] to enable the UART.----End" value="0x0300" startoffset="0x030">
				<Member name="ctsen" description="CTS hardware flow control enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled. Data is transmitted only when the nUARTCTS signal is valid." range="15" property="RW"/>
				<Member name="rtsen" description="RTS hardware flow control enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled. The data reception request is raised only when the receive FIFO has available space." range="14" property="RW"/>
				<Member name="reserved" description="Reserved." range="13:12" property="-"/>
				<Member name="rts" description="Request transmit.&lt;br&gt;This bit is the inversion of the status output signal nUARTRTS of the UART modem.&lt;br&gt;0: The output signal retains.&lt;br&gt;1: When this bit is set to 1, the output signal is 0." range="11" property="RW"/>
				<Member name="dtr" description="Data transmit ready.&lt;br&gt;This bit is the inversion of the status output signal nUARTDTR of the UART modem.&lt;br&gt;0: The output signal retains.&lt;br&gt;1: When this bit is set to 1, the output signal is 0." range="10" property="RW"/>
				<Member name="rxe" description="UART receive enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;If the UART is disabled during data reception, the current data reception is stopped abnormally." range="9" property="RW"/>
				<Member name="txe" description="UART transmit enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;If the UART is disabled during data transmission, the current data transmission is stopped abnormally." range="8" property="RW"/>
				<Member name="lbe" description="Loopback enable.&lt;br&gt;0: disabled&lt;br&gt;1: UARTTXD is looped back to UARTRXD." range="7" property="RW"/>
				<Member name="reserved" description="Reserved." range="6:1" property="-"/>
				<Member name="uarten" description="UART enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;If the UART is disabled during data reception and transmission, the data transfer is stopped abnormally." range="0" property="RW"/>
				<Register offset="0x030"/>
			</RegisterGroup>
			<RegisterGroup name="UART_IFLS" description="UART_IFLS is an interrupt FIFO threshold select register. It is used to set a threshold fortriggering a FIFO interrupt (UART_TXINTR or UART_RXINTR)." value="0x0012" startoffset="0x034">
				<Member name="reserved" description="Reserved." range="15:6" property="-"/>
				<Member name="rxiflsel" description="Receive interrupt FIFO threshold select. A receive interrupt is triggered when any of the following conditions is met:&lt;br&gt;000: receive FIFO ≥ 1/8 full&lt;br&gt;001: receive FIFO ≥ 1/4 full&lt;br&gt;010: receive FIFO ≥ 1/2 full&lt;br&gt;011: receive FIFO ≥ 3/4 full&lt;br&gt;100: receive FIFO ≥ 7/8 full&lt;br&gt;101–111: reserved" range="5:3" property="RW"/>
				<Member name="txiflsel" description="Transmit interrupt FIFO threshold select. A transmit interrupt is triggered when any of the following conditions is met:&lt;br&gt;000: transmit FIFO ≤ 1/8 full&lt;br&gt;001: transmit FIFO ≤ 1/4 full&lt;br&gt;011: transmit FIFO ≤ 3/4 full&lt;br&gt;010: transmit FIFO ≤ 1/2 full&lt;br&gt;100: transmit FIFO ≤ 7/8 full&lt;br&gt;101–111: reserved" range="2:0" property="RW"/>
				<Register offset="0x034"/>
			</RegisterGroup>
			<RegisterGroup name="UART_IMSC" description="UART_IMSC is an interrupt mask register. It is used to mask interrupts." value="0x0000" startoffset="0x038">
				<Member name="reserved" description="Reserved." range="15:11" property="-"/>
				<Member name="oeim" description="Mask status of the overflow error interrupt.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="10" property="RW"/>
				<Member name="beim" description="Mask status of the break error interrupt.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="9" property="RW"/>
				<Member name="peim" description="Mask status of the parity interrupt.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="8" property="RW"/>
				<Member name="feim" description="Mask status of the frame error interrupt.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="7" property="RW"/>
				<Member name="rtim" description="Mask status of the receive timeout interrupt.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="6" property="RW"/>
				<Member name="txim" description="Mask status of the transmit interrupt.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="5" property="RW"/>
				<Member name="rxim" description="Mask status of the receive interrupt.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:0" property="-"/>
				<Register offset="0x038"/>
			</RegisterGroup>
			<RegisterGroup name="UART_RIS" description="UART_RIS is a raw interrupt status register. The contents of this register are not affected bythe UART_IMSC register." value="0x0000" startoffset="0x03C">
				<Member name="reserved" description="Reserved." range="15:11" property="-"/>
				<Member name="oeris" description="Status of the raw overflow error interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="10" property="RO"/>
				<Member name="beris" description="Status of the raw break error interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="9" property="RO"/>
				<Member name="peris" description="Status of the raw parity interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="8" property="RO"/>
				<Member name="feris" description="Status of the raw error interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="7" property="RO"/>
				<Member name="rtris" description="Status of the raw receive timeout interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="6" property="RO"/>
				<Member name="txris" description="Status of the raw transmit interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" property="RO"/>
				<Member name="rxris" description="Status of the raw receive interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" property="RO"/>
				<Member name="reserved" description="Reserved." range="3:0" property="-"/>
				<Register offset="0x03C"/>
			</RegisterGroup>
			<RegisterGroup name="UART_MIS" description="UART_MIS is a masked interrupt status register. The contents of this register are the resultsobtained after the raw interrupt status is ANDed with the interrupt mask status." value="0x0000" startoffset="0x040">
				<Member name="reserved" description="Reserved." range="15:11" property="-"/>
				<Member name="oemis" description="Status of the masked overflow error interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="10" property="RO"/>
				<Member name="bemis" description="Status of the masked break error interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="9" property="RO"/>
				<Member name="pemis" description="Status of the masked parity interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="8" property="RO"/>
				<Member name="femis" description="Status of the masked error interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="7" property="RO"/>
				<Member name="rtmis" description="Status of the masked receive timeout interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="6" property="RO"/>
				<Member name="txmis" description="Status of the masked transmit interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" property="RO"/>
				<Member name="rxmis" description="Status of the masked receive interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" property="RO"/>
				<Member name="reserved" description="Reserved." range="3:0" property="-"/>
				<Register offset="0x040"/>
			</RegisterGroup>
			<RegisterGroup name="UART_ICR" description="UART_ICR is an interrupt clear register. When 1 is written to it, the corresponding interrupt iscleared. Writing 0 has no effect." value="0x0000" startoffset="0x044">
				<Member name="reserved" description="Reserved." range="15:11" property="-"/>
				<Member name="oeic" description="Overflow error interrupt clear.&lt;br&gt;0: invalid&lt;br&gt;1: cleared" range="10" property="WO"/>
				<Member name="beic" description="Break error interrupt clear.&lt;br&gt;0: invalid&lt;br&gt;1: cleared" range="9" property="WO"/>
				<Member name="peic" description="Parity interrupt clear.&lt;br&gt;0: invalid&lt;br&gt;1: cleared" range="8" property="WO"/>
				<Member name="feic" description="Error interrupt clear.&lt;br&gt;0: invalid&lt;br&gt;1: cleared" range="7" property="WO"/>
				<Member name="rtic" description="Receive timeout interrupt clear.&lt;br&gt;0: invalid&lt;br&gt;1: cleared" range="6" property="WO"/>
				<Member name="txic" description="Transmit interrupt clear.&lt;br&gt;0: invalid&lt;br&gt;1: cleared" range="5" property="WO"/>
				<Member name="rxic" description="Receive interrupt clear.&lt;br&gt;0: invalid&lt;br&gt;1: cleared" range="4" property="WO"/>
				<Member name="reserved" description="Reserved." range="3:0" property="-"/>
				<Register offset="0x044"/>
			</RegisterGroup>
			<RegisterGroup name="UART_DMACR" description="UART_DMACR is a DMA control register. It is used to control whether to enable the DMAoperation of the transmit and receive FIFOs." value="0x0000" startoffset="0x048">
				<Member name="reserved" description="Reserved." range="15:3" property="-"/>
				<Member name="dmaonerr" description="Receive channel DMA enable when the UART error interrupt (UARTEINTR) occurs.&lt;br&gt;0: When UARTEINTR is valid, the DMA output request (UARTRXDMASREQ or UARRTXDMABREQ) of the receive channel is valid.&lt;br&gt;1: When UARTEINTR is valid, the DMA output request (UARTRXDMASREQ or UARRTXDMABREQ) of the receive channel is invalid." range="2" property="RW"/>
				<Member name="txdmae" description="Transmit FIFO DMA enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="rxdmae" description="Receive FIFO DMA enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x048"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="USB 2.0 host" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x100B0000"/>
			<RegisterGroup name="INTNREG00" description="INTNREG00 is a micro-frame length configuration register." value="0x00000000" startoffset="0x90">
				<Member name="reserved" description="Reserved." range="31:14" property="-"/>
				<Member name="val" description="Value of the micro-frame counter. This register is used only for emulation. In normal mode, the micro-frame length is 125 μs defined by the protocol. During emulation, you can change the micro-frame length by configuring this register as required to reduce the emulation time." range="13:1" property="RW"/>
				<Member name="en" description="Register enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x90"/>
			</RegisterGroup>
			<RegisterGroup name="INTNREG04" description="INTNREG04 is a debug register." value="0x00000000" startoffset="0xA0">
				<Member name="reserved" description="Reserved." range="31:6" property="-"/>
				<Member name="auto_en" description="Automatic feature enable.&lt;br&gt;0: enabled. The suspend signal is valid when the run/stop bit is reset by software, but the hchalted bit is not set.&lt;br&gt;1: disabled. The port is not suspended when software clears the run/stop bit.&lt;br&gt;The default value is 0." range="5" property="RW"/>
				<Member name="nak_reldfix_en" description="NAK reload enable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="-"/>
				<Member name="scaledwn_enum_time" description="Port enumeration time scale down enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="hccparam_en" description="HCCPARAMS register write enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="hcsparam_en" description="HCSPARAMS register write enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0xA0"/>
			</RegisterGroup>
			<RegisterGroup name="INTNREG05" description="INTNREG05 is a control and status register. It is used to read or write to the PHY." value="0x00001000" startoffset="0xA4">
				<Member name="reserved" description="Reserved." range="31:18" property="-"/>
				<Member name="vbusy" description="The value 1 indicates that the hardware is writing data. This bit is cleared only when the process ends." range="17" property="RO"/>
				<Member name="vport" description="Port ID. It cannot exceed the supported number of ports." range="16:13" property="RW"/>
				<Member name="vcontrol_loadm" description="Load enable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="12" property="RW"/>
				<Member name="vcontrol" description="Port control signal." range="11:8" property="RW"/>
				<Member name="vstatus" description="Port status signal." range="7:0" property="RO"/>
				<Register offset="0xA4"/>
			</RegisterGroup>
			<RegisterGroup name="INTNREG06" description="INTNREG06 is an AHB error status register." value="0x00000000" startoffset="0xA8">
				<Member name="err_capture" description="AHB error." range="31" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:12" property="-"/>
				<Member name="hbusrt_err" description="hbrust value during a control transfer when an AHB error occurs." range="11:9" property="RO"/>
				<Member name="num_beat_err" description="Number of beats during a burst transfer when an AHB error occurs. The maximum number of beats is 16.&lt;br&gt;0x00–0x10: valid&lt;br&gt;0x11–0x1F: reserved" range="8:4" property="RO"/>
				<Member name="num_beat_ok" description="Number of completed beats during a burst transfer when an AHB error occurs." range="3:0" property="RO"/>
				<Register offset="0xA8"/>
			</RegisterGroup>
			<RegisterGroup name="INTNREG07" description="INTNREG07 is an AHB error address register." value="0x00000000" startoffset="0xAC">
				<Member name="err_addr" description="Address during a control transfer when an AHB error occurs." range="31:0" property="RO"/>
				<Register offset="0xAC"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
</Chip>
