vendor_name = ModelSim
source_file = 1, C:/Users/elijo/Desktop/DesComp/MIPS/ProjetoFinal/mips-SemUC_restored/ULA.vhd
source_file = 1, C:/Users/elijo/Desktop/DesComp/MIPS/ProjetoFinal/mips-SemUC_restored/UC_ULA.vhd
source_file = 1, C:/Users/elijo/Desktop/DesComp/MIPS/ProjetoFinal/mips-SemUC_restored/uc.vhd
source_file = 1, C:/Users/elijo/Desktop/DesComp/MIPS/ProjetoFinal/mips-SemUC_restored/somador.vhd
source_file = 1, C:/Users/elijo/Desktop/DesComp/MIPS/ProjetoFinal/mips-SemUC_restored/soma4.vhd
source_file = 1, C:/Users/elijo/Desktop/DesComp/MIPS/ProjetoFinal/mips-SemUC_restored/single_port_RAM.vhd
source_file = 1, C:/Users/elijo/Desktop/DesComp/MIPS/ProjetoFinal/mips-SemUC_restored/shift2_imediato.vhd
source_file = 1, C:/Users/elijo/Desktop/DesComp/MIPS/ProjetoFinal/mips-SemUC_restored/shift2.vhd
source_file = 1, C:/Users/elijo/Desktop/DesComp/MIPS/ProjetoFinal/mips-SemUC_restored/ROM.vhd
source_file = 1, C:/Users/elijo/Desktop/DesComp/MIPS/ProjetoFinal/mips-SemUC_restored/Registrador.vhd
source_file = 1, C:/Users/elijo/Desktop/DesComp/MIPS/ProjetoFinal/mips-SemUC_restored/muxGenerico2.vhd
source_file = 1, C:/Users/elijo/Desktop/DesComp/MIPS/ProjetoFinal/mips-SemUC_restored/fluxo_dados.vhd
source_file = 1, C:/Users/elijo/Desktop/DesComp/MIPS/ProjetoFinal/mips-SemUC_restored/estendeSinalGenerico.vhd
source_file = 1, C:/Users/elijo/Desktop/DesComp/MIPS/ProjetoFinal/mips-SemUC_restored/constantesMIPS.vhd
source_file = 1, C:/Users/elijo/Desktop/DesComp/MIPS/ProjetoFinal/mips-SemUC_restored/clock_generator.vhd
source_file = 1, C:/Users/elijo/Desktop/DesComp/MIPS/ProjetoFinal/mips-SemUC_restored/bancoRegistradores.vhd
source_file = 1, C:/Users/elijo/Desktop/DesComp/MIPS/ProjetoFinal/mips-SemUC_restored/Waveform.vwf
source_file = 1, C:/Users/elijo/Desktop/DesComp/MIPS/ProjetoFinal/mips-SemUC_restored/Waveform1.vwf
source_file = 1, C:/Users/elijo/Desktop/DesComp/MIPS/ProjetoFinal/mips-SemUC_restored/Waveform2.vwf
source_file = 1, C:/Users/elijo/Desktop/DesComp/MIPS/ProjetoFinal/mips-SemUC_restored/mips.vhd
source_file = 1, binario.mif
source_file = 1, C:/Users/elijo/Desktop/DesComp/MIPS/ProjetoFinal/mips-SemUC_restored/edgeDetector.vhd
source_file = 1, C:/Users/elijo/Desktop/DesComp/MIPS/ProjetoFinal/mips-SemUC_restored/conversorHex7Seg.vhd
source_file = 1, e:/apps/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, e:/apps/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, e:/apps/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, e:/apps/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, e:/apps/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, e:/apps/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, e:/apps/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, e:/apps/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, e:/apps/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, e:/apps/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, e:/apps/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, e:/apps/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, e:/apps/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, e:/apps/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/elijo/Desktop/DesComp/MIPS/ProjetoFinal/mips-SemUC_restored/db/altsyncram_8th1.tdf
source_file = 1, C:/Users/elijo/Desktop/DesComp/MIPS/ProjetoFinal/mips-SemUC_restored/db/mips.ram0_bancoregistradores_57a36dfc.hdl.mif
source_file = 1, C:/Users/elijo/Desktop/DesComp/MIPS/ProjetoFinal/mips-SemUC_restored/db/altsyncram_2jd1.tdf
source_file = 1, C:/Users/elijo/Desktop/DesComp/MIPS/ProjetoFinal/mips-SemUC_restored/db/mips.ram0_single_port_ram_e86d28ce.hdl.mif
design_name = hard_block
design_name = mips
instance = comp, \saidaUla[0]~output\, saidaUla[0]~output, mips, 1
instance = comp, \saidaUla[1]~output\, saidaUla[1]~output, mips, 1
instance = comp, \saidaUla[2]~output\, saidaUla[2]~output, mips, 1
instance = comp, \saidaUla[3]~output\, saidaUla[3]~output, mips, 1
instance = comp, \saidaUla[4]~output\, saidaUla[4]~output, mips, 1
instance = comp, \saidaUla[5]~output\, saidaUla[5]~output, mips, 1
instance = comp, \saidaUla[6]~output\, saidaUla[6]~output, mips, 1
instance = comp, \saidaUla[7]~output\, saidaUla[7]~output, mips, 1
instance = comp, \saidaUla[8]~output\, saidaUla[8]~output, mips, 1
instance = comp, \saidaUla[9]~output\, saidaUla[9]~output, mips, 1
instance = comp, \saidaUla[10]~output\, saidaUla[10]~output, mips, 1
instance = comp, \saidaUla[11]~output\, saidaUla[11]~output, mips, 1
instance = comp, \saidaUla[12]~output\, saidaUla[12]~output, mips, 1
instance = comp, \saidaUla[13]~output\, saidaUla[13]~output, mips, 1
instance = comp, \saidaUla[14]~output\, saidaUla[14]~output, mips, 1
instance = comp, \saidaUla[15]~output\, saidaUla[15]~output, mips, 1
instance = comp, \saidaUla[16]~output\, saidaUla[16]~output, mips, 1
instance = comp, \saidaUla[17]~output\, saidaUla[17]~output, mips, 1
instance = comp, \saidaUla[18]~output\, saidaUla[18]~output, mips, 1
instance = comp, \saidaUla[19]~output\, saidaUla[19]~output, mips, 1
instance = comp, \saidaUla[20]~output\, saidaUla[20]~output, mips, 1
instance = comp, \saidaUla[21]~output\, saidaUla[21]~output, mips, 1
instance = comp, \saidaUla[22]~output\, saidaUla[22]~output, mips, 1
instance = comp, \saidaUla[23]~output\, saidaUla[23]~output, mips, 1
instance = comp, \saidaUla[24]~output\, saidaUla[24]~output, mips, 1
instance = comp, \saidaUla[25]~output\, saidaUla[25]~output, mips, 1
instance = comp, \saidaUla[26]~output\, saidaUla[26]~output, mips, 1
instance = comp, \saidaUla[27]~output\, saidaUla[27]~output, mips, 1
instance = comp, \saidaUla[28]~output\, saidaUla[28]~output, mips, 1
instance = comp, \saidaUla[29]~output\, saidaUla[29]~output, mips, 1
instance = comp, \saidaUla[30]~output\, saidaUla[30]~output, mips, 1
instance = comp, \saidaUla[31]~output\, saidaUla[31]~output, mips, 1
instance = comp, \saidaPC[0]~output\, saidaPC[0]~output, mips, 1
instance = comp, \saidaPC[1]~output\, saidaPC[1]~output, mips, 1
instance = comp, \saidaPC[2]~output\, saidaPC[2]~output, mips, 1
instance = comp, \saidaPC[3]~output\, saidaPC[3]~output, mips, 1
instance = comp, \saidaPC[4]~output\, saidaPC[4]~output, mips, 1
instance = comp, \saidaPC[5]~output\, saidaPC[5]~output, mips, 1
instance = comp, \saidaPC[6]~output\, saidaPC[6]~output, mips, 1
instance = comp, \saidaPC[7]~output\, saidaPC[7]~output, mips, 1
instance = comp, \saidaPC[8]~output\, saidaPC[8]~output, mips, 1
instance = comp, \saidaPC[9]~output\, saidaPC[9]~output, mips, 1
instance = comp, \saidaPC[10]~output\, saidaPC[10]~output, mips, 1
instance = comp, \saidaPC[11]~output\, saidaPC[11]~output, mips, 1
instance = comp, \saidaPC[12]~output\, saidaPC[12]~output, mips, 1
instance = comp, \saidaPC[13]~output\, saidaPC[13]~output, mips, 1
instance = comp, \saidaPC[14]~output\, saidaPC[14]~output, mips, 1
instance = comp, \saidaPC[15]~output\, saidaPC[15]~output, mips, 1
instance = comp, \saidaPC[16]~output\, saidaPC[16]~output, mips, 1
instance = comp, \saidaPC[17]~output\, saidaPC[17]~output, mips, 1
instance = comp, \saidaPC[18]~output\, saidaPC[18]~output, mips, 1
instance = comp, \saidaPC[19]~output\, saidaPC[19]~output, mips, 1
instance = comp, \saidaPC[20]~output\, saidaPC[20]~output, mips, 1
instance = comp, \saidaPC[21]~output\, saidaPC[21]~output, mips, 1
instance = comp, \saidaPC[22]~output\, saidaPC[22]~output, mips, 1
instance = comp, \saidaPC[23]~output\, saidaPC[23]~output, mips, 1
instance = comp, \saidaPC[24]~output\, saidaPC[24]~output, mips, 1
instance = comp, \saidaPC[25]~output\, saidaPC[25]~output, mips, 1
instance = comp, \saidaPC[26]~output\, saidaPC[26]~output, mips, 1
instance = comp, \saidaPC[27]~output\, saidaPC[27]~output, mips, 1
instance = comp, \saidaPC[28]~output\, saidaPC[28]~output, mips, 1
instance = comp, \saidaPC[29]~output\, saidaPC[29]~output, mips, 1
instance = comp, \saidaPC[30]~output\, saidaPC[30]~output, mips, 1
instance = comp, \saidaPC[31]~output\, saidaPC[31]~output, mips, 1
instance = comp, \HEX0[0]~output\, HEX0[0]~output, mips, 1
instance = comp, \HEX0[1]~output\, HEX0[1]~output, mips, 1
instance = comp, \HEX0[2]~output\, HEX0[2]~output, mips, 1
instance = comp, \HEX0[3]~output\, HEX0[3]~output, mips, 1
instance = comp, \HEX0[4]~output\, HEX0[4]~output, mips, 1
instance = comp, \HEX0[5]~output\, HEX0[5]~output, mips, 1
instance = comp, \HEX0[6]~output\, HEX0[6]~output, mips, 1
instance = comp, \HEX1[0]~output\, HEX1[0]~output, mips, 1
instance = comp, \HEX1[1]~output\, HEX1[1]~output, mips, 1
instance = comp, \HEX1[2]~output\, HEX1[2]~output, mips, 1
instance = comp, \HEX1[3]~output\, HEX1[3]~output, mips, 1
instance = comp, \HEX1[4]~output\, HEX1[4]~output, mips, 1
instance = comp, \HEX1[5]~output\, HEX1[5]~output, mips, 1
instance = comp, \HEX1[6]~output\, HEX1[6]~output, mips, 1
instance = comp, \HEX2[0]~output\, HEX2[0]~output, mips, 1
instance = comp, \HEX2[1]~output\, HEX2[1]~output, mips, 1
instance = comp, \HEX2[2]~output\, HEX2[2]~output, mips, 1
instance = comp, \HEX2[3]~output\, HEX2[3]~output, mips, 1
instance = comp, \HEX2[4]~output\, HEX2[4]~output, mips, 1
instance = comp, \HEX2[5]~output\, HEX2[5]~output, mips, 1
instance = comp, \HEX2[6]~output\, HEX2[6]~output, mips, 1
instance = comp, \HEX3[0]~output\, HEX3[0]~output, mips, 1
instance = comp, \HEX3[1]~output\, HEX3[1]~output, mips, 1
instance = comp, \HEX3[2]~output\, HEX3[2]~output, mips, 1
instance = comp, \HEX3[3]~output\, HEX3[3]~output, mips, 1
instance = comp, \HEX3[4]~output\, HEX3[4]~output, mips, 1
instance = comp, \HEX3[5]~output\, HEX3[5]~output, mips, 1
instance = comp, \HEX3[6]~output\, HEX3[6]~output, mips, 1
instance = comp, \HEX4[0]~output\, HEX4[0]~output, mips, 1
instance = comp, \HEX4[1]~output\, HEX4[1]~output, mips, 1
instance = comp, \HEX4[2]~output\, HEX4[2]~output, mips, 1
instance = comp, \HEX4[3]~output\, HEX4[3]~output, mips, 1
instance = comp, \HEX4[4]~output\, HEX4[4]~output, mips, 1
instance = comp, \HEX4[5]~output\, HEX4[5]~output, mips, 1
instance = comp, \HEX4[6]~output\, HEX4[6]~output, mips, 1
instance = comp, \HEX5[0]~output\, HEX5[0]~output, mips, 1
instance = comp, \HEX5[1]~output\, HEX5[1]~output, mips, 1
instance = comp, \HEX5[2]~output\, HEX5[2]~output, mips, 1
instance = comp, \HEX5[3]~output\, HEX5[3]~output, mips, 1
instance = comp, \HEX5[4]~output\, HEX5[4]~output, mips, 1
instance = comp, \HEX5[5]~output\, HEX5[5]~output, mips, 1
instance = comp, \HEX5[6]~output\, HEX5[6]~output, mips, 1
instance = comp, \HEX6[0]~output\, HEX6[0]~output, mips, 1
instance = comp, \HEX6[1]~output\, HEX6[1]~output, mips, 1
instance = comp, \HEX6[2]~output\, HEX6[2]~output, mips, 1
instance = comp, \HEX6[3]~output\, HEX6[3]~output, mips, 1
instance = comp, \HEX6[4]~output\, HEX6[4]~output, mips, 1
instance = comp, \HEX6[5]~output\, HEX6[5]~output, mips, 1
instance = comp, \HEX6[6]~output\, HEX6[6]~output, mips, 1
instance = comp, \HEX7[0]~output\, HEX7[0]~output, mips, 1
instance = comp, \HEX7[1]~output\, HEX7[1]~output, mips, 1
instance = comp, \HEX7[2]~output\, HEX7[2]~output, mips, 1
instance = comp, \HEX7[3]~output\, HEX7[3]~output, mips, 1
instance = comp, \HEX7[4]~output\, HEX7[4]~output, mips, 1
instance = comp, \HEX7[5]~output\, HEX7[5]~output, mips, 1
instance = comp, \HEX7[6]~output\, HEX7[6]~output, mips, 1
instance = comp, \clk~input\, clk~input, mips, 1
instance = comp, \clk~inputclkctrl\, clk~inputclkctrl, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[12]~feeder\, FD|BR|bancoReg_rtl_0_bypass[12]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[12]\, FD|BR|bancoReg_rtl_0_bypass[12], mips, 1
instance = comp, \FD|Somador|saida[5]~6\, FD|Somador|saida[5]~6, mips, 1
instance = comp, \FD|Somador|saida[6]~8\, FD|Somador|saida[6]~8, mips, 1
instance = comp, \FD|ROM|memROM~22\, FD|ROM|memROM~22, mips, 1
instance = comp, \FD|Somador|saida[2]~0\, FD|Somador|saida[2]~0, mips, 1
instance = comp, \FD|REG_P2|data_s[141]~0\, FD|REG_P2|data_s[141]~0, mips, 1
instance = comp, \FD|REG_P2|data_s[138]\, FD|REG_P2|data_s[138], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[69]~feeder\, FD|BR|bancoReg_rtl_1_bypass[69]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[69]\, FD|BR|bancoReg_rtl_1_bypass[69], mips, 1
instance = comp, \FD|ROM|memROM~26\, FD|ROM|memROM~26, mips, 1
instance = comp, \FD|Somador|saida[7]~10\, FD|Somador|saida[7]~10, mips, 1
instance = comp, \FD|ROM|memROM~15\, FD|ROM|memROM~15, mips, 1
instance = comp, \FD|ROM|memROM~30\, FD|ROM|memROM~30, mips, 1
instance = comp, \FD|REG_P1|data_s[5]~feeder\, FD|REG_P1|data_s[5]~feeder, mips, 1
instance = comp, \FD|REG_P1|data_s[5]\, FD|REG_P1|data_s[5], mips, 1
instance = comp, \FD|REG_P2|data_s[24]\, FD|REG_P2|data_s[24], mips, 1
instance = comp, \FD|ROM|memROM~12\, FD|ROM|memROM~12, mips, 1
instance = comp, \FD|ROM|memROM~29\, FD|ROM|memROM~29, mips, 1
instance = comp, \FD|REG_P1|data_s[3]\, FD|REG_P1|data_s[3], mips, 1
instance = comp, \FD|REG_P2|data_s[13]\, FD|REG_P2|data_s[13], mips, 1
instance = comp, \FD|ROM|memROM~13\, FD|ROM|memROM~13, mips, 1
instance = comp, \FD|ROM|memROM~28\, FD|ROM|memROM~28, mips, 1
instance = comp, \FD|REG_P1|data_s[1]\, FD|REG_P1|data_s[1], mips, 1
instance = comp, \FD|REG_P2|data_s[11]~feeder\, FD|REG_P2|data_s[11]~feeder, mips, 1
instance = comp, \FD|REG_P2|data_s[11]\, FD|REG_P2|data_s[11], mips, 1
instance = comp, \FD|ROM|memROM~19\, FD|ROM|memROM~19, mips, 1
instance = comp, \FD|ROM|memROM~20\, FD|ROM|memROM~20, mips, 1
instance = comp, \FD|REG_P1|data_s[0]\, FD|REG_P1|data_s[0], mips, 1
instance = comp, \FD|REG_P2|data_s[10]\, FD|REG_P2|data_s[10], mips, 1
instance = comp, \FD|REG_P3|data_s[72]~30\, FD|REG_P3|data_s[72]~30, mips, 1
instance = comp, \FD|REG_P3|data_s[73]~32\, FD|REG_P3|data_s[73]~32, mips, 1
instance = comp, \FD|REG_P3|data_s[74]~34\, FD|REG_P3|data_s[74]~34, mips, 1
instance = comp, \FD|REG_P3|data_s[75]~36\, FD|REG_P3|data_s[75]~36, mips, 1
instance = comp, \FD|REG_P3|data_s[76]~38\, FD|REG_P3|data_s[76]~38, mips, 1
instance = comp, \FD|REG_P3|data_s[77]~40\, FD|REG_P3|data_s[77]~40, mips, 1
instance = comp, \FD|REG_P3|data_s[77]\, FD|REG_P3|data_s[77], mips, 1
instance = comp, \FD|mux_jump|saida[7]~57\, FD|mux_jump|saida[7]~57, mips, 1
instance = comp, \FD|PC|data_s[7]~feeder\, FD|PC|data_s[7]~feeder, mips, 1
instance = comp, \UC|pontosDeControle[10]~1\, UC|pontosDeControle[10]~1, mips, 1
instance = comp, \FD|REG_P2|data_s[141]\, FD|REG_P2|data_s[141], mips, 1
instance = comp, \FD|PC|data_s[7]\, FD|PC|data_s[7], mips, 1
instance = comp, \FD|ROM|memROM~32\, FD|ROM|memROM~32, mips, 1
instance = comp, \FD|REG_P1|data_s[16]~feeder\, FD|REG_P1|data_s[16]~feeder, mips, 1
instance = comp, \FD|REG_P1|data_s[16]\, FD|REG_P1|data_s[16], mips, 1
instance = comp, \FD|ROM|memROM~27\, FD|ROM|memROM~27, mips, 1
instance = comp, \FD|ROM|memROM~33\, FD|ROM|memROM~33, mips, 1
instance = comp, \FD|REG_P1|data_s[19]~feeder\, FD|REG_P1|data_s[19]~feeder, mips, 1
instance = comp, \FD|REG_P1|data_s[19]\, FD|REG_P1|data_s[19], mips, 1
instance = comp, \FD|BR|Equal1~0\, FD|BR|Equal1~0, mips, 1
instance = comp, \UC|pontosDeControle[7]~3\, UC|pontosDeControle[7]~3, mips, 1
instance = comp, \FD|REG_P2|data_s[147]\, FD|REG_P2|data_s[147], mips, 1
instance = comp, \FD|REG_P3|data_s[106]~feeder\, FD|REG_P3|data_s[106]~feeder, mips, 1
instance = comp, \FD|REG_P3|data_s[106]\, FD|REG_P3|data_s[106], mips, 1
instance = comp, \FD|REG_P4|data_s[70]~feeder\, FD|REG_P4|data_s[70]~feeder, mips, 1
instance = comp, \FD|REG_P4|data_s[70]\, FD|REG_P4|data_s[70], mips, 1
instance = comp, \UC|Equal4~0\, UC|Equal4~0, mips, 1
instance = comp, \FD|REG_P2|data_s[146]\, FD|REG_P2|data_s[146], mips, 1
instance = comp, \FD|REG_P3|data_s[105]\, FD|REG_P3|data_s[105], mips, 1
instance = comp, \FD|REG_P4|data_s[69]\, FD|REG_P4|data_s[69], mips, 1
instance = comp, \FD|REG_P3|data_s[37]\, FD|REG_P3|data_s[37], mips, 1
instance = comp, \FD|REG_P4|data_s[5]\, FD|REG_P4|data_s[5], mips, 1
instance = comp, \UC|pontosDeControle[6]~4\, UC|pontosDeControle[6]~4, mips, 1
instance = comp, \FD|REG_P2|data_s[143]\, FD|REG_P2|data_s[143], mips, 1
instance = comp, \FD|REG_P3|data_s[102]~feeder\, FD|REG_P3|data_s[102]~feeder, mips, 1
instance = comp, \FD|REG_P3|data_s[102]\, FD|REG_P3|data_s[102], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[11]\, FD|BR|bancoReg_rtl_1_bypass[11], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[9]\, FD|BR|bancoReg_rtl_1_bypass[9], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[12]~feeder\, FD|BR|bancoReg_rtl_1_bypass[12]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[12]\, FD|BR|bancoReg_rtl_1_bypass[12], mips, 1
instance = comp, \UC|Equal2~0\, UC|Equal2~0, mips, 1
instance = comp, \FD|REG_P2|data_s[142]\, FD|REG_P2|data_s[142], mips, 1
instance = comp, \FD|mux_Rd_Rt|saida[1]~2\, FD|mux_Rd_Rt|saida[1]~2, mips, 1
instance = comp, \FD|REG_P3|data_s[1]\, FD|REG_P3|data_s[1], mips, 1
instance = comp, \FD|REG_P4|data_s[1]~feeder\, FD|REG_P4|data_s[1]~feeder, mips, 1
instance = comp, \FD|REG_P4|data_s[1]\, FD|REG_P4|data_s[1], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[3]\, FD|BR|bancoReg_rtl_1_bypass[3], mips, 1
instance = comp, \FD|mux_Rd_Rt|saida[0]~1\, FD|mux_Rd_Rt|saida[0]~1, mips, 1
instance = comp, \FD|REG_P3|data_s[0]\, FD|REG_P3|data_s[0], mips, 1
instance = comp, \FD|REG_P4|data_s[0]~feeder\, FD|REG_P4|data_s[0]~feeder, mips, 1
instance = comp, \FD|REG_P4|data_s[0]\, FD|REG_P4|data_s[0], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[1]\, FD|BR|bancoReg_rtl_1_bypass[1], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[2]\, FD|BR|bancoReg_rtl_1_bypass[2], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[4]~feeder\, FD|BR|bancoReg_rtl_1_bypass[4]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[4]\, FD|BR|bancoReg_rtl_1_bypass[4], mips, 1
instance = comp, \FD|BR|bancoReg~40\, FD|BR|bancoReg~40, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[8]~feeder\, FD|BR|bancoReg_rtl_1_bypass[8]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[8]\, FD|BR|bancoReg_rtl_1_bypass[8], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[0]~feeder\, FD|BR|bancoReg_rtl_1_bypass[0]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[0]\, FD|BR|bancoReg_rtl_1_bypass[0], mips, 1
instance = comp, \FD|mux_Rd_Rt|saida[3]~3\, FD|mux_Rd_Rt|saida[3]~3, mips, 1
instance = comp, \FD|REG_P3|data_s[3]\, FD|REG_P3|data_s[3], mips, 1
instance = comp, \FD|REG_P4|data_s[3]~feeder\, FD|REG_P4|data_s[3]~feeder, mips, 1
instance = comp, \FD|REG_P4|data_s[3]\, FD|REG_P4|data_s[3], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[7]\, FD|BR|bancoReg_rtl_1_bypass[7], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[5]~feeder\, FD|BR|bancoReg_rtl_1_bypass[5]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[5]\, FD|BR|bancoReg_rtl_1_bypass[5], mips, 1
instance = comp, \FD|BR|bancoReg~41\, FD|BR|bancoReg~41, mips, 1
instance = comp, \FD|BR|saidaB[0]~0\, FD|BR|saidaB[0]~0, mips, 1
instance = comp, \~GND\, ~GND, mips, 1
instance = comp, \FD|ROM|memROM~25\, FD|ROM|memROM~25, mips, 1
instance = comp, \FD|ROM|memROM~31\, FD|ROM|memROM~31, mips, 1
instance = comp, \FD|REG_P1|data_s[21]\, FD|REG_P1|data_s[21], mips, 1
instance = comp, \FD|BR|Equal0~0\, FD|BR|Equal0~0, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[13]\, FD|BR|bancoReg_rtl_0_bypass[13], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[15]~feeder\, FD|BR|bancoReg_rtl_1_bypass[15]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[15]\, FD|BR|bancoReg_rtl_1_bypass[15], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[16]~feeder\, FD|BR|bancoReg_rtl_1_bypass[16]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[16]\, FD|BR|bancoReg_rtl_1_bypass[16], mips, 1
instance = comp, \FD|BR|saidaB[2]~60\, FD|BR|saidaB[2]~60, mips, 1
instance = comp, \UC|pontosDeControle[9]~0\, UC|pontosDeControle[9]~0, mips, 1
instance = comp, \FD|REG_P2|data_s[140]\, FD|REG_P2|data_s[140], mips, 1
instance = comp, \FD|UCULA|ALUctr[1]~0\, FD|UCULA|ALUctr[1]~0, mips, 1
instance = comp, \FD|UCULA|ALUctr[1]~1\, FD|UCULA|ALUctr[1]~1, mips, 1
instance = comp, \FD|ROM|memROM~16\, FD|ROM|memROM~16, mips, 1
instance = comp, \FD|UCULA|Equal3~1\, FD|UCULA|Equal3~1, mips, 1
instance = comp, \FD|UCULA|ALUctr[1]~2\, FD|UCULA|ALUctr[1]~2, mips, 1
instance = comp, \FD|UCULA|Equal3~0\, FD|UCULA|Equal3~0, mips, 1
instance = comp, \FD|UCULA|Equal3~2\, FD|UCULA|Equal3~2, mips, 1
instance = comp, \FD|UCULA|ALUctr[1]~3\, FD|UCULA|ALUctr[1]~3, mips, 1
instance = comp, \FD|UCULA|ALUctr[2]~7\, FD|UCULA|ALUctr[2]~7, mips, 1
instance = comp, \FD|ULA|Mux31~5\, FD|ULA|Mux31~5, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[17]\, FD|BR|bancoReg_rtl_0_bypass[17], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[18]~feeder\, FD|BR|bancoReg_rtl_0_bypass[18]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[18]\, FD|BR|bancoReg_rtl_0_bypass[18], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[7]\, FD|BR|bancoReg_rtl_0_bypass[7], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[2]~feeder\, FD|BR|bancoReg_rtl_0_bypass[2]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[2]\, FD|BR|bancoReg_rtl_0_bypass[2], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[8]\, FD|BR|bancoReg_rtl_0_bypass[8], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[1]\, FD|BR|bancoReg_rtl_0_bypass[1], mips, 1
instance = comp, \FD|BR|bancoReg~38\, FD|BR|bancoReg~38, mips, 1
instance = comp, \FD|BR|saidaA[3]~58\, FD|BR|saidaA[3]~58, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[19]\, FD|BR|bancoReg_rtl_0_bypass[19], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[20]~feeder\, FD|BR|bancoReg_rtl_0_bypass[20]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[20]\, FD|BR|bancoReg_rtl_0_bypass[20], mips, 1
instance = comp, \FD|BR|saidaA[4]~56\, FD|BR|saidaA[4]~56, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[21]~feeder\, FD|BR|bancoReg_rtl_0_bypass[21]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[21]\, FD|BR|bancoReg_rtl_0_bypass[21], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[24]~feeder\, FD|BR|bancoReg_rtl_0_bypass[24]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[24]\, FD|BR|bancoReg_rtl_0_bypass[24], mips, 1
instance = comp, \FD|BR|saidaA[6]~52\, FD|BR|saidaA[6]~52, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[25]\, FD|BR|bancoReg_rtl_0_bypass[25], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[26]~feeder\, FD|BR|bancoReg_rtl_0_bypass[26]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[26]\, FD|BR|bancoReg_rtl_0_bypass[26], mips, 1
instance = comp, \FD|BR|saidaA[7]~50\, FD|BR|saidaA[7]~50, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[28]~feeder\, FD|BR|bancoReg_rtl_0_bypass[28]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[28]\, FD|BR|bancoReg_rtl_0_bypass[28], mips, 1
instance = comp, \FD|BR|saidaA[8]~48\, FD|BR|saidaA[8]~48, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[30]~feeder\, FD|BR|bancoReg_rtl_1_bypass[30]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[30]\, FD|BR|bancoReg_rtl_1_bypass[30], mips, 1
instance = comp, \FD|BR|saidaB[9]~46\, FD|BR|saidaB[9]~46, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[13]~feeder\, FD|BR|bancoReg_rtl_1_bypass[13]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[13]\, FD|BR|bancoReg_rtl_1_bypass[13], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[14]~feeder\, FD|BR|bancoReg_rtl_1_bypass[14]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[14]\, FD|BR|bancoReg_rtl_1_bypass[14], mips, 1
instance = comp, \FD|BR|saidaB[1]~62\, FD|BR|saidaB[1]~62, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[35]\, FD|BR|bancoReg_rtl_0_bypass[35], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[38]~feeder\, FD|BR|bancoReg_rtl_1_bypass[38]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[38]\, FD|BR|bancoReg_rtl_1_bypass[38], mips, 1
instance = comp, \FD|BR|saidaB[13]~38\, FD|BR|saidaB[13]~38, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[37]~feeder\, FD|BR|bancoReg_rtl_1_bypass[37]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[37]\, FD|BR|bancoReg_rtl_1_bypass[37], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[41]\, FD|BR|bancoReg_rtl_0_bypass[41], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[42]~feeder\, FD|BR|bancoReg_rtl_0_bypass[42]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[42]\, FD|BR|bancoReg_rtl_0_bypass[42], mips, 1
instance = comp, \FD|BR|saidaA[15]~34\, FD|BR|saidaA[15]~34, mips, 1
instance = comp, \FD|REG_P3|data_s[7]\, FD|REG_P3|data_s[7], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[17]~feeder\, FD|BR|bancoReg_rtl_1_bypass[17]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[17]\, FD|BR|bancoReg_rtl_1_bypass[17], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[18]~feeder\, FD|BR|bancoReg_rtl_1_bypass[18]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[18]\, FD|BR|bancoReg_rtl_1_bypass[18], mips, 1
instance = comp, \FD|BR|saidaB[3]~58\, FD|BR|saidaB[3]~58, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[19]~feeder\, FD|BR|bancoReg_rtl_1_bypass[19]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[19]\, FD|BR|bancoReg_rtl_1_bypass[19], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[20]~feeder\, FD|BR|bancoReg_rtl_1_bypass[20]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[20]\, FD|BR|bancoReg_rtl_1_bypass[20], mips, 1
instance = comp, \FD|BR|saidaB[4]~56\, FD|BR|saidaB[4]~56, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[50]~feeder\, FD|BR|bancoReg_rtl_1_bypass[50]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[50]\, FD|BR|bancoReg_rtl_1_bypass[50], mips, 1
instance = comp, \FD|BR|saidaB[19]~26\, FD|BR|saidaB[19]~26, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[49]~feeder\, FD|BR|bancoReg_rtl_1_bypass[49]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[49]\, FD|BR|bancoReg_rtl_1_bypass[49], mips, 1
instance = comp, \FD|REG_P3|data_s[24]~feeder\, FD|REG_P3|data_s[24]~feeder, mips, 1
instance = comp, \FD|REG_P3|data_s[24]\, FD|REG_P3|data_s[24], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[51]~feeder\, FD|BR|bancoReg_rtl_1_bypass[51]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[51]\, FD|BR|bancoReg_rtl_1_bypass[51], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[52]~feeder\, FD|BR|bancoReg_rtl_1_bypass[52]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[52]\, FD|BR|bancoReg_rtl_1_bypass[52], mips, 1
instance = comp, \FD|BR|saidaB[20]~24\, FD|BR|saidaB[20]~24, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[57]\, FD|BR|bancoReg_rtl_0_bypass[57], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[59]\, FD|BR|bancoReg_rtl_0_bypass[59], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[60]~feeder\, FD|BR|bancoReg_rtl_0_bypass[60]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[60]\, FD|BR|bancoReg_rtl_0_bypass[60], mips, 1
instance = comp, \FD|BR|saidaA[24]~16\, FD|BR|saidaA[24]~16, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[61]~feeder\, FD|BR|bancoReg_rtl_1_bypass[61]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[61]\, FD|BR|bancoReg_rtl_1_bypass[61], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[62]~feeder\, FD|BR|bancoReg_rtl_1_bypass[62]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[62]\, FD|BR|bancoReg_rtl_1_bypass[62], mips, 1
instance = comp, \FD|BR|saidaB[25]~14\, FD|BR|saidaB[25]~14, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[64]~feeder\, FD|BR|bancoReg_rtl_0_bypass[64]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[64]\, FD|BR|bancoReg_rtl_0_bypass[64], mips, 1
instance = comp, \FD|BR|saidaA[26]~12\, FD|BR|saidaA[26]~12, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[63]\, FD|BR|bancoReg_rtl_0_bypass[63], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[53]\, FD|BR|bancoReg_rtl_1_bypass[53], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[54]~feeder\, FD|BR|bancoReg_rtl_1_bypass[54]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[54]\, FD|BR|bancoReg_rtl_1_bypass[54], mips, 1
instance = comp, \FD|BR|saidaB[21]~22\, FD|BR|saidaB[21]~22, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[67]\, FD|BR|bancoReg_rtl_1_bypass[67], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[68]~feeder\, FD|BR|bancoReg_rtl_1_bypass[68]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[68]\, FD|BR|bancoReg_rtl_1_bypass[68], mips, 1
instance = comp, \FD|BR|saidaB[28]~8\, FD|BR|saidaB[28]~8, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[71]\, FD|BR|bancoReg_rtl_0_bypass[71], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[72]~feeder\, FD|BR|bancoReg_rtl_0_bypass[72]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[72]\, FD|BR|bancoReg_rtl_0_bypass[72], mips, 1
instance = comp, \FD|BR|saidaA[30]~4\, FD|BR|saidaA[30]~4, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[73]\, FD|BR|bancoReg_rtl_1_bypass[73], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[74]~feeder\, FD|BR|bancoReg_rtl_1_bypass[74]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[74]\, FD|BR|bancoReg_rtl_1_bypass[74], mips, 1
instance = comp, \FD|BR|saidaB[31]~2\, FD|BR|saidaB[31]~2, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1|auto_generated|ram_block1a0\, FD|BR|bancoReg_rtl_1|auto_generated|ram_block1a0, mips, 1
instance = comp, \FD|BR|saidaB[31]~3\, FD|BR|saidaB[31]~3, mips, 1
instance = comp, \FD|REG_P2|data_s[73]\, FD|REG_P2|data_s[73], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[31]~1\, FD|mux_Banco_Ula|saida[31]~1, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[73]\, FD|BR|bancoReg_rtl_0_bypass[73], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0|auto_generated|ram_block1a0\, FD|BR|bancoReg_rtl_0|auto_generated|ram_block1a0, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[74]~feeder\, FD|BR|bancoReg_rtl_0_bypass[74]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[74]\, FD|BR|bancoReg_rtl_0_bypass[74], mips, 1
instance = comp, \FD|BR|saidaA[31]~2\, FD|BR|saidaA[31]~2, mips, 1
instance = comp, \FD|BR|saidaA[31]~3\, FD|BR|saidaA[31]~3, mips, 1
instance = comp, \FD|REG_P2|data_s[105]\, FD|REG_P2|data_s[105], mips, 1
instance = comp, \FD|UCULA|ALUctr[0]~5\, FD|UCULA|ALUctr[0]~5, mips, 1
instance = comp, \FD|UCULA|ALUctr[0]~4\, FD|UCULA|ALUctr[0]~4, mips, 1
instance = comp, \FD|UCULA|ALUctr[0]~6\, FD|UCULA|ALUctr[0]~6, mips, 1
instance = comp, \FD|ULA|Mux21~0\, FD|ULA|Mux21~0, mips, 1
instance = comp, \FD|ULA|Mux21~1\, FD|ULA|Mux21~1, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[71]\, FD|BR|bancoReg_rtl_1_bypass[71], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[72]~feeder\, FD|BR|bancoReg_rtl_1_bypass[72]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[72]\, FD|BR|bancoReg_rtl_1_bypass[72], mips, 1
instance = comp, \FD|BR|saidaB[30]~4\, FD|BR|saidaB[30]~4, mips, 1
instance = comp, \FD|BR|saidaB[30]~5\, FD|BR|saidaB[30]~5, mips, 1
instance = comp, \FD|REG_P2|data_s[72]\, FD|REG_P2|data_s[72], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[30]~2\, FD|mux_Banco_Ula|saida[30]~2, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[68]~feeder\, FD|BR|bancoReg_rtl_0_bypass[68]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[68]\, FD|BR|bancoReg_rtl_0_bypass[68], mips, 1
instance = comp, \FD|BR|saidaA[28]~8\, FD|BR|saidaA[28]~8, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[67]\, FD|BR|bancoReg_rtl_0_bypass[67], mips, 1
instance = comp, \FD|BR|saidaA[28]~9\, FD|BR|saidaA[28]~9, mips, 1
instance = comp, \FD|REG_P2|data_s[102]\, FD|REG_P2|data_s[102], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[66]~feeder\, FD|BR|bancoReg_rtl_0_bypass[66]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[66]\, FD|BR|bancoReg_rtl_0_bypass[66], mips, 1
instance = comp, \FD|BR|saidaA[27]~10\, FD|BR|saidaA[27]~10, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[65]\, FD|BR|bancoReg_rtl_0_bypass[65], mips, 1
instance = comp, \FD|BR|saidaA[27]~11\, FD|BR|saidaA[27]~11, mips, 1
instance = comp, \FD|REG_P2|data_s[101]\, FD|REG_P2|data_s[101], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[65]\, FD|BR|bancoReg_rtl_1_bypass[65], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[66]~feeder\, FD|BR|bancoReg_rtl_1_bypass[66]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[66]\, FD|BR|bancoReg_rtl_1_bypass[66], mips, 1
instance = comp, \FD|BR|saidaB[27]~10\, FD|BR|saidaB[27]~10, mips, 1
instance = comp, \FD|BR|saidaB[27]~11\, FD|BR|saidaB[27]~11, mips, 1
instance = comp, \FD|REG_P2|data_s[69]\, FD|REG_P2|data_s[69], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[27]~5\, FD|mux_Banco_Ula|saida[27]~5, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[63]~feeder\, FD|BR|bancoReg_rtl_1_bypass[63]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[63]\, FD|BR|bancoReg_rtl_1_bypass[63], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[64]~feeder\, FD|BR|bancoReg_rtl_1_bypass[64]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[64]\, FD|BR|bancoReg_rtl_1_bypass[64], mips, 1
instance = comp, \FD|BR|saidaB[26]~12\, FD|BR|saidaB[26]~12, mips, 1
instance = comp, \FD|BR|saidaB[26]~13\, FD|BR|saidaB[26]~13, mips, 1
instance = comp, \FD|REG_P2|data_s[68]\, FD|REG_P2|data_s[68], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[26]~6\, FD|mux_Banco_Ula|saida[26]~6, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[62]~feeder\, FD|BR|bancoReg_rtl_0_bypass[62]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[62]\, FD|BR|bancoReg_rtl_0_bypass[62], mips, 1
instance = comp, \FD|BR|saidaA[25]~14\, FD|BR|saidaA[25]~14, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[61]\, FD|BR|bancoReg_rtl_0_bypass[61], mips, 1
instance = comp, \FD|BR|saidaA[25]~15\, FD|BR|saidaA[25]~15, mips, 1
instance = comp, \FD|REG_P2|data_s[99]\, FD|REG_P2|data_s[99], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[59]~feeder\, FD|BR|bancoReg_rtl_1_bypass[59]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[59]\, FD|BR|bancoReg_rtl_1_bypass[59], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[60]~feeder\, FD|BR|bancoReg_rtl_1_bypass[60]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[60]\, FD|BR|bancoReg_rtl_1_bypass[60], mips, 1
instance = comp, \FD|BR|saidaB[24]~16\, FD|BR|saidaB[24]~16, mips, 1
instance = comp, \FD|BR|saidaB[24]~17\, FD|BR|saidaB[24]~17, mips, 1
instance = comp, \FD|REG_P2|data_s[66]\, FD|REG_P2|data_s[66], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[24]~8\, FD|mux_Banco_Ula|saida[24]~8, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[58]~feeder\, FD|BR|bancoReg_rtl_1_bypass[58]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[58]\, FD|BR|bancoReg_rtl_1_bypass[58], mips, 1
instance = comp, \FD|BR|saidaB[23]~18\, FD|BR|saidaB[23]~18, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[57]\, FD|BR|bancoReg_rtl_1_bypass[57], mips, 1
instance = comp, \FD|BR|saidaB[23]~19\, FD|BR|saidaB[23]~19, mips, 1
instance = comp, \FD|REG_P2|data_s[65]\, FD|REG_P2|data_s[65], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[23]~9\, FD|mux_Banco_Ula|saida[23]~9, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[56]~feeder\, FD|BR|bancoReg_rtl_1_bypass[56]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[56]\, FD|BR|bancoReg_rtl_1_bypass[56], mips, 1
instance = comp, \FD|BR|saidaB[22]~20\, FD|BR|saidaB[22]~20, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[55]~feeder\, FD|BR|bancoReg_rtl_1_bypass[55]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[55]\, FD|BR|bancoReg_rtl_1_bypass[55], mips, 1
instance = comp, \FD|BR|saidaB[22]~21\, FD|BR|saidaB[22]~21, mips, 1
instance = comp, \FD|REG_P2|data_s[64]\, FD|REG_P2|data_s[64], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[22]~10\, FD|mux_Banco_Ula|saida[22]~10, mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[21]~11\, FD|mux_Banco_Ula|saida[21]~11, mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[20]~12\, FD|mux_Banco_Ula|saida[20]~12, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[51]\, FD|BR|bancoReg_rtl_0_bypass[51], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[52]~feeder\, FD|BR|bancoReg_rtl_0_bypass[52]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[52]\, FD|BR|bancoReg_rtl_0_bypass[52], mips, 1
instance = comp, \FD|BR|saidaA[20]~24\, FD|BR|saidaA[20]~24, mips, 1
instance = comp, \FD|BR|saidaA[20]~25\, FD|BR|saidaA[20]~25, mips, 1
instance = comp, \FD|REG_P2|data_s[94]\, FD|REG_P2|data_s[94], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[50]~feeder\, FD|BR|bancoReg_rtl_0_bypass[50]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[50]\, FD|BR|bancoReg_rtl_0_bypass[50], mips, 1
instance = comp, \FD|BR|saidaA[19]~26\, FD|BR|saidaA[19]~26, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[49]\, FD|BR|bancoReg_rtl_0_bypass[49], mips, 1
instance = comp, \FD|BR|saidaA[19]~27\, FD|BR|saidaA[19]~27, mips, 1
instance = comp, \FD|REG_P2|data_s[93]\, FD|REG_P2|data_s[93], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[48]~feeder\, FD|BR|bancoReg_rtl_0_bypass[48]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[48]\, FD|BR|bancoReg_rtl_0_bypass[48], mips, 1
instance = comp, \FD|BR|saidaA[18]~28\, FD|BR|saidaA[18]~28, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[47]\, FD|BR|bancoReg_rtl_0_bypass[47], mips, 1
instance = comp, \FD|BR|saidaA[18]~29\, FD|BR|saidaA[18]~29, mips, 1
instance = comp, \FD|REG_P2|data_s[92]\, FD|REG_P2|data_s[92], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[47]~feeder\, FD|BR|bancoReg_rtl_1_bypass[47]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[47]\, FD|BR|bancoReg_rtl_1_bypass[47], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[48]~feeder\, FD|BR|bancoReg_rtl_1_bypass[48]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[48]\, FD|BR|bancoReg_rtl_1_bypass[48], mips, 1
instance = comp, \FD|BR|saidaB[18]~28\, FD|BR|saidaB[18]~28, mips, 1
instance = comp, \FD|BR|saidaB[18]~29\, FD|BR|saidaB[18]~29, mips, 1
instance = comp, \FD|REG_P2|data_s[60]\, FD|REG_P2|data_s[60], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[18]~14\, FD|mux_Banco_Ula|saida[18]~14, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[45]\, FD|BR|bancoReg_rtl_1_bypass[45], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[46]~feeder\, FD|BR|bancoReg_rtl_1_bypass[46]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[46]\, FD|BR|bancoReg_rtl_1_bypass[46], mips, 1
instance = comp, \FD|BR|saidaB[17]~30\, FD|BR|saidaB[17]~30, mips, 1
instance = comp, \FD|BR|saidaB[17]~31\, FD|BR|saidaB[17]~31, mips, 1
instance = comp, \FD|REG_P2|data_s[59]\, FD|REG_P2|data_s[59], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[17]~15\, FD|mux_Banco_Ula|saida[17]~15, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[43]~feeder\, FD|BR|bancoReg_rtl_0_bypass[43]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[43]\, FD|BR|bancoReg_rtl_0_bypass[43], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[44]~feeder\, FD|BR|bancoReg_rtl_0_bypass[44]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[44]\, FD|BR|bancoReg_rtl_0_bypass[44], mips, 1
instance = comp, \FD|BR|saidaA[16]~32\, FD|BR|saidaA[16]~32, mips, 1
instance = comp, \FD|BR|saidaA[16]~33\, FD|BR|saidaA[16]~33, mips, 1
instance = comp, \FD|REG_P2|data_s[90]\, FD|REG_P2|data_s[90], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[44]~feeder\, FD|BR|bancoReg_rtl_1_bypass[44]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[44]\, FD|BR|bancoReg_rtl_1_bypass[44], mips, 1
instance = comp, \FD|BR|saidaB[16]~32\, FD|BR|saidaB[16]~32, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[43]~feeder\, FD|BR|bancoReg_rtl_1_bypass[43]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[43]\, FD|BR|bancoReg_rtl_1_bypass[43], mips, 1
instance = comp, \FD|BR|saidaB[16]~33\, FD|BR|saidaB[16]~33, mips, 1
instance = comp, \FD|REG_P2|data_s[58]\, FD|REG_P2|data_s[58], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[16]~16\, FD|mux_Banco_Ula|saida[16]~16, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[42]~feeder\, FD|BR|bancoReg_rtl_1_bypass[42]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[42]\, FD|BR|bancoReg_rtl_1_bypass[42], mips, 1
instance = comp, \FD|BR|saidaB[15]~34\, FD|BR|saidaB[15]~34, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[41]\, FD|BR|bancoReg_rtl_1_bypass[41], mips, 1
instance = comp, \FD|BR|saidaB[15]~35\, FD|BR|saidaB[15]~35, mips, 1
instance = comp, \FD|REG_P2|data_s[57]\, FD|REG_P2|data_s[57], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[15]~17\, FD|mux_Banco_Ula|saida[15]~17, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[40]~feeder\, FD|BR|bancoReg_rtl_0_bypass[40]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[40]\, FD|BR|bancoReg_rtl_0_bypass[40], mips, 1
instance = comp, \FD|BR|saidaA[14]~36\, FD|BR|saidaA[14]~36, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[39]\, FD|BR|bancoReg_rtl_0_bypass[39], mips, 1
instance = comp, \FD|BR|saidaA[14]~37\, FD|BR|saidaA[14]~37, mips, 1
instance = comp, \FD|REG_P2|data_s[88]\, FD|REG_P2|data_s[88], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[38]~feeder\, FD|BR|bancoReg_rtl_0_bypass[38]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[38]\, FD|BR|bancoReg_rtl_0_bypass[38], mips, 1
instance = comp, \FD|BR|saidaA[13]~38\, FD|BR|saidaA[13]~38, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[37]\, FD|BR|bancoReg_rtl_0_bypass[37], mips, 1
instance = comp, \FD|BR|saidaA[13]~39\, FD|BR|saidaA[13]~39, mips, 1
instance = comp, \FD|REG_P2|data_s[87]\, FD|REG_P2|data_s[87], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[35]\, FD|BR|bancoReg_rtl_1_bypass[35], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[36]~feeder\, FD|BR|bancoReg_rtl_1_bypass[36]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[36]\, FD|BR|bancoReg_rtl_1_bypass[36], mips, 1
instance = comp, \FD|BR|saidaB[12]~40\, FD|BR|saidaB[12]~40, mips, 1
instance = comp, \FD|BR|saidaB[12]~41\, FD|BR|saidaB[12]~41, mips, 1
instance = comp, \FD|REG_P2|data_s[54]\, FD|REG_P2|data_s[54], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[12]~20\, FD|mux_Banco_Ula|saida[12]~20, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[34]~feeder\, FD|BR|bancoReg_rtl_1_bypass[34]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[34]\, FD|BR|bancoReg_rtl_1_bypass[34], mips, 1
instance = comp, \FD|BR|saidaB[11]~42\, FD|BR|saidaB[11]~42, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[33]\, FD|BR|bancoReg_rtl_1_bypass[33], mips, 1
instance = comp, \FD|BR|saidaB[11]~43\, FD|BR|saidaB[11]~43, mips, 1
instance = comp, \FD|REG_P2|data_s[53]\, FD|REG_P2|data_s[53], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[11]~21\, FD|mux_Banco_Ula|saida[11]~21, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[34]~feeder\, FD|BR|bancoReg_rtl_0_bypass[34]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[34]\, FD|BR|bancoReg_rtl_0_bypass[34], mips, 1
instance = comp, \FD|BR|saidaA[11]~42\, FD|BR|saidaA[11]~42, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[33]\, FD|BR|bancoReg_rtl_0_bypass[33], mips, 1
instance = comp, \FD|BR|saidaA[11]~43\, FD|BR|saidaA[11]~43, mips, 1
instance = comp, \FD|REG_P2|data_s[85]\, FD|REG_P2|data_s[85], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[32]~feeder\, FD|BR|bancoReg_rtl_0_bypass[32]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[32]\, FD|BR|bancoReg_rtl_0_bypass[32], mips, 1
instance = comp, \FD|BR|saidaA[10]~44\, FD|BR|saidaA[10]~44, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[31]\, FD|BR|bancoReg_rtl_0_bypass[31], mips, 1
instance = comp, \FD|BR|saidaA[10]~45\, FD|BR|saidaA[10]~45, mips, 1
instance = comp, \FD|REG_P2|data_s[84]\, FD|REG_P2|data_s[84], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[30]~feeder\, FD|BR|bancoReg_rtl_0_bypass[30]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[30]\, FD|BR|bancoReg_rtl_0_bypass[30], mips, 1
instance = comp, \FD|BR|saidaA[9]~46\, FD|BR|saidaA[9]~46, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[29]\, FD|BR|bancoReg_rtl_0_bypass[29], mips, 1
instance = comp, \FD|BR|saidaA[9]~47\, FD|BR|saidaA[9]~47, mips, 1
instance = comp, \FD|REG_P2|data_s[83]\, FD|REG_P2|data_s[83], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[28]~feeder\, FD|BR|bancoReg_rtl_1_bypass[28]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[28]\, FD|BR|bancoReg_rtl_1_bypass[28], mips, 1
instance = comp, \FD|BR|saidaB[8]~48\, FD|BR|saidaB[8]~48, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[27]\, FD|BR|bancoReg_rtl_1_bypass[27], mips, 1
instance = comp, \FD|BR|saidaB[8]~49\, FD|BR|saidaB[8]~49, mips, 1
instance = comp, \FD|REG_P2|data_s[50]\, FD|REG_P2|data_s[50], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[8]~24\, FD|mux_Banco_Ula|saida[8]~24, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[26]~feeder\, FD|BR|bancoReg_rtl_1_bypass[26]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[26]\, FD|BR|bancoReg_rtl_1_bypass[26], mips, 1
instance = comp, \FD|BR|saidaB[7]~50\, FD|BR|saidaB[7]~50, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[25]\, FD|BR|bancoReg_rtl_1_bypass[25], mips, 1
instance = comp, \FD|BR|saidaB[7]~51\, FD|BR|saidaB[7]~51, mips, 1
instance = comp, \FD|REG_P2|data_s[49]\, FD|REG_P2|data_s[49], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[7]~25\, FD|mux_Banco_Ula|saida[7]~25, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[24]~feeder\, FD|BR|bancoReg_rtl_1_bypass[24]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[24]\, FD|BR|bancoReg_rtl_1_bypass[24], mips, 1
instance = comp, \FD|BR|saidaB[6]~52\, FD|BR|saidaB[6]~52, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[23]\, FD|BR|bancoReg_rtl_1_bypass[23], mips, 1
instance = comp, \FD|BR|saidaB[6]~53\, FD|BR|saidaB[6]~53, mips, 1
instance = comp, \FD|REG_P2|data_s[48]\, FD|REG_P2|data_s[48], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[6]~26\, FD|mux_Banco_Ula|saida[6]~26, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[21]\, FD|BR|bancoReg_rtl_1_bypass[21], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[22]~feeder\, FD|BR|bancoReg_rtl_1_bypass[22]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[22]\, FD|BR|bancoReg_rtl_1_bypass[22], mips, 1
instance = comp, \FD|BR|saidaB[5]~54\, FD|BR|saidaB[5]~54, mips, 1
instance = comp, \FD|BR|saidaB[5]~55\, FD|BR|saidaB[5]~55, mips, 1
instance = comp, \FD|REG_P2|data_s[47]\, FD|REG_P2|data_s[47], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[5]~27\, FD|mux_Banco_Ula|saida[5]~27, mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[4]~28\, FD|mux_Banco_Ula|saida[4]~28, mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[3]~29\, FD|mux_Banco_Ula|saida[3]~29, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[16]~feeder\, FD|BR|bancoReg_rtl_0_bypass[16]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[16]\, FD|BR|bancoReg_rtl_0_bypass[16], mips, 1
instance = comp, \FD|BR|saidaA[2]~60\, FD|BR|saidaA[2]~60, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[15]\, FD|BR|bancoReg_rtl_0_bypass[15], mips, 1
instance = comp, \FD|BR|saidaA[2]~61\, FD|BR|saidaA[2]~61, mips, 1
instance = comp, \FD|REG_P2|data_s[76]\, FD|REG_P2|data_s[76], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[1]~31\, FD|mux_Banco_Ula|saida[1]~31, mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[0]~0\, FD|mux_Banco_Ula|saida[0]~0, mips, 1
instance = comp, \FD|ULA|Add1~0\, FD|ULA|Add1~0, mips, 1
instance = comp, \FD|ULA|Add1~2\, FD|ULA|Add1~2, mips, 1
instance = comp, \FD|ULA|Add1~4\, FD|ULA|Add1~4, mips, 1
instance = comp, \FD|ULA|Add1~6\, FD|ULA|Add1~6, mips, 1
instance = comp, \FD|ULA|Add1~8\, FD|ULA|Add1~8, mips, 1
instance = comp, \FD|ULA|Add1~10\, FD|ULA|Add1~10, mips, 1
instance = comp, \FD|ULA|Add1~12\, FD|ULA|Add1~12, mips, 1
instance = comp, \FD|ULA|Add1~14\, FD|ULA|Add1~14, mips, 1
instance = comp, \FD|ULA|Add1~16\, FD|ULA|Add1~16, mips, 1
instance = comp, \FD|ULA|Add1~18\, FD|ULA|Add1~18, mips, 1
instance = comp, \FD|ULA|Add1~20\, FD|ULA|Add1~20, mips, 1
instance = comp, \FD|ULA|Add1~22\, FD|ULA|Add1~22, mips, 1
instance = comp, \FD|ULA|Add1~24\, FD|ULA|Add1~24, mips, 1
instance = comp, \FD|ULA|Add1~26\, FD|ULA|Add1~26, mips, 1
instance = comp, \FD|ULA|Add1~28\, FD|ULA|Add1~28, mips, 1
instance = comp, \FD|ULA|Add1~30\, FD|ULA|Add1~30, mips, 1
instance = comp, \FD|ULA|Add1~32\, FD|ULA|Add1~32, mips, 1
instance = comp, \FD|ULA|Add1~34\, FD|ULA|Add1~34, mips, 1
instance = comp, \FD|ULA|Add1~36\, FD|ULA|Add1~36, mips, 1
instance = comp, \FD|ULA|Add1~38\, FD|ULA|Add1~38, mips, 1
instance = comp, \FD|ULA|Add1~40\, FD|ULA|Add1~40, mips, 1
instance = comp, \FD|ULA|Add1~42\, FD|ULA|Add1~42, mips, 1
instance = comp, \FD|ULA|Add1~44\, FD|ULA|Add1~44, mips, 1
instance = comp, \FD|ULA|Add1~46\, FD|ULA|Add1~46, mips, 1
instance = comp, \FD|ULA|Add1~48\, FD|ULA|Add1~48, mips, 1
instance = comp, \FD|ULA|Add1~50\, FD|ULA|Add1~50, mips, 1
instance = comp, \FD|ULA|Add1~52\, FD|ULA|Add1~52, mips, 1
instance = comp, \FD|ULA|Add1~54\, FD|ULA|Add1~54, mips, 1
instance = comp, \FD|ULA|Add1~56\, FD|ULA|Add1~56, mips, 1
instance = comp, \FD|ULA|Add1~58\, FD|ULA|Add1~58, mips, 1
instance = comp, \FD|ULA|Add1~60\, FD|ULA|Add1~60, mips, 1
instance = comp, \FD|ULA|Add1~62\, FD|ULA|Add1~62, mips, 1
instance = comp, \FD|ULA|soma[0]~0\, FD|ULA|soma[0]~0, mips, 1
instance = comp, \FD|ULA|soma[1]~2\, FD|ULA|soma[1]~2, mips, 1
instance = comp, \FD|ULA|soma[2]~4\, FD|ULA|soma[2]~4, mips, 1
instance = comp, \FD|ULA|soma[3]~6\, FD|ULA|soma[3]~6, mips, 1
instance = comp, \FD|ULA|soma[4]~8\, FD|ULA|soma[4]~8, mips, 1
instance = comp, \FD|ULA|soma[5]~10\, FD|ULA|soma[5]~10, mips, 1
instance = comp, \FD|ULA|soma[6]~12\, FD|ULA|soma[6]~12, mips, 1
instance = comp, \FD|ULA|soma[7]~14\, FD|ULA|soma[7]~14, mips, 1
instance = comp, \FD|ULA|soma[8]~16\, FD|ULA|soma[8]~16, mips, 1
instance = comp, \FD|ULA|soma[9]~18\, FD|ULA|soma[9]~18, mips, 1
instance = comp, \FD|ULA|soma[10]~20\, FD|ULA|soma[10]~20, mips, 1
instance = comp, \FD|ULA|soma[11]~22\, FD|ULA|soma[11]~22, mips, 1
instance = comp, \FD|ULA|soma[12]~24\, FD|ULA|soma[12]~24, mips, 1
instance = comp, \FD|ULA|soma[13]~26\, FD|ULA|soma[13]~26, mips, 1
instance = comp, \FD|ULA|soma[14]~28\, FD|ULA|soma[14]~28, mips, 1
instance = comp, \FD|ULA|soma[15]~30\, FD|ULA|soma[15]~30, mips, 1
instance = comp, \FD|ULA|soma[16]~32\, FD|ULA|soma[16]~32, mips, 1
instance = comp, \FD|ULA|soma[17]~34\, FD|ULA|soma[17]~34, mips, 1
instance = comp, \FD|ULA|soma[18]~36\, FD|ULA|soma[18]~36, mips, 1
instance = comp, \FD|ULA|soma[19]~38\, FD|ULA|soma[19]~38, mips, 1
instance = comp, \FD|ULA|soma[20]~40\, FD|ULA|soma[20]~40, mips, 1
instance = comp, \FD|ULA|soma[21]~42\, FD|ULA|soma[21]~42, mips, 1
instance = comp, \FD|ULA|soma[22]~44\, FD|ULA|soma[22]~44, mips, 1
instance = comp, \FD|ULA|soma[23]~46\, FD|ULA|soma[23]~46, mips, 1
instance = comp, \FD|ULA|soma[24]~48\, FD|ULA|soma[24]~48, mips, 1
instance = comp, \FD|ULA|soma[25]~50\, FD|ULA|soma[25]~50, mips, 1
instance = comp, \FD|ULA|soma[26]~52\, FD|ULA|soma[26]~52, mips, 1
instance = comp, \FD|ULA|soma[27]~54\, FD|ULA|soma[27]~54, mips, 1
instance = comp, \FD|ULA|soma[28]~56\, FD|ULA|soma[28]~56, mips, 1
instance = comp, \FD|ULA|soma[29]~58\, FD|ULA|soma[29]~58, mips, 1
instance = comp, \FD|ULA|soma[30]~60\, FD|ULA|soma[30]~60, mips, 1
instance = comp, \FD|ULA|soma[31]~62\, FD|ULA|soma[31]~62, mips, 1
instance = comp, \FD|ULA|Mux0~4\, FD|ULA|Mux0~4, mips, 1
instance = comp, \FD|ULA|Mux0~2\, FD|ULA|Mux0~2, mips, 1
instance = comp, \FD|ULA|Mux0~3\, FD|ULA|Mux0~3, mips, 1
instance = comp, \FD|REG_P3|data_s[68]\, FD|REG_P3|data_s[68], mips, 1
instance = comp, \FD|REG_P4|data_s[36]~feeder\, FD|REG_P4|data_s[36]~feeder, mips, 1
instance = comp, \FD|REG_P4|data_s[36]\, FD|REG_P4|data_s[36], mips, 1
instance = comp, \FD|REG_P3|data_s[27]~feeder\, FD|REG_P3|data_s[27]~feeder, mips, 1
instance = comp, \FD|REG_P3|data_s[27]\, FD|REG_P3|data_s[27], mips, 1
instance = comp, \FD|REG_P3|data_s[28]~feeder\, FD|REG_P3|data_s[28]~feeder, mips, 1
instance = comp, \FD|REG_P3|data_s[28]\, FD|REG_P3|data_s[28], mips, 1
instance = comp, \FD|REG_P3|data_s[29]\, FD|REG_P3|data_s[29], mips, 1
instance = comp, \FD|REG_P3|data_s[30]~feeder\, FD|REG_P3|data_s[30]~feeder, mips, 1
instance = comp, \FD|REG_P3|data_s[30]\, FD|REG_P3|data_s[30], mips, 1
instance = comp, \FD|REG_P3|data_s[31]~feeder\, FD|REG_P3|data_s[31]~feeder, mips, 1
instance = comp, \FD|REG_P3|data_s[31]\, FD|REG_P3|data_s[31], mips, 1
instance = comp, \FD|REG_P3|data_s[32]\, FD|REG_P3|data_s[32], mips, 1
instance = comp, \FD|REG_P3|data_s[33]~feeder\, FD|REG_P3|data_s[33]~feeder, mips, 1
instance = comp, \FD|REG_P3|data_s[33]\, FD|REG_P3|data_s[33], mips, 1
instance = comp, \FD|REG_P3|data_s[34]\, FD|REG_P3|data_s[34], mips, 1
instance = comp, \FD|REG_P3|data_s[35]~feeder\, FD|REG_P3|data_s[35]~feeder, mips, 1
instance = comp, \FD|REG_P3|data_s[35]\, FD|REG_P3|data_s[35], mips, 1
instance = comp, \FD|REG_P3|data_s[36]~feeder\, FD|REG_P3|data_s[36]~feeder, mips, 1
instance = comp, \FD|REG_P3|data_s[36]\, FD|REG_P3|data_s[36], mips, 1
instance = comp, \FD|RAM|ram_rtl_0|auto_generated|ram_block1a0\, FD|RAM|ram_rtl_0|auto_generated|ram_block1a0, mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[31]~1\, FD|mux_Ula_Memoria|saida[31]~1, mips, 1
instance = comp, \FD|BR|saidaA[30]~5\, FD|BR|saidaA[30]~5, mips, 1
instance = comp, \FD|REG_P2|data_s[104]\, FD|REG_P2|data_s[104], mips, 1
instance = comp, \FD|ULA|Mux1~4\, FD|ULA|Mux1~4, mips, 1
instance = comp, \FD|ULA|Mux1~2\, FD|ULA|Mux1~2, mips, 1
instance = comp, \FD|ULA|Mux1~3\, FD|ULA|Mux1~3, mips, 1
instance = comp, \FD|REG_P3|data_s[67]\, FD|REG_P3|data_s[67], mips, 1
instance = comp, \FD|REG_P4|data_s[35]~feeder\, FD|REG_P4|data_s[35]~feeder, mips, 1
instance = comp, \FD|REG_P4|data_s[35]\, FD|REG_P4|data_s[35], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[30]~2\, FD|mux_Ula_Memoria|saida[30]~2, mips, 1
instance = comp, \FD|BR|saidaB[28]~9\, FD|BR|saidaB[28]~9, mips, 1
instance = comp, \FD|REG_P2|data_s[70]\, FD|REG_P2|data_s[70], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[28]~4\, FD|mux_Banco_Ula|saida[28]~4, mips, 1
instance = comp, \FD|ULA|Mux3~0\, FD|ULA|Mux3~0, mips, 1
instance = comp, \FD|ULA|Mux3~1\, FD|ULA|Mux3~1, mips, 1
instance = comp, \FD|ULA|Mux3~2\, FD|ULA|Mux3~2, mips, 1
instance = comp, \FD|REG_P3|data_s[65]\, FD|REG_P3|data_s[65], mips, 1
instance = comp, \FD|REG_P4|data_s[33]\, FD|REG_P4|data_s[33], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[28]~4\, FD|mux_Ula_Memoria|saida[28]~4, mips, 1
instance = comp, \FD|BR|saidaB[21]~23\, FD|BR|saidaB[21]~23, mips, 1
instance = comp, \FD|REG_P2|data_s[63]\, FD|REG_P2|data_s[63], mips, 1
instance = comp, \FD|REG_P3|data_s[26]~feeder\, FD|REG_P3|data_s[26]~feeder, mips, 1
instance = comp, \FD|REG_P3|data_s[26]\, FD|REG_P3|data_s[26], mips, 1
instance = comp, \FD|ULA|Mux4~0\, FD|ULA|Mux4~0, mips, 1
instance = comp, \FD|ULA|Mux4~1\, FD|ULA|Mux4~1, mips, 1
instance = comp, \FD|ULA|Mux4~2\, FD|ULA|Mux4~2, mips, 1
instance = comp, \FD|REG_P3|data_s[64]\, FD|REG_P3|data_s[64], mips, 1
instance = comp, \FD|REG_P4|data_s[32]\, FD|REG_P4|data_s[32], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[27]~5\, FD|mux_Ula_Memoria|saida[27]~5, mips, 1
instance = comp, \FD|BR|saidaA[26]~13\, FD|BR|saidaA[26]~13, mips, 1
instance = comp, \FD|REG_P2|data_s[100]\, FD|REG_P2|data_s[100], mips, 1
instance = comp, \FD|ULA|Mux5~0\, FD|ULA|Mux5~0, mips, 1
instance = comp, \FD|ULA|Mux5~1\, FD|ULA|Mux5~1, mips, 1
instance = comp, \FD|ULA|Mux5~2\, FD|ULA|Mux5~2, mips, 1
instance = comp, \FD|REG_P3|data_s[63]\, FD|REG_P3|data_s[63], mips, 1
instance = comp, \FD|REG_P4|data_s[31]~feeder\, FD|REG_P4|data_s[31]~feeder, mips, 1
instance = comp, \FD|REG_P4|data_s[31]\, FD|REG_P4|data_s[31], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[26]~6\, FD|mux_Ula_Memoria|saida[26]~6, mips, 1
instance = comp, \FD|BR|saidaB[25]~15\, FD|BR|saidaB[25]~15, mips, 1
instance = comp, \FD|REG_P2|data_s[67]\, FD|REG_P2|data_s[67], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[25]~7\, FD|mux_Banco_Ula|saida[25]~7, mips, 1
instance = comp, \FD|ULA|Mux6~0\, FD|ULA|Mux6~0, mips, 1
instance = comp, \FD|ULA|Mux6~1\, FD|ULA|Mux6~1, mips, 1
instance = comp, \FD|ULA|Mux6~2\, FD|ULA|Mux6~2, mips, 1
instance = comp, \FD|REG_P3|data_s[62]\, FD|REG_P3|data_s[62], mips, 1
instance = comp, \FD|REG_P4|data_s[30]~feeder\, FD|REG_P4|data_s[30]~feeder, mips, 1
instance = comp, \FD|REG_P4|data_s[30]\, FD|REG_P4|data_s[30], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[25]~7\, FD|mux_Ula_Memoria|saida[25]~7, mips, 1
instance = comp, \FD|BR|saidaA[24]~17\, FD|BR|saidaA[24]~17, mips, 1
instance = comp, \FD|REG_P2|data_s[98]\, FD|REG_P2|data_s[98], mips, 1
instance = comp, \FD|ULA|Mux7~0\, FD|ULA|Mux7~0, mips, 1
instance = comp, \FD|ULA|Mux7~1\, FD|ULA|Mux7~1, mips, 1
instance = comp, \FD|ULA|Mux7~2\, FD|ULA|Mux7~2, mips, 1
instance = comp, \FD|REG_P3|data_s[61]\, FD|REG_P3|data_s[61], mips, 1
instance = comp, \FD|REG_P4|data_s[29]\, FD|REG_P4|data_s[29], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[24]~8\, FD|mux_Ula_Memoria|saida[24]~8, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[58]~feeder\, FD|BR|bancoReg_rtl_0_bypass[58]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[58]\, FD|BR|bancoReg_rtl_0_bypass[58], mips, 1
instance = comp, \FD|BR|saidaA[23]~18\, FD|BR|saidaA[23]~18, mips, 1
instance = comp, \FD|BR|saidaA[23]~19\, FD|BR|saidaA[23]~19, mips, 1
instance = comp, \FD|REG_P2|data_s[97]\, FD|REG_P2|data_s[97], mips, 1
instance = comp, \FD|ULA|Mux8~0\, FD|ULA|Mux8~0, mips, 1
instance = comp, \FD|ULA|Mux8~1\, FD|ULA|Mux8~1, mips, 1
instance = comp, \FD|ULA|Mux8~2\, FD|ULA|Mux8~2, mips, 1
instance = comp, \FD|REG_P3|data_s[60]\, FD|REG_P3|data_s[60], mips, 1
instance = comp, \FD|REG_P4|data_s[28]\, FD|REG_P4|data_s[28], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[23]~9\, FD|mux_Ula_Memoria|saida[23]~9, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[56]~feeder\, FD|BR|bancoReg_rtl_0_bypass[56]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[56]\, FD|BR|bancoReg_rtl_0_bypass[56], mips, 1
instance = comp, \FD|BR|saidaA[22]~20\, FD|BR|saidaA[22]~20, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[55]\, FD|BR|bancoReg_rtl_0_bypass[55], mips, 1
instance = comp, \FD|BR|saidaA[22]~21\, FD|BR|saidaA[22]~21, mips, 1
instance = comp, \FD|REG_P2|data_s[96]\, FD|REG_P2|data_s[96], mips, 1
instance = comp, \FD|ULA|Mux9~0\, FD|ULA|Mux9~0, mips, 1
instance = comp, \FD|ULA|Mux9~1\, FD|ULA|Mux9~1, mips, 1
instance = comp, \FD|ULA|Mux9~2\, FD|ULA|Mux9~2, mips, 1
instance = comp, \FD|REG_P3|data_s[59]\, FD|REG_P3|data_s[59], mips, 1
instance = comp, \FD|REG_P4|data_s[27]\, FD|REG_P4|data_s[27], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[22]~10\, FD|mux_Ula_Memoria|saida[22]~10, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[53]\, FD|BR|bancoReg_rtl_0_bypass[53], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[54]~feeder\, FD|BR|bancoReg_rtl_0_bypass[54]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[54]\, FD|BR|bancoReg_rtl_0_bypass[54], mips, 1
instance = comp, \FD|BR|saidaA[21]~22\, FD|BR|saidaA[21]~22, mips, 1
instance = comp, \FD|BR|saidaA[21]~23\, FD|BR|saidaA[21]~23, mips, 1
instance = comp, \FD|REG_P2|data_s[95]\, FD|REG_P2|data_s[95], mips, 1
instance = comp, \FD|ULA|Mux10~0\, FD|ULA|Mux10~0, mips, 1
instance = comp, \FD|ULA|Mux10~1\, FD|ULA|Mux10~1, mips, 1
instance = comp, \FD|ULA|Mux10~2\, FD|ULA|Mux10~2, mips, 1
instance = comp, \FD|REG_P3|data_s[58]\, FD|REG_P3|data_s[58], mips, 1
instance = comp, \FD|REG_P4|data_s[26]\, FD|REG_P4|data_s[26], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[21]~11\, FD|mux_Ula_Memoria|saida[21]~11, mips, 1
instance = comp, \FD|BR|saidaB[20]~25\, FD|BR|saidaB[20]~25, mips, 1
instance = comp, \FD|REG_P2|data_s[62]\, FD|REG_P2|data_s[62], mips, 1
instance = comp, \FD|REG_P3|data_s[25]\, FD|REG_P3|data_s[25], mips, 1
instance = comp, \FD|ULA|Mux11~0\, FD|ULA|Mux11~0, mips, 1
instance = comp, \FD|ULA|Mux11~1\, FD|ULA|Mux11~1, mips, 1
instance = comp, \FD|ULA|Mux11~2\, FD|ULA|Mux11~2, mips, 1
instance = comp, \FD|REG_P3|data_s[57]\, FD|REG_P3|data_s[57], mips, 1
instance = comp, \FD|REG_P4|data_s[25]~feeder\, FD|REG_P4|data_s[25]~feeder, mips, 1
instance = comp, \FD|REG_P4|data_s[25]\, FD|REG_P4|data_s[25], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[20]~12\, FD|mux_Ula_Memoria|saida[20]~12, mips, 1
instance = comp, \FD|BR|saidaB[19]~27\, FD|BR|saidaB[19]~27, mips, 1
instance = comp, \FD|REG_P2|data_s[61]\, FD|REG_P2|data_s[61], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[19]~13\, FD|mux_Banco_Ula|saida[19]~13, mips, 1
instance = comp, \FD|ULA|Mux12~0\, FD|ULA|Mux12~0, mips, 1
instance = comp, \FD|ULA|Mux12~1\, FD|ULA|Mux12~1, mips, 1
instance = comp, \FD|ULA|Mux12~2\, FD|ULA|Mux12~2, mips, 1
instance = comp, \FD|REG_P3|data_s[56]\, FD|REG_P3|data_s[56], mips, 1
instance = comp, \FD|REG_P4|data_s[24]\, FD|REG_P4|data_s[24], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[19]~13\, FD|mux_Ula_Memoria|saida[19]~13, mips, 1
instance = comp, \FD|BR|saidaB[4]~57\, FD|BR|saidaB[4]~57, mips, 1
instance = comp, \FD|REG_P2|data_s[46]\, FD|REG_P2|data_s[46], mips, 1
instance = comp, \FD|REG_P3|data_s[9]\, FD|REG_P3|data_s[9], mips, 1
instance = comp, \FD|REG_P3|data_s[10]~feeder\, FD|REG_P3|data_s[10]~feeder, mips, 1
instance = comp, \FD|REG_P3|data_s[10]\, FD|REG_P3|data_s[10], mips, 1
instance = comp, \FD|REG_P3|data_s[11]~feeder\, FD|REG_P3|data_s[11]~feeder, mips, 1
instance = comp, \FD|REG_P3|data_s[11]\, FD|REG_P3|data_s[11], mips, 1
instance = comp, \FD|REG_P3|data_s[12]~feeder\, FD|REG_P3|data_s[12]~feeder, mips, 1
instance = comp, \FD|REG_P3|data_s[12]\, FD|REG_P3|data_s[12], mips, 1
instance = comp, \FD|REG_P3|data_s[13]~feeder\, FD|REG_P3|data_s[13]~feeder, mips, 1
instance = comp, \FD|REG_P3|data_s[13]\, FD|REG_P3|data_s[13], mips, 1
instance = comp, \FD|REG_P3|data_s[14]~feeder\, FD|REG_P3|data_s[14]~feeder, mips, 1
instance = comp, \FD|REG_P3|data_s[14]\, FD|REG_P3|data_s[14], mips, 1
instance = comp, \FD|REG_P3|data_s[15]~feeder\, FD|REG_P3|data_s[15]~feeder, mips, 1
instance = comp, \FD|REG_P3|data_s[15]\, FD|REG_P3|data_s[15], mips, 1
instance = comp, \FD|REG_P3|data_s[16]~feeder\, FD|REG_P3|data_s[16]~feeder, mips, 1
instance = comp, \FD|REG_P3|data_s[16]\, FD|REG_P3|data_s[16], mips, 1
instance = comp, \FD|REG_P3|data_s[17]~feeder\, FD|REG_P3|data_s[17]~feeder, mips, 1
instance = comp, \FD|REG_P3|data_s[17]\, FD|REG_P3|data_s[17], mips, 1
instance = comp, \FD|REG_P3|data_s[18]\, FD|REG_P3|data_s[18], mips, 1
instance = comp, \FD|REG_P3|data_s[19]~feeder\, FD|REG_P3|data_s[19]~feeder, mips, 1
instance = comp, \FD|REG_P3|data_s[19]\, FD|REG_P3|data_s[19], mips, 1
instance = comp, \FD|REG_P3|data_s[20]\, FD|REG_P3|data_s[20], mips, 1
instance = comp, \FD|REG_P3|data_s[21]\, FD|REG_P3|data_s[21], mips, 1
instance = comp, \FD|REG_P3|data_s[22]~feeder\, FD|REG_P3|data_s[22]~feeder, mips, 1
instance = comp, \FD|REG_P3|data_s[22]\, FD|REG_P3|data_s[22], mips, 1
instance = comp, \FD|REG_P3|data_s[23]~feeder\, FD|REG_P3|data_s[23]~feeder, mips, 1
instance = comp, \FD|REG_P3|data_s[23]\, FD|REG_P3|data_s[23], mips, 1
instance = comp, \FD|RAM|ram_rtl_0|auto_generated|ram_block1a1\, FD|RAM|ram_rtl_0|auto_generated|ram_block1a1, mips, 1
instance = comp, \FD|ULA|Mux13~0\, FD|ULA|Mux13~0, mips, 1
instance = comp, \FD|ULA|Mux13~1\, FD|ULA|Mux13~1, mips, 1
instance = comp, \FD|ULA|Mux13~2\, FD|ULA|Mux13~2, mips, 1
instance = comp, \FD|REG_P3|data_s[55]\, FD|REG_P3|data_s[55], mips, 1
instance = comp, \FD|REG_P4|data_s[23]~feeder\, FD|REG_P4|data_s[23]~feeder, mips, 1
instance = comp, \FD|REG_P4|data_s[23]\, FD|REG_P4|data_s[23], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[18]~14\, FD|mux_Ula_Memoria|saida[18]~14, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[46]~feeder\, FD|BR|bancoReg_rtl_0_bypass[46]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[46]\, FD|BR|bancoReg_rtl_0_bypass[46], mips, 1
instance = comp, \FD|BR|saidaA[17]~30\, FD|BR|saidaA[17]~30, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[45]\, FD|BR|bancoReg_rtl_0_bypass[45], mips, 1
instance = comp, \FD|BR|saidaA[17]~31\, FD|BR|saidaA[17]~31, mips, 1
instance = comp, \FD|REG_P2|data_s[91]\, FD|REG_P2|data_s[91], mips, 1
instance = comp, \FD|ULA|Mux14~0\, FD|ULA|Mux14~0, mips, 1
instance = comp, \FD|ULA|Mux14~1\, FD|ULA|Mux14~1, mips, 1
instance = comp, \FD|ULA|Mux14~2\, FD|ULA|Mux14~2, mips, 1
instance = comp, \FD|REG_P3|data_s[54]\, FD|REG_P3|data_s[54], mips, 1
instance = comp, \FD|REG_P4|data_s[22]~feeder\, FD|REG_P4|data_s[22]~feeder, mips, 1
instance = comp, \FD|REG_P4|data_s[22]\, FD|REG_P4|data_s[22], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[17]~15\, FD|mux_Ula_Memoria|saida[17]~15, mips, 1
instance = comp, \FD|BR|saidaB[3]~59\, FD|BR|saidaB[3]~59, mips, 1
instance = comp, \FD|REG_P2|data_s[45]\, FD|REG_P2|data_s[45], mips, 1
instance = comp, \FD|REG_P3|data_s[8]\, FD|REG_P3|data_s[8], mips, 1
instance = comp, \FD|ULA|Mux15~0\, FD|ULA|Mux15~0, mips, 1
instance = comp, \FD|ULA|Mux15~1\, FD|ULA|Mux15~1, mips, 1
instance = comp, \FD|ULA|Mux15~2\, FD|ULA|Mux15~2, mips, 1
instance = comp, \FD|REG_P3|data_s[53]\, FD|REG_P3|data_s[53], mips, 1
instance = comp, \FD|REG_P4|data_s[21]~feeder\, FD|REG_P4|data_s[21]~feeder, mips, 1
instance = comp, \FD|REG_P4|data_s[21]\, FD|REG_P4|data_s[21], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[16]~16\, FD|mux_Ula_Memoria|saida[16]~16, mips, 1
instance = comp, \FD|BR|saidaA[15]~35\, FD|BR|saidaA[15]~35, mips, 1
instance = comp, \FD|REG_P2|data_s[89]\, FD|REG_P2|data_s[89], mips, 1
instance = comp, \FD|ULA|Mux16~0\, FD|ULA|Mux16~0, mips, 1
instance = comp, \FD|ULA|Mux16~1\, FD|ULA|Mux16~1, mips, 1
instance = comp, \FD|ULA|Mux16~2\, FD|ULA|Mux16~2, mips, 1
instance = comp, \FD|REG_P3|data_s[52]\, FD|REG_P3|data_s[52], mips, 1
instance = comp, \FD|REG_P4|data_s[20]\, FD|REG_P4|data_s[20], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[15]~17\, FD|mux_Ula_Memoria|saida[15]~17, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[39]~feeder\, FD|BR|bancoReg_rtl_1_bypass[39]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[39]\, FD|BR|bancoReg_rtl_1_bypass[39], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[40]~feeder\, FD|BR|bancoReg_rtl_1_bypass[40]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[40]\, FD|BR|bancoReg_rtl_1_bypass[40], mips, 1
instance = comp, \FD|BR|saidaB[14]~36\, FD|BR|saidaB[14]~36, mips, 1
instance = comp, \FD|BR|saidaB[14]~37\, FD|BR|saidaB[14]~37, mips, 1
instance = comp, \FD|REG_P2|data_s[56]\, FD|REG_P2|data_s[56], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[14]~18\, FD|mux_Banco_Ula|saida[14]~18, mips, 1
instance = comp, \FD|ULA|Mux17~0\, FD|ULA|Mux17~0, mips, 1
instance = comp, \FD|ULA|Mux17~1\, FD|ULA|Mux17~1, mips, 1
instance = comp, \FD|ULA|Mux17~2\, FD|ULA|Mux17~2, mips, 1
instance = comp, \FD|REG_P3|data_s[51]\, FD|REG_P3|data_s[51], mips, 1
instance = comp, \FD|REG_P4|data_s[19]\, FD|REG_P4|data_s[19], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[14]~18\, FD|mux_Ula_Memoria|saida[14]~18, mips, 1
instance = comp, \FD|BR|saidaB[13]~39\, FD|BR|saidaB[13]~39, mips, 1
instance = comp, \FD|REG_P2|data_s[55]\, FD|REG_P2|data_s[55], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[13]~19\, FD|mux_Banco_Ula|saida[13]~19, mips, 1
instance = comp, \FD|ULA|Mux18~0\, FD|ULA|Mux18~0, mips, 1
instance = comp, \FD|ULA|Mux18~1\, FD|ULA|Mux18~1, mips, 1
instance = comp, \FD|ULA|Mux18~2\, FD|ULA|Mux18~2, mips, 1
instance = comp, \FD|REG_P3|data_s[50]\, FD|REG_P3|data_s[50], mips, 1
instance = comp, \FD|REG_P4|data_s[18]\, FD|REG_P4|data_s[18], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[13]~19\, FD|mux_Ula_Memoria|saida[13]~19, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[36]~feeder\, FD|BR|bancoReg_rtl_0_bypass[36]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[36]\, FD|BR|bancoReg_rtl_0_bypass[36], mips, 1
instance = comp, \FD|BR|saidaA[12]~40\, FD|BR|saidaA[12]~40, mips, 1
instance = comp, \FD|BR|saidaA[12]~41\, FD|BR|saidaA[12]~41, mips, 1
instance = comp, \FD|REG_P2|data_s[86]\, FD|REG_P2|data_s[86], mips, 1
instance = comp, \FD|ULA|Mux19~0\, FD|ULA|Mux19~0, mips, 1
instance = comp, \FD|ULA|Mux19~1\, FD|ULA|Mux19~1, mips, 1
instance = comp, \FD|ULA|Mux19~2\, FD|ULA|Mux19~2, mips, 1
instance = comp, \FD|REG_P3|data_s[49]\, FD|REG_P3|data_s[49], mips, 1
instance = comp, \FD|REG_P4|data_s[17]~feeder\, FD|REG_P4|data_s[17]~feeder, mips, 1
instance = comp, \FD|REG_P4|data_s[17]\, FD|REG_P4|data_s[17], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[12]~20\, FD|mux_Ula_Memoria|saida[12]~20, mips, 1
instance = comp, \FD|BR|saidaB[1]~63\, FD|BR|saidaB[1]~63, mips, 1
instance = comp, \FD|REG_P2|data_s[43]\, FD|REG_P2|data_s[43], mips, 1
instance = comp, \FD|REG_P3|data_s[6]~feeder\, FD|REG_P3|data_s[6]~feeder, mips, 1
instance = comp, \FD|REG_P3|data_s[6]\, FD|REG_P3|data_s[6], mips, 1
instance = comp, \FD|ULA|Mux20~0\, FD|ULA|Mux20~0, mips, 1
instance = comp, \FD|ULA|Mux20~1\, FD|ULA|Mux20~1, mips, 1
instance = comp, \FD|ULA|Mux20~2\, FD|ULA|Mux20~2, mips, 1
instance = comp, \FD|REG_P3|data_s[48]\, FD|REG_P3|data_s[48], mips, 1
instance = comp, \FD|REG_P4|data_s[16]~feeder\, FD|REG_P4|data_s[16]~feeder, mips, 1
instance = comp, \FD|REG_P4|data_s[16]\, FD|REG_P4|data_s[16], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[11]~21\, FD|mux_Ula_Memoria|saida[11]~21, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[32]~feeder\, FD|BR|bancoReg_rtl_1_bypass[32]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[32]\, FD|BR|bancoReg_rtl_1_bypass[32], mips, 1
instance = comp, \FD|BR|saidaB[10]~44\, FD|BR|saidaB[10]~44, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[31]\, FD|BR|bancoReg_rtl_1_bypass[31], mips, 1
instance = comp, \FD|BR|saidaB[10]~45\, FD|BR|saidaB[10]~45, mips, 1
instance = comp, \FD|REG_P2|data_s[52]\, FD|REG_P2|data_s[52], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[10]~22\, FD|mux_Banco_Ula|saida[10]~22, mips, 1
instance = comp, \FD|ULA|Mux21~2\, FD|ULA|Mux21~2, mips, 1
instance = comp, \FD|ULA|Mux21~3\, FD|ULA|Mux21~3, mips, 1
instance = comp, \FD|ULA|Mux21~4\, FD|ULA|Mux21~4, mips, 1
instance = comp, \FD|REG_P3|data_s[47]\, FD|REG_P3|data_s[47], mips, 1
instance = comp, \FD|REG_P4|data_s[15]\, FD|REG_P4|data_s[15], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[10]~22\, FD|mux_Ula_Memoria|saida[10]~22, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[29]\, FD|BR|bancoReg_rtl_1_bypass[29], mips, 1
instance = comp, \FD|BR|saidaB[9]~47\, FD|BR|saidaB[9]~47, mips, 1
instance = comp, \FD|REG_P2|data_s[51]\, FD|REG_P2|data_s[51], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[9]~23\, FD|mux_Banco_Ula|saida[9]~23, mips, 1
instance = comp, \FD|ULA|Mux22~0\, FD|ULA|Mux22~0, mips, 1
instance = comp, \FD|ULA|Mux22~1\, FD|ULA|Mux22~1, mips, 1
instance = comp, \FD|ULA|Mux22~2\, FD|ULA|Mux22~2, mips, 1
instance = comp, \FD|REG_P3|data_s[46]\, FD|REG_P3|data_s[46], mips, 1
instance = comp, \FD|REG_P4|data_s[14]\, FD|REG_P4|data_s[14], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[9]~23\, FD|mux_Ula_Memoria|saida[9]~23, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[27]~feeder\, FD|BR|bancoReg_rtl_0_bypass[27]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[27]\, FD|BR|bancoReg_rtl_0_bypass[27], mips, 1
instance = comp, \FD|BR|saidaA[8]~49\, FD|BR|saidaA[8]~49, mips, 1
instance = comp, \FD|REG_P2|data_s[82]\, FD|REG_P2|data_s[82], mips, 1
instance = comp, \FD|ULA|Mux23~0\, FD|ULA|Mux23~0, mips, 1
instance = comp, \FD|ULA|Mux23~1\, FD|ULA|Mux23~1, mips, 1
instance = comp, \FD|ULA|Mux23~2\, FD|ULA|Mux23~2, mips, 1
instance = comp, \FD|REG_P3|data_s[45]\, FD|REG_P3|data_s[45], mips, 1
instance = comp, \FD|REG_P4|data_s[13]~feeder\, FD|REG_P4|data_s[13]~feeder, mips, 1
instance = comp, \FD|REG_P4|data_s[13]\, FD|REG_P4|data_s[13], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[8]~24\, FD|mux_Ula_Memoria|saida[8]~24, mips, 1
instance = comp, \FD|BR|saidaA[7]~51\, FD|BR|saidaA[7]~51, mips, 1
instance = comp, \FD|REG_P2|data_s[81]\, FD|REG_P2|data_s[81], mips, 1
instance = comp, \FD|ULA|Mux24~0\, FD|ULA|Mux24~0, mips, 1
instance = comp, \FD|ULA|Mux24~1\, FD|ULA|Mux24~1, mips, 1
instance = comp, \FD|ULA|Mux24~2\, FD|ULA|Mux24~2, mips, 1
instance = comp, \FD|REG_P3|data_s[44]\, FD|REG_P3|data_s[44], mips, 1
instance = comp, \FD|REG_P4|data_s[12]\, FD|REG_P4|data_s[12], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[7]~25\, FD|mux_Ula_Memoria|saida[7]~25, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[23]\, FD|BR|bancoReg_rtl_0_bypass[23], mips, 1
instance = comp, \FD|BR|saidaA[6]~53\, FD|BR|saidaA[6]~53, mips, 1
instance = comp, \FD|REG_P2|data_s[80]\, FD|REG_P2|data_s[80], mips, 1
instance = comp, \FD|ULA|Mux25~0\, FD|ULA|Mux25~0, mips, 1
instance = comp, \FD|ULA|Mux25~1\, FD|ULA|Mux25~1, mips, 1
instance = comp, \FD|ULA|Mux25~2\, FD|ULA|Mux25~2, mips, 1
instance = comp, \FD|REG_P3|data_s[43]\, FD|REG_P3|data_s[43], mips, 1
instance = comp, \FD|REG_P4|data_s[11]\, FD|REG_P4|data_s[11], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[6]~26\, FD|mux_Ula_Memoria|saida[6]~26, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[22]~feeder\, FD|BR|bancoReg_rtl_0_bypass[22]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[22]\, FD|BR|bancoReg_rtl_0_bypass[22], mips, 1
instance = comp, \FD|BR|saidaA[5]~54\, FD|BR|saidaA[5]~54, mips, 1
instance = comp, \FD|BR|saidaA[5]~55\, FD|BR|saidaA[5]~55, mips, 1
instance = comp, \FD|REG_P2|data_s[79]\, FD|REG_P2|data_s[79], mips, 1
instance = comp, \FD|ULA|Mux26~0\, FD|ULA|Mux26~0, mips, 1
instance = comp, \FD|ULA|Mux26~1\, FD|ULA|Mux26~1, mips, 1
instance = comp, \FD|ULA|Mux26~2\, FD|ULA|Mux26~2, mips, 1
instance = comp, \FD|REG_P3|data_s[42]\, FD|REG_P3|data_s[42], mips, 1
instance = comp, \FD|REG_P4|data_s[10]~feeder\, FD|REG_P4|data_s[10]~feeder, mips, 1
instance = comp, \FD|REG_P4|data_s[10]\, FD|REG_P4|data_s[10], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[5]~27\, FD|mux_Ula_Memoria|saida[5]~27, mips, 1
instance = comp, \FD|BR|saidaA[4]~57\, FD|BR|saidaA[4]~57, mips, 1
instance = comp, \FD|REG_P2|data_s[78]\, FD|REG_P2|data_s[78], mips, 1
instance = comp, \FD|ULA|Mux27~0\, FD|ULA|Mux27~0, mips, 1
instance = comp, \FD|ULA|Mux27~1\, FD|ULA|Mux27~1, mips, 1
instance = comp, \FD|ULA|Mux27~2\, FD|ULA|Mux27~2, mips, 1
instance = comp, \FD|REG_P3|data_s[41]\, FD|REG_P3|data_s[41], mips, 1
instance = comp, \FD|REG_P4|data_s[9]~feeder\, FD|REG_P4|data_s[9]~feeder, mips, 1
instance = comp, \FD|REG_P4|data_s[9]\, FD|REG_P4|data_s[9], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[4]~28\, FD|mux_Ula_Memoria|saida[4]~28, mips, 1
instance = comp, \FD|BR|saidaA[3]~59\, FD|BR|saidaA[3]~59, mips, 1
instance = comp, \FD|REG_P2|data_s[77]\, FD|REG_P2|data_s[77], mips, 1
instance = comp, \FD|ULA|Mux28~0\, FD|ULA|Mux28~0, mips, 1
instance = comp, \FD|ULA|Mux28~1\, FD|ULA|Mux28~1, mips, 1
instance = comp, \FD|ULA|Mux28~2\, FD|ULA|Mux28~2, mips, 1
instance = comp, \FD|REG_P3|data_s[40]\, FD|REG_P3|data_s[40], mips, 1
instance = comp, \FD|REG_P4|data_s[8]\, FD|REG_P4|data_s[8], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[3]~29\, FD|mux_Ula_Memoria|saida[3]~29, mips, 1
instance = comp, \FD|BR|saidaB[2]~61\, FD|BR|saidaB[2]~61, mips, 1
instance = comp, \FD|REG_P2|data_s[44]\, FD|REG_P2|data_s[44], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[2]~30\, FD|mux_Banco_Ula|saida[2]~30, mips, 1
instance = comp, \FD|ULA|Mux29~0\, FD|ULA|Mux29~0, mips, 1
instance = comp, \FD|ULA|Mux29~1\, FD|ULA|Mux29~1, mips, 1
instance = comp, \FD|ULA|Mux29~2\, FD|ULA|Mux29~2, mips, 1
instance = comp, \FD|REG_P3|data_s[39]\, FD|REG_P3|data_s[39], mips, 1
instance = comp, \FD|REG_P4|data_s[7]~feeder\, FD|REG_P4|data_s[7]~feeder, mips, 1
instance = comp, \FD|REG_P4|data_s[7]\, FD|REG_P4|data_s[7], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[2]~30\, FD|mux_Ula_Memoria|saida[2]~30, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[14]~feeder\, FD|BR|bancoReg_rtl_0_bypass[14]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[14]\, FD|BR|bancoReg_rtl_0_bypass[14], mips, 1
instance = comp, \FD|BR|saidaA[1]~62\, FD|BR|saidaA[1]~62, mips, 1
instance = comp, \FD|BR|saidaA[1]~63\, FD|BR|saidaA[1]~63, mips, 1
instance = comp, \FD|REG_P2|data_s[75]\, FD|REG_P2|data_s[75], mips, 1
instance = comp, \FD|ULA|Mux30~0\, FD|ULA|Mux30~0, mips, 1
instance = comp, \FD|ULA|Mux30~1\, FD|ULA|Mux30~1, mips, 1
instance = comp, \FD|ULA|Mux30~2\, FD|ULA|Mux30~2, mips, 1
instance = comp, \FD|REG_P3|data_s[38]\, FD|REG_P3|data_s[38], mips, 1
instance = comp, \FD|REG_P4|data_s[6]~feeder\, FD|REG_P4|data_s[6]~feeder, mips, 1
instance = comp, \FD|REG_P4|data_s[6]\, FD|REG_P4|data_s[6], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[1]~31\, FD|mux_Ula_Memoria|saida[1]~31, mips, 1
instance = comp, \FD|BR|saidaB[0]~1\, FD|BR|saidaB[0]~1, mips, 1
instance = comp, \FD|REG_P2|data_s[42]\, FD|REG_P2|data_s[42], mips, 1
instance = comp, \FD|REG_P3|data_s[5]\, FD|REG_P3|data_s[5], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[0]~0\, FD|mux_Ula_Memoria|saida[0]~0, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[70]~feeder\, FD|BR|bancoReg_rtl_1_bypass[70]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[70]\, FD|BR|bancoReg_rtl_1_bypass[70], mips, 1
instance = comp, \FD|BR|saidaB[29]~6\, FD|BR|saidaB[29]~6, mips, 1
instance = comp, \FD|BR|saidaB[29]~7\, FD|BR|saidaB[29]~7, mips, 1
instance = comp, \FD|REG_P2|data_s[71]\, FD|REG_P2|data_s[71], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[29]~3\, FD|mux_Banco_Ula|saida[29]~3, mips, 1
instance = comp, \FD|ULA|Mux2~0\, FD|ULA|Mux2~0, mips, 1
instance = comp, \FD|ULA|Mux2~1\, FD|ULA|Mux2~1, mips, 1
instance = comp, \FD|ULA|Mux2~2\, FD|ULA|Mux2~2, mips, 1
instance = comp, \FD|REG_P3|data_s[66]\, FD|REG_P3|data_s[66], mips, 1
instance = comp, \FD|REG_P4|data_s[34]~feeder\, FD|REG_P4|data_s[34]~feeder, mips, 1
instance = comp, \FD|REG_P4|data_s[34]\, FD|REG_P4|data_s[34], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[29]~3\, FD|mux_Ula_Memoria|saida[29]~3, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[69]\, FD|BR|bancoReg_rtl_0_bypass[69], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[70]~feeder\, FD|BR|bancoReg_rtl_0_bypass[70]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[70]\, FD|BR|bancoReg_rtl_0_bypass[70], mips, 1
instance = comp, \FD|BR|saidaA[29]~6\, FD|BR|saidaA[29]~6, mips, 1
instance = comp, \FD|BR|saidaA[29]~7\, FD|BR|saidaA[29]~7, mips, 1
instance = comp, \FD|REG_P2|data_s[103]\, FD|REG_P2|data_s[103], mips, 1
instance = comp, \FD|ULA|Equal0~0\, FD|ULA|Equal0~0, mips, 1
instance = comp, \FD|ULA|Equal0~1\, FD|ULA|Equal0~1, mips, 1
instance = comp, \FD|ULA|Equal0~5\, FD|ULA|Equal0~5, mips, 1
instance = comp, \FD|ULA|Equal0~3\, FD|ULA|Equal0~3, mips, 1
instance = comp, \FD|ULA|Equal0~2\, FD|ULA|Equal0~2, mips, 1
instance = comp, \FD|ULA|Equal0~4\, FD|ULA|Equal0~4, mips, 1
instance = comp, \FD|ULA|Equal0~6\, FD|ULA|Equal0~6, mips, 1
instance = comp, \FD|ULA|Equal0~7\, FD|ULA|Equal0~7, mips, 1
instance = comp, \FD|ULA|Equal0~8\, FD|ULA|Equal0~8, mips, 1
instance = comp, \FD|ULA|Equal0~9\, FD|ULA|Equal0~9, mips, 1
instance = comp, \FD|ULA|Equal0~10\, FD|ULA|Equal0~10, mips, 1
instance = comp, \FD|REG_P3|data_s[69]\, FD|REG_P3|data_s[69], mips, 1
instance = comp, \FD|REG_P3|data_s[72]\, FD|REG_P3|data_s[72], mips, 1
instance = comp, \FD|mux_jump|saida[2]~58\, FD|mux_jump|saida[2]~58, mips, 1
instance = comp, \FD|PC|data_s[2]~feeder\, FD|PC|data_s[2]~feeder, mips, 1
instance = comp, \FD|PC|data_s[2]\, FD|PC|data_s[2], mips, 1
instance = comp, \FD|ROM|memROM~23\, FD|ROM|memROM~23, mips, 1
instance = comp, \FD|ROM|memROM~24\, FD|ROM|memROM~24, mips, 1
instance = comp, \UC|pontosDeControle[1]~2\, UC|pontosDeControle[1]~2, mips, 1
instance = comp, \FD|REG_P2|data_s[145]\, FD|REG_P2|data_s[145], mips, 1
instance = comp, \FD|REG_P3|data_s[104]~feeder\, FD|REG_P3|data_s[104]~feeder, mips, 1
instance = comp, \FD|REG_P3|data_s[104]\, FD|REG_P3|data_s[104], mips, 1
instance = comp, \FD|REG_P3|data_s[76]\, FD|REG_P3|data_s[76], mips, 1
instance = comp, \FD|mux_jump|saida[6]~56\, FD|mux_jump|saida[6]~56, mips, 1
instance = comp, \FD|PC|data_s[6]~feeder\, FD|PC|data_s[6]~feeder, mips, 1
instance = comp, \FD|PC|data_s[6]\, FD|PC|data_s[6], mips, 1
instance = comp, \FD|ROM|memROM~14\, FD|ROM|memROM~14, mips, 1
instance = comp, \FD|ROM|memROM~21\, FD|ROM|memROM~21, mips, 1
instance = comp, \FD|REG_P1|data_s[4]\, FD|REG_P1|data_s[4], mips, 1
instance = comp, \FD|REG_P2|data_s[41]\, FD|REG_P2|data_s[41], mips, 1
instance = comp, \FD|REG_P3|data_s[73]\, FD|REG_P3|data_s[73], mips, 1
instance = comp, \FD|Somador|saida[3]~2\, FD|Somador|saida[3]~2, mips, 1
instance = comp, \FD|mux_jump|saida[3]~59\, FD|mux_jump|saida[3]~59, mips, 1
instance = comp, \FD|PC|data_s[3]~feeder\, FD|PC|data_s[3]~feeder, mips, 1
instance = comp, \FD|PC|data_s[3]\, FD|PC|data_s[3], mips, 1
instance = comp, \FD|ROM|memROM~18\, FD|ROM|memROM~18, mips, 1
instance = comp, \FD|REG_P1|data_s[2]\, FD|REG_P1|data_s[2], mips, 1
instance = comp, \FD|REG_P2|data_s[12]\, FD|REG_P2|data_s[12], mips, 1
instance = comp, \FD|REG_P3|data_s[74]\, FD|REG_P3|data_s[74], mips, 1
instance = comp, \FD|Somador|saida[4]~4\, FD|Somador|saida[4]~4, mips, 1
instance = comp, \FD|mux_jump|saida[4]~60\, FD|mux_jump|saida[4]~60, mips, 1
instance = comp, \FD|PC|data_s[4]~feeder\, FD|PC|data_s[4]~feeder, mips, 1
instance = comp, \FD|PC|data_s[4]\, FD|PC|data_s[4], mips, 1
instance = comp, \FD|REG_P3|data_s[75]\, FD|REG_P3|data_s[75], mips, 1
instance = comp, \FD|mux_jump|saida[5]~61\, FD|mux_jump|saida[5]~61, mips, 1
instance = comp, \FD|PC|data_s[5]~feeder\, FD|PC|data_s[5]~feeder, mips, 1
instance = comp, \FD|PC|data_s[5]\, FD|PC|data_s[5], mips, 1
instance = comp, \FD|ROM|memROM~17\, FD|ROM|memROM~17, mips, 1
instance = comp, \FD|mux_Rd_Rt|saida[2]~0\, FD|mux_Rd_Rt|saida[2]~0, mips, 1
instance = comp, \FD|REG_P3|data_s[2]~feeder\, FD|REG_P3|data_s[2]~feeder, mips, 1
instance = comp, \FD|REG_P3|data_s[2]\, FD|REG_P3|data_s[2], mips, 1
instance = comp, \FD|REG_P4|data_s[2]~feeder\, FD|REG_P4|data_s[2]~feeder, mips, 1
instance = comp, \FD|REG_P4|data_s[2]\, FD|REG_P4|data_s[2], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[9]~feeder\, FD|BR|bancoReg_rtl_0_bypass[9]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[9]\, FD|BR|bancoReg_rtl_0_bypass[9], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[0]~feeder\, FD|BR|bancoReg_rtl_0_bypass[0]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[0]\, FD|BR|bancoReg_rtl_0_bypass[0], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[3]\, FD|BR|bancoReg_rtl_0_bypass[3], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[5]~feeder\, FD|BR|bancoReg_rtl_0_bypass[5]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[5]\, FD|BR|bancoReg_rtl_0_bypass[5], mips, 1
instance = comp, \FD|BR|bancoReg~39\, FD|BR|bancoReg~39, mips, 1
instance = comp, \FD|BR|saidaA[0]~0\, FD|BR|saidaA[0]~0, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[11]~feeder\, FD|BR|bancoReg_rtl_0_bypass[11]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[11]\, FD|BR|bancoReg_rtl_0_bypass[11], mips, 1
instance = comp, \FD|BR|saidaA[0]~1\, FD|BR|saidaA[0]~1, mips, 1
instance = comp, \FD|REG_P2|data_s[74]\, FD|REG_P2|data_s[74], mips, 1
instance = comp, \FD|ULA|Mux31~4\, FD|ULA|Mux31~4, mips, 1
instance = comp, \FD|ULA|Mux31~6\, FD|ULA|Mux31~6, mips, 1
instance = comp, \FD|ULA|Mux31~10\, FD|ULA|Mux31~10, mips, 1
instance = comp, \FD|ULA|Mux31~7\, FD|ULA|Mux31~7, mips, 1
instance = comp, \FD|ULA|Mux31~8\, FD|ULA|Mux31~8, mips, 1
instance = comp, \FD|ULA|Mux31~9\, FD|ULA|Mux31~9, mips, 1
instance = comp, \FD|ULA|Mux31~11\, FD|ULA|Mux31~11, mips, 1
instance = comp, \FD|REG_P3|data_s[71]~feeder\, FD|REG_P3|data_s[71]~feeder, mips, 1
instance = comp, \FD|REG_P3|data_s[71]\, FD|REG_P3|data_s[71], mips, 1
instance = comp, \FD|mux_beq|saida[1]~0\, FD|mux_beq|saida[1]~0, mips, 1
instance = comp, \FD|PC|data_s[1]\, FD|PC|data_s[1], mips, 1
instance = comp, \FD|Somador|saida[8]~12\, FD|Somador|saida[8]~12, mips, 1
instance = comp, \FD|REG_P3|data_s[78]~42\, FD|REG_P3|data_s[78]~42, mips, 1
instance = comp, \FD|REG_P3|data_s[78]\, FD|REG_P3|data_s[78], mips, 1
instance = comp, \FD|mux_jump|saida[8]~62\, FD|mux_jump|saida[8]~62, mips, 1
instance = comp, \FD|PC|data_s[8]~feeder\, FD|PC|data_s[8]~feeder, mips, 1
instance = comp, \FD|PC|data_s[8]\, FD|PC|data_s[8], mips, 1
instance = comp, \FD|REG_P3|data_s[79]~44\, FD|REG_P3|data_s[79]~44, mips, 1
instance = comp, \FD|REG_P3|data_s[79]\, FD|REG_P3|data_s[79], mips, 1
instance = comp, \FD|Somador|saida[9]~14\, FD|Somador|saida[9]~14, mips, 1
instance = comp, \FD|mux_jump|saida[9]~63\, FD|mux_jump|saida[9]~63, mips, 1
instance = comp, \FD|PC|data_s[9]~feeder\, FD|PC|data_s[9]~feeder, mips, 1
instance = comp, \FD|PC|data_s[9]\, FD|PC|data_s[9], mips, 1
instance = comp, \FD|REG_P3|data_s[80]~46\, FD|REG_P3|data_s[80]~46, mips, 1
instance = comp, \FD|REG_P3|data_s[80]\, FD|REG_P3|data_s[80], mips, 1
instance = comp, \FD|Somador|saida[10]~16\, FD|Somador|saida[10]~16, mips, 1
instance = comp, \FD|mux_jump|saida[10]~64\, FD|mux_jump|saida[10]~64, mips, 1
instance = comp, \FD|PC|data_s[10]~feeder\, FD|PC|data_s[10]~feeder, mips, 1
instance = comp, \FD|PC|data_s[10]\, FD|PC|data_s[10], mips, 1
instance = comp, \FD|REG_P3|data_s[81]~48\, FD|REG_P3|data_s[81]~48, mips, 1
instance = comp, \FD|REG_P3|data_s[81]\, FD|REG_P3|data_s[81], mips, 1
instance = comp, \FD|Somador|saida[11]~18\, FD|Somador|saida[11]~18, mips, 1
instance = comp, \FD|mux_jump|saida[11]~65\, FD|mux_jump|saida[11]~65, mips, 1
instance = comp, \FD|PC|data_s[11]~feeder\, FD|PC|data_s[11]~feeder, mips, 1
instance = comp, \FD|PC|data_s[11]\, FD|PC|data_s[11], mips, 1
instance = comp, \FD|REG_P3|data_s[82]~50\, FD|REG_P3|data_s[82]~50, mips, 1
instance = comp, \FD|REG_P3|data_s[82]\, FD|REG_P3|data_s[82], mips, 1
instance = comp, \FD|Somador|saida[12]~20\, FD|Somador|saida[12]~20, mips, 1
instance = comp, \FD|mux_jump|saida[12]~66\, FD|mux_jump|saida[12]~66, mips, 1
instance = comp, \FD|PC|data_s[12]~feeder\, FD|PC|data_s[12]~feeder, mips, 1
instance = comp, \FD|PC|data_s[12]\, FD|PC|data_s[12], mips, 1
instance = comp, \FD|REG_P3|data_s[83]~52\, FD|REG_P3|data_s[83]~52, mips, 1
instance = comp, \FD|REG_P3|data_s[83]\, FD|REG_P3|data_s[83], mips, 1
instance = comp, \FD|Somador|saida[13]~22\, FD|Somador|saida[13]~22, mips, 1
instance = comp, \FD|mux_jump|saida[13]~67\, FD|mux_jump|saida[13]~67, mips, 1
instance = comp, \FD|PC|data_s[13]~feeder\, FD|PC|data_s[13]~feeder, mips, 1
instance = comp, \FD|PC|data_s[13]\, FD|PC|data_s[13], mips, 1
instance = comp, \FD|REG_P3|data_s[84]~54\, FD|REG_P3|data_s[84]~54, mips, 1
instance = comp, \FD|REG_P3|data_s[84]\, FD|REG_P3|data_s[84], mips, 1
instance = comp, \FD|Somador|saida[14]~24\, FD|Somador|saida[14]~24, mips, 1
instance = comp, \FD|mux_jump|saida[14]~68\, FD|mux_jump|saida[14]~68, mips, 1
instance = comp, \FD|PC|data_s[14]~feeder\, FD|PC|data_s[14]~feeder, mips, 1
instance = comp, \FD|PC|data_s[14]\, FD|PC|data_s[14], mips, 1
instance = comp, \FD|REG_P3|data_s[85]~56\, FD|REG_P3|data_s[85]~56, mips, 1
instance = comp, \FD|REG_P3|data_s[85]\, FD|REG_P3|data_s[85], mips, 1
instance = comp, \FD|Somador|saida[15]~26\, FD|Somador|saida[15]~26, mips, 1
instance = comp, \FD|mux_jump|saida[15]~69\, FD|mux_jump|saida[15]~69, mips, 1
instance = comp, \FD|PC|data_s[15]~feeder\, FD|PC|data_s[15]~feeder, mips, 1
instance = comp, \FD|PC|data_s[15]\, FD|PC|data_s[15], mips, 1
instance = comp, \FD|REG_P3|data_s[86]~58\, FD|REG_P3|data_s[86]~58, mips, 1
instance = comp, \FD|REG_P3|data_s[86]\, FD|REG_P3|data_s[86], mips, 1
instance = comp, \FD|Somador|saida[16]~28\, FD|Somador|saida[16]~28, mips, 1
instance = comp, \FD|mux_jump|saida[16]~70\, FD|mux_jump|saida[16]~70, mips, 1
instance = comp, \FD|PC|data_s[16]~feeder\, FD|PC|data_s[16]~feeder, mips, 1
instance = comp, \FD|PC|data_s[16]\, FD|PC|data_s[16], mips, 1
instance = comp, \FD|REG_P3|data_s[87]~60\, FD|REG_P3|data_s[87]~60, mips, 1
instance = comp, \FD|REG_P3|data_s[87]\, FD|REG_P3|data_s[87], mips, 1
instance = comp, \FD|Somador|saida[17]~30\, FD|Somador|saida[17]~30, mips, 1
instance = comp, \FD|mux_jump|saida[17]~71\, FD|mux_jump|saida[17]~71, mips, 1
instance = comp, \FD|PC|data_s[17]~feeder\, FD|PC|data_s[17]~feeder, mips, 1
instance = comp, \FD|PC|data_s[17]\, FD|PC|data_s[17], mips, 1
instance = comp, \FD|REG_P3|data_s[88]~62\, FD|REG_P3|data_s[88]~62, mips, 1
instance = comp, \FD|REG_P3|data_s[88]\, FD|REG_P3|data_s[88], mips, 1
instance = comp, \FD|Somador|saida[18]~32\, FD|Somador|saida[18]~32, mips, 1
instance = comp, \FD|mux_jump|saida[18]~72\, FD|mux_jump|saida[18]~72, mips, 1
instance = comp, \FD|PC|data_s[18]~feeder\, FD|PC|data_s[18]~feeder, mips, 1
instance = comp, \FD|PC|data_s[18]\, FD|PC|data_s[18], mips, 1
instance = comp, \FD|Somador|saida[19]~34\, FD|Somador|saida[19]~34, mips, 1
instance = comp, \FD|REG_P3|data_s[89]~64\, FD|REG_P3|data_s[89]~64, mips, 1
instance = comp, \FD|REG_P3|data_s[89]\, FD|REG_P3|data_s[89], mips, 1
instance = comp, \FD|mux_jump|saida[19]~73\, FD|mux_jump|saida[19]~73, mips, 1
instance = comp, \FD|PC|data_s[19]~feeder\, FD|PC|data_s[19]~feeder, mips, 1
instance = comp, \FD|PC|data_s[19]\, FD|PC|data_s[19], mips, 1
instance = comp, \FD|REG_P3|data_s[90]~66\, FD|REG_P3|data_s[90]~66, mips, 1
instance = comp, \FD|REG_P3|data_s[90]\, FD|REG_P3|data_s[90], mips, 1
instance = comp, \FD|Somador|saida[20]~36\, FD|Somador|saida[20]~36, mips, 1
instance = comp, \FD|mux_jump|saida[20]~74\, FD|mux_jump|saida[20]~74, mips, 1
instance = comp, \FD|PC|data_s[20]\, FD|PC|data_s[20], mips, 1
instance = comp, \FD|REG_P3|data_s[91]~68\, FD|REG_P3|data_s[91]~68, mips, 1
instance = comp, \FD|REG_P3|data_s[91]\, FD|REG_P3|data_s[91], mips, 1
instance = comp, \FD|Somador|saida[21]~38\, FD|Somador|saida[21]~38, mips, 1
instance = comp, \FD|mux_jump|saida[21]~75\, FD|mux_jump|saida[21]~75, mips, 1
instance = comp, \FD|PC|data_s[21]~feeder\, FD|PC|data_s[21]~feeder, mips, 1
instance = comp, \FD|PC|data_s[21]\, FD|PC|data_s[21], mips, 1
instance = comp, \FD|REG_P3|data_s[92]~70\, FD|REG_P3|data_s[92]~70, mips, 1
instance = comp, \FD|REG_P3|data_s[92]\, FD|REG_P3|data_s[92], mips, 1
instance = comp, \FD|Somador|saida[22]~40\, FD|Somador|saida[22]~40, mips, 1
instance = comp, \FD|mux_jump|saida[22]~76\, FD|mux_jump|saida[22]~76, mips, 1
instance = comp, \FD|PC|data_s[22]\, FD|PC|data_s[22], mips, 1
instance = comp, \FD|REG_P3|data_s[93]~72\, FD|REG_P3|data_s[93]~72, mips, 1
instance = comp, \FD|REG_P3|data_s[93]\, FD|REG_P3|data_s[93], mips, 1
instance = comp, \FD|Somador|saida[23]~42\, FD|Somador|saida[23]~42, mips, 1
instance = comp, \FD|mux_jump|saida[23]~77\, FD|mux_jump|saida[23]~77, mips, 1
instance = comp, \FD|PC|data_s[23]~feeder\, FD|PC|data_s[23]~feeder, mips, 1
instance = comp, \FD|PC|data_s[23]\, FD|PC|data_s[23], mips, 1
instance = comp, \FD|REG_P3|data_s[94]~74\, FD|REG_P3|data_s[94]~74, mips, 1
instance = comp, \FD|REG_P3|data_s[94]\, FD|REG_P3|data_s[94], mips, 1
instance = comp, \FD|Somador|saida[24]~44\, FD|Somador|saida[24]~44, mips, 1
instance = comp, \FD|mux_jump|saida[24]~78\, FD|mux_jump|saida[24]~78, mips, 1
instance = comp, \FD|PC|data_s[24]\, FD|PC|data_s[24], mips, 1
instance = comp, \FD|Somador|saida[25]~46\, FD|Somador|saida[25]~46, mips, 1
instance = comp, \FD|REG_P3|data_s[95]~76\, FD|REG_P3|data_s[95]~76, mips, 1
instance = comp, \FD|REG_P3|data_s[95]\, FD|REG_P3|data_s[95], mips, 1
instance = comp, \FD|mux_jump|saida[25]~79\, FD|mux_jump|saida[25]~79, mips, 1
instance = comp, \FD|PC|data_s[25]\, FD|PC|data_s[25], mips, 1
instance = comp, \FD|REG_P3|data_s[96]~78\, FD|REG_P3|data_s[96]~78, mips, 1
instance = comp, \FD|REG_P3|data_s[96]\, FD|REG_P3|data_s[96], mips, 1
instance = comp, \FD|Somador|saida[26]~48\, FD|Somador|saida[26]~48, mips, 1
instance = comp, \FD|mux_jump|saida[26]~80\, FD|mux_jump|saida[26]~80, mips, 1
instance = comp, \FD|PC|data_s[26]~feeder\, FD|PC|data_s[26]~feeder, mips, 1
instance = comp, \FD|PC|data_s[26]\, FD|PC|data_s[26], mips, 1
instance = comp, \FD|REG_P3|data_s[97]~80\, FD|REG_P3|data_s[97]~80, mips, 1
instance = comp, \FD|REG_P3|data_s[97]\, FD|REG_P3|data_s[97], mips, 1
instance = comp, \FD|Somador|saida[27]~50\, FD|Somador|saida[27]~50, mips, 1
instance = comp, \FD|mux_jump|saida[27]~81\, FD|mux_jump|saida[27]~81, mips, 1
instance = comp, \FD|PC|data_s[27]\, FD|PC|data_s[27], mips, 1
instance = comp, \FD|REG_P3|data_s[98]~82\, FD|REG_P3|data_s[98]~82, mips, 1
instance = comp, \FD|REG_P3|data_s[98]\, FD|REG_P3|data_s[98], mips, 1
instance = comp, \FD|Somador|saida[28]~52\, FD|Somador|saida[28]~52, mips, 1
instance = comp, \FD|sel_mux_beq\, FD|sel_mux_beq, mips, 1
instance = comp, \FD|mux_jump|saida[28]~52\, FD|mux_jump|saida[28]~52, mips, 1
instance = comp, \FD|PC|data_s[28]\, FD|PC|data_s[28], mips, 1
instance = comp, \FD|Somador|saida[29]~54\, FD|Somador|saida[29]~54, mips, 1
instance = comp, \FD|REG_P3|data_s[99]~84\, FD|REG_P3|data_s[99]~84, mips, 1
instance = comp, \FD|REG_P3|data_s[99]\, FD|REG_P3|data_s[99], mips, 1
instance = comp, \FD|mux_jump|saida[29]~53\, FD|mux_jump|saida[29]~53, mips, 1
instance = comp, \FD|PC|data_s[29]\, FD|PC|data_s[29], mips, 1
instance = comp, \FD|REG_P3|data_s[100]~86\, FD|REG_P3|data_s[100]~86, mips, 1
instance = comp, \FD|REG_P3|data_s[100]\, FD|REG_P3|data_s[100], mips, 1
instance = comp, \FD|Somador|saida[30]~56\, FD|Somador|saida[30]~56, mips, 1
instance = comp, \FD|mux_jump|saida[30]~54\, FD|mux_jump|saida[30]~54, mips, 1
instance = comp, \FD|PC|data_s[30]\, FD|PC|data_s[30], mips, 1
instance = comp, \FD|REG_P3|data_s[101]~88\, FD|REG_P3|data_s[101]~88, mips, 1
instance = comp, \FD|REG_P3|data_s[101]\, FD|REG_P3|data_s[101], mips, 1
instance = comp, \FD|Somador|saida[31]~58\, FD|Somador|saida[31]~58, mips, 1
instance = comp, \FD|mux_jump|saida[31]~55\, FD|mux_jump|saida[31]~55, mips, 1
instance = comp, \FD|PC|data_s[31]\, FD|PC|data_s[31], mips, 1
instance = comp, \DISPLAY0|rascSaida7seg[0]~0\, DISPLAY0|rascSaida7seg[0]~0, mips, 1
instance = comp, \DISPLAY0|rascSaida7seg[1]~1\, DISPLAY0|rascSaida7seg[1]~1, mips, 1
instance = comp, \DISPLAY0|rascSaida7seg[2]~2\, DISPLAY0|rascSaida7seg[2]~2, mips, 1
instance = comp, \DISPLAY0|rascSaida7seg[3]~3\, DISPLAY0|rascSaida7seg[3]~3, mips, 1
instance = comp, \DISPLAY0|rascSaida7seg[4]~4\, DISPLAY0|rascSaida7seg[4]~4, mips, 1
instance = comp, \DISPLAY0|rascSaida7seg[5]~5\, DISPLAY0|rascSaida7seg[5]~5, mips, 1
instance = comp, \DISPLAY0|rascSaida7seg[6]~6\, DISPLAY0|rascSaida7seg[6]~6, mips, 1
instance = comp, \DISPLAY1|rascSaida7seg[0]~0\, DISPLAY1|rascSaida7seg[0]~0, mips, 1
instance = comp, \DISPLAY1|rascSaida7seg[1]~1\, DISPLAY1|rascSaida7seg[1]~1, mips, 1
instance = comp, \DISPLAY1|rascSaida7seg[2]~2\, DISPLAY1|rascSaida7seg[2]~2, mips, 1
instance = comp, \DISPLAY1|rascSaida7seg[3]~3\, DISPLAY1|rascSaida7seg[3]~3, mips, 1
instance = comp, \DISPLAY1|rascSaida7seg[4]~4\, DISPLAY1|rascSaida7seg[4]~4, mips, 1
instance = comp, \DISPLAY1|rascSaida7seg[5]~5\, DISPLAY1|rascSaida7seg[5]~5, mips, 1
instance = comp, \DISPLAY1|rascSaida7seg[6]~6\, DISPLAY1|rascSaida7seg[6]~6, mips, 1
instance = comp, \DISPLAY6|rascSaida7seg[0]~0\, DISPLAY6|rascSaida7seg[0]~0, mips, 1
instance = comp, \DISPLAY6|rascSaida7seg[1]~1\, DISPLAY6|rascSaida7seg[1]~1, mips, 1
instance = comp, \DISPLAY6|rascSaida7seg~2\, DISPLAY6|rascSaida7seg~2, mips, 1
instance = comp, \DISPLAY6|rascSaida7seg[3]~3\, DISPLAY6|rascSaida7seg[3]~3, mips, 1
instance = comp, \DISPLAY6|rascSaida7seg[4]~4\, DISPLAY6|rascSaida7seg[4]~4, mips, 1
instance = comp, \DISPLAY6|rascSaida7seg[5]~5\, DISPLAY6|rascSaida7seg[5]~5, mips, 1
instance = comp, \DISPLAY6|rascSaida7seg[6]~6\, DISPLAY6|rascSaida7seg[6]~6, mips, 1
instance = comp, \DISPLAY7|rascSaida7seg[0]~0\, DISPLAY7|rascSaida7seg[0]~0, mips, 1
instance = comp, \DISPLAY7|rascSaida7seg[1]~1\, DISPLAY7|rascSaida7seg[1]~1, mips, 1
instance = comp, \DISPLAY7|rascSaida7seg[2]~2\, DISPLAY7|rascSaida7seg[2]~2, mips, 1
instance = comp, \DISPLAY7|rascSaida7seg[3]~3\, DISPLAY7|rascSaida7seg[3]~3, mips, 1
instance = comp, \DISPLAY7|rascSaida7seg[4]~4\, DISPLAY7|rascSaida7seg[4]~4, mips, 1
instance = comp, \DISPLAY7|rascSaida7seg[5]~5\, DISPLAY7|rascSaida7seg[5]~5, mips, 1
instance = comp, \DISPLAY7|rascSaida7seg[6]~6\, DISPLAY7|rascSaida7seg[6]~6, mips, 1
instance = comp, \KEY[0]~input\, KEY[0]~input, mips, 1
instance = comp, \KEY[1]~input\, KEY[1]~input, mips, 1
instance = comp, \KEY[2]~input\, KEY[2]~input, mips, 1
instance = comp, \KEY[3]~input\, KEY[3]~input, mips, 1
