// Seed: 2487485209
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  final begin : LABEL_0
    id_3 = id_2 + ~id_2;
  end
  wire id_7;
endmodule
module module_1 (
    input tri0 id_0,
    output wand id_1,
    output wire id_2,
    input uwire id_3,
    output supply1 id_4,
    input supply0 id_5,
    output wand id_6,
    output wire id_7,
    input wand id_8,
    output uwire id_9,
    output uwire id_10,
    input supply0 id_11,
    input wire id_12,
    input tri0 id_13,
    output wand id_14,
    input wand id_15,
    output tri0 id_16,
    output tri0 id_17,
    input wor id_18,
    output supply0 id_19
    , id_22,
    input tri1 id_20
);
  wire id_23;
  wire id_24, id_25, id_26;
  module_0 modCall_1 (
      id_23,
      id_23,
      id_26,
      id_22,
      id_23,
      id_25
  );
  wire id_27;
endmodule
