// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out 
 wire temp1, temp2, temp3; 
 
 and_gate_and_gate_and_gate( 
 temp1, 
 temp2, 
 temp3, 
 a, 
 b, 
 out);

 and_gate_and_gate_and_gate( 
 temp1, 
 temp2, 
 temp3, 
 a, 
 b, 
 out);
 
 
endmodule
