#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Nov  8 23:09:44 2022
# Process ID: 13424
# Current directory: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21488 D:\schoolfiles\School\cpe 133\exp12\fibonacci_seq_gen\fibonacci_seq_gen.xpr
# Log file: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/vivado.log
# Journal file: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:38 ; elapsed = 00:00:14 . Memory (MB): peak = 1023.527 ; gain = 0.000
update_compile_order -fileset sources_1
create_project fib_seq_gen {D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen} -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1077.742 ; gain = 21.590
file mkdir D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.srcs/sources_1/new
can't create directory "D:/schoolfiles/School/cpe": file already exists
file mkdir D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.srcs/sources_1/new
can't create directory "D:/schoolfiles/School/cpe": file already exists
add_files -norecurse {{D:/schoolfiles/School/cpe 133/modules/cntr_udclr_nb_v1_05.v} {D:/schoolfiles/School/cpe 133/modules/FSM_Template v1_00.v} {D:/schoolfiles/School/cpe 133/modules/univ_sseg_v1_05.v} {D:/schoolfiles/School/cpe 133/modules/clk_2n_div_test_v1_01.v}}
import_files -force -norecurse
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
file mkdir D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.srcs/sources_1/new
can't create directory "D:/schoolfiles/School/cpe": file already exists
file mkdir {D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.srcs/sources_1/new}
close [ open {D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.srcs/sources_1/new/test.v} w ]
add_files {{D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.srcs/sources_1/new/test.v}}
import_files -fileset constrs_1 -force -norecurse {{D:/schoolfiles/School/cpe 133/Basys3_Master_v1_03.xdc}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_project fibonacci_seq_gen
current_project fib_seq_gen
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Wed Nov  9 00:04:03 2022] Launched synth_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Nov  9 00:05:19 2022] Launched synth_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Nov  9 00:06:42 2022] Launched synth_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Nov  9 00:07:28 2022] Launched synth_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Nov  9 00:08:26 2022] Launched synth_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Nov  9 00:09:34 2022] Launched synth_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.runs/synth_1/runme.log
[Wed Nov  9 00:09:34 2022] Launched impl_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 13 2020-18:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1255.676 ; gain = 4.758
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B5A835A
set_property PROGRAM.FILE {D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.runs/impl_1/test.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.runs/impl_1/test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Nov  9 00:13:06 2022] Launched synth_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.runs/synth_1/runme.log
[Wed Nov  9 00:13:06 2022] Launched impl_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.runs/impl_1/test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Nov  9 00:16:31 2022] Launched synth_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.runs/synth_1/runme.log
[Wed Nov  9 00:16:31 2022] Launched impl_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.runs/impl_1/test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Nov  9 00:19:34 2022] Launched synth_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.runs/synth_1/runme.log
[Wed Nov  9 00:19:34 2022] Launched impl_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.runs/impl_1/test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Nov  9 00:22:59 2022] Launched synth_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.runs/synth_1/runme.log
[Wed Nov  9 00:22:59 2022] Launched impl_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.runs/impl_1/test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B5A835A
close_hw_manager
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov  9 00:25:59 2022...
