-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity rocev2_top_mq_process_requests_ap_uint_64_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    mq_pointerRspFifo_dout : IN STD_LOGIC_VECTOR (47 downto 0);
    mq_pointerRspFifo_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    mq_pointerRspFifo_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    mq_pointerRspFifo_empty_n : IN STD_LOGIC;
    mq_pointerRspFifo_read : OUT STD_LOGIC;
    mq_metaRspFifo_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    mq_metaRspFifo_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    mq_metaRspFifo_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    mq_metaRspFifo_empty_n : IN STD_LOGIC;
    mq_metaRspFifo_read : OUT STD_LOGIC;
    rx_readReqAddr_pop_req_dout : IN STD_LOGIC_VECTOR (47 downto 0);
    rx_readReqAddr_pop_req_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    rx_readReqAddr_pop_req_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    rx_readReqAddr_pop_req_empty_n : IN STD_LOGIC;
    rx_readReqAddr_pop_req_read : OUT STD_LOGIC;
    mq_freeListFifo_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    mq_freeListFifo_num_data_valid : IN STD_LOGIC_VECTOR (11 downto 0);
    mq_freeListFifo_fifo_cap : IN STD_LOGIC_VECTOR (11 downto 0);
    mq_freeListFifo_empty_n : IN STD_LOGIC;
    mq_freeListFifo_read : OUT STD_LOGIC;
    tx_readReqAddr_push_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    tx_readReqAddr_push_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    tx_readReqAddr_push_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    tx_readReqAddr_push_empty_n : IN STD_LOGIC;
    tx_readReqAddr_push_read : OUT STD_LOGIC;
    mq_metaReqFifo_din : OUT STD_LOGIC_VECTOR (255 downto 0);
    mq_metaReqFifo_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    mq_metaReqFifo_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    mq_metaReqFifo_full_n : IN STD_LOGIC;
    mq_metaReqFifo_write : OUT STD_LOGIC;
    mq_pointerUpdFifo_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    mq_pointerUpdFifo_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    mq_pointerUpdFifo_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    mq_pointerUpdFifo_full_n : IN STD_LOGIC;
    mq_pointerUpdFifo_write : OUT STD_LOGIC;
    rx_readReqAddr_pop_rsp_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    rx_readReqAddr_pop_rsp_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    rx_readReqAddr_pop_rsp_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    rx_readReqAddr_pop_rsp_full_n : IN STD_LOGIC;
    rx_readReqAddr_pop_rsp_write : OUT STD_LOGIC;
    mq_releaseFifo_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    mq_releaseFifo_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    mq_releaseFifo_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    mq_releaseFifo_full_n : IN STD_LOGIC;
    mq_releaseFifo_write : OUT STD_LOGIC;
    mq_pointerReqFifo_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    mq_pointerReqFifo_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    mq_pointerReqFifo_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    mq_pointerReqFifo_full_n : IN STD_LOGIC;
    mq_pointerReqFifo_write : OUT STD_LOGIC );
end;


architecture behav of rocev2_top_mq_process_requests_ap_uint_64_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv3_0_1 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_0_2 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv48_20 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000100000";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv128_lc_19 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010000";
    constant ap_const_lv128_lc_20 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001011000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv65_10000000001010000 : STD_LOGIC_VECTOR (64 downto 0) := "10000000000000000000000000000000000000001000000010000000000000000";
    constant ap_const_lv48_0 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000000";
    constant ap_const_lv57_100000000000000 : STD_LOGIC_VECTOR (56 downto 0) := "100000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv112_0 : STD_LOGIC_VECTOR (111 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal grp_nbreadreq_fu_142_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op10_read_state1 : BOOLEAN;
    signal ap_predicate_op23_read_state1 : BOOLEAN;
    signal tmp_131_i_nbreadreq_fu_156_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op35_read_state1 : BOOLEAN;
    signal tmp_133_i_nbreadreq_fu_178_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_134_i_nbreadreq_fu_186_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_nbreadreq_fu_170_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op52_read_state1 : BOOLEAN;
    signal ap_predicate_op59_read_state1 : BOOLEAN;
    signal ap_predicate_op61_read_state1 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal rt_state_load_reg_795 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_132_i_reg_817 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_reg_827 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op113_write_state2 : BOOLEAN;
    signal tmp_i_253_reg_832 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_reg_841 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op122_write_state2 : BOOLEAN;
    signal ap_predicate_op125_write_state2 : BOOLEAN;
    signal ap_predicate_op128_write_state2 : BOOLEAN;
    signal tmp_131_i_reg_845 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_860 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op131_write_state2 : BOOLEAN;
    signal icmp_ln497_reg_864 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op132_write_state2 : BOOLEAN;
    signal ap_predicate_op136_write_state2 : BOOLEAN;
    signal tmp_133_i_reg_878 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_134_i_reg_882 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_reg_874 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op141_write_state2 : BOOLEAN;
    signal ap_predicate_op146_write_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal rt_state : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal newMetaIdx_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal insert_key_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal insert_value_V : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal popRequest_op : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ptrMeta_head_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ptrMeta_tail_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ptrMeta_valid : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal popRequest_key_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal tx_readReqAddr_push_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal mq_freeListFifo_blk_n : STD_LOGIC;
    signal mq_pointerReqFifo_blk_n : STD_LOGIC;
    signal rx_readReqAddr_pop_req_blk_n : STD_LOGIC;
    signal mq_pointerRspFifo_blk_n : STD_LOGIC;
    signal mq_metaReqFifo_blk_n : STD_LOGIC;
    signal mq_pointerUpdFifo_blk_n : STD_LOGIC;
    signal mq_metaRspFifo_blk_n : STD_LOGIC;
    signal rx_readReqAddr_pop_rsp_blk_n : STD_LOGIC;
    signal mq_releaseFifo_blk_n : STD_LOGIC;
    signal reg_473 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal newMetaIdx_V_load_reg_799 : STD_LOGIC_VECTOR (15 downto 0);
    signal insert_value_V_load_reg_811 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln476_fu_494_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln476_reg_821 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_465_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln301_fu_510_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln493_fu_524_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln493_reg_849 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_135_i_reg_854 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_fu_538_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln497_fu_554_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln500_fu_560_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln500_reg_868 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln288_1_reg_886 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln275_fu_610_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln275_reg_891 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_storemerge_i_phi_fu_250_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge_i_reg_247 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_storemerge1_i_phi_fu_261_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge1_i_reg_258 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_ptrMeta_head_V_new_0_i_reg_269 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_ptrMeta_head_V_new_0_i_reg_269 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_ptrMeta_head_V_flag_4_i_reg_278 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_ptrMeta_head_V_flag_4_i_reg_278 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_ptrMeta_valid_new_4_i_reg_294 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_ptrMeta_valid_new_4_i_reg_294 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_ptrMeta_head_V_flag_6_i_phi_fu_313_p16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_ptrMeta_head_V_flag_6_i_reg_308 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_ptrMeta_head_V_flag_6_i_reg_308 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_ptrMeta_head_V_new_6_i_phi_fu_343_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_ptrMeta_head_V_new_6_i_reg_339 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_ptrMeta_head_V_new_6_i_reg_339 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_ptrMeta_tail_V_flag_3_i_phi_fu_372_p16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_ptrMeta_tail_V_flag_3_i_reg_367 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_ptrMeta_tail_V_flag_3_i_reg_367 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_ptrMeta_tail_V_new_3_i_phi_fu_402_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_ptrMeta_tail_V_new_3_i_reg_398 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_ptrMeta_tail_V_new_3_i_reg_398 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_ptrMeta_valid_new_6_i_phi_fu_430_p16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_ptrMeta_valid_new_6_i_reg_425 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_ptrMeta_valid_new_6_i_reg_425 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln319_fu_514_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln288_fu_572_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln479_fu_653_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal zext_ln326_fu_667_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln308_fu_699_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln317_fu_730_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln327_fu_684_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln309_fu_714_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln502_fu_751_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln294_fu_756_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln276_fu_772_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_34_fu_546_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln326_cast_fu_657_p5 : STD_LOGIC_VECTOR (192 downto 0);
    signal tmp_126_i_fu_672_p5 : STD_LOGIC_VECTOR (48 downto 0);
    signal zext_ln308_cast_fu_689_p5 : STD_LOGIC_VECTOR (192 downto 0);
    signal zext_ln309_cast_fu_704_p5 : STD_LOGIC_VECTOR (48 downto 0);
    signal zext_ln317_cast_fu_719_p5 : STD_LOGIC_VECTOR (200 downto 0);
    signal tmp_144_i_fu_739_p6 : STD_LOGIC_VECTOR (49 downto 0);
    signal zext_ln276_cast_fu_765_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_408 : BOOLEAN;
    signal ap_condition_411 : BOOLEAN;
    signal ap_condition_353 : BOOLEAN;
    signal ap_condition_385 : BOOLEAN;
    signal ap_condition_512 : BOOLEAN;
    signal ap_condition_97 : BOOLEAN;
    signal ap_condition_112 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_ptrMeta_head_V_flag_4_i_reg_278_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_131_i_nbreadreq_fu_156_p3 = ap_const_lv1_1) and (rt_state = ap_const_lv3_4) and (icmp_ln497_fu_554_p2 = ap_const_lv1_1) and (tmp_fu_538_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_ptrMeta_head_V_flag_4_i_reg_278 <= ap_const_lv1_1;
            elsif ((((tmp_131_i_nbreadreq_fu_156_p3 = ap_const_lv1_1) and (rt_state = ap_const_lv3_4) and (icmp_ln497_fu_554_p2 = ap_const_lv1_0) and (tmp_fu_538_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_131_i_nbreadreq_fu_156_p3 = ap_const_lv1_1) and (rt_state = ap_const_lv3_4) and (tmp_fu_538_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter1_ptrMeta_head_V_flag_4_i_reg_278 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_ptrMeta_head_V_flag_4_i_reg_278 <= ap_phi_reg_pp0_iter0_ptrMeta_head_V_flag_4_i_reg_278;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_ptrMeta_head_V_flag_6_i_reg_308_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_nbreadreq_fu_142_p3 = ap_const_lv1_1) and (rt_state = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_ptrMeta_head_V_flag_6_i_reg_308 <= ap_const_lv1_1;
            elsif (((not((rt_state = ap_const_lv3_2)) and not((rt_state = ap_const_lv3_4)) and not((rt_state = ap_const_lv3_1)) and not((rt_state = ap_const_lv3_3)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((rt_state = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_131_i_nbreadreq_fu_156_p3 = ap_const_lv1_0) and (rt_state = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((grp_nbreadreq_fu_142_p3 = ap_const_lv1_0) and (rt_state = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((grp_nbreadreq_fu_142_p3 = ap_const_lv1_0) and (rt_state = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter1_ptrMeta_head_V_flag_6_i_reg_308 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_ptrMeta_head_V_flag_6_i_reg_308 <= ap_phi_reg_pp0_iter0_ptrMeta_head_V_flag_6_i_reg_308;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_ptrMeta_head_V_new_0_i_reg_269_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_353)) then
                if ((ap_const_boolean_1 = ap_condition_411)) then 
                    ap_phi_reg_pp0_iter1_ptrMeta_head_V_new_0_i_reg_269 <= newMetaIdx_V;
                elsif ((ap_const_boolean_1 = ap_condition_408)) then 
                    ap_phi_reg_pp0_iter1_ptrMeta_head_V_new_0_i_reg_269 <= trunc_ln301_fu_510_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_ptrMeta_head_V_new_0_i_reg_269 <= ap_phi_reg_pp0_iter0_ptrMeta_head_V_new_0_i_reg_269;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_ptrMeta_head_V_new_6_i_reg_339_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_353)) then
                if (((grp_nbreadreq_fu_142_p3 = ap_const_lv1_1) and (rt_state = ap_const_lv3_3))) then 
                    ap_phi_reg_pp0_iter1_ptrMeta_head_V_new_6_i_reg_339 <= trunc_ln476_fu_494_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_ptrMeta_head_V_new_6_i_reg_339 <= ap_phi_reg_pp0_iter0_ptrMeta_head_V_new_6_i_reg_339;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_ptrMeta_tail_V_flag_3_i_reg_367_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_nbreadreq_fu_142_p3 = ap_const_lv1_1) and (rt_state = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_ptrMeta_tail_V_flag_3_i_reg_367 <= ap_const_lv1_1;
            elsif (((not((rt_state = ap_const_lv3_2)) and not((rt_state = ap_const_lv3_4)) and not((rt_state = ap_const_lv3_1)) and not((rt_state = ap_const_lv3_3)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((rt_state = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_131_i_nbreadreq_fu_156_p3 = ap_const_lv1_0) and (rt_state = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((grp_nbreadreq_fu_142_p3 = ap_const_lv1_0) and (rt_state = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((grp_nbreadreq_fu_142_p3 = ap_const_lv1_0) and (rt_state = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter1_ptrMeta_tail_V_flag_3_i_reg_367 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_ptrMeta_tail_V_flag_3_i_reg_367 <= ap_phi_reg_pp0_iter0_ptrMeta_tail_V_flag_3_i_reg_367;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_ptrMeta_tail_V_new_3_i_reg_398_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_353)) then
                if (((grp_nbreadreq_fu_142_p3 = ap_const_lv1_1) and (rt_state = ap_const_lv3_3))) then 
                    ap_phi_reg_pp0_iter1_ptrMeta_tail_V_new_3_i_reg_398 <= mq_pointerRspFifo_dout(31 downto 16);
                elsif (((grp_nbreadreq_fu_142_p3 = ap_const_lv1_0) and (rt_state = ap_const_lv3_1))) then 
                    ap_phi_reg_pp0_iter1_ptrMeta_tail_V_new_3_i_reg_398 <= newMetaIdx_V;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_ptrMeta_tail_V_new_3_i_reg_398 <= ap_phi_reg_pp0_iter0_ptrMeta_tail_V_new_3_i_reg_398;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_ptrMeta_valid_new_4_i_reg_294_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_353)) then
                if ((ap_const_boolean_1 = ap_condition_385)) then 
                    ap_phi_reg_pp0_iter1_ptrMeta_valid_new_4_i_reg_294 <= xor_ln500_fu_560_p2;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_ptrMeta_valid_new_4_i_reg_294 <= ap_phi_reg_pp0_iter0_ptrMeta_valid_new_4_i_reg_294;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_ptrMeta_valid_new_6_i_reg_425_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_353)) then
                if (((grp_nbreadreq_fu_142_p3 = ap_const_lv1_1) and (rt_state = ap_const_lv3_3))) then 
                    ap_phi_reg_pp0_iter1_ptrMeta_valid_new_6_i_reg_425 <= mq_pointerRspFifo_dout(32 downto 32);
                elsif (((grp_nbreadreq_fu_142_p3 = ap_const_lv1_0) and (rt_state = ap_const_lv3_1))) then 
                    ap_phi_reg_pp0_iter1_ptrMeta_valid_new_6_i_reg_425 <= ap_const_lv1_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_ptrMeta_valid_new_6_i_reg_425 <= ap_phi_reg_pp0_iter0_ptrMeta_valid_new_6_i_reg_425;
                end if;
            end if; 
        end if;
    end process;

    rt_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_353)) then
                if ((ap_const_boolean_1 = ap_condition_112)) then 
                    rt_state <= ap_const_lv3_1;
                elsif ((ap_const_boolean_1 = ap_condition_97)) then 
                    rt_state <= ap_const_lv3_3;
                elsif (((tmp_131_i_nbreadreq_fu_156_p3 = ap_const_lv1_1) and (rt_state = ap_const_lv3_4))) then 
                    rt_state <= ap_const_lv3_0_2;
                elsif (((grp_nbreadreq_fu_142_p3 = ap_const_lv1_1) and (rt_state = ap_const_lv3_1))) then 
                    rt_state <= zext_ln319_fu_514_p1;
                elsif ((rt_state = ap_const_lv3_2)) then 
                    rt_state <= ap_const_lv3_0_1;
                elsif (((grp_nbreadreq_fu_142_p3 = ap_const_lv1_1) and (rt_state = ap_const_lv3_3))) then 
                    rt_state <= ap_phi_mux_storemerge_i_phi_fu_250_p4;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_131_i_nbreadreq_fu_156_p3 = ap_const_lv1_1) and (rt_state = ap_const_lv3_4) and (tmp_fu_538_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln497_reg_864 <= icmp_ln497_fu_554_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((rt_state_load_reg_795 = ap_const_lv3_4)) and not((rt_state_load_reg_795 = ap_const_lv3_1)) and not((rt_state_load_reg_795 = ap_const_lv3_2)) and not((rt_state_load_reg_795 = ap_const_lv3_3)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_874 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_133_i_reg_878 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                insert_key_V <= trunc_ln275_reg_891;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((rt_state = ap_const_lv3_2)) and not((rt_state = ap_const_lv3_4)) and not((rt_state = ap_const_lv3_1)) and not((rt_state = ap_const_lv3_3)) and (tmp_i_nbreadreq_fu_170_p3 = ap_const_lv1_1) and (tmp_133_i_nbreadreq_fu_178_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                insert_value_V <= tx_readReqAddr_push_dout(127 downto 64);
                newMetaIdx_V <= mq_freeListFifo_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                insert_value_V_load_reg_811 <= insert_value_V;
                newMetaIdx_V_load_reg_799 <= newMetaIdx_V;
                rt_state_load_reg_795 <= rt_state;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((not((rt_state = ap_const_lv3_2)) and not((rt_state = ap_const_lv3_4)) and not((rt_state = ap_const_lv3_1)) and not((rt_state = ap_const_lv3_3)) and (tmp_i_nbreadreq_fu_170_p3 = ap_const_lv1_0) and (tmp_134_i_nbreadreq_fu_186_p3 = ap_const_lv1_1)) or (not((rt_state = ap_const_lv3_2)) and not((rt_state = ap_const_lv3_4)) and not((rt_state = ap_const_lv3_1)) and not((rt_state = ap_const_lv3_3)) and (tmp_134_i_nbreadreq_fu_186_p3 = ap_const_lv1_1) and (tmp_133_i_nbreadreq_fu_178_p3 = ap_const_lv1_0))))) then
                popRequest_key_V <= rx_readReqAddr_pop_req_dout(47 downto 32);
                popRequest_op <= trunc_ln288_fu_572_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_ptrMeta_head_V_flag_6_i_phi_fu_313_p16 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ptrMeta_head_V <= ap_phi_mux_ptrMeta_head_V_new_6_i_phi_fu_343_p16;
                ptrMeta_valid <= ap_phi_mux_ptrMeta_valid_new_6_i_phi_fu_430_p16;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_ptrMeta_tail_V_flag_3_i_phi_fu_372_p16 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ptrMeta_tail_V <= ap_phi_mux_ptrMeta_tail_V_new_3_i_phi_fu_402_p16;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((grp_nbreadreq_fu_142_p3 = ap_const_lv1_1) and (rt_state = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((grp_nbreadreq_fu_142_p3 = ap_const_lv1_1) and (rt_state = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then
                reg_473 <= mq_pointerRspFifo_dout(31 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((rt_state = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_131_i_reg_845 <= tmp_131_i_nbreadreq_fu_156_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((rt_state = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_132_i_reg_817 <= grp_nbreadreq_fu_142_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((rt_state = ap_const_lv3_2)) and not((rt_state = ap_const_lv3_4)) and not((rt_state = ap_const_lv3_1)) and not((rt_state = ap_const_lv3_3)) and (tmp_i_nbreadreq_fu_170_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_133_i_reg_878 <= tmp_133_i_nbreadreq_fu_178_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((not((rt_state = ap_const_lv3_2)) and not((rt_state = ap_const_lv3_4)) and not((rt_state = ap_const_lv3_1)) and not((rt_state = ap_const_lv3_3)) and (tmp_i_nbreadreq_fu_170_p3 = ap_const_lv1_0)) or (not((rt_state = ap_const_lv3_2)) and not((rt_state = ap_const_lv3_4)) and not((rt_state = ap_const_lv3_1)) and not((rt_state = ap_const_lv3_3)) and (tmp_133_i_nbreadreq_fu_178_p3 = ap_const_lv1_0))))) then
                tmp_134_i_reg_882 <= tmp_134_i_nbreadreq_fu_186_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_131_i_nbreadreq_fu_156_p3 = ap_const_lv1_1) and (rt_state = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_135_i_reg_854 <= mq_metaRspFifo_dout(79 downto 64);
                tmp_reg_860 <= mq_metaRspFifo_dout(80 downto 80);
                trunc_ln493_reg_849 <= trunc_ln493_fu_524_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_nbreadreq_fu_142_p3 = ap_const_lv1_1) and (rt_state = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_35_reg_841 <= mq_pointerRspFifo_dout(32 downto 32);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_nbreadreq_fu_142_p3 = ap_const_lv1_1) and (rt_state = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_36_reg_827 <= mq_pointerRspFifo_dout(32 downto 32);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((rt_state = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_i_253_reg_832 <= grp_nbreadreq_fu_142_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((rt_state = ap_const_lv3_2)) and not((rt_state = ap_const_lv3_4)) and not((rt_state = ap_const_lv3_1)) and not((rt_state = ap_const_lv3_3)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_i_reg_874 <= tmp_i_nbreadreq_fu_170_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((rt_state = ap_const_lv3_2)) and not((rt_state = ap_const_lv3_4)) and not((rt_state = ap_const_lv3_1)) and not((rt_state = ap_const_lv3_3)) and (tmp_i_nbreadreq_fu_170_p3 = ap_const_lv1_1) and (tmp_133_i_nbreadreq_fu_178_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                trunc_ln275_reg_891 <= trunc_ln275_fu_610_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((not((rt_state = ap_const_lv3_2)) and not((rt_state = ap_const_lv3_4)) and not((rt_state = ap_const_lv3_1)) and not((rt_state = ap_const_lv3_3)) and (tmp_i_nbreadreq_fu_170_p3 = ap_const_lv1_0) and (tmp_134_i_nbreadreq_fu_186_p3 = ap_const_lv1_1)) or (not((rt_state = ap_const_lv3_2)) and not((rt_state = ap_const_lv3_4)) and not((rt_state = ap_const_lv3_1)) and not((rt_state = ap_const_lv3_3)) and (tmp_134_i_nbreadreq_fu_186_p3 = ap_const_lv1_1) and (tmp_133_i_nbreadreq_fu_178_p3 = ap_const_lv1_0))))) then
                trunc_ln288_1_reg_886 <= rx_readReqAddr_pop_req_dout(47 downto 32);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_nbreadreq_fu_142_p3 = ap_const_lv1_1) and (rt_state = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                trunc_ln476_reg_821 <= trunc_ln476_fu_494_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_131_i_nbreadreq_fu_156_p3 = ap_const_lv1_1) and (rt_state = ap_const_lv3_4) and (icmp_ln497_fu_554_p2 = ap_const_lv1_1) and (tmp_fu_538_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                xor_ln500_reg_868 <= xor_ln500_fu_560_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, mq_pointerRspFifo_empty_n, ap_predicate_op10_read_state1, ap_predicate_op23_read_state1, mq_metaRspFifo_empty_n, ap_predicate_op35_read_state1, rx_readReqAddr_pop_req_empty_n, ap_predicate_op52_read_state1, mq_freeListFifo_empty_n, ap_predicate_op59_read_state1, tx_readReqAddr_push_empty_n, ap_predicate_op61_read_state1, ap_done_reg, mq_metaReqFifo_full_n, rt_state_load_reg_795, ap_predicate_op113_write_state2, mq_pointerUpdFifo_full_n, ap_predicate_op122_write_state2, ap_predicate_op125_write_state2, ap_predicate_op128_write_state2, rx_readReqAddr_pop_rsp_full_n, ap_predicate_op131_write_state2, mq_releaseFifo_full_n, ap_predicate_op132_write_state2, ap_predicate_op136_write_state2, mq_pointerReqFifo_full_n, ap_predicate_op141_write_state2, ap_predicate_op146_write_state2)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_predicate_op146_write_state2 = ap_const_boolean_1) and (mq_pointerReqFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op141_write_state2 = ap_const_boolean_1) and (mq_pointerReqFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op136_write_state2 = ap_const_boolean_1) and (mq_pointerUpdFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op132_write_state2 = ap_const_boolean_1) and (mq_releaseFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op131_write_state2 = ap_const_boolean_1) and (rx_readReqAddr_pop_rsp_full_n = ap_const_logic_0)) or ((ap_predicate_op128_write_state2 = ap_const_boolean_1) and (mq_metaReqFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op125_write_state2 = ap_const_boolean_1) and (mq_pointerUpdFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op122_write_state2 = ap_const_boolean_1) and (mq_metaReqFifo_full_n = ap_const_logic_0)) or ((mq_pointerUpdFifo_full_n = ap_const_logic_0) and (rt_state_load_reg_795 = ap_const_lv3_2)) or ((rt_state_load_reg_795 = ap_const_lv3_2) and (mq_metaReqFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op113_write_state2 = ap_const_boolean_1) and (mq_metaReqFifo_full_n = ap_const_logic_0)))) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op52_read_state1 = ap_const_boolean_1) and (rx_readReqAddr_pop_req_empty_n = ap_const_logic_0)) or ((ap_predicate_op35_read_state1 = ap_const_boolean_1) and (mq_metaRspFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op23_read_state1 = ap_const_boolean_1) and (mq_pointerRspFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op10_read_state1 = ap_const_boolean_1) and (mq_pointerRspFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op61_read_state1 = ap_const_boolean_1) and (tx_readReqAddr_push_empty_n = ap_const_logic_0)) or ((ap_predicate_op59_read_state1 = ap_const_boolean_1) and (mq_freeListFifo_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, mq_pointerRspFifo_empty_n, ap_predicate_op10_read_state1, ap_predicate_op23_read_state1, mq_metaRspFifo_empty_n, ap_predicate_op35_read_state1, rx_readReqAddr_pop_req_empty_n, ap_predicate_op52_read_state1, mq_freeListFifo_empty_n, ap_predicate_op59_read_state1, tx_readReqAddr_push_empty_n, ap_predicate_op61_read_state1, ap_done_reg, mq_metaReqFifo_full_n, rt_state_load_reg_795, ap_predicate_op113_write_state2, mq_pointerUpdFifo_full_n, ap_predicate_op122_write_state2, ap_predicate_op125_write_state2, ap_predicate_op128_write_state2, rx_readReqAddr_pop_rsp_full_n, ap_predicate_op131_write_state2, mq_releaseFifo_full_n, ap_predicate_op132_write_state2, ap_predicate_op136_write_state2, mq_pointerReqFifo_full_n, ap_predicate_op141_write_state2, ap_predicate_op146_write_state2)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_predicate_op146_write_state2 = ap_const_boolean_1) and (mq_pointerReqFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op141_write_state2 = ap_const_boolean_1) and (mq_pointerReqFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op136_write_state2 = ap_const_boolean_1) and (mq_pointerUpdFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op132_write_state2 = ap_const_boolean_1) and (mq_releaseFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op131_write_state2 = ap_const_boolean_1) and (rx_readReqAddr_pop_rsp_full_n = ap_const_logic_0)) or ((ap_predicate_op128_write_state2 = ap_const_boolean_1) and (mq_metaReqFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op125_write_state2 = ap_const_boolean_1) and (mq_pointerUpdFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op122_write_state2 = ap_const_boolean_1) and (mq_metaReqFifo_full_n = ap_const_logic_0)) or ((mq_pointerUpdFifo_full_n = ap_const_logic_0) and (rt_state_load_reg_795 = ap_const_lv3_2)) or ((rt_state_load_reg_795 = ap_const_lv3_2) and (mq_metaReqFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op113_write_state2 = ap_const_boolean_1) and (mq_metaReqFifo_full_n = ap_const_logic_0)))) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op52_read_state1 = ap_const_boolean_1) and (rx_readReqAddr_pop_req_empty_n = ap_const_logic_0)) or ((ap_predicate_op35_read_state1 = ap_const_boolean_1) and (mq_metaRspFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op23_read_state1 = ap_const_boolean_1) and (mq_pointerRspFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op10_read_state1 = ap_const_boolean_1) and (mq_pointerRspFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op61_read_state1 = ap_const_boolean_1) and (tx_readReqAddr_push_empty_n = ap_const_logic_0)) or ((ap_predicate_op59_read_state1 = ap_const_boolean_1) and (mq_freeListFifo_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, mq_pointerRspFifo_empty_n, ap_predicate_op10_read_state1, ap_predicate_op23_read_state1, mq_metaRspFifo_empty_n, ap_predicate_op35_read_state1, rx_readReqAddr_pop_req_empty_n, ap_predicate_op52_read_state1, mq_freeListFifo_empty_n, ap_predicate_op59_read_state1, tx_readReqAddr_push_empty_n, ap_predicate_op61_read_state1, ap_done_reg, mq_metaReqFifo_full_n, rt_state_load_reg_795, ap_predicate_op113_write_state2, mq_pointerUpdFifo_full_n, ap_predicate_op122_write_state2, ap_predicate_op125_write_state2, ap_predicate_op128_write_state2, rx_readReqAddr_pop_rsp_full_n, ap_predicate_op131_write_state2, mq_releaseFifo_full_n, ap_predicate_op132_write_state2, ap_predicate_op136_write_state2, mq_pointerReqFifo_full_n, ap_predicate_op141_write_state2, ap_predicate_op146_write_state2)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_predicate_op146_write_state2 = ap_const_boolean_1) and (mq_pointerReqFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op141_write_state2 = ap_const_boolean_1) and (mq_pointerReqFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op136_write_state2 = ap_const_boolean_1) and (mq_pointerUpdFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op132_write_state2 = ap_const_boolean_1) and (mq_releaseFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op131_write_state2 = ap_const_boolean_1) and (rx_readReqAddr_pop_rsp_full_n = ap_const_logic_0)) or ((ap_predicate_op128_write_state2 = ap_const_boolean_1) and (mq_metaReqFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op125_write_state2 = ap_const_boolean_1) and (mq_pointerUpdFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op122_write_state2 = ap_const_boolean_1) and (mq_metaReqFifo_full_n = ap_const_logic_0)) or ((mq_pointerUpdFifo_full_n = ap_const_logic_0) and (rt_state_load_reg_795 = ap_const_lv3_2)) or ((rt_state_load_reg_795 = ap_const_lv3_2) and (mq_metaReqFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op113_write_state2 = ap_const_boolean_1) and (mq_metaReqFifo_full_n = ap_const_logic_0)))) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op52_read_state1 = ap_const_boolean_1) and (rx_readReqAddr_pop_req_empty_n = ap_const_logic_0)) or ((ap_predicate_op35_read_state1 = ap_const_boolean_1) and (mq_metaRspFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op23_read_state1 = ap_const_boolean_1) and (mq_pointerRspFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op10_read_state1 = ap_const_boolean_1) and (mq_pointerRspFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op61_read_state1 = ap_const_boolean_1) and (tx_readReqAddr_push_empty_n = ap_const_logic_0)) or ((ap_predicate_op59_read_state1 = ap_const_boolean_1) and (mq_freeListFifo_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(mq_pointerRspFifo_empty_n, ap_predicate_op10_read_state1, ap_predicate_op23_read_state1, mq_metaRspFifo_empty_n, ap_predicate_op35_read_state1, rx_readReqAddr_pop_req_empty_n, ap_predicate_op52_read_state1, mq_freeListFifo_empty_n, ap_predicate_op59_read_state1, tx_readReqAddr_push_empty_n, ap_predicate_op61_read_state1, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op52_read_state1 = ap_const_boolean_1) and (rx_readReqAddr_pop_req_empty_n = ap_const_logic_0)) or ((ap_predicate_op35_read_state1 = ap_const_boolean_1) and (mq_metaRspFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op23_read_state1 = ap_const_boolean_1) and (mq_pointerRspFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op10_read_state1 = ap_const_boolean_1) and (mq_pointerRspFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op61_read_state1 = ap_const_boolean_1) and (tx_readReqAddr_push_empty_n = ap_const_logic_0)) or ((ap_predicate_op59_read_state1 = ap_const_boolean_1) and (mq_freeListFifo_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(mq_metaReqFifo_full_n, rt_state_load_reg_795, ap_predicate_op113_write_state2, mq_pointerUpdFifo_full_n, ap_predicate_op122_write_state2, ap_predicate_op125_write_state2, ap_predicate_op128_write_state2, rx_readReqAddr_pop_rsp_full_n, ap_predicate_op131_write_state2, mq_releaseFifo_full_n, ap_predicate_op132_write_state2, ap_predicate_op136_write_state2, mq_pointerReqFifo_full_n, ap_predicate_op141_write_state2, ap_predicate_op146_write_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (((ap_predicate_op146_write_state2 = ap_const_boolean_1) and (mq_pointerReqFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op141_write_state2 = ap_const_boolean_1) and (mq_pointerReqFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op136_write_state2 = ap_const_boolean_1) and (mq_pointerUpdFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op132_write_state2 = ap_const_boolean_1) and (mq_releaseFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op131_write_state2 = ap_const_boolean_1) and (rx_readReqAddr_pop_rsp_full_n = ap_const_logic_0)) or ((ap_predicate_op128_write_state2 = ap_const_boolean_1) and (mq_metaReqFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op125_write_state2 = ap_const_boolean_1) and (mq_pointerUpdFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op122_write_state2 = ap_const_boolean_1) and (mq_metaReqFifo_full_n = ap_const_logic_0)) or ((mq_pointerUpdFifo_full_n = ap_const_logic_0) and (rt_state_load_reg_795 = ap_const_lv3_2)) or ((rt_state_load_reg_795 = ap_const_lv3_2) and (mq_metaReqFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op113_write_state2 = ap_const_boolean_1) and (mq_metaReqFifo_full_n = ap_const_logic_0)));
    end process;


    ap_condition_112_assign_proc : process(tmp_133_i_nbreadreq_fu_178_p3, tmp_i_nbreadreq_fu_170_p3, rt_state)
    begin
                ap_condition_112 <= (not((rt_state = ap_const_lv3_2)) and not((rt_state = ap_const_lv3_4)) and not((rt_state = ap_const_lv3_1)) and not((rt_state = ap_const_lv3_3)) and (tmp_i_nbreadreq_fu_170_p3 = ap_const_lv1_1) and (tmp_133_i_nbreadreq_fu_178_p3 = ap_const_lv1_1));
    end process;


    ap_condition_353_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_353 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_385_assign_proc : process(tmp_131_i_nbreadreq_fu_156_p3, rt_state, tmp_fu_538_p3, icmp_ln497_fu_554_p2)
    begin
                ap_condition_385 <= ((tmp_131_i_nbreadreq_fu_156_p3 = ap_const_lv1_1) and (rt_state = ap_const_lv3_4) and (icmp_ln497_fu_554_p2 = ap_const_lv1_1) and (tmp_fu_538_p3 = ap_const_lv1_1));
    end process;


    ap_condition_408_assign_proc : process(grp_nbreadreq_fu_142_p3, rt_state, grp_fu_465_p3)
    begin
                ap_condition_408 <= ((grp_nbreadreq_fu_142_p3 = ap_const_lv1_1) and (rt_state = ap_const_lv3_1) and (grp_fu_465_p3 = ap_const_lv1_1));
    end process;


    ap_condition_411_assign_proc : process(grp_nbreadreq_fu_142_p3, rt_state, grp_fu_465_p3)
    begin
                ap_condition_411 <= ((grp_nbreadreq_fu_142_p3 = ap_const_lv1_1) and (rt_state = ap_const_lv3_1) and (grp_fu_465_p3 = ap_const_lv1_0));
    end process;


    ap_condition_512_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_01001)
    begin
                ap_condition_512 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_97_assign_proc : process(tmp_133_i_nbreadreq_fu_178_p3, tmp_134_i_nbreadreq_fu_186_p3, tmp_i_nbreadreq_fu_170_p3, rt_state)
    begin
                ap_condition_97 <= ((not((rt_state = ap_const_lv3_2)) and not((rt_state = ap_const_lv3_4)) and not((rt_state = ap_const_lv3_1)) and not((rt_state = ap_const_lv3_3)) and (tmp_i_nbreadreq_fu_170_p3 = ap_const_lv1_0) and (tmp_134_i_nbreadreq_fu_186_p3 = ap_const_lv1_1)) or (not((rt_state = ap_const_lv3_2)) and not((rt_state = ap_const_lv3_4)) and not((rt_state = ap_const_lv3_1)) and not((rt_state = ap_const_lv3_3)) and (tmp_134_i_nbreadreq_fu_186_p3 = ap_const_lv1_1) and (tmp_133_i_nbreadreq_fu_178_p3 = ap_const_lv1_0)));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_done_reg, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_ptrMeta_head_V_flag_6_i_phi_fu_313_p16_assign_proc : process(rt_state_load_reg_795, tmp_i_253_reg_832, tmp_131_i_reg_845, ap_phi_reg_pp0_iter1_ptrMeta_head_V_flag_4_i_reg_278, ap_phi_reg_pp0_iter1_ptrMeta_head_V_flag_6_i_reg_308)
    begin
        if (((tmp_131_i_reg_845 = ap_const_lv1_1) and (rt_state_load_reg_795 = ap_const_lv3_4))) then 
            ap_phi_mux_ptrMeta_head_V_flag_6_i_phi_fu_313_p16 <= ap_phi_reg_pp0_iter1_ptrMeta_head_V_flag_4_i_reg_278;
        elsif (((tmp_i_253_reg_832 = ap_const_lv1_1) and (rt_state_load_reg_795 = ap_const_lv3_1))) then 
            ap_phi_mux_ptrMeta_head_V_flag_6_i_phi_fu_313_p16 <= ap_const_lv1_1;
        else 
            ap_phi_mux_ptrMeta_head_V_flag_6_i_phi_fu_313_p16 <= ap_phi_reg_pp0_iter1_ptrMeta_head_V_flag_6_i_reg_308;
        end if; 
    end process;


    ap_phi_mux_ptrMeta_head_V_new_6_i_phi_fu_343_p16_assign_proc : process(rt_state_load_reg_795, tmp_i_253_reg_832, tmp_131_i_reg_845, tmp_135_i_reg_854, ap_phi_reg_pp0_iter1_ptrMeta_head_V_new_0_i_reg_269, ap_phi_reg_pp0_iter1_ptrMeta_head_V_new_6_i_reg_339)
    begin
        if (((tmp_131_i_reg_845 = ap_const_lv1_1) and (rt_state_load_reg_795 = ap_const_lv3_4))) then 
            ap_phi_mux_ptrMeta_head_V_new_6_i_phi_fu_343_p16 <= tmp_135_i_reg_854;
        elsif (((tmp_i_253_reg_832 = ap_const_lv1_1) and (rt_state_load_reg_795 = ap_const_lv3_1))) then 
            ap_phi_mux_ptrMeta_head_V_new_6_i_phi_fu_343_p16 <= ap_phi_reg_pp0_iter1_ptrMeta_head_V_new_0_i_reg_269;
        else 
            ap_phi_mux_ptrMeta_head_V_new_6_i_phi_fu_343_p16 <= ap_phi_reg_pp0_iter1_ptrMeta_head_V_new_6_i_reg_339;
        end if; 
    end process;


    ap_phi_mux_ptrMeta_tail_V_flag_3_i_phi_fu_372_p16_assign_proc : process(rt_state_load_reg_795, tmp_i_253_reg_832, tmp_131_i_reg_845, ap_phi_reg_pp0_iter1_ptrMeta_tail_V_flag_3_i_reg_367)
    begin
        if (((tmp_131_i_reg_845 = ap_const_lv1_1) and (rt_state_load_reg_795 = ap_const_lv3_4))) then 
            ap_phi_mux_ptrMeta_tail_V_flag_3_i_phi_fu_372_p16 <= ap_const_lv1_0;
        elsif (((tmp_i_253_reg_832 = ap_const_lv1_1) and (rt_state_load_reg_795 = ap_const_lv3_1))) then 
            ap_phi_mux_ptrMeta_tail_V_flag_3_i_phi_fu_372_p16 <= ap_const_lv1_1;
        else 
            ap_phi_mux_ptrMeta_tail_V_flag_3_i_phi_fu_372_p16 <= ap_phi_reg_pp0_iter1_ptrMeta_tail_V_flag_3_i_reg_367;
        end if; 
    end process;


    ap_phi_mux_ptrMeta_tail_V_new_3_i_phi_fu_402_p16_assign_proc : process(rt_state_load_reg_795, tmp_i_253_reg_832, newMetaIdx_V_load_reg_799, ap_phi_reg_pp0_iter1_ptrMeta_tail_V_new_3_i_reg_398)
    begin
        if (((tmp_i_253_reg_832 = ap_const_lv1_1) and (rt_state_load_reg_795 = ap_const_lv3_1))) then 
            ap_phi_mux_ptrMeta_tail_V_new_3_i_phi_fu_402_p16 <= newMetaIdx_V_load_reg_799;
        else 
            ap_phi_mux_ptrMeta_tail_V_new_3_i_phi_fu_402_p16 <= ap_phi_reg_pp0_iter1_ptrMeta_tail_V_new_3_i_reg_398;
        end if; 
    end process;


    ap_phi_mux_ptrMeta_valid_new_6_i_phi_fu_430_p16_assign_proc : process(rt_state_load_reg_795, tmp_i_253_reg_832, tmp_131_i_reg_845, ap_phi_reg_pp0_iter1_ptrMeta_valid_new_4_i_reg_294, ap_phi_reg_pp0_iter1_ptrMeta_valid_new_6_i_reg_425)
    begin
        if (((tmp_131_i_reg_845 = ap_const_lv1_1) and (rt_state_load_reg_795 = ap_const_lv3_4))) then 
            ap_phi_mux_ptrMeta_valid_new_6_i_phi_fu_430_p16 <= ap_phi_reg_pp0_iter1_ptrMeta_valid_new_4_i_reg_294;
        elsif (((tmp_i_253_reg_832 = ap_const_lv1_1) and (rt_state_load_reg_795 = ap_const_lv3_1))) then 
            ap_phi_mux_ptrMeta_valid_new_6_i_phi_fu_430_p16 <= ap_const_lv1_1;
        else 
            ap_phi_mux_ptrMeta_valid_new_6_i_phi_fu_430_p16 <= ap_phi_reg_pp0_iter1_ptrMeta_valid_new_6_i_reg_425;
        end if; 
    end process;


    ap_phi_mux_storemerge1_i_phi_fu_261_p4_assign_proc : process(grp_nbreadreq_fu_142_p3, rt_state, grp_fu_465_p3, ap_phi_reg_pp0_iter0_storemerge1_i_reg_258)
    begin
        if (((grp_nbreadreq_fu_142_p3 = ap_const_lv1_1) and (rt_state = ap_const_lv3_1))) then
            if ((grp_fu_465_p3 = ap_const_lv1_0)) then 
                ap_phi_mux_storemerge1_i_phi_fu_261_p4 <= ap_const_lv2_0;
            elsif ((grp_fu_465_p3 = ap_const_lv1_1)) then 
                ap_phi_mux_storemerge1_i_phi_fu_261_p4 <= ap_const_lv2_2;
            else 
                ap_phi_mux_storemerge1_i_phi_fu_261_p4 <= ap_phi_reg_pp0_iter0_storemerge1_i_reg_258;
            end if;
        else 
            ap_phi_mux_storemerge1_i_phi_fu_261_p4 <= ap_phi_reg_pp0_iter0_storemerge1_i_reg_258;
        end if; 
    end process;


    ap_phi_mux_storemerge_i_phi_fu_250_p4_assign_proc : process(grp_nbreadreq_fu_142_p3, rt_state, grp_fu_465_p3, ap_phi_reg_pp0_iter0_storemerge_i_reg_247)
    begin
        if (((grp_nbreadreq_fu_142_p3 = ap_const_lv1_1) and (rt_state = ap_const_lv3_3))) then
            if ((grp_fu_465_p3 = ap_const_lv1_0)) then 
                ap_phi_mux_storemerge_i_phi_fu_250_p4 <= ap_const_lv3_0;
            elsif ((grp_fu_465_p3 = ap_const_lv1_1)) then 
                ap_phi_mux_storemerge_i_phi_fu_250_p4 <= ap_const_lv3_4;
            else 
                ap_phi_mux_storemerge_i_phi_fu_250_p4 <= ap_phi_reg_pp0_iter0_storemerge_i_reg_247;
            end if;
        else 
            ap_phi_mux_storemerge_i_phi_fu_250_p4 <= ap_phi_reg_pp0_iter0_storemerge_i_reg_247;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_ptrMeta_head_V_flag_4_i_reg_278 <= "X";
    ap_phi_reg_pp0_iter0_ptrMeta_head_V_flag_6_i_reg_308 <= "X";
    ap_phi_reg_pp0_iter0_ptrMeta_head_V_new_0_i_reg_269 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_ptrMeta_head_V_new_6_i_reg_339 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_ptrMeta_tail_V_flag_3_i_reg_367 <= "X";
    ap_phi_reg_pp0_iter0_ptrMeta_tail_V_new_3_i_reg_398 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_ptrMeta_valid_new_4_i_reg_294 <= "X";
    ap_phi_reg_pp0_iter0_ptrMeta_valid_new_6_i_reg_425 <= "X";
    ap_phi_reg_pp0_iter0_storemerge1_i_reg_258 <= "XX";
    ap_phi_reg_pp0_iter0_storemerge_i_reg_247 <= "XXX";

    ap_predicate_op10_read_state1_assign_proc : process(grp_nbreadreq_fu_142_p3, rt_state)
    begin
                ap_predicate_op10_read_state1 <= ((grp_nbreadreq_fu_142_p3 = ap_const_lv1_1) and (rt_state = ap_const_lv3_3));
    end process;


    ap_predicate_op113_write_state2_assign_proc : process(rt_state_load_reg_795, tmp_132_i_reg_817, tmp_36_reg_827)
    begin
                ap_predicate_op113_write_state2 <= ((tmp_36_reg_827 = ap_const_lv1_1) and (tmp_132_i_reg_817 = ap_const_lv1_1) and (rt_state_load_reg_795 = ap_const_lv3_3));
    end process;


    ap_predicate_op122_write_state2_assign_proc : process(rt_state_load_reg_795, tmp_i_253_reg_832, tmp_35_reg_841)
    begin
                ap_predicate_op122_write_state2 <= ((tmp_35_reg_841 = ap_const_lv1_0) and (tmp_i_253_reg_832 = ap_const_lv1_1) and (rt_state_load_reg_795 = ap_const_lv3_1));
    end process;


    ap_predicate_op125_write_state2_assign_proc : process(rt_state_load_reg_795, tmp_i_253_reg_832, tmp_35_reg_841)
    begin
                ap_predicate_op125_write_state2 <= ((tmp_35_reg_841 = ap_const_lv1_0) and (tmp_i_253_reg_832 = ap_const_lv1_1) and (rt_state_load_reg_795 = ap_const_lv3_1));
    end process;


    ap_predicate_op128_write_state2_assign_proc : process(rt_state_load_reg_795, tmp_i_253_reg_832, tmp_35_reg_841)
    begin
                ap_predicate_op128_write_state2 <= ((tmp_35_reg_841 = ap_const_lv1_1) and (tmp_i_253_reg_832 = ap_const_lv1_1) and (rt_state_load_reg_795 = ap_const_lv3_1));
    end process;


    ap_predicate_op131_write_state2_assign_proc : process(rt_state_load_reg_795, tmp_131_i_reg_845, tmp_reg_860)
    begin
                ap_predicate_op131_write_state2 <= ((tmp_reg_860 = ap_const_lv1_1) and (tmp_131_i_reg_845 = ap_const_lv1_1) and (rt_state_load_reg_795 = ap_const_lv3_4));
    end process;


    ap_predicate_op132_write_state2_assign_proc : process(rt_state_load_reg_795, tmp_131_i_reg_845, tmp_reg_860, icmp_ln497_reg_864)
    begin
                ap_predicate_op132_write_state2 <= ((icmp_ln497_reg_864 = ap_const_lv1_1) and (tmp_reg_860 = ap_const_lv1_1) and (tmp_131_i_reg_845 = ap_const_lv1_1) and (rt_state_load_reg_795 = ap_const_lv3_4));
    end process;


    ap_predicate_op136_write_state2_assign_proc : process(rt_state_load_reg_795, tmp_131_i_reg_845, tmp_reg_860, icmp_ln497_reg_864)
    begin
                ap_predicate_op136_write_state2 <= ((icmp_ln497_reg_864 = ap_const_lv1_1) and (tmp_reg_860 = ap_const_lv1_1) and (tmp_131_i_reg_845 = ap_const_lv1_1) and (rt_state_load_reg_795 = ap_const_lv3_4));
    end process;


    ap_predicate_op141_write_state2_assign_proc : process(rt_state_load_reg_795, tmp_133_i_reg_878, tmp_134_i_reg_882, tmp_i_reg_874)
    begin
                ap_predicate_op141_write_state2 <= ((not((rt_state_load_reg_795 = ap_const_lv3_4)) and not((rt_state_load_reg_795 = ap_const_lv3_1)) and not((rt_state_load_reg_795 = ap_const_lv3_2)) and not((rt_state_load_reg_795 = ap_const_lv3_3)) and (tmp_i_reg_874 = ap_const_lv1_0) and (tmp_134_i_reg_882 = ap_const_lv1_1)) or (not((rt_state_load_reg_795 = ap_const_lv3_4)) and not((rt_state_load_reg_795 = ap_const_lv3_1)) and not((rt_state_load_reg_795 = ap_const_lv3_2)) and not((rt_state_load_reg_795 = ap_const_lv3_3)) and (tmp_134_i_reg_882 = ap_const_lv1_1) and (tmp_133_i_reg_878 = ap_const_lv1_0)));
    end process;


    ap_predicate_op146_write_state2_assign_proc : process(rt_state_load_reg_795, tmp_133_i_reg_878, tmp_i_reg_874)
    begin
                ap_predicate_op146_write_state2 <= (not((rt_state_load_reg_795 = ap_const_lv3_4)) and not((rt_state_load_reg_795 = ap_const_lv3_1)) and not((rt_state_load_reg_795 = ap_const_lv3_2)) and not((rt_state_load_reg_795 = ap_const_lv3_3)) and (tmp_i_reg_874 = ap_const_lv1_1) and (tmp_133_i_reg_878 = ap_const_lv1_1));
    end process;


    ap_predicate_op23_read_state1_assign_proc : process(grp_nbreadreq_fu_142_p3, rt_state)
    begin
                ap_predicate_op23_read_state1 <= ((grp_nbreadreq_fu_142_p3 = ap_const_lv1_1) and (rt_state = ap_const_lv3_1));
    end process;


    ap_predicate_op35_read_state1_assign_proc : process(tmp_131_i_nbreadreq_fu_156_p3, rt_state)
    begin
                ap_predicate_op35_read_state1 <= ((tmp_131_i_nbreadreq_fu_156_p3 = ap_const_lv1_1) and (rt_state = ap_const_lv3_4));
    end process;


    ap_predicate_op52_read_state1_assign_proc : process(tmp_133_i_nbreadreq_fu_178_p3, tmp_134_i_nbreadreq_fu_186_p3, tmp_i_nbreadreq_fu_170_p3, rt_state)
    begin
                ap_predicate_op52_read_state1 <= ((not((rt_state = ap_const_lv3_2)) and not((rt_state = ap_const_lv3_4)) and not((rt_state = ap_const_lv3_1)) and not((rt_state = ap_const_lv3_3)) and (tmp_i_nbreadreq_fu_170_p3 = ap_const_lv1_0) and (tmp_134_i_nbreadreq_fu_186_p3 = ap_const_lv1_1)) or (not((rt_state = ap_const_lv3_2)) and not((rt_state = ap_const_lv3_4)) and not((rt_state = ap_const_lv3_1)) and not((rt_state = ap_const_lv3_3)) and (tmp_134_i_nbreadreq_fu_186_p3 = ap_const_lv1_1) and (tmp_133_i_nbreadreq_fu_178_p3 = ap_const_lv1_0)));
    end process;


    ap_predicate_op59_read_state1_assign_proc : process(tmp_133_i_nbreadreq_fu_178_p3, tmp_i_nbreadreq_fu_170_p3, rt_state)
    begin
                ap_predicate_op59_read_state1 <= (not((rt_state = ap_const_lv3_2)) and not((rt_state = ap_const_lv3_4)) and not((rt_state = ap_const_lv3_1)) and not((rt_state = ap_const_lv3_3)) and (tmp_i_nbreadreq_fu_170_p3 = ap_const_lv1_1) and (tmp_133_i_nbreadreq_fu_178_p3 = ap_const_lv1_1));
    end process;


    ap_predicate_op61_read_state1_assign_proc : process(tmp_133_i_nbreadreq_fu_178_p3, tmp_i_nbreadreq_fu_170_p3, rt_state)
    begin
                ap_predicate_op61_read_state1 <= (not((rt_state = ap_const_lv3_2)) and not((rt_state = ap_const_lv3_4)) and not((rt_state = ap_const_lv3_1)) and not((rt_state = ap_const_lv3_3)) and (tmp_i_nbreadreq_fu_170_p3 = ap_const_lv1_1) and (tmp_133_i_nbreadreq_fu_178_p3 = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_465_p3 <= mq_pointerRspFifo_dout(32 downto 32);
    grp_nbreadreq_fu_142_p3 <= (0=>(mq_pointerRspFifo_empty_n), others=>'-');
    icmp_ln497_fu_554_p2 <= "1" when (popRequest_op = ap_const_lv32_0) else "0";

    mq_freeListFifo_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, mq_freeListFifo_empty_n, ap_predicate_op59_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_done_reg = ap_const_logic_0) and (ap_predicate_op59_read_state1 = ap_const_boolean_1))) then 
            mq_freeListFifo_blk_n <= mq_freeListFifo_empty_n;
        else 
            mq_freeListFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    mq_freeListFifo_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op59_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op59_read_state1 = ap_const_boolean_1))) then 
            mq_freeListFifo_read <= ap_const_logic_1;
        else 
            mq_freeListFifo_read <= ap_const_logic_0;
        end if; 
    end process;


    mq_metaReqFifo_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, mq_metaReqFifo_full_n, rt_state_load_reg_795, ap_predicate_op113_write_state2, ap_predicate_op122_write_state2, ap_predicate_op128_write_state2, ap_block_pp0_stage0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op128_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op122_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (rt_state_load_reg_795 = ap_const_lv3_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op113_write_state2 = ap_const_boolean_1)))) then 
            mq_metaReqFifo_blk_n <= mq_metaReqFifo_full_n;
        else 
            mq_metaReqFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    mq_metaReqFifo_din_assign_proc : process(rt_state_load_reg_795, ap_predicate_op113_write_state2, ap_predicate_op122_write_state2, ap_predicate_op128_write_state2, zext_ln479_fu_653_p1, zext_ln326_fu_667_p1, zext_ln308_fu_699_p1, zext_ln317_fu_730_p1, ap_condition_512)
    begin
        if ((ap_const_boolean_1 = ap_condition_512)) then
            if ((ap_predicate_op128_write_state2 = ap_const_boolean_1)) then 
                mq_metaReqFifo_din <= zext_ln317_fu_730_p1;
            elsif ((ap_predicate_op122_write_state2 = ap_const_boolean_1)) then 
                mq_metaReqFifo_din <= zext_ln308_fu_699_p1;
            elsif ((rt_state_load_reg_795 = ap_const_lv3_2)) then 
                mq_metaReqFifo_din <= zext_ln326_fu_667_p1;
            elsif ((ap_predicate_op113_write_state2 = ap_const_boolean_1)) then 
                mq_metaReqFifo_din <= zext_ln479_fu_653_p1;
            else 
                mq_metaReqFifo_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            mq_metaReqFifo_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    mq_metaReqFifo_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, rt_state_load_reg_795, ap_predicate_op113_write_state2, ap_predicate_op122_write_state2, ap_predicate_op128_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op128_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op122_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (rt_state_load_reg_795 = ap_const_lv3_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op113_write_state2 = ap_const_boolean_1)))) then 
            mq_metaReqFifo_write <= ap_const_logic_1;
        else 
            mq_metaReqFifo_write <= ap_const_logic_0;
        end if; 
    end process;


    mq_metaRspFifo_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, mq_metaRspFifo_empty_n, ap_predicate_op35_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_predicate_op35_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_done_reg = ap_const_logic_0))) then 
            mq_metaRspFifo_blk_n <= mq_metaRspFifo_empty_n;
        else 
            mq_metaRspFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    mq_metaRspFifo_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op35_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op35_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mq_metaRspFifo_read <= ap_const_logic_1;
        else 
            mq_metaRspFifo_read <= ap_const_logic_0;
        end if; 
    end process;


    mq_pointerReqFifo_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, mq_pointerReqFifo_full_n, ap_predicate_op141_write_state2, ap_predicate_op146_write_state2, ap_block_pp0_stage0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op146_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op141_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            mq_pointerReqFifo_blk_n <= mq_pointerReqFifo_full_n;
        else 
            mq_pointerReqFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    mq_pointerReqFifo_din_assign_proc : process(ap_predicate_op141_write_state2, ap_predicate_op146_write_state2, zext_ln294_fu_756_p1, zext_ln276_fu_772_p1, ap_condition_512)
    begin
        if ((ap_const_boolean_1 = ap_condition_512)) then
            if ((ap_predicate_op146_write_state2 = ap_const_boolean_1)) then 
                mq_pointerReqFifo_din <= zext_ln276_fu_772_p1;
            elsif ((ap_predicate_op141_write_state2 = ap_const_boolean_1)) then 
                mq_pointerReqFifo_din <= zext_ln294_fu_756_p1;
            else 
                mq_pointerReqFifo_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            mq_pointerReqFifo_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    mq_pointerReqFifo_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op141_write_state2, ap_predicate_op146_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op146_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op141_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            mq_pointerReqFifo_write <= ap_const_logic_1;
        else 
            mq_pointerReqFifo_write <= ap_const_logic_0;
        end if; 
    end process;


    mq_pointerRspFifo_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, mq_pointerRspFifo_empty_n, ap_predicate_op10_read_state1, ap_predicate_op23_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if ((((ap_predicate_op23_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_done_reg = ap_const_logic_0)) or ((ap_predicate_op10_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_done_reg = ap_const_logic_0)))) then 
            mq_pointerRspFifo_blk_n <= mq_pointerRspFifo_empty_n;
        else 
            mq_pointerRspFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    mq_pointerRspFifo_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op10_read_state1, ap_predicate_op23_read_state1, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op23_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_predicate_op10_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            mq_pointerRspFifo_read <= ap_const_logic_1;
        else 
            mq_pointerRspFifo_read <= ap_const_logic_0;
        end if; 
    end process;


    mq_pointerUpdFifo_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, rt_state_load_reg_795, mq_pointerUpdFifo_full_n, ap_predicate_op125_write_state2, ap_predicate_op136_write_state2, ap_block_pp0_stage0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op136_write_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op125_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (rt_state_load_reg_795 = ap_const_lv3_2)))) then 
            mq_pointerUpdFifo_blk_n <= mq_pointerUpdFifo_full_n;
        else 
            mq_pointerUpdFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    mq_pointerUpdFifo_din_assign_proc : process(rt_state_load_reg_795, ap_predicate_op125_write_state2, ap_predicate_op136_write_state2, zext_ln327_fu_684_p1, zext_ln309_fu_714_p1, zext_ln502_fu_751_p1, ap_condition_512)
    begin
        if ((ap_const_boolean_1 = ap_condition_512)) then
            if ((ap_predicate_op136_write_state2 = ap_const_boolean_1)) then 
                mq_pointerUpdFifo_din <= zext_ln502_fu_751_p1;
            elsif ((ap_predicate_op125_write_state2 = ap_const_boolean_1)) then 
                mq_pointerUpdFifo_din <= zext_ln309_fu_714_p1;
            elsif ((rt_state_load_reg_795 = ap_const_lv3_2)) then 
                mq_pointerUpdFifo_din <= zext_ln327_fu_684_p1;
            else 
                mq_pointerUpdFifo_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            mq_pointerUpdFifo_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    mq_pointerUpdFifo_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, rt_state_load_reg_795, ap_predicate_op125_write_state2, ap_predicate_op136_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op136_write_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op125_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (rt_state_load_reg_795 = ap_const_lv3_2)))) then 
            mq_pointerUpdFifo_write <= ap_const_logic_1;
        else 
            mq_pointerUpdFifo_write <= ap_const_logic_0;
        end if; 
    end process;


    mq_releaseFifo_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, mq_releaseFifo_full_n, ap_predicate_op132_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op132_write_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mq_releaseFifo_blk_n <= mq_releaseFifo_full_n;
        else 
            mq_releaseFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    mq_releaseFifo_din <= ptrMeta_head_V;

    mq_releaseFifo_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op132_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op132_write_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mq_releaseFifo_write <= ap_const_logic_1;
        else 
            mq_releaseFifo_write <= ap_const_logic_0;
        end if; 
    end process;


    rx_readReqAddr_pop_req_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, rx_readReqAddr_pop_req_empty_n, ap_predicate_op52_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_predicate_op52_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_done_reg = ap_const_logic_0))) then 
            rx_readReqAddr_pop_req_blk_n <= rx_readReqAddr_pop_req_empty_n;
        else 
            rx_readReqAddr_pop_req_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rx_readReqAddr_pop_req_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op52_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op52_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            rx_readReqAddr_pop_req_read <= ap_const_logic_1;
        else 
            rx_readReqAddr_pop_req_read <= ap_const_logic_0;
        end if; 
    end process;


    rx_readReqAddr_pop_rsp_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, rx_readReqAddr_pop_rsp_full_n, ap_predicate_op131_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op131_write_state2 = ap_const_boolean_1))) then 
            rx_readReqAddr_pop_rsp_blk_n <= rx_readReqAddr_pop_rsp_full_n;
        else 
            rx_readReqAddr_pop_rsp_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rx_readReqAddr_pop_rsp_din <= trunc_ln493_reg_849;

    rx_readReqAddr_pop_rsp_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op131_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op131_write_state2 = ap_const_boolean_1))) then 
            rx_readReqAddr_pop_rsp_write <= ap_const_logic_1;
        else 
            rx_readReqAddr_pop_rsp_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_126_i_fu_672_p5 <= (((ptrMeta_valid & ptrMeta_tail_V) & ptrMeta_head_V) & insert_key_V);
    tmp_131_i_nbreadreq_fu_156_p3 <= (0=>(mq_metaRspFifo_empty_n), others=>'-');
    tmp_133_i_nbreadreq_fu_178_p3 <= (0=>(mq_freeListFifo_empty_n), others=>'-');
    tmp_134_i_nbreadreq_fu_186_p3 <= (0=>(rx_readReqAddr_pop_req_empty_n), others=>'-');
    tmp_144_i_fu_739_p6 <= ((((ap_const_lv1_0 & xor_ln500_reg_868) & ptrMeta_tail_V) & tmp_135_i_reg_854) & popRequest_key_V);
    tmp_34_fu_546_p3 <= mq_metaRspFifo_dout(88 downto 88);
    tmp_fu_538_p3 <= mq_metaRspFifo_dout(80 downto 80);
    tmp_i_nbreadreq_fu_170_p3 <= (0=>(tx_readReqAddr_push_empty_n), others=>'-');
    trunc_ln275_fu_610_p1 <= tx_readReqAddr_push_dout(16 - 1 downto 0);
    trunc_ln288_fu_572_p1 <= rx_readReqAddr_pop_req_dout(32 - 1 downto 0);
    trunc_ln301_fu_510_p1 <= mq_pointerRspFifo_dout(16 - 1 downto 0);
    trunc_ln476_fu_494_p1 <= mq_pointerRspFifo_dout(16 - 1 downto 0);
    trunc_ln493_fu_524_p1 <= mq_metaRspFifo_dout(64 - 1 downto 0);

    tx_readReqAddr_push_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tx_readReqAddr_push_empty_n, ap_predicate_op61_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_done_reg = ap_const_logic_0) and (ap_predicate_op61_read_state1 = ap_const_boolean_1))) then 
            tx_readReqAddr_push_blk_n <= tx_readReqAddr_push_empty_n;
        else 
            tx_readReqAddr_push_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    tx_readReqAddr_push_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op61_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op61_read_state1 = ap_const_boolean_1))) then 
            tx_readReqAddr_push_read <= ap_const_logic_1;
        else 
            tx_readReqAddr_push_read <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln500_fu_560_p2 <= (tmp_34_fu_546_p3 xor ap_const_lv1_1);
    zext_ln276_cast_fu_765_p3 <= (ap_const_lv1_1 & trunc_ln275_reg_891);
    zext_ln276_fu_772_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln276_cast_fu_765_p3),32));
    zext_ln294_fu_756_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln288_1_reg_886),32));
    zext_ln308_cast_fu_689_p5 <= (((ap_const_lv65_10000000001010000 & insert_value_V_load_reg_811) & ap_const_lv48_0) & newMetaIdx_V_load_reg_799);
    zext_ln308_fu_699_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln308_cast_fu_689_p5),256));
    zext_ln309_cast_fu_704_p5 <= (((ap_const_lv1_1 & newMetaIdx_V_load_reg_799) & newMetaIdx_V_load_reg_799) & insert_key_V);
    zext_ln309_fu_714_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln309_cast_fu_704_p5),64));
    zext_ln317_cast_fu_719_p5 <= (((ap_const_lv57_100000000000000 & newMetaIdx_V_load_reg_799) & ap_const_lv112_0) & reg_473);
    zext_ln317_fu_730_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln317_cast_fu_719_p5),256));
    zext_ln319_fu_514_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_storemerge1_i_phi_fu_261_p4),3));
    zext_ln326_cast_fu_657_p5 <= (((ap_const_lv65_10000000001010000 & insert_value_V_load_reg_811) & ap_const_lv48_0) & newMetaIdx_V_load_reg_799);
    zext_ln326_fu_667_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln326_cast_fu_657_p5),256));
    zext_ln327_fu_684_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_126_i_fu_672_p5),64));
    zext_ln479_fu_653_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln476_reg_821),256));
    zext_ln502_fu_751_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_144_i_fu_739_p6),64));
end behav;
