 2 
行政院國家科學委員會專題研究計畫報告 
智慧型邏輯電路應用軟體研製 
The Development of Software for Intelligent Logic Circuit Design 
 
計畫編號: NSC 98-2221-E-214-030 
執行期限: 98/08/01 ~ 99/7/31 
主持人: 黃瑞初 教授 
共同研究人員:黃致樫、龔志剛、楊仁賓、陳威志、陳玉珠 
執行機關:義守大學電機工程系 
 
摘要 
 
本研究主要目的在於以類神經網路及
智慧型演算法為主要技術，完成一智慧型
邏輯電路設計研究，其中神經網路用以替
代邏輯單元，粒子群聚最佳演算法則用以
搜尋各邏輯單元間連線的可能性，由我們
實驗的模擬結果可以發現，此一新的方式
的確可以達到我們預期的目標，而此一研
究成果也可以視為未來另一種硬體電路演
化的技術。 
 
Abstract 
 
In this research, a new logic circuit 
design technique by using neural network 
and particle swarm optimization (PSO) 
method is proposed. The neural network was 
used to substitute the logic unit and PSO 
algorithm was used to determine the 
possibility of connection among the logic 
units. By off-line gate-level simulations, the 
results obviously demonstrate the validity of 
this new technique proposed. It could be 
taken as an alternative way for possible 
evolutionary hardware applications in the 
future. 
 
Keywords ： logic circuit design, neural 
network, particle swarm 
optimization 
 
I Introduction 
 
In recent years, many researches have 
been proposed and focused on the 
evolutionary hardware design [1-5]. The aim 
of these researches is to develop the 
automatic hardware design technique based 
on the evolutionary algorithm used. Due to 
the fast improvements of hardware 
manufacturing skill in the field 
programmable gate arrays (FPGAs) and the 
complex programmable logic devices 
(CPLDs), a great progress has been obtained 
in the evolutionary computation skills. The 
automatic evolutionary hardware design has 
become an important issue for the optimal 
logic circuit design.  
 
Many machine learning or artificial 
intelligent skills have been employed into 
this area. The main idea of these studies is to 
integrate the evolutionary algorithms into 
the hardware encoding. The common skills 
used in these studies include genetic 
algorithm (GA), genetic programming (GP), 
evolutionary programming (EP), and 
evolution strategy (ES). These algorithms 
tried to find the best hardware design based 
on the specific constraints and made the 
hardware structure can be adjusted 
automatically in according with the changes 
of environment changes.  
 
Actually, many hardware design 
approaches, such as Boolean algebra, 
 4 
operated in the real-valued domain, the 
impossible outcomes of logic unit are all set 
to be “0”. Table 1 shows the example of 
truth table of NAND gate used for neural 
network training.  
 
Table 1: The truth table of NAND gate. 
 
X1 X2 Y 
0.2 0.2 0.8 
0.2 0.8 0.8 
0.8 0.2 0.8 
0.8 0.8 0.2 
 
Fig.2 shows the modeling situation of 
neural network NAND gate. From the figure 
shown, the neural network logic unit 
completely has the same function as the 
original NAND gate. That also means the 
random circuit matrix can be substituted by 
the neural network circuit model. 
0.0
0.2
0.4
0.6
0.8
1.0
-4
-2
0
2
4
-4
-2
0
2
4
Z
(H
ei
gh
t)
X
Y
NAND Gate
0.0 
0.2 
0.4 
0.6 
0.8 
1.0 
 
 
Fig. 2  The modeling situation of neural 
network NAND gate. 
 
Fig. 3 shows the equivalent neural 
model of NAND gate. Fig. 4 shows the 
equivalent neural models for different logic 
cells.  

 
 
Fig. 3  The equivalent neural model of 
NAND gate. 
 




 
 
Fig. 4  The equivalent neural models for 
different logic cells. 
 
3.2 PSO Evolutionary Algorithm 
 
PSO algorithm was used as the 
evolutionary computation. It was used to 
search the possible and optimal connections 
among the units of neural network circuit 
model. PSO was initialized by Eberhart and 
Kennedy in year 1995 [8-9]. The ith particle 
position at time k can be computed 
according to the following equations.  
        
    kxkGrc
kxkPrckvkv
d
igg
d
i
d
ipp
d
i
d
i


                   
  1
 (3.1) 
   1)(1  kvkxkx di
d
i
d
i    (3.2) 
 
where  kxdi is the ith particle’s current 
position in the d-dimensional search space. 
 kvdi  is the current velocity.  kP
d
i  is the 
best position of the ith particle in the 
d-dimensional space.  kG  is the best 
position among all the particles in the 
population. pc  and gc are two positive 
constants. pr  and gr  are two random 
numbers in the range [0, 1].  
 
The PSO with inertia weight method 
[10] was used for evolutionary computation 
in our simulations. It is a method which can 
balance the global and local search. The 
equation (3.1) is changed to:  
        
    kxkGrc
kxkPrckvwkv
d
igg
d
i
d
ipp
d
i
d
i

1
(3.3) 
where w is the inertia weight. In our study, 
the weight value is updated by using the 
following equation.  
 6 
X1
X2
X3
Sum 
Out
 
 
Fig. 10  The final result for the sum out 
design. 
 
X1
X2
X3
Carry 
Out
Sum 
Out
 
 
Fig. 11  The completed full adder design. 
 
V. Conclusion 
 
This research presents a new logic 
circuit design technique by using neural 
network and PSO method. The neural 
network was used to substitute the logic unit 
and PSO algorithm was used to determine 
the possibility of connection among the 
logic units. From the results by off-line 
gate-level simulations, we can clearly find 
the validity of the new technique proposed. 
It could be concluded as an alternative way 
for the possible evolutionary hardware 
applications in the future. In addition, in this 
study, only PSO method was used to search 
the optimal connections of the circuit matrix. 
Other optimization evolutionary methods 
also can be used in the future study.  
 
References 
 
[1]  D. Chen, T. Aoki, N. Homma, T. 
Terasaki & T. Higuchi, “Graph-based 
evolutionary design of arithmetic 
circuits. IEEE Transaction on 
Evolution and Computation, Vol. 6, 
No. 1, pp. 86–100, 2002. 
[2]  C. A. C. Coello & A. H. Aguirre, 
“Design of combinational logic circuits 
through an evolutionary multiobjective 
optimization approach”, Artificial 
Intelligence for Engineering, Design, 
Analysis and Manufacture, Vol. 16, No. 
1, pp. 39–53, 2002. 
[3]  C. A. C. Coello, A. D. Christiansen & 
A. H. Aguirre, “Towards automated 
evolutionary design of combinational 
circuits”, Computers and Electrical 
Engineering, Vol. 27, pp.1–28, 2001. 
[4]  H. de Garis, “Evolvable hardware: 
genetic programming of a darwin 
machine”, Artificial Neural Nets and 
Genetic Algorithms, Springer-Verlag, 
pp. 441–449, 1993. 
[5]  C. Y. Chen & R. C. Hwang, "A new 
variable topology for evolutionary 
hardware design", Expert Systems 
With Applications, Vol. 36, No. 1, pp. 
634-642, 2009. 
[6]  J. vonNeumann & A. W. Burks, The 
theory of self-reproducing automata. 
Urbana: University of Illinois Press, 
1966. 
[7] S. J. Louis, G. J. E. & Rawlins, G. J. E., 
“Designer genetic algorithms: Genetic 
algorithms in structure design”, Fourth 
international conference on genetic 
algorithms. San Mateo, CA: Morgan 
Kauffman, pp. 53–60, 1991. 
[8] J. Kennedy and R. Eberhart, ”A new 
optimizer using particle swarm theory”, 
Proceedings of the Sixth International 
Symposium on Micro machine and 
Human Science, Nagoya, Japan, pp. 
39-43, 1995. 
[9] J. Kennedy and R. Eberhart, “Particle 
swarm optimization”, IEEE 
International Conference of Neural 
Networks, pp.1942-1948, 1995. 
[10] Shi, Y. and R. Eberhart, “A modified 
particle swarm optimizer”, IEEE World 
Congress on Computational 
Intelligence, pp. 69-73, IEEE Press, 
Piscataway, NJ, 1998. 
 
 
 
 
 2
展開一系列之聽講演活動，本人在此次會議中共發表了兩篇論文，分別為“The 
Identifications of Ammonia Concentration by Different Neural Models” 與
“Non-Stationary Signal Forecasting by Neural Network with Modified Neurons”。  
 
二、與會心得 
 
本次大會為 IEEE Instrumentation and Measurement Society 及 IEEE Computer 
Society所聯合舉辦之年會，其規模相當龐大，發表之論文數量與質量也十分可
觀。藉由參與此次會議，本人得與接觸不同國家的學者專家並認識交談，除對
其他國家於同一領域相關研究有進一步之了解外，並同時對他國的研究情況有
更進一步之認識。經由參與本次會議，由相關的論文發表中，無論是在研究的
應用價值與對問題的探討深度，個人深深以為應多鼓勵國內各大專以上之教師
與研究生參加此類型國際會議並發表論文，藉由吸取相關知識外，並可將國內
的研究情形與水準介紹予他國學者了解，經由與世界各國學者的交談，適時的
將國內教育與研究概況介紹予他們認識。 
 
此次會議中，相關論文的研究應用範圍極為廣泛，大多為電機資訊相關領域
及其於工業技術的應用。諸多論文的探討均為實際應用取向，相當具有參考價
值。經由此會議的參與，個人吸取了與本人研究方向極為相關的知識，對個人
未來之研究幫助甚大，可謂獲益良多。因此，需要處理之工作要項包含整理及
參考相關研究論文，找出具有價值性的文章仔細研讀，並開始研究。 
 
三、建議 
 
近年來，彼岸大陸積極舉辦各型國際級的學術研討會，其數量與規模有急
速上升的趨勢。無疑的，此番作為對提昇中國大陸之學術在國際間的地位大大
 4
 
 
 
 6
 
 
 
 
 
 8
 
 
 
 10
 
 
 
 
 
 12
 
 
 
 14
 
 
國科會補助專題研究計畫成果報告自評表 
請就研究內容與原計畫相符程度、達成預期目標情況、研究成果之學術或應用價
值（簡要敘述成果所代表之意義、價值、影響或進一步發展之可能性）、是否適
合在學術期刊發表或申請專利、主要發現或其他有關價值等，作一綜合評估。
1. 請就研究內容與原計畫相符程度、達成預期目標情況作一綜合評估 
■達成目標 
□未達成目標（請說明，以 100字為限） 
□實驗失敗 
□因故實驗中斷 
□其他原因 
說明： 
2. 研究成果在學術期刊發表或申請專利等情形： 
論文：□已發表 ■未發表之文稿 □撰寫中 □無 
專利：□已獲得 □申請中 ■無 
技轉：□已技轉 □洽談中 ■無 
其他：（以 100字為限） 
3. 請依學術成就、技術創新、社會影響等方面，評估研究成果之學術或應用價
值（簡要敘述成果所代表之意義、價值、影響或進一步發展之可能性）（以
500字為限） 
本研究主要目的在於以類神經網路及智慧型演算法為主要技術，完成一智慧型邏輯電路設
計研究，期望發展出一套新的硬體電路演化的技術。在我們的研究中，利用神經網路替代
邏輯單元，然後將整個 random circuit matrix 視為依各大型的神經網路，再以粒子群聚
最佳演算法搜尋各邏輯單元間連線的可能性，進而完成邏輯電路設計自動化的目的。 
 
由我們實驗的模擬結果可以發現，此一新的方式的確可以達到我們預期的目標，就學術與
技術上而言，均具有其創新性，而此一研究成果也可以視為未來另一種硬體電路演化的技
術參考。 
 
