**** Begin Compile Point : qspi0_ipgen_qspi_flash_controller_core_Z266_layer0 ****
**** End Compile Point : qspi0_ipgen_qspi_flash_controller_core_Z266_layer0 ****
**** Begin Compile Point : mpmc0_ipgen_lscc_mpmc_axi_Z235_layer0 ****
**** End Compile Point : mpmc0_ipgen_lscc_mpmc_axi_Z235_layer0 ****
**** Begin Compile Point : soc_golden_gsrd ****
**** End Compile Point : soc_golden_gsrd ****
**** Begin Compile Point : lpddr4_mc_contr0_ipgen_lpddr4_mc_prot_eng_Z172_layer0 ****
**** End Compile Point : lpddr4_mc_contr0_ipgen_lpddr4_mc_prot_eng_Z172_layer0 ****
**** Begin Compile Point : cpu0_1s_1s_0_1073741824_0_1073741824_0s_0_1s_0_143_layer0 ****
**** End Compile Point : cpu0_1s_1s_0_1073741824_0_1073741824_0s_0_1s_0_143_layer0 ****
**** Begin Compile Point : axi4_interconnect0_ipgen_axi_cross_bar_Z11_layer0 ****
**** End Compile Point : axi4_interconnect0_ipgen_axi_cross_bar_Z11_layer0 ****
**** Begin Compile Point : lpddr4_mc_contr0 ****
**** End Compile Point : lpddr4_mc_contr0 ****
**** Begin Compile Point : lpddr4_mc_contr0_ipgen_lpddr4_mc_sch_iface_top_Z161_layer0 ****
**** End Compile Point : lpddr4_mc_contr0_ipgen_lpddr4_mc_sch_iface_top_Z161_layer0 ****
**** Begin Compile Point : lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0 ****
**** End Compile Point : lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0 ****
**** Begin Compile Point : sgdma0_ipgen_sgdmac_core_Z281_layer0 ****
**** End Compile Point : sgdma0_ipgen_sgdmac_core_Z281_layer0 ****
**** Begin Compile Point : axi4_interconnect0_ipgen_lscc_sync_axi_interconnect_Z12_layer0 ****
**** End Compile Point : axi4_interconnect0_ipgen_lscc_sync_axi_interconnect_Z12_layer0 ****
**** Begin Compile Point : axi4_interconnect1_ipgen_lscc_sync_axi_interconnect_Z116_layer0 ****
**** End Compile Point : axi4_interconnect1_ipgen_lscc_sync_axi_interconnect_Z116_layer0 ****
