# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../guia_09.srcs/sources_1/new/myLatchD_Clr.vhd" \
"../../../../guia_09.srcs/sim_1/imports/capitulo09/myLatchD_Clr_tb.vhd" \

# Do not sort compile order
nosort
