// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module filt_AXIvideo2Mat (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        src_axi_TDATA,
        src_axi_TVALID,
        src_axi_TREADY,
        src_axi_TKEEP,
        src_axi_TSTRB,
        src_axi_TUSER,
        src_axi_TLAST,
        src_axi_TID,
        src_axi_TDEST,
        img_rows_V_dout,
        img_rows_V_empty_n,
        img_rows_V_read,
        img_cols_V_dout,
        img_cols_V_empty_n,
        img_cols_V_read,
        img_data_stream_0_V_din,
        img_data_stream_0_V_full_n,
        img_data_stream_0_V_write,
        img_data_stream_1_V_din,
        img_data_stream_1_V_full_n,
        img_data_stream_1_V_write,
        img_data_stream_2_V_din,
        img_data_stream_2_V_full_n,
        img_data_stream_2_V_write,
        img_data_stream_3_V_din,
        img_data_stream_3_V_full_n,
        img_data_stream_3_V_write,
        img_rows_V_out_din,
        img_rows_V_out_full_n,
        img_rows_V_out_write,
        img_cols_V_out_din,
        img_cols_V_out_full_n,
        img_cols_V_out_write
);

parameter    ap_ST_st1_fsm_0 = 7'b1;
parameter    ap_ST_st2_fsm_1 = 7'b10;
parameter    ap_ST_st3_fsm_2 = 7'b100;
parameter    ap_ST_st4_fsm_3 = 7'b1000;
parameter    ap_ST_pp1_stg0_fsm_4 = 7'b10000;
parameter    ap_ST_st7_fsm_5 = 7'b100000;
parameter    ap_ST_st8_fsm_6 = 7'b1000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_1F = 32'b11111;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] src_axi_TDATA;
input   src_axi_TVALID;
output   src_axi_TREADY;
input  [3:0] src_axi_TKEEP;
input  [3:0] src_axi_TSTRB;
input  [0:0] src_axi_TUSER;
input  [0:0] src_axi_TLAST;
input  [0:0] src_axi_TID;
input  [0:0] src_axi_TDEST;
input  [8:0] img_rows_V_dout;
input   img_rows_V_empty_n;
output   img_rows_V_read;
input  [9:0] img_cols_V_dout;
input   img_cols_V_empty_n;
output   img_cols_V_read;
output  [7:0] img_data_stream_0_V_din;
input   img_data_stream_0_V_full_n;
output   img_data_stream_0_V_write;
output  [7:0] img_data_stream_1_V_din;
input   img_data_stream_1_V_full_n;
output   img_data_stream_1_V_write;
output  [7:0] img_data_stream_2_V_din;
input   img_data_stream_2_V_full_n;
output   img_data_stream_2_V_write;
output  [7:0] img_data_stream_3_V_din;
input   img_data_stream_3_V_full_n;
output   img_data_stream_3_V_write;
output  [8:0] img_rows_V_out_din;
input   img_rows_V_out_full_n;
output   img_rows_V_out_write;
output  [9:0] img_cols_V_out_din;
input   img_cols_V_out_full_n;
output   img_cols_V_out_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg src_axi_TREADY;
reg img_rows_V_read;
reg img_cols_V_read;
reg img_data_stream_0_V_write;
reg img_data_stream_1_V_write;
reg img_data_stream_2_V_write;
reg img_data_stream_3_V_write;
reg img_rows_V_out_write;
reg img_cols_V_out_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_25;
reg    src_axi_TDATA_blk_n;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_79;
reg    ap_sig_cseq_ST_pp1_stg0_fsm_4;
reg    ap_sig_86;
reg    ap_reg_ppiten_pp1_it0;
reg    ap_reg_ppiten_pp1_it1;
wire   [0:0] exitcond7_i_fu_365_p2;
wire   [0:0] brmerge_i_fu_379_p2;
reg    ap_sig_cseq_ST_st7_fsm_5;
reg    ap_sig_106;
reg    img_rows_V_blk_n;
reg    img_cols_V_blk_n;
reg    img_data_stream_0_V_blk_n;
reg   [0:0] exitcond7_i_reg_463;
reg    img_data_stream_1_V_blk_n;
reg    img_data_stream_2_V_blk_n;
reg    img_data_stream_3_V_blk_n;
reg    img_rows_V_out_blk_n;
reg    img_cols_V_out_blk_n;
reg   [0:0] eol_reg_223;
reg   [31:0] axi_data_V_1_i_reg_234;
reg   [8:0] p_4_i_reg_245;
reg   [0:0] eol_i_reg_256;
reg   [0:0] axi_last_V_2_i_reg_268;
reg   [31:0] p_Val2_s_reg_281;
reg   [8:0] img_rows_V_read_reg_424;
reg    ap_sig_152;
reg   [9:0] img_cols_V_read_reg_429;
reg   [31:0] tmp_data_V_reg_434;
reg   [0:0] tmp_last_V_reg_442;
wire   [0:0] exitcond6_i_fu_350_p2;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_171;
wire   [7:0] i_V_fu_355_p2;
reg   [7:0] i_V_reg_458;
reg    ap_sig_176;
reg    ap_sig_189;
wire   [8:0] j_V_fu_370_p2;
wire   [7:0] tmp_fu_385_p1;
reg   [7:0] tmp_reg_476;
reg   [7:0] tmp_108_reg_481;
reg   [7:0] tmp_54_reg_486;
reg   [7:0] tmp_55_reg_491;
reg    ap_sig_209;
reg   [0:0] axi_last_V_3_i_reg_293;
reg   [0:0] axi_last_V1_i_reg_192;
reg    ap_sig_cseq_ST_st8_fsm_6;
reg    ap_sig_227;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_234;
reg   [31:0] axi_data_V_3_i_reg_305;
reg   [31:0] axi_data_V1_i_reg_202;
reg   [7:0] p_i_reg_212;
reg   [0:0] eol_phi_fu_226_p4;
reg   [31:0] axi_data_V_1_i_phi_fu_237_p4;
reg   [0:0] eol_i_phi_fu_260_p4;
wire   [0:0] ap_reg_phiprechg_axi_last_V_2_i_reg_268pp1_it0;
wire   [31:0] ap_reg_phiprechg_p_Val2_s_reg_281pp1_it0;
reg   [31:0] p_Val2_s_phi_fu_285_p4;
reg   [0:0] eol_2_i_reg_317;
reg   [0:0] sof_1_i_fu_114;
wire   [8:0] p_cast_cast_i_fu_346_p1;
wire   [9:0] p_4_cast_cast_i_fu_361_p1;
wire   [0:0] tmp_user_V_fu_337_p1;
reg   [6:0] ap_NS_fsm;
reg    ap_sig_99;
reg    ap_sig_255;
reg    ap_sig_197;
reg    ap_sig_275;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 7'b1;
#0 ap_reg_ppiten_pp1_it0 = 1'b0;
#0 ap_reg_ppiten_pp1_it1 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_continue)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & ~(1'b0 == exitcond6_i_fu_350_p2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_176) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_189)) & ~(exitcond7_i_fu_365_p2 == 1'b0))) begin
            ap_reg_ppiten_pp1_it0 <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & (1'b0 == exitcond6_i_fu_350_p2))) begin
            ap_reg_ppiten_pp1_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (exitcond7_i_fu_365_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_176) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_189)))) begin
            ap_reg_ppiten_pp1_it1 <= 1'b1;
        end else if ((((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & (1'b0 == exitcond6_i_fu_350_p2)) | ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_176) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_189)) & ~(exitcond7_i_fu_365_p2 == 1'b0)))) begin
            ap_reg_ppiten_pp1_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        axi_data_V1_i_reg_202 <= tmp_data_V_reg_434;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_6)) begin
        axi_data_V1_i_reg_202 <= axi_data_V_3_i_reg_305;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & (1'b0 == exitcond7_i_reg_463) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_176) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_189)))) begin
        axi_data_V_1_i_reg_234 <= p_Val2_s_reg_281;
    end else if (((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & (1'b0 == exitcond6_i_fu_350_p2))) begin
        axi_data_V_1_i_reg_234 <= axi_data_V1_i_reg_202;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it0) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_176) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_189)) & ~(exitcond7_i_fu_365_p2 == 1'b0))) begin
        axi_data_V_3_i_reg_305 <= axi_data_V_1_i_phi_fu_237_p4;
    end else if (((1'b1 == ap_sig_cseq_ST_st7_fsm_5) & (1'b0 == eol_2_i_reg_317) & ~ap_sig_209)) begin
        axi_data_V_3_i_reg_305 <= src_axi_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        axi_last_V1_i_reg_192 <= tmp_last_V_reg_442;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_6)) begin
        axi_last_V1_i_reg_192 <= axi_last_V_3_i_reg_293;
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_197) begin
        if (ap_sig_255) begin
            axi_last_V_2_i_reg_268 <= eol_phi_fu_226_p4;
        end else if (ap_sig_99) begin
            axi_last_V_2_i_reg_268 <= src_axi_TLAST;
        end else if ((1'b1 == 1'b1)) begin
            axi_last_V_2_i_reg_268 <= ap_reg_phiprechg_axi_last_V_2_i_reg_268pp1_it0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it0) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_176) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_189)) & ~(exitcond7_i_fu_365_p2 == 1'b0))) begin
        axi_last_V_3_i_reg_293 <= eol_phi_fu_226_p4;
    end else if (((1'b1 == ap_sig_cseq_ST_st7_fsm_5) & (1'b0 == eol_2_i_reg_317) & ~ap_sig_209)) begin
        axi_last_V_3_i_reg_293 <= src_axi_TLAST;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it0) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_176) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_189)) & ~(exitcond7_i_fu_365_p2 == 1'b0))) begin
        eol_2_i_reg_317 <= eol_i_phi_fu_260_p4;
    end else if (((1'b1 == ap_sig_cseq_ST_st7_fsm_5) & (1'b0 == eol_2_i_reg_317) & ~ap_sig_209)) begin
        eol_2_i_reg_317 <= src_axi_TLAST;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & (1'b0 == exitcond7_i_reg_463) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_176) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_189)))) begin
        eol_i_reg_256 <= axi_last_V_2_i_reg_268;
    end else if (((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & (1'b0 == exitcond6_i_fu_350_p2))) begin
        eol_i_reg_256 <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & (1'b0 == exitcond7_i_reg_463) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_176) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_189)))) begin
        eol_reg_223 <= axi_last_V_2_i_reg_268;
    end else if (((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & (1'b0 == exitcond6_i_fu_350_p2))) begin
        eol_reg_223 <= axi_last_V1_i_reg_192;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it0) & (exitcond7_i_fu_365_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_176) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_189)))) begin
        p_4_i_reg_245 <= j_V_fu_370_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & (1'b0 == exitcond6_i_fu_350_p2))) begin
        p_4_i_reg_245 <= ap_const_lv9_0;
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_197) begin
        if (ap_sig_255) begin
            p_Val2_s_reg_281 <= axi_data_V_1_i_phi_fu_237_p4;
        end else if (ap_sig_99) begin
            p_Val2_s_reg_281 <= src_axi_TDATA;
        end else if ((1'b1 == 1'b1)) begin
            p_Val2_s_reg_281 <= ap_reg_phiprechg_p_Val2_s_reg_281pp1_it0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        p_i_reg_212 <= ap_const_lv8_0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_6)) begin
        p_i_reg_212 <= i_V_reg_458;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it0) & (exitcond7_i_fu_365_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_176) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_189)))) begin
        sof_1_i_fu_114 <= 1'b0;
    end else if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        sof_1_i_fu_114 <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_176) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_189)))) begin
        exitcond7_i_reg_463 <= exitcond7_i_fu_365_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        i_V_reg_458 <= i_V_fu_355_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_152)) begin
        img_cols_V_read_reg_429 <= img_cols_V_dout;
        img_rows_V_read_reg_424 <= img_rows_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (exitcond7_i_fu_365_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_176) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_189)))) begin
        tmp_108_reg_481 <= {{p_Val2_s_phi_fu_285_p4[ap_const_lv32_F : ap_const_lv32_8]}};
        tmp_54_reg_486 <= {{p_Val2_s_phi_fu_285_p4[ap_const_lv32_17 : ap_const_lv32_10]}};
        tmp_55_reg_491 <= {{p_Val2_s_phi_fu_285_p4[ap_const_lv32_1F : ap_const_lv32_18]}};
        tmp_reg_476 <= tmp_fu_385_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(src_axi_TVALID == 1'b0))) begin
        tmp_data_V_reg_434 <= src_axi_TDATA;
        tmp_last_V_reg_442 <= src_axi_TLAST;
    end
end

always @ (*) begin
    if (((1'b1 == ap_done_reg) | ((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & ~(1'b0 == exitcond6_i_fu_350_p2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & ~(1'b0 == exitcond6_i_fu_350_p2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_86) begin
        ap_sig_cseq_ST_pp1_stg0_fsm_4 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp1_stg0_fsm_4 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_25) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_79) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_234) begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_171) begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_106) begin
        ap_sig_cseq_ST_st7_fsm_5 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_5 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_227) begin
        ap_sig_cseq_ST_st8_fsm_6 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & (1'b0 == exitcond7_i_reg_463))) begin
        axi_data_V_1_i_phi_fu_237_p4 = p_Val2_s_reg_281;
    end else begin
        axi_data_V_1_i_phi_fu_237_p4 = axi_data_V_1_i_reg_234;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & (1'b0 == exitcond7_i_reg_463))) begin
        eol_i_phi_fu_260_p4 = axi_last_V_2_i_reg_268;
    end else begin
        eol_i_phi_fu_260_p4 = eol_i_reg_256;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & (1'b0 == exitcond7_i_reg_463))) begin
        eol_phi_fu_226_p4 = axi_last_V_2_i_reg_268;
    end else begin
        eol_phi_fu_226_p4 = eol_reg_223;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        img_cols_V_blk_n = img_cols_V_empty_n;
    end else begin
        img_cols_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        img_cols_V_out_blk_n = img_cols_V_out_full_n;
    end else begin
        img_cols_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_152)) begin
        img_cols_V_out_write = 1'b1;
    end else begin
        img_cols_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_152)) begin
        img_cols_V_read = 1'b1;
    end else begin
        img_cols_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & (1'b0 == exitcond7_i_reg_463))) begin
        img_data_stream_0_V_blk_n = img_data_stream_0_V_full_n;
    end else begin
        img_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & (1'b0 == exitcond7_i_reg_463) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_176) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_189)))) begin
        img_data_stream_0_V_write = 1'b1;
    end else begin
        img_data_stream_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & (1'b0 == exitcond7_i_reg_463))) begin
        img_data_stream_1_V_blk_n = img_data_stream_1_V_full_n;
    end else begin
        img_data_stream_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & (1'b0 == exitcond7_i_reg_463) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_176) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_189)))) begin
        img_data_stream_1_V_write = 1'b1;
    end else begin
        img_data_stream_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & (1'b0 == exitcond7_i_reg_463))) begin
        img_data_stream_2_V_blk_n = img_data_stream_2_V_full_n;
    end else begin
        img_data_stream_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & (1'b0 == exitcond7_i_reg_463) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_176) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_189)))) begin
        img_data_stream_2_V_write = 1'b1;
    end else begin
        img_data_stream_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & (1'b0 == exitcond7_i_reg_463))) begin
        img_data_stream_3_V_blk_n = img_data_stream_3_V_full_n;
    end else begin
        img_data_stream_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & (1'b0 == exitcond7_i_reg_463) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_176) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_189)))) begin
        img_data_stream_3_V_write = 1'b1;
    end else begin
        img_data_stream_3_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        img_rows_V_blk_n = img_rows_V_empty_n;
    end else begin
        img_rows_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        img_rows_V_out_blk_n = img_rows_V_out_full_n;
    end else begin
        img_rows_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_152)) begin
        img_rows_V_out_write = 1'b1;
    end else begin
        img_rows_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_152)) begin
        img_rows_V_read = 1'b1;
    end else begin
        img_rows_V_read = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_275) begin
        if (~(1'b0 == brmerge_i_fu_379_p2)) begin
            p_Val2_s_phi_fu_285_p4 = axi_data_V_1_i_phi_fu_237_p4;
        end else if ((1'b0 == brmerge_i_fu_379_p2)) begin
            p_Val2_s_phi_fu_285_p4 = src_axi_TDATA;
        end else begin
            p_Val2_s_phi_fu_285_p4 = ap_reg_phiprechg_p_Val2_s_reg_281pp1_it0;
        end
    end else begin
        p_Val2_s_phi_fu_285_p4 = ap_reg_phiprechg_p_Val2_s_reg_281pp1_it0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) | ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it0) & (exitcond7_i_fu_365_p2 == 1'b0) & (1'b0 == brmerge_i_fu_379_p2)) | ((1'b1 == ap_sig_cseq_ST_st7_fsm_5) & (1'b0 == eol_2_i_reg_317)))) begin
        src_axi_TDATA_blk_n = src_axi_TVALID;
    end else begin
        src_axi_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(src_axi_TVALID == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st7_fsm_5) & (1'b0 == eol_2_i_reg_317) & ~ap_sig_209) | ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it0) & (exitcond7_i_fu_365_p2 == 1'b0) & (1'b0 == brmerge_i_fu_379_p2) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_176) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_189))))) begin
        src_axi_TREADY = 1'b1;
    end else begin
        src_axi_TREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~ap_sig_152) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            if ((~(src_axi_TVALID == 1'b0) & (1'b0 == tmp_user_V_fu_337_p1))) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else if ((~(src_axi_TVALID == 1'b0) & ~(1'b0 == tmp_user_V_fu_337_p1))) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st3_fsm_2 : begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st4_fsm_3 : begin
            if (~(1'b0 == exitcond6_i_fu_350_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_4;
            end
        end
        ap_ST_pp1_stg0_fsm_4 : begin
            if (~((1'b1 == ap_reg_ppiten_pp1_it0) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_176) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_189)) & ~(exitcond7_i_fu_365_p2 == 1'b0))) begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_4;
            end else if (((1'b1 == ap_reg_ppiten_pp1_it0) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_176) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_189)) & ~(exitcond7_i_fu_365_p2 == 1'b0))) begin
                ap_NS_fsm = ap_ST_st7_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_4;
            end
        end
        ap_ST_st7_fsm_5 : begin
            if (((1'b0 == eol_2_i_reg_317) & ~ap_sig_209)) begin
                ap_NS_fsm = ap_ST_st7_fsm_5;
            end else if ((~ap_sig_209 & ~(1'b0 == eol_2_i_reg_317))) begin
                ap_NS_fsm = ap_ST_st8_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_st7_fsm_5;
            end
        end
        ap_ST_st8_fsm_6 : begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_reg_phiprechg_axi_last_V_2_i_reg_268pp1_it0 = 'bx;

assign ap_reg_phiprechg_p_Val2_s_reg_281pp1_it0 = 'bx;

always @ (*) begin
    ap_sig_106 = (1'b1 == ap_CS_fsm[ap_const_lv32_5]);
end

always @ (*) begin
    ap_sig_152 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | (img_rows_V_empty_n == 1'b0) | (img_cols_V_empty_n == 1'b0) | (img_rows_V_out_full_n == 1'b0) | (img_cols_V_out_full_n == 1'b0));
end

always @ (*) begin
    ap_sig_171 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

always @ (*) begin
    ap_sig_176 = ((exitcond7_i_fu_365_p2 == 1'b0) & (1'b0 == brmerge_i_fu_379_p2) & (src_axi_TVALID == 1'b0));
end

always @ (*) begin
    ap_sig_189 = (((1'b0 == exitcond7_i_reg_463) & (img_data_stream_0_V_full_n == 1'b0)) | ((1'b0 == exitcond7_i_reg_463) & (img_data_stream_1_V_full_n == 1'b0)) | ((1'b0 == exitcond7_i_reg_463) & (img_data_stream_2_V_full_n == 1'b0)) | ((1'b0 == exitcond7_i_reg_463) & (img_data_stream_3_V_full_n == 1'b0)));
end

always @ (*) begin
    ap_sig_197 = ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it0) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_176) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_189)));
end

always @ (*) begin
    ap_sig_209 = ((1'b0 == eol_2_i_reg_317) & (src_axi_TVALID == 1'b0));
end

always @ (*) begin
    ap_sig_227 = (1'b1 == ap_CS_fsm[ap_const_lv32_6]);
end

always @ (*) begin
    ap_sig_234 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_25 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_255 = ((exitcond7_i_fu_365_p2 == 1'b0) & ~(1'b0 == brmerge_i_fu_379_p2));
end

always @ (*) begin
    ap_sig_275 = ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it0) & (exitcond7_i_fu_365_p2 == 1'b0));
end

always @ (*) begin
    ap_sig_79 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_86 = (1'b1 == ap_CS_fsm[ap_const_lv32_4]);
end

always @ (*) begin
    ap_sig_99 = ((exitcond7_i_fu_365_p2 == 1'b0) & (1'b0 == brmerge_i_fu_379_p2));
end

assign brmerge_i_fu_379_p2 = (sof_1_i_fu_114 | eol_i_phi_fu_260_p4);

assign exitcond6_i_fu_350_p2 = ((p_cast_cast_i_fu_346_p1 == img_rows_V_read_reg_424) ? 1'b1 : 1'b0);

assign exitcond7_i_fu_365_p2 = ((p_4_cast_cast_i_fu_361_p1 == img_cols_V_read_reg_429) ? 1'b1 : 1'b0);

assign i_V_fu_355_p2 = (p_i_reg_212 + ap_const_lv8_1);

assign img_cols_V_out_din = img_cols_V_dout;

assign img_data_stream_0_V_din = tmp_reg_476;

assign img_data_stream_1_V_din = tmp_108_reg_481;

assign img_data_stream_2_V_din = tmp_54_reg_486;

assign img_data_stream_3_V_din = tmp_55_reg_491;

assign img_rows_V_out_din = img_rows_V_dout;

assign j_V_fu_370_p2 = (p_4_i_reg_245 + ap_const_lv9_1);

assign p_4_cast_cast_i_fu_361_p1 = p_4_i_reg_245;

assign p_cast_cast_i_fu_346_p1 = p_i_reg_212;

assign tmp_fu_385_p1 = p_Val2_s_phi_fu_285_p4[7:0];

assign tmp_user_V_fu_337_p1 = src_axi_TUSER;

endmodule //filt_AXIvideo2Mat
