Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Jan 24 15:54:11 2019
| Host         : Acer running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -rpx system_wrapper_timing_summary_routed.rpx
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.768    -6754.844                   5659                12792        0.022        0.000                      0                12792        1.000        0.000                       0                  3738  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
clk_fpga_0                     {0.000 5.000}        10.000          100.000         
clk_in1                        {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0  {0.000 2.500}        5.000           200.000         
  clkfbout_system_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                           1.995        0.000                      0                 1983        0.045        0.000                      0                 1983        4.020        0.000                       0                   860  
clk_in1                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0       -3.768    -4026.917                   5266                10426        0.022        0.000                      0                10426        1.000        0.000                       0                  2874  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                   clk_out1_system_clk_wiz_0_0       -3.329    -4132.896                   1644                 1644        1.639        0.000                      0                 1644  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            clk_out1_system_clk_wiz_0_0  clk_out1_system_clk_wiz_0_0       -0.916      -40.889                    110                  383        0.730        0.000                      0                  383  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.995ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.995ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg3_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.485ns  (logic 1.582ns (21.136%)  route 5.903ns (78.864%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.237     5.644    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X7Y48          LUT6 (Prop_lut6_I3_O)        0.124     5.768 f  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg3[7]_i_2/O
                         net (fo=8, routed)           3.219     8.987    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg3[7]_i_2_n_0
    SLICE_X19Y7          LUT3 (Prop_lut3_I2_O)        0.124     9.111 r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           1.447    10.558    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0
    SLICE_X21Y18         FDRE                                         r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         1.489    12.681    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y18         FDRE                                         r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                         clock pessimism              0.230    12.912    
                         clock uncertainty           -0.154    12.758    
    SLICE_X21Y18         FDRE (Setup_fdre_C_CE)      -0.205    12.553    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg3_reg[0]
  -------------------------------------------------------------------
                         required time                         12.553    
                         arrival time                         -10.558    
  -------------------------------------------------------------------
                         slack                                  1.995    

Slack (MET) :             1.995ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg3_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.485ns  (logic 1.582ns (21.136%)  route 5.903ns (78.864%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.237     5.644    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X7Y48          LUT6 (Prop_lut6_I3_O)        0.124     5.768 f  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg3[7]_i_2/O
                         net (fo=8, routed)           3.219     8.987    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg3[7]_i_2_n_0
    SLICE_X19Y7          LUT3 (Prop_lut3_I2_O)        0.124     9.111 r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           1.447    10.558    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0
    SLICE_X21Y18         FDRE                                         r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg3_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         1.489    12.681    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y18         FDRE                                         r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg3_reg[5]/C
                         clock pessimism              0.230    12.912    
                         clock uncertainty           -0.154    12.758    
    SLICE_X21Y18         FDRE (Setup_fdre_C_CE)      -0.205    12.553    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                         12.553    
                         arrival time                         -10.558    
  -------------------------------------------------------------------
                         slack                                  1.995    

Slack (MET) :             2.013ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 1.834ns (24.557%)  route 5.634ns (75.443%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.474     5.881    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X6Y48          LUT4 (Prop_lut4_I2_O)        0.152     6.033 r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_3/O
                         net (fo=24, routed)          2.789     8.822    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X15Y9          LUT5 (Prop_lut5_I3_O)        0.348     9.170 r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_2/O
                         net (fo=8, routed)           1.371    10.541    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X17Y18         FDRE                                         r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         1.490    12.682    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y18         FDRE                                         r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
                         clock pessimism              0.230    12.913    
                         clock uncertainty           -0.154    12.759    
    SLICE_X17Y18         FDRE (Setup_fdre_C_CE)      -0.205    12.554    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0_reg[5]
  -------------------------------------------------------------------
                         required time                         12.554    
                         arrival time                         -10.541    
  -------------------------------------------------------------------
                         slack                                  2.013    

Slack (MET) :             2.013ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 1.834ns (24.557%)  route 5.634ns (75.443%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.474     5.881    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X6Y48          LUT4 (Prop_lut4_I2_O)        0.152     6.033 r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_3/O
                         net (fo=24, routed)          2.789     8.822    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X15Y9          LUT5 (Prop_lut5_I3_O)        0.348     9.170 r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_2/O
                         net (fo=8, routed)           1.371    10.541    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X17Y18         FDRE                                         r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         1.490    12.682    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y18         FDRE                                         r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0_reg[7]/C
                         clock pessimism              0.230    12.913    
                         clock uncertainty           -0.154    12.759    
    SLICE_X17Y18         FDRE (Setup_fdre_C_CE)      -0.205    12.554    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0_reg[7]
  -------------------------------------------------------------------
                         required time                         12.554    
                         arrival time                         -10.541    
  -------------------------------------------------------------------
                         slack                                  2.013    

Slack (MET) :             2.020ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.460ns  (logic 1.834ns (24.584%)  route 5.626ns (75.416%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.474     5.881    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X6Y48          LUT4 (Prop_lut4_I2_O)        0.152     6.033 r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_3/O
                         net (fo=24, routed)          2.789     8.822    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X15Y9          LUT5 (Prop_lut5_I3_O)        0.348     9.170 r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_2/O
                         net (fo=8, routed)           1.363    10.533    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X18Y20         FDRE                                         r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         1.489    12.681    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y20         FDRE                                         r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
                         clock pessimism              0.230    12.912    
                         clock uncertainty           -0.154    12.758    
    SLICE_X18Y20         FDRE (Setup_fdre_C_CE)      -0.205    12.553    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0_reg[4]
  -------------------------------------------------------------------
                         required time                         12.553    
                         arrival time                         -10.533    
  -------------------------------------------------------------------
                         slack                                  2.020    

Slack (MET) :             2.065ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg5_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.421ns  (logic 1.834ns (24.713%)  route 5.587ns (75.287%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.474     5.881    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X6Y48          LUT4 (Prop_lut4_I2_O)        0.152     6.033 r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_3/O
                         net (fo=24, routed)          3.026     9.059    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X15Y9          LUT5 (Prop_lut5_I3_O)        0.348     9.407 r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg5[7]_i_1/O
                         net (fo=8, routed)           1.087    10.494    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0
    SLICE_X17Y14         FDRE                                         r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg5_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         1.495    12.687    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y14         FDRE                                         r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg5_reg[2]/C
                         clock pessimism              0.230    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X17Y14         FDRE (Setup_fdre_C_CE)      -0.205    12.559    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg5_reg[2]
  -------------------------------------------------------------------
                         required time                         12.559    
                         arrival time                         -10.494    
  -------------------------------------------------------------------
                         slack                                  2.065    

Slack (MET) :             2.065ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg5_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.421ns  (logic 1.834ns (24.713%)  route 5.587ns (75.287%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.474     5.881    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X6Y48          LUT4 (Prop_lut4_I2_O)        0.152     6.033 r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_3/O
                         net (fo=24, routed)          3.026     9.059    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X15Y9          LUT5 (Prop_lut5_I3_O)        0.348     9.407 r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg5[7]_i_1/O
                         net (fo=8, routed)           1.087    10.494    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0
    SLICE_X17Y14         FDRE                                         r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg5_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         1.495    12.687    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y14         FDRE                                         r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg5_reg[4]/C
                         clock pessimism              0.230    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X17Y14         FDRE (Setup_fdre_C_CE)      -0.205    12.559    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg5_reg[4]
  -------------------------------------------------------------------
                         required time                         12.559    
                         arrival time                         -10.494    
  -------------------------------------------------------------------
                         slack                                  2.065    

Slack (MET) :             2.065ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg5_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.421ns  (logic 1.834ns (24.713%)  route 5.587ns (75.287%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.474     5.881    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X6Y48          LUT4 (Prop_lut4_I2_O)        0.152     6.033 r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_3/O
                         net (fo=24, routed)          3.026     9.059    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X15Y9          LUT5 (Prop_lut5_I3_O)        0.348     9.407 r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg5[7]_i_1/O
                         net (fo=8, routed)           1.087    10.494    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0
    SLICE_X17Y14         FDRE                                         r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg5_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         1.495    12.687    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y14         FDRE                                         r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg5_reg[5]/C
                         clock pessimism              0.230    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X17Y14         FDRE (Setup_fdre_C_CE)      -0.205    12.559    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg5_reg[5]
  -------------------------------------------------------------------
                         required time                         12.559    
                         arrival time                         -10.494    
  -------------------------------------------------------------------
                         slack                                  2.065    

Slack (MET) :             2.065ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg5_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.421ns  (logic 1.834ns (24.713%)  route 5.587ns (75.287%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.474     5.881    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X6Y48          LUT4 (Prop_lut4_I2_O)        0.152     6.033 r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_3/O
                         net (fo=24, routed)          3.026     9.059    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X15Y9          LUT5 (Prop_lut5_I3_O)        0.348     9.407 r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg5[7]_i_1/O
                         net (fo=8, routed)           1.087    10.494    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0
    SLICE_X17Y14         FDRE                                         r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg5_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         1.495    12.687    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y14         FDRE                                         r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg5_reg[7]/C
                         clock pessimism              0.230    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X17Y14         FDRE (Setup_fdre_C_CE)      -0.205    12.559    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg5_reg[7]
  -------------------------------------------------------------------
                         required time                         12.559    
                         arrival time                         -10.494    
  -------------------------------------------------------------------
                         slack                                  2.065    

Slack (MET) :             2.118ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.260ns  (logic 1.834ns (25.261%)  route 5.426ns (74.739%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.474     5.881    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X6Y48          LUT4 (Prop_lut4_I2_O)        0.152     6.033 r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_3/O
                         net (fo=24, routed)          2.789     8.822    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X15Y9          LUT5 (Prop_lut5_I3_O)        0.348     9.170 r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_2/O
                         net (fo=8, routed)           1.163    10.333    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X23Y16         FDRE                                         r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         1.488    12.680    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y16         FDRE                                         r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                         clock pessimism              0.130    12.810    
                         clock uncertainty           -0.154    12.656    
    SLICE_X23Y16         FDRE (Setup_fdre_C_CE)      -0.205    12.451    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0_reg[2]
  -------------------------------------------------------------------
                         required time                         12.451    
                         arrival time                         -10.333    
  -------------------------------------------------------------------
                         slack                                  2.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         0.586     0.927    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X3Y47          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[47]/Q
                         net (fo=9, routed)           0.242     1.309    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][18]
    SLICE_X1Y51          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         0.851     1.221    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y51          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.072     1.264    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.480%)  route 0.223ns (63.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         0.584     0.925    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[61]/Q
                         net (fo=1, routed)           0.223     1.275    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][30]
    SLICE_X5Y48          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         0.854     1.224    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y48          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X5Y48          FDRE (Hold_fdre_C_D)         0.016     1.211    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (51.940%)  route 0.118ns (48.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         0.584     0.925    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y40          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.118     1.171    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X0Y40          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         0.850     1.220    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y40          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.262     0.958    
    SLICE_X0Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.088    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         0.586     0.927    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y48          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.144     1.212    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X4Y48          SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         0.854     1.224    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y48          SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.284     0.940    
    SLICE_X4Y48          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.123    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.140%)  route 0.178ns (55.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         0.584     0.925    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y41          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.178     1.244    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X0Y43          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         0.851     1.221    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y43          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.262     0.959    
    SLICE_X0Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.141    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.209ns (41.833%)  route 0.291ns (58.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         0.584     0.925    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X4Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]/Q
                         net (fo=1, routed)           0.291     1.379    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg_n_0_[0]
    SLICE_X4Y47          LUT3 (Prop_lut3_I2_O)        0.045     1.424 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[0]_i_1/O
                         net (fo=1, routed)           0.000     1.424    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer[0]
    SLICE_X4Y47          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         0.854     1.224    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X4Y47          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[0]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X4Y47          FDRE (Hold_fdre_C_D)         0.120     1.315    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.585%)  route 0.104ns (42.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         0.584     0.925    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y41          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.104     1.169    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X4Y41          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         0.852     1.222    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y41          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.281     0.941    
    SLICE_X4Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.056    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         0.584     0.925    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X3Y40          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.056     1.121    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[8]
    SLICE_X3Y40          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         0.852     1.222    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y40          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                         clock pessimism             -0.297     0.925    
    SLICE_X3Y40          FDRE (Hold_fdre_C_D)         0.078     1.003    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.003    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         0.584     0.925    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X3Y40          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.056     1.121    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[4]
    SLICE_X3Y40          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         0.852     1.222    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y40          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                         clock pessimism             -0.297     0.925    
    SLICE_X3Y40          FDRE (Hold_fdre_C_D)         0.076     1.001    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         0.584     0.925    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X3Y40          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/Q
                         net (fo=1, routed)           0.056     1.121    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[11]
    SLICE_X3Y40          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         0.852     1.222    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y40          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
                         clock pessimism             -0.297     0.925    
    SLICE_X3Y40          FDRE (Hold_fdre_C_D)         0.075     1.000    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y38    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y38    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y36    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y36    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y37    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y37    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y37    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y37    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y38    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y36    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y36    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y37    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y44    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y44    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y44    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y44    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y44    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y35    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y42    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y42    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y42    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y42    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y44    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y44    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y44    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_in1
  To Clock:  clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :         5266  Failing Endpoints,  Worst Slack       -3.768ns,  Total Violation    -4026.917ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.768ns  (required time - arrival time)
  Source:                 system_i/DelayUnit_0/U0/r_2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/DelayUnit_0/U0/m5_axis_tdata_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.721ns  (logic 4.453ns (51.058%)  route 4.268ns (48.942%))
  Logic Levels:           17  (CARRY4=12 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 3.671 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        1.675    -0.684    system_i/DelayUnit_0/U0/clk
    SLICE_X7Y17          FDRE                                         r  system_i/DelayUnit_0/U0/r_2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.419    -0.265 f  system_i/DelayUnit_0/U0/r_2_reg[10]/Q
                         net (fo=4, routed)           0.450     0.185    system_i/DelayUnit_0/U0/r_2_reg_n_0_[10]
    SLICE_X7Y17          LUT2 (Prop_lut2_I0_O)        0.299     0.484 r  system_i/DelayUnit_0/U0/r_21_carry_i_7/O
                         net (fo=1, routed)           0.000     0.484    system_i/DelayUnit_0/U0/r_21_carry_i_7_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.034 r  system_i/DelayUnit_0/U0/r_21_carry/CO[3]
                         net (fo=1, routed)           0.000     1.034    system_i/DelayUnit_0/U0/r_21_carry_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.148 r  system_i/DelayUnit_0/U0/r_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.148    system_i/DelayUnit_0/U0/r_21_carry__0_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.262 f  system_i/DelayUnit_0/U0/r_21_carry__1/CO[3]
                         net (fo=63, routed)          0.844     2.106    system_i/DelayUnit_0/U0/r_21_carry__1_n_0
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.124     2.230 r  system_i/DelayUnit_0/U0/stream2_samples_reg_0_63_0_2_i_7/O
                         net (fo=67, routed)          0.736     2.966    system_i/DelayUnit_0/U0/r_2[0]
    SLICE_X9Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.546 r  system_i/DelayUnit_0/U0/r_20_carry/CO[3]
                         net (fo=1, routed)           0.000     3.546    system_i/DelayUnit_0/U0/r_20_carry_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.660 r  system_i/DelayUnit_0/U0/r_20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.660    system_i/DelayUnit_0/U0/r_20_carry__0_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.774 r  system_i/DelayUnit_0/U0/r_20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.774    system_i/DelayUnit_0/U0/r_20_carry__1_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.888 r  system_i/DelayUnit_0/U0/r_20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.888    system_i/DelayUnit_0/U0/r_20_carry__2_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.002 r  system_i/DelayUnit_0/U0/r_20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.002    system_i/DelayUnit_0/U0/r_20_carry__3_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.116 r  system_i/DelayUnit_0/U0/r_20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.116    system_i/DelayUnit_0/U0/r_20_carry__4_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.230 r  system_i/DelayUnit_0/U0/r_20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.230    system_i/DelayUnit_0/U0/r_20_carry__5_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     4.465 r  system_i/DelayUnit_0/U0/r_20_carry__6/O[0]
                         net (fo=2, routed)           0.710     5.175    system_i/DelayUnit_0/U0/p_3_in__0[29]
    SLICE_X11Y16         LUT5 (Prop_lut5_I4_O)        0.299     5.474 r  system_i/DelayUnit_0/U0/i__carry__1_i_4__3/O
                         net (fo=1, routed)           0.462     5.935    system_i/DelayUnit_0/U0/i__carry__1_i_4__3_n_0
    SLICE_X7Y16          LUT4 (Prop_lut4_I0_O)        0.124     6.059 r  system_i/DelayUnit_0/U0/i__carry__1_i_2__3/O
                         net (fo=1, routed)           0.000     6.059    system_i/DelayUnit_0/U0/i__carry__1_i_2__3_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.629 r  system_i/DelayUnit_0/U0/p_0_out_inferred__5/i__carry__1/CO[2]
                         net (fo=16, routed)          1.067     7.697    system_i/DelayUnit_0/U0/p_0_out_inferred__5/i__carry__1_n_1
    SLICE_X11Y16         LUT3 (Prop_lut3_I1_O)        0.341     8.038 r  system_i/DelayUnit_0/U0/m5_axis_tdata[10]_i_1/O
                         net (fo=1, routed)           0.000     8.038    system_i/DelayUnit_0/U0/p_1_out__3[10]
    SLICE_X11Y16         FDCE                                         r  system_i/DelayUnit_0/U0/m5_axis_tdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        1.503     3.671    system_i/DelayUnit_0/U0/clk
    SLICE_X11Y16         FDCE                                         r  system_i/DelayUnit_0/U0/m5_axis_tdata_reg[10]/C
                         clock pessimism              0.588     4.259    
                         clock uncertainty           -0.065     4.194    
    SLICE_X11Y16         FDCE (Setup_fdce_C_D)        0.075     4.269    system_i/DelayUnit_0/U0/m5_axis_tdata_reg[10]
  -------------------------------------------------------------------
                         required time                          4.269    
                         arrival time                          -8.038    
  -------------------------------------------------------------------
                         slack                                 -3.768    

Slack (VIOLATED) :        -3.725ns  (required time - arrival time)
  Source:                 system_i/DelayUnit_0/U0/r_2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/DelayUnit_0/U0/m5_axis_tdata_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.721ns  (logic 4.453ns (51.063%)  route 4.268ns (48.937%))
  Logic Levels:           17  (CARRY4=12 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 3.671 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        1.675    -0.684    system_i/DelayUnit_0/U0/clk
    SLICE_X7Y17          FDRE                                         r  system_i/DelayUnit_0/U0/r_2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.419    -0.265 f  system_i/DelayUnit_0/U0/r_2_reg[10]/Q
                         net (fo=4, routed)           0.450     0.185    system_i/DelayUnit_0/U0/r_2_reg_n_0_[10]
    SLICE_X7Y17          LUT2 (Prop_lut2_I0_O)        0.299     0.484 r  system_i/DelayUnit_0/U0/r_21_carry_i_7/O
                         net (fo=1, routed)           0.000     0.484    system_i/DelayUnit_0/U0/r_21_carry_i_7_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.034 r  system_i/DelayUnit_0/U0/r_21_carry/CO[3]
                         net (fo=1, routed)           0.000     1.034    system_i/DelayUnit_0/U0/r_21_carry_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.148 r  system_i/DelayUnit_0/U0/r_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.148    system_i/DelayUnit_0/U0/r_21_carry__0_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.262 f  system_i/DelayUnit_0/U0/r_21_carry__1/CO[3]
                         net (fo=63, routed)          0.844     2.106    system_i/DelayUnit_0/U0/r_21_carry__1_n_0
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.124     2.230 r  system_i/DelayUnit_0/U0/stream2_samples_reg_0_63_0_2_i_7/O
                         net (fo=67, routed)          0.736     2.966    system_i/DelayUnit_0/U0/r_2[0]
    SLICE_X9Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.546 r  system_i/DelayUnit_0/U0/r_20_carry/CO[3]
                         net (fo=1, routed)           0.000     3.546    system_i/DelayUnit_0/U0/r_20_carry_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.660 r  system_i/DelayUnit_0/U0/r_20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.660    system_i/DelayUnit_0/U0/r_20_carry__0_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.774 r  system_i/DelayUnit_0/U0/r_20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.774    system_i/DelayUnit_0/U0/r_20_carry__1_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.888 r  system_i/DelayUnit_0/U0/r_20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.888    system_i/DelayUnit_0/U0/r_20_carry__2_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.002 r  system_i/DelayUnit_0/U0/r_20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.002    system_i/DelayUnit_0/U0/r_20_carry__3_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.116 r  system_i/DelayUnit_0/U0/r_20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.116    system_i/DelayUnit_0/U0/r_20_carry__4_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.230 r  system_i/DelayUnit_0/U0/r_20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.230    system_i/DelayUnit_0/U0/r_20_carry__5_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     4.465 r  system_i/DelayUnit_0/U0/r_20_carry__6/O[0]
                         net (fo=2, routed)           0.710     5.175    system_i/DelayUnit_0/U0/p_3_in__0[29]
    SLICE_X11Y16         LUT5 (Prop_lut5_I4_O)        0.299     5.474 r  system_i/DelayUnit_0/U0/i__carry__1_i_4__3/O
                         net (fo=1, routed)           0.462     5.935    system_i/DelayUnit_0/U0/i__carry__1_i_4__3_n_0
    SLICE_X7Y16          LUT4 (Prop_lut4_I0_O)        0.124     6.059 r  system_i/DelayUnit_0/U0/i__carry__1_i_2__3/O
                         net (fo=1, routed)           0.000     6.059    system_i/DelayUnit_0/U0/i__carry__1_i_2__3_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.629 r  system_i/DelayUnit_0/U0/p_0_out_inferred__5/i__carry__1/CO[2]
                         net (fo=16, routed)          1.066     7.696    system_i/DelayUnit_0/U0/p_0_out_inferred__5/i__carry__1_n_1
    SLICE_X8Y16          LUT3 (Prop_lut3_I1_O)        0.341     8.037 r  system_i/DelayUnit_0/U0/m5_axis_tdata[2]_i_1/O
                         net (fo=1, routed)           0.000     8.037    system_i/DelayUnit_0/U0/p_1_out__3[2]
    SLICE_X8Y16          FDCE                                         r  system_i/DelayUnit_0/U0/m5_axis_tdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        1.503     3.671    system_i/DelayUnit_0/U0/clk
    SLICE_X8Y16          FDCE                                         r  system_i/DelayUnit_0/U0/m5_axis_tdata_reg[2]/C
                         clock pessimism              0.588     4.259    
                         clock uncertainty           -0.065     4.194    
    SLICE_X8Y16          FDCE (Setup_fdce_C_D)        0.118     4.312    system_i/DelayUnit_0/U0/m5_axis_tdata_reg[2]
  -------------------------------------------------------------------
                         required time                          4.312    
                         arrival time                          -8.037    
  -------------------------------------------------------------------
                         slack                                 -3.725    

Slack (VIOLATED) :        -3.696ns  (required time - arrival time)
  Source:                 system_i/DelayUnit_0/U0/r_2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/DelayUnit_0/U0/m5_axis_tdata_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.685ns  (logic 4.455ns (51.295%)  route 4.230ns (48.705%))
  Logic Levels:           17  (CARRY4=12 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 3.672 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        1.675    -0.684    system_i/DelayUnit_0/U0/clk
    SLICE_X7Y17          FDRE                                         r  system_i/DelayUnit_0/U0/r_2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.419    -0.265 f  system_i/DelayUnit_0/U0/r_2_reg[10]/Q
                         net (fo=4, routed)           0.450     0.185    system_i/DelayUnit_0/U0/r_2_reg_n_0_[10]
    SLICE_X7Y17          LUT2 (Prop_lut2_I0_O)        0.299     0.484 r  system_i/DelayUnit_0/U0/r_21_carry_i_7/O
                         net (fo=1, routed)           0.000     0.484    system_i/DelayUnit_0/U0/r_21_carry_i_7_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.034 r  system_i/DelayUnit_0/U0/r_21_carry/CO[3]
                         net (fo=1, routed)           0.000     1.034    system_i/DelayUnit_0/U0/r_21_carry_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.148 r  system_i/DelayUnit_0/U0/r_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.148    system_i/DelayUnit_0/U0/r_21_carry__0_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.262 f  system_i/DelayUnit_0/U0/r_21_carry__1/CO[3]
                         net (fo=63, routed)          0.844     2.106    system_i/DelayUnit_0/U0/r_21_carry__1_n_0
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.124     2.230 r  system_i/DelayUnit_0/U0/stream2_samples_reg_0_63_0_2_i_7/O
                         net (fo=67, routed)          0.736     2.966    system_i/DelayUnit_0/U0/r_2[0]
    SLICE_X9Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.546 r  system_i/DelayUnit_0/U0/r_20_carry/CO[3]
                         net (fo=1, routed)           0.000     3.546    system_i/DelayUnit_0/U0/r_20_carry_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.660 r  system_i/DelayUnit_0/U0/r_20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.660    system_i/DelayUnit_0/U0/r_20_carry__0_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.774 r  system_i/DelayUnit_0/U0/r_20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.774    system_i/DelayUnit_0/U0/r_20_carry__1_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.888 r  system_i/DelayUnit_0/U0/r_20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.888    system_i/DelayUnit_0/U0/r_20_carry__2_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.002 r  system_i/DelayUnit_0/U0/r_20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.002    system_i/DelayUnit_0/U0/r_20_carry__3_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.116 r  system_i/DelayUnit_0/U0/r_20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.116    system_i/DelayUnit_0/U0/r_20_carry__4_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.230 r  system_i/DelayUnit_0/U0/r_20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.230    system_i/DelayUnit_0/U0/r_20_carry__5_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     4.465 r  system_i/DelayUnit_0/U0/r_20_carry__6/O[0]
                         net (fo=2, routed)           0.710     5.175    system_i/DelayUnit_0/U0/p_3_in__0[29]
    SLICE_X11Y16         LUT5 (Prop_lut5_I4_O)        0.299     5.474 r  system_i/DelayUnit_0/U0/i__carry__1_i_4__3/O
                         net (fo=1, routed)           0.462     5.935    system_i/DelayUnit_0/U0/i__carry__1_i_4__3_n_0
    SLICE_X7Y16          LUT4 (Prop_lut4_I0_O)        0.124     6.059 r  system_i/DelayUnit_0/U0/i__carry__1_i_2__3/O
                         net (fo=1, routed)           0.000     6.059    system_i/DelayUnit_0/U0/i__carry__1_i_2__3_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.629 r  system_i/DelayUnit_0/U0/p_0_out_inferred__5/i__carry__1/CO[2]
                         net (fo=16, routed)          1.029     7.658    system_i/DelayUnit_0/U0/p_0_out_inferred__5/i__carry__1_n_1
    SLICE_X7Y13          LUT3 (Prop_lut3_I1_O)        0.343     8.001 r  system_i/DelayUnit_0/U0/m5_axis_tdata[7]_i_1/O
                         net (fo=1, routed)           0.000     8.001    system_i/DelayUnit_0/U0/p_1_out__3[7]
    SLICE_X7Y13          FDCE                                         r  system_i/DelayUnit_0/U0/m5_axis_tdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        1.504     3.672    system_i/DelayUnit_0/U0/clk
    SLICE_X7Y13          FDCE                                         r  system_i/DelayUnit_0/U0/m5_axis_tdata_reg[7]/C
                         clock pessimism              0.623     4.295    
                         clock uncertainty           -0.065     4.230    
    SLICE_X7Y13          FDCE (Setup_fdce_C_D)        0.075     4.305    system_i/DelayUnit_0/U0/m5_axis_tdata_reg[7]
  -------------------------------------------------------------------
                         required time                          4.305    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                 -3.696    

Slack (VIOLATED) :        -3.675ns  (required time - arrival time)
  Source:                 system_i/DelayUnit_0/U0/r_2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/DelayUnit_0/U0/m5_axis_tdata_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.672ns  (logic 4.455ns (51.374%)  route 4.217ns (48.626%))
  Logic Levels:           17  (CARRY4=12 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 3.715 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        1.675    -0.684    system_i/DelayUnit_0/U0/clk
    SLICE_X7Y17          FDRE                                         r  system_i/DelayUnit_0/U0/r_2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.419    -0.265 f  system_i/DelayUnit_0/U0/r_2_reg[10]/Q
                         net (fo=4, routed)           0.450     0.185    system_i/DelayUnit_0/U0/r_2_reg_n_0_[10]
    SLICE_X7Y17          LUT2 (Prop_lut2_I0_O)        0.299     0.484 r  system_i/DelayUnit_0/U0/r_21_carry_i_7/O
                         net (fo=1, routed)           0.000     0.484    system_i/DelayUnit_0/U0/r_21_carry_i_7_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.034 r  system_i/DelayUnit_0/U0/r_21_carry/CO[3]
                         net (fo=1, routed)           0.000     1.034    system_i/DelayUnit_0/U0/r_21_carry_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.148 r  system_i/DelayUnit_0/U0/r_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.148    system_i/DelayUnit_0/U0/r_21_carry__0_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.262 f  system_i/DelayUnit_0/U0/r_21_carry__1/CO[3]
                         net (fo=63, routed)          0.844     2.106    system_i/DelayUnit_0/U0/r_21_carry__1_n_0
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.124     2.230 r  system_i/DelayUnit_0/U0/stream2_samples_reg_0_63_0_2_i_7/O
                         net (fo=67, routed)          0.736     2.966    system_i/DelayUnit_0/U0/r_2[0]
    SLICE_X9Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.546 r  system_i/DelayUnit_0/U0/r_20_carry/CO[3]
                         net (fo=1, routed)           0.000     3.546    system_i/DelayUnit_0/U0/r_20_carry_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.660 r  system_i/DelayUnit_0/U0/r_20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.660    system_i/DelayUnit_0/U0/r_20_carry__0_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.774 r  system_i/DelayUnit_0/U0/r_20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.774    system_i/DelayUnit_0/U0/r_20_carry__1_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.888 r  system_i/DelayUnit_0/U0/r_20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.888    system_i/DelayUnit_0/U0/r_20_carry__2_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.002 r  system_i/DelayUnit_0/U0/r_20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.002    system_i/DelayUnit_0/U0/r_20_carry__3_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.116 r  system_i/DelayUnit_0/U0/r_20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.116    system_i/DelayUnit_0/U0/r_20_carry__4_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.230 r  system_i/DelayUnit_0/U0/r_20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.230    system_i/DelayUnit_0/U0/r_20_carry__5_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     4.465 r  system_i/DelayUnit_0/U0/r_20_carry__6/O[0]
                         net (fo=2, routed)           0.710     5.175    system_i/DelayUnit_0/U0/p_3_in__0[29]
    SLICE_X11Y16         LUT5 (Prop_lut5_I4_O)        0.299     5.474 r  system_i/DelayUnit_0/U0/i__carry__1_i_4__3/O
                         net (fo=1, routed)           0.462     5.935    system_i/DelayUnit_0/U0/i__carry__1_i_4__3_n_0
    SLICE_X7Y16          LUT4 (Prop_lut4_I0_O)        0.124     6.059 r  system_i/DelayUnit_0/U0/i__carry__1_i_2__3/O
                         net (fo=1, routed)           0.000     6.059    system_i/DelayUnit_0/U0/i__carry__1_i_2__3_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.629 r  system_i/DelayUnit_0/U0/p_0_out_inferred__5/i__carry__1/CO[2]
                         net (fo=16, routed)          1.016     7.645    system_i/DelayUnit_0/U0/p_0_out_inferred__5/i__carry__1_n_1
    SLICE_X5Y16          LUT3 (Prop_lut3_I1_O)        0.343     7.988 r  system_i/DelayUnit_0/U0/m5_axis_tdata[0]_i_1/O
                         net (fo=1, routed)           0.000     7.988    system_i/DelayUnit_0/U0/p_1_out__3[0]
    SLICE_X5Y16          FDCE                                         r  system_i/DelayUnit_0/U0/m5_axis_tdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        1.547     3.715    system_i/DelayUnit_0/U0/clk
    SLICE_X5Y16          FDCE                                         r  system_i/DelayUnit_0/U0/m5_axis_tdata_reg[0]/C
                         clock pessimism              0.588     4.303    
                         clock uncertainty           -0.065     4.238    
    SLICE_X5Y16          FDCE (Setup_fdce_C_D)        0.075     4.313    system_i/DelayUnit_0/U0/m5_axis_tdata_reg[0]
  -------------------------------------------------------------------
                         required time                          4.313    
                         arrival time                          -7.988    
  -------------------------------------------------------------------
                         slack                                 -3.675    

Slack (VIOLATED) :        -3.637ns  (required time - arrival time)
  Source:                 system_i/DelayUnit_0/U0/r_2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/DelayUnit_0/U0/m5_axis_tdata_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.673ns  (logic 4.449ns (51.298%)  route 4.224ns (48.702%))
  Logic Levels:           17  (CARRY4=12 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 3.711 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        1.675    -0.684    system_i/DelayUnit_0/U0/clk
    SLICE_X7Y17          FDRE                                         r  system_i/DelayUnit_0/U0/r_2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.419    -0.265 f  system_i/DelayUnit_0/U0/r_2_reg[10]/Q
                         net (fo=4, routed)           0.450     0.185    system_i/DelayUnit_0/U0/r_2_reg_n_0_[10]
    SLICE_X7Y17          LUT2 (Prop_lut2_I0_O)        0.299     0.484 r  system_i/DelayUnit_0/U0/r_21_carry_i_7/O
                         net (fo=1, routed)           0.000     0.484    system_i/DelayUnit_0/U0/r_21_carry_i_7_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.034 r  system_i/DelayUnit_0/U0/r_21_carry/CO[3]
                         net (fo=1, routed)           0.000     1.034    system_i/DelayUnit_0/U0/r_21_carry_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.148 r  system_i/DelayUnit_0/U0/r_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.148    system_i/DelayUnit_0/U0/r_21_carry__0_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.262 f  system_i/DelayUnit_0/U0/r_21_carry__1/CO[3]
                         net (fo=63, routed)          0.844     2.106    system_i/DelayUnit_0/U0/r_21_carry__1_n_0
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.124     2.230 r  system_i/DelayUnit_0/U0/stream2_samples_reg_0_63_0_2_i_7/O
                         net (fo=67, routed)          0.736     2.966    system_i/DelayUnit_0/U0/r_2[0]
    SLICE_X9Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.546 r  system_i/DelayUnit_0/U0/r_20_carry/CO[3]
                         net (fo=1, routed)           0.000     3.546    system_i/DelayUnit_0/U0/r_20_carry_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.660 r  system_i/DelayUnit_0/U0/r_20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.660    system_i/DelayUnit_0/U0/r_20_carry__0_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.774 r  system_i/DelayUnit_0/U0/r_20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.774    system_i/DelayUnit_0/U0/r_20_carry__1_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.888 r  system_i/DelayUnit_0/U0/r_20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.888    system_i/DelayUnit_0/U0/r_20_carry__2_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.002 r  system_i/DelayUnit_0/U0/r_20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.002    system_i/DelayUnit_0/U0/r_20_carry__3_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.116 r  system_i/DelayUnit_0/U0/r_20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.116    system_i/DelayUnit_0/U0/r_20_carry__4_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.230 r  system_i/DelayUnit_0/U0/r_20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.230    system_i/DelayUnit_0/U0/r_20_carry__5_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     4.465 r  system_i/DelayUnit_0/U0/r_20_carry__6/O[0]
                         net (fo=2, routed)           0.710     5.175    system_i/DelayUnit_0/U0/p_3_in__0[29]
    SLICE_X11Y16         LUT5 (Prop_lut5_I4_O)        0.299     5.474 r  system_i/DelayUnit_0/U0/i__carry__1_i_4__3/O
                         net (fo=1, routed)           0.462     5.935    system_i/DelayUnit_0/U0/i__carry__1_i_4__3_n_0
    SLICE_X7Y16          LUT4 (Prop_lut4_I0_O)        0.124     6.059 r  system_i/DelayUnit_0/U0/i__carry__1_i_2__3/O
                         net (fo=1, routed)           0.000     6.059    system_i/DelayUnit_0/U0/i__carry__1_i_2__3_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.629 r  system_i/DelayUnit_0/U0/p_0_out_inferred__5/i__carry__1/CO[2]
                         net (fo=16, routed)          1.023     7.652    system_i/DelayUnit_0/U0/p_0_out_inferred__5/i__carry__1_n_1
    SLICE_X0Y16          LUT3 (Prop_lut3_I1_O)        0.337     7.989 r  system_i/DelayUnit_0/U0/m5_axis_tdata[6]_i_1/O
                         net (fo=1, routed)           0.000     7.989    system_i/DelayUnit_0/U0/p_1_out__3[6]
    SLICE_X0Y16          FDCE                                         r  system_i/DelayUnit_0/U0/m5_axis_tdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        1.543     3.711    system_i/DelayUnit_0/U0/clk
    SLICE_X0Y16          FDCE                                         r  system_i/DelayUnit_0/U0/m5_axis_tdata_reg[6]/C
                         clock pessimism              0.588     4.299    
                         clock uncertainty           -0.065     4.234    
    SLICE_X0Y16          FDCE (Setup_fdce_C_D)        0.118     4.352    system_i/DelayUnit_0/U0/m5_axis_tdata_reg[6]
  -------------------------------------------------------------------
                         required time                          4.352    
                         arrival time                          -7.989    
  -------------------------------------------------------------------
                         slack                                 -3.637    

Slack (VIOLATED) :        -3.541ns  (required time - arrival time)
  Source:                 system_i/DelayUnit_0/U0/r_2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/DelayUnit_0/U0/m5_axis_tdata_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.494ns  (logic 4.451ns (52.399%)  route 4.043ns (47.601%))
  Logic Levels:           17  (CARRY4=12 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 3.671 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        1.675    -0.684    system_i/DelayUnit_0/U0/clk
    SLICE_X7Y17          FDRE                                         r  system_i/DelayUnit_0/U0/r_2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.419    -0.265 f  system_i/DelayUnit_0/U0/r_2_reg[10]/Q
                         net (fo=4, routed)           0.450     0.185    system_i/DelayUnit_0/U0/r_2_reg_n_0_[10]
    SLICE_X7Y17          LUT2 (Prop_lut2_I0_O)        0.299     0.484 r  system_i/DelayUnit_0/U0/r_21_carry_i_7/O
                         net (fo=1, routed)           0.000     0.484    system_i/DelayUnit_0/U0/r_21_carry_i_7_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.034 r  system_i/DelayUnit_0/U0/r_21_carry/CO[3]
                         net (fo=1, routed)           0.000     1.034    system_i/DelayUnit_0/U0/r_21_carry_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.148 r  system_i/DelayUnit_0/U0/r_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.148    system_i/DelayUnit_0/U0/r_21_carry__0_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.262 f  system_i/DelayUnit_0/U0/r_21_carry__1/CO[3]
                         net (fo=63, routed)          0.844     2.106    system_i/DelayUnit_0/U0/r_21_carry__1_n_0
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.124     2.230 r  system_i/DelayUnit_0/U0/stream2_samples_reg_0_63_0_2_i_7/O
                         net (fo=67, routed)          0.736     2.966    system_i/DelayUnit_0/U0/r_2[0]
    SLICE_X9Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.546 r  system_i/DelayUnit_0/U0/r_20_carry/CO[3]
                         net (fo=1, routed)           0.000     3.546    system_i/DelayUnit_0/U0/r_20_carry_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.660 r  system_i/DelayUnit_0/U0/r_20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.660    system_i/DelayUnit_0/U0/r_20_carry__0_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.774 r  system_i/DelayUnit_0/U0/r_20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.774    system_i/DelayUnit_0/U0/r_20_carry__1_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.888 r  system_i/DelayUnit_0/U0/r_20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.888    system_i/DelayUnit_0/U0/r_20_carry__2_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.002 r  system_i/DelayUnit_0/U0/r_20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.002    system_i/DelayUnit_0/U0/r_20_carry__3_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.116 r  system_i/DelayUnit_0/U0/r_20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.116    system_i/DelayUnit_0/U0/r_20_carry__4_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.230 r  system_i/DelayUnit_0/U0/r_20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.230    system_i/DelayUnit_0/U0/r_20_carry__5_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     4.465 r  system_i/DelayUnit_0/U0/r_20_carry__6/O[0]
                         net (fo=2, routed)           0.710     5.175    system_i/DelayUnit_0/U0/p_3_in__0[29]
    SLICE_X11Y16         LUT5 (Prop_lut5_I4_O)        0.299     5.474 r  system_i/DelayUnit_0/U0/i__carry__1_i_4__3/O
                         net (fo=1, routed)           0.462     5.935    system_i/DelayUnit_0/U0/i__carry__1_i_4__3_n_0
    SLICE_X7Y16          LUT4 (Prop_lut4_I0_O)        0.124     6.059 r  system_i/DelayUnit_0/U0/i__carry__1_i_2__3/O
                         net (fo=1, routed)           0.000     6.059    system_i/DelayUnit_0/U0/i__carry__1_i_2__3_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.629 r  system_i/DelayUnit_0/U0/p_0_out_inferred__5/i__carry__1/CO[2]
                         net (fo=16, routed)          0.842     7.472    system_i/DelayUnit_0/U0/p_0_out_inferred__5/i__carry__1_n_1
    SLICE_X11Y16         LUT3 (Prop_lut3_I1_O)        0.339     7.811 r  system_i/DelayUnit_0/U0/m5_axis_tdata[9]_i_1/O
                         net (fo=1, routed)           0.000     7.811    system_i/DelayUnit_0/U0/p_1_out__3[9]
    SLICE_X11Y16         FDCE                                         r  system_i/DelayUnit_0/U0/m5_axis_tdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        1.503     3.671    system_i/DelayUnit_0/U0/clk
    SLICE_X11Y16         FDCE                                         r  system_i/DelayUnit_0/U0/m5_axis_tdata_reg[9]/C
                         clock pessimism              0.588     4.259    
                         clock uncertainty           -0.065     4.194    
    SLICE_X11Y16         FDCE (Setup_fdce_C_D)        0.075     4.269    system_i/DelayUnit_0/U0/m5_axis_tdata_reg[9]
  -------------------------------------------------------------------
                         required time                          4.269    
                         arrival time                          -7.811    
  -------------------------------------------------------------------
                         slack                                 -3.541    

Slack (VIOLATED) :        -3.533ns  (required time - arrival time)
  Source:                 system_i/DelayUnit_0/U0/r_2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/DelayUnit_0/U0/m5_axis_tdata_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.486ns  (logic 4.421ns (52.098%)  route 4.065ns (47.902%))
  Logic Levels:           17  (CARRY4=12 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 3.671 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        1.675    -0.684    system_i/DelayUnit_0/U0/clk
    SLICE_X7Y17          FDRE                                         r  system_i/DelayUnit_0/U0/r_2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.419    -0.265 f  system_i/DelayUnit_0/U0/r_2_reg[10]/Q
                         net (fo=4, routed)           0.450     0.185    system_i/DelayUnit_0/U0/r_2_reg_n_0_[10]
    SLICE_X7Y17          LUT2 (Prop_lut2_I0_O)        0.299     0.484 r  system_i/DelayUnit_0/U0/r_21_carry_i_7/O
                         net (fo=1, routed)           0.000     0.484    system_i/DelayUnit_0/U0/r_21_carry_i_7_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.034 r  system_i/DelayUnit_0/U0/r_21_carry/CO[3]
                         net (fo=1, routed)           0.000     1.034    system_i/DelayUnit_0/U0/r_21_carry_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.148 r  system_i/DelayUnit_0/U0/r_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.148    system_i/DelayUnit_0/U0/r_21_carry__0_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.262 f  system_i/DelayUnit_0/U0/r_21_carry__1/CO[3]
                         net (fo=63, routed)          0.844     2.106    system_i/DelayUnit_0/U0/r_21_carry__1_n_0
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.124     2.230 r  system_i/DelayUnit_0/U0/stream2_samples_reg_0_63_0_2_i_7/O
                         net (fo=67, routed)          0.736     2.966    system_i/DelayUnit_0/U0/r_2[0]
    SLICE_X9Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.546 r  system_i/DelayUnit_0/U0/r_20_carry/CO[3]
                         net (fo=1, routed)           0.000     3.546    system_i/DelayUnit_0/U0/r_20_carry_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.660 r  system_i/DelayUnit_0/U0/r_20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.660    system_i/DelayUnit_0/U0/r_20_carry__0_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.774 r  system_i/DelayUnit_0/U0/r_20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.774    system_i/DelayUnit_0/U0/r_20_carry__1_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.888 r  system_i/DelayUnit_0/U0/r_20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.888    system_i/DelayUnit_0/U0/r_20_carry__2_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.002 r  system_i/DelayUnit_0/U0/r_20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.002    system_i/DelayUnit_0/U0/r_20_carry__3_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.116 r  system_i/DelayUnit_0/U0/r_20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.116    system_i/DelayUnit_0/U0/r_20_carry__4_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.230 r  system_i/DelayUnit_0/U0/r_20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.230    system_i/DelayUnit_0/U0/r_20_carry__5_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     4.465 r  system_i/DelayUnit_0/U0/r_20_carry__6/O[0]
                         net (fo=2, routed)           0.710     5.175    system_i/DelayUnit_0/U0/p_3_in__0[29]
    SLICE_X11Y16         LUT5 (Prop_lut5_I4_O)        0.299     5.474 r  system_i/DelayUnit_0/U0/i__carry__1_i_4__3/O
                         net (fo=1, routed)           0.462     5.935    system_i/DelayUnit_0/U0/i__carry__1_i_4__3_n_0
    SLICE_X7Y16          LUT4 (Prop_lut4_I0_O)        0.124     6.059 r  system_i/DelayUnit_0/U0/i__carry__1_i_2__3/O
                         net (fo=1, routed)           0.000     6.059    system_i/DelayUnit_0/U0/i__carry__1_i_2__3_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.629 r  system_i/DelayUnit_0/U0/p_0_out_inferred__5/i__carry__1/CO[2]
                         net (fo=16, routed)          0.864     7.493    system_i/DelayUnit_0/U0/p_0_out_inferred__5/i__carry__1_n_1
    SLICE_X11Y16         LUT3 (Prop_lut3_I1_O)        0.309     7.802 r  system_i/DelayUnit_0/U0/m5_axis_tdata[3]_i_1/O
                         net (fo=1, routed)           0.000     7.802    system_i/DelayUnit_0/U0/p_1_out__3[3]
    SLICE_X11Y16         FDCE                                         r  system_i/DelayUnit_0/U0/m5_axis_tdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        1.503     3.671    system_i/DelayUnit_0/U0/clk
    SLICE_X11Y16         FDCE                                         r  system_i/DelayUnit_0/U0/m5_axis_tdata_reg[3]/C
                         clock pessimism              0.588     4.259    
                         clock uncertainty           -0.065     4.194    
    SLICE_X11Y16         FDCE (Setup_fdce_C_D)        0.075     4.269    system_i/DelayUnit_0/U0/m5_axis_tdata_reg[3]
  -------------------------------------------------------------------
                         required time                          4.269    
                         arrival time                          -7.802    
  -------------------------------------------------------------------
                         slack                                 -3.533    

Slack (VIOLATED) :        -3.526ns  (required time - arrival time)
  Source:                 system_i/DelayUnit_0/U0/r_2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/DelayUnit_0/U0/m5_axis_tdata_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.475ns  (logic 4.451ns (52.518%)  route 4.024ns (47.482%))
  Logic Levels:           17  (CARRY4=12 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 3.667 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        1.675    -0.684    system_i/DelayUnit_0/U0/clk
    SLICE_X7Y17          FDRE                                         r  system_i/DelayUnit_0/U0/r_2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.419    -0.265 f  system_i/DelayUnit_0/U0/r_2_reg[10]/Q
                         net (fo=4, routed)           0.450     0.185    system_i/DelayUnit_0/U0/r_2_reg_n_0_[10]
    SLICE_X7Y17          LUT2 (Prop_lut2_I0_O)        0.299     0.484 r  system_i/DelayUnit_0/U0/r_21_carry_i_7/O
                         net (fo=1, routed)           0.000     0.484    system_i/DelayUnit_0/U0/r_21_carry_i_7_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.034 r  system_i/DelayUnit_0/U0/r_21_carry/CO[3]
                         net (fo=1, routed)           0.000     1.034    system_i/DelayUnit_0/U0/r_21_carry_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.148 r  system_i/DelayUnit_0/U0/r_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.148    system_i/DelayUnit_0/U0/r_21_carry__0_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.262 f  system_i/DelayUnit_0/U0/r_21_carry__1/CO[3]
                         net (fo=63, routed)          0.844     2.106    system_i/DelayUnit_0/U0/r_21_carry__1_n_0
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.124     2.230 r  system_i/DelayUnit_0/U0/stream2_samples_reg_0_63_0_2_i_7/O
                         net (fo=67, routed)          0.736     2.966    system_i/DelayUnit_0/U0/r_2[0]
    SLICE_X9Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.546 r  system_i/DelayUnit_0/U0/r_20_carry/CO[3]
                         net (fo=1, routed)           0.000     3.546    system_i/DelayUnit_0/U0/r_20_carry_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.660 r  system_i/DelayUnit_0/U0/r_20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.660    system_i/DelayUnit_0/U0/r_20_carry__0_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.774 r  system_i/DelayUnit_0/U0/r_20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.774    system_i/DelayUnit_0/U0/r_20_carry__1_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.888 r  system_i/DelayUnit_0/U0/r_20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.888    system_i/DelayUnit_0/U0/r_20_carry__2_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.002 r  system_i/DelayUnit_0/U0/r_20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.002    system_i/DelayUnit_0/U0/r_20_carry__3_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.116 r  system_i/DelayUnit_0/U0/r_20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.116    system_i/DelayUnit_0/U0/r_20_carry__4_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.230 r  system_i/DelayUnit_0/U0/r_20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.230    system_i/DelayUnit_0/U0/r_20_carry__5_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     4.465 r  system_i/DelayUnit_0/U0/r_20_carry__6/O[0]
                         net (fo=2, routed)           0.710     5.175    system_i/DelayUnit_0/U0/p_3_in__0[29]
    SLICE_X11Y16         LUT5 (Prop_lut5_I4_O)        0.299     5.474 r  system_i/DelayUnit_0/U0/i__carry__1_i_4__3/O
                         net (fo=1, routed)           0.462     5.935    system_i/DelayUnit_0/U0/i__carry__1_i_4__3_n_0
    SLICE_X7Y16          LUT4 (Prop_lut4_I0_O)        0.124     6.059 r  system_i/DelayUnit_0/U0/i__carry__1_i_2__3/O
                         net (fo=1, routed)           0.000     6.059    system_i/DelayUnit_0/U0/i__carry__1_i_2__3_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.629 r  system_i/DelayUnit_0/U0/p_0_out_inferred__5/i__carry__1/CO[2]
                         net (fo=16, routed)          0.823     7.452    system_i/DelayUnit_0/U0/p_0_out_inferred__5/i__carry__1_n_1
    SLICE_X9Y20          LUT3 (Prop_lut3_I1_O)        0.339     7.791 r  system_i/DelayUnit_0/U0/m5_axis_tdata[11]_i_1/O
                         net (fo=1, routed)           0.000     7.791    system_i/DelayUnit_0/U0/p_1_out__3[11]
    SLICE_X9Y20          FDCE                                         r  system_i/DelayUnit_0/U0/m5_axis_tdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        1.499     3.667    system_i/DelayUnit_0/U0/clk
    SLICE_X9Y20          FDCE                                         r  system_i/DelayUnit_0/U0/m5_axis_tdata_reg[11]/C
                         clock pessimism              0.588     4.255    
                         clock uncertainty           -0.065     4.190    
    SLICE_X9Y20          FDCE (Setup_fdce_C_D)        0.075     4.265    system_i/DelayUnit_0/U0/m5_axis_tdata_reg[11]
  -------------------------------------------------------------------
                         required time                          4.265    
                         arrival time                          -7.791    
  -------------------------------------------------------------------
                         slack                                 -3.526    

Slack (VIOLATED) :        -3.459ns  (required time - arrival time)
  Source:                 system_i/DelayUnit_0/U0/r_2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/DelayUnit_0/U0/m5_axis_tdata_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.448ns  (logic 4.451ns (52.687%)  route 3.997ns (47.313%))
  Logic Levels:           17  (CARRY4=12 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 3.672 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        1.675    -0.684    system_i/DelayUnit_0/U0/clk
    SLICE_X7Y17          FDRE                                         r  system_i/DelayUnit_0/U0/r_2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.419    -0.265 f  system_i/DelayUnit_0/U0/r_2_reg[10]/Q
                         net (fo=4, routed)           0.450     0.185    system_i/DelayUnit_0/U0/r_2_reg_n_0_[10]
    SLICE_X7Y17          LUT2 (Prop_lut2_I0_O)        0.299     0.484 r  system_i/DelayUnit_0/U0/r_21_carry_i_7/O
                         net (fo=1, routed)           0.000     0.484    system_i/DelayUnit_0/U0/r_21_carry_i_7_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.034 r  system_i/DelayUnit_0/U0/r_21_carry/CO[3]
                         net (fo=1, routed)           0.000     1.034    system_i/DelayUnit_0/U0/r_21_carry_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.148 r  system_i/DelayUnit_0/U0/r_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.148    system_i/DelayUnit_0/U0/r_21_carry__0_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.262 f  system_i/DelayUnit_0/U0/r_21_carry__1/CO[3]
                         net (fo=63, routed)          0.844     2.106    system_i/DelayUnit_0/U0/r_21_carry__1_n_0
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.124     2.230 r  system_i/DelayUnit_0/U0/stream2_samples_reg_0_63_0_2_i_7/O
                         net (fo=67, routed)          0.736     2.966    system_i/DelayUnit_0/U0/r_2[0]
    SLICE_X9Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.546 r  system_i/DelayUnit_0/U0/r_20_carry/CO[3]
                         net (fo=1, routed)           0.000     3.546    system_i/DelayUnit_0/U0/r_20_carry_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.660 r  system_i/DelayUnit_0/U0/r_20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.660    system_i/DelayUnit_0/U0/r_20_carry__0_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.774 r  system_i/DelayUnit_0/U0/r_20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.774    system_i/DelayUnit_0/U0/r_20_carry__1_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.888 r  system_i/DelayUnit_0/U0/r_20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.888    system_i/DelayUnit_0/U0/r_20_carry__2_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.002 r  system_i/DelayUnit_0/U0/r_20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.002    system_i/DelayUnit_0/U0/r_20_carry__3_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.116 r  system_i/DelayUnit_0/U0/r_20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.116    system_i/DelayUnit_0/U0/r_20_carry__4_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.230 r  system_i/DelayUnit_0/U0/r_20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.230    system_i/DelayUnit_0/U0/r_20_carry__5_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     4.465 r  system_i/DelayUnit_0/U0/r_20_carry__6/O[0]
                         net (fo=2, routed)           0.710     5.175    system_i/DelayUnit_0/U0/p_3_in__0[29]
    SLICE_X11Y16         LUT5 (Prop_lut5_I4_O)        0.299     5.474 r  system_i/DelayUnit_0/U0/i__carry__1_i_4__3/O
                         net (fo=1, routed)           0.462     5.935    system_i/DelayUnit_0/U0/i__carry__1_i_4__3_n_0
    SLICE_X7Y16          LUT4 (Prop_lut4_I0_O)        0.124     6.059 r  system_i/DelayUnit_0/U0/i__carry__1_i_2__3/O
                         net (fo=1, routed)           0.000     6.059    system_i/DelayUnit_0/U0/i__carry__1_i_2__3_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.629 r  system_i/DelayUnit_0/U0/p_0_out_inferred__5/i__carry__1/CO[2]
                         net (fo=16, routed)          0.796     7.425    system_i/DelayUnit_0/U0/p_0_out_inferred__5/i__carry__1_n_1
    SLICE_X7Y13          LUT3 (Prop_lut3_I1_O)        0.339     7.764 r  system_i/DelayUnit_0/U0/m5_axis_tdata[8]_i_1/O
                         net (fo=1, routed)           0.000     7.764    system_i/DelayUnit_0/U0/p_1_out__3[8]
    SLICE_X7Y13          FDCE                                         r  system_i/DelayUnit_0/U0/m5_axis_tdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        1.504     3.672    system_i/DelayUnit_0/U0/clk
    SLICE_X7Y13          FDCE                                         r  system_i/DelayUnit_0/U0/m5_axis_tdata_reg[8]/C
                         clock pessimism              0.623     4.295    
                         clock uncertainty           -0.065     4.230    
    SLICE_X7Y13          FDCE (Setup_fdce_C_D)        0.075     4.305    system_i/DelayUnit_0/U0/m5_axis_tdata_reg[8]
  -------------------------------------------------------------------
                         required time                          4.305    
                         arrival time                          -7.764    
  -------------------------------------------------------------------
                         slack                                 -3.459    

Slack (VIOLATED) :        -3.438ns  (required time - arrival time)
  Source:                 system_i/DelayUnit_0/U0/r_2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/DelayUnit_0/U0/m5_axis_tdata_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.435ns  (logic 4.451ns (52.770%)  route 3.984ns (47.230%))
  Logic Levels:           17  (CARRY4=12 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 3.715 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        1.675    -0.684    system_i/DelayUnit_0/U0/clk
    SLICE_X7Y17          FDRE                                         r  system_i/DelayUnit_0/U0/r_2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.419    -0.265 f  system_i/DelayUnit_0/U0/r_2_reg[10]/Q
                         net (fo=4, routed)           0.450     0.185    system_i/DelayUnit_0/U0/r_2_reg_n_0_[10]
    SLICE_X7Y17          LUT2 (Prop_lut2_I0_O)        0.299     0.484 r  system_i/DelayUnit_0/U0/r_21_carry_i_7/O
                         net (fo=1, routed)           0.000     0.484    system_i/DelayUnit_0/U0/r_21_carry_i_7_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.034 r  system_i/DelayUnit_0/U0/r_21_carry/CO[3]
                         net (fo=1, routed)           0.000     1.034    system_i/DelayUnit_0/U0/r_21_carry_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.148 r  system_i/DelayUnit_0/U0/r_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.148    system_i/DelayUnit_0/U0/r_21_carry__0_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.262 f  system_i/DelayUnit_0/U0/r_21_carry__1/CO[3]
                         net (fo=63, routed)          0.844     2.106    system_i/DelayUnit_0/U0/r_21_carry__1_n_0
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.124     2.230 r  system_i/DelayUnit_0/U0/stream2_samples_reg_0_63_0_2_i_7/O
                         net (fo=67, routed)          0.736     2.966    system_i/DelayUnit_0/U0/r_2[0]
    SLICE_X9Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.546 r  system_i/DelayUnit_0/U0/r_20_carry/CO[3]
                         net (fo=1, routed)           0.000     3.546    system_i/DelayUnit_0/U0/r_20_carry_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.660 r  system_i/DelayUnit_0/U0/r_20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.660    system_i/DelayUnit_0/U0/r_20_carry__0_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.774 r  system_i/DelayUnit_0/U0/r_20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.774    system_i/DelayUnit_0/U0/r_20_carry__1_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.888 r  system_i/DelayUnit_0/U0/r_20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.888    system_i/DelayUnit_0/U0/r_20_carry__2_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.002 r  system_i/DelayUnit_0/U0/r_20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.002    system_i/DelayUnit_0/U0/r_20_carry__3_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.116 r  system_i/DelayUnit_0/U0/r_20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.116    system_i/DelayUnit_0/U0/r_20_carry__4_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.230 r  system_i/DelayUnit_0/U0/r_20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.230    system_i/DelayUnit_0/U0/r_20_carry__5_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     4.465 r  system_i/DelayUnit_0/U0/r_20_carry__6/O[0]
                         net (fo=2, routed)           0.710     5.175    system_i/DelayUnit_0/U0/p_3_in__0[29]
    SLICE_X11Y16         LUT5 (Prop_lut5_I4_O)        0.299     5.474 r  system_i/DelayUnit_0/U0/i__carry__1_i_4__3/O
                         net (fo=1, routed)           0.462     5.935    system_i/DelayUnit_0/U0/i__carry__1_i_4__3_n_0
    SLICE_X7Y16          LUT4 (Prop_lut4_I0_O)        0.124     6.059 r  system_i/DelayUnit_0/U0/i__carry__1_i_2__3/O
                         net (fo=1, routed)           0.000     6.059    system_i/DelayUnit_0/U0/i__carry__1_i_2__3_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.629 r  system_i/DelayUnit_0/U0/p_0_out_inferred__5/i__carry__1/CO[2]
                         net (fo=16, routed)          0.783     7.412    system_i/DelayUnit_0/U0/p_0_out_inferred__5/i__carry__1_n_1
    SLICE_X5Y16          LUT3 (Prop_lut3_I1_O)        0.339     7.751 r  system_i/DelayUnit_0/U0/m5_axis_tdata[4]_i_1/O
                         net (fo=1, routed)           0.000     7.751    system_i/DelayUnit_0/U0/p_1_out__3[4]
    SLICE_X5Y16          FDCE                                         r  system_i/DelayUnit_0/U0/m5_axis_tdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        1.547     3.715    system_i/DelayUnit_0/U0/clk
    SLICE_X5Y16          FDCE                                         r  system_i/DelayUnit_0/U0/m5_axis_tdata_reg[4]/C
                         clock pessimism              0.588     4.303    
                         clock uncertainty           -0.065     4.238    
    SLICE_X5Y16          FDCE (Setup_fdce_C_D)        0.075     4.313    system_i/DelayUnit_0/U0/m5_axis_tdata_reg[4]
  -------------------------------------------------------------------
                         required time                          4.313    
                         arrival time                          -7.751    
  -------------------------------------------------------------------
                         slack                                 -3.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][5]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.339%)  route 0.171ns (53.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        0.559    -0.502    system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X34Y17         FDRE                                         r  system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][5]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.148    -0.354 r  system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][5]__0/Q
                         net (fo=1, routed)           0.171    -0.182    system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[5]
    RAMB18_X2Y6          RAMB18E1                                     r  system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        0.867    -0.696    system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    RAMB18_X2Y6          RAMB18E1                                     r  system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
                         clock pessimism              0.249    -0.446    
    RAMB18_X2Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.242    -0.204    system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.148ns (41.063%)  route 0.212ns (58.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        0.553    -0.508    system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X30Y23         FDRE                                         r  system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.148    -0.360 r  system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][12]__0/Q
                         net (fo=1, routed)           0.212    -0.147    system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[12]
    RAMB18_X1Y8          RAMB18E1                                     r  system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        0.860    -0.703    system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    RAMB18_X1Y8          RAMB18E1                                     r  system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
                         clock pessimism              0.269    -0.433    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[12])
                                                      0.243    -0.190    system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][13]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.148ns (40.999%)  route 0.213ns (59.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        0.553    -0.508    system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X30Y23         FDRE                                         r  system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][13]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.148    -0.360 r  system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][13]__0/Q
                         net (fo=1, routed)           0.213    -0.147    system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[13]
    RAMB18_X1Y8          RAMB18E1                                     r  system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        0.860    -0.703    system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    RAMB18_X1Y8          RAMB18E1                                     r  system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
                         clock pessimism              0.269    -0.433    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[13])
                                                      0.242    -0.191    system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 system_i/fir_compiler_8/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/fir_compiler_8/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.148ns (40.879%)  route 0.214ns (59.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        0.561    -0.500    system_i/fir_compiler_8/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X30Y14         FDRE                                         r  system_i/fir_compiler_8/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y14         FDRE (Prop_fdre_C_Q)         0.148    -0.352 r  system_i/fir_compiler_8/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][12]__0/Q
                         net (fo=1, routed)           0.214    -0.138    system_i/fir_compiler_8/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[12]
    RAMB18_X1Y6          RAMB18E1                                     r  system_i/fir_compiler_8/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        0.866    -0.697    system_i/fir_compiler_8/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    RAMB18_X1Y6          RAMB18E1                                     r  system_i/fir_compiler_8/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
                         clock pessimism              0.269    -0.427    
    RAMB18_X1Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[12])
                                                      0.243    -0.184    system_i/fir_compiler_8/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 system_i/fir_compiler_3/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/fir_compiler_3/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.317%)  route 0.157ns (52.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.689ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        0.564    -0.497    system_i/fir_compiler_3/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X27Y7          FDRE                                         r  system_i/fir_compiler_3/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  system_i/fir_compiler_3/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr_reg[6]/Q
                         net (fo=2, routed)           0.157    -0.199    system_i/fir_compiler_3/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/ADDR[6]
    RAMB18_X1Y3          RAMB18E1                                     r  system_i/fir_compiler_3/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        0.874    -0.689    system_i/fir_compiler_3/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    RAMB18_X1Y3          RAMB18E1                                     r  system_i/fir_compiler_3/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
                         clock pessimism              0.250    -0.438    
    RAMB18_X1Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.255    system_i/fir_compiler_3/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.148ns (39.545%)  route 0.226ns (60.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        0.553    -0.508    system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X30Y23         FDRE                                         r  system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.148    -0.360 r  system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]__0/Q
                         net (fo=1, routed)           0.226    -0.134    system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[14]
    RAMB18_X1Y8          RAMB18E1                                     r  system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        0.860    -0.703    system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    RAMB18_X1Y8          RAMB18E1                                     r  system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
                         clock pessimism              0.269    -0.433    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[14])
                                                      0.243    -0.190    system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][15]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.148ns (39.523%)  route 0.226ns (60.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        0.553    -0.508    system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X30Y23         FDRE                                         r  system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.148    -0.360 r  system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][15]__0/Q
                         net (fo=1, routed)           0.226    -0.133    system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[15]
    RAMB18_X1Y8          RAMB18E1                                     r  system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        0.860    -0.703    system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    RAMB18_X1Y8          RAMB18E1                                     r  system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
                         clock pessimism              0.269    -0.433    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[15])
                                                      0.243    -0.190    system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_reg.d_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.148ns (39.226%)  route 0.229ns (60.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        0.555    -0.506    system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X32Y22         FDRE                                         r  system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_reg.d_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y22         FDRE (Prop_fdre_C_Q)         0.148    -0.358 r  system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_reg.d_reg_reg[7]/Q
                         net (fo=1, routed)           0.229    -0.129    system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/DATA_IN[7]
    RAMB18_X2Y9          RAMB18E1                                     r  system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        0.861    -0.702    system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/CLK
    RAMB18_X2Y9          RAMB18E1                                     r  system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
                         clock pessimism              0.269    -0.432    
    RAMB18_X2Y9          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.243    -0.189    system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 system_i/fir_compiler_8/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][13]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/fir_compiler_8/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.148ns (39.352%)  route 0.228ns (60.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        0.561    -0.500    system_i/fir_compiler_8/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X30Y14         FDRE                                         r  system_i/fir_compiler_8/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][13]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y14         FDRE (Prop_fdre_C_Q)         0.148    -0.352 r  system_i/fir_compiler_8/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][13]__0/Q
                         net (fo=1, routed)           0.228    -0.124    system_i/fir_compiler_8/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[13]
    RAMB18_X1Y6          RAMB18E1                                     r  system_i/fir_compiler_8/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        0.866    -0.697    system_i/fir_compiler_8/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    RAMB18_X1Y6          RAMB18E1                                     r  system_i/fir_compiler_8/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
                         clock pessimism              0.269    -0.427    
    RAMB18_X1Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[13])
                                                      0.242    -0.185    system_i/fir_compiler_8/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 system_i/fir_compiler_3/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/fir_compiler_3/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.478%)  route 0.162ns (53.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.689ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        0.564    -0.497    system_i/fir_compiler_3/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X27Y7          FDRE                                         r  system_i/fir_compiler_3/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  system_i/fir_compiler_3/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr_reg[5]/Q
                         net (fo=2, routed)           0.162    -0.193    system_i/fir_compiler_3/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/ADDR[5]
    RAMB18_X1Y3          RAMB18E1                                     r  system_i/fir_compiler_3/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        0.874    -0.689    system_i/fir_compiler_3/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    RAMB18_X1Y3          RAMB18E1                                     r  system_i/fir_compiler_3/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
                         clock pessimism              0.250    -0.438    
    RAMB18_X1Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.255    system_i/fir_compiler_3/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         5.000       1.000      XADC_X0Y0        system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB18_X2Y5      system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y12     system_i/fir_compiler_2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y2      system_i/fir_compiler_3/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB18_X2Y9      system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y3      system_i/fir_compiler_5/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y0      system_i/fir_compiler_6/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB18_X2Y14     system_i/fir_compiler_7/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB18_X2Y7      system_i/fir_compiler_8/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB18_X2Y6      system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X24Y10     system_i/DelayUnit_0/U0/stream8_samples_reg_128_191_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X24Y10     system_i/DelayUnit_0/U0/stream8_samples_reg_128_191_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X24Y10     system_i/DelayUnit_0/U0/stream8_samples_reg_128_191_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X24Y10     system_i/DelayUnit_0/U0/stream8_samples_reg_128_191_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X24Y11     system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_6_8/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X24Y11     system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_6_8/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X24Y11     system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_6_8/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X24Y11     system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_6_8/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X24Y21     system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_9_11/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X24Y21     system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_9_11/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X20Y29     system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X20Y29     system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X20Y29     system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X20Y29     system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X20Y21     system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X20Y21     system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_12_14/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X20Y21     system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_12_14/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X20Y21     system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_12_14/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X20Y28     system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_15_15/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X20Y28     system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_15_15/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :         1644  Failing Endpoints,  Worst Slack       -3.329ns,  Total Violation    -4132.895ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.639ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.329ns  (required time - arrival time)
  Source:                 system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_3_5/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 0.704ns (21.730%)  route 2.536ns (78.270%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -4.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 3.679 - 5.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         1.667     2.975    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y15         FDRE                                         r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y15         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/Q
                         net (fo=75, routed)          0.624     4.055    system_i/DelayUnit_0/U0/config_enable
    SLICE_X17Y16         LUT4 (Prop_lut4_I2_O)        0.124     4.179 r  system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14/O
                         net (fo=32, routed)          0.911     5.089    system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14_n_0
    SLICE_X17Y9          LUT4 (Prop_lut4_I3_O)        0.124     5.213 r  system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_0_2_i_1/O
                         net (fo=22, routed)          1.001     6.215    system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_3_5/WE
    SLICE_X12Y1          RAMD64E                                      r  system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_3_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        1.511     3.679    system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_3_5/WCLK
    SLICE_X12Y1          RAMD64E                                      r  system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_3_5/RAMA/CLK
                         clock pessimism              0.000     3.679    
                         clock uncertainty           -0.260     3.419    
    SLICE_X12Y1          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     2.886    system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          2.886    
                         arrival time                          -6.215    
  -------------------------------------------------------------------
                         slack                                 -3.329    

Slack (VIOLATED) :        -3.329ns  (required time - arrival time)
  Source:                 system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_3_5/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 0.704ns (21.730%)  route 2.536ns (78.270%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -4.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 3.679 - 5.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         1.667     2.975    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y15         FDRE                                         r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y15         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/Q
                         net (fo=75, routed)          0.624     4.055    system_i/DelayUnit_0/U0/config_enable
    SLICE_X17Y16         LUT4 (Prop_lut4_I2_O)        0.124     4.179 r  system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14/O
                         net (fo=32, routed)          0.911     5.089    system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14_n_0
    SLICE_X17Y9          LUT4 (Prop_lut4_I3_O)        0.124     5.213 r  system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_0_2_i_1/O
                         net (fo=22, routed)          1.001     6.215    system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_3_5/WE
    SLICE_X12Y1          RAMD64E                                      r  system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_3_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        1.511     3.679    system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_3_5/WCLK
    SLICE_X12Y1          RAMD64E                                      r  system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_3_5/RAMB/CLK
                         clock pessimism              0.000     3.679    
                         clock uncertainty           -0.260     3.419    
    SLICE_X12Y1          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     2.886    system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          2.886    
                         arrival time                          -6.215    
  -------------------------------------------------------------------
                         slack                                 -3.329    

Slack (VIOLATED) :        -3.329ns  (required time - arrival time)
  Source:                 system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_3_5/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 0.704ns (21.730%)  route 2.536ns (78.270%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -4.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 3.679 - 5.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         1.667     2.975    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y15         FDRE                                         r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y15         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/Q
                         net (fo=75, routed)          0.624     4.055    system_i/DelayUnit_0/U0/config_enable
    SLICE_X17Y16         LUT4 (Prop_lut4_I2_O)        0.124     4.179 r  system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14/O
                         net (fo=32, routed)          0.911     5.089    system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14_n_0
    SLICE_X17Y9          LUT4 (Prop_lut4_I3_O)        0.124     5.213 r  system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_0_2_i_1/O
                         net (fo=22, routed)          1.001     6.215    system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_3_5/WE
    SLICE_X12Y1          RAMD64E                                      r  system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_3_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        1.511     3.679    system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_3_5/WCLK
    SLICE_X12Y1          RAMD64E                                      r  system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_3_5/RAMC/CLK
                         clock pessimism              0.000     3.679    
                         clock uncertainty           -0.260     3.419    
    SLICE_X12Y1          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     2.886    system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          2.886    
                         arrival time                          -6.215    
  -------------------------------------------------------------------
                         slack                                 -3.329    

Slack (VIOLATED) :        -3.329ns  (required time - arrival time)
  Source:                 system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_3_5/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 0.704ns (21.730%)  route 2.536ns (78.270%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -4.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 3.679 - 5.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         1.667     2.975    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y15         FDRE                                         r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y15         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/Q
                         net (fo=75, routed)          0.624     4.055    system_i/DelayUnit_0/U0/config_enable
    SLICE_X17Y16         LUT4 (Prop_lut4_I2_O)        0.124     4.179 r  system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14/O
                         net (fo=32, routed)          0.911     5.089    system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14_n_0
    SLICE_X17Y9          LUT4 (Prop_lut4_I3_O)        0.124     5.213 r  system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_0_2_i_1/O
                         net (fo=22, routed)          1.001     6.215    system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_3_5/WE
    SLICE_X12Y1          RAMD64E                                      r  system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_3_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        1.511     3.679    system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_3_5/WCLK
    SLICE_X12Y1          RAMD64E                                      r  system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_3_5/RAMD/CLK
                         clock pessimism              0.000     3.679    
                         clock uncertainty           -0.260     3.419    
    SLICE_X12Y1          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     2.886    system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          2.886    
                         arrival time                          -6.215    
  -------------------------------------------------------------------
                         slack                                 -3.329    

Slack (VIOLATED) :        -3.329ns  (required time - arrival time)
  Source:                 system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_15_15/DP/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 0.704ns (21.732%)  route 2.536ns (78.268%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -4.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 3.679 - 5.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         1.667     2.975    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y15         FDRE                                         r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y15         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/Q
                         net (fo=75, routed)          0.624     4.055    system_i/DelayUnit_0/U0/config_enable
    SLICE_X17Y16         LUT4 (Prop_lut4_I2_O)        0.124     4.179 r  system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14/O
                         net (fo=32, routed)          0.911     5.089    system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14_n_0
    SLICE_X17Y9          LUT4 (Prop_lut4_I3_O)        0.124     5.213 r  system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_0_2_i_1/O
                         net (fo=22, routed)          1.001     6.215    system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_15_15/WE
    SLICE_X12Y2          RAMD64E                                      r  system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_15_15/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        1.511     3.679    system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_15_15/WCLK
    SLICE_X12Y2          RAMD64E                                      r  system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_15_15/DP/CLK
                         clock pessimism              0.000     3.679    
                         clock uncertainty           -0.260     3.419    
    SLICE_X12Y2          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     2.886    system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_15_15/DP
  -------------------------------------------------------------------
                         required time                          2.886    
                         arrival time                          -6.215    
  -------------------------------------------------------------------
                         slack                                 -3.329    

Slack (VIOLATED) :        -3.329ns  (required time - arrival time)
  Source:                 system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_15_15/SP/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 0.704ns (21.732%)  route 2.536ns (78.268%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -4.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 3.679 - 5.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         1.667     2.975    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y15         FDRE                                         r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y15         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/Q
                         net (fo=75, routed)          0.624     4.055    system_i/DelayUnit_0/U0/config_enable
    SLICE_X17Y16         LUT4 (Prop_lut4_I2_O)        0.124     4.179 r  system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14/O
                         net (fo=32, routed)          0.911     5.089    system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14_n_0
    SLICE_X17Y9          LUT4 (Prop_lut4_I3_O)        0.124     5.213 r  system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_0_2_i_1/O
                         net (fo=22, routed)          1.001     6.215    system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_15_15/WE
    SLICE_X12Y2          RAMD64E                                      r  system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_15_15/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        1.511     3.679    system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_15_15/WCLK
    SLICE_X12Y2          RAMD64E                                      r  system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_15_15/SP/CLK
                         clock pessimism              0.000     3.679    
                         clock uncertainty           -0.260     3.419    
    SLICE_X12Y2          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     2.886    system_i/DelayUnit_0/U0/stream6_samples_reg_64_127_15_15/SP
  -------------------------------------------------------------------
                         required time                          2.886    
                         arrival time                          -6.215    
  -------------------------------------------------------------------
                         slack                                 -3.329    

Slack (VIOLATED) :        -3.227ns  (required time - arrival time)
  Source:                 system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/stream7_samples_reg_192_255_6_8/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.119ns  (logic 0.704ns (22.570%)  route 2.415ns (77.430%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -4.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 3.660 - 5.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         1.667     2.975    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y15         FDRE                                         r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y15         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/Q
                         net (fo=75, routed)          0.624     4.055    system_i/DelayUnit_0/U0/config_enable
    SLICE_X17Y16         LUT4 (Prop_lut4_I2_O)        0.124     4.179 r  system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14/O
                         net (fo=32, routed)          0.889     5.068    system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I0_O)        0.124     5.192 r  system_i/DelayUnit_0/U0/stream7_samples_reg_192_255_0_2_i_1/O
                         net (fo=22, routed)          0.902     6.094    system_i/DelayUnit_0/U0/stream7_samples_reg_192_255_6_8/WE
    SLICE_X16Y30         RAMD64E                                      r  system_i/DelayUnit_0/U0/stream7_samples_reg_192_255_6_8/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        1.492     3.660    system_i/DelayUnit_0/U0/stream7_samples_reg_192_255_6_8/WCLK
    SLICE_X16Y30         RAMD64E                                      r  system_i/DelayUnit_0/U0/stream7_samples_reg_192_255_6_8/RAMA/CLK
                         clock pessimism              0.000     3.660    
                         clock uncertainty           -0.260     3.400    
    SLICE_X16Y30         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     2.867    system_i/DelayUnit_0/U0/stream7_samples_reg_192_255_6_8/RAMA
  -------------------------------------------------------------------
                         required time                          2.867    
                         arrival time                          -6.094    
  -------------------------------------------------------------------
                         slack                                 -3.227    

Slack (VIOLATED) :        -3.227ns  (required time - arrival time)
  Source:                 system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/stream7_samples_reg_192_255_6_8/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.119ns  (logic 0.704ns (22.570%)  route 2.415ns (77.430%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -4.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 3.660 - 5.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         1.667     2.975    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y15         FDRE                                         r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y15         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/Q
                         net (fo=75, routed)          0.624     4.055    system_i/DelayUnit_0/U0/config_enable
    SLICE_X17Y16         LUT4 (Prop_lut4_I2_O)        0.124     4.179 r  system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14/O
                         net (fo=32, routed)          0.889     5.068    system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I0_O)        0.124     5.192 r  system_i/DelayUnit_0/U0/stream7_samples_reg_192_255_0_2_i_1/O
                         net (fo=22, routed)          0.902     6.094    system_i/DelayUnit_0/U0/stream7_samples_reg_192_255_6_8/WE
    SLICE_X16Y30         RAMD64E                                      r  system_i/DelayUnit_0/U0/stream7_samples_reg_192_255_6_8/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        1.492     3.660    system_i/DelayUnit_0/U0/stream7_samples_reg_192_255_6_8/WCLK
    SLICE_X16Y30         RAMD64E                                      r  system_i/DelayUnit_0/U0/stream7_samples_reg_192_255_6_8/RAMB/CLK
                         clock pessimism              0.000     3.660    
                         clock uncertainty           -0.260     3.400    
    SLICE_X16Y30         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     2.867    system_i/DelayUnit_0/U0/stream7_samples_reg_192_255_6_8/RAMB
  -------------------------------------------------------------------
                         required time                          2.867    
                         arrival time                          -6.094    
  -------------------------------------------------------------------
                         slack                                 -3.227    

Slack (VIOLATED) :        -3.227ns  (required time - arrival time)
  Source:                 system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/stream7_samples_reg_192_255_6_8/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.119ns  (logic 0.704ns (22.570%)  route 2.415ns (77.430%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -4.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 3.660 - 5.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         1.667     2.975    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y15         FDRE                                         r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y15         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/Q
                         net (fo=75, routed)          0.624     4.055    system_i/DelayUnit_0/U0/config_enable
    SLICE_X17Y16         LUT4 (Prop_lut4_I2_O)        0.124     4.179 r  system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14/O
                         net (fo=32, routed)          0.889     5.068    system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I0_O)        0.124     5.192 r  system_i/DelayUnit_0/U0/stream7_samples_reg_192_255_0_2_i_1/O
                         net (fo=22, routed)          0.902     6.094    system_i/DelayUnit_0/U0/stream7_samples_reg_192_255_6_8/WE
    SLICE_X16Y30         RAMD64E                                      r  system_i/DelayUnit_0/U0/stream7_samples_reg_192_255_6_8/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        1.492     3.660    system_i/DelayUnit_0/U0/stream7_samples_reg_192_255_6_8/WCLK
    SLICE_X16Y30         RAMD64E                                      r  system_i/DelayUnit_0/U0/stream7_samples_reg_192_255_6_8/RAMC/CLK
                         clock pessimism              0.000     3.660    
                         clock uncertainty           -0.260     3.400    
    SLICE_X16Y30         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     2.867    system_i/DelayUnit_0/U0/stream7_samples_reg_192_255_6_8/RAMC
  -------------------------------------------------------------------
                         required time                          2.867    
                         arrival time                          -6.094    
  -------------------------------------------------------------------
                         slack                                 -3.227    

Slack (VIOLATED) :        -3.227ns  (required time - arrival time)
  Source:                 system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/stream7_samples_reg_192_255_6_8/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.119ns  (logic 0.704ns (22.570%)  route 2.415ns (77.430%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -4.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 3.660 - 5.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         1.667     2.975    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y15         FDRE                                         r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y15         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/Q
                         net (fo=75, routed)          0.624     4.055    system_i/DelayUnit_0/U0/config_enable
    SLICE_X17Y16         LUT4 (Prop_lut4_I2_O)        0.124     4.179 r  system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14/O
                         net (fo=32, routed)          0.889     5.068    system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I0_O)        0.124     5.192 r  system_i/DelayUnit_0/U0/stream7_samples_reg_192_255_0_2_i_1/O
                         net (fo=22, routed)          0.902     6.094    system_i/DelayUnit_0/U0/stream7_samples_reg_192_255_6_8/WE
    SLICE_X16Y30         RAMD64E                                      r  system_i/DelayUnit_0/U0/stream7_samples_reg_192_255_6_8/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        1.492     3.660    system_i/DelayUnit_0/U0/stream7_samples_reg_192_255_6_8/WCLK
    SLICE_X16Y30         RAMD64E                                      r  system_i/DelayUnit_0/U0/stream7_samples_reg_192_255_6_8/RAMD/CLK
                         clock pessimism              0.000     3.660    
                         clock uncertainty           -0.260     3.400    
    SLICE_X16Y30         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     2.867    system_i/DelayUnit_0/U0/stream7_samples_reg_192_255_6_8/RAMD
  -------------------------------------------------------------------
                         required time                          2.867    
                         arrival time                          -6.094    
  -------------------------------------------------------------------
                         slack                                 -3.227    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.639ns  (arrival time - required time)
  Source:                 system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/w_4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.775%)  route 0.173ns (48.225%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         0.553     0.894    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y18         FDRE                                         r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y18         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=2, routed)           0.173     1.208    system_i/DelayUnit_0/U0/config_data3[0]
    SLICE_X18Y18         LUT4 (Prop_lut4_I0_O)        0.045     1.253 r  system_i/DelayUnit_0/U0/w_4[0]_i_1/O
                         net (fo=1, routed)           0.000     1.253    system_i/DelayUnit_0/U0/w_4[0]_i_1_n_0
    SLICE_X18Y18         FDRE                                         r  system_i/DelayUnit_0/U0/w_4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        0.824    -0.739    system_i/DelayUnit_0/U0/clk
    SLICE_X18Y18         FDRE                                         r  system_i/DelayUnit_0/U0/w_4_reg[0]/C
                         clock pessimism              0.000    -0.739    
                         clock uncertainty            0.260    -0.479    
    SLICE_X18Y18         FDRE (Hold_fdre_C_D)         0.092    -0.387    system_i/DelayUnit_0/U0/w_4_reg[0]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  1.639    

Slack (MET) :             1.668ns  (arrival time - required time)
  Source:                 system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/w_4_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.020%)  route 0.227ns (54.980%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         0.559     0.900    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y15         FDRE                                         r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg3_reg[7]/Q
                         net (fo=2, routed)           0.227     1.268    system_i/DelayUnit_0/U0/config_data3[7]
    SLICE_X20Y15         LUT3 (Prop_lut3_I0_O)        0.045     1.313 r  system_i/DelayUnit_0/U0/w_4[7]_i_1/O
                         net (fo=1, routed)           0.000     1.313    system_i/DelayUnit_0/U0/w_4[7]_i_1_n_0
    SLICE_X20Y15         FDRE                                         r  system_i/DelayUnit_0/U0/w_4_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        0.826    -0.737    system_i/DelayUnit_0/U0/clk
    SLICE_X20Y15         FDRE                                         r  system_i/DelayUnit_0/U0/w_4_reg[7]/C
                         clock pessimism              0.000    -0.737    
                         clock uncertainty            0.260    -0.477    
    SLICE_X20Y15         FDRE (Hold_fdre_C_D)         0.121    -0.356    system_i/DelayUnit_0/U0/w_4_reg[7]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  1.668    

Slack (MET) :             1.671ns  (arrival time - required time)
  Source:                 system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg7_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/w_8_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.189ns (43.956%)  route 0.241ns (56.044%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         0.555     0.896    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y19         FDRE                                         r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg7_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg7_reg[5]/Q
                         net (fo=2, routed)           0.241     1.277    system_i/DelayUnit_0/U0/config_data7[5]
    SLICE_X20Y15         LUT3 (Prop_lut3_I0_O)        0.048     1.325 r  system_i/DelayUnit_0/U0/w_8[5]_i_1/O
                         net (fo=1, routed)           0.000     1.325    system_i/DelayUnit_0/U0/w_8[5]_i_1_n_0
    SLICE_X20Y15         FDRE                                         r  system_i/DelayUnit_0/U0/w_8_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        0.826    -0.737    system_i/DelayUnit_0/U0/clk
    SLICE_X20Y15         FDRE                                         r  system_i/DelayUnit_0/U0/w_8_reg[5]/C
                         clock pessimism              0.000    -0.737    
                         clock uncertainty            0.260    -0.477    
    SLICE_X20Y15         FDRE (Hold_fdre_C_D)         0.131    -0.346    system_i/DelayUnit_0/U0/w_8_reg[5]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.682ns  (arrival time - required time)
  Source:                 system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/w_3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.402%)  route 0.215ns (53.598%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         0.561     0.901    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y10         FDRE                                         r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y10         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2, routed)           0.215     1.257    system_i/DelayUnit_0/U0/config_data2[0]
    SLICE_X19Y9          LUT4 (Prop_lut4_I0_O)        0.045     1.302 r  system_i/DelayUnit_0/U0/w_3[0]_i_1/O
                         net (fo=1, routed)           0.000     1.302    system_i/DelayUnit_0/U0/w_3[0]_i_1_n_0
    SLICE_X19Y9          FDRE                                         r  system_i/DelayUnit_0/U0/w_3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        0.832    -0.731    system_i/DelayUnit_0/U0/clk
    SLICE_X19Y9          FDRE                                         r  system_i/DelayUnit_0/U0/w_3_reg[0]/C
                         clock pessimism              0.000    -0.731    
                         clock uncertainty            0.260    -0.471    
    SLICE_X19Y9          FDRE (Hold_fdre_C_D)         0.091    -0.380    system_i/DelayUnit_0/U0/w_3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  1.682    

Slack (MET) :             1.700ns  (arrival time - required time)
  Source:                 system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/w_7_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.187ns (43.146%)  route 0.246ns (56.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         0.562     0.903    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y9          FDRE                                         r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y9          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg6_reg[3]/Q
                         net (fo=2, routed)           0.246     1.290    system_i/DelayUnit_0/U0/config_data6[3]
    SLICE_X19Y11         LUT3 (Prop_lut3_I0_O)        0.046     1.336 r  system_i/DelayUnit_0/U0/w_7[3]_i_1/O
                         net (fo=1, routed)           0.000     1.336    system_i/DelayUnit_0/U0/w_7[3]_i_1_n_0
    SLICE_X19Y11         FDRE                                         r  system_i/DelayUnit_0/U0/w_7_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        0.831    -0.732    system_i/DelayUnit_0/U0/clk
    SLICE_X19Y11         FDRE                                         r  system_i/DelayUnit_0/U0/w_7_reg[3]/C
                         clock pessimism              0.000    -0.732    
                         clock uncertainty            0.260    -0.472    
    SLICE_X19Y11         FDRE (Hold_fdre_C_D)         0.107    -0.365    system_i/DelayUnit_0/U0/w_7_reg[3]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  1.700    

Slack (MET) :             1.714ns  (arrival time - required time)
  Source:                 system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/w_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.959%)  route 0.247ns (57.041%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         0.554     0.895    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y20         FDRE                                         r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y20         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q
                         net (fo=2, routed)           0.247     1.282    system_i/DelayUnit_0/U0/config_data0[4]
    SLICE_X22Y15         LUT3 (Prop_lut3_I0_O)        0.045     1.327 r  system_i/DelayUnit_0/U0/w_1[4]_i_1/O
                         net (fo=1, routed)           0.000     1.327    system_i/DelayUnit_0/U0/p_0_in[4]
    SLICE_X22Y15         FDRE                                         r  system_i/DelayUnit_0/U0/w_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        0.824    -0.739    system_i/DelayUnit_0/U0/clk
    SLICE_X22Y15         FDRE                                         r  system_i/DelayUnit_0/U0/w_1_reg[4]/C
                         clock pessimism              0.000    -0.739    
                         clock uncertainty            0.260    -0.479    
    SLICE_X22Y15         FDRE (Hold_fdre_C_D)         0.092    -0.387    system_i/DelayUnit_0/U0/w_1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  1.714    

Slack (MET) :             1.716ns  (arrival time - required time)
  Source:                 system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/w_6_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.308%)  route 0.275ns (59.692%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         0.559     0.900    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y15         FDRE                                         r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y15         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/Q
                         net (fo=75, routed)          0.275     1.316    system_i/DelayUnit_0/U0/config_enable
    SLICE_X20Y15         LUT4 (Prop_lut4_I3_O)        0.045     1.361 r  system_i/DelayUnit_0/U0/w_6[0]_i_1/O
                         net (fo=1, routed)           0.000     1.361    system_i/DelayUnit_0/U0/w_6[0]_i_1_n_0
    SLICE_X20Y15         FDRE                                         r  system_i/DelayUnit_0/U0/w_6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        0.826    -0.737    system_i/DelayUnit_0/U0/clk
    SLICE_X20Y15         FDRE                                         r  system_i/DelayUnit_0/U0/w_6_reg[0]/C
                         clock pessimism              0.000    -0.737    
                         clock uncertainty            0.260    -0.477    
    SLICE_X20Y15         FDRE (Hold_fdre_C_D)         0.121    -0.356    system_i/DelayUnit_0/U0/w_6_reg[0]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  1.716    

Slack (MET) :             1.723ns  (arrival time - required time)
  Source:                 system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg5_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/w_6_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.190ns (41.648%)  route 0.266ns (58.352%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         0.562     0.903    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y7          FDRE                                         r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg5_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y7          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg5_reg[6]/Q
                         net (fo=2, routed)           0.266     1.310    system_i/DelayUnit_0/U0/config_data5[6]
    SLICE_X19Y11         LUT3 (Prop_lut3_I0_O)        0.049     1.359 r  system_i/DelayUnit_0/U0/w_6[6]_i_1/O
                         net (fo=1, routed)           0.000     1.359    system_i/DelayUnit_0/U0/w_6[6]_i_1_n_0
    SLICE_X19Y11         FDRE                                         r  system_i/DelayUnit_0/U0/w_6_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        0.831    -0.732    system_i/DelayUnit_0/U0/clk
    SLICE_X19Y11         FDRE                                         r  system_i/DelayUnit_0/U0/w_6_reg[6]/C
                         clock pessimism              0.000    -0.732    
                         clock uncertainty            0.260    -0.472    
    SLICE_X19Y11         FDRE (Hold_fdre_C_D)         0.107    -0.365    system_i/DelayUnit_0/U0/w_6_reg[6]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  1.723    

Slack (MET) :             1.725ns  (arrival time - required time)
  Source:                 system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/w_6_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.654%)  route 0.272ns (59.346%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         0.562     0.903    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y7          FDRE                                         r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y7          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg5_reg[3]/Q
                         net (fo=2, routed)           0.272     1.315    system_i/DelayUnit_0/U0/config_data5[3]
    SLICE_X19Y11         LUT3 (Prop_lut3_I0_O)        0.045     1.360 r  system_i/DelayUnit_0/U0/w_6[3]_i_1/O
                         net (fo=1, routed)           0.000     1.360    system_i/DelayUnit_0/U0/w_6[3]_i_1_n_0
    SLICE_X19Y11         FDRE                                         r  system_i/DelayUnit_0/U0/w_6_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        0.831    -0.732    system_i/DelayUnit_0/U0/clk
    SLICE_X19Y11         FDRE                                         r  system_i/DelayUnit_0/U0/w_6_reg[3]/C
                         clock pessimism              0.000    -0.732    
                         clock uncertainty            0.260    -0.472    
    SLICE_X19Y11         FDRE (Hold_fdre_C_D)         0.107    -0.365    system_i/DelayUnit_0/U0/w_6_reg[3]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  1.725    

Slack (MET) :             1.727ns  (arrival time - required time)
  Source:                 system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg6_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/w_7_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.183ns (39.692%)  route 0.278ns (60.308%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=861, routed)         0.562     0.903    system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y9          FDRE                                         r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg6_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/translatorV2_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg6_reg[6]/Q
                         net (fo=2, routed)           0.278     1.322    system_i/DelayUnit_0/U0/config_data6[6]
    SLICE_X19Y9          LUT3 (Prop_lut3_I0_O)        0.042     1.364 r  system_i/DelayUnit_0/U0/w_7[6]_i_1/O
                         net (fo=1, routed)           0.000     1.364    system_i/DelayUnit_0/U0/w_7[6]_i_1_n_0
    SLICE_X19Y9          FDRE                                         r  system_i/DelayUnit_0/U0/w_7_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        0.832    -0.731    system_i/DelayUnit_0/U0/clk
    SLICE_X19Y9          FDRE                                         r  system_i/DelayUnit_0/U0/w_7_reg[6]/C
                         clock pessimism              0.000    -0.731    
                         clock uncertainty            0.260    -0.471    
    SLICE_X19Y9          FDRE (Hold_fdre_C_D)         0.107    -0.364    system_i/DelayUnit_0/U0/w_7_reg[6]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  1.727    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :          110  Failing Endpoints,  Worst Slack       -0.916ns,  Total Violation      -40.889ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.730ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.916ns  (required time - arrival time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/DelayUnit_0/U0/m1_axis_tdata_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.282ns  (logic 0.580ns (10.981%)  route 4.702ns (89.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 3.665 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        1.675    -0.684    system_i/SystemReset_0/U0/clk
    SLICE_X21Y7          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          1.662     1.434    system_i/DelayUnit_0/U0/nrst
    SLICE_X22Y33         LUT1 (Prop_lut1_I0_O)        0.124     1.558 f  system_i/DelayUnit_0/U0/m0_axis_tdata[11]_i_2/O
                         net (fo=141, routed)         3.040     4.598    system_i/DelayUnit_0/U0/m0_axis_tdata[11]_i_2_n_0
    SLICE_X31Y13         FDCE                                         f  system_i/DelayUnit_0/U0/m1_axis_tdata_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        1.497     3.665    system_i/DelayUnit_0/U0/clk
    SLICE_X31Y13         FDCE                                         r  system_i/DelayUnit_0/U0/m1_axis_tdata_reg[11]/C
                         clock pessimism              0.487     4.153    
                         clock uncertainty           -0.065     4.088    
    SLICE_X31Y13         FDCE (Recov_fdce_C_CLR)     -0.405     3.683    system_i/DelayUnit_0/U0/m1_axis_tdata_reg[11]
  -------------------------------------------------------------------
                         required time                          3.683    
                         arrival time                          -4.598    
  -------------------------------------------------------------------
                         slack                                 -0.916    

Slack (VIOLATED) :        -0.916ns  (required time - arrival time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/DelayUnit_0/U0/m8_axis_tdata_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.282ns  (logic 0.580ns (10.981%)  route 4.702ns (89.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 3.665 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        1.675    -0.684    system_i/SystemReset_0/U0/clk
    SLICE_X21Y7          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          1.662     1.434    system_i/DelayUnit_0/U0/nrst
    SLICE_X22Y33         LUT1 (Prop_lut1_I0_O)        0.124     1.558 f  system_i/DelayUnit_0/U0/m0_axis_tdata[11]_i_2/O
                         net (fo=141, routed)         3.040     4.598    system_i/DelayUnit_0/U0/m0_axis_tdata[11]_i_2_n_0
    SLICE_X31Y13         FDCE                                         f  system_i/DelayUnit_0/U0/m8_axis_tdata_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        1.497     3.665    system_i/DelayUnit_0/U0/clk
    SLICE_X31Y13         FDCE                                         r  system_i/DelayUnit_0/U0/m8_axis_tdata_reg[11]/C
                         clock pessimism              0.487     4.153    
                         clock uncertainty           -0.065     4.088    
    SLICE_X31Y13         FDCE (Recov_fdce_C_CLR)     -0.405     3.683    system_i/DelayUnit_0/U0/m8_axis_tdata_reg[11]
  -------------------------------------------------------------------
                         required time                          3.683    
                         arrival time                          -4.598    
  -------------------------------------------------------------------
                         slack                                 -0.916    

Slack (VIOLATED) :        -0.896ns  (required time - arrival time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/DelayUnit_0/U0/m2_axis_tdata_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 0.580ns (11.020%)  route 4.683ns (88.980%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 3.666 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        1.675    -0.684    system_i/SystemReset_0/U0/clk
    SLICE_X21Y7          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          1.662     1.434    system_i/DelayUnit_0/U0/nrst
    SLICE_X22Y33         LUT1 (Prop_lut1_I0_O)        0.124     1.558 f  system_i/DelayUnit_0/U0/m0_axis_tdata[11]_i_2/O
                         net (fo=141, routed)         3.022     4.579    system_i/DelayUnit_0/U0/m0_axis_tdata[11]_i_2_n_0
    SLICE_X27Y12         FDCE                                         f  system_i/DelayUnit_0/U0/m2_axis_tdata_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        1.498     3.666    system_i/DelayUnit_0/U0/clk
    SLICE_X27Y12         FDCE                                         r  system_i/DelayUnit_0/U0/m2_axis_tdata_reg[1]/C
                         clock pessimism              0.487     4.154    
                         clock uncertainty           -0.065     4.089    
    SLICE_X27Y12         FDCE (Recov_fdce_C_CLR)     -0.405     3.684    system_i/DelayUnit_0/U0/m2_axis_tdata_reg[1]
  -------------------------------------------------------------------
                         required time                          3.684    
                         arrival time                          -4.579    
  -------------------------------------------------------------------
                         slack                                 -0.896    

Slack (VIOLATED) :        -0.896ns  (required time - arrival time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/DelayUnit_0/U0/m6_axis_tdata_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 0.580ns (11.020%)  route 4.683ns (88.980%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 3.666 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        1.675    -0.684    system_i/SystemReset_0/U0/clk
    SLICE_X21Y7          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          1.662     1.434    system_i/DelayUnit_0/U0/nrst
    SLICE_X22Y33         LUT1 (Prop_lut1_I0_O)        0.124     1.558 f  system_i/DelayUnit_0/U0/m0_axis_tdata[11]_i_2/O
                         net (fo=141, routed)         3.022     4.579    system_i/DelayUnit_0/U0/m0_axis_tdata[11]_i_2_n_0
    SLICE_X27Y12         FDCE                                         f  system_i/DelayUnit_0/U0/m6_axis_tdata_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        1.498     3.666    system_i/DelayUnit_0/U0/clk
    SLICE_X27Y12         FDCE                                         r  system_i/DelayUnit_0/U0/m6_axis_tdata_reg[1]/C
                         clock pessimism              0.487     4.154    
                         clock uncertainty           -0.065     4.089    
    SLICE_X27Y12         FDCE (Recov_fdce_C_CLR)     -0.405     3.684    system_i/DelayUnit_0/U0/m6_axis_tdata_reg[1]
  -------------------------------------------------------------------
                         required time                          3.684    
                         arrival time                          -4.579    
  -------------------------------------------------------------------
                         slack                                 -0.896    

Slack (VIOLATED) :        -0.835ns  (required time - arrival time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/DelayUnit_0/U0/m8_axis_tdata_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.247ns  (logic 0.580ns (11.054%)  route 4.667ns (88.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 3.667 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        1.675    -0.684    system_i/SystemReset_0/U0/clk
    SLICE_X21Y7          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          1.662     1.434    system_i/DelayUnit_0/U0/nrst
    SLICE_X22Y33         LUT1 (Prop_lut1_I0_O)        0.124     1.558 f  system_i/DelayUnit_0/U0/m0_axis_tdata[11]_i_2/O
                         net (fo=141, routed)         3.005     4.563    system_i/DelayUnit_0/U0/m0_axis_tdata[11]_i_2_n_0
    SLICE_X28Y11         FDCE                                         f  system_i/DelayUnit_0/U0/m8_axis_tdata_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        1.499     3.667    system_i/DelayUnit_0/U0/clk
    SLICE_X28Y11         FDCE                                         r  system_i/DelayUnit_0/U0/m8_axis_tdata_reg[1]/C
                         clock pessimism              0.487     4.155    
                         clock uncertainty           -0.065     4.090    
    SLICE_X28Y11         FDCE (Recov_fdce_C_CLR)     -0.361     3.729    system_i/DelayUnit_0/U0/m8_axis_tdata_reg[1]
  -------------------------------------------------------------------
                         required time                          3.729    
                         arrival time                          -4.563    
  -------------------------------------------------------------------
                         slack                                 -0.835    

Slack (VIOLATED) :        -0.815ns  (required time - arrival time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/DelayUnit_0/U0/m1_axis_tdata_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.180ns  (logic 0.580ns (11.197%)  route 4.600ns (88.803%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 3.664 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        1.675    -0.684    system_i/SystemReset_0/U0/clk
    SLICE_X21Y7          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          1.662     1.434    system_i/DelayUnit_0/U0/nrst
    SLICE_X22Y33         LUT1 (Prop_lut1_I0_O)        0.124     1.558 f  system_i/DelayUnit_0/U0/m0_axis_tdata[11]_i_2/O
                         net (fo=141, routed)         2.938     4.496    system_i/DelayUnit_0/U0/m0_axis_tdata[11]_i_2_n_0
    SLICE_X26Y15         FDCE                                         f  system_i/DelayUnit_0/U0/m1_axis_tdata_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        1.496     3.664    system_i/DelayUnit_0/U0/clk
    SLICE_X26Y15         FDCE                                         r  system_i/DelayUnit_0/U0/m1_axis_tdata_reg[7]/C
                         clock pessimism              0.487     4.152    
                         clock uncertainty           -0.065     4.087    
    SLICE_X26Y15         FDCE (Recov_fdce_C_CLR)     -0.405     3.682    system_i/DelayUnit_0/U0/m1_axis_tdata_reg[7]
  -------------------------------------------------------------------
                         required time                          3.682    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                 -0.815    

Slack (VIOLATED) :        -0.815ns  (required time - arrival time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/DelayUnit_0/U0/m8_axis_tdata_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.180ns  (logic 0.580ns (11.197%)  route 4.600ns (88.803%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 3.664 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        1.675    -0.684    system_i/SystemReset_0/U0/clk
    SLICE_X21Y7          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          1.662     1.434    system_i/DelayUnit_0/U0/nrst
    SLICE_X22Y33         LUT1 (Prop_lut1_I0_O)        0.124     1.558 f  system_i/DelayUnit_0/U0/m0_axis_tdata[11]_i_2/O
                         net (fo=141, routed)         2.938     4.496    system_i/DelayUnit_0/U0/m0_axis_tdata[11]_i_2_n_0
    SLICE_X26Y15         FDCE                                         f  system_i/DelayUnit_0/U0/m8_axis_tdata_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        1.496     3.664    system_i/DelayUnit_0/U0/clk
    SLICE_X26Y15         FDCE                                         r  system_i/DelayUnit_0/U0/m8_axis_tdata_reg[7]/C
                         clock pessimism              0.487     4.152    
                         clock uncertainty           -0.065     4.087    
    SLICE_X26Y15         FDCE (Recov_fdce_C_CLR)     -0.405     3.682    system_i/DelayUnit_0/U0/m8_axis_tdata_reg[7]
  -------------------------------------------------------------------
                         required time                          3.682    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                 -0.815    

Slack (VIOLATED) :        -0.793ns  (required time - arrival time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/DelayUnit_0/U0/m3_axis_tdata_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.247ns  (logic 0.580ns (11.054%)  route 4.667ns (88.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 3.667 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        1.675    -0.684    system_i/SystemReset_0/U0/clk
    SLICE_X21Y7          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          1.662     1.434    system_i/DelayUnit_0/U0/nrst
    SLICE_X22Y33         LUT1 (Prop_lut1_I0_O)        0.124     1.558 f  system_i/DelayUnit_0/U0/m0_axis_tdata[11]_i_2/O
                         net (fo=141, routed)         3.005     4.563    system_i/DelayUnit_0/U0/m0_axis_tdata[11]_i_2_n_0
    SLICE_X28Y11         FDCE                                         f  system_i/DelayUnit_0/U0/m3_axis_tdata_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        1.499     3.667    system_i/DelayUnit_0/U0/clk
    SLICE_X28Y11         FDCE                                         r  system_i/DelayUnit_0/U0/m3_axis_tdata_reg[1]/C
                         clock pessimism              0.487     4.155    
                         clock uncertainty           -0.065     4.090    
    SLICE_X28Y11         FDCE (Recov_fdce_C_CLR)     -0.319     3.771    system_i/DelayUnit_0/U0/m3_axis_tdata_reg[1]
  -------------------------------------------------------------------
                         required time                          3.771    
                         arrival time                          -4.563    
  -------------------------------------------------------------------
                         slack                                 -0.793    

Slack (VIOLATED) :        -0.755ns  (required time - arrival time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/DelayUnit_0/U0/m3_axis_tdata_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.228ns  (logic 0.580ns (11.095%)  route 4.648ns (88.905%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 3.671 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        1.675    -0.684    system_i/SystemReset_0/U0/clk
    SLICE_X21Y7          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          1.662     1.434    system_i/DelayUnit_0/U0/nrst
    SLICE_X22Y33         LUT1 (Prop_lut1_I0_O)        0.124     1.558 f  system_i/DelayUnit_0/U0/m0_axis_tdata[11]_i_2/O
                         net (fo=141, routed)         2.986     4.544    system_i/DelayUnit_0/U0/m0_axis_tdata[11]_i_2_n_0
    SLICE_X15Y8          FDCE                                         f  system_i/DelayUnit_0/U0/m3_axis_tdata_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        1.503     3.671    system_i/DelayUnit_0/U0/clk
    SLICE_X15Y8          FDCE                                         r  system_i/DelayUnit_0/U0/m3_axis_tdata_reg[14]/C
                         clock pessimism              0.588     4.259    
                         clock uncertainty           -0.065     4.194    
    SLICE_X15Y8          FDCE (Recov_fdce_C_CLR)     -0.405     3.789    system_i/DelayUnit_0/U0/m3_axis_tdata_reg[14]
  -------------------------------------------------------------------
                         required time                          3.789    
                         arrival time                          -4.544    
  -------------------------------------------------------------------
                         slack                                 -0.755    

Slack (VIOLATED) :        -0.751ns  (required time - arrival time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/DelayUnit_0/U0/m6_axis_tdata_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.120ns  (logic 0.580ns (11.328%)  route 4.540ns (88.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 3.668 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        1.675    -0.684    system_i/SystemReset_0/U0/clk
    SLICE_X21Y7          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          1.662     1.434    system_i/DelayUnit_0/U0/nrst
    SLICE_X22Y33         LUT1 (Prop_lut1_I0_O)        0.124     1.558 f  system_i/DelayUnit_0/U0/m0_axis_tdata[11]_i_2/O
                         net (fo=141, routed)         2.878     4.436    system_i/DelayUnit_0/U0/m0_axis_tdata[11]_i_2_n_0
    SLICE_X27Y10         FDCE                                         f  system_i/DelayUnit_0/U0/m6_axis_tdata_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        1.500     3.668    system_i/DelayUnit_0/U0/clk
    SLICE_X27Y10         FDCE                                         r  system_i/DelayUnit_0/U0/m6_axis_tdata_reg[0]/C
                         clock pessimism              0.487     4.156    
                         clock uncertainty           -0.065     4.091    
    SLICE_X27Y10         FDCE (Recov_fdce_C_CLR)     -0.405     3.686    system_i/DelayUnit_0/U0/m6_axis_tdata_reg[0]
  -------------------------------------------------------------------
                         required time                          3.686    
                         arrival time                          -4.436    
  -------------------------------------------------------------------
                         slack                                 -0.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/PWM_GENERATOR_8/U0/counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.186ns (20.096%)  route 0.740ns (79.904%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        0.561    -0.500    system_i/SystemReset_0/U0/clk
    SLICE_X21Y7          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          0.539     0.180    system_i/PWM_GENERATOR_8/U0/S_AXIS_ARESTN
    SLICE_X35Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.225 f  system_i/PWM_GENERATOR_8/U0/threshold[11]_i_1/O
                         net (fo=24, routed)          0.200     0.426    system_i/PWM_GENERATOR_8/U0/clear
    SLICE_X32Y13         FDCE                                         f  system_i/PWM_GENERATOR_8/U0/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        0.828    -0.735    system_i/PWM_GENERATOR_8/U0/S_AXIS_ACLK
    SLICE_X32Y13         FDCE                                         r  system_i/PWM_GENERATOR_8/U0/counter_reg[4]/C
                         clock pessimism              0.498    -0.237    
    SLICE_X32Y13         FDCE (Remov_fdce_C_CLR)     -0.067    -0.304    system_i/PWM_GENERATOR_8/U0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                           0.426    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/PWM_GENERATOR_8/U0/counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.186ns (20.096%)  route 0.740ns (79.904%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        0.561    -0.500    system_i/SystemReset_0/U0/clk
    SLICE_X21Y7          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          0.539     0.180    system_i/PWM_GENERATOR_8/U0/S_AXIS_ARESTN
    SLICE_X35Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.225 f  system_i/PWM_GENERATOR_8/U0/threshold[11]_i_1/O
                         net (fo=24, routed)          0.200     0.426    system_i/PWM_GENERATOR_8/U0/clear
    SLICE_X32Y13         FDCE                                         f  system_i/PWM_GENERATOR_8/U0/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        0.828    -0.735    system_i/PWM_GENERATOR_8/U0/S_AXIS_ACLK
    SLICE_X32Y13         FDCE                                         r  system_i/PWM_GENERATOR_8/U0/counter_reg[5]/C
                         clock pessimism              0.498    -0.237    
    SLICE_X32Y13         FDCE (Remov_fdce_C_CLR)     -0.067    -0.304    system_i/PWM_GENERATOR_8/U0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                           0.426    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/PWM_GENERATOR_8/U0/counter_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.186ns (20.096%)  route 0.740ns (79.904%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        0.561    -0.500    system_i/SystemReset_0/U0/clk
    SLICE_X21Y7          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          0.539     0.180    system_i/PWM_GENERATOR_8/U0/S_AXIS_ARESTN
    SLICE_X35Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.225 f  system_i/PWM_GENERATOR_8/U0/threshold[11]_i_1/O
                         net (fo=24, routed)          0.200     0.426    system_i/PWM_GENERATOR_8/U0/clear
    SLICE_X32Y13         FDCE                                         f  system_i/PWM_GENERATOR_8/U0/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        0.828    -0.735    system_i/PWM_GENERATOR_8/U0/S_AXIS_ACLK
    SLICE_X32Y13         FDCE                                         r  system_i/PWM_GENERATOR_8/U0/counter_reg[6]/C
                         clock pessimism              0.498    -0.237    
    SLICE_X32Y13         FDCE (Remov_fdce_C_CLR)     -0.067    -0.304    system_i/PWM_GENERATOR_8/U0/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                           0.426    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/PWM_GENERATOR_8/U0/counter_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.186ns (20.096%)  route 0.740ns (79.904%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        0.561    -0.500    system_i/SystemReset_0/U0/clk
    SLICE_X21Y7          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          0.539     0.180    system_i/PWM_GENERATOR_8/U0/S_AXIS_ARESTN
    SLICE_X35Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.225 f  system_i/PWM_GENERATOR_8/U0/threshold[11]_i_1/O
                         net (fo=24, routed)          0.200     0.426    system_i/PWM_GENERATOR_8/U0/clear
    SLICE_X32Y13         FDCE                                         f  system_i/PWM_GENERATOR_8/U0/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        0.828    -0.735    system_i/PWM_GENERATOR_8/U0/S_AXIS_ACLK
    SLICE_X32Y13         FDCE                                         r  system_i/PWM_GENERATOR_8/U0/counter_reg[7]/C
                         clock pessimism              0.498    -0.237    
    SLICE_X32Y13         FDCE (Remov_fdce_C_CLR)     -0.067    -0.304    system_i/PWM_GENERATOR_8/U0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                           0.426    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.815ns  (arrival time - required time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/PWM_GENERATOR_8/U0/counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.186ns (18.389%)  route 0.825ns (81.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        0.561    -0.500    system_i/SystemReset_0/U0/clk
    SLICE_X21Y7          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          0.539     0.180    system_i/PWM_GENERATOR_8/U0/S_AXIS_ARESTN
    SLICE_X35Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.225 f  system_i/PWM_GENERATOR_8/U0/threshold[11]_i_1/O
                         net (fo=24, routed)          0.286     0.512    system_i/PWM_GENERATOR_8/U0/clear
    SLICE_X32Y12         FDCE                                         f  system_i/PWM_GENERATOR_8/U0/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        0.829    -0.734    system_i/PWM_GENERATOR_8/U0/S_AXIS_ACLK
    SLICE_X32Y12         FDCE                                         r  system_i/PWM_GENERATOR_8/U0/counter_reg[1]/C
                         clock pessimism              0.498    -0.236    
    SLICE_X32Y12         FDCE (Remov_fdce_C_CLR)     -0.067    -0.303    system_i/PWM_GENERATOR_8/U0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                           0.512    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.815ns  (arrival time - required time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/PWM_GENERATOR_8/U0/counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.186ns (18.389%)  route 0.825ns (81.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        0.561    -0.500    system_i/SystemReset_0/U0/clk
    SLICE_X21Y7          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          0.539     0.180    system_i/PWM_GENERATOR_8/U0/S_AXIS_ARESTN
    SLICE_X35Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.225 f  system_i/PWM_GENERATOR_8/U0/threshold[11]_i_1/O
                         net (fo=24, routed)          0.286     0.512    system_i/PWM_GENERATOR_8/U0/clear
    SLICE_X32Y12         FDCE                                         f  system_i/PWM_GENERATOR_8/U0/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        0.829    -0.734    system_i/PWM_GENERATOR_8/U0/S_AXIS_ACLK
    SLICE_X32Y12         FDCE                                         r  system_i/PWM_GENERATOR_8/U0/counter_reg[2]/C
                         clock pessimism              0.498    -0.236    
    SLICE_X32Y12         FDCE (Remov_fdce_C_CLR)     -0.067    -0.303    system_i/PWM_GENERATOR_8/U0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                           0.512    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.815ns  (arrival time - required time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/PWM_GENERATOR_8/U0/counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.186ns (18.389%)  route 0.825ns (81.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        0.561    -0.500    system_i/SystemReset_0/U0/clk
    SLICE_X21Y7          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          0.539     0.180    system_i/PWM_GENERATOR_8/U0/S_AXIS_ARESTN
    SLICE_X35Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.225 f  system_i/PWM_GENERATOR_8/U0/threshold[11]_i_1/O
                         net (fo=24, routed)          0.286     0.512    system_i/PWM_GENERATOR_8/U0/clear
    SLICE_X32Y12         FDCE                                         f  system_i/PWM_GENERATOR_8/U0/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        0.829    -0.734    system_i/PWM_GENERATOR_8/U0/S_AXIS_ACLK
    SLICE_X32Y12         FDCE                                         r  system_i/PWM_GENERATOR_8/U0/counter_reg[3]/C
                         clock pessimism              0.498    -0.236    
    SLICE_X32Y12         FDCE (Remov_fdce_C_CLR)     -0.067    -0.303    system_i/PWM_GENERATOR_8/U0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                           0.512    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.819ns  (arrival time - required time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/PWM_GENERATOR_8/U0/counter_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.186ns (18.389%)  route 0.825ns (81.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        0.561    -0.500    system_i/SystemReset_0/U0/clk
    SLICE_X21Y7          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          0.539     0.180    system_i/PWM_GENERATOR_8/U0/S_AXIS_ARESTN
    SLICE_X35Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.225 f  system_i/PWM_GENERATOR_8/U0/threshold[11]_i_1/O
                         net (fo=24, routed)          0.286     0.512    system_i/PWM_GENERATOR_8/U0/clear
    SLICE_X32Y12         FDPE                                         f  system_i/PWM_GENERATOR_8/U0/counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        0.829    -0.734    system_i/PWM_GENERATOR_8/U0/S_AXIS_ACLK
    SLICE_X32Y12         FDPE                                         r  system_i/PWM_GENERATOR_8/U0/counter_reg[0]/C
                         clock pessimism              0.498    -0.236    
    SLICE_X32Y12         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.307    system_i/PWM_GENERATOR_8/U0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                           0.512    
  -------------------------------------------------------------------
                         slack                                  0.819    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/PWM_GENERATOR_8/U0/threshold_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.186ns (17.643%)  route 0.868ns (82.357%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        0.561    -0.500    system_i/SystemReset_0/U0/clk
    SLICE_X21Y7          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          0.539     0.180    system_i/PWM_GENERATOR_8/U0/S_AXIS_ARESTN
    SLICE_X35Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.225 f  system_i/PWM_GENERATOR_8/U0/threshold[11]_i_1/O
                         net (fo=24, routed)          0.329     0.554    system_i/PWM_GENERATOR_8/U0/clear
    SLICE_X34Y13         FDCE                                         f  system_i/PWM_GENERATOR_8/U0/threshold_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        0.829    -0.734    system_i/PWM_GENERATOR_8/U0/S_AXIS_ACLK
    SLICE_X34Y13         FDCE                                         r  system_i/PWM_GENERATOR_8/U0/threshold_reg[4]/C
                         clock pessimism              0.498    -0.236    
    SLICE_X34Y13         FDCE (Remov_fdce_C_CLR)     -0.067    -0.303    system_i/PWM_GENERATOR_8/U0/threshold_reg[4]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                           0.554    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/PWM_GENERATOR_8/U0/threshold_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.186ns (17.643%)  route 0.868ns (82.357%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        0.561    -0.500    system_i/SystemReset_0/U0/clk
    SLICE_X21Y7          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          0.539     0.180    system_i/PWM_GENERATOR_8/U0/S_AXIS_ARESTN
    SLICE_X35Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.225 f  system_i/PWM_GENERATOR_8/U0/threshold[11]_i_1/O
                         net (fo=24, routed)          0.329     0.554    system_i/PWM_GENERATOR_8/U0/clear
    SLICE_X34Y13         FDCE                                         f  system_i/PWM_GENERATOR_8/U0/threshold_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2872, routed)        0.829    -0.734    system_i/PWM_GENERATOR_8/U0/S_AXIS_ACLK
    SLICE_X34Y13         FDCE                                         r  system_i/PWM_GENERATOR_8/U0/threshold_reg[5]/C
                         clock pessimism              0.498    -0.236    
    SLICE_X34Y13         FDCE (Remov_fdce_C_CLR)     -0.067    -0.303    system_i/PWM_GENERATOR_8/U0/threshold_reg[5]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                           0.554    
  -------------------------------------------------------------------
                         slack                                  0.858    





