
Motor PID Controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008c3c  080001d8  080001d8  000101d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08008e14  08008e14  00018e14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008e54  08008e54  00020024  2**0
                  CONTENTS
  4 .ARM          00000008  08008e54  08008e54  00018e54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008e5c  08008e5c  00020024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008e5c  08008e5c  00018e5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008e60  08008e60  00018e60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000024  20000000  08008e64  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000b14  20000028  08008e88  00020028  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000b3c  08008e88  00020b3c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020024  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020054  2**0
                  CONTENTS, READONLY
 13 .debug_info   00018595  00000000  00000000  00020097  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002afb  00000000  00000000  0003862c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001530  00000000  00000000  0003b128  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000010a7  00000000  00000000  0003c658  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028d3c  00000000  00000000  0003d6ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018069  00000000  00000000  0006643b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001140da  00000000  00000000  0007e4a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005c18  00000000  00000000  00192580  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007e  00000000  00000000  00198198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000028 	.word	0x20000028
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08008dfc 	.word	0x08008dfc

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	2000002c 	.word	0x2000002c
 8000214:	08008dfc 	.word	0x08008dfc

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b970 	b.w	8000510 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9e08      	ldr	r6, [sp, #32]
 800024e:	460d      	mov	r5, r1
 8000250:	4604      	mov	r4, r0
 8000252:	460f      	mov	r7, r1
 8000254:	2b00      	cmp	r3, #0
 8000256:	d14a      	bne.n	80002ee <__udivmoddi4+0xa6>
 8000258:	428a      	cmp	r2, r1
 800025a:	4694      	mov	ip, r2
 800025c:	d965      	bls.n	800032a <__udivmoddi4+0xe2>
 800025e:	fab2 f382 	clz	r3, r2
 8000262:	b143      	cbz	r3, 8000276 <__udivmoddi4+0x2e>
 8000264:	fa02 fc03 	lsl.w	ip, r2, r3
 8000268:	f1c3 0220 	rsb	r2, r3, #32
 800026c:	409f      	lsls	r7, r3
 800026e:	fa20 f202 	lsr.w	r2, r0, r2
 8000272:	4317      	orrs	r7, r2
 8000274:	409c      	lsls	r4, r3
 8000276:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800027a:	fa1f f58c 	uxth.w	r5, ip
 800027e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000282:	0c22      	lsrs	r2, r4, #16
 8000284:	fb0e 7711 	mls	r7, lr, r1, r7
 8000288:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800028c:	fb01 f005 	mul.w	r0, r1, r5
 8000290:	4290      	cmp	r0, r2
 8000292:	d90a      	bls.n	80002aa <__udivmoddi4+0x62>
 8000294:	eb1c 0202 	adds.w	r2, ip, r2
 8000298:	f101 37ff 	add.w	r7, r1, #4294967295
 800029c:	f080 811c 	bcs.w	80004d8 <__udivmoddi4+0x290>
 80002a0:	4290      	cmp	r0, r2
 80002a2:	f240 8119 	bls.w	80004d8 <__udivmoddi4+0x290>
 80002a6:	3902      	subs	r1, #2
 80002a8:	4462      	add	r2, ip
 80002aa:	1a12      	subs	r2, r2, r0
 80002ac:	b2a4      	uxth	r4, r4
 80002ae:	fbb2 f0fe 	udiv	r0, r2, lr
 80002b2:	fb0e 2210 	mls	r2, lr, r0, r2
 80002b6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80002ba:	fb00 f505 	mul.w	r5, r0, r5
 80002be:	42a5      	cmp	r5, r4
 80002c0:	d90a      	bls.n	80002d8 <__udivmoddi4+0x90>
 80002c2:	eb1c 0404 	adds.w	r4, ip, r4
 80002c6:	f100 32ff 	add.w	r2, r0, #4294967295
 80002ca:	f080 8107 	bcs.w	80004dc <__udivmoddi4+0x294>
 80002ce:	42a5      	cmp	r5, r4
 80002d0:	f240 8104 	bls.w	80004dc <__udivmoddi4+0x294>
 80002d4:	4464      	add	r4, ip
 80002d6:	3802      	subs	r0, #2
 80002d8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002dc:	1b64      	subs	r4, r4, r5
 80002de:	2100      	movs	r1, #0
 80002e0:	b11e      	cbz	r6, 80002ea <__udivmoddi4+0xa2>
 80002e2:	40dc      	lsrs	r4, r3
 80002e4:	2300      	movs	r3, #0
 80002e6:	e9c6 4300 	strd	r4, r3, [r6]
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d908      	bls.n	8000304 <__udivmoddi4+0xbc>
 80002f2:	2e00      	cmp	r6, #0
 80002f4:	f000 80ed 	beq.w	80004d2 <__udivmoddi4+0x28a>
 80002f8:	2100      	movs	r1, #0
 80002fa:	e9c6 0500 	strd	r0, r5, [r6]
 80002fe:	4608      	mov	r0, r1
 8000300:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000304:	fab3 f183 	clz	r1, r3
 8000308:	2900      	cmp	r1, #0
 800030a:	d149      	bne.n	80003a0 <__udivmoddi4+0x158>
 800030c:	42ab      	cmp	r3, r5
 800030e:	d302      	bcc.n	8000316 <__udivmoddi4+0xce>
 8000310:	4282      	cmp	r2, r0
 8000312:	f200 80f8 	bhi.w	8000506 <__udivmoddi4+0x2be>
 8000316:	1a84      	subs	r4, r0, r2
 8000318:	eb65 0203 	sbc.w	r2, r5, r3
 800031c:	2001      	movs	r0, #1
 800031e:	4617      	mov	r7, r2
 8000320:	2e00      	cmp	r6, #0
 8000322:	d0e2      	beq.n	80002ea <__udivmoddi4+0xa2>
 8000324:	e9c6 4700 	strd	r4, r7, [r6]
 8000328:	e7df      	b.n	80002ea <__udivmoddi4+0xa2>
 800032a:	b902      	cbnz	r2, 800032e <__udivmoddi4+0xe6>
 800032c:	deff      	udf	#255	; 0xff
 800032e:	fab2 f382 	clz	r3, r2
 8000332:	2b00      	cmp	r3, #0
 8000334:	f040 8090 	bne.w	8000458 <__udivmoddi4+0x210>
 8000338:	1a8a      	subs	r2, r1, r2
 800033a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800033e:	fa1f fe8c 	uxth.w	lr, ip
 8000342:	2101      	movs	r1, #1
 8000344:	fbb2 f5f7 	udiv	r5, r2, r7
 8000348:	fb07 2015 	mls	r0, r7, r5, r2
 800034c:	0c22      	lsrs	r2, r4, #16
 800034e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000352:	fb0e f005 	mul.w	r0, lr, r5
 8000356:	4290      	cmp	r0, r2
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0x124>
 800035a:	eb1c 0202 	adds.w	r2, ip, r2
 800035e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000362:	d202      	bcs.n	800036a <__udivmoddi4+0x122>
 8000364:	4290      	cmp	r0, r2
 8000366:	f200 80cb 	bhi.w	8000500 <__udivmoddi4+0x2b8>
 800036a:	4645      	mov	r5, r8
 800036c:	1a12      	subs	r2, r2, r0
 800036e:	b2a4      	uxth	r4, r4
 8000370:	fbb2 f0f7 	udiv	r0, r2, r7
 8000374:	fb07 2210 	mls	r2, r7, r0, r2
 8000378:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800037c:	fb0e fe00 	mul.w	lr, lr, r0
 8000380:	45a6      	cmp	lr, r4
 8000382:	d908      	bls.n	8000396 <__udivmoddi4+0x14e>
 8000384:	eb1c 0404 	adds.w	r4, ip, r4
 8000388:	f100 32ff 	add.w	r2, r0, #4294967295
 800038c:	d202      	bcs.n	8000394 <__udivmoddi4+0x14c>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f200 80bb 	bhi.w	800050a <__udivmoddi4+0x2c2>
 8000394:	4610      	mov	r0, r2
 8000396:	eba4 040e 	sub.w	r4, r4, lr
 800039a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800039e:	e79f      	b.n	80002e0 <__udivmoddi4+0x98>
 80003a0:	f1c1 0720 	rsb	r7, r1, #32
 80003a4:	408b      	lsls	r3, r1
 80003a6:	fa22 fc07 	lsr.w	ip, r2, r7
 80003aa:	ea4c 0c03 	orr.w	ip, ip, r3
 80003ae:	fa05 f401 	lsl.w	r4, r5, r1
 80003b2:	fa20 f307 	lsr.w	r3, r0, r7
 80003b6:	40fd      	lsrs	r5, r7
 80003b8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003bc:	4323      	orrs	r3, r4
 80003be:	fbb5 f8f9 	udiv	r8, r5, r9
 80003c2:	fa1f fe8c 	uxth.w	lr, ip
 80003c6:	fb09 5518 	mls	r5, r9, r8, r5
 80003ca:	0c1c      	lsrs	r4, r3, #16
 80003cc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80003d0:	fb08 f50e 	mul.w	r5, r8, lr
 80003d4:	42a5      	cmp	r5, r4
 80003d6:	fa02 f201 	lsl.w	r2, r2, r1
 80003da:	fa00 f001 	lsl.w	r0, r0, r1
 80003de:	d90b      	bls.n	80003f8 <__udivmoddi4+0x1b0>
 80003e0:	eb1c 0404 	adds.w	r4, ip, r4
 80003e4:	f108 3aff 	add.w	sl, r8, #4294967295
 80003e8:	f080 8088 	bcs.w	80004fc <__udivmoddi4+0x2b4>
 80003ec:	42a5      	cmp	r5, r4
 80003ee:	f240 8085 	bls.w	80004fc <__udivmoddi4+0x2b4>
 80003f2:	f1a8 0802 	sub.w	r8, r8, #2
 80003f6:	4464      	add	r4, ip
 80003f8:	1b64      	subs	r4, r4, r5
 80003fa:	b29d      	uxth	r5, r3
 80003fc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000400:	fb09 4413 	mls	r4, r9, r3, r4
 8000404:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000408:	fb03 fe0e 	mul.w	lr, r3, lr
 800040c:	45a6      	cmp	lr, r4
 800040e:	d908      	bls.n	8000422 <__udivmoddi4+0x1da>
 8000410:	eb1c 0404 	adds.w	r4, ip, r4
 8000414:	f103 35ff 	add.w	r5, r3, #4294967295
 8000418:	d26c      	bcs.n	80004f4 <__udivmoddi4+0x2ac>
 800041a:	45a6      	cmp	lr, r4
 800041c:	d96a      	bls.n	80004f4 <__udivmoddi4+0x2ac>
 800041e:	3b02      	subs	r3, #2
 8000420:	4464      	add	r4, ip
 8000422:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000426:	fba3 9502 	umull	r9, r5, r3, r2
 800042a:	eba4 040e 	sub.w	r4, r4, lr
 800042e:	42ac      	cmp	r4, r5
 8000430:	46c8      	mov	r8, r9
 8000432:	46ae      	mov	lr, r5
 8000434:	d356      	bcc.n	80004e4 <__udivmoddi4+0x29c>
 8000436:	d053      	beq.n	80004e0 <__udivmoddi4+0x298>
 8000438:	b156      	cbz	r6, 8000450 <__udivmoddi4+0x208>
 800043a:	ebb0 0208 	subs.w	r2, r0, r8
 800043e:	eb64 040e 	sbc.w	r4, r4, lr
 8000442:	fa04 f707 	lsl.w	r7, r4, r7
 8000446:	40ca      	lsrs	r2, r1
 8000448:	40cc      	lsrs	r4, r1
 800044a:	4317      	orrs	r7, r2
 800044c:	e9c6 7400 	strd	r7, r4, [r6]
 8000450:	4618      	mov	r0, r3
 8000452:	2100      	movs	r1, #0
 8000454:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000458:	f1c3 0120 	rsb	r1, r3, #32
 800045c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000460:	fa20 f201 	lsr.w	r2, r0, r1
 8000464:	fa25 f101 	lsr.w	r1, r5, r1
 8000468:	409d      	lsls	r5, r3
 800046a:	432a      	orrs	r2, r5
 800046c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000470:	fa1f fe8c 	uxth.w	lr, ip
 8000474:	fbb1 f0f7 	udiv	r0, r1, r7
 8000478:	fb07 1510 	mls	r5, r7, r0, r1
 800047c:	0c11      	lsrs	r1, r2, #16
 800047e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000482:	fb00 f50e 	mul.w	r5, r0, lr
 8000486:	428d      	cmp	r5, r1
 8000488:	fa04 f403 	lsl.w	r4, r4, r3
 800048c:	d908      	bls.n	80004a0 <__udivmoddi4+0x258>
 800048e:	eb1c 0101 	adds.w	r1, ip, r1
 8000492:	f100 38ff 	add.w	r8, r0, #4294967295
 8000496:	d22f      	bcs.n	80004f8 <__udivmoddi4+0x2b0>
 8000498:	428d      	cmp	r5, r1
 800049a:	d92d      	bls.n	80004f8 <__udivmoddi4+0x2b0>
 800049c:	3802      	subs	r0, #2
 800049e:	4461      	add	r1, ip
 80004a0:	1b49      	subs	r1, r1, r5
 80004a2:	b292      	uxth	r2, r2
 80004a4:	fbb1 f5f7 	udiv	r5, r1, r7
 80004a8:	fb07 1115 	mls	r1, r7, r5, r1
 80004ac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004b0:	fb05 f10e 	mul.w	r1, r5, lr
 80004b4:	4291      	cmp	r1, r2
 80004b6:	d908      	bls.n	80004ca <__udivmoddi4+0x282>
 80004b8:	eb1c 0202 	adds.w	r2, ip, r2
 80004bc:	f105 38ff 	add.w	r8, r5, #4294967295
 80004c0:	d216      	bcs.n	80004f0 <__udivmoddi4+0x2a8>
 80004c2:	4291      	cmp	r1, r2
 80004c4:	d914      	bls.n	80004f0 <__udivmoddi4+0x2a8>
 80004c6:	3d02      	subs	r5, #2
 80004c8:	4462      	add	r2, ip
 80004ca:	1a52      	subs	r2, r2, r1
 80004cc:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80004d0:	e738      	b.n	8000344 <__udivmoddi4+0xfc>
 80004d2:	4631      	mov	r1, r6
 80004d4:	4630      	mov	r0, r6
 80004d6:	e708      	b.n	80002ea <__udivmoddi4+0xa2>
 80004d8:	4639      	mov	r1, r7
 80004da:	e6e6      	b.n	80002aa <__udivmoddi4+0x62>
 80004dc:	4610      	mov	r0, r2
 80004de:	e6fb      	b.n	80002d8 <__udivmoddi4+0x90>
 80004e0:	4548      	cmp	r0, r9
 80004e2:	d2a9      	bcs.n	8000438 <__udivmoddi4+0x1f0>
 80004e4:	ebb9 0802 	subs.w	r8, r9, r2
 80004e8:	eb65 0e0c 	sbc.w	lr, r5, ip
 80004ec:	3b01      	subs	r3, #1
 80004ee:	e7a3      	b.n	8000438 <__udivmoddi4+0x1f0>
 80004f0:	4645      	mov	r5, r8
 80004f2:	e7ea      	b.n	80004ca <__udivmoddi4+0x282>
 80004f4:	462b      	mov	r3, r5
 80004f6:	e794      	b.n	8000422 <__udivmoddi4+0x1da>
 80004f8:	4640      	mov	r0, r8
 80004fa:	e7d1      	b.n	80004a0 <__udivmoddi4+0x258>
 80004fc:	46d0      	mov	r8, sl
 80004fe:	e77b      	b.n	80003f8 <__udivmoddi4+0x1b0>
 8000500:	3d02      	subs	r5, #2
 8000502:	4462      	add	r2, ip
 8000504:	e732      	b.n	800036c <__udivmoddi4+0x124>
 8000506:	4608      	mov	r0, r1
 8000508:	e70a      	b.n	8000320 <__udivmoddi4+0xd8>
 800050a:	4464      	add	r4, ip
 800050c:	3802      	subs	r0, #2
 800050e:	e742      	b.n	8000396 <__udivmoddi4+0x14e>

08000510 <__aeabi_idiv0>:
 8000510:	4770      	bx	lr
 8000512:	bf00      	nop

08000514 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000518:	f001 fcb9 	bl	8001e8e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800051c:	f000 f8ea 	bl	80006f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000520:	f000 fd2e 	bl	8000f80 <MX_GPIO_Init>
  MX_DMA_Init();
 8000524:	f000 fce6 	bl	8000ef4 <MX_DMA_Init>
  MX_TIM3_Init();
 8000528:	f000 faf2 	bl	8000b10 <MX_TIM3_Init>
  MX_ADC1_Init();
 800052c:	f000 f92e 	bl	800078c <MX_ADC1_Init>
  MX_TIM15_Init();
 8000530:	f000 fc8e 	bl	8000e50 <MX_TIM15_Init>
  MX_TIM5_Init();
 8000534:	f000 fb9c 	bl	8000c70 <MX_TIM5_Init>
  MX_TIM4_Init();
 8000538:	f000 fb40 	bl	8000bbc <MX_TIM4_Init>
  MX_LPUART1_UART_Init();
 800053c:	f000 f9b0 	bl	80008a0 <MX_LPUART1_UART_Init>
  MX_TIM1_Init();
 8000540:	f000 f9f8 	bl	8000934 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000544:	f000 fa96 	bl	8000a74 <MX_TIM2_Init>
  MX_TIM8_Init();
 8000548:	f000 fbe0 	bl	8000d0c <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */
	//-------------------------------Part1&3:Motor PID-------------------------------//
	UARTDMAconfig();
 800054c:	f000 ffba 	bl	80014c4 <UARTDMAconfig>

//	HAL_UART_Receive_DMA(&hlpuart1, RxBuffer, 4);
	HAL_ADC_Start_DMA(&hadc1, InputRead, 400); // DMA Read
 8000550:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8000554:	4950      	ldr	r1, [pc, #320]	; (8000698 <main+0x184>)
 8000556:	4851      	ldr	r0, [pc, #324]	; (800069c <main+0x188>)
 8000558:	f002 f906 	bl	8002768 <HAL_ADC_Start_DMA>
	HAL_TIM_Base_Start_IT(&htim15);
 800055c:	4850      	ldr	r0, [pc, #320]	; (80006a0 <main+0x18c>)
 800055e:	f005 fa2f 	bl	80059c0 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start(&htim5); // system time clock
 8000562:	4850      	ldr	r0, [pc, #320]	; (80006a4 <main+0x190>)
 8000564:	f005 f9bc 	bl	80058e0 <HAL_TIM_Base_Start>

	HAL_TIM_Base_Start(&htim4);  //motor A2
 8000568:	484f      	ldr	r0, [pc, #316]	; (80006a8 <main+0x194>)
 800056a:	f005 f9b9 	bl	80058e0 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 800056e:	2100      	movs	r1, #0
 8000570:	484d      	ldr	r0, [pc, #308]	; (80006a8 <main+0x194>)
 8000572:	f005 faf5 	bl	8005b60 <HAL_TIM_PWM_Start>

	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 0); //for Check Timer
 8000576:	4b4c      	ldr	r3, [pc, #304]	; (80006a8 <main+0x194>)
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	2200      	movs	r2, #0
 800057c:	635a      	str	r2, [r3, #52]	; 0x34

	A0 = Kp + Ki + Kd;
 800057e:	4b4b      	ldr	r3, [pc, #300]	; (80006ac <main+0x198>)
 8000580:	ed93 7a00 	vldr	s14, [r3]
 8000584:	4b4a      	ldr	r3, [pc, #296]	; (80006b0 <main+0x19c>)
 8000586:	edd3 7a00 	vldr	s15, [r3]
 800058a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800058e:	4b49      	ldr	r3, [pc, #292]	; (80006b4 <main+0x1a0>)
 8000590:	edd3 7a00 	vldr	s15, [r3]
 8000594:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000598:	4b47      	ldr	r3, [pc, #284]	; (80006b8 <main+0x1a4>)
 800059a:	edc3 7a00 	vstr	s15, [r3]
	A1 = -Kp - (2 * Kd);
 800059e:	4b43      	ldr	r3, [pc, #268]	; (80006ac <main+0x198>)
 80005a0:	edd3 7a00 	vldr	s15, [r3]
 80005a4:	eeb1 7a67 	vneg.f32	s14, s15
 80005a8:	4b42      	ldr	r3, [pc, #264]	; (80006b4 <main+0x1a0>)
 80005aa:	edd3 7a00 	vldr	s15, [r3]
 80005ae:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80005b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80005b6:	4b41      	ldr	r3, [pc, #260]	; (80006bc <main+0x1a8>)
 80005b8:	edc3 7a00 	vstr	s15, [r3]
	A2 = Kd;
 80005bc:	4b3d      	ldr	r3, [pc, #244]	; (80006b4 <main+0x1a0>)
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	4a3f      	ldr	r2, [pc, #252]	; (80006c0 <main+0x1ac>)
 80005c2:	6013      	str	r3, [r2, #0]

	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, SET);
 80005c4:	2201      	movs	r2, #1
 80005c6:	2101      	movs	r1, #1
 80005c8:	483e      	ldr	r0, [pc, #248]	; (80006c4 <main+0x1b0>)
 80005ca:	f004 f8b7 	bl	800473c <HAL_GPIO_WritePin>
	//-------------------------------------------------------------------------------//
	//----------------------------------Part2:QEI------------------------------------//
	HAL_TIM_Base_Start(&htim3);
 80005ce:	483e      	ldr	r0, [pc, #248]	; (80006c8 <main+0x1b4>)
 80005d0:	f005 f986 	bl	80058e0 <HAL_TIM_Base_Start>
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 80005d4:	213c      	movs	r1, #60	; 0x3c
 80005d6:	483c      	ldr	r0, [pc, #240]	; (80006c8 <main+0x1b4>)
 80005d8:	f005 fc7a 	bl	8005ed0 <HAL_TIM_Encoder_Start>

	HAL_TIM_Base_Start_IT(&htim2);
 80005dc:	483b      	ldr	r0, [pc, #236]	; (80006cc <main+0x1b8>)
 80005de:	f005 f9ef 	bl	80059c0 <HAL_TIM_Base_Start_IT>

	HAL_TIM_Base_Start(&htim8); //edit timer4 -> timer8
 80005e2:	483b      	ldr	r0, [pc, #236]	; (80006d0 <main+0x1bc>)
 80005e4:	f005 f97c 	bl	80058e0 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 80005e8:	2100      	movs	r1, #0
 80005ea:	4839      	ldr	r0, [pc, #228]	; (80006d0 <main+0x1bc>)
 80005ec:	f005 fab8 	bl	8005b60 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 80005f0:	2104      	movs	r1, #4
 80005f2:	4837      	ldr	r0, [pc, #220]	; (80006d0 <main+0x1bc>)
 80005f4:	f005 fab4 	bl	8005b60 <HAL_TIM_PWM_Start>

	HAL_TIM_Base_Start(&htim1);
 80005f8:	4836      	ldr	r0, [pc, #216]	; (80006d4 <main+0x1c0>)
 80005fa:	f005 f971 	bl	80058e0 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80005fe:	2100      	movs	r1, #0
 8000600:	4834      	ldr	r0, [pc, #208]	; (80006d4 <main+0x1c0>)
 8000602:	f005 faad 	bl	8005b60 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000606:	2104      	movs	r1, #4
 8000608:	4832      	ldr	r0, [pc, #200]	; (80006d4 <main+0x1c0>)
 800060a:	f005 faa9 	bl	8005b60 <HAL_TIM_PWM_Start>

	HAL_ADC_Start_DMA(&hadc1, ADC, 400);
 800060e:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8000612:	4931      	ldr	r1, [pc, #196]	; (80006d8 <main+0x1c4>)
 8000614:	4821      	ldr	r0, [pc, #132]	; (800069c <main+0x188>)
 8000616:	f002 f8a7 	bl	8002768 <HAL_ADC_Start_DMA>
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
//	  test = __HAL_TIM_GET_COUNTER(&htim5);
		Mode_LD2();
 800061a:	f001 f86b 	bl	80016f4 <Mode_LD2>
		Communication();
 800061e:	f000 fe63 	bl	80012e8 <Communication>
		QEIReadRaw = __HAL_TIM_GET_COUNTER(&htim3);
 8000622:	4b29      	ldr	r3, [pc, #164]	; (80006c8 <main+0x1b4>)
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000628:	4a2c      	ldr	r2, [pc, #176]	; (80006dc <main+0x1c8>)
 800062a:	6013      	str	r3, [r2, #0]
		if (mode_status == 1) {
 800062c:	4b2c      	ldr	r3, [pc, #176]	; (80006e0 <main+0x1cc>)
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	2b01      	cmp	r3, #1
 8000632:	d103      	bne.n	800063c <main+0x128>
			duty = 0;
 8000634:	4b2b      	ldr	r3, [pc, #172]	; (80006e4 <main+0x1d0>)
 8000636:	2200      	movs	r2, #0
 8000638:	801a      	strh	r2, [r3, #0]
 800063a:	e025      	b.n	8000688 <main+0x174>
		} else if (mode_status == 2) {
 800063c:	4b28      	ldr	r3, [pc, #160]	; (80006e0 <main+0x1cc>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	2b02      	cmp	r3, #2
 8000642:	d105      	bne.n	8000650 <main+0x13c>
			PWM = 0;
 8000644:	4b28      	ldr	r3, [pc, #160]	; (80006e8 <main+0x1d4>)
 8000646:	2200      	movs	r2, #0
 8000648:	801a      	strh	r2, [r3, #0]
			PID_QEI();
 800064a:	f000 ffb5 	bl	80015b8 <PID_QEI>
 800064e:	e01b      	b.n	8000688 <main+0x174>

		} else if (mode_status == 3) {
 8000650:	4b23      	ldr	r3, [pc, #140]	; (80006e0 <main+0x1cc>)
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	2b03      	cmp	r3, #3
 8000656:	d117      	bne.n	8000688 <main+0x174>
			PWM = abs(RxInt);
 8000658:	4b24      	ldr	r3, [pc, #144]	; (80006ec <main+0x1d8>)
 800065a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800065e:	2b00      	cmp	r3, #0
 8000660:	bfb8      	it	lt
 8000662:	425b      	neglt	r3, r3
 8000664:	b29a      	uxth	r2, r3
 8000666:	4b20      	ldr	r3, [pc, #128]	; (80006e8 <main+0x1d4>)
 8000668:	801a      	strh	r2, [r3, #0]
			duty = 0;
 800066a:	4b1e      	ldr	r3, [pc, #120]	; (80006e4 <main+0x1d0>)
 800066c:	2200      	movs	r2, #0
 800066e:	801a      	strh	r2, [r3, #0]
			if (RxInt >= 0)
 8000670:	4b1e      	ldr	r3, [pc, #120]	; (80006ec <main+0x1d8>)
 8000672:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000676:	2b00      	cmp	r3, #0
 8000678:	db03      	blt.n	8000682 <main+0x16e>
				direction = 1;
 800067a:	4b1d      	ldr	r3, [pc, #116]	; (80006f0 <main+0x1dc>)
 800067c:	2201      	movs	r2, #1
 800067e:	701a      	strb	r2, [r3, #0]
 8000680:	e002      	b.n	8000688 <main+0x174>
			else
				direction = 0;
 8000682:	4b1b      	ldr	r3, [pc, #108]	; (80006f0 <main+0x1dc>)
 8000684:	2200      	movs	r2, #0
 8000686:	701a      	strb	r2, [r3, #0]
		}
		motorControl();
 8000688:	f000 fdf2 	bl	8001270 <motorControl>
		motor();
 800068c:	f000 ff32 	bl	80014f4 <motor>


		updateInput();
 8000690:	f000 fd2c 	bl	80010ec <updateInput>
		Mode_LD2();
 8000694:	e7c1      	b.n	800061a <main+0x106>
 8000696:	bf00      	nop
 8000698:	20000480 	.word	0x20000480
 800069c:	20000044 	.word	0x20000044
 80006a0:	2000042c 	.word	0x2000042c
 80006a4:	20000394 	.word	0x20000394
 80006a8:	20000348 	.word	0x20000348
 80006ac:	20000004 	.word	0x20000004
 80006b0:	20000008 	.word	0x20000008
 80006b4:	2000000c 	.word	0x2000000c
 80006b8:	200007d0 	.word	0x200007d0
 80006bc:	200007d4 	.word	0x200007d4
 80006c0:	200007d8 	.word	0x200007d8
 80006c4:	48000800 	.word	0x48000800
 80006c8:	200002fc 	.word	0x200002fc
 80006cc:	200002b0 	.word	0x200002b0
 80006d0:	200003e0 	.word	0x200003e0
 80006d4:	20000264 	.word	0x20000264
 80006d8:	200007ec 	.word	0x200007ec
 80006dc:	200007e8 	.word	0x200007e8
 80006e0:	20000000 	.word	0x20000000
 80006e4:	20000b14 	.word	0x20000b14
 80006e8:	200007c8 	.word	0x200007c8
 80006ec:	200007b6 	.word	0x200007b6
 80006f0:	200007ca 	.word	0x200007ca

080006f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b094      	sub	sp, #80	; 0x50
 80006f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006fa:	f107 0318 	add.w	r3, r7, #24
 80006fe:	2238      	movs	r2, #56	; 0x38
 8000700:	2100      	movs	r1, #0
 8000702:	4618      	mov	r0, r3
 8000704:	f008 fb4e 	bl	8008da4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000708:	1d3b      	adds	r3, r7, #4
 800070a:	2200      	movs	r2, #0
 800070c:	601a      	str	r2, [r3, #0]
 800070e:	605a      	str	r2, [r3, #4]
 8000710:	609a      	str	r2, [r3, #8]
 8000712:	60da      	str	r2, [r3, #12]
 8000714:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000716:	2000      	movs	r0, #0
 8000718:	f004 f85a 	bl	80047d0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800071c:	2302      	movs	r3, #2
 800071e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000720:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000724:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000726:	2340      	movs	r3, #64	; 0x40
 8000728:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800072a:	2302      	movs	r3, #2
 800072c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800072e:	2302      	movs	r3, #2
 8000730:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000732:	2304      	movs	r3, #4
 8000734:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000736:	2355      	movs	r3, #85	; 0x55
 8000738:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800073a:	2302      	movs	r3, #2
 800073c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800073e:	2302      	movs	r3, #2
 8000740:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000742:	2302      	movs	r3, #2
 8000744:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000746:	f107 0318 	add.w	r3, r7, #24
 800074a:	4618      	mov	r0, r3
 800074c:	f004 f8f4 	bl	8004938 <HAL_RCC_OscConfig>
 8000750:	4603      	mov	r3, r0
 8000752:	2b00      	cmp	r3, #0
 8000754:	d001      	beq.n	800075a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000756:	f001 f803 	bl	8001760 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800075a:	230f      	movs	r3, #15
 800075c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800075e:	2303      	movs	r3, #3
 8000760:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000762:	2300      	movs	r3, #0
 8000764:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000766:	2300      	movs	r3, #0
 8000768:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800076a:	2300      	movs	r3, #0
 800076c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800076e:	1d3b      	adds	r3, r7, #4
 8000770:	2104      	movs	r1, #4
 8000772:	4618      	mov	r0, r3
 8000774:	f004 fbf2 	bl	8004f5c <HAL_RCC_ClockConfig>
 8000778:	4603      	mov	r3, r0
 800077a:	2b00      	cmp	r3, #0
 800077c:	d001      	beq.n	8000782 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800077e:	f000 ffef 	bl	8001760 <Error_Handler>
  }
}
 8000782:	bf00      	nop
 8000784:	3750      	adds	r7, #80	; 0x50
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}
	...

0800078c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b08c      	sub	sp, #48	; 0x30
 8000790:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000792:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000796:	2200      	movs	r2, #0
 8000798:	601a      	str	r2, [r3, #0]
 800079a:	605a      	str	r2, [r3, #4]
 800079c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800079e:	1d3b      	adds	r3, r7, #4
 80007a0:	2220      	movs	r2, #32
 80007a2:	2100      	movs	r1, #0
 80007a4:	4618      	mov	r0, r3
 80007a6:	f008 fafd 	bl	8008da4 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80007aa:	4b3a      	ldr	r3, [pc, #232]	; (8000894 <MX_ADC1_Init+0x108>)
 80007ac:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80007b0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80007b2:	4b38      	ldr	r3, [pc, #224]	; (8000894 <MX_ADC1_Init+0x108>)
 80007b4:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80007b8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80007ba:	4b36      	ldr	r3, [pc, #216]	; (8000894 <MX_ADC1_Init+0x108>)
 80007bc:	2200      	movs	r2, #0
 80007be:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80007c0:	4b34      	ldr	r3, [pc, #208]	; (8000894 <MX_ADC1_Init+0x108>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80007c6:	4b33      	ldr	r3, [pc, #204]	; (8000894 <MX_ADC1_Init+0x108>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80007cc:	4b31      	ldr	r3, [pc, #196]	; (8000894 <MX_ADC1_Init+0x108>)
 80007ce:	2201      	movs	r2, #1
 80007d0:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80007d2:	4b30      	ldr	r3, [pc, #192]	; (8000894 <MX_ADC1_Init+0x108>)
 80007d4:	2204      	movs	r2, #4
 80007d6:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80007d8:	4b2e      	ldr	r3, [pc, #184]	; (8000894 <MX_ADC1_Init+0x108>)
 80007da:	2200      	movs	r2, #0
 80007dc:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80007de:	4b2d      	ldr	r3, [pc, #180]	; (8000894 <MX_ADC1_Init+0x108>)
 80007e0:	2201      	movs	r2, #1
 80007e2:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 2;
 80007e4:	4b2b      	ldr	r3, [pc, #172]	; (8000894 <MX_ADC1_Init+0x108>)
 80007e6:	2202      	movs	r2, #2
 80007e8:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80007ea:	4b2a      	ldr	r3, [pc, #168]	; (8000894 <MX_ADC1_Init+0x108>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T15_TRGO;
 80007f2:	4b28      	ldr	r3, [pc, #160]	; (8000894 <MX_ADC1_Init+0x108>)
 80007f4:	f44f 62b8 	mov.w	r2, #1472	; 0x5c0
 80007f8:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80007fa:	4b26      	ldr	r3, [pc, #152]	; (8000894 <MX_ADC1_Init+0x108>)
 80007fc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000800:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000802:	4b24      	ldr	r3, [pc, #144]	; (8000894 <MX_ADC1_Init+0x108>)
 8000804:	2201      	movs	r2, #1
 8000806:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800080a:	4b22      	ldr	r3, [pc, #136]	; (8000894 <MX_ADC1_Init+0x108>)
 800080c:	2200      	movs	r2, #0
 800080e:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000810:	4b20      	ldr	r3, [pc, #128]	; (8000894 <MX_ADC1_Init+0x108>)
 8000812:	2200      	movs	r2, #0
 8000814:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000818:	481e      	ldr	r0, [pc, #120]	; (8000894 <MX_ADC1_Init+0x108>)
 800081a:	f001 fde9 	bl	80023f0 <HAL_ADC_Init>
 800081e:	4603      	mov	r3, r0
 8000820:	2b00      	cmp	r3, #0
 8000822:	d001      	beq.n	8000828 <MX_ADC1_Init+0x9c>
  {
    Error_Handler();
 8000824:	f000 ff9c 	bl	8001760 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000828:	2300      	movs	r3, #0
 800082a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800082c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000830:	4619      	mov	r1, r3
 8000832:	4818      	ldr	r0, [pc, #96]	; (8000894 <MX_ADC1_Init+0x108>)
 8000834:	f003 f8b6 	bl	80039a4 <HAL_ADCEx_MultiModeConfigChannel>
 8000838:	4603      	mov	r3, r0
 800083a:	2b00      	cmp	r3, #0
 800083c:	d001      	beq.n	8000842 <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 800083e:	f000 ff8f 	bl	8001760 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000842:	4b15      	ldr	r3, [pc, #84]	; (8000898 <MX_ADC1_Init+0x10c>)
 8000844:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000846:	2306      	movs	r3, #6
 8000848:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 800084a:	2307      	movs	r3, #7
 800084c:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800084e:	237f      	movs	r3, #127	; 0x7f
 8000850:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000852:	2304      	movs	r3, #4
 8000854:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000856:	2300      	movs	r3, #0
 8000858:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800085a:	1d3b      	adds	r3, r7, #4
 800085c:	4619      	mov	r1, r3
 800085e:	480d      	ldr	r0, [pc, #52]	; (8000894 <MX_ADC1_Init+0x108>)
 8000860:	f002 fade 	bl	8002e20 <HAL_ADC_ConfigChannel>
 8000864:	4603      	mov	r3, r0
 8000866:	2b00      	cmp	r3, #0
 8000868:	d001      	beq.n	800086e <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 800086a:	f000 ff79 	bl	8001760 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800086e:	4b0b      	ldr	r3, [pc, #44]	; (800089c <MX_ADC1_Init+0x110>)
 8000870:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000872:	230c      	movs	r3, #12
 8000874:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000876:	1d3b      	adds	r3, r7, #4
 8000878:	4619      	mov	r1, r3
 800087a:	4806      	ldr	r0, [pc, #24]	; (8000894 <MX_ADC1_Init+0x108>)
 800087c:	f002 fad0 	bl	8002e20 <HAL_ADC_ConfigChannel>
 8000880:	4603      	mov	r3, r0
 8000882:	2b00      	cmp	r3, #0
 8000884:	d001      	beq.n	800088a <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8000886:	f000 ff6b 	bl	8001760 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800088a:	bf00      	nop
 800088c:	3730      	adds	r7, #48	; 0x30
 800088e:	46bd      	mov	sp, r7
 8000890:	bd80      	pop	{r7, pc}
 8000892:	bf00      	nop
 8000894:	20000044 	.word	0x20000044
 8000898:	04300002 	.word	0x04300002
 800089c:	08600004 	.word	0x08600004

080008a0 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80008a4:	4b21      	ldr	r3, [pc, #132]	; (800092c <MX_LPUART1_UART_Init+0x8c>)
 80008a6:	4a22      	ldr	r2, [pc, #136]	; (8000930 <MX_LPUART1_UART_Init+0x90>)
 80008a8:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80008aa:	4b20      	ldr	r3, [pc, #128]	; (800092c <MX_LPUART1_UART_Init+0x8c>)
 80008ac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80008b0:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80008b2:	4b1e      	ldr	r3, [pc, #120]	; (800092c <MX_LPUART1_UART_Init+0x8c>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80008b8:	4b1c      	ldr	r3, [pc, #112]	; (800092c <MX_LPUART1_UART_Init+0x8c>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80008be:	4b1b      	ldr	r3, [pc, #108]	; (800092c <MX_LPUART1_UART_Init+0x8c>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80008c4:	4b19      	ldr	r3, [pc, #100]	; (800092c <MX_LPUART1_UART_Init+0x8c>)
 80008c6:	220c      	movs	r2, #12
 80008c8:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008ca:	4b18      	ldr	r3, [pc, #96]	; (800092c <MX_LPUART1_UART_Init+0x8c>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008d0:	4b16      	ldr	r3, [pc, #88]	; (800092c <MX_LPUART1_UART_Init+0x8c>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80008d6:	4b15      	ldr	r3, [pc, #84]	; (800092c <MX_LPUART1_UART_Init+0x8c>)
 80008d8:	2200      	movs	r2, #0
 80008da:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008dc:	4b13      	ldr	r3, [pc, #76]	; (800092c <MX_LPUART1_UART_Init+0x8c>)
 80008de:	2200      	movs	r2, #0
 80008e0:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80008e2:	4812      	ldr	r0, [pc, #72]	; (800092c <MX_LPUART1_UART_Init+0x8c>)
 80008e4:	f006 fd34 	bl	8007350 <HAL_UART_Init>
 80008e8:	4603      	mov	r3, r0
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d001      	beq.n	80008f2 <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 80008ee:	f000 ff37 	bl	8001760 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008f2:	2100      	movs	r1, #0
 80008f4:	480d      	ldr	r0, [pc, #52]	; (800092c <MX_LPUART1_UART_Init+0x8c>)
 80008f6:	f008 f98a 	bl	8008c0e <HAL_UARTEx_SetTxFifoThreshold>
 80008fa:	4603      	mov	r3, r0
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d001      	beq.n	8000904 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8000900:	f000 ff2e 	bl	8001760 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000904:	2100      	movs	r1, #0
 8000906:	4809      	ldr	r0, [pc, #36]	; (800092c <MX_LPUART1_UART_Init+0x8c>)
 8000908:	f008 f9bf 	bl	8008c8a <HAL_UARTEx_SetRxFifoThreshold>
 800090c:	4603      	mov	r3, r0
 800090e:	2b00      	cmp	r3, #0
 8000910:	d001      	beq.n	8000916 <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8000912:	f000 ff25 	bl	8001760 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8000916:	4805      	ldr	r0, [pc, #20]	; (800092c <MX_LPUART1_UART_Init+0x8c>)
 8000918:	f008 f940 	bl	8008b9c <HAL_UARTEx_DisableFifoMode>
 800091c:	4603      	mov	r3, r0
 800091e:	2b00      	cmp	r3, #0
 8000920:	d001      	beq.n	8000926 <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8000922:	f000 ff1d 	bl	8001760 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000926:	bf00      	nop
 8000928:	bd80      	pop	{r7, pc}
 800092a:	bf00      	nop
 800092c:	20000110 	.word	0x20000110
 8000930:	40008000 	.word	0x40008000

08000934 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b098      	sub	sp, #96	; 0x60
 8000938:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800093a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800093e:	2200      	movs	r2, #0
 8000940:	601a      	str	r2, [r3, #0]
 8000942:	605a      	str	r2, [r3, #4]
 8000944:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000946:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800094a:	2200      	movs	r2, #0
 800094c:	601a      	str	r2, [r3, #0]
 800094e:	605a      	str	r2, [r3, #4]
 8000950:	609a      	str	r2, [r3, #8]
 8000952:	60da      	str	r2, [r3, #12]
 8000954:	611a      	str	r2, [r3, #16]
 8000956:	615a      	str	r2, [r3, #20]
 8000958:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800095a:	1d3b      	adds	r3, r7, #4
 800095c:	2234      	movs	r2, #52	; 0x34
 800095e:	2100      	movs	r1, #0
 8000960:	4618      	mov	r0, r3
 8000962:	f008 fa1f 	bl	8008da4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000966:	4b41      	ldr	r3, [pc, #260]	; (8000a6c <MX_TIM1_Init+0x138>)
 8000968:	4a41      	ldr	r2, [pc, #260]	; (8000a70 <MX_TIM1_Init+0x13c>)
 800096a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 169;
 800096c:	4b3f      	ldr	r3, [pc, #252]	; (8000a6c <MX_TIM1_Init+0x138>)
 800096e:	22a9      	movs	r2, #169	; 0xa9
 8000970:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000972:	4b3e      	ldr	r3, [pc, #248]	; (8000a6c <MX_TIM1_Init+0x138>)
 8000974:	2200      	movs	r2, #0
 8000976:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 499;
 8000978:	4b3c      	ldr	r3, [pc, #240]	; (8000a6c <MX_TIM1_Init+0x138>)
 800097a:	f240 12f3 	movw	r2, #499	; 0x1f3
 800097e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000980:	4b3a      	ldr	r3, [pc, #232]	; (8000a6c <MX_TIM1_Init+0x138>)
 8000982:	2200      	movs	r2, #0
 8000984:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000986:	4b39      	ldr	r3, [pc, #228]	; (8000a6c <MX_TIM1_Init+0x138>)
 8000988:	2200      	movs	r2, #0
 800098a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800098c:	4b37      	ldr	r3, [pc, #220]	; (8000a6c <MX_TIM1_Init+0x138>)
 800098e:	2200      	movs	r2, #0
 8000990:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000992:	4836      	ldr	r0, [pc, #216]	; (8000a6c <MX_TIM1_Init+0x138>)
 8000994:	f005 f88c 	bl	8005ab0 <HAL_TIM_PWM_Init>
 8000998:	4603      	mov	r3, r0
 800099a:	2b00      	cmp	r3, #0
 800099c:	d001      	beq.n	80009a2 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 800099e:	f000 fedf 	bl	8001760 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009a2:	2300      	movs	r3, #0
 80009a4:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80009a6:	2300      	movs	r3, #0
 80009a8:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009aa:	2300      	movs	r3, #0
 80009ac:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80009ae:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80009b2:	4619      	mov	r1, r3
 80009b4:	482d      	ldr	r0, [pc, #180]	; (8000a6c <MX_TIM1_Init+0x138>)
 80009b6:	f006 fb5b 	bl	8007070 <HAL_TIMEx_MasterConfigSynchronization>
 80009ba:	4603      	mov	r3, r0
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d001      	beq.n	80009c4 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80009c0:	f000 fece 	bl	8001760 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80009c4:	2360      	movs	r3, #96	; 0x60
 80009c6:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 80009c8:	2300      	movs	r3, #0
 80009ca:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80009cc:	2300      	movs	r3, #0
 80009ce:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80009d0:	2300      	movs	r3, #0
 80009d2:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80009d4:	2300      	movs	r3, #0
 80009d6:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80009d8:	2300      	movs	r3, #0
 80009da:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80009dc:	2300      	movs	r3, #0
 80009de:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80009e0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80009e4:	2200      	movs	r2, #0
 80009e6:	4619      	mov	r1, r3
 80009e8:	4820      	ldr	r0, [pc, #128]	; (8000a6c <MX_TIM1_Init+0x138>)
 80009ea:	f005 fc4f 	bl	800628c <HAL_TIM_PWM_ConfigChannel>
 80009ee:	4603      	mov	r3, r0
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d001      	beq.n	80009f8 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80009f4:	f000 feb4 	bl	8001760 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80009f8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80009fc:	2204      	movs	r2, #4
 80009fe:	4619      	mov	r1, r3
 8000a00:	481a      	ldr	r0, [pc, #104]	; (8000a6c <MX_TIM1_Init+0x138>)
 8000a02:	f005 fc43 	bl	800628c <HAL_TIM_PWM_ConfigChannel>
 8000a06:	4603      	mov	r3, r0
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d001      	beq.n	8000a10 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 8000a0c:	f000 fea8 	bl	8001760 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000a10:	2300      	movs	r3, #0
 8000a12:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000a14:	2300      	movs	r3, #0
 8000a16:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000a20:	2300      	movs	r3, #0
 8000a22:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000a24:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a28:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8000a2e:	2300      	movs	r3, #0
 8000a30:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000a32:	2300      	movs	r3, #0
 8000a34:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000a36:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000a3a:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000a40:	2300      	movs	r3, #0
 8000a42:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000a44:	2300      	movs	r3, #0
 8000a46:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000a48:	1d3b      	adds	r3, r7, #4
 8000a4a:	4619      	mov	r1, r3
 8000a4c:	4807      	ldr	r0, [pc, #28]	; (8000a6c <MX_TIM1_Init+0x138>)
 8000a4e:	f006 fba5 	bl	800719c <HAL_TIMEx_ConfigBreakDeadTime>
 8000a52:	4603      	mov	r3, r0
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d001      	beq.n	8000a5c <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8000a58:	f000 fe82 	bl	8001760 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000a5c:	4803      	ldr	r0, [pc, #12]	; (8000a6c <MX_TIM1_Init+0x138>)
 8000a5e:	f001 f8e5 	bl	8001c2c <HAL_TIM_MspPostInit>

}
 8000a62:	bf00      	nop
 8000a64:	3760      	adds	r7, #96	; 0x60
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}
 8000a6a:	bf00      	nop
 8000a6c:	20000264 	.word	0x20000264
 8000a70:	40012c00 	.word	0x40012c00

08000a74 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b088      	sub	sp, #32
 8000a78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a7a:	f107 0310 	add.w	r3, r7, #16
 8000a7e:	2200      	movs	r2, #0
 8000a80:	601a      	str	r2, [r3, #0]
 8000a82:	605a      	str	r2, [r3, #4]
 8000a84:	609a      	str	r2, [r3, #8]
 8000a86:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a88:	1d3b      	adds	r3, r7, #4
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	601a      	str	r2, [r3, #0]
 8000a8e:	605a      	str	r2, [r3, #4]
 8000a90:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000a92:	4b1e      	ldr	r3, [pc, #120]	; (8000b0c <MX_TIM2_Init+0x98>)
 8000a94:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000a98:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 8000a9a:	4b1c      	ldr	r3, [pc, #112]	; (8000b0c <MX_TIM2_Init+0x98>)
 8000a9c:	22a9      	movs	r2, #169	; 0xa9
 8000a9e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000aa0:	4b1a      	ldr	r3, [pc, #104]	; (8000b0c <MX_TIM2_Init+0x98>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4.294967295E9;
 8000aa6:	4b19      	ldr	r3, [pc, #100]	; (8000b0c <MX_TIM2_Init+0x98>)
 8000aa8:	f04f 32ff 	mov.w	r2, #4294967295
 8000aac:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000aae:	4b17      	ldr	r3, [pc, #92]	; (8000b0c <MX_TIM2_Init+0x98>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ab4:	4b15      	ldr	r3, [pc, #84]	; (8000b0c <MX_TIM2_Init+0x98>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000aba:	4814      	ldr	r0, [pc, #80]	; (8000b0c <MX_TIM2_Init+0x98>)
 8000abc:	f004 feb8 	bl	8005830 <HAL_TIM_Base_Init>
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d001      	beq.n	8000aca <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000ac6:	f000 fe4b 	bl	8001760 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000aca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ace:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000ad0:	f107 0310 	add.w	r3, r7, #16
 8000ad4:	4619      	mov	r1, r3
 8000ad6:	480d      	ldr	r0, [pc, #52]	; (8000b0c <MX_TIM2_Init+0x98>)
 8000ad8:	f005 fcec 	bl	80064b4 <HAL_TIM_ConfigClockSource>
 8000adc:	4603      	mov	r3, r0
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d001      	beq.n	8000ae6 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000ae2:	f000 fe3d 	bl	8001760 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000aea:	2300      	movs	r3, #0
 8000aec:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000aee:	1d3b      	adds	r3, r7, #4
 8000af0:	4619      	mov	r1, r3
 8000af2:	4806      	ldr	r0, [pc, #24]	; (8000b0c <MX_TIM2_Init+0x98>)
 8000af4:	f006 fabc 	bl	8007070 <HAL_TIMEx_MasterConfigSynchronization>
 8000af8:	4603      	mov	r3, r0
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d001      	beq.n	8000b02 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000afe:	f000 fe2f 	bl	8001760 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000b02:	bf00      	nop
 8000b04:	3720      	adds	r7, #32
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop
 8000b0c:	200002b0 	.word	0x200002b0

08000b10 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b08c      	sub	sp, #48	; 0x30
 8000b14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000b16:	f107 030c 	add.w	r3, r7, #12
 8000b1a:	2224      	movs	r2, #36	; 0x24
 8000b1c:	2100      	movs	r1, #0
 8000b1e:	4618      	mov	r0, r3
 8000b20:	f008 f940 	bl	8008da4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b24:	463b      	mov	r3, r7
 8000b26:	2200      	movs	r2, #0
 8000b28:	601a      	str	r2, [r3, #0]
 8000b2a:	605a      	str	r2, [r3, #4]
 8000b2c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000b2e:	4b21      	ldr	r3, [pc, #132]	; (8000bb4 <MX_TIM3_Init+0xa4>)
 8000b30:	4a21      	ldr	r2, [pc, #132]	; (8000bb8 <MX_TIM3_Init+0xa8>)
 8000b32:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000b34:	4b1f      	ldr	r3, [pc, #124]	; (8000bb4 <MX_TIM3_Init+0xa4>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b3a:	4b1e      	ldr	r3, [pc, #120]	; (8000bb4 <MX_TIM3_Init+0xa4>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 3071;
 8000b40:	4b1c      	ldr	r3, [pc, #112]	; (8000bb4 <MX_TIM3_Init+0xa4>)
 8000b42:	f640 32ff 	movw	r2, #3071	; 0xbff
 8000b46:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b48:	4b1a      	ldr	r3, [pc, #104]	; (8000bb4 <MX_TIM3_Init+0xa4>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b4e:	4b19      	ldr	r3, [pc, #100]	; (8000bb4 <MX_TIM3_Init+0xa4>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000b54:	2303      	movs	r3, #3
 8000b56:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000b58:	2300      	movs	r3, #0
 8000b5a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000b5c:	2301      	movs	r3, #1
 8000b5e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000b60:	2300      	movs	r3, #0
 8000b62:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000b64:	2300      	movs	r3, #0
 8000b66:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000b68:	2300      	movs	r3, #0
 8000b6a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000b6c:	2301      	movs	r3, #1
 8000b6e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000b70:	2300      	movs	r3, #0
 8000b72:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8000b74:	2300      	movs	r3, #0
 8000b76:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8000b78:	f107 030c 	add.w	r3, r7, #12
 8000b7c:	4619      	mov	r1, r3
 8000b7e:	480d      	ldr	r0, [pc, #52]	; (8000bb4 <MX_TIM3_Init+0xa4>)
 8000b80:	f005 f900 	bl	8005d84 <HAL_TIM_Encoder_Init>
 8000b84:	4603      	mov	r3, r0
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d001      	beq.n	8000b8e <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8000b8a:	f000 fde9 	bl	8001760 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b92:	2300      	movs	r3, #0
 8000b94:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000b96:	463b      	mov	r3, r7
 8000b98:	4619      	mov	r1, r3
 8000b9a:	4806      	ldr	r0, [pc, #24]	; (8000bb4 <MX_TIM3_Init+0xa4>)
 8000b9c:	f006 fa68 	bl	8007070 <HAL_TIMEx_MasterConfigSynchronization>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d001      	beq.n	8000baa <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8000ba6:	f000 fddb 	bl	8001760 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000baa:	bf00      	nop
 8000bac:	3730      	adds	r7, #48	; 0x30
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	200002fc 	.word	0x200002fc
 8000bb8:	40000400 	.word	0x40000400

08000bbc <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b08a      	sub	sp, #40	; 0x28
 8000bc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000bc2:	f107 031c 	add.w	r3, r7, #28
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	601a      	str	r2, [r3, #0]
 8000bca:	605a      	str	r2, [r3, #4]
 8000bcc:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000bce:	463b      	mov	r3, r7
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	601a      	str	r2, [r3, #0]
 8000bd4:	605a      	str	r2, [r3, #4]
 8000bd6:	609a      	str	r2, [r3, #8]
 8000bd8:	60da      	str	r2, [r3, #12]
 8000bda:	611a      	str	r2, [r3, #16]
 8000bdc:	615a      	str	r2, [r3, #20]
 8000bde:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000be0:	4b21      	ldr	r3, [pc, #132]	; (8000c68 <MX_TIM4_Init+0xac>)
 8000be2:	4a22      	ldr	r2, [pc, #136]	; (8000c6c <MX_TIM4_Init+0xb0>)
 8000be4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 169;
 8000be6:	4b20      	ldr	r3, [pc, #128]	; (8000c68 <MX_TIM4_Init+0xac>)
 8000be8:	22a9      	movs	r2, #169	; 0xa9
 8000bea:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bec:	4b1e      	ldr	r3, [pc, #120]	; (8000c68 <MX_TIM4_Init+0xac>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 19999;
 8000bf2:	4b1d      	ldr	r3, [pc, #116]	; (8000c68 <MX_TIM4_Init+0xac>)
 8000bf4:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8000bf8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000bfa:	4b1b      	ldr	r3, [pc, #108]	; (8000c68 <MX_TIM4_Init+0xac>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c00:	4b19      	ldr	r3, [pc, #100]	; (8000c68 <MX_TIM4_Init+0xac>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000c06:	4818      	ldr	r0, [pc, #96]	; (8000c68 <MX_TIM4_Init+0xac>)
 8000c08:	f004 ff52 	bl	8005ab0 <HAL_TIM_PWM_Init>
 8000c0c:	4603      	mov	r3, r0
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d001      	beq.n	8000c16 <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 8000c12:	f000 fda5 	bl	8001760 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c16:	2300      	movs	r3, #0
 8000c18:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000c1e:	f107 031c 	add.w	r3, r7, #28
 8000c22:	4619      	mov	r1, r3
 8000c24:	4810      	ldr	r0, [pc, #64]	; (8000c68 <MX_TIM4_Init+0xac>)
 8000c26:	f006 fa23 	bl	8007070 <HAL_TIMEx_MasterConfigSynchronization>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d001      	beq.n	8000c34 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 8000c30:	f000 fd96 	bl	8001760 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000c34:	2360      	movs	r3, #96	; 0x60
 8000c36:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000c38:	2300      	movs	r3, #0
 8000c3a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000c40:	2300      	movs	r3, #0
 8000c42:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000c44:	463b      	mov	r3, r7
 8000c46:	2200      	movs	r2, #0
 8000c48:	4619      	mov	r1, r3
 8000c4a:	4807      	ldr	r0, [pc, #28]	; (8000c68 <MX_TIM4_Init+0xac>)
 8000c4c:	f005 fb1e 	bl	800628c <HAL_TIM_PWM_ConfigChannel>
 8000c50:	4603      	mov	r3, r0
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d001      	beq.n	8000c5a <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 8000c56:	f000 fd83 	bl	8001760 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8000c5a:	4803      	ldr	r0, [pc, #12]	; (8000c68 <MX_TIM4_Init+0xac>)
 8000c5c:	f000 ffe6 	bl	8001c2c <HAL_TIM_MspPostInit>

}
 8000c60:	bf00      	nop
 8000c62:	3728      	adds	r7, #40	; 0x28
 8000c64:	46bd      	mov	sp, r7
 8000c66:	bd80      	pop	{r7, pc}
 8000c68:	20000348 	.word	0x20000348
 8000c6c:	40000800 	.word	0x40000800

08000c70 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b088      	sub	sp, #32
 8000c74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c76:	f107 0310 	add.w	r3, r7, #16
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	601a      	str	r2, [r3, #0]
 8000c7e:	605a      	str	r2, [r3, #4]
 8000c80:	609a      	str	r2, [r3, #8]
 8000c82:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c84:	1d3b      	adds	r3, r7, #4
 8000c86:	2200      	movs	r2, #0
 8000c88:	601a      	str	r2, [r3, #0]
 8000c8a:	605a      	str	r2, [r3, #4]
 8000c8c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8000c8e:	4b1d      	ldr	r3, [pc, #116]	; (8000d04 <MX_TIM5_Init+0x94>)
 8000c90:	4a1d      	ldr	r2, [pc, #116]	; (8000d08 <MX_TIM5_Init+0x98>)
 8000c92:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 169;
 8000c94:	4b1b      	ldr	r3, [pc, #108]	; (8000d04 <MX_TIM5_Init+0x94>)
 8000c96:	22a9      	movs	r2, #169	; 0xa9
 8000c98:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c9a:	4b1a      	ldr	r3, [pc, #104]	; (8000d04 <MX_TIM5_Init+0x94>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4.294967295E9;
 8000ca0:	4b18      	ldr	r3, [pc, #96]	; (8000d04 <MX_TIM5_Init+0x94>)
 8000ca2:	f04f 32ff 	mov.w	r2, #4294967295
 8000ca6:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ca8:	4b16      	ldr	r3, [pc, #88]	; (8000d04 <MX_TIM5_Init+0x94>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cae:	4b15      	ldr	r3, [pc, #84]	; (8000d04 <MX_TIM5_Init+0x94>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8000cb4:	4813      	ldr	r0, [pc, #76]	; (8000d04 <MX_TIM5_Init+0x94>)
 8000cb6:	f004 fdbb 	bl	8005830 <HAL_TIM_Base_Init>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d001      	beq.n	8000cc4 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8000cc0:	f000 fd4e 	bl	8001760 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000cc4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000cc8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8000cca:	f107 0310 	add.w	r3, r7, #16
 8000cce:	4619      	mov	r1, r3
 8000cd0:	480c      	ldr	r0, [pc, #48]	; (8000d04 <MX_TIM5_Init+0x94>)
 8000cd2:	f005 fbef 	bl	80064b4 <HAL_TIM_ConfigClockSource>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d001      	beq.n	8000ce0 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8000cdc:	f000 fd40 	bl	8001760 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8000ce8:	1d3b      	adds	r3, r7, #4
 8000cea:	4619      	mov	r1, r3
 8000cec:	4805      	ldr	r0, [pc, #20]	; (8000d04 <MX_TIM5_Init+0x94>)
 8000cee:	f006 f9bf 	bl	8007070 <HAL_TIMEx_MasterConfigSynchronization>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d001      	beq.n	8000cfc <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8000cf8:	f000 fd32 	bl	8001760 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8000cfc:	bf00      	nop
 8000cfe:	3720      	adds	r7, #32
 8000d00:	46bd      	mov	sp, r7
 8000d02:	bd80      	pop	{r7, pc}
 8000d04:	20000394 	.word	0x20000394
 8000d08:	40000c00 	.word	0x40000c00

08000d0c <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b098      	sub	sp, #96	; 0x60
 8000d10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d12:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000d16:	2200      	movs	r2, #0
 8000d18:	601a      	str	r2, [r3, #0]
 8000d1a:	605a      	str	r2, [r3, #4]
 8000d1c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000d1e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000d22:	2200      	movs	r2, #0
 8000d24:	601a      	str	r2, [r3, #0]
 8000d26:	605a      	str	r2, [r3, #4]
 8000d28:	609a      	str	r2, [r3, #8]
 8000d2a:	60da      	str	r2, [r3, #12]
 8000d2c:	611a      	str	r2, [r3, #16]
 8000d2e:	615a      	str	r2, [r3, #20]
 8000d30:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000d32:	1d3b      	adds	r3, r7, #4
 8000d34:	2234      	movs	r2, #52	; 0x34
 8000d36:	2100      	movs	r1, #0
 8000d38:	4618      	mov	r0, r3
 8000d3a:	f008 f833 	bl	8008da4 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8000d3e:	4b42      	ldr	r3, [pc, #264]	; (8000e48 <MX_TIM8_Init+0x13c>)
 8000d40:	4a42      	ldr	r2, [pc, #264]	; (8000e4c <MX_TIM8_Init+0x140>)
 8000d42:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 169;
 8000d44:	4b40      	ldr	r3, [pc, #256]	; (8000e48 <MX_TIM8_Init+0x13c>)
 8000d46:	22a9      	movs	r2, #169	; 0xa9
 8000d48:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d4a:	4b3f      	ldr	r3, [pc, #252]	; (8000e48 <MX_TIM8_Init+0x13c>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 499;
 8000d50:	4b3d      	ldr	r3, [pc, #244]	; (8000e48 <MX_TIM8_Init+0x13c>)
 8000d52:	f240 12f3 	movw	r2, #499	; 0x1f3
 8000d56:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d58:	4b3b      	ldr	r3, [pc, #236]	; (8000e48 <MX_TIM8_Init+0x13c>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8000d5e:	4b3a      	ldr	r3, [pc, #232]	; (8000e48 <MX_TIM8_Init+0x13c>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d64:	4b38      	ldr	r3, [pc, #224]	; (8000e48 <MX_TIM8_Init+0x13c>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8000d6a:	4837      	ldr	r0, [pc, #220]	; (8000e48 <MX_TIM8_Init+0x13c>)
 8000d6c:	f004 fea0 	bl	8005ab0 <HAL_TIM_PWM_Init>
 8000d70:	4603      	mov	r3, r0
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d001      	beq.n	8000d7a <MX_TIM8_Init+0x6e>
  {
    Error_Handler();
 8000d76:	f000 fcf3 	bl	8001760 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d82:	2300      	movs	r3, #0
 8000d84:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8000d86:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000d8a:	4619      	mov	r1, r3
 8000d8c:	482e      	ldr	r0, [pc, #184]	; (8000e48 <MX_TIM8_Init+0x13c>)
 8000d8e:	f006 f96f 	bl	8007070 <HAL_TIMEx_MasterConfigSynchronization>
 8000d92:	4603      	mov	r3, r0
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d001      	beq.n	8000d9c <MX_TIM8_Init+0x90>
  {
    Error_Handler();
 8000d98:	f000 fce2 	bl	8001760 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d9c:	2360      	movs	r3, #96	; 0x60
 8000d9e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 20000;
 8000da0:	f644 6320 	movw	r3, #20000	; 0x4e20
 8000da4:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000da6:	2300      	movs	r3, #0
 8000da8:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000daa:	2300      	movs	r3, #0
 8000dac:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000dae:	2300      	movs	r3, #0
 8000db0:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000db2:	2300      	movs	r3, #0
 8000db4:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000db6:	2300      	movs	r3, #0
 8000db8:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000dba:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	4619      	mov	r1, r3
 8000dc2:	4821      	ldr	r0, [pc, #132]	; (8000e48 <MX_TIM8_Init+0x13c>)
 8000dc4:	f005 fa62 	bl	800628c <HAL_TIM_PWM_ConfigChannel>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d001      	beq.n	8000dd2 <MX_TIM8_Init+0xc6>
  {
    Error_Handler();
 8000dce:	f000 fcc7 	bl	8001760 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000dd6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000dda:	2204      	movs	r2, #4
 8000ddc:	4619      	mov	r1, r3
 8000dde:	481a      	ldr	r0, [pc, #104]	; (8000e48 <MX_TIM8_Init+0x13c>)
 8000de0:	f005 fa54 	bl	800628c <HAL_TIM_PWM_ConfigChannel>
 8000de4:	4603      	mov	r3, r0
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d001      	beq.n	8000dee <MX_TIM8_Init+0xe2>
  {
    Error_Handler();
 8000dea:	f000 fcb9 	bl	8001760 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000dee:	2300      	movs	r3, #0
 8000df0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000df2:	2300      	movs	r3, #0
 8000df4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000df6:	2300      	movs	r3, #0
 8000df8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000e02:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e06:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000e10:	2300      	movs	r3, #0
 8000e12:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000e14:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000e18:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000e22:	2300      	movs	r3, #0
 8000e24:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8000e26:	1d3b      	adds	r3, r7, #4
 8000e28:	4619      	mov	r1, r3
 8000e2a:	4807      	ldr	r0, [pc, #28]	; (8000e48 <MX_TIM8_Init+0x13c>)
 8000e2c:	f006 f9b6 	bl	800719c <HAL_TIMEx_ConfigBreakDeadTime>
 8000e30:	4603      	mov	r3, r0
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d001      	beq.n	8000e3a <MX_TIM8_Init+0x12e>
  {
    Error_Handler();
 8000e36:	f000 fc93 	bl	8001760 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8000e3a:	4803      	ldr	r0, [pc, #12]	; (8000e48 <MX_TIM8_Init+0x13c>)
 8000e3c:	f000 fef6 	bl	8001c2c <HAL_TIM_MspPostInit>

}
 8000e40:	bf00      	nop
 8000e42:	3760      	adds	r7, #96	; 0x60
 8000e44:	46bd      	mov	sp, r7
 8000e46:	bd80      	pop	{r7, pc}
 8000e48:	200003e0 	.word	0x200003e0
 8000e4c:	40013400 	.word	0x40013400

08000e50 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b088      	sub	sp, #32
 8000e54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e56:	f107 0310 	add.w	r3, r7, #16
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	601a      	str	r2, [r3, #0]
 8000e5e:	605a      	str	r2, [r3, #4]
 8000e60:	609a      	str	r2, [r3, #8]
 8000e62:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e64:	1d3b      	adds	r3, r7, #4
 8000e66:	2200      	movs	r2, #0
 8000e68:	601a      	str	r2, [r3, #0]
 8000e6a:	605a      	str	r2, [r3, #4]
 8000e6c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8000e6e:	4b1f      	ldr	r3, [pc, #124]	; (8000eec <MX_TIM15_Init+0x9c>)
 8000e70:	4a1f      	ldr	r2, [pc, #124]	; (8000ef0 <MX_TIM15_Init+0xa0>)
 8000e72:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 169;
 8000e74:	4b1d      	ldr	r3, [pc, #116]	; (8000eec <MX_TIM15_Init+0x9c>)
 8000e76:	22a9      	movs	r2, #169	; 0xa9
 8000e78:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e7a:	4b1c      	ldr	r3, [pc, #112]	; (8000eec <MX_TIM15_Init+0x9c>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 999;
 8000e80:	4b1a      	ldr	r3, [pc, #104]	; (8000eec <MX_TIM15_Init+0x9c>)
 8000e82:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000e86:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e88:	4b18      	ldr	r3, [pc, #96]	; (8000eec <MX_TIM15_Init+0x9c>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8000e8e:	4b17      	ldr	r3, [pc, #92]	; (8000eec <MX_TIM15_Init+0x9c>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e94:	4b15      	ldr	r3, [pc, #84]	; (8000eec <MX_TIM15_Init+0x9c>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8000e9a:	4814      	ldr	r0, [pc, #80]	; (8000eec <MX_TIM15_Init+0x9c>)
 8000e9c:	f004 fcc8 	bl	8005830 <HAL_TIM_Base_Init>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d001      	beq.n	8000eaa <MX_TIM15_Init+0x5a>
  {
    Error_Handler();
 8000ea6:	f000 fc5b 	bl	8001760 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000eaa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000eae:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8000eb0:	f107 0310 	add.w	r3, r7, #16
 8000eb4:	4619      	mov	r1, r3
 8000eb6:	480d      	ldr	r0, [pc, #52]	; (8000eec <MX_TIM15_Init+0x9c>)
 8000eb8:	f005 fafc 	bl	80064b4 <HAL_TIM_ConfigClockSource>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d001      	beq.n	8000ec6 <MX_TIM15_Init+0x76>
  {
    Error_Handler();
 8000ec2:	f000 fc4d 	bl	8001760 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000ec6:	2320      	movs	r3, #32
 8000ec8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8000ece:	1d3b      	adds	r3, r7, #4
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	4806      	ldr	r0, [pc, #24]	; (8000eec <MX_TIM15_Init+0x9c>)
 8000ed4:	f006 f8cc 	bl	8007070 <HAL_TIMEx_MasterConfigSynchronization>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d001      	beq.n	8000ee2 <MX_TIM15_Init+0x92>
  {
    Error_Handler();
 8000ede:	f000 fc3f 	bl	8001760 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 8000ee2:	bf00      	nop
 8000ee4:	3720      	adds	r7, #32
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	2000042c 	.word	0x2000042c
 8000ef0:	40014000 	.word	0x40014000

08000ef4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b084      	sub	sp, #16
 8000ef8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000efa:	4b20      	ldr	r3, [pc, #128]	; (8000f7c <MX_DMA_Init+0x88>)
 8000efc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000efe:	4a1f      	ldr	r2, [pc, #124]	; (8000f7c <MX_DMA_Init+0x88>)
 8000f00:	f043 0304 	orr.w	r3, r3, #4
 8000f04:	6493      	str	r3, [r2, #72]	; 0x48
 8000f06:	4b1d      	ldr	r3, [pc, #116]	; (8000f7c <MX_DMA_Init+0x88>)
 8000f08:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000f0a:	f003 0304 	and.w	r3, r3, #4
 8000f0e:	60fb      	str	r3, [r7, #12]
 8000f10:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000f12:	4b1a      	ldr	r3, [pc, #104]	; (8000f7c <MX_DMA_Init+0x88>)
 8000f14:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000f16:	4a19      	ldr	r2, [pc, #100]	; (8000f7c <MX_DMA_Init+0x88>)
 8000f18:	f043 0302 	orr.w	r3, r3, #2
 8000f1c:	6493      	str	r3, [r2, #72]	; 0x48
 8000f1e:	4b17      	ldr	r3, [pc, #92]	; (8000f7c <MX_DMA_Init+0x88>)
 8000f20:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000f22:	f003 0302 	and.w	r3, r3, #2
 8000f26:	60bb      	str	r3, [r7, #8]
 8000f28:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000f2a:	4b14      	ldr	r3, [pc, #80]	; (8000f7c <MX_DMA_Init+0x88>)
 8000f2c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000f2e:	4a13      	ldr	r2, [pc, #76]	; (8000f7c <MX_DMA_Init+0x88>)
 8000f30:	f043 0301 	orr.w	r3, r3, #1
 8000f34:	6493      	str	r3, [r2, #72]	; 0x48
 8000f36:	4b11      	ldr	r3, [pc, #68]	; (8000f7c <MX_DMA_Init+0x88>)
 8000f38:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000f3a:	f003 0301 	and.w	r3, r3, #1
 8000f3e:	607b      	str	r3, [r7, #4]
 8000f40:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000f42:	2200      	movs	r2, #0
 8000f44:	2100      	movs	r1, #0
 8000f46:	200b      	movs	r0, #11
 8000f48:	f002 ff0f 	bl	8003d6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000f4c:	200b      	movs	r0, #11
 8000f4e:	f002 ff26 	bl	8003d9e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000f52:	2200      	movs	r2, #0
 8000f54:	2100      	movs	r1, #0
 8000f56:	200c      	movs	r0, #12
 8000f58:	f002 ff07 	bl	8003d6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000f5c:	200c      	movs	r0, #12
 8000f5e:	f002 ff1e 	bl	8003d9e <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 0, 0);
 8000f62:	2200      	movs	r2, #0
 8000f64:	2100      	movs	r1, #0
 8000f66:	2038      	movs	r0, #56	; 0x38
 8000f68:	f002 feff 	bl	8003d6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 8000f6c:	2038      	movs	r0, #56	; 0x38
 8000f6e:	f002 ff16 	bl	8003d9e <HAL_NVIC_EnableIRQ>

}
 8000f72:	bf00      	nop
 8000f74:	3710      	adds	r7, #16
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	40021000 	.word	0x40021000

08000f80 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b08a      	sub	sp, #40	; 0x28
 8000f84:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f86:	f107 0314 	add.w	r3, r7, #20
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	601a      	str	r2, [r3, #0]
 8000f8e:	605a      	str	r2, [r3, #4]
 8000f90:	609a      	str	r2, [r3, #8]
 8000f92:	60da      	str	r2, [r3, #12]
 8000f94:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f96:	4b39      	ldr	r3, [pc, #228]	; (800107c <MX_GPIO_Init+0xfc>)
 8000f98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f9a:	4a38      	ldr	r2, [pc, #224]	; (800107c <MX_GPIO_Init+0xfc>)
 8000f9c:	f043 0304 	orr.w	r3, r3, #4
 8000fa0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fa2:	4b36      	ldr	r3, [pc, #216]	; (800107c <MX_GPIO_Init+0xfc>)
 8000fa4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fa6:	f003 0304 	and.w	r3, r3, #4
 8000faa:	613b      	str	r3, [r7, #16]
 8000fac:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000fae:	4b33      	ldr	r3, [pc, #204]	; (800107c <MX_GPIO_Init+0xfc>)
 8000fb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fb2:	4a32      	ldr	r2, [pc, #200]	; (800107c <MX_GPIO_Init+0xfc>)
 8000fb4:	f043 0320 	orr.w	r3, r3, #32
 8000fb8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fba:	4b30      	ldr	r3, [pc, #192]	; (800107c <MX_GPIO_Init+0xfc>)
 8000fbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fbe:	f003 0320 	and.w	r3, r3, #32
 8000fc2:	60fb      	str	r3, [r7, #12]
 8000fc4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fc6:	4b2d      	ldr	r3, [pc, #180]	; (800107c <MX_GPIO_Init+0xfc>)
 8000fc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fca:	4a2c      	ldr	r2, [pc, #176]	; (800107c <MX_GPIO_Init+0xfc>)
 8000fcc:	f043 0301 	orr.w	r3, r3, #1
 8000fd0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fd2:	4b2a      	ldr	r3, [pc, #168]	; (800107c <MX_GPIO_Init+0xfc>)
 8000fd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fd6:	f003 0301 	and.w	r3, r3, #1
 8000fda:	60bb      	str	r3, [r7, #8]
 8000fdc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fde:	4b27      	ldr	r3, [pc, #156]	; (800107c <MX_GPIO_Init+0xfc>)
 8000fe0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fe2:	4a26      	ldr	r2, [pc, #152]	; (800107c <MX_GPIO_Init+0xfc>)
 8000fe4:	f043 0302 	orr.w	r3, r3, #2
 8000fe8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fea:	4b24      	ldr	r3, [pc, #144]	; (800107c <MX_GPIO_Init+0xfc>)
 8000fec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fee:	f003 0302 	and.w	r3, r3, #2
 8000ff2:	607b      	str	r3, [r7, #4]
 8000ff4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	2101      	movs	r1, #1
 8000ffa:	4821      	ldr	r0, [pc, #132]	; (8001080 <MX_GPIO_Init+0x100>)
 8000ffc:	f003 fb9e 	bl	800473c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001000:	2200      	movs	r2, #0
 8001002:	2120      	movs	r1, #32
 8001004:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001008:	f003 fb98 	bl	800473c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800100c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001010:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001012:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001016:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001018:	2300      	movs	r3, #0
 800101a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800101c:	f107 0314 	add.w	r3, r7, #20
 8001020:	4619      	mov	r1, r3
 8001022:	4817      	ldr	r0, [pc, #92]	; (8001080 <MX_GPIO_Init+0x100>)
 8001024:	f003 fa08 	bl	8004438 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001028:	2301      	movs	r3, #1
 800102a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800102c:	2301      	movs	r3, #1
 800102e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001030:	2300      	movs	r3, #0
 8001032:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001034:	2300      	movs	r3, #0
 8001036:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001038:	f107 0314 	add.w	r3, r7, #20
 800103c:	4619      	mov	r1, r3
 800103e:	4810      	ldr	r0, [pc, #64]	; (8001080 <MX_GPIO_Init+0x100>)
 8001040:	f003 f9fa 	bl	8004438 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001044:	2320      	movs	r3, #32
 8001046:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001048:	2301      	movs	r3, #1
 800104a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800104c:	2300      	movs	r3, #0
 800104e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001050:	2300      	movs	r3, #0
 8001052:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001054:	f107 0314 	add.w	r3, r7, #20
 8001058:	4619      	mov	r1, r3
 800105a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800105e:	f003 f9eb 	bl	8004438 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001062:	2200      	movs	r2, #0
 8001064:	2100      	movs	r1, #0
 8001066:	2028      	movs	r0, #40	; 0x28
 8001068:	f002 fe7f 	bl	8003d6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800106c:	2028      	movs	r0, #40	; 0x28
 800106e:	f002 fe96 	bl	8003d9e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001072:	bf00      	nop
 8001074:	3728      	adds	r7, #40	; 0x28
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	40021000 	.word	0x40021000
 8001080:	48000800 	.word	0x48000800

08001084 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
//------------------------------Part1&3:Motor PID----------------------------------//
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001084:	b4b0      	push	{r4, r5, r7}
 8001086:	b083      	sub	sp, #12
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
	if (htim == &htim5) {
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	4a08      	ldr	r2, [pc, #32]	; (80010b0 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8001090:	4293      	cmp	r3, r2
 8001092:	d108      	bne.n	80010a6 <HAL_TIM_PeriodElapsedCallback+0x22>
		_micros += UINT32_MAX;
 8001094:	4b07      	ldr	r3, [pc, #28]	; (80010b4 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001096:	e9d3 2300 	ldrd	r2, r3, [r3]
 800109a:	1e54      	subs	r4, r2, #1
 800109c:	f143 0500 	adc.w	r5, r3, #0
 80010a0:	4b04      	ldr	r3, [pc, #16]	; (80010b4 <HAL_TIM_PeriodElapsedCallback+0x30>)
 80010a2:	e9c3 4500 	strd	r4, r5, [r3]
	}
}
 80010a6:	bf00      	nop
 80010a8:	370c      	adds	r7, #12
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bcb0      	pop	{r4, r5, r7}
 80010ae:	4770      	bx	lr
 80010b0:	20000394 	.word	0x20000394
 80010b4:	20000478 	.word	0x20000478

080010b8 <micros>:

uint64_t micros() {
 80010b8:	b4b0      	push	{r4, r5, r7}
 80010ba:	af00      	add	r7, sp, #0
	return __HAL_TIM_GET_COUNTER(&htim5) + _micros;
 80010bc:	4b09      	ldr	r3, [pc, #36]	; (80010e4 <micros+0x2c>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010c2:	2200      	movs	r2, #0
 80010c4:	4618      	mov	r0, r3
 80010c6:	4611      	mov	r1, r2
 80010c8:	4b07      	ldr	r3, [pc, #28]	; (80010e8 <micros+0x30>)
 80010ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010ce:	1884      	adds	r4, r0, r2
 80010d0:	eb41 0503 	adc.w	r5, r1, r3
 80010d4:	4622      	mov	r2, r4
 80010d6:	462b      	mov	r3, r5
}
 80010d8:	4610      	mov	r0, r2
 80010da:	4619      	mov	r1, r3
 80010dc:	46bd      	mov	sp, r7
 80010de:	bcb0      	pop	{r4, r5, r7}
 80010e0:	4770      	bx	lr
 80010e2:	bf00      	nop
 80010e4:	20000394 	.word	0x20000394
 80010e8:	20000478 	.word	0x20000478

080010ec <updateInput>:

void updateInput() {
 80010ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80010f0:	b083      	sub	sp, #12
 80010f2:	af00      	add	r7, sp, #0
	sumEncode = 0;
 80010f4:	4e55      	ldr	r6, [pc, #340]	; (800124c <updateInput+0x160>)
 80010f6:	f04f 0200 	mov.w	r2, #0
 80010fa:	f04f 0300 	mov.w	r3, #0
 80010fe:	e9c6 2300 	strd	r2, r3, [r6]
	sumTrimpot = 0;
 8001102:	4e53      	ldr	r6, [pc, #332]	; (8001250 <updateInput+0x164>)
 8001104:	f04f 0200 	mov.w	r2, #0
 8001108:	f04f 0300 	mov.w	r3, #0
 800110c:	e9c6 2300 	strd	r2, r3, [r6]
	for (int i = 0; i < 200; i++) {
 8001110:	2300      	movs	r3, #0
 8001112:	607b      	str	r3, [r7, #4]
 8001114:	e029      	b.n	800116a <updateInput+0x7e>
		sumEncode += InputRead[2 * i];
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	005b      	lsls	r3, r3, #1
 800111a:	4a4e      	ldr	r2, [pc, #312]	; (8001254 <updateInput+0x168>)
 800111c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001120:	b29b      	uxth	r3, r3
 8001122:	2200      	movs	r2, #0
 8001124:	4618      	mov	r0, r3
 8001126:	4611      	mov	r1, r2
 8001128:	4b48      	ldr	r3, [pc, #288]	; (800124c <updateInput+0x160>)
 800112a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800112e:	eb10 0802 	adds.w	r8, r0, r2
 8001132:	eb41 0903 	adc.w	r9, r1, r3
 8001136:	4b45      	ldr	r3, [pc, #276]	; (800124c <updateInput+0x160>)
 8001138:	e9c3 8900 	strd	r8, r9, [r3]
		sumTrimpot += InputRead[1 + (2 * i)];
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	005b      	lsls	r3, r3, #1
 8001140:	3301      	adds	r3, #1
 8001142:	4a44      	ldr	r2, [pc, #272]	; (8001254 <updateInput+0x168>)
 8001144:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001148:	b29b      	uxth	r3, r3
 800114a:	2200      	movs	r2, #0
 800114c:	461c      	mov	r4, r3
 800114e:	4615      	mov	r5, r2
 8001150:	4b3f      	ldr	r3, [pc, #252]	; (8001250 <updateInput+0x164>)
 8001152:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001156:	eb14 0a02 	adds.w	sl, r4, r2
 800115a:	eb45 0b03 	adc.w	fp, r5, r3
 800115e:	4b3c      	ldr	r3, [pc, #240]	; (8001250 <updateInput+0x164>)
 8001160:	e9c3 ab00 	strd	sl, fp, [r3]
	for (int i = 0; i < 200; i++) {
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	3301      	adds	r3, #1
 8001168:	607b      	str	r3, [r7, #4]
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	2bc7      	cmp	r3, #199	; 0xc7
 800116e:	ddd2      	ble.n	8001116 <updateInput+0x2a>
	}
	avgEncode = sumEncode / 200;
 8001170:	4b36      	ldr	r3, [pc, #216]	; (800124c <updateInput+0x160>)
 8001172:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001176:	f04f 02c8 	mov.w	r2, #200	; 0xc8
 800117a:	f04f 0300 	mov.w	r3, #0
 800117e:	f7ff f84b 	bl	8000218 <__aeabi_uldivmod>
 8001182:	4602      	mov	r2, r0
 8001184:	460b      	mov	r3, r1
 8001186:	4b34      	ldr	r3, [pc, #208]	; (8001258 <updateInput+0x16c>)
 8001188:	601a      	str	r2, [r3, #0]
	avgTrimpot = sumTrimpot / 200;
 800118a:	4b31      	ldr	r3, [pc, #196]	; (8001250 <updateInput+0x164>)
 800118c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001190:	f04f 02c8 	mov.w	r2, #200	; 0xc8
 8001194:	f04f 0300 	mov.w	r3, #0
 8001198:	f7ff f83e 	bl	8000218 <__aeabi_uldivmod>
 800119c:	4602      	mov	r2, r0
 800119e:	460b      	mov	r3, r1
 80011a0:	b292      	uxth	r2, r2
 80011a2:	4b2e      	ldr	r3, [pc, #184]	; (800125c <updateInput+0x170>)
 80011a4:	801a      	strh	r2, [r3, #0]
	directError = avgTrimpot - avgEncode;
 80011a6:	4b2d      	ldr	r3, [pc, #180]	; (800125c <updateInput+0x170>)
 80011a8:	881a      	ldrh	r2, [r3, #0]
 80011aa:	4b2b      	ldr	r3, [pc, #172]	; (8001258 <updateInput+0x16c>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	b29b      	uxth	r3, r3
 80011b0:	1ad3      	subs	r3, r2, r3
 80011b2:	b29b      	uxth	r3, r3
 80011b4:	b21a      	sxth	r2, r3
 80011b6:	4b2a      	ldr	r3, [pc, #168]	; (8001260 <updateInput+0x174>)
 80011b8:	801a      	strh	r2, [r3, #0]

	if (directError > 0) {
 80011ba:	4b29      	ldr	r3, [pc, #164]	; (8001260 <updateInput+0x174>)
 80011bc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	dd0a      	ble.n	80011da <updateInput+0xee>
		wrappedError = directError - 4096; // Moving backward with wrap-around
 80011c4:	4b26      	ldr	r3, [pc, #152]	; (8001260 <updateInput+0x174>)
 80011c6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011ca:	b29b      	uxth	r3, r3
 80011cc:	f5a3 5380 	sub.w	r3, r3, #4096	; 0x1000
 80011d0:	b29b      	uxth	r3, r3
 80011d2:	b21a      	sxth	r2, r3
 80011d4:	4b23      	ldr	r3, [pc, #140]	; (8001264 <updateInput+0x178>)
 80011d6:	801a      	strh	r2, [r3, #0]
 80011d8:	e009      	b.n	80011ee <updateInput+0x102>
	} else {
		wrappedError = directError + 4096; // Moving forward with wrap-around
 80011da:	4b21      	ldr	r3, [pc, #132]	; (8001260 <updateInput+0x174>)
 80011dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011e0:	b29b      	uxth	r3, r3
 80011e2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80011e6:	b29b      	uxth	r3, r3
 80011e8:	b21a      	sxth	r2, r3
 80011ea:	4b1e      	ldr	r3, [pc, #120]	; (8001264 <updateInput+0x178>)
 80011ec:	801a      	strh	r2, [r3, #0]
	}

	if (abs(directError) < abs(wrappedError)) {
 80011ee:	4b1c      	ldr	r3, [pc, #112]	; (8001260 <updateInput+0x174>)
 80011f0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	bfb8      	it	lt
 80011f8:	425b      	neglt	r3, r3
 80011fa:	b29a      	uxth	r2, r3
 80011fc:	4b19      	ldr	r3, [pc, #100]	; (8001264 <updateInput+0x178>)
 80011fe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001202:	2b00      	cmp	r3, #0
 8001204:	bfb8      	it	lt
 8001206:	425b      	neglt	r3, r3
 8001208:	b29b      	uxth	r3, r3
 800120a:	429a      	cmp	r2, r3
 800120c:	d205      	bcs.n	800121a <updateInput+0x12e>
		Error = directError;
 800120e:	4b14      	ldr	r3, [pc, #80]	; (8001260 <updateInput+0x174>)
 8001210:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001214:	4b14      	ldr	r3, [pc, #80]	; (8001268 <updateInput+0x17c>)
 8001216:	801a      	strh	r2, [r3, #0]
 8001218:	e004      	b.n	8001224 <updateInput+0x138>
	} else {
		Error = wrappedError;
 800121a:	4b12      	ldr	r3, [pc, #72]	; (8001264 <updateInput+0x178>)
 800121c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001220:	4b11      	ldr	r3, [pc, #68]	; (8001268 <updateInput+0x17c>)
 8001222:	801a      	strh	r2, [r3, #0]
	}

	if (Error < 0) {
 8001224:	4b10      	ldr	r3, [pc, #64]	; (8001268 <updateInput+0x17c>)
 8001226:	f9b3 3000 	ldrsh.w	r3, [r3]
 800122a:	2b00      	cmp	r3, #0
 800122c:	da03      	bge.n	8001236 <updateInput+0x14a>
		direction = 0; // Counter-clockwise / backward
 800122e:	4b0f      	ldr	r3, [pc, #60]	; (800126c <updateInput+0x180>)
 8001230:	2200      	movs	r2, #0
 8001232:	701a      	strb	r2, [r3, #0]
 8001234:	e002      	b.n	800123c <updateInput+0x150>
	} else {
		direction = 1; // Clockwise / forward
 8001236:	4b0d      	ldr	r3, [pc, #52]	; (800126c <updateInput+0x180>)
 8001238:	2201      	movs	r2, #1
 800123a:	701a      	strb	r2, [r3, #0]
	}

	PIDcalculate();
 800123c:	f000 f8ac 	bl	8001398 <PIDcalculate>

//	PWM = arm_pid_f32(&PID, Error);
}
 8001240:	bf00      	nop
 8001242:	370c      	adds	r7, #12
 8001244:	46bd      	mov	sp, r7
 8001246:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800124a:	bf00      	nop
 800124c:	200007a0 	.word	0x200007a0
 8001250:	200007a8 	.word	0x200007a8
 8001254:	20000480 	.word	0x20000480
 8001258:	200007b0 	.word	0x200007b0
 800125c:	200007b4 	.word	0x200007b4
 8001260:	200007c6 	.word	0x200007c6
 8001264:	200007cc 	.word	0x200007cc
 8001268:	200007c0 	.word	0x200007c0
 800126c:	200007ca 	.word	0x200007ca

08001270 <motorControl>:

void motorControl() {
 8001270:	b598      	push	{r3, r4, r7, lr}
 8001272:	af00      	add	r7, sp, #0
	static uint16_t motorTime = 0;
	if (motorTime < HAL_GetTick()) {
 8001274:	4b17      	ldr	r3, [pc, #92]	; (80012d4 <motorControl+0x64>)
 8001276:	881b      	ldrh	r3, [r3, #0]
 8001278:	461c      	mov	r4, r3
 800127a:	f000 fe6d 	bl	8001f58 <HAL_GetTick>
 800127e:	4603      	mov	r3, r0
 8001280:	429c      	cmp	r4, r3
 8001282:	d224      	bcs.n	80012ce <motorControl+0x5e>
		motorTime = HAL_GetTick() + 1;
 8001284:	f000 fe68 	bl	8001f58 <HAL_GetTick>
 8001288:	4603      	mov	r3, r0
 800128a:	b29b      	uxth	r3, r3
 800128c:	3301      	adds	r3, #1
 800128e:	b29a      	uxth	r2, r3
 8001290:	4b10      	ldr	r3, [pc, #64]	; (80012d4 <motorControl+0x64>)
 8001292:	801a      	strh	r2, [r3, #0]
		if (direction == 0) // ???
 8001294:	4b10      	ldr	r3, [pc, #64]	; (80012d8 <motorControl+0x68>)
 8001296:	781b      	ldrb	r3, [r3, #0]
 8001298:	2b00      	cmp	r3, #0
 800129a:	d10a      	bne.n	80012b2 <motorControl+0x42>
				{
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, RESET);
 800129c:	2200      	movs	r2, #0
 800129e:	2101      	movs	r1, #1
 80012a0:	480e      	ldr	r0, [pc, #56]	; (80012dc <motorControl+0x6c>)
 80012a2:	f003 fa4b 	bl	800473c <HAL_GPIO_WritePin>
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, PWM);
 80012a6:	4b0e      	ldr	r3, [pc, #56]	; (80012e0 <motorControl+0x70>)
 80012a8:	881a      	ldrh	r2, [r3, #0]
 80012aa:	4b0e      	ldr	r3, [pc, #56]	; (80012e4 <motorControl+0x74>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, SET);
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, PWM);
		}

	}
}
 80012b0:	e00d      	b.n	80012ce <motorControl+0x5e>
		} else if (direction == 1) // ??
 80012b2:	4b09      	ldr	r3, [pc, #36]	; (80012d8 <motorControl+0x68>)
 80012b4:	781b      	ldrb	r3, [r3, #0]
 80012b6:	2b01      	cmp	r3, #1
 80012b8:	d109      	bne.n	80012ce <motorControl+0x5e>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, SET);
 80012ba:	2201      	movs	r2, #1
 80012bc:	2101      	movs	r1, #1
 80012be:	4807      	ldr	r0, [pc, #28]	; (80012dc <motorControl+0x6c>)
 80012c0:	f003 fa3c 	bl	800473c <HAL_GPIO_WritePin>
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, PWM);
 80012c4:	4b06      	ldr	r3, [pc, #24]	; (80012e0 <motorControl+0x70>)
 80012c6:	881a      	ldrh	r2, [r3, #0]
 80012c8:	4b06      	ldr	r3, [pc, #24]	; (80012e4 <motorControl+0x74>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	635a      	str	r2, [r3, #52]	; 0x34
}
 80012ce:	bf00      	nop
 80012d0:	bd98      	pop	{r3, r4, r7, pc}
 80012d2:	bf00      	nop
 80012d4:	20000b30 	.word	0x20000b30
 80012d8:	200007ca 	.word	0x200007ca
 80012dc:	48000800 	.word	0x48000800
 80012e0:	200007c8 	.word	0x200007c8
 80012e4:	20000348 	.word	0x20000348

080012e8 <Communication>:

void Communication() {
 80012e8:	b5b0      	push	{r4, r5, r7, lr}
 80012ea:	af00      	add	r7, sp, #0
	static uint16_t CommTime = 0;
	if (CommTime < micros()) {
 80012ec:	4b22      	ldr	r3, [pc, #136]	; (8001378 <Communication+0x90>)
 80012ee:	881b      	ldrh	r3, [r3, #0]
 80012f0:	b29b      	uxth	r3, r3
 80012f2:	2200      	movs	r2, #0
 80012f4:	461c      	mov	r4, r3
 80012f6:	4615      	mov	r5, r2
 80012f8:	f7ff fede 	bl	80010b8 <micros>
 80012fc:	4602      	mov	r2, r0
 80012fe:	460b      	mov	r3, r1
 8001300:	4294      	cmp	r4, r2
 8001302:	eb75 0303 	sbcs.w	r3, r5, r3
 8001306:	d235      	bcs.n	8001374 <Communication+0x8c>
		CommTime = micros() + 5000;
 8001308:	f7ff fed6 	bl	80010b8 <micros>
 800130c:	4602      	mov	r2, r0
 800130e:	460b      	mov	r3, r1
 8001310:	b293      	uxth	r3, r2
 8001312:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 8001316:	3308      	adds	r3, #8
 8001318:	b29a      	uxth	r2, r3
 800131a:	4b17      	ldr	r3, [pc, #92]	; (8001378 <Communication+0x90>)
 800131c:	801a      	strh	r2, [r3, #0]
		HigherPos = (uint8_t) (avgEncode >> 8);
 800131e:	4b17      	ldr	r3, [pc, #92]	; (800137c <Communication+0x94>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	0a1b      	lsrs	r3, r3, #8
 8001324:	b2da      	uxtb	r2, r3
 8001326:	4b16      	ldr	r3, [pc, #88]	; (8001380 <Communication+0x98>)
 8001328:	701a      	strb	r2, [r3, #0]
		LowerPos = (uint8_t) avgEncode;
 800132a:	4b14      	ldr	r3, [pc, #80]	; (800137c <Communication+0x94>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	b2da      	uxtb	r2, r3
 8001330:	4b14      	ldr	r3, [pc, #80]	; (8001384 <Communication+0x9c>)
 8001332:	701a      	strb	r2, [r3, #0]
		TxBuffer[0] = 69;
 8001334:	4b14      	ldr	r3, [pc, #80]	; (8001388 <Communication+0xa0>)
 8001336:	2245      	movs	r2, #69	; 0x45
 8001338:	701a      	strb	r2, [r3, #0]
		TxBuffer[1] = HigherPos;
 800133a:	4b11      	ldr	r3, [pc, #68]	; (8001380 <Communication+0x98>)
 800133c:	781a      	ldrb	r2, [r3, #0]
 800133e:	4b12      	ldr	r3, [pc, #72]	; (8001388 <Communication+0xa0>)
 8001340:	705a      	strb	r2, [r3, #1]
		TxBuffer[2] = LowerPos;
 8001342:	4b10      	ldr	r3, [pc, #64]	; (8001384 <Communication+0x9c>)
 8001344:	781a      	ldrb	r2, [r3, #0]
 8001346:	4b10      	ldr	r3, [pc, #64]	; (8001388 <Communication+0xa0>)
 8001348:	709a      	strb	r2, [r3, #2]
		TxBuffer[3] = 10;
 800134a:	4b0f      	ldr	r3, [pc, #60]	; (8001388 <Communication+0xa0>)
 800134c:	220a      	movs	r2, #10
 800134e:	70da      	strb	r2, [r3, #3]
		HAL_UART_Transmit_DMA(&hlpuart1, TxBuffer, 4);
 8001350:	2204      	movs	r2, #4
 8001352:	490d      	ldr	r1, [pc, #52]	; (8001388 <Communication+0xa0>)
 8001354:	480d      	ldr	r0, [pc, #52]	; (800138c <Communication+0xa4>)
 8001356:	f006 f84b 	bl	80073f0 <HAL_UART_Transmit_DMA>
		RxInt = (((int16_t)RxBuffer[1] << 8)) | ((int8_t) (RxBuffer[2]));
 800135a:	4b0d      	ldr	r3, [pc, #52]	; (8001390 <Communication+0xa8>)
 800135c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001360:	021b      	lsls	r3, r3, #8
 8001362:	b21a      	sxth	r2, r3
 8001364:	4b0a      	ldr	r3, [pc, #40]	; (8001390 <Communication+0xa8>)
 8001366:	f993 3002 	ldrsb.w	r3, [r3, #2]
 800136a:	b21b      	sxth	r3, r3
 800136c:	4313      	orrs	r3, r2
 800136e:	b21a      	sxth	r2, r3
 8001370:	4b08      	ldr	r3, [pc, #32]	; (8001394 <Communication+0xac>)
 8001372:	801a      	strh	r2, [r3, #0]

	}
}
 8001374:	bf00      	nop
 8001376:	bdb0      	pop	{r4, r5, r7, pc}
 8001378:	20000b32 	.word	0x20000b32
 800137c:	200007b0 	.word	0x200007b0
 8001380:	200007e4 	.word	0x200007e4
 8001384:	200007e5 	.word	0x200007e5
 8001388:	200007dc 	.word	0x200007dc
 800138c:	20000110 	.word	0x20000110
 8001390:	200007e0 	.word	0x200007e0
 8001394:	200007b6 	.word	0x200007b6

08001398 <PIDcalculate>:

void PIDcalculate() {
 8001398:	b480      	push	{r7}
 800139a:	af00      	add	r7, sp, #0
	/* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]  */
	cmd = cmd_1 + A0 * Error + A1 * Error_1 + A2 * Error_2;
 800139c:	4b3b      	ldr	r3, [pc, #236]	; (800148c <PIDcalculate+0xf4>)
 800139e:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013a2:	ee07 3a90 	vmov	s15, r3
 80013a6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013aa:	4b39      	ldr	r3, [pc, #228]	; (8001490 <PIDcalculate+0xf8>)
 80013ac:	edd3 7a00 	vldr	s15, [r3]
 80013b0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013b4:	4b37      	ldr	r3, [pc, #220]	; (8001494 <PIDcalculate+0xfc>)
 80013b6:	edd3 7a00 	vldr	s15, [r3]
 80013ba:	ee37 7a27 	vadd.f32	s14, s14, s15
 80013be:	4b36      	ldr	r3, [pc, #216]	; (8001498 <PIDcalculate+0x100>)
 80013c0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013c4:	ee07 3a90 	vmov	s15, r3
 80013c8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80013cc:	4b33      	ldr	r3, [pc, #204]	; (800149c <PIDcalculate+0x104>)
 80013ce:	edd3 7a00 	vldr	s15, [r3]
 80013d2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013d6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80013da:	4b31      	ldr	r3, [pc, #196]	; (80014a0 <PIDcalculate+0x108>)
 80013dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013e0:	ee07 3a90 	vmov	s15, r3
 80013e4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80013e8:	4b2e      	ldr	r3, [pc, #184]	; (80014a4 <PIDcalculate+0x10c>)
 80013ea:	edd3 7a00 	vldr	s15, [r3]
 80013ee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013f6:	4b2c      	ldr	r3, [pc, #176]	; (80014a8 <PIDcalculate+0x110>)
 80013f8:	edc3 7a00 	vstr	s15, [r3]
	if (cmd > 20000 && direction == 1) // ?? Anti windup
 80013fc:	4b2a      	ldr	r3, [pc, #168]	; (80014a8 <PIDcalculate+0x110>)
 80013fe:	edd3 7a00 	vldr	s15, [r3]
 8001402:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 80014ac <PIDcalculate+0x114>
 8001406:	eef4 7ac7 	vcmpe.f32	s15, s14
 800140a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800140e:	dd0a      	ble.n	8001426 <PIDcalculate+0x8e>
 8001410:	4b27      	ldr	r3, [pc, #156]	; (80014b0 <PIDcalculate+0x118>)
 8001412:	781b      	ldrb	r3, [r3, #0]
 8001414:	2b01      	cmp	r3, #1
 8001416:	d106      	bne.n	8001426 <PIDcalculate+0x8e>
			{
		cmd = 20000;
 8001418:	4b23      	ldr	r3, [pc, #140]	; (80014a8 <PIDcalculate+0x110>)
 800141a:	4a26      	ldr	r2, [pc, #152]	; (80014b4 <PIDcalculate+0x11c>)
 800141c:	601a      	str	r2, [r3, #0]
		direction = 1;
 800141e:	4b24      	ldr	r3, [pc, #144]	; (80014b0 <PIDcalculate+0x118>)
 8001420:	2201      	movs	r2, #1
 8001422:	701a      	strb	r2, [r3, #0]
 8001424:	e013      	b.n	800144e <PIDcalculate+0xb6>
	} else if (cmd < -20000 && direction == 0) // ???
 8001426:	4b20      	ldr	r3, [pc, #128]	; (80014a8 <PIDcalculate+0x110>)
 8001428:	edd3 7a00 	vldr	s15, [r3]
 800142c:	ed9f 7a22 	vldr	s14, [pc, #136]	; 80014b8 <PIDcalculate+0x120>
 8001430:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001434:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001438:	d509      	bpl.n	800144e <PIDcalculate+0xb6>
 800143a:	4b1d      	ldr	r3, [pc, #116]	; (80014b0 <PIDcalculate+0x118>)
 800143c:	781b      	ldrb	r3, [r3, #0]
 800143e:	2b00      	cmp	r3, #0
 8001440:	d105      	bne.n	800144e <PIDcalculate+0xb6>
			{
		cmd = -20000;
 8001442:	4b19      	ldr	r3, [pc, #100]	; (80014a8 <PIDcalculate+0x110>)
 8001444:	4a1d      	ldr	r2, [pc, #116]	; (80014bc <PIDcalculate+0x124>)
 8001446:	601a      	str	r2, [r3, #0]
		direction = 0;
 8001448:	4b19      	ldr	r3, [pc, #100]	; (80014b0 <PIDcalculate+0x118>)
 800144a:	2200      	movs	r2, #0
 800144c:	701a      	strb	r2, [r3, #0]
	}
	cmd_1 = cmd;
 800144e:	4b16      	ldr	r3, [pc, #88]	; (80014a8 <PIDcalculate+0x110>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	4a10      	ldr	r2, [pc, #64]	; (8001494 <PIDcalculate+0xfc>)
 8001454:	6013      	str	r3, [r2, #0]
	Error_2 = Error_1;
 8001456:	4b10      	ldr	r3, [pc, #64]	; (8001498 <PIDcalculate+0x100>)
 8001458:	f9b3 2000 	ldrsh.w	r2, [r3]
 800145c:	4b10      	ldr	r3, [pc, #64]	; (80014a0 <PIDcalculate+0x108>)
 800145e:	801a      	strh	r2, [r3, #0]
	Error_1 = Error;
 8001460:	4b0a      	ldr	r3, [pc, #40]	; (800148c <PIDcalculate+0xf4>)
 8001462:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001466:	4b0c      	ldr	r3, [pc, #48]	; (8001498 <PIDcalculate+0x100>)
 8001468:	801a      	strh	r2, [r3, #0]

	PWM = fabs(cmd);
 800146a:	4b0f      	ldr	r3, [pc, #60]	; (80014a8 <PIDcalculate+0x110>)
 800146c:	edd3 7a00 	vldr	s15, [r3]
 8001470:	eef0 7ae7 	vabs.f32	s15, s15
 8001474:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001478:	ee17 3a90 	vmov	r3, s15
 800147c:	b29a      	uxth	r2, r3
 800147e:	4b10      	ldr	r3, [pc, #64]	; (80014c0 <PIDcalculate+0x128>)
 8001480:	801a      	strh	r2, [r3, #0]
}
 8001482:	bf00      	nop
 8001484:	46bd      	mov	sp, r7
 8001486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148a:	4770      	bx	lr
 800148c:	200007c0 	.word	0x200007c0
 8001490:	200007d0 	.word	0x200007d0
 8001494:	200007bc 	.word	0x200007bc
 8001498:	200007c2 	.word	0x200007c2
 800149c:	200007d4 	.word	0x200007d4
 80014a0:	200007c4 	.word	0x200007c4
 80014a4:	200007d8 	.word	0x200007d8
 80014a8:	200007b8 	.word	0x200007b8
 80014ac:	469c4000 	.word	0x469c4000
 80014b0:	200007ca 	.word	0x200007ca
 80014b4:	469c4000 	.word	0x469c4000
 80014b8:	c69c4000 	.word	0xc69c4000
 80014bc:	c69c4000 	.word	0xc69c4000
 80014c0:	200007c8 	.word	0x200007c8

080014c4 <UARTDMAconfig>:

void UARTDMAconfig() {
 80014c4:	b580      	push	{r7, lr}
 80014c6:	af00      	add	r7, sp, #0
	HAL_UART_Receive_DMA(&hlpuart1, RxBuffer, 4);
 80014c8:	2204      	movs	r2, #4
 80014ca:	4903      	ldr	r1, [pc, #12]	; (80014d8 <UARTDMAconfig+0x14>)
 80014cc:	4803      	ldr	r0, [pc, #12]	; (80014dc <UARTDMAconfig+0x18>)
 80014ce:	f006 f80f 	bl	80074f0 <HAL_UART_Receive_DMA>
}
 80014d2:	bf00      	nop
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	200007e0 	.word	0x200007e0
 80014dc:	20000110 	.word	0x20000110

080014e0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *uart) {
 80014e0:	b480      	push	{r7}
 80014e2:	b083      	sub	sp, #12
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]

}
 80014e8:	bf00      	nop
 80014ea:	370c      	adds	r7, #12
 80014ec:	46bd      	mov	sp, r7
 80014ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f2:	4770      	bx	lr

080014f4 <motor>:
//------------------------------------------------------------------------------//
//----------------------------------Part2:QEI-----------------------------------//
void motor() {
 80014f4:	b480      	push	{r7}
 80014f6:	af00      	add	r7, sp, #0
	x = (period / 100) * duty;
 80014f8:	4b28      	ldr	r3, [pc, #160]	; (800159c <motor+0xa8>)
 80014fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014fe:	4a28      	ldr	r2, [pc, #160]	; (80015a0 <motor+0xac>)
 8001500:	fb82 1203 	smull	r1, r2, r2, r3
 8001504:	1152      	asrs	r2, r2, #5
 8001506:	17db      	asrs	r3, r3, #31
 8001508:	1ad3      	subs	r3, r2, r3
 800150a:	b21b      	sxth	r3, r3
 800150c:	b29a      	uxth	r2, r3
 800150e:	4b25      	ldr	r3, [pc, #148]	; (80015a4 <motor+0xb0>)
 8001510:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001514:	b29b      	uxth	r3, r3
 8001516:	fb12 f303 	smulbb	r3, r2, r3
 800151a:	b29b      	uxth	r3, r3
 800151c:	b21a      	sxth	r2, r3
 800151e:	4b22      	ldr	r3, [pc, #136]	; (80015a8 <motor+0xb4>)
 8001520:	801a      	strh	r2, [r3, #0]

	if (duty > 0) {
 8001522:	4b20      	ldr	r3, [pc, #128]	; (80015a4 <motor+0xb0>)
 8001524:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001528:	2b00      	cmp	r3, #0
 800152a:	dd09      	ble.n	8001540 <motor+0x4c>
		InA = x;
 800152c:	4b1e      	ldr	r3, [pc, #120]	; (80015a8 <motor+0xb4>)
 800152e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001532:	461a      	mov	r2, r3
 8001534:	4b1d      	ldr	r3, [pc, #116]	; (80015ac <motor+0xb8>)
 8001536:	601a      	str	r2, [r3, #0]
		InB = 0;
 8001538:	4b1d      	ldr	r3, [pc, #116]	; (80015b0 <motor+0xbc>)
 800153a:	2200      	movs	r2, #0
 800153c:	601a      	str	r2, [r3, #0]
 800153e:	e01d      	b.n	800157c <motor+0x88>
	}

	else if (duty < 0) {
 8001540:	4b18      	ldr	r3, [pc, #96]	; (80015a4 <motor+0xb0>)
 8001542:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001546:	2b00      	cmp	r3, #0
 8001548:	da0d      	bge.n	8001566 <motor+0x72>
		InA = 0;
 800154a:	4b18      	ldr	r3, [pc, #96]	; (80015ac <motor+0xb8>)
 800154c:	2200      	movs	r2, #0
 800154e:	601a      	str	r2, [r3, #0]
		InB = abs(x);
 8001550:	4b15      	ldr	r3, [pc, #84]	; (80015a8 <motor+0xb4>)
 8001552:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001556:	2b00      	cmp	r3, #0
 8001558:	bfb8      	it	lt
 800155a:	425b      	neglt	r3, r3
 800155c:	b29b      	uxth	r3, r3
 800155e:	461a      	mov	r2, r3
 8001560:	4b13      	ldr	r3, [pc, #76]	; (80015b0 <motor+0xbc>)
 8001562:	601a      	str	r2, [r3, #0]
 8001564:	e00a      	b.n	800157c <motor+0x88>
	}

	else if (duty == 0) {
 8001566:	4b0f      	ldr	r3, [pc, #60]	; (80015a4 <motor+0xb0>)
 8001568:	f9b3 3000 	ldrsh.w	r3, [r3]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d105      	bne.n	800157c <motor+0x88>
		InA = 0;
 8001570:	4b0e      	ldr	r3, [pc, #56]	; (80015ac <motor+0xb8>)
 8001572:	2200      	movs	r2, #0
 8001574:	601a      	str	r2, [r3, #0]
		InB = 0;
 8001576:	4b0e      	ldr	r3, [pc, #56]	; (80015b0 <motor+0xbc>)
 8001578:	2200      	movs	r2, #0
 800157a:	601a      	str	r2, [r3, #0]
	}

	//__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, InA);
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, InA);
 800157c:	4b0b      	ldr	r3, [pc, #44]	; (80015ac <motor+0xb8>)
 800157e:	681a      	ldr	r2, [r3, #0]
 8001580:	4b0c      	ldr	r3, [pc, #48]	; (80015b4 <motor+0xc0>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, InB);
 8001586:	4b0a      	ldr	r3, [pc, #40]	; (80015b0 <motor+0xbc>)
 8001588:	681a      	ldr	r2, [r3, #0]
 800158a:	4b0a      	ldr	r3, [pc, #40]	; (80015b4 <motor+0xc0>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001590:	bf00      	nop
 8001592:	46bd      	mov	sp, r7
 8001594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001598:	4770      	bx	lr
 800159a:	bf00      	nop
 800159c:	20000010 	.word	0x20000010
 80015a0:	51eb851f 	.word	0x51eb851f
 80015a4:	20000b14 	.word	0x20000b14
 80015a8:	20000b16 	.word	0x20000b16
 80015ac:	20000b0c 	.word	0x20000b0c
 80015b0:	20000b10 	.word	0x20000b10
 80015b4:	20000264 	.word	0x20000264

080015b8 <PID_QEI>:

void PID_QEI() {
 80015b8:	b480      	push	{r7}
 80015ba:	af00      	add	r7, sp, #0
	error = avgTrimpot - (QEIReadRaw*4096)/3072;
 80015bc:	4b2e      	ldr	r3, [pc, #184]	; (8001678 <PID_QEI+0xc0>)
 80015be:	881b      	ldrh	r3, [r3, #0]
 80015c0:	4619      	mov	r1, r3
 80015c2:	4b2e      	ldr	r3, [pc, #184]	; (800167c <PID_QEI+0xc4>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	031b      	lsls	r3, r3, #12
 80015c8:	4a2d      	ldr	r2, [pc, #180]	; (8001680 <PID_QEI+0xc8>)
 80015ca:	fba2 2303 	umull	r2, r3, r2, r3
 80015ce:	0adb      	lsrs	r3, r3, #11
 80015d0:	1acb      	subs	r3, r1, r3
 80015d2:	461a      	mov	r2, r3
 80015d4:	4b2b      	ldr	r3, [pc, #172]	; (8001684 <PID_QEI+0xcc>)
 80015d6:	601a      	str	r2, [r3, #0]
	sum_e = sum_e + error;
 80015d8:	4b2a      	ldr	r3, [pc, #168]	; (8001684 <PID_QEI+0xcc>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	ee07 3a90 	vmov	s15, r3
 80015e0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015e4:	4b28      	ldr	r3, [pc, #160]	; (8001688 <PID_QEI+0xd0>)
 80015e6:	edd3 7a00 	vldr	s15, [r3]
 80015ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015ee:	4b26      	ldr	r3, [pc, #152]	; (8001688 <PID_QEI+0xd0>)
 80015f0:	edc3 7a00 	vstr	s15, [r3]
	u = (Kp_QEI * error) + (Ki_QEI * sum_e) + (Kd_QEI * (error - error_p));
 80015f4:	4b23      	ldr	r3, [pc, #140]	; (8001684 <PID_QEI+0xcc>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	ee07 3a90 	vmov	s15, r3
 80015fc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001600:	4b22      	ldr	r3, [pc, #136]	; (800168c <PID_QEI+0xd4>)
 8001602:	edd3 7a00 	vldr	s15, [r3]
 8001606:	ee27 7a27 	vmul.f32	s14, s14, s15
 800160a:	4b21      	ldr	r3, [pc, #132]	; (8001690 <PID_QEI+0xd8>)
 800160c:	edd3 6a00 	vldr	s13, [r3]
 8001610:	4b1d      	ldr	r3, [pc, #116]	; (8001688 <PID_QEI+0xd0>)
 8001612:	edd3 7a00 	vldr	s15, [r3]
 8001616:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800161a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800161e:	4b19      	ldr	r3, [pc, #100]	; (8001684 <PID_QEI+0xcc>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	ee07 3a90 	vmov	s15, r3
 8001626:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800162a:	4b1a      	ldr	r3, [pc, #104]	; (8001694 <PID_QEI+0xdc>)
 800162c:	edd3 7a00 	vldr	s15, [r3]
 8001630:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001634:	4b18      	ldr	r3, [pc, #96]	; (8001698 <PID_QEI+0xe0>)
 8001636:	edd3 7a00 	vldr	s15, [r3]
 800163a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800163e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001642:	4b16      	ldr	r3, [pc, #88]	; (800169c <PID_QEI+0xe4>)
 8001644:	edc3 7a00 	vstr	s15, [r3]
	duty = u;
 8001648:	4b14      	ldr	r3, [pc, #80]	; (800169c <PID_QEI+0xe4>)
 800164a:	edd3 7a00 	vldr	s15, [r3]
 800164e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001652:	ee17 3a90 	vmov	r3, s15
 8001656:	b21a      	sxth	r2, r3
 8001658:	4b11      	ldr	r3, [pc, #68]	; (80016a0 <PID_QEI+0xe8>)
 800165a:	801a      	strh	r2, [r3, #0]
	error_p = error;
 800165c:	4b09      	ldr	r3, [pc, #36]	; (8001684 <PID_QEI+0xcc>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	ee07 3a90 	vmov	s15, r3
 8001664:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001668:	4b0a      	ldr	r3, [pc, #40]	; (8001694 <PID_QEI+0xdc>)
 800166a:	edc3 7a00 	vstr	s15, [r3]
}
 800166e:	bf00      	nop
 8001670:	46bd      	mov	sp, r7
 8001672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001676:	4770      	bx	lr
 8001678:	200007b4 	.word	0x200007b4
 800167c:	200007e8 	.word	0x200007e8
 8001680:	aaaaaaab 	.word	0xaaaaaaab
 8001684:	20000b18 	.word	0x20000b18
 8001688:	20000b1c 	.word	0x20000b1c
 800168c:	20000014 	.word	0x20000014
 8001690:	20000b20 	.word	0x20000b20
 8001694:	20000b28 	.word	0x20000b28
 8001698:	20000b24 	.word	0x20000b24
 800169c:	20000b2c 	.word	0x20000b2c
 80016a0:	20000b14 	.word	0x20000b14

080016a4 <HAL_GPIO_EXTI_Callback>:
//-------------------------------------------------------------------------------//
//-------------------------------------Mode--------------------------------------//
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80016a4:	b480      	push	{r7}
 80016a6:	b085      	sub	sp, #20
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	4603      	mov	r3, r0
 80016ac:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_13) {
 80016ae:	88fb      	ldrh	r3, [r7, #6]
 80016b0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80016b4:	d116      	bne.n	80016e4 <HAL_GPIO_EXTI_Callback+0x40>
		int pre_mode_status = mode_status;
 80016b6:	4b0e      	ldr	r3, [pc, #56]	; (80016f0 <HAL_GPIO_EXTI_Callback+0x4c>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	60fb      	str	r3, [r7, #12]
		if (pre_mode_status == 3) {
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	2b03      	cmp	r3, #3
 80016c0:	d103      	bne.n	80016ca <HAL_GPIO_EXTI_Callback+0x26>
			mode_status = 1;
 80016c2:	4b0b      	ldr	r3, [pc, #44]	; (80016f0 <HAL_GPIO_EXTI_Callback+0x4c>)
 80016c4:	2201      	movs	r2, #1
 80016c6:	601a      	str	r2, [r3, #0]
			mode_status = 2;
		} else if (pre_mode_status == 2) {
			mode_status = 3;
		}
	}
}
 80016c8:	e00c      	b.n	80016e4 <HAL_GPIO_EXTI_Callback+0x40>
		} else if (pre_mode_status == 1) {
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	2b01      	cmp	r3, #1
 80016ce:	d103      	bne.n	80016d8 <HAL_GPIO_EXTI_Callback+0x34>
			mode_status = 2;
 80016d0:	4b07      	ldr	r3, [pc, #28]	; (80016f0 <HAL_GPIO_EXTI_Callback+0x4c>)
 80016d2:	2202      	movs	r2, #2
 80016d4:	601a      	str	r2, [r3, #0]
}
 80016d6:	e005      	b.n	80016e4 <HAL_GPIO_EXTI_Callback+0x40>
		} else if (pre_mode_status == 2) {
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	2b02      	cmp	r3, #2
 80016dc:	d102      	bne.n	80016e4 <HAL_GPIO_EXTI_Callback+0x40>
			mode_status = 3;
 80016de:	4b04      	ldr	r3, [pc, #16]	; (80016f0 <HAL_GPIO_EXTI_Callback+0x4c>)
 80016e0:	2203      	movs	r2, #3
 80016e2:	601a      	str	r2, [r3, #0]
}
 80016e4:	bf00      	nop
 80016e6:	3714      	adds	r7, #20
 80016e8:	46bd      	mov	sp, r7
 80016ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ee:	4770      	bx	lr
 80016f0:	20000000 	.word	0x20000000

080016f4 <Mode_LD2>:
void Mode_LD2() {
 80016f4:	b580      	push	{r7, lr}
 80016f6:	af00      	add	r7, sp, #0
	if (mode_status == 1) {
 80016f8:	4b17      	ldr	r3, [pc, #92]	; (8001758 <Mode_LD2+0x64>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	2b01      	cmp	r3, #1
 80016fe:	d106      	bne.n	800170e <Mode_LD2+0x1a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET); //
 8001700:	2201      	movs	r2, #1
 8001702:	2120      	movs	r1, #32
 8001704:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001708:	f003 f818 	bl	800473c <HAL_GPIO_WritePin>
		if (timestamp <= HAL_GetTick()) {
			timestamp = HAL_GetTick() + 1000;
			HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5); //  LED
		}
	}
}
 800170c:	e021      	b.n	8001752 <Mode_LD2+0x5e>
	} else if (mode_status == 2) {
 800170e:	4b12      	ldr	r3, [pc, #72]	; (8001758 <Mode_LD2+0x64>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	2b02      	cmp	r3, #2
 8001714:	d106      	bne.n	8001724 <Mode_LD2+0x30>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET); //
 8001716:	2200      	movs	r2, #0
 8001718:	2120      	movs	r1, #32
 800171a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800171e:	f003 f80d 	bl	800473c <HAL_GPIO_WritePin>
}
 8001722:	e016      	b.n	8001752 <Mode_LD2+0x5e>
	} else if (mode_status == 3) {
 8001724:	4b0c      	ldr	r3, [pc, #48]	; (8001758 <Mode_LD2+0x64>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	2b03      	cmp	r3, #3
 800172a:	d112      	bne.n	8001752 <Mode_LD2+0x5e>
		if (timestamp <= HAL_GetTick()) {
 800172c:	f000 fc14 	bl	8001f58 <HAL_GetTick>
 8001730:	4602      	mov	r2, r0
 8001732:	4b0a      	ldr	r3, [pc, #40]	; (800175c <Mode_LD2+0x68>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	429a      	cmp	r2, r3
 8001738:	d30b      	bcc.n	8001752 <Mode_LD2+0x5e>
			timestamp = HAL_GetTick() + 1000;
 800173a:	f000 fc0d 	bl	8001f58 <HAL_GetTick>
 800173e:	4603      	mov	r3, r0
 8001740:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8001744:	4a05      	ldr	r2, [pc, #20]	; (800175c <Mode_LD2+0x68>)
 8001746:	6013      	str	r3, [r2, #0]
			HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5); //  LED
 8001748:	2120      	movs	r1, #32
 800174a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800174e:	f003 f80d 	bl	800476c <HAL_GPIO_TogglePin>
}
 8001752:	bf00      	nop
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	20000000 	.word	0x20000000
 800175c:	20000b34 	.word	0x20000b34

08001760 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001760:	b480      	push	{r7}
 8001762:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001764:	b672      	cpsid	i
}
 8001766:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001768:	e7fe      	b.n	8001768 <Error_Handler+0x8>
	...

0800176c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b082      	sub	sp, #8
 8001770:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001772:	4b0f      	ldr	r3, [pc, #60]	; (80017b0 <HAL_MspInit+0x44>)
 8001774:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001776:	4a0e      	ldr	r2, [pc, #56]	; (80017b0 <HAL_MspInit+0x44>)
 8001778:	f043 0301 	orr.w	r3, r3, #1
 800177c:	6613      	str	r3, [r2, #96]	; 0x60
 800177e:	4b0c      	ldr	r3, [pc, #48]	; (80017b0 <HAL_MspInit+0x44>)
 8001780:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001782:	f003 0301 	and.w	r3, r3, #1
 8001786:	607b      	str	r3, [r7, #4]
 8001788:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800178a:	4b09      	ldr	r3, [pc, #36]	; (80017b0 <HAL_MspInit+0x44>)
 800178c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800178e:	4a08      	ldr	r2, [pc, #32]	; (80017b0 <HAL_MspInit+0x44>)
 8001790:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001794:	6593      	str	r3, [r2, #88]	; 0x58
 8001796:	4b06      	ldr	r3, [pc, #24]	; (80017b0 <HAL_MspInit+0x44>)
 8001798:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800179a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800179e:	603b      	str	r3, [r7, #0]
 80017a0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80017a2:	f003 f8b9 	bl	8004918 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017a6:	bf00      	nop
 80017a8:	3708      	adds	r7, #8
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	40021000 	.word	0x40021000

080017b4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b0a0      	sub	sp, #128	; 0x80
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017bc:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80017c0:	2200      	movs	r2, #0
 80017c2:	601a      	str	r2, [r3, #0]
 80017c4:	605a      	str	r2, [r3, #4]
 80017c6:	609a      	str	r2, [r3, #8]
 80017c8:	60da      	str	r2, [r3, #12]
 80017ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80017cc:	f107 0318 	add.w	r3, r7, #24
 80017d0:	2254      	movs	r2, #84	; 0x54
 80017d2:	2100      	movs	r1, #0
 80017d4:	4618      	mov	r0, r3
 80017d6:	f007 fae5 	bl	8008da4 <memset>
  if(hadc->Instance==ADC1)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80017e2:	d17f      	bne.n	80018e4 <HAL_ADC_MspInit+0x130>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80017e4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80017e8:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80017ea:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80017ee:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80017f0:	f107 0318 	add.w	r3, r7, #24
 80017f4:	4618      	mov	r0, r3
 80017f6:	f003 fdcd 	bl	8005394 <HAL_RCCEx_PeriphCLKConfig>
 80017fa:	4603      	mov	r3, r0
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d001      	beq.n	8001804 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001800:	f7ff ffae 	bl	8001760 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001804:	4b39      	ldr	r3, [pc, #228]	; (80018ec <HAL_ADC_MspInit+0x138>)
 8001806:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001808:	4a38      	ldr	r2, [pc, #224]	; (80018ec <HAL_ADC_MspInit+0x138>)
 800180a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800180e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001810:	4b36      	ldr	r3, [pc, #216]	; (80018ec <HAL_ADC_MspInit+0x138>)
 8001812:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001814:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001818:	617b      	str	r3, [r7, #20]
 800181a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800181c:	4b33      	ldr	r3, [pc, #204]	; (80018ec <HAL_ADC_MspInit+0x138>)
 800181e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001820:	4a32      	ldr	r2, [pc, #200]	; (80018ec <HAL_ADC_MspInit+0x138>)
 8001822:	f043 0304 	orr.w	r3, r3, #4
 8001826:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001828:	4b30      	ldr	r3, [pc, #192]	; (80018ec <HAL_ADC_MspInit+0x138>)
 800182a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800182c:	f003 0304 	and.w	r3, r3, #4
 8001830:	613b      	str	r3, [r7, #16]
 8001832:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001834:	4b2d      	ldr	r3, [pc, #180]	; (80018ec <HAL_ADC_MspInit+0x138>)
 8001836:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001838:	4a2c      	ldr	r2, [pc, #176]	; (80018ec <HAL_ADC_MspInit+0x138>)
 800183a:	f043 0301 	orr.w	r3, r3, #1
 800183e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001840:	4b2a      	ldr	r3, [pc, #168]	; (80018ec <HAL_ADC_MspInit+0x138>)
 8001842:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001844:	f003 0301 	and.w	r3, r3, #1
 8001848:	60fb      	str	r3, [r7, #12]
 800184a:	68fb      	ldr	r3, [r7, #12]
    PC1     ------> ADC1_IN7
    PC2     ------> ADC1_IN8
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 800184c:	2306      	movs	r3, #6
 800184e:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001850:	2303      	movs	r3, #3
 8001852:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001854:	2300      	movs	r3, #0
 8001856:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001858:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800185c:	4619      	mov	r1, r3
 800185e:	4824      	ldr	r0, [pc, #144]	; (80018f0 <HAL_ADC_MspInit+0x13c>)
 8001860:	f002 fdea 	bl	8004438 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001864:	2303      	movs	r3, #3
 8001866:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001868:	2303      	movs	r3, #3
 800186a:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800186c:	2300      	movs	r3, #0
 800186e:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001870:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001874:	4619      	mov	r1, r3
 8001876:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800187a:	f002 fddd 	bl	8004438 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Channel1;
 800187e:	4b1d      	ldr	r3, [pc, #116]	; (80018f4 <HAL_ADC_MspInit+0x140>)
 8001880:	4a1d      	ldr	r2, [pc, #116]	; (80018f8 <HAL_ADC_MspInit+0x144>)
 8001882:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001884:	4b1b      	ldr	r3, [pc, #108]	; (80018f4 <HAL_ADC_MspInit+0x140>)
 8001886:	2205      	movs	r2, #5
 8001888:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800188a:	4b1a      	ldr	r3, [pc, #104]	; (80018f4 <HAL_ADC_MspInit+0x140>)
 800188c:	2200      	movs	r2, #0
 800188e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001890:	4b18      	ldr	r3, [pc, #96]	; (80018f4 <HAL_ADC_MspInit+0x140>)
 8001892:	2200      	movs	r2, #0
 8001894:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001896:	4b17      	ldr	r3, [pc, #92]	; (80018f4 <HAL_ADC_MspInit+0x140>)
 8001898:	2280      	movs	r2, #128	; 0x80
 800189a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800189c:	4b15      	ldr	r3, [pc, #84]	; (80018f4 <HAL_ADC_MspInit+0x140>)
 800189e:	f44f 7280 	mov.w	r2, #256	; 0x100
 80018a2:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80018a4:	4b13      	ldr	r3, [pc, #76]	; (80018f4 <HAL_ADC_MspInit+0x140>)
 80018a6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80018aa:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80018ac:	4b11      	ldr	r3, [pc, #68]	; (80018f4 <HAL_ADC_MspInit+0x140>)
 80018ae:	2220      	movs	r2, #32
 80018b0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80018b2:	4b10      	ldr	r3, [pc, #64]	; (80018f4 <HAL_ADC_MspInit+0x140>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80018b8:	480e      	ldr	r0, [pc, #56]	; (80018f4 <HAL_ADC_MspInit+0x140>)
 80018ba:	f002 fa8b 	bl	8003dd4 <HAL_DMA_Init>
 80018be:	4603      	mov	r3, r0
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d001      	beq.n	80018c8 <HAL_ADC_MspInit+0x114>
    {
      Error_Handler();
 80018c4:	f7ff ff4c 	bl	8001760 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	4a0a      	ldr	r2, [pc, #40]	; (80018f4 <HAL_ADC_MspInit+0x140>)
 80018cc:	655a      	str	r2, [r3, #84]	; 0x54
 80018ce:	4a09      	ldr	r2, [pc, #36]	; (80018f4 <HAL_ADC_MspInit+0x140>)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	6293      	str	r3, [r2, #40]	; 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80018d4:	2200      	movs	r2, #0
 80018d6:	2100      	movs	r1, #0
 80018d8:	2012      	movs	r0, #18
 80018da:	f002 fa46 	bl	8003d6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80018de:	2012      	movs	r0, #18
 80018e0:	f002 fa5d 	bl	8003d9e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80018e4:	bf00      	nop
 80018e6:	3780      	adds	r7, #128	; 0x80
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}
 80018ec:	40021000 	.word	0x40021000
 80018f0:	48000800 	.word	0x48000800
 80018f4:	200000b0 	.word	0x200000b0
 80018f8:	40020408 	.word	0x40020408

080018fc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b09e      	sub	sp, #120	; 0x78
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001904:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001908:	2200      	movs	r2, #0
 800190a:	601a      	str	r2, [r3, #0]
 800190c:	605a      	str	r2, [r3, #4]
 800190e:	609a      	str	r2, [r3, #8]
 8001910:	60da      	str	r2, [r3, #12]
 8001912:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001914:	f107 0310 	add.w	r3, r7, #16
 8001918:	2254      	movs	r2, #84	; 0x54
 800191a:	2100      	movs	r1, #0
 800191c:	4618      	mov	r0, r3
 800191e:	f007 fa41 	bl	8008da4 <memset>
  if(huart->Instance==LPUART1)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	4a4d      	ldr	r2, [pc, #308]	; (8001a5c <HAL_UART_MspInit+0x160>)
 8001928:	4293      	cmp	r3, r2
 800192a:	f040 8092 	bne.w	8001a52 <HAL_UART_MspInit+0x156>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 800192e:	2320      	movs	r3, #32
 8001930:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001932:	2300      	movs	r3, #0
 8001934:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001936:	f107 0310 	add.w	r3, r7, #16
 800193a:	4618      	mov	r0, r3
 800193c:	f003 fd2a 	bl	8005394 <HAL_RCCEx_PeriphCLKConfig>
 8001940:	4603      	mov	r3, r0
 8001942:	2b00      	cmp	r3, #0
 8001944:	d001      	beq.n	800194a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001946:	f7ff ff0b 	bl	8001760 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800194a:	4b45      	ldr	r3, [pc, #276]	; (8001a60 <HAL_UART_MspInit+0x164>)
 800194c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800194e:	4a44      	ldr	r2, [pc, #272]	; (8001a60 <HAL_UART_MspInit+0x164>)
 8001950:	f043 0301 	orr.w	r3, r3, #1
 8001954:	65d3      	str	r3, [r2, #92]	; 0x5c
 8001956:	4b42      	ldr	r3, [pc, #264]	; (8001a60 <HAL_UART_MspInit+0x164>)
 8001958:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800195a:	f003 0301 	and.w	r3, r3, #1
 800195e:	60fb      	str	r3, [r7, #12]
 8001960:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001962:	4b3f      	ldr	r3, [pc, #252]	; (8001a60 <HAL_UART_MspInit+0x164>)
 8001964:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001966:	4a3e      	ldr	r2, [pc, #248]	; (8001a60 <HAL_UART_MspInit+0x164>)
 8001968:	f043 0301 	orr.w	r3, r3, #1
 800196c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800196e:	4b3c      	ldr	r3, [pc, #240]	; (8001a60 <HAL_UART_MspInit+0x164>)
 8001970:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001972:	f003 0301 	and.w	r3, r3, #1
 8001976:	60bb      	str	r3, [r7, #8]
 8001978:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|LPUART1_RX_Pin;
 800197a:	230c      	movs	r3, #12
 800197c:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800197e:	2302      	movs	r3, #2
 8001980:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001982:	2300      	movs	r3, #0
 8001984:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001986:	2300      	movs	r3, #0
 8001988:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 800198a:	230c      	movs	r3, #12
 800198c:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800198e:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001992:	4619      	mov	r1, r3
 8001994:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001998:	f002 fd4e 	bl	8004438 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel1;
 800199c:	4b31      	ldr	r3, [pc, #196]	; (8001a64 <HAL_UART_MspInit+0x168>)
 800199e:	4a32      	ldr	r2, [pc, #200]	; (8001a68 <HAL_UART_MspInit+0x16c>)
 80019a0:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 80019a2:	4b30      	ldr	r3, [pc, #192]	; (8001a64 <HAL_UART_MspInit+0x168>)
 80019a4:	2222      	movs	r2, #34	; 0x22
 80019a6:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80019a8:	4b2e      	ldr	r3, [pc, #184]	; (8001a64 <HAL_UART_MspInit+0x168>)
 80019aa:	2200      	movs	r2, #0
 80019ac:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80019ae:	4b2d      	ldr	r3, [pc, #180]	; (8001a64 <HAL_UART_MspInit+0x168>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80019b4:	4b2b      	ldr	r3, [pc, #172]	; (8001a64 <HAL_UART_MspInit+0x168>)
 80019b6:	2280      	movs	r2, #128	; 0x80
 80019b8:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80019ba:	4b2a      	ldr	r3, [pc, #168]	; (8001a64 <HAL_UART_MspInit+0x168>)
 80019bc:	2200      	movs	r2, #0
 80019be:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80019c0:	4b28      	ldr	r3, [pc, #160]	; (8001a64 <HAL_UART_MspInit+0x168>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_CIRCULAR;
 80019c6:	4b27      	ldr	r3, [pc, #156]	; (8001a64 <HAL_UART_MspInit+0x168>)
 80019c8:	2220      	movs	r2, #32
 80019ca:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80019cc:	4b25      	ldr	r3, [pc, #148]	; (8001a64 <HAL_UART_MspInit+0x168>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 80019d2:	4824      	ldr	r0, [pc, #144]	; (8001a64 <HAL_UART_MspInit+0x168>)
 80019d4:	f002 f9fe 	bl	8003dd4 <HAL_DMA_Init>
 80019d8:	4603      	mov	r3, r0
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d001      	beq.n	80019e2 <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 80019de:	f7ff febf 	bl	8001760 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_lpuart1_rx);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	4a1f      	ldr	r2, [pc, #124]	; (8001a64 <HAL_UART_MspInit+0x168>)
 80019e6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 80019ea:	4a1e      	ldr	r2, [pc, #120]	; (8001a64 <HAL_UART_MspInit+0x168>)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	6293      	str	r3, [r2, #40]	; 0x28

    /* LPUART1_TX Init */
    hdma_lpuart1_tx.Instance = DMA1_Channel2;
 80019f0:	4b1e      	ldr	r3, [pc, #120]	; (8001a6c <HAL_UART_MspInit+0x170>)
 80019f2:	4a1f      	ldr	r2, [pc, #124]	; (8001a70 <HAL_UART_MspInit+0x174>)
 80019f4:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 80019f6:	4b1d      	ldr	r3, [pc, #116]	; (8001a6c <HAL_UART_MspInit+0x170>)
 80019f8:	2223      	movs	r2, #35	; 0x23
 80019fa:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80019fc:	4b1b      	ldr	r3, [pc, #108]	; (8001a6c <HAL_UART_MspInit+0x170>)
 80019fe:	2210      	movs	r2, #16
 8001a00:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a02:	4b1a      	ldr	r3, [pc, #104]	; (8001a6c <HAL_UART_MspInit+0x170>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001a08:	4b18      	ldr	r3, [pc, #96]	; (8001a6c <HAL_UART_MspInit+0x170>)
 8001a0a:	2280      	movs	r2, #128	; 0x80
 8001a0c:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001a0e:	4b17      	ldr	r3, [pc, #92]	; (8001a6c <HAL_UART_MspInit+0x170>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001a14:	4b15      	ldr	r3, [pc, #84]	; (8001a6c <HAL_UART_MspInit+0x170>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 8001a1a:	4b14      	ldr	r3, [pc, #80]	; (8001a6c <HAL_UART_MspInit+0x170>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001a20:	4b12      	ldr	r3, [pc, #72]	; (8001a6c <HAL_UART_MspInit+0x170>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 8001a26:	4811      	ldr	r0, [pc, #68]	; (8001a6c <HAL_UART_MspInit+0x170>)
 8001a28:	f002 f9d4 	bl	8003dd4 <HAL_DMA_Init>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d001      	beq.n	8001a36 <HAL_UART_MspInit+0x13a>
    {
      Error_Handler();
 8001a32:	f7ff fe95 	bl	8001760 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_lpuart1_tx);
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	4a0c      	ldr	r2, [pc, #48]	; (8001a6c <HAL_UART_MspInit+0x170>)
 8001a3a:	67da      	str	r2, [r3, #124]	; 0x7c
 8001a3c:	4a0b      	ldr	r2, [pc, #44]	; (8001a6c <HAL_UART_MspInit+0x170>)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	6293      	str	r3, [r2, #40]	; 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8001a42:	2200      	movs	r2, #0
 8001a44:	2100      	movs	r1, #0
 8001a46:	205b      	movs	r0, #91	; 0x5b
 8001a48:	f002 f98f 	bl	8003d6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8001a4c:	205b      	movs	r0, #91	; 0x5b
 8001a4e:	f002 f9a6 	bl	8003d9e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8001a52:	bf00      	nop
 8001a54:	3778      	adds	r7, #120	; 0x78
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}
 8001a5a:	bf00      	nop
 8001a5c:	40008000 	.word	0x40008000
 8001a60:	40021000 	.word	0x40021000
 8001a64:	200001a4 	.word	0x200001a4
 8001a68:	40020008 	.word	0x40020008
 8001a6c:	20000204 	.word	0x20000204
 8001a70:	4002001c 	.word	0x4002001c

08001a74 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b086      	sub	sp, #24
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	4a1f      	ldr	r2, [pc, #124]	; (8001b00 <HAL_TIM_PWM_MspInit+0x8c>)
 8001a82:	4293      	cmp	r3, r2
 8001a84:	d114      	bne.n	8001ab0 <HAL_TIM_PWM_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001a86:	4b1f      	ldr	r3, [pc, #124]	; (8001b04 <HAL_TIM_PWM_MspInit+0x90>)
 8001a88:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a8a:	4a1e      	ldr	r2, [pc, #120]	; (8001b04 <HAL_TIM_PWM_MspInit+0x90>)
 8001a8c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001a90:	6613      	str	r3, [r2, #96]	; 0x60
 8001a92:	4b1c      	ldr	r3, [pc, #112]	; (8001b04 <HAL_TIM_PWM_MspInit+0x90>)
 8001a94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a96:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001a9a:	617b      	str	r3, [r7, #20]
 8001a9c:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	2100      	movs	r1, #0
 8001aa2:	2018      	movs	r0, #24
 8001aa4:	f002 f961 	bl	8003d6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8001aa8:	2018      	movs	r0, #24
 8001aaa:	f002 f978 	bl	8003d9e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8001aae:	e022      	b.n	8001af6 <HAL_TIM_PWM_MspInit+0x82>
  else if(htim_pwm->Instance==TIM4)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4a14      	ldr	r2, [pc, #80]	; (8001b08 <HAL_TIM_PWM_MspInit+0x94>)
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	d10c      	bne.n	8001ad4 <HAL_TIM_PWM_MspInit+0x60>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001aba:	4b12      	ldr	r3, [pc, #72]	; (8001b04 <HAL_TIM_PWM_MspInit+0x90>)
 8001abc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001abe:	4a11      	ldr	r2, [pc, #68]	; (8001b04 <HAL_TIM_PWM_MspInit+0x90>)
 8001ac0:	f043 0304 	orr.w	r3, r3, #4
 8001ac4:	6593      	str	r3, [r2, #88]	; 0x58
 8001ac6:	4b0f      	ldr	r3, [pc, #60]	; (8001b04 <HAL_TIM_PWM_MspInit+0x90>)
 8001ac8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001aca:	f003 0304 	and.w	r3, r3, #4
 8001ace:	613b      	str	r3, [r7, #16]
 8001ad0:	693b      	ldr	r3, [r7, #16]
}
 8001ad2:	e010      	b.n	8001af6 <HAL_TIM_PWM_MspInit+0x82>
  else if(htim_pwm->Instance==TIM8)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	4a0c      	ldr	r2, [pc, #48]	; (8001b0c <HAL_TIM_PWM_MspInit+0x98>)
 8001ada:	4293      	cmp	r3, r2
 8001adc:	d10b      	bne.n	8001af6 <HAL_TIM_PWM_MspInit+0x82>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001ade:	4b09      	ldr	r3, [pc, #36]	; (8001b04 <HAL_TIM_PWM_MspInit+0x90>)
 8001ae0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ae2:	4a08      	ldr	r2, [pc, #32]	; (8001b04 <HAL_TIM_PWM_MspInit+0x90>)
 8001ae4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001ae8:	6613      	str	r3, [r2, #96]	; 0x60
 8001aea:	4b06      	ldr	r3, [pc, #24]	; (8001b04 <HAL_TIM_PWM_MspInit+0x90>)
 8001aec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001aee:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001af2:	60fb      	str	r3, [r7, #12]
 8001af4:	68fb      	ldr	r3, [r7, #12]
}
 8001af6:	bf00      	nop
 8001af8:	3718      	adds	r7, #24
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	40012c00 	.word	0x40012c00
 8001b04:	40021000 	.word	0x40021000
 8001b08:	40000800 	.word	0x40000800
 8001b0c:	40013400 	.word	0x40013400

08001b10 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b086      	sub	sp, #24
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b20:	d10c      	bne.n	8001b3c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b22:	4b1e      	ldr	r3, [pc, #120]	; (8001b9c <HAL_TIM_Base_MspInit+0x8c>)
 8001b24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b26:	4a1d      	ldr	r2, [pc, #116]	; (8001b9c <HAL_TIM_Base_MspInit+0x8c>)
 8001b28:	f043 0301 	orr.w	r3, r3, #1
 8001b2c:	6593      	str	r3, [r2, #88]	; 0x58
 8001b2e:	4b1b      	ldr	r3, [pc, #108]	; (8001b9c <HAL_TIM_Base_MspInit+0x8c>)
 8001b30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b32:	f003 0301 	and.w	r3, r3, #1
 8001b36:	617b      	str	r3, [r7, #20]
 8001b38:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 8001b3a:	e02a      	b.n	8001b92 <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM5)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4a17      	ldr	r2, [pc, #92]	; (8001ba0 <HAL_TIM_Base_MspInit+0x90>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d10c      	bne.n	8001b60 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001b46:	4b15      	ldr	r3, [pc, #84]	; (8001b9c <HAL_TIM_Base_MspInit+0x8c>)
 8001b48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b4a:	4a14      	ldr	r2, [pc, #80]	; (8001b9c <HAL_TIM_Base_MspInit+0x8c>)
 8001b4c:	f043 0308 	orr.w	r3, r3, #8
 8001b50:	6593      	str	r3, [r2, #88]	; 0x58
 8001b52:	4b12      	ldr	r3, [pc, #72]	; (8001b9c <HAL_TIM_Base_MspInit+0x8c>)
 8001b54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b56:	f003 0308 	and.w	r3, r3, #8
 8001b5a:	613b      	str	r3, [r7, #16]
 8001b5c:	693b      	ldr	r3, [r7, #16]
}
 8001b5e:	e018      	b.n	8001b92 <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM15)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4a0f      	ldr	r2, [pc, #60]	; (8001ba4 <HAL_TIM_Base_MspInit+0x94>)
 8001b66:	4293      	cmp	r3, r2
 8001b68:	d113      	bne.n	8001b92 <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8001b6a:	4b0c      	ldr	r3, [pc, #48]	; (8001b9c <HAL_TIM_Base_MspInit+0x8c>)
 8001b6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b6e:	4a0b      	ldr	r2, [pc, #44]	; (8001b9c <HAL_TIM_Base_MspInit+0x8c>)
 8001b70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b74:	6613      	str	r3, [r2, #96]	; 0x60
 8001b76:	4b09      	ldr	r3, [pc, #36]	; (8001b9c <HAL_TIM_Base_MspInit+0x8c>)
 8001b78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b7a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b7e:	60fb      	str	r3, [r7, #12]
 8001b80:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8001b82:	2200      	movs	r2, #0
 8001b84:	2100      	movs	r1, #0
 8001b86:	2018      	movs	r0, #24
 8001b88:	f002 f8ef 	bl	8003d6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8001b8c:	2018      	movs	r0, #24
 8001b8e:	f002 f906 	bl	8003d9e <HAL_NVIC_EnableIRQ>
}
 8001b92:	bf00      	nop
 8001b94:	3718      	adds	r7, #24
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	40021000 	.word	0x40021000
 8001ba0:	40000c00 	.word	0x40000c00
 8001ba4:	40014000 	.word	0x40014000

08001ba8 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b08a      	sub	sp, #40	; 0x28
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bb0:	f107 0314 	add.w	r3, r7, #20
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	601a      	str	r2, [r3, #0]
 8001bb8:	605a      	str	r2, [r3, #4]
 8001bba:	609a      	str	r2, [r3, #8]
 8001bbc:	60da      	str	r2, [r3, #12]
 8001bbe:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4a17      	ldr	r2, [pc, #92]	; (8001c24 <HAL_TIM_Encoder_MspInit+0x7c>)
 8001bc6:	4293      	cmp	r3, r2
 8001bc8:	d128      	bne.n	8001c1c <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001bca:	4b17      	ldr	r3, [pc, #92]	; (8001c28 <HAL_TIM_Encoder_MspInit+0x80>)
 8001bcc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bce:	4a16      	ldr	r2, [pc, #88]	; (8001c28 <HAL_TIM_Encoder_MspInit+0x80>)
 8001bd0:	f043 0302 	orr.w	r3, r3, #2
 8001bd4:	6593      	str	r3, [r2, #88]	; 0x58
 8001bd6:	4b14      	ldr	r3, [pc, #80]	; (8001c28 <HAL_TIM_Encoder_MspInit+0x80>)
 8001bd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bda:	f003 0302 	and.w	r3, r3, #2
 8001bde:	613b      	str	r3, [r7, #16]
 8001be0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001be2:	4b11      	ldr	r3, [pc, #68]	; (8001c28 <HAL_TIM_Encoder_MspInit+0x80>)
 8001be4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001be6:	4a10      	ldr	r2, [pc, #64]	; (8001c28 <HAL_TIM_Encoder_MspInit+0x80>)
 8001be8:	f043 0301 	orr.w	r3, r3, #1
 8001bec:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001bee:	4b0e      	ldr	r3, [pc, #56]	; (8001c28 <HAL_TIM_Encoder_MspInit+0x80>)
 8001bf0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bf2:	f003 0301 	and.w	r3, r3, #1
 8001bf6:	60fb      	str	r3, [r7, #12]
 8001bf8:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001bfa:	23c0      	movs	r3, #192	; 0xc0
 8001bfc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bfe:	2302      	movs	r3, #2
 8001c00:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c02:	2300      	movs	r3, #0
 8001c04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c06:	2300      	movs	r3, #0
 8001c08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001c0a:	2302      	movs	r3, #2
 8001c0c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c0e:	f107 0314 	add.w	r3, r7, #20
 8001c12:	4619      	mov	r1, r3
 8001c14:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c18:	f002 fc0e 	bl	8004438 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001c1c:	bf00      	nop
 8001c1e:	3728      	adds	r7, #40	; 0x28
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}
 8001c24:	40000400 	.word	0x40000400
 8001c28:	40021000 	.word	0x40021000

08001c2c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b08a      	sub	sp, #40	; 0x28
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c34:	f107 0314 	add.w	r3, r7, #20
 8001c38:	2200      	movs	r2, #0
 8001c3a:	601a      	str	r2, [r3, #0]
 8001c3c:	605a      	str	r2, [r3, #4]
 8001c3e:	609a      	str	r2, [r3, #8]
 8001c40:	60da      	str	r2, [r3, #12]
 8001c42:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	4a34      	ldr	r2, [pc, #208]	; (8001d1c <HAL_TIM_MspPostInit+0xf0>)
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d11e      	bne.n	8001c8c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c4e:	4b34      	ldr	r3, [pc, #208]	; (8001d20 <HAL_TIM_MspPostInit+0xf4>)
 8001c50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c52:	4a33      	ldr	r2, [pc, #204]	; (8001d20 <HAL_TIM_MspPostInit+0xf4>)
 8001c54:	f043 0301 	orr.w	r3, r3, #1
 8001c58:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c5a:	4b31      	ldr	r3, [pc, #196]	; (8001d20 <HAL_TIM_MspPostInit+0xf4>)
 8001c5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c5e:	f003 0301 	and.w	r3, r3, #1
 8001c62:	613b      	str	r3, [r7, #16]
 8001c64:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001c66:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001c6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c6c:	2302      	movs	r3, #2
 8001c6e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c70:	2300      	movs	r3, #0
 8001c72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c74:	2300      	movs	r3, #0
 8001c76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001c78:	2306      	movs	r3, #6
 8001c7a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c7c:	f107 0314 	add.w	r3, r7, #20
 8001c80:	4619      	mov	r1, r3
 8001c82:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c86:	f002 fbd7 	bl	8004438 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8001c8a:	e042      	b.n	8001d12 <HAL_TIM_MspPostInit+0xe6>
  else if(htim->Instance==TIM4)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	4a24      	ldr	r2, [pc, #144]	; (8001d24 <HAL_TIM_MspPostInit+0xf8>)
 8001c92:	4293      	cmp	r3, r2
 8001c94:	d11c      	bne.n	8001cd0 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c96:	4b22      	ldr	r3, [pc, #136]	; (8001d20 <HAL_TIM_MspPostInit+0xf4>)
 8001c98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c9a:	4a21      	ldr	r2, [pc, #132]	; (8001d20 <HAL_TIM_MspPostInit+0xf4>)
 8001c9c:	f043 0302 	orr.w	r3, r3, #2
 8001ca0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ca2:	4b1f      	ldr	r3, [pc, #124]	; (8001d20 <HAL_TIM_MspPostInit+0xf4>)
 8001ca4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ca6:	f003 0302 	and.w	r3, r3, #2
 8001caa:	60fb      	str	r3, [r7, #12]
 8001cac:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001cae:	2340      	movs	r3, #64	; 0x40
 8001cb0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cb2:	2302      	movs	r3, #2
 8001cb4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001cbe:	2302      	movs	r3, #2
 8001cc0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cc2:	f107 0314 	add.w	r3, r7, #20
 8001cc6:	4619      	mov	r1, r3
 8001cc8:	4817      	ldr	r0, [pc, #92]	; (8001d28 <HAL_TIM_MspPostInit+0xfc>)
 8001cca:	f002 fbb5 	bl	8004438 <HAL_GPIO_Init>
}
 8001cce:	e020      	b.n	8001d12 <HAL_TIM_MspPostInit+0xe6>
  else if(htim->Instance==TIM8)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	4a15      	ldr	r2, [pc, #84]	; (8001d2c <HAL_TIM_MspPostInit+0x100>)
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d11b      	bne.n	8001d12 <HAL_TIM_MspPostInit+0xe6>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cda:	4b11      	ldr	r3, [pc, #68]	; (8001d20 <HAL_TIM_MspPostInit+0xf4>)
 8001cdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cde:	4a10      	ldr	r2, [pc, #64]	; (8001d20 <HAL_TIM_MspPostInit+0xf4>)
 8001ce0:	f043 0304 	orr.w	r3, r3, #4
 8001ce4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ce6:	4b0e      	ldr	r3, [pc, #56]	; (8001d20 <HAL_TIM_MspPostInit+0xf4>)
 8001ce8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cea:	f003 0304 	and.w	r3, r3, #4
 8001cee:	60bb      	str	r3, [r7, #8]
 8001cf0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001cf2:	23c0      	movs	r3, #192	; 0xc0
 8001cf4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cf6:	2302      	movs	r3, #2
 8001cf8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8001d02:	2304      	movs	r3, #4
 8001d04:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d06:	f107 0314 	add.w	r3, r7, #20
 8001d0a:	4619      	mov	r1, r3
 8001d0c:	4808      	ldr	r0, [pc, #32]	; (8001d30 <HAL_TIM_MspPostInit+0x104>)
 8001d0e:	f002 fb93 	bl	8004438 <HAL_GPIO_Init>
}
 8001d12:	bf00      	nop
 8001d14:	3728      	adds	r7, #40	; 0x28
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	40012c00 	.word	0x40012c00
 8001d20:	40021000 	.word	0x40021000
 8001d24:	40000800 	.word	0x40000800
 8001d28:	48000400 	.word	0x48000400
 8001d2c:	40013400 	.word	0x40013400
 8001d30:	48000800 	.word	0x48000800

08001d34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d34:	b480      	push	{r7}
 8001d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d38:	e7fe      	b.n	8001d38 <NMI_Handler+0x4>

08001d3a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d3a:	b480      	push	{r7}
 8001d3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d3e:	e7fe      	b.n	8001d3e <HardFault_Handler+0x4>

08001d40 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d40:	b480      	push	{r7}
 8001d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d44:	e7fe      	b.n	8001d44 <MemManage_Handler+0x4>

08001d46 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d46:	b480      	push	{r7}
 8001d48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d4a:	e7fe      	b.n	8001d4a <BusFault_Handler+0x4>

08001d4c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d50:	e7fe      	b.n	8001d50 <UsageFault_Handler+0x4>

08001d52 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d52:	b480      	push	{r7}
 8001d54:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d56:	bf00      	nop
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5e:	4770      	bx	lr

08001d60 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d60:	b480      	push	{r7}
 8001d62:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d64:	bf00      	nop
 8001d66:	46bd      	mov	sp, r7
 8001d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6c:	4770      	bx	lr

08001d6e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d6e:	b480      	push	{r7}
 8001d70:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d72:	bf00      	nop
 8001d74:	46bd      	mov	sp, r7
 8001d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7a:	4770      	bx	lr

08001d7c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d80:	f000 f8d8 	bl	8001f34 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d84:	bf00      	nop
 8001d86:	bd80      	pop	{r7, pc}

08001d88 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 8001d8c:	4802      	ldr	r0, [pc, #8]	; (8001d98 <DMA1_Channel1_IRQHandler+0x10>)
 8001d8e:	f002 fa04 	bl	800419a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001d92:	bf00      	nop
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	bf00      	nop
 8001d98:	200001a4 	.word	0x200001a4

08001d9c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 8001da0:	4802      	ldr	r0, [pc, #8]	; (8001dac <DMA1_Channel2_IRQHandler+0x10>)
 8001da2:	f002 f9fa 	bl	800419a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001da6:	bf00      	nop
 8001da8:	bd80      	pop	{r7, pc}
 8001daa:	bf00      	nop
 8001dac:	20000204 	.word	0x20000204

08001db0 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001db4:	4802      	ldr	r0, [pc, #8]	; (8001dc0 <ADC1_2_IRQHandler+0x10>)
 8001db6:	f000 fdab 	bl	8002910 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001dba:	bf00      	nop
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	bf00      	nop
 8001dc0:	20000044 	.word	0x20000044

08001dc4 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001dc8:	4803      	ldr	r0, [pc, #12]	; (8001dd8 <TIM1_BRK_TIM15_IRQHandler+0x14>)
 8001dca:	f004 f90f 	bl	8005fec <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim15);
 8001dce:	4803      	ldr	r0, [pc, #12]	; (8001ddc <TIM1_BRK_TIM15_IRQHandler+0x18>)
 8001dd0:	f004 f90c 	bl	8005fec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8001dd4:	bf00      	nop
 8001dd6:	bd80      	pop	{r7, pc}
 8001dd8:	20000264 	.word	0x20000264
 8001ddc:	2000042c 	.word	0x2000042c

08001de0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001de4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001de8:	f002 fcda 	bl	80047a0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001dec:	bf00      	nop
 8001dee:	bd80      	pop	{r7, pc}

08001df0 <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001df4:	4802      	ldr	r0, [pc, #8]	; (8001e00 <DMA2_Channel1_IRQHandler+0x10>)
 8001df6:	f002 f9d0 	bl	800419a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 8001dfa:	bf00      	nop
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	200000b0 	.word	0x200000b0

08001e04 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8001e08:	4802      	ldr	r0, [pc, #8]	; (8001e14 <LPUART1_IRQHandler+0x10>)
 8001e0a:	f005 fbbd 	bl	8007588 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8001e0e:	bf00      	nop
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	20000110 	.word	0x20000110

08001e18 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001e1c:	4b06      	ldr	r3, [pc, #24]	; (8001e38 <SystemInit+0x20>)
 8001e1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e22:	4a05      	ldr	r2, [pc, #20]	; (8001e38 <SystemInit+0x20>)
 8001e24:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001e28:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e2c:	bf00      	nop
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e34:	4770      	bx	lr
 8001e36:	bf00      	nop
 8001e38:	e000ed00 	.word	0xe000ed00

08001e3c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001e3c:	480d      	ldr	r0, [pc, #52]	; (8001e74 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001e3e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001e40:	f7ff ffea 	bl	8001e18 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e44:	480c      	ldr	r0, [pc, #48]	; (8001e78 <LoopForever+0x6>)
  ldr r1, =_edata
 8001e46:	490d      	ldr	r1, [pc, #52]	; (8001e7c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001e48:	4a0d      	ldr	r2, [pc, #52]	; (8001e80 <LoopForever+0xe>)
  movs r3, #0
 8001e4a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001e4c:	e002      	b.n	8001e54 <LoopCopyDataInit>

08001e4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e52:	3304      	adds	r3, #4

08001e54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e58:	d3f9      	bcc.n	8001e4e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e5a:	4a0a      	ldr	r2, [pc, #40]	; (8001e84 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001e5c:	4c0a      	ldr	r4, [pc, #40]	; (8001e88 <LoopForever+0x16>)
  movs r3, #0
 8001e5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e60:	e001      	b.n	8001e66 <LoopFillZerobss>

08001e62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e64:	3204      	adds	r2, #4

08001e66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e68:	d3fb      	bcc.n	8001e62 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e6a:	f006 ffa3 	bl	8008db4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001e6e:	f7fe fb51 	bl	8000514 <main>

08001e72 <LoopForever>:

LoopForever:
    b LoopForever
 8001e72:	e7fe      	b.n	8001e72 <LoopForever>
  ldr   r0, =_estack
 8001e74:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001e78:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e7c:	20000024 	.word	0x20000024
  ldr r2, =_sidata
 8001e80:	08008e64 	.word	0x08008e64
  ldr r2, =_sbss
 8001e84:	20000028 	.word	0x20000028
  ldr r4, =_ebss
 8001e88:	20000b3c 	.word	0x20000b3c

08001e8c <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001e8c:	e7fe      	b.n	8001e8c <ADC3_IRQHandler>

08001e8e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e8e:	b580      	push	{r7, lr}
 8001e90:	b082      	sub	sp, #8
 8001e92:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001e94:	2300      	movs	r3, #0
 8001e96:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e98:	2003      	movs	r0, #3
 8001e9a:	f001 ff5b 	bl	8003d54 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001e9e:	2000      	movs	r0, #0
 8001ea0:	f000 f80e 	bl	8001ec0 <HAL_InitTick>
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d002      	beq.n	8001eb0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001eaa:	2301      	movs	r3, #1
 8001eac:	71fb      	strb	r3, [r7, #7]
 8001eae:	e001      	b.n	8001eb4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001eb0:	f7ff fc5c 	bl	800176c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001eb4:	79fb      	ldrb	r3, [r7, #7]

}
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	3708      	adds	r7, #8
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}
	...

08001ec0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b084      	sub	sp, #16
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001ecc:	4b16      	ldr	r3, [pc, #88]	; (8001f28 <HAL_InitTick+0x68>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d022      	beq.n	8001f1a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001ed4:	4b15      	ldr	r3, [pc, #84]	; (8001f2c <HAL_InitTick+0x6c>)
 8001ed6:	681a      	ldr	r2, [r3, #0]
 8001ed8:	4b13      	ldr	r3, [pc, #76]	; (8001f28 <HAL_InitTick+0x68>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001ee0:	fbb1 f3f3 	udiv	r3, r1, r3
 8001ee4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ee8:	4618      	mov	r0, r3
 8001eea:	f001 ff66 	bl	8003dba <HAL_SYSTICK_Config>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d10f      	bne.n	8001f14 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2b0f      	cmp	r3, #15
 8001ef8:	d809      	bhi.n	8001f0e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001efa:	2200      	movs	r2, #0
 8001efc:	6879      	ldr	r1, [r7, #4]
 8001efe:	f04f 30ff 	mov.w	r0, #4294967295
 8001f02:	f001 ff32 	bl	8003d6a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001f06:	4a0a      	ldr	r2, [pc, #40]	; (8001f30 <HAL_InitTick+0x70>)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	6013      	str	r3, [r2, #0]
 8001f0c:	e007      	b.n	8001f1e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001f0e:	2301      	movs	r3, #1
 8001f10:	73fb      	strb	r3, [r7, #15]
 8001f12:	e004      	b.n	8001f1e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001f14:	2301      	movs	r3, #1
 8001f16:	73fb      	strb	r3, [r7, #15]
 8001f18:	e001      	b.n	8001f1e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001f1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f20:	4618      	mov	r0, r3
 8001f22:	3710      	adds	r7, #16
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}
 8001f28:	20000020 	.word	0x20000020
 8001f2c:	20000018 	.word	0x20000018
 8001f30:	2000001c 	.word	0x2000001c

08001f34 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f34:	b480      	push	{r7}
 8001f36:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f38:	4b05      	ldr	r3, [pc, #20]	; (8001f50 <HAL_IncTick+0x1c>)
 8001f3a:	681a      	ldr	r2, [r3, #0]
 8001f3c:	4b05      	ldr	r3, [pc, #20]	; (8001f54 <HAL_IncTick+0x20>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	4413      	add	r3, r2
 8001f42:	4a03      	ldr	r2, [pc, #12]	; (8001f50 <HAL_IncTick+0x1c>)
 8001f44:	6013      	str	r3, [r2, #0]
}
 8001f46:	bf00      	nop
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4e:	4770      	bx	lr
 8001f50:	20000b38 	.word	0x20000b38
 8001f54:	20000020 	.word	0x20000020

08001f58 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	af00      	add	r7, sp, #0
  return uwTick;
 8001f5c:	4b03      	ldr	r3, [pc, #12]	; (8001f6c <HAL_GetTick+0x14>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
}
 8001f60:	4618      	mov	r0, r3
 8001f62:	46bd      	mov	sp, r7
 8001f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f68:	4770      	bx	lr
 8001f6a:	bf00      	nop
 8001f6c:	20000b38 	.word	0x20000b38

08001f70 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001f70:	b480      	push	{r7}
 8001f72:	b083      	sub	sp, #12
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
 8001f78:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	689b      	ldr	r3, [r3, #8]
 8001f7e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	431a      	orrs	r2, r3
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	609a      	str	r2, [r3, #8]
}
 8001f8a:	bf00      	nop
 8001f8c:	370c      	adds	r7, #12
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f94:	4770      	bx	lr

08001f96 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001f96:	b480      	push	{r7}
 8001f98:	b083      	sub	sp, #12
 8001f9a:	af00      	add	r7, sp, #0
 8001f9c:	6078      	str	r0, [r7, #4]
 8001f9e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	689b      	ldr	r3, [r3, #8]
 8001fa4:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	431a      	orrs	r2, r3
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	609a      	str	r2, [r3, #8]
}
 8001fb0:	bf00      	nop
 8001fb2:	370c      	adds	r7, #12
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fba:	4770      	bx	lr

08001fbc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	b083      	sub	sp, #12
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	689b      	ldr	r3, [r3, #8]
 8001fc8:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001fcc:	4618      	mov	r0, r3
 8001fce:	370c      	adds	r7, #12
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd6:	4770      	bx	lr

08001fd8 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	b087      	sub	sp, #28
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	60f8      	str	r0, [r7, #12]
 8001fe0:	60b9      	str	r1, [r7, #8]
 8001fe2:	607a      	str	r2, [r7, #4]
 8001fe4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	3360      	adds	r3, #96	; 0x60
 8001fea:	461a      	mov	r2, r3
 8001fec:	68bb      	ldr	r3, [r7, #8]
 8001fee:	009b      	lsls	r3, r3, #2
 8001ff0:	4413      	add	r3, r2
 8001ff2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001ff4:	697b      	ldr	r3, [r7, #20]
 8001ff6:	681a      	ldr	r2, [r3, #0]
 8001ff8:	4b08      	ldr	r3, [pc, #32]	; (800201c <LL_ADC_SetOffset+0x44>)
 8001ffa:	4013      	ands	r3, r2
 8001ffc:	687a      	ldr	r2, [r7, #4]
 8001ffe:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8002002:	683a      	ldr	r2, [r7, #0]
 8002004:	430a      	orrs	r2, r1
 8002006:	4313      	orrs	r3, r2
 8002008:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800200c:	697b      	ldr	r3, [r7, #20]
 800200e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002010:	bf00      	nop
 8002012:	371c      	adds	r7, #28
 8002014:	46bd      	mov	sp, r7
 8002016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201a:	4770      	bx	lr
 800201c:	03fff000 	.word	0x03fff000

08002020 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002020:	b480      	push	{r7}
 8002022:	b085      	sub	sp, #20
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
 8002028:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	3360      	adds	r3, #96	; 0x60
 800202e:	461a      	mov	r2, r3
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	009b      	lsls	r3, r3, #2
 8002034:	4413      	add	r3, r2
 8002036:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8002040:	4618      	mov	r0, r3
 8002042:	3714      	adds	r7, #20
 8002044:	46bd      	mov	sp, r7
 8002046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204a:	4770      	bx	lr

0800204c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800204c:	b480      	push	{r7}
 800204e:	b087      	sub	sp, #28
 8002050:	af00      	add	r7, sp, #0
 8002052:	60f8      	str	r0, [r7, #12]
 8002054:	60b9      	str	r1, [r7, #8]
 8002056:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	3360      	adds	r3, #96	; 0x60
 800205c:	461a      	mov	r2, r3
 800205e:	68bb      	ldr	r3, [r7, #8]
 8002060:	009b      	lsls	r3, r3, #2
 8002062:	4413      	add	r3, r2
 8002064:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002066:	697b      	ldr	r3, [r7, #20]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	431a      	orrs	r2, r3
 8002072:	697b      	ldr	r3, [r7, #20]
 8002074:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002076:	bf00      	nop
 8002078:	371c      	adds	r7, #28
 800207a:	46bd      	mov	sp, r7
 800207c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002080:	4770      	bx	lr

08002082 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002082:	b480      	push	{r7}
 8002084:	b087      	sub	sp, #28
 8002086:	af00      	add	r7, sp, #0
 8002088:	60f8      	str	r0, [r7, #12]
 800208a:	60b9      	str	r1, [r7, #8]
 800208c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	3360      	adds	r3, #96	; 0x60
 8002092:	461a      	mov	r2, r3
 8002094:	68bb      	ldr	r3, [r7, #8]
 8002096:	009b      	lsls	r3, r3, #2
 8002098:	4413      	add	r3, r2
 800209a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800209c:	697b      	ldr	r3, [r7, #20]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	431a      	orrs	r2, r3
 80020a8:	697b      	ldr	r3, [r7, #20]
 80020aa:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80020ac:	bf00      	nop
 80020ae:	371c      	adds	r7, #28
 80020b0:	46bd      	mov	sp, r7
 80020b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b6:	4770      	bx	lr

080020b8 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80020b8:	b480      	push	{r7}
 80020ba:	b087      	sub	sp, #28
 80020bc:	af00      	add	r7, sp, #0
 80020be:	60f8      	str	r0, [r7, #12]
 80020c0:	60b9      	str	r1, [r7, #8]
 80020c2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	3360      	adds	r3, #96	; 0x60
 80020c8:	461a      	mov	r2, r3
 80020ca:	68bb      	ldr	r3, [r7, #8]
 80020cc:	009b      	lsls	r3, r3, #2
 80020ce:	4413      	add	r3, r2
 80020d0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80020d2:	697b      	ldr	r3, [r7, #20]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	431a      	orrs	r2, r3
 80020de:	697b      	ldr	r3, [r7, #20]
 80020e0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80020e2:	bf00      	nop
 80020e4:	371c      	adds	r7, #28
 80020e6:	46bd      	mov	sp, r7
 80020e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ec:	4770      	bx	lr

080020ee <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80020ee:	b480      	push	{r7}
 80020f0:	b083      	sub	sp, #12
 80020f2:	af00      	add	r7, sp, #0
 80020f4:	6078      	str	r0, [r7, #4]
 80020f6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	695b      	ldr	r3, [r3, #20]
 80020fc:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	431a      	orrs	r2, r3
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	615a      	str	r2, [r3, #20]
}
 8002108:	bf00      	nop
 800210a:	370c      	adds	r7, #12
 800210c:	46bd      	mov	sp, r7
 800210e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002112:	4770      	bx	lr

08002114 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002114:	b480      	push	{r7}
 8002116:	b083      	sub	sp, #12
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	68db      	ldr	r3, [r3, #12]
 8002120:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002124:	2b00      	cmp	r3, #0
 8002126:	d101      	bne.n	800212c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002128:	2301      	movs	r3, #1
 800212a:	e000      	b.n	800212e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800212c:	2300      	movs	r3, #0
}
 800212e:	4618      	mov	r0, r3
 8002130:	370c      	adds	r7, #12
 8002132:	46bd      	mov	sp, r7
 8002134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002138:	4770      	bx	lr

0800213a <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800213a:	b480      	push	{r7}
 800213c:	b087      	sub	sp, #28
 800213e:	af00      	add	r7, sp, #0
 8002140:	60f8      	str	r0, [r7, #12]
 8002142:	60b9      	str	r1, [r7, #8]
 8002144:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	3330      	adds	r3, #48	; 0x30
 800214a:	461a      	mov	r2, r3
 800214c:	68bb      	ldr	r3, [r7, #8]
 800214e:	0a1b      	lsrs	r3, r3, #8
 8002150:	009b      	lsls	r3, r3, #2
 8002152:	f003 030c 	and.w	r3, r3, #12
 8002156:	4413      	add	r3, r2
 8002158:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800215a:	697b      	ldr	r3, [r7, #20]
 800215c:	681a      	ldr	r2, [r3, #0]
 800215e:	68bb      	ldr	r3, [r7, #8]
 8002160:	f003 031f 	and.w	r3, r3, #31
 8002164:	211f      	movs	r1, #31
 8002166:	fa01 f303 	lsl.w	r3, r1, r3
 800216a:	43db      	mvns	r3, r3
 800216c:	401a      	ands	r2, r3
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	0e9b      	lsrs	r3, r3, #26
 8002172:	f003 011f 	and.w	r1, r3, #31
 8002176:	68bb      	ldr	r3, [r7, #8]
 8002178:	f003 031f 	and.w	r3, r3, #31
 800217c:	fa01 f303 	lsl.w	r3, r1, r3
 8002180:	431a      	orrs	r2, r3
 8002182:	697b      	ldr	r3, [r7, #20]
 8002184:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002186:	bf00      	nop
 8002188:	371c      	adds	r7, #28
 800218a:	46bd      	mov	sp, r7
 800218c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002190:	4770      	bx	lr

08002192 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002192:	b480      	push	{r7}
 8002194:	b083      	sub	sp, #12
 8002196:	af00      	add	r7, sp, #0
 8002198:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800219e:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d101      	bne.n	80021aa <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80021a6:	2301      	movs	r3, #1
 80021a8:	e000      	b.n	80021ac <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80021aa:	2300      	movs	r3, #0
}
 80021ac:	4618      	mov	r0, r3
 80021ae:	370c      	adds	r7, #12
 80021b0:	46bd      	mov	sp, r7
 80021b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b6:	4770      	bx	lr

080021b8 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80021b8:	b480      	push	{r7}
 80021ba:	b087      	sub	sp, #28
 80021bc:	af00      	add	r7, sp, #0
 80021be:	60f8      	str	r0, [r7, #12]
 80021c0:	60b9      	str	r1, [r7, #8]
 80021c2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	3314      	adds	r3, #20
 80021c8:	461a      	mov	r2, r3
 80021ca:	68bb      	ldr	r3, [r7, #8]
 80021cc:	0e5b      	lsrs	r3, r3, #25
 80021ce:	009b      	lsls	r3, r3, #2
 80021d0:	f003 0304 	and.w	r3, r3, #4
 80021d4:	4413      	add	r3, r2
 80021d6:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80021d8:	697b      	ldr	r3, [r7, #20]
 80021da:	681a      	ldr	r2, [r3, #0]
 80021dc:	68bb      	ldr	r3, [r7, #8]
 80021de:	0d1b      	lsrs	r3, r3, #20
 80021e0:	f003 031f 	and.w	r3, r3, #31
 80021e4:	2107      	movs	r1, #7
 80021e6:	fa01 f303 	lsl.w	r3, r1, r3
 80021ea:	43db      	mvns	r3, r3
 80021ec:	401a      	ands	r2, r3
 80021ee:	68bb      	ldr	r3, [r7, #8]
 80021f0:	0d1b      	lsrs	r3, r3, #20
 80021f2:	f003 031f 	and.w	r3, r3, #31
 80021f6:	6879      	ldr	r1, [r7, #4]
 80021f8:	fa01 f303 	lsl.w	r3, r1, r3
 80021fc:	431a      	orrs	r2, r3
 80021fe:	697b      	ldr	r3, [r7, #20]
 8002200:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002202:	bf00      	nop
 8002204:	371c      	adds	r7, #28
 8002206:	46bd      	mov	sp, r7
 8002208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220c:	4770      	bx	lr
	...

08002210 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002210:	b480      	push	{r7}
 8002212:	b085      	sub	sp, #20
 8002214:	af00      	add	r7, sp, #0
 8002216:	60f8      	str	r0, [r7, #12]
 8002218:	60b9      	str	r1, [r7, #8]
 800221a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002222:	68bb      	ldr	r3, [r7, #8]
 8002224:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002228:	43db      	mvns	r3, r3
 800222a:	401a      	ands	r2, r3
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	f003 0318 	and.w	r3, r3, #24
 8002232:	4908      	ldr	r1, [pc, #32]	; (8002254 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002234:	40d9      	lsrs	r1, r3
 8002236:	68bb      	ldr	r3, [r7, #8]
 8002238:	400b      	ands	r3, r1
 800223a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800223e:	431a      	orrs	r2, r3
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002246:	bf00      	nop
 8002248:	3714      	adds	r7, #20
 800224a:	46bd      	mov	sp, r7
 800224c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002250:	4770      	bx	lr
 8002252:	bf00      	nop
 8002254:	0007ffff 	.word	0x0007ffff

08002258 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002258:	b480      	push	{r7}
 800225a:	b083      	sub	sp, #12
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	689b      	ldr	r3, [r3, #8]
 8002264:	f003 031f 	and.w	r3, r3, #31
}
 8002268:	4618      	mov	r0, r3
 800226a:	370c      	adds	r7, #12
 800226c:	46bd      	mov	sp, r7
 800226e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002272:	4770      	bx	lr

08002274 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002274:	b480      	push	{r7}
 8002276:	b083      	sub	sp, #12
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	689b      	ldr	r3, [r3, #8]
 8002280:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8002284:	4618      	mov	r0, r3
 8002286:	370c      	adds	r7, #12
 8002288:	46bd      	mov	sp, r7
 800228a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228e:	4770      	bx	lr

08002290 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002290:	b480      	push	{r7}
 8002292:	b083      	sub	sp, #12
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	689b      	ldr	r3, [r3, #8]
 800229c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80022a0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80022a4:	687a      	ldr	r2, [r7, #4]
 80022a6:	6093      	str	r3, [r2, #8]
}
 80022a8:	bf00      	nop
 80022aa:	370c      	adds	r7, #12
 80022ac:	46bd      	mov	sp, r7
 80022ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b2:	4770      	bx	lr

080022b4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80022b4:	b480      	push	{r7}
 80022b6:	b083      	sub	sp, #12
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	689b      	ldr	r3, [r3, #8]
 80022c0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80022c4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80022c8:	d101      	bne.n	80022ce <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80022ca:	2301      	movs	r3, #1
 80022cc:	e000      	b.n	80022d0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80022ce:	2300      	movs	r3, #0
}
 80022d0:	4618      	mov	r0, r3
 80022d2:	370c      	adds	r7, #12
 80022d4:	46bd      	mov	sp, r7
 80022d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022da:	4770      	bx	lr

080022dc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80022dc:	b480      	push	{r7}
 80022de:	b083      	sub	sp, #12
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	689b      	ldr	r3, [r3, #8]
 80022e8:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80022ec:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80022f0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80022f8:	bf00      	nop
 80022fa:	370c      	adds	r7, #12
 80022fc:	46bd      	mov	sp, r7
 80022fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002302:	4770      	bx	lr

08002304 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002304:	b480      	push	{r7}
 8002306:	b083      	sub	sp, #12
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	689b      	ldr	r3, [r3, #8]
 8002310:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002314:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002318:	d101      	bne.n	800231e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800231a:	2301      	movs	r3, #1
 800231c:	e000      	b.n	8002320 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800231e:	2300      	movs	r3, #0
}
 8002320:	4618      	mov	r0, r3
 8002322:	370c      	adds	r7, #12
 8002324:	46bd      	mov	sp, r7
 8002326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232a:	4770      	bx	lr

0800232c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800232c:	b480      	push	{r7}
 800232e:	b083      	sub	sp, #12
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	689b      	ldr	r3, [r3, #8]
 8002338:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800233c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002340:	f043 0201 	orr.w	r2, r3, #1
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002348:	bf00      	nop
 800234a:	370c      	adds	r7, #12
 800234c:	46bd      	mov	sp, r7
 800234e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002352:	4770      	bx	lr

08002354 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002354:	b480      	push	{r7}
 8002356:	b083      	sub	sp, #12
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	689b      	ldr	r3, [r3, #8]
 8002360:	f003 0301 	and.w	r3, r3, #1
 8002364:	2b01      	cmp	r3, #1
 8002366:	d101      	bne.n	800236c <LL_ADC_IsEnabled+0x18>
 8002368:	2301      	movs	r3, #1
 800236a:	e000      	b.n	800236e <LL_ADC_IsEnabled+0x1a>
 800236c:	2300      	movs	r3, #0
}
 800236e:	4618      	mov	r0, r3
 8002370:	370c      	adds	r7, #12
 8002372:	46bd      	mov	sp, r7
 8002374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002378:	4770      	bx	lr

0800237a <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800237a:	b480      	push	{r7}
 800237c:	b083      	sub	sp, #12
 800237e:	af00      	add	r7, sp, #0
 8002380:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	689b      	ldr	r3, [r3, #8]
 8002386:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800238a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800238e:	f043 0204 	orr.w	r2, r3, #4
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002396:	bf00      	nop
 8002398:	370c      	adds	r7, #12
 800239a:	46bd      	mov	sp, r7
 800239c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a0:	4770      	bx	lr

080023a2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80023a2:	b480      	push	{r7}
 80023a4:	b083      	sub	sp, #12
 80023a6:	af00      	add	r7, sp, #0
 80023a8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	689b      	ldr	r3, [r3, #8]
 80023ae:	f003 0304 	and.w	r3, r3, #4
 80023b2:	2b04      	cmp	r3, #4
 80023b4:	d101      	bne.n	80023ba <LL_ADC_REG_IsConversionOngoing+0x18>
 80023b6:	2301      	movs	r3, #1
 80023b8:	e000      	b.n	80023bc <LL_ADC_REG_IsConversionOngoing+0x1a>
 80023ba:	2300      	movs	r3, #0
}
 80023bc:	4618      	mov	r0, r3
 80023be:	370c      	adds	r7, #12
 80023c0:	46bd      	mov	sp, r7
 80023c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c6:	4770      	bx	lr

080023c8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80023c8:	b480      	push	{r7}
 80023ca:	b083      	sub	sp, #12
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	689b      	ldr	r3, [r3, #8]
 80023d4:	f003 0308 	and.w	r3, r3, #8
 80023d8:	2b08      	cmp	r3, #8
 80023da:	d101      	bne.n	80023e0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80023dc:	2301      	movs	r3, #1
 80023de:	e000      	b.n	80023e2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80023e0:	2300      	movs	r3, #0
}
 80023e2:	4618      	mov	r0, r3
 80023e4:	370c      	adds	r7, #12
 80023e6:	46bd      	mov	sp, r7
 80023e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ec:	4770      	bx	lr
	...

080023f0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80023f0:	b590      	push	{r4, r7, lr}
 80023f2:	b089      	sub	sp, #36	; 0x24
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023f8:	2300      	movs	r3, #0
 80023fa:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80023fc:	2300      	movs	r3, #0
 80023fe:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d101      	bne.n	800240a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002406:	2301      	movs	r3, #1
 8002408:	e1a9      	b.n	800275e <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	695b      	ldr	r3, [r3, #20]
 800240e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002414:	2b00      	cmp	r3, #0
 8002416:	d109      	bne.n	800242c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002418:	6878      	ldr	r0, [r7, #4]
 800241a:	f7ff f9cb 	bl	80017b4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2200      	movs	r2, #0
 8002422:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2200      	movs	r2, #0
 8002428:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4618      	mov	r0, r3
 8002432:	f7ff ff3f 	bl	80022b4 <LL_ADC_IsDeepPowerDownEnabled>
 8002436:	4603      	mov	r3, r0
 8002438:	2b00      	cmp	r3, #0
 800243a:	d004      	beq.n	8002446 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	4618      	mov	r0, r3
 8002442:	f7ff ff25 	bl	8002290 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4618      	mov	r0, r3
 800244c:	f7ff ff5a 	bl	8002304 <LL_ADC_IsInternalRegulatorEnabled>
 8002450:	4603      	mov	r3, r0
 8002452:	2b00      	cmp	r3, #0
 8002454:	d115      	bne.n	8002482 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4618      	mov	r0, r3
 800245c:	f7ff ff3e 	bl	80022dc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002460:	4b9c      	ldr	r3, [pc, #624]	; (80026d4 <HAL_ADC_Init+0x2e4>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	099b      	lsrs	r3, r3, #6
 8002466:	4a9c      	ldr	r2, [pc, #624]	; (80026d8 <HAL_ADC_Init+0x2e8>)
 8002468:	fba2 2303 	umull	r2, r3, r2, r3
 800246c:	099b      	lsrs	r3, r3, #6
 800246e:	3301      	adds	r3, #1
 8002470:	005b      	lsls	r3, r3, #1
 8002472:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002474:	e002      	b.n	800247c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	3b01      	subs	r3, #1
 800247a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	2b00      	cmp	r3, #0
 8002480:	d1f9      	bne.n	8002476 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4618      	mov	r0, r3
 8002488:	f7ff ff3c 	bl	8002304 <LL_ADC_IsInternalRegulatorEnabled>
 800248c:	4603      	mov	r3, r0
 800248e:	2b00      	cmp	r3, #0
 8002490:	d10d      	bne.n	80024ae <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002496:	f043 0210 	orr.w	r2, r3, #16
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024a2:	f043 0201 	orr.w	r2, r3, #1
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 80024aa:	2301      	movs	r3, #1
 80024ac:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4618      	mov	r0, r3
 80024b4:	f7ff ff75 	bl	80023a2 <LL_ADC_REG_IsConversionOngoing>
 80024b8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024be:	f003 0310 	and.w	r3, r3, #16
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	f040 8142 	bne.w	800274c <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80024c8:	697b      	ldr	r3, [r7, #20]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	f040 813e 	bne.w	800274c <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024d4:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80024d8:	f043 0202 	orr.w	r2, r3, #2
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	4618      	mov	r0, r3
 80024e6:	f7ff ff35 	bl	8002354 <LL_ADC_IsEnabled>
 80024ea:	4603      	mov	r3, r0
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d141      	bne.n	8002574 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80024f8:	d004      	beq.n	8002504 <HAL_ADC_Init+0x114>
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4a77      	ldr	r2, [pc, #476]	; (80026dc <HAL_ADC_Init+0x2ec>)
 8002500:	4293      	cmp	r3, r2
 8002502:	d10f      	bne.n	8002524 <HAL_ADC_Init+0x134>
 8002504:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002508:	f7ff ff24 	bl	8002354 <LL_ADC_IsEnabled>
 800250c:	4604      	mov	r4, r0
 800250e:	4873      	ldr	r0, [pc, #460]	; (80026dc <HAL_ADC_Init+0x2ec>)
 8002510:	f7ff ff20 	bl	8002354 <LL_ADC_IsEnabled>
 8002514:	4603      	mov	r3, r0
 8002516:	4323      	orrs	r3, r4
 8002518:	2b00      	cmp	r3, #0
 800251a:	bf0c      	ite	eq
 800251c:	2301      	moveq	r3, #1
 800251e:	2300      	movne	r3, #0
 8002520:	b2db      	uxtb	r3, r3
 8002522:	e012      	b.n	800254a <HAL_ADC_Init+0x15a>
 8002524:	486e      	ldr	r0, [pc, #440]	; (80026e0 <HAL_ADC_Init+0x2f0>)
 8002526:	f7ff ff15 	bl	8002354 <LL_ADC_IsEnabled>
 800252a:	4604      	mov	r4, r0
 800252c:	486d      	ldr	r0, [pc, #436]	; (80026e4 <HAL_ADC_Init+0x2f4>)
 800252e:	f7ff ff11 	bl	8002354 <LL_ADC_IsEnabled>
 8002532:	4603      	mov	r3, r0
 8002534:	431c      	orrs	r4, r3
 8002536:	486c      	ldr	r0, [pc, #432]	; (80026e8 <HAL_ADC_Init+0x2f8>)
 8002538:	f7ff ff0c 	bl	8002354 <LL_ADC_IsEnabled>
 800253c:	4603      	mov	r3, r0
 800253e:	4323      	orrs	r3, r4
 8002540:	2b00      	cmp	r3, #0
 8002542:	bf0c      	ite	eq
 8002544:	2301      	moveq	r3, #1
 8002546:	2300      	movne	r3, #0
 8002548:	b2db      	uxtb	r3, r3
 800254a:	2b00      	cmp	r3, #0
 800254c:	d012      	beq.n	8002574 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002556:	d004      	beq.n	8002562 <HAL_ADC_Init+0x172>
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a5f      	ldr	r2, [pc, #380]	; (80026dc <HAL_ADC_Init+0x2ec>)
 800255e:	4293      	cmp	r3, r2
 8002560:	d101      	bne.n	8002566 <HAL_ADC_Init+0x176>
 8002562:	4a62      	ldr	r2, [pc, #392]	; (80026ec <HAL_ADC_Init+0x2fc>)
 8002564:	e000      	b.n	8002568 <HAL_ADC_Init+0x178>
 8002566:	4a62      	ldr	r2, [pc, #392]	; (80026f0 <HAL_ADC_Init+0x300>)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	4619      	mov	r1, r3
 800256e:	4610      	mov	r0, r2
 8002570:	f7ff fcfe 	bl	8001f70 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	7f5b      	ldrb	r3, [r3, #29]
 8002578:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800257e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002584:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800258a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002592:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002594:	4313      	orrs	r3, r2
 8002596:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800259e:	2b01      	cmp	r3, #1
 80025a0:	d106      	bne.n	80025b0 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025a6:	3b01      	subs	r3, #1
 80025a8:	045b      	lsls	r3, r3, #17
 80025aa:	69ba      	ldr	r2, [r7, #24]
 80025ac:	4313      	orrs	r3, r2
 80025ae:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d009      	beq.n	80025cc <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025bc:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025c4:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80025c6:	69ba      	ldr	r2, [r7, #24]
 80025c8:	4313      	orrs	r3, r2
 80025ca:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	68da      	ldr	r2, [r3, #12]
 80025d2:	4b48      	ldr	r3, [pc, #288]	; (80026f4 <HAL_ADC_Init+0x304>)
 80025d4:	4013      	ands	r3, r2
 80025d6:	687a      	ldr	r2, [r7, #4]
 80025d8:	6812      	ldr	r2, [r2, #0]
 80025da:	69b9      	ldr	r1, [r7, #24]
 80025dc:	430b      	orrs	r3, r1
 80025de:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	691b      	ldr	r3, [r3, #16]
 80025e6:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	430a      	orrs	r2, r1
 80025f4:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4618      	mov	r0, r3
 80025fc:	f7ff fee4 	bl	80023c8 <LL_ADC_INJ_IsConversionOngoing>
 8002600:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002602:	697b      	ldr	r3, [r7, #20]
 8002604:	2b00      	cmp	r3, #0
 8002606:	d17f      	bne.n	8002708 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002608:	693b      	ldr	r3, [r7, #16]
 800260a:	2b00      	cmp	r3, #0
 800260c:	d17c      	bne.n	8002708 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002612:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800261a:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800261c:	4313      	orrs	r3, r2
 800261e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	68db      	ldr	r3, [r3, #12]
 8002626:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800262a:	f023 0302 	bic.w	r3, r3, #2
 800262e:	687a      	ldr	r2, [r7, #4]
 8002630:	6812      	ldr	r2, [r2, #0]
 8002632:	69b9      	ldr	r1, [r7, #24]
 8002634:	430b      	orrs	r3, r1
 8002636:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	691b      	ldr	r3, [r3, #16]
 800263c:	2b00      	cmp	r3, #0
 800263e:	d017      	beq.n	8002670 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	691a      	ldr	r2, [r3, #16]
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800264e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002658:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800265c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002660:	687a      	ldr	r2, [r7, #4]
 8002662:	6911      	ldr	r1, [r2, #16]
 8002664:	687a      	ldr	r2, [r7, #4]
 8002666:	6812      	ldr	r2, [r2, #0]
 8002668:	430b      	orrs	r3, r1
 800266a:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 800266e:	e013      	b.n	8002698 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	691a      	ldr	r2, [r3, #16]
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800267e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002688:	687a      	ldr	r2, [r7, #4]
 800268a:	6812      	ldr	r2, [r2, #0]
 800268c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002690:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002694:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800269e:	2b01      	cmp	r3, #1
 80026a0:	d12a      	bne.n	80026f8 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	691b      	ldr	r3, [r3, #16]
 80026a8:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80026ac:	f023 0304 	bic.w	r3, r3, #4
 80026b0:	687a      	ldr	r2, [r7, #4]
 80026b2:	6c51      	ldr	r1, [r2, #68]	; 0x44
 80026b4:	687a      	ldr	r2, [r7, #4]
 80026b6:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80026b8:	4311      	orrs	r1, r2
 80026ba:	687a      	ldr	r2, [r7, #4]
 80026bc:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80026be:	4311      	orrs	r1, r2
 80026c0:	687a      	ldr	r2, [r7, #4]
 80026c2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80026c4:	430a      	orrs	r2, r1
 80026c6:	431a      	orrs	r2, r3
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f042 0201 	orr.w	r2, r2, #1
 80026d0:	611a      	str	r2, [r3, #16]
 80026d2:	e019      	b.n	8002708 <HAL_ADC_Init+0x318>
 80026d4:	20000018 	.word	0x20000018
 80026d8:	053e2d63 	.word	0x053e2d63
 80026dc:	50000100 	.word	0x50000100
 80026e0:	50000400 	.word	0x50000400
 80026e4:	50000500 	.word	0x50000500
 80026e8:	50000600 	.word	0x50000600
 80026ec:	50000300 	.word	0x50000300
 80026f0:	50000700 	.word	0x50000700
 80026f4:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	691a      	ldr	r2, [r3, #16]
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f022 0201 	bic.w	r2, r2, #1
 8002706:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	695b      	ldr	r3, [r3, #20]
 800270c:	2b01      	cmp	r3, #1
 800270e:	d10c      	bne.n	800272a <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002716:	f023 010f 	bic.w	r1, r3, #15
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6a1b      	ldr	r3, [r3, #32]
 800271e:	1e5a      	subs	r2, r3, #1
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	430a      	orrs	r2, r1
 8002726:	631a      	str	r2, [r3, #48]	; 0x30
 8002728:	e007      	b.n	800273a <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f022 020f 	bic.w	r2, r2, #15
 8002738:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800273e:	f023 0303 	bic.w	r3, r3, #3
 8002742:	f043 0201 	orr.w	r2, r3, #1
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	65da      	str	r2, [r3, #92]	; 0x5c
 800274a:	e007      	b.n	800275c <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002750:	f043 0210 	orr.w	r2, r3, #16
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002758:	2301      	movs	r3, #1
 800275a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800275c:	7ffb      	ldrb	r3, [r7, #31]
}
 800275e:	4618      	mov	r0, r3
 8002760:	3724      	adds	r7, #36	; 0x24
 8002762:	46bd      	mov	sp, r7
 8002764:	bd90      	pop	{r4, r7, pc}
 8002766:	bf00      	nop

08002768 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b086      	sub	sp, #24
 800276c:	af00      	add	r7, sp, #0
 800276e:	60f8      	str	r0, [r7, #12]
 8002770:	60b9      	str	r1, [r7, #8]
 8002772:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800277c:	d004      	beq.n	8002788 <HAL_ADC_Start_DMA+0x20>
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	4a5a      	ldr	r2, [pc, #360]	; (80028ec <HAL_ADC_Start_DMA+0x184>)
 8002784:	4293      	cmp	r3, r2
 8002786:	d101      	bne.n	800278c <HAL_ADC_Start_DMA+0x24>
 8002788:	4b59      	ldr	r3, [pc, #356]	; (80028f0 <HAL_ADC_Start_DMA+0x188>)
 800278a:	e000      	b.n	800278e <HAL_ADC_Start_DMA+0x26>
 800278c:	4b59      	ldr	r3, [pc, #356]	; (80028f4 <HAL_ADC_Start_DMA+0x18c>)
 800278e:	4618      	mov	r0, r3
 8002790:	f7ff fd62 	bl	8002258 <LL_ADC_GetMultimode>
 8002794:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	4618      	mov	r0, r3
 800279c:	f7ff fe01 	bl	80023a2 <LL_ADC_REG_IsConversionOngoing>
 80027a0:	4603      	mov	r3, r0
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	f040 809b 	bne.w	80028de <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80027ae:	2b01      	cmp	r3, #1
 80027b0:	d101      	bne.n	80027b6 <HAL_ADC_Start_DMA+0x4e>
 80027b2:	2302      	movs	r3, #2
 80027b4:	e096      	b.n	80028e4 <HAL_ADC_Start_DMA+0x17c>
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	2201      	movs	r2, #1
 80027ba:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	4a4d      	ldr	r2, [pc, #308]	; (80028f8 <HAL_ADC_Start_DMA+0x190>)
 80027c4:	4293      	cmp	r3, r2
 80027c6:	d008      	beq.n	80027da <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80027c8:	693b      	ldr	r3, [r7, #16]
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d005      	beq.n	80027da <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80027ce:	693b      	ldr	r3, [r7, #16]
 80027d0:	2b05      	cmp	r3, #5
 80027d2:	d002      	beq.n	80027da <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80027d4:	693b      	ldr	r3, [r7, #16]
 80027d6:	2b09      	cmp	r3, #9
 80027d8:	d17a      	bne.n	80028d0 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80027da:	68f8      	ldr	r0, [r7, #12]
 80027dc:	f000 ff60 	bl	80036a0 <ADC_Enable>
 80027e0:	4603      	mov	r3, r0
 80027e2:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80027e4:	7dfb      	ldrb	r3, [r7, #23]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d16d      	bne.n	80028c6 <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027ee:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80027f2:	f023 0301 	bic.w	r3, r3, #1
 80027f6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4a3a      	ldr	r2, [pc, #232]	; (80028ec <HAL_ADC_Start_DMA+0x184>)
 8002804:	4293      	cmp	r3, r2
 8002806:	d009      	beq.n	800281c <HAL_ADC_Start_DMA+0xb4>
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a3b      	ldr	r2, [pc, #236]	; (80028fc <HAL_ADC_Start_DMA+0x194>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d002      	beq.n	8002818 <HAL_ADC_Start_DMA+0xb0>
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	e003      	b.n	8002820 <HAL_ADC_Start_DMA+0xb8>
 8002818:	4b39      	ldr	r3, [pc, #228]	; (8002900 <HAL_ADC_Start_DMA+0x198>)
 800281a:	e001      	b.n	8002820 <HAL_ADC_Start_DMA+0xb8>
 800281c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002820:	68fa      	ldr	r2, [r7, #12]
 8002822:	6812      	ldr	r2, [r2, #0]
 8002824:	4293      	cmp	r3, r2
 8002826:	d002      	beq.n	800282e <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002828:	693b      	ldr	r3, [r7, #16]
 800282a:	2b00      	cmp	r3, #0
 800282c:	d105      	bne.n	800283a <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002832:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800283e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002842:	2b00      	cmp	r3, #0
 8002844:	d006      	beq.n	8002854 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800284a:	f023 0206 	bic.w	r2, r3, #6
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	661a      	str	r2, [r3, #96]	; 0x60
 8002852:	e002      	b.n	800285a <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	2200      	movs	r2, #0
 8002858:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800285e:	4a29      	ldr	r2, [pc, #164]	; (8002904 <HAL_ADC_Start_DMA+0x19c>)
 8002860:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002866:	4a28      	ldr	r2, [pc, #160]	; (8002908 <HAL_ADC_Start_DMA+0x1a0>)
 8002868:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800286e:	4a27      	ldr	r2, [pc, #156]	; (800290c <HAL_ADC_Start_DMA+0x1a4>)
 8002870:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	221c      	movs	r2, #28
 8002878:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	2200      	movs	r2, #0
 800287e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	685a      	ldr	r2, [r3, #4]
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f042 0210 	orr.w	r2, r2, #16
 8002890:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	68da      	ldr	r2, [r3, #12]
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f042 0201 	orr.w	r2, r2, #1
 80028a0:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	6d58      	ldr	r0, [r3, #84]	; 0x54
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	3340      	adds	r3, #64	; 0x40
 80028ac:	4619      	mov	r1, r3
 80028ae:	68ba      	ldr	r2, [r7, #8]
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	f001 fb37 	bl	8003f24 <HAL_DMA_Start_IT>
 80028b6:	4603      	mov	r3, r0
 80028b8:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4618      	mov	r0, r3
 80028c0:	f7ff fd5b 	bl	800237a <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80028c4:	e00d      	b.n	80028e2 <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	2200      	movs	r2, #0
 80028ca:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 80028ce:	e008      	b.n	80028e2 <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 80028d0:	2301      	movs	r3, #1
 80028d2:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	2200      	movs	r2, #0
 80028d8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 80028dc:	e001      	b.n	80028e2 <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80028de:	2302      	movs	r3, #2
 80028e0:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80028e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80028e4:	4618      	mov	r0, r3
 80028e6:	3718      	adds	r7, #24
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bd80      	pop	{r7, pc}
 80028ec:	50000100 	.word	0x50000100
 80028f0:	50000300 	.word	0x50000300
 80028f4:	50000700 	.word	0x50000700
 80028f8:	50000600 	.word	0x50000600
 80028fc:	50000500 	.word	0x50000500
 8002900:	50000400 	.word	0x50000400
 8002904:	080037cd 	.word	0x080037cd
 8002908:	080038a5 	.word	0x080038a5
 800290c:	080038c1 	.word	0x080038c1

08002910 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b08a      	sub	sp, #40	; 0x28
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8002918:	2300      	movs	r3, #0
 800291a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002934:	d004      	beq.n	8002940 <HAL_ADC_IRQHandler+0x30>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	4a8e      	ldr	r2, [pc, #568]	; (8002b74 <HAL_ADC_IRQHandler+0x264>)
 800293c:	4293      	cmp	r3, r2
 800293e:	d101      	bne.n	8002944 <HAL_ADC_IRQHandler+0x34>
 8002940:	4b8d      	ldr	r3, [pc, #564]	; (8002b78 <HAL_ADC_IRQHandler+0x268>)
 8002942:	e000      	b.n	8002946 <HAL_ADC_IRQHandler+0x36>
 8002944:	4b8d      	ldr	r3, [pc, #564]	; (8002b7c <HAL_ADC_IRQHandler+0x26c>)
 8002946:	4618      	mov	r0, r3
 8002948:	f7ff fc86 	bl	8002258 <LL_ADC_GetMultimode>
 800294c:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 800294e:	69fb      	ldr	r3, [r7, #28]
 8002950:	f003 0302 	and.w	r3, r3, #2
 8002954:	2b00      	cmp	r3, #0
 8002956:	d017      	beq.n	8002988 <HAL_ADC_IRQHandler+0x78>
 8002958:	69bb      	ldr	r3, [r7, #24]
 800295a:	f003 0302 	and.w	r3, r3, #2
 800295e:	2b00      	cmp	r3, #0
 8002960:	d012      	beq.n	8002988 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002966:	f003 0310 	and.w	r3, r3, #16
 800296a:	2b00      	cmp	r3, #0
 800296c:	d105      	bne.n	800297a <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002972:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	65da      	str	r2, [r3, #92]	; 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800297a:	6878      	ldr	r0, [r7, #4]
 800297c:	f001 f808 	bl	8003990 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	2202      	movs	r2, #2
 8002986:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002988:	69fb      	ldr	r3, [r7, #28]
 800298a:	f003 0304 	and.w	r3, r3, #4
 800298e:	2b00      	cmp	r3, #0
 8002990:	d004      	beq.n	800299c <HAL_ADC_IRQHandler+0x8c>
 8002992:	69bb      	ldr	r3, [r7, #24]
 8002994:	f003 0304 	and.w	r3, r3, #4
 8002998:	2b00      	cmp	r3, #0
 800299a:	d10b      	bne.n	80029b4 <HAL_ADC_IRQHandler+0xa4>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800299c:	69fb      	ldr	r3, [r7, #28]
 800299e:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	f000 8094 	beq.w	8002ad0 <HAL_ADC_IRQHandler+0x1c0>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80029a8:	69bb      	ldr	r3, [r7, #24]
 80029aa:	f003 0308 	and.w	r3, r3, #8
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	f000 808e 	beq.w	8002ad0 <HAL_ADC_IRQHandler+0x1c0>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029b8:	f003 0310 	and.w	r3, r3, #16
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d105      	bne.n	80029cc <HAL_ADC_IRQHandler+0xbc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029c4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4618      	mov	r0, r3
 80029d2:	f7ff fb9f 	bl	8002114 <LL_ADC_REG_IsTriggerSourceSWStart>
 80029d6:	4603      	mov	r3, r0
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d072      	beq.n	8002ac2 <HAL_ADC_IRQHandler+0x1b2>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4a64      	ldr	r2, [pc, #400]	; (8002b74 <HAL_ADC_IRQHandler+0x264>)
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d009      	beq.n	80029fa <HAL_ADC_IRQHandler+0xea>
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	4a65      	ldr	r2, [pc, #404]	; (8002b80 <HAL_ADC_IRQHandler+0x270>)
 80029ec:	4293      	cmp	r3, r2
 80029ee:	d002      	beq.n	80029f6 <HAL_ADC_IRQHandler+0xe6>
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	e003      	b.n	80029fe <HAL_ADC_IRQHandler+0xee>
 80029f6:	4b63      	ldr	r3, [pc, #396]	; (8002b84 <HAL_ADC_IRQHandler+0x274>)
 80029f8:	e001      	b.n	80029fe <HAL_ADC_IRQHandler+0xee>
 80029fa:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80029fe:	687a      	ldr	r2, [r7, #4]
 8002a00:	6812      	ldr	r2, [r2, #0]
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d008      	beq.n	8002a18 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002a06:	697b      	ldr	r3, [r7, #20]
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d005      	beq.n	8002a18 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002a0c:	697b      	ldr	r3, [r7, #20]
 8002a0e:	2b05      	cmp	r3, #5
 8002a10:	d002      	beq.n	8002a18 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002a12:	697b      	ldr	r3, [r7, #20]
 8002a14:	2b09      	cmp	r3, #9
 8002a16:	d104      	bne.n	8002a22 <HAL_ADC_IRQHandler+0x112>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	68db      	ldr	r3, [r3, #12]
 8002a1e:	623b      	str	r3, [r7, #32]
 8002a20:	e014      	b.n	8002a4c <HAL_ADC_IRQHandler+0x13c>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	4a53      	ldr	r2, [pc, #332]	; (8002b74 <HAL_ADC_IRQHandler+0x264>)
 8002a28:	4293      	cmp	r3, r2
 8002a2a:	d009      	beq.n	8002a40 <HAL_ADC_IRQHandler+0x130>
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4a53      	ldr	r2, [pc, #332]	; (8002b80 <HAL_ADC_IRQHandler+0x270>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d002      	beq.n	8002a3c <HAL_ADC_IRQHandler+0x12c>
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	e003      	b.n	8002a44 <HAL_ADC_IRQHandler+0x134>
 8002a3c:	4b51      	ldr	r3, [pc, #324]	; (8002b84 <HAL_ADC_IRQHandler+0x274>)
 8002a3e:	e001      	b.n	8002a44 <HAL_ADC_IRQHandler+0x134>
 8002a40:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002a44:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002a46:	693b      	ldr	r3, [r7, #16]
 8002a48:	68db      	ldr	r3, [r3, #12]
 8002a4a:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8002a4c:	6a3b      	ldr	r3, [r7, #32]
 8002a4e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d135      	bne.n	8002ac2 <HAL_ADC_IRQHandler+0x1b2>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f003 0308 	and.w	r3, r3, #8
 8002a60:	2b08      	cmp	r3, #8
 8002a62:	d12e      	bne.n	8002ac2 <HAL_ADC_IRQHandler+0x1b2>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4618      	mov	r0, r3
 8002a6a:	f7ff fc9a 	bl	80023a2 <LL_ADC_REG_IsConversionOngoing>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d11a      	bne.n	8002aaa <HAL_ADC_IRQHandler+0x19a>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	685a      	ldr	r2, [r3, #4]
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f022 020c 	bic.w	r2, r2, #12
 8002a82:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a88:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	65da      	str	r2, [r3, #92]	; 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a94:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d112      	bne.n	8002ac2 <HAL_ADC_IRQHandler+0x1b2>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002aa0:	f043 0201 	orr.w	r2, r3, #1
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	65da      	str	r2, [r3, #92]	; 0x5c
 8002aa8:	e00b      	b.n	8002ac2 <HAL_ADC_IRQHandler+0x1b2>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002aae:	f043 0210 	orr.w	r2, r3, #16
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	65da      	str	r2, [r3, #92]	; 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002aba:	f043 0201 	orr.w	r2, r3, #1
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	661a      	str	r2, [r3, #96]	; 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002ac2:	6878      	ldr	r0, [r7, #4]
 8002ac4:	f000 f984 	bl	8002dd0 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	220c      	movs	r2, #12
 8002ace:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002ad0:	69fb      	ldr	r3, [r7, #28]
 8002ad2:	f003 0320 	and.w	r3, r3, #32
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d004      	beq.n	8002ae4 <HAL_ADC_IRQHandler+0x1d4>
 8002ada:	69bb      	ldr	r3, [r7, #24]
 8002adc:	f003 0320 	and.w	r3, r3, #32
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d10b      	bne.n	8002afc <HAL_ADC_IRQHandler+0x1ec>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002ae4:	69fb      	ldr	r3, [r7, #28]
 8002ae6:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	f000 80b3 	beq.w	8002c56 <HAL_ADC_IRQHandler+0x346>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002af0:	69bb      	ldr	r3, [r7, #24]
 8002af2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	f000 80ad 	beq.w	8002c56 <HAL_ADC_IRQHandler+0x346>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b00:	f003 0310 	and.w	r3, r3, #16
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d105      	bne.n	8002b14 <HAL_ADC_IRQHandler+0x204>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b0c:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4618      	mov	r0, r3
 8002b1a:	f7ff fb3a 	bl	8002192 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8002b1e:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4618      	mov	r0, r3
 8002b26:	f7ff faf5 	bl	8002114 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002b2a:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	4a10      	ldr	r2, [pc, #64]	; (8002b74 <HAL_ADC_IRQHandler+0x264>)
 8002b32:	4293      	cmp	r3, r2
 8002b34:	d009      	beq.n	8002b4a <HAL_ADC_IRQHandler+0x23a>
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	4a11      	ldr	r2, [pc, #68]	; (8002b80 <HAL_ADC_IRQHandler+0x270>)
 8002b3c:	4293      	cmp	r3, r2
 8002b3e:	d002      	beq.n	8002b46 <HAL_ADC_IRQHandler+0x236>
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	e003      	b.n	8002b4e <HAL_ADC_IRQHandler+0x23e>
 8002b46:	4b0f      	ldr	r3, [pc, #60]	; (8002b84 <HAL_ADC_IRQHandler+0x274>)
 8002b48:	e001      	b.n	8002b4e <HAL_ADC_IRQHandler+0x23e>
 8002b4a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002b4e:	687a      	ldr	r2, [r7, #4]
 8002b50:	6812      	ldr	r2, [r2, #0]
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d008      	beq.n	8002b68 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002b56:	697b      	ldr	r3, [r7, #20]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d005      	beq.n	8002b68 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	2b06      	cmp	r3, #6
 8002b60:	d002      	beq.n	8002b68 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8002b62:	697b      	ldr	r3, [r7, #20]
 8002b64:	2b07      	cmp	r3, #7
 8002b66:	d10f      	bne.n	8002b88 <HAL_ADC_IRQHandler+0x278>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	68db      	ldr	r3, [r3, #12]
 8002b6e:	623b      	str	r3, [r7, #32]
 8002b70:	e01f      	b.n	8002bb2 <HAL_ADC_IRQHandler+0x2a2>
 8002b72:	bf00      	nop
 8002b74:	50000100 	.word	0x50000100
 8002b78:	50000300 	.word	0x50000300
 8002b7c:	50000700 	.word	0x50000700
 8002b80:	50000500 	.word	0x50000500
 8002b84:	50000400 	.word	0x50000400
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	4a8b      	ldr	r2, [pc, #556]	; (8002dbc <HAL_ADC_IRQHandler+0x4ac>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d009      	beq.n	8002ba6 <HAL_ADC_IRQHandler+0x296>
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4a8a      	ldr	r2, [pc, #552]	; (8002dc0 <HAL_ADC_IRQHandler+0x4b0>)
 8002b98:	4293      	cmp	r3, r2
 8002b9a:	d002      	beq.n	8002ba2 <HAL_ADC_IRQHandler+0x292>
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	e003      	b.n	8002baa <HAL_ADC_IRQHandler+0x29a>
 8002ba2:	4b88      	ldr	r3, [pc, #544]	; (8002dc4 <HAL_ADC_IRQHandler+0x4b4>)
 8002ba4:	e001      	b.n	8002baa <HAL_ADC_IRQHandler+0x29a>
 8002ba6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002baa:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002bac:	693b      	ldr	r3, [r7, #16]
 8002bae:	68db      	ldr	r3, [r3, #12]
 8002bb0:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d047      	beq.n	8002c48 <HAL_ADC_IRQHandler+0x338>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002bb8:	6a3b      	ldr	r3, [r7, #32]
 8002bba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d007      	beq.n	8002bd2 <HAL_ADC_IRQHandler+0x2c2>
 8002bc2:	68bb      	ldr	r3, [r7, #8]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d03f      	beq.n	8002c48 <HAL_ADC_IRQHandler+0x338>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002bc8:	6a3b      	ldr	r3, [r7, #32]
 8002bca:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d13a      	bne.n	8002c48 <HAL_ADC_IRQHandler+0x338>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bdc:	2b40      	cmp	r3, #64	; 0x40
 8002bde:	d133      	bne.n	8002c48 <HAL_ADC_IRQHandler+0x338>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8002be0:	6a3b      	ldr	r3, [r7, #32]
 8002be2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d12e      	bne.n	8002c48 <HAL_ADC_IRQHandler+0x338>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	4618      	mov	r0, r3
 8002bf0:	f7ff fbea 	bl	80023c8 <LL_ADC_INJ_IsConversionOngoing>
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d11a      	bne.n	8002c30 <HAL_ADC_IRQHandler+0x320>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	685a      	ldr	r2, [r3, #4]
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002c08:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c0e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	65da      	str	r2, [r3, #92]	; 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d112      	bne.n	8002c48 <HAL_ADC_IRQHandler+0x338>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c26:	f043 0201 	orr.w	r2, r3, #1
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	65da      	str	r2, [r3, #92]	; 0x5c
 8002c2e:	e00b      	b.n	8002c48 <HAL_ADC_IRQHandler+0x338>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c34:	f043 0210 	orr.w	r2, r3, #16
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	65da      	str	r2, [r3, #92]	; 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c40:	f043 0201 	orr.w	r2, r3, #1
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	661a      	str	r2, [r3, #96]	; 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002c48:	6878      	ldr	r0, [r7, #4]
 8002c4a:	f000 fe79 	bl	8003940 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	2260      	movs	r2, #96	; 0x60
 8002c54:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8002c56:	69fb      	ldr	r3, [r7, #28]
 8002c58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d011      	beq.n	8002c84 <HAL_ADC_IRQHandler+0x374>
 8002c60:	69bb      	ldr	r3, [r7, #24]
 8002c62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d00c      	beq.n	8002c84 <HAL_ADC_IRQHandler+0x374>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c6e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002c76:	6878      	ldr	r0, [r7, #4]
 8002c78:	f000 f8be 	bl	8002df8 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	2280      	movs	r2, #128	; 0x80
 8002c82:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8002c84:	69fb      	ldr	r3, [r7, #28]
 8002c86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d012      	beq.n	8002cb4 <HAL_ADC_IRQHandler+0x3a4>
 8002c8e:	69bb      	ldr	r3, [r7, #24]
 8002c90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d00d      	beq.n	8002cb4 <HAL_ADC_IRQHandler+0x3a4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c9c:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002ca4:	6878      	ldr	r0, [r7, #4]
 8002ca6:	f000 fe5f 	bl	8003968 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002cb2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002cb4:	69fb      	ldr	r3, [r7, #28]
 8002cb6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d012      	beq.n	8002ce4 <HAL_ADC_IRQHandler+0x3d4>
 8002cbe:	69bb      	ldr	r3, [r7, #24]
 8002cc0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d00d      	beq.n	8002ce4 <HAL_ADC_IRQHandler+0x3d4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ccc:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002cd4:	6878      	ldr	r0, [r7, #4]
 8002cd6:	f000 fe51 	bl	800397c <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002ce2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002ce4:	69fb      	ldr	r3, [r7, #28]
 8002ce6:	f003 0310 	and.w	r3, r3, #16
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d043      	beq.n	8002d76 <HAL_ADC_IRQHandler+0x466>
 8002cee:	69bb      	ldr	r3, [r7, #24]
 8002cf0:	f003 0310 	and.w	r3, r3, #16
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d03e      	beq.n	8002d76 <HAL_ADC_IRQHandler+0x466>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d102      	bne.n	8002d06 <HAL_ADC_IRQHandler+0x3f6>
    {
      overrun_error = 1UL;
 8002d00:	2301      	movs	r3, #1
 8002d02:	627b      	str	r3, [r7, #36]	; 0x24
 8002d04:	e021      	b.n	8002d4a <HAL_ADC_IRQHandler+0x43a>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8002d06:	697b      	ldr	r3, [r7, #20]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d015      	beq.n	8002d38 <HAL_ADC_IRQHandler+0x428>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002d14:	d004      	beq.n	8002d20 <HAL_ADC_IRQHandler+0x410>
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	4a28      	ldr	r2, [pc, #160]	; (8002dbc <HAL_ADC_IRQHandler+0x4ac>)
 8002d1c:	4293      	cmp	r3, r2
 8002d1e:	d101      	bne.n	8002d24 <HAL_ADC_IRQHandler+0x414>
 8002d20:	4b29      	ldr	r3, [pc, #164]	; (8002dc8 <HAL_ADC_IRQHandler+0x4b8>)
 8002d22:	e000      	b.n	8002d26 <HAL_ADC_IRQHandler+0x416>
 8002d24:	4b29      	ldr	r3, [pc, #164]	; (8002dcc <HAL_ADC_IRQHandler+0x4bc>)
 8002d26:	4618      	mov	r0, r3
 8002d28:	f7ff faa4 	bl	8002274 <LL_ADC_GetMultiDMATransfer>
 8002d2c:	4603      	mov	r3, r0
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d00b      	beq.n	8002d4a <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8002d32:	2301      	movs	r3, #1
 8002d34:	627b      	str	r3, [r7, #36]	; 0x24
 8002d36:	e008      	b.n	8002d4a <HAL_ADC_IRQHandler+0x43a>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	68db      	ldr	r3, [r3, #12]
 8002d3e:	f003 0301 	and.w	r3, r3, #1
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d001      	beq.n	8002d4a <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8002d46:	2301      	movs	r3, #1
 8002d48:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8002d4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d4c:	2b01      	cmp	r3, #1
 8002d4e:	d10e      	bne.n	8002d6e <HAL_ADC_IRQHandler+0x45e>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d54:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d60:	f043 0202 	orr.w	r2, r3, #2
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	661a      	str	r2, [r3, #96]	; 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002d68:	6878      	ldr	r0, [r7, #4]
 8002d6a:	f000 f84f 	bl	8002e0c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	2210      	movs	r2, #16
 8002d74:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8002d76:	69fb      	ldr	r3, [r7, #28]
 8002d78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d018      	beq.n	8002db2 <HAL_ADC_IRQHandler+0x4a2>
 8002d80:	69bb      	ldr	r3, [r7, #24]
 8002d82:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d013      	beq.n	8002db2 <HAL_ADC_IRQHandler+0x4a2>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d8e:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d9a:	f043 0208 	orr.w	r2, r3, #8
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	661a      	str	r2, [r3, #96]	; 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002daa:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002dac:	6878      	ldr	r0, [r7, #4]
 8002dae:	f000 fdd1 	bl	8003954 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8002db2:	bf00      	nop
 8002db4:	3728      	adds	r7, #40	; 0x28
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bd80      	pop	{r7, pc}
 8002dba:	bf00      	nop
 8002dbc:	50000100 	.word	0x50000100
 8002dc0:	50000500 	.word	0x50000500
 8002dc4:	50000400 	.word	0x50000400
 8002dc8:	50000300 	.word	0x50000300
 8002dcc:	50000700 	.word	0x50000700

08002dd0 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b083      	sub	sp, #12
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002dd8:	bf00      	nop
 8002dda:	370c      	adds	r7, #12
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de2:	4770      	bx	lr

08002de4 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002de4:	b480      	push	{r7}
 8002de6:	b083      	sub	sp, #12
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002dec:	bf00      	nop
 8002dee:	370c      	adds	r7, #12
 8002df0:	46bd      	mov	sp, r7
 8002df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df6:	4770      	bx	lr

08002df8 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	b083      	sub	sp, #12
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002e00:	bf00      	nop
 8002e02:	370c      	adds	r7, #12
 8002e04:	46bd      	mov	sp, r7
 8002e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0a:	4770      	bx	lr

08002e0c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	b083      	sub	sp, #12
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002e14:	bf00      	nop
 8002e16:	370c      	adds	r7, #12
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1e:	4770      	bx	lr

08002e20 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b0b6      	sub	sp, #216	; 0xd8
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
 8002e28:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002e30:	2300      	movs	r3, #0
 8002e32:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8002e3a:	2b01      	cmp	r3, #1
 8002e3c:	d102      	bne.n	8002e44 <HAL_ADC_ConfigChannel+0x24>
 8002e3e:	2302      	movs	r3, #2
 8002e40:	f000 bc13 	b.w	800366a <HAL_ADC_ConfigChannel+0x84a>
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2201      	movs	r2, #1
 8002e48:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4618      	mov	r0, r3
 8002e52:	f7ff faa6 	bl	80023a2 <LL_ADC_REG_IsConversionOngoing>
 8002e56:	4603      	mov	r3, r0
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	f040 83f3 	bne.w	8003644 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6818      	ldr	r0, [r3, #0]
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	6859      	ldr	r1, [r3, #4]
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	461a      	mov	r2, r3
 8002e6c:	f7ff f965 	bl	800213a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4618      	mov	r0, r3
 8002e76:	f7ff fa94 	bl	80023a2 <LL_ADC_REG_IsConversionOngoing>
 8002e7a:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	4618      	mov	r0, r3
 8002e84:	f7ff faa0 	bl	80023c8 <LL_ADC_INJ_IsConversionOngoing>
 8002e88:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002e8c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	f040 81d9 	bne.w	8003248 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002e96:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	f040 81d4 	bne.w	8003248 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	689b      	ldr	r3, [r3, #8]
 8002ea4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002ea8:	d10f      	bne.n	8002eca <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6818      	ldr	r0, [r3, #0]
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	4619      	mov	r1, r3
 8002eb6:	f7ff f97f 	bl	80021b8 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	f7ff f913 	bl	80020ee <LL_ADC_SetSamplingTimeCommonConfig>
 8002ec8:	e00e      	b.n	8002ee8 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6818      	ldr	r0, [r3, #0]
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	6819      	ldr	r1, [r3, #0]
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	689b      	ldr	r3, [r3, #8]
 8002ed6:	461a      	mov	r2, r3
 8002ed8:	f7ff f96e 	bl	80021b8 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	2100      	movs	r1, #0
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	f7ff f903 	bl	80020ee <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	695a      	ldr	r2, [r3, #20]
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	68db      	ldr	r3, [r3, #12]
 8002ef2:	08db      	lsrs	r3, r3, #3
 8002ef4:	f003 0303 	and.w	r3, r3, #3
 8002ef8:	005b      	lsls	r3, r3, #1
 8002efa:	fa02 f303 	lsl.w	r3, r2, r3
 8002efe:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	691b      	ldr	r3, [r3, #16]
 8002f06:	2b04      	cmp	r3, #4
 8002f08:	d022      	beq.n	8002f50 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6818      	ldr	r0, [r3, #0]
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	6919      	ldr	r1, [r3, #16]
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	681a      	ldr	r2, [r3, #0]
 8002f16:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002f1a:	f7ff f85d 	bl	8001fd8 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6818      	ldr	r0, [r3, #0]
 8002f22:	683b      	ldr	r3, [r7, #0]
 8002f24:	6919      	ldr	r1, [r3, #16]
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	699b      	ldr	r3, [r3, #24]
 8002f2a:	461a      	mov	r2, r3
 8002f2c:	f7ff f8a9 	bl	8002082 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6818      	ldr	r0, [r3, #0]
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002f3c:	2b01      	cmp	r3, #1
 8002f3e:	d102      	bne.n	8002f46 <HAL_ADC_ConfigChannel+0x126>
 8002f40:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002f44:	e000      	b.n	8002f48 <HAL_ADC_ConfigChannel+0x128>
 8002f46:	2300      	movs	r3, #0
 8002f48:	461a      	mov	r2, r3
 8002f4a:	f7ff f8b5 	bl	80020b8 <LL_ADC_SetOffsetSaturation>
 8002f4e:	e17b      	b.n	8003248 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	2100      	movs	r1, #0
 8002f56:	4618      	mov	r0, r3
 8002f58:	f7ff f862 	bl	8002020 <LL_ADC_GetOffsetChannel>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d10a      	bne.n	8002f7c <HAL_ADC_ConfigChannel+0x15c>
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	2100      	movs	r1, #0
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	f7ff f857 	bl	8002020 <LL_ADC_GetOffsetChannel>
 8002f72:	4603      	mov	r3, r0
 8002f74:	0e9b      	lsrs	r3, r3, #26
 8002f76:	f003 021f 	and.w	r2, r3, #31
 8002f7a:	e01e      	b.n	8002fba <HAL_ADC_ConfigChannel+0x19a>
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	2100      	movs	r1, #0
 8002f82:	4618      	mov	r0, r3
 8002f84:	f7ff f84c 	bl	8002020 <LL_ADC_GetOffsetChannel>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f8e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002f92:	fa93 f3a3 	rbit	r3, r3
 8002f96:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002f9a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002f9e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002fa2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d101      	bne.n	8002fae <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8002faa:	2320      	movs	r3, #32
 8002fac:	e004      	b.n	8002fb8 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8002fae:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002fb2:	fab3 f383 	clz	r3, r3
 8002fb6:	b2db      	uxtb	r3, r3
 8002fb8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d105      	bne.n	8002fd2 <HAL_ADC_ConfigChannel+0x1b2>
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	0e9b      	lsrs	r3, r3, #26
 8002fcc:	f003 031f 	and.w	r3, r3, #31
 8002fd0:	e018      	b.n	8003004 <HAL_ADC_ConfigChannel+0x1e4>
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fda:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002fde:	fa93 f3a3 	rbit	r3, r3
 8002fe2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8002fe6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002fea:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8002fee:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d101      	bne.n	8002ffa <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8002ff6:	2320      	movs	r3, #32
 8002ff8:	e004      	b.n	8003004 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8002ffa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002ffe:	fab3 f383 	clz	r3, r3
 8003002:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003004:	429a      	cmp	r2, r3
 8003006:	d106      	bne.n	8003016 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	2200      	movs	r2, #0
 800300e:	2100      	movs	r1, #0
 8003010:	4618      	mov	r0, r3
 8003012:	f7ff f81b 	bl	800204c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	2101      	movs	r1, #1
 800301c:	4618      	mov	r0, r3
 800301e:	f7fe ffff 	bl	8002020 <LL_ADC_GetOffsetChannel>
 8003022:	4603      	mov	r3, r0
 8003024:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003028:	2b00      	cmp	r3, #0
 800302a:	d10a      	bne.n	8003042 <HAL_ADC_ConfigChannel+0x222>
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	2101      	movs	r1, #1
 8003032:	4618      	mov	r0, r3
 8003034:	f7fe fff4 	bl	8002020 <LL_ADC_GetOffsetChannel>
 8003038:	4603      	mov	r3, r0
 800303a:	0e9b      	lsrs	r3, r3, #26
 800303c:	f003 021f 	and.w	r2, r3, #31
 8003040:	e01e      	b.n	8003080 <HAL_ADC_ConfigChannel+0x260>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	2101      	movs	r1, #1
 8003048:	4618      	mov	r0, r3
 800304a:	f7fe ffe9 	bl	8002020 <LL_ADC_GetOffsetChannel>
 800304e:	4603      	mov	r3, r0
 8003050:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003054:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003058:	fa93 f3a3 	rbit	r3, r3
 800305c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8003060:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003064:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8003068:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800306c:	2b00      	cmp	r3, #0
 800306e:	d101      	bne.n	8003074 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8003070:	2320      	movs	r3, #32
 8003072:	e004      	b.n	800307e <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8003074:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003078:	fab3 f383 	clz	r3, r3
 800307c:	b2db      	uxtb	r3, r3
 800307e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003088:	2b00      	cmp	r3, #0
 800308a:	d105      	bne.n	8003098 <HAL_ADC_ConfigChannel+0x278>
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	0e9b      	lsrs	r3, r3, #26
 8003092:	f003 031f 	and.w	r3, r3, #31
 8003096:	e018      	b.n	80030ca <HAL_ADC_ConfigChannel+0x2aa>
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80030a4:	fa93 f3a3 	rbit	r3, r3
 80030a8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 80030ac:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80030b0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 80030b4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d101      	bne.n	80030c0 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 80030bc:	2320      	movs	r3, #32
 80030be:	e004      	b.n	80030ca <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 80030c0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80030c4:	fab3 f383 	clz	r3, r3
 80030c8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80030ca:	429a      	cmp	r2, r3
 80030cc:	d106      	bne.n	80030dc <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	2200      	movs	r2, #0
 80030d4:	2101      	movs	r1, #1
 80030d6:	4618      	mov	r0, r3
 80030d8:	f7fe ffb8 	bl	800204c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	2102      	movs	r1, #2
 80030e2:	4618      	mov	r0, r3
 80030e4:	f7fe ff9c 	bl	8002020 <LL_ADC_GetOffsetChannel>
 80030e8:	4603      	mov	r3, r0
 80030ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d10a      	bne.n	8003108 <HAL_ADC_ConfigChannel+0x2e8>
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	2102      	movs	r1, #2
 80030f8:	4618      	mov	r0, r3
 80030fa:	f7fe ff91 	bl	8002020 <LL_ADC_GetOffsetChannel>
 80030fe:	4603      	mov	r3, r0
 8003100:	0e9b      	lsrs	r3, r3, #26
 8003102:	f003 021f 	and.w	r2, r3, #31
 8003106:	e01e      	b.n	8003146 <HAL_ADC_ConfigChannel+0x326>
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	2102      	movs	r1, #2
 800310e:	4618      	mov	r0, r3
 8003110:	f7fe ff86 	bl	8002020 <LL_ADC_GetOffsetChannel>
 8003114:	4603      	mov	r3, r0
 8003116:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800311a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800311e:	fa93 f3a3 	rbit	r3, r3
 8003122:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8003126:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800312a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 800312e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003132:	2b00      	cmp	r3, #0
 8003134:	d101      	bne.n	800313a <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8003136:	2320      	movs	r3, #32
 8003138:	e004      	b.n	8003144 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 800313a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800313e:	fab3 f383 	clz	r3, r3
 8003142:	b2db      	uxtb	r3, r3
 8003144:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800314e:	2b00      	cmp	r3, #0
 8003150:	d105      	bne.n	800315e <HAL_ADC_ConfigChannel+0x33e>
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	0e9b      	lsrs	r3, r3, #26
 8003158:	f003 031f 	and.w	r3, r3, #31
 800315c:	e016      	b.n	800318c <HAL_ADC_ConfigChannel+0x36c>
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003166:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800316a:	fa93 f3a3 	rbit	r3, r3
 800316e:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8003170:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003172:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8003176:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800317a:	2b00      	cmp	r3, #0
 800317c:	d101      	bne.n	8003182 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 800317e:	2320      	movs	r3, #32
 8003180:	e004      	b.n	800318c <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8003182:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003186:	fab3 f383 	clz	r3, r3
 800318a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800318c:	429a      	cmp	r2, r3
 800318e:	d106      	bne.n	800319e <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	2200      	movs	r2, #0
 8003196:	2102      	movs	r1, #2
 8003198:	4618      	mov	r0, r3
 800319a:	f7fe ff57 	bl	800204c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	2103      	movs	r1, #3
 80031a4:	4618      	mov	r0, r3
 80031a6:	f7fe ff3b 	bl	8002020 <LL_ADC_GetOffsetChannel>
 80031aa:	4603      	mov	r3, r0
 80031ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d10a      	bne.n	80031ca <HAL_ADC_ConfigChannel+0x3aa>
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	2103      	movs	r1, #3
 80031ba:	4618      	mov	r0, r3
 80031bc:	f7fe ff30 	bl	8002020 <LL_ADC_GetOffsetChannel>
 80031c0:	4603      	mov	r3, r0
 80031c2:	0e9b      	lsrs	r3, r3, #26
 80031c4:	f003 021f 	and.w	r2, r3, #31
 80031c8:	e017      	b.n	80031fa <HAL_ADC_ConfigChannel+0x3da>
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	2103      	movs	r1, #3
 80031d0:	4618      	mov	r0, r3
 80031d2:	f7fe ff25 	bl	8002020 <LL_ADC_GetOffsetChannel>
 80031d6:	4603      	mov	r3, r0
 80031d8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031da:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80031dc:	fa93 f3a3 	rbit	r3, r3
 80031e0:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 80031e2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80031e4:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 80031e6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d101      	bne.n	80031f0 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 80031ec:	2320      	movs	r3, #32
 80031ee:	e003      	b.n	80031f8 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 80031f0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80031f2:	fab3 f383 	clz	r3, r3
 80031f6:	b2db      	uxtb	r3, r3
 80031f8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003202:	2b00      	cmp	r3, #0
 8003204:	d105      	bne.n	8003212 <HAL_ADC_ConfigChannel+0x3f2>
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	0e9b      	lsrs	r3, r3, #26
 800320c:	f003 031f 	and.w	r3, r3, #31
 8003210:	e011      	b.n	8003236 <HAL_ADC_ConfigChannel+0x416>
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003218:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800321a:	fa93 f3a3 	rbit	r3, r3
 800321e:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8003220:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003222:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8003224:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003226:	2b00      	cmp	r3, #0
 8003228:	d101      	bne.n	800322e <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 800322a:	2320      	movs	r3, #32
 800322c:	e003      	b.n	8003236 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 800322e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003230:	fab3 f383 	clz	r3, r3
 8003234:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003236:	429a      	cmp	r2, r3
 8003238:	d106      	bne.n	8003248 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	2200      	movs	r2, #0
 8003240:	2103      	movs	r1, #3
 8003242:	4618      	mov	r0, r3
 8003244:	f7fe ff02 	bl	800204c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4618      	mov	r0, r3
 800324e:	f7ff f881 	bl	8002354 <LL_ADC_IsEnabled>
 8003252:	4603      	mov	r3, r0
 8003254:	2b00      	cmp	r3, #0
 8003256:	f040 813d 	bne.w	80034d4 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6818      	ldr	r0, [r3, #0]
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	6819      	ldr	r1, [r3, #0]
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	68db      	ldr	r3, [r3, #12]
 8003266:	461a      	mov	r2, r3
 8003268:	f7fe ffd2 	bl	8002210 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	68db      	ldr	r3, [r3, #12]
 8003270:	4aa2      	ldr	r2, [pc, #648]	; (80034fc <HAL_ADC_ConfigChannel+0x6dc>)
 8003272:	4293      	cmp	r3, r2
 8003274:	f040 812e 	bne.w	80034d4 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003284:	2b00      	cmp	r3, #0
 8003286:	d10b      	bne.n	80032a0 <HAL_ADC_ConfigChannel+0x480>
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	0e9b      	lsrs	r3, r3, #26
 800328e:	3301      	adds	r3, #1
 8003290:	f003 031f 	and.w	r3, r3, #31
 8003294:	2b09      	cmp	r3, #9
 8003296:	bf94      	ite	ls
 8003298:	2301      	movls	r3, #1
 800329a:	2300      	movhi	r3, #0
 800329c:	b2db      	uxtb	r3, r3
 800329e:	e019      	b.n	80032d4 <HAL_ADC_ConfigChannel+0x4b4>
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032a6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80032a8:	fa93 f3a3 	rbit	r3, r3
 80032ac:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 80032ae:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80032b0:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 80032b2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d101      	bne.n	80032bc <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 80032b8:	2320      	movs	r3, #32
 80032ba:	e003      	b.n	80032c4 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 80032bc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80032be:	fab3 f383 	clz	r3, r3
 80032c2:	b2db      	uxtb	r3, r3
 80032c4:	3301      	adds	r3, #1
 80032c6:	f003 031f 	and.w	r3, r3, #31
 80032ca:	2b09      	cmp	r3, #9
 80032cc:	bf94      	ite	ls
 80032ce:	2301      	movls	r3, #1
 80032d0:	2300      	movhi	r3, #0
 80032d2:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d079      	beq.n	80033cc <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d107      	bne.n	80032f4 <HAL_ADC_ConfigChannel+0x4d4>
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	0e9b      	lsrs	r3, r3, #26
 80032ea:	3301      	adds	r3, #1
 80032ec:	069b      	lsls	r3, r3, #26
 80032ee:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80032f2:	e015      	b.n	8003320 <HAL_ADC_ConfigChannel+0x500>
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032fa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80032fc:	fa93 f3a3 	rbit	r3, r3
 8003300:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003302:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003304:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8003306:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003308:	2b00      	cmp	r3, #0
 800330a:	d101      	bne.n	8003310 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 800330c:	2320      	movs	r3, #32
 800330e:	e003      	b.n	8003318 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8003310:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003312:	fab3 f383 	clz	r3, r3
 8003316:	b2db      	uxtb	r3, r3
 8003318:	3301      	adds	r3, #1
 800331a:	069b      	lsls	r3, r3, #26
 800331c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003320:	683b      	ldr	r3, [r7, #0]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003328:	2b00      	cmp	r3, #0
 800332a:	d109      	bne.n	8003340 <HAL_ADC_ConfigChannel+0x520>
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	0e9b      	lsrs	r3, r3, #26
 8003332:	3301      	adds	r3, #1
 8003334:	f003 031f 	and.w	r3, r3, #31
 8003338:	2101      	movs	r1, #1
 800333a:	fa01 f303 	lsl.w	r3, r1, r3
 800333e:	e017      	b.n	8003370 <HAL_ADC_ConfigChannel+0x550>
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003346:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003348:	fa93 f3a3 	rbit	r3, r3
 800334c:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 800334e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003350:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8003352:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003354:	2b00      	cmp	r3, #0
 8003356:	d101      	bne.n	800335c <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8003358:	2320      	movs	r3, #32
 800335a:	e003      	b.n	8003364 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 800335c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800335e:	fab3 f383 	clz	r3, r3
 8003362:	b2db      	uxtb	r3, r3
 8003364:	3301      	adds	r3, #1
 8003366:	f003 031f 	and.w	r3, r3, #31
 800336a:	2101      	movs	r1, #1
 800336c:	fa01 f303 	lsl.w	r3, r1, r3
 8003370:	ea42 0103 	orr.w	r1, r2, r3
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800337c:	2b00      	cmp	r3, #0
 800337e:	d10a      	bne.n	8003396 <HAL_ADC_ConfigChannel+0x576>
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	0e9b      	lsrs	r3, r3, #26
 8003386:	3301      	adds	r3, #1
 8003388:	f003 021f 	and.w	r2, r3, #31
 800338c:	4613      	mov	r3, r2
 800338e:	005b      	lsls	r3, r3, #1
 8003390:	4413      	add	r3, r2
 8003392:	051b      	lsls	r3, r3, #20
 8003394:	e018      	b.n	80033c8 <HAL_ADC_ConfigChannel+0x5a8>
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800339c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800339e:	fa93 f3a3 	rbit	r3, r3
 80033a2:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80033a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80033a6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 80033a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d101      	bne.n	80033b2 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 80033ae:	2320      	movs	r3, #32
 80033b0:	e003      	b.n	80033ba <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 80033b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80033b4:	fab3 f383 	clz	r3, r3
 80033b8:	b2db      	uxtb	r3, r3
 80033ba:	3301      	adds	r3, #1
 80033bc:	f003 021f 	and.w	r2, r3, #31
 80033c0:	4613      	mov	r3, r2
 80033c2:	005b      	lsls	r3, r3, #1
 80033c4:	4413      	add	r3, r2
 80033c6:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80033c8:	430b      	orrs	r3, r1
 80033ca:	e07e      	b.n	80034ca <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d107      	bne.n	80033e8 <HAL_ADC_ConfigChannel+0x5c8>
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	0e9b      	lsrs	r3, r3, #26
 80033de:	3301      	adds	r3, #1
 80033e0:	069b      	lsls	r3, r3, #26
 80033e2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80033e6:	e015      	b.n	8003414 <HAL_ADC_ConfigChannel+0x5f4>
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033f0:	fa93 f3a3 	rbit	r3, r3
 80033f4:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 80033f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033f8:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 80033fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d101      	bne.n	8003404 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8003400:	2320      	movs	r3, #32
 8003402:	e003      	b.n	800340c <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8003404:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003406:	fab3 f383 	clz	r3, r3
 800340a:	b2db      	uxtb	r3, r3
 800340c:	3301      	adds	r3, #1
 800340e:	069b      	lsls	r3, r3, #26
 8003410:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800341c:	2b00      	cmp	r3, #0
 800341e:	d109      	bne.n	8003434 <HAL_ADC_ConfigChannel+0x614>
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	0e9b      	lsrs	r3, r3, #26
 8003426:	3301      	adds	r3, #1
 8003428:	f003 031f 	and.w	r3, r3, #31
 800342c:	2101      	movs	r1, #1
 800342e:	fa01 f303 	lsl.w	r3, r1, r3
 8003432:	e017      	b.n	8003464 <HAL_ADC_ConfigChannel+0x644>
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800343a:	6a3b      	ldr	r3, [r7, #32]
 800343c:	fa93 f3a3 	rbit	r3, r3
 8003440:	61fb      	str	r3, [r7, #28]
  return result;
 8003442:	69fb      	ldr	r3, [r7, #28]
 8003444:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8003446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003448:	2b00      	cmp	r3, #0
 800344a:	d101      	bne.n	8003450 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 800344c:	2320      	movs	r3, #32
 800344e:	e003      	b.n	8003458 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8003450:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003452:	fab3 f383 	clz	r3, r3
 8003456:	b2db      	uxtb	r3, r3
 8003458:	3301      	adds	r3, #1
 800345a:	f003 031f 	and.w	r3, r3, #31
 800345e:	2101      	movs	r1, #1
 8003460:	fa01 f303 	lsl.w	r3, r1, r3
 8003464:	ea42 0103 	orr.w	r1, r2, r3
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003470:	2b00      	cmp	r3, #0
 8003472:	d10d      	bne.n	8003490 <HAL_ADC_ConfigChannel+0x670>
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	0e9b      	lsrs	r3, r3, #26
 800347a:	3301      	adds	r3, #1
 800347c:	f003 021f 	and.w	r2, r3, #31
 8003480:	4613      	mov	r3, r2
 8003482:	005b      	lsls	r3, r3, #1
 8003484:	4413      	add	r3, r2
 8003486:	3b1e      	subs	r3, #30
 8003488:	051b      	lsls	r3, r3, #20
 800348a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800348e:	e01b      	b.n	80034c8 <HAL_ADC_ConfigChannel+0x6a8>
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003496:	697b      	ldr	r3, [r7, #20]
 8003498:	fa93 f3a3 	rbit	r3, r3
 800349c:	613b      	str	r3, [r7, #16]
  return result;
 800349e:	693b      	ldr	r3, [r7, #16]
 80034a0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80034a2:	69bb      	ldr	r3, [r7, #24]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d101      	bne.n	80034ac <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 80034a8:	2320      	movs	r3, #32
 80034aa:	e003      	b.n	80034b4 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 80034ac:	69bb      	ldr	r3, [r7, #24]
 80034ae:	fab3 f383 	clz	r3, r3
 80034b2:	b2db      	uxtb	r3, r3
 80034b4:	3301      	adds	r3, #1
 80034b6:	f003 021f 	and.w	r2, r3, #31
 80034ba:	4613      	mov	r3, r2
 80034bc:	005b      	lsls	r3, r3, #1
 80034be:	4413      	add	r3, r2
 80034c0:	3b1e      	subs	r3, #30
 80034c2:	051b      	lsls	r3, r3, #20
 80034c4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80034c8:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80034ca:	683a      	ldr	r2, [r7, #0]
 80034cc:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80034ce:	4619      	mov	r1, r3
 80034d0:	f7fe fe72 	bl	80021b8 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	681a      	ldr	r2, [r3, #0]
 80034d8:	4b09      	ldr	r3, [pc, #36]	; (8003500 <HAL_ADC_ConfigChannel+0x6e0>)
 80034da:	4013      	ands	r3, r2
 80034dc:	2b00      	cmp	r3, #0
 80034de:	f000 80be 	beq.w	800365e <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80034ea:	d004      	beq.n	80034f6 <HAL_ADC_ConfigChannel+0x6d6>
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4a04      	ldr	r2, [pc, #16]	; (8003504 <HAL_ADC_ConfigChannel+0x6e4>)
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d10a      	bne.n	800350c <HAL_ADC_ConfigChannel+0x6ec>
 80034f6:	4b04      	ldr	r3, [pc, #16]	; (8003508 <HAL_ADC_ConfigChannel+0x6e8>)
 80034f8:	e009      	b.n	800350e <HAL_ADC_ConfigChannel+0x6ee>
 80034fa:	bf00      	nop
 80034fc:	407f0000 	.word	0x407f0000
 8003500:	80080000 	.word	0x80080000
 8003504:	50000100 	.word	0x50000100
 8003508:	50000300 	.word	0x50000300
 800350c:	4b59      	ldr	r3, [pc, #356]	; (8003674 <HAL_ADC_ConfigChannel+0x854>)
 800350e:	4618      	mov	r0, r3
 8003510:	f7fe fd54 	bl	8001fbc <LL_ADC_GetCommonPathInternalCh>
 8003514:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	4a56      	ldr	r2, [pc, #344]	; (8003678 <HAL_ADC_ConfigChannel+0x858>)
 800351e:	4293      	cmp	r3, r2
 8003520:	d004      	beq.n	800352c <HAL_ADC_ConfigChannel+0x70c>
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	4a55      	ldr	r2, [pc, #340]	; (800367c <HAL_ADC_ConfigChannel+0x85c>)
 8003528:	4293      	cmp	r3, r2
 800352a:	d13a      	bne.n	80035a2 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800352c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003530:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003534:	2b00      	cmp	r3, #0
 8003536:	d134      	bne.n	80035a2 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003540:	d005      	beq.n	800354e <HAL_ADC_ConfigChannel+0x72e>
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	4a4e      	ldr	r2, [pc, #312]	; (8003680 <HAL_ADC_ConfigChannel+0x860>)
 8003548:	4293      	cmp	r3, r2
 800354a:	f040 8085 	bne.w	8003658 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003556:	d004      	beq.n	8003562 <HAL_ADC_ConfigChannel+0x742>
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a49      	ldr	r2, [pc, #292]	; (8003684 <HAL_ADC_ConfigChannel+0x864>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d101      	bne.n	8003566 <HAL_ADC_ConfigChannel+0x746>
 8003562:	4a49      	ldr	r2, [pc, #292]	; (8003688 <HAL_ADC_ConfigChannel+0x868>)
 8003564:	e000      	b.n	8003568 <HAL_ADC_ConfigChannel+0x748>
 8003566:	4a43      	ldr	r2, [pc, #268]	; (8003674 <HAL_ADC_ConfigChannel+0x854>)
 8003568:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800356c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003570:	4619      	mov	r1, r3
 8003572:	4610      	mov	r0, r2
 8003574:	f7fe fd0f 	bl	8001f96 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003578:	4b44      	ldr	r3, [pc, #272]	; (800368c <HAL_ADC_ConfigChannel+0x86c>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	099b      	lsrs	r3, r3, #6
 800357e:	4a44      	ldr	r2, [pc, #272]	; (8003690 <HAL_ADC_ConfigChannel+0x870>)
 8003580:	fba2 2303 	umull	r2, r3, r2, r3
 8003584:	099b      	lsrs	r3, r3, #6
 8003586:	1c5a      	adds	r2, r3, #1
 8003588:	4613      	mov	r3, r2
 800358a:	005b      	lsls	r3, r3, #1
 800358c:	4413      	add	r3, r2
 800358e:	009b      	lsls	r3, r3, #2
 8003590:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003592:	e002      	b.n	800359a <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	3b01      	subs	r3, #1
 8003598:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	2b00      	cmp	r3, #0
 800359e:	d1f9      	bne.n	8003594 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80035a0:	e05a      	b.n	8003658 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4a3b      	ldr	r2, [pc, #236]	; (8003694 <HAL_ADC_ConfigChannel+0x874>)
 80035a8:	4293      	cmp	r3, r2
 80035aa:	d125      	bne.n	80035f8 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80035ac:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80035b0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d11f      	bne.n	80035f8 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4a31      	ldr	r2, [pc, #196]	; (8003684 <HAL_ADC_ConfigChannel+0x864>)
 80035be:	4293      	cmp	r3, r2
 80035c0:	d104      	bne.n	80035cc <HAL_ADC_ConfigChannel+0x7ac>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4a34      	ldr	r2, [pc, #208]	; (8003698 <HAL_ADC_ConfigChannel+0x878>)
 80035c8:	4293      	cmp	r3, r2
 80035ca:	d047      	beq.n	800365c <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80035d4:	d004      	beq.n	80035e0 <HAL_ADC_ConfigChannel+0x7c0>
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	4a2a      	ldr	r2, [pc, #168]	; (8003684 <HAL_ADC_ConfigChannel+0x864>)
 80035dc:	4293      	cmp	r3, r2
 80035de:	d101      	bne.n	80035e4 <HAL_ADC_ConfigChannel+0x7c4>
 80035e0:	4a29      	ldr	r2, [pc, #164]	; (8003688 <HAL_ADC_ConfigChannel+0x868>)
 80035e2:	e000      	b.n	80035e6 <HAL_ADC_ConfigChannel+0x7c6>
 80035e4:	4a23      	ldr	r2, [pc, #140]	; (8003674 <HAL_ADC_ConfigChannel+0x854>)
 80035e6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80035ea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80035ee:	4619      	mov	r1, r3
 80035f0:	4610      	mov	r0, r2
 80035f2:	f7fe fcd0 	bl	8001f96 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80035f6:	e031      	b.n	800365c <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4a27      	ldr	r2, [pc, #156]	; (800369c <HAL_ADC_ConfigChannel+0x87c>)
 80035fe:	4293      	cmp	r3, r2
 8003600:	d12d      	bne.n	800365e <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003602:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003606:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800360a:	2b00      	cmp	r3, #0
 800360c:	d127      	bne.n	800365e <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4a1c      	ldr	r2, [pc, #112]	; (8003684 <HAL_ADC_ConfigChannel+0x864>)
 8003614:	4293      	cmp	r3, r2
 8003616:	d022      	beq.n	800365e <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003620:	d004      	beq.n	800362c <HAL_ADC_ConfigChannel+0x80c>
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4a17      	ldr	r2, [pc, #92]	; (8003684 <HAL_ADC_ConfigChannel+0x864>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d101      	bne.n	8003630 <HAL_ADC_ConfigChannel+0x810>
 800362c:	4a16      	ldr	r2, [pc, #88]	; (8003688 <HAL_ADC_ConfigChannel+0x868>)
 800362e:	e000      	b.n	8003632 <HAL_ADC_ConfigChannel+0x812>
 8003630:	4a10      	ldr	r2, [pc, #64]	; (8003674 <HAL_ADC_ConfigChannel+0x854>)
 8003632:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003636:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800363a:	4619      	mov	r1, r3
 800363c:	4610      	mov	r0, r2
 800363e:	f7fe fcaa 	bl	8001f96 <LL_ADC_SetCommonPathInternalCh>
 8003642:	e00c      	b.n	800365e <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003648:	f043 0220 	orr.w	r2, r3, #32
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003650:	2301      	movs	r3, #1
 8003652:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8003656:	e002      	b.n	800365e <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003658:	bf00      	nop
 800365a:	e000      	b.n	800365e <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800365c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	2200      	movs	r2, #0
 8003662:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8003666:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 800366a:	4618      	mov	r0, r3
 800366c:	37d8      	adds	r7, #216	; 0xd8
 800366e:	46bd      	mov	sp, r7
 8003670:	bd80      	pop	{r7, pc}
 8003672:	bf00      	nop
 8003674:	50000700 	.word	0x50000700
 8003678:	c3210000 	.word	0xc3210000
 800367c:	90c00010 	.word	0x90c00010
 8003680:	50000600 	.word	0x50000600
 8003684:	50000100 	.word	0x50000100
 8003688:	50000300 	.word	0x50000300
 800368c:	20000018 	.word	0x20000018
 8003690:	053e2d63 	.word	0x053e2d63
 8003694:	c7520000 	.word	0xc7520000
 8003698:	50000500 	.word	0x50000500
 800369c:	cb840000 	.word	0xcb840000

080036a0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b084      	sub	sp, #16
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80036a8:	2300      	movs	r3, #0
 80036aa:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4618      	mov	r0, r3
 80036b2:	f7fe fe4f 	bl	8002354 <LL_ADC_IsEnabled>
 80036b6:	4603      	mov	r3, r0
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d176      	bne.n	80037aa <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	689a      	ldr	r2, [r3, #8]
 80036c2:	4b3c      	ldr	r3, [pc, #240]	; (80037b4 <ADC_Enable+0x114>)
 80036c4:	4013      	ands	r3, r2
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d00d      	beq.n	80036e6 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036ce:	f043 0210 	orr.w	r2, r3, #16
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80036da:	f043 0201 	orr.w	r2, r3, #1
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 80036e2:	2301      	movs	r3, #1
 80036e4:	e062      	b.n	80037ac <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	4618      	mov	r0, r3
 80036ec:	f7fe fe1e 	bl	800232c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80036f8:	d004      	beq.n	8003704 <ADC_Enable+0x64>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	4a2e      	ldr	r2, [pc, #184]	; (80037b8 <ADC_Enable+0x118>)
 8003700:	4293      	cmp	r3, r2
 8003702:	d101      	bne.n	8003708 <ADC_Enable+0x68>
 8003704:	4b2d      	ldr	r3, [pc, #180]	; (80037bc <ADC_Enable+0x11c>)
 8003706:	e000      	b.n	800370a <ADC_Enable+0x6a>
 8003708:	4b2d      	ldr	r3, [pc, #180]	; (80037c0 <ADC_Enable+0x120>)
 800370a:	4618      	mov	r0, r3
 800370c:	f7fe fc56 	bl	8001fbc <LL_ADC_GetCommonPathInternalCh>
 8003710:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003712:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003716:	2b00      	cmp	r3, #0
 8003718:	d013      	beq.n	8003742 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800371a:	4b2a      	ldr	r3, [pc, #168]	; (80037c4 <ADC_Enable+0x124>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	099b      	lsrs	r3, r3, #6
 8003720:	4a29      	ldr	r2, [pc, #164]	; (80037c8 <ADC_Enable+0x128>)
 8003722:	fba2 2303 	umull	r2, r3, r2, r3
 8003726:	099b      	lsrs	r3, r3, #6
 8003728:	1c5a      	adds	r2, r3, #1
 800372a:	4613      	mov	r3, r2
 800372c:	005b      	lsls	r3, r3, #1
 800372e:	4413      	add	r3, r2
 8003730:	009b      	lsls	r3, r3, #2
 8003732:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003734:	e002      	b.n	800373c <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 8003736:	68bb      	ldr	r3, [r7, #8]
 8003738:	3b01      	subs	r3, #1
 800373a:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800373c:	68bb      	ldr	r3, [r7, #8]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d1f9      	bne.n	8003736 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003742:	f7fe fc09 	bl	8001f58 <HAL_GetTick>
 8003746:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003748:	e028      	b.n	800379c <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	4618      	mov	r0, r3
 8003750:	f7fe fe00 	bl	8002354 <LL_ADC_IsEnabled>
 8003754:	4603      	mov	r3, r0
 8003756:	2b00      	cmp	r3, #0
 8003758:	d104      	bne.n	8003764 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	4618      	mov	r0, r3
 8003760:	f7fe fde4 	bl	800232c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003764:	f7fe fbf8 	bl	8001f58 <HAL_GetTick>
 8003768:	4602      	mov	r2, r0
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	1ad3      	subs	r3, r2, r3
 800376e:	2b02      	cmp	r3, #2
 8003770:	d914      	bls.n	800379c <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f003 0301 	and.w	r3, r3, #1
 800377c:	2b01      	cmp	r3, #1
 800377e:	d00d      	beq.n	800379c <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003784:	f043 0210 	orr.w	r2, r3, #16
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003790:	f043 0201 	orr.w	r2, r3, #1
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8003798:	2301      	movs	r3, #1
 800379a:	e007      	b.n	80037ac <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f003 0301 	and.w	r3, r3, #1
 80037a6:	2b01      	cmp	r3, #1
 80037a8:	d1cf      	bne.n	800374a <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80037aa:	2300      	movs	r3, #0
}
 80037ac:	4618      	mov	r0, r3
 80037ae:	3710      	adds	r7, #16
 80037b0:	46bd      	mov	sp, r7
 80037b2:	bd80      	pop	{r7, pc}
 80037b4:	8000003f 	.word	0x8000003f
 80037b8:	50000100 	.word	0x50000100
 80037bc:	50000300 	.word	0x50000300
 80037c0:	50000700 	.word	0x50000700
 80037c4:	20000018 	.word	0x20000018
 80037c8:	053e2d63 	.word	0x053e2d63

080037cc <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b084      	sub	sp, #16
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037d8:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037de:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d14b      	bne.n	800387e <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037ea:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f003 0308 	and.w	r3, r3, #8
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d021      	beq.n	8003844 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	4618      	mov	r0, r3
 8003806:	f7fe fc85 	bl	8002114 <LL_ADC_REG_IsTriggerSourceSWStart>
 800380a:	4603      	mov	r3, r0
 800380c:	2b00      	cmp	r3, #0
 800380e:	d032      	beq.n	8003876 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	68db      	ldr	r3, [r3, #12]
 8003816:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800381a:	2b00      	cmp	r3, #0
 800381c:	d12b      	bne.n	8003876 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003822:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800382e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003832:	2b00      	cmp	r3, #0
 8003834:	d11f      	bne.n	8003876 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800383a:	f043 0201 	orr.w	r2, r3, #1
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	65da      	str	r2, [r3, #92]	; 0x5c
 8003842:	e018      	b.n	8003876 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	68db      	ldr	r3, [r3, #12]
 800384a:	f003 0302 	and.w	r3, r3, #2
 800384e:	2b00      	cmp	r3, #0
 8003850:	d111      	bne.n	8003876 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003856:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003862:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003866:	2b00      	cmp	r3, #0
 8003868:	d105      	bne.n	8003876 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800386e:	f043 0201 	orr.w	r2, r3, #1
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003876:	68f8      	ldr	r0, [r7, #12]
 8003878:	f7ff faaa 	bl	8002dd0 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800387c:	e00e      	b.n	800389c <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003882:	f003 0310 	and.w	r3, r3, #16
 8003886:	2b00      	cmp	r3, #0
 8003888:	d003      	beq.n	8003892 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800388a:	68f8      	ldr	r0, [r7, #12]
 800388c:	f7ff fabe 	bl	8002e0c <HAL_ADC_ErrorCallback>
}
 8003890:	e004      	b.n	800389c <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003896:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003898:	6878      	ldr	r0, [r7, #4]
 800389a:	4798      	blx	r3
}
 800389c:	bf00      	nop
 800389e:	3710      	adds	r7, #16
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bd80      	pop	{r7, pc}

080038a4 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b084      	sub	sp, #16
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038b0:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80038b2:	68f8      	ldr	r0, [r7, #12]
 80038b4:	f7ff fa96 	bl	8002de4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80038b8:	bf00      	nop
 80038ba:	3710      	adds	r7, #16
 80038bc:	46bd      	mov	sp, r7
 80038be:	bd80      	pop	{r7, pc}

080038c0 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b084      	sub	sp, #16
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038cc:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038d2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038de:	f043 0204 	orr.w	r2, r3, #4
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80038e6:	68f8      	ldr	r0, [r7, #12]
 80038e8:	f7ff fa90 	bl	8002e0c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80038ec:	bf00      	nop
 80038ee:	3710      	adds	r7, #16
 80038f0:	46bd      	mov	sp, r7
 80038f2:	bd80      	pop	{r7, pc}

080038f4 <LL_ADC_IsEnabled>:
{
 80038f4:	b480      	push	{r7}
 80038f6:	b083      	sub	sp, #12
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	689b      	ldr	r3, [r3, #8]
 8003900:	f003 0301 	and.w	r3, r3, #1
 8003904:	2b01      	cmp	r3, #1
 8003906:	d101      	bne.n	800390c <LL_ADC_IsEnabled+0x18>
 8003908:	2301      	movs	r3, #1
 800390a:	e000      	b.n	800390e <LL_ADC_IsEnabled+0x1a>
 800390c:	2300      	movs	r3, #0
}
 800390e:	4618      	mov	r0, r3
 8003910:	370c      	adds	r7, #12
 8003912:	46bd      	mov	sp, r7
 8003914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003918:	4770      	bx	lr

0800391a <LL_ADC_REG_IsConversionOngoing>:
{
 800391a:	b480      	push	{r7}
 800391c:	b083      	sub	sp, #12
 800391e:	af00      	add	r7, sp, #0
 8003920:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	689b      	ldr	r3, [r3, #8]
 8003926:	f003 0304 	and.w	r3, r3, #4
 800392a:	2b04      	cmp	r3, #4
 800392c:	d101      	bne.n	8003932 <LL_ADC_REG_IsConversionOngoing+0x18>
 800392e:	2301      	movs	r3, #1
 8003930:	e000      	b.n	8003934 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003932:	2300      	movs	r3, #0
}
 8003934:	4618      	mov	r0, r3
 8003936:	370c      	adds	r7, #12
 8003938:	46bd      	mov	sp, r7
 800393a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393e:	4770      	bx	lr

08003940 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003940:	b480      	push	{r7}
 8003942:	b083      	sub	sp, #12
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8003948:	bf00      	nop
 800394a:	370c      	adds	r7, #12
 800394c:	46bd      	mov	sp, r7
 800394e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003952:	4770      	bx	lr

08003954 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8003954:	b480      	push	{r7}
 8003956:	b083      	sub	sp, #12
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 800395c:	bf00      	nop
 800395e:	370c      	adds	r7, #12
 8003960:	46bd      	mov	sp, r7
 8003962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003966:	4770      	bx	lr

08003968 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8003968:	b480      	push	{r7}
 800396a:	b083      	sub	sp, #12
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8003970:	bf00      	nop
 8003972:	370c      	adds	r7, #12
 8003974:	46bd      	mov	sp, r7
 8003976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397a:	4770      	bx	lr

0800397c <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 800397c:	b480      	push	{r7}
 800397e:	b083      	sub	sp, #12
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8003984:	bf00      	nop
 8003986:	370c      	adds	r7, #12
 8003988:	46bd      	mov	sp, r7
 800398a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398e:	4770      	bx	lr

08003990 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8003990:	b480      	push	{r7}
 8003992:	b083      	sub	sp, #12
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8003998:	bf00      	nop
 800399a:	370c      	adds	r7, #12
 800399c:	46bd      	mov	sp, r7
 800399e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a2:	4770      	bx	lr

080039a4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80039a4:	b590      	push	{r4, r7, lr}
 80039a6:	b0a1      	sub	sp, #132	; 0x84
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
 80039ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80039ae:	2300      	movs	r3, #0
 80039b0:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80039ba:	2b01      	cmp	r3, #1
 80039bc:	d101      	bne.n	80039c2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80039be:	2302      	movs	r3, #2
 80039c0:	e0e7      	b.n	8003b92 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	2201      	movs	r2, #1
 80039c6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80039ca:	2300      	movs	r3, #0
 80039cc:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80039ce:	2300      	movs	r3, #0
 80039d0:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80039da:	d102      	bne.n	80039e2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80039dc:	4b6f      	ldr	r3, [pc, #444]	; (8003b9c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80039de:	60bb      	str	r3, [r7, #8]
 80039e0:	e009      	b.n	80039f6 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	4a6e      	ldr	r2, [pc, #440]	; (8003ba0 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80039e8:	4293      	cmp	r3, r2
 80039ea:	d102      	bne.n	80039f2 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 80039ec:	4b6d      	ldr	r3, [pc, #436]	; (8003ba4 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80039ee:	60bb      	str	r3, [r7, #8]
 80039f0:	e001      	b.n	80039f6 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80039f2:	2300      	movs	r3, #0
 80039f4:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80039f6:	68bb      	ldr	r3, [r7, #8]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d10b      	bne.n	8003a14 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a00:	f043 0220 	orr.w	r2, r3, #32
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8003a10:	2301      	movs	r3, #1
 8003a12:	e0be      	b.n	8003b92 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003a14:	68bb      	ldr	r3, [r7, #8]
 8003a16:	4618      	mov	r0, r3
 8003a18:	f7ff ff7f 	bl	800391a <LL_ADC_REG_IsConversionOngoing>
 8003a1c:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4618      	mov	r0, r3
 8003a24:	f7ff ff79 	bl	800391a <LL_ADC_REG_IsConversionOngoing>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	f040 80a0 	bne.w	8003b70 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8003a30:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	f040 809c 	bne.w	8003b70 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003a40:	d004      	beq.n	8003a4c <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4a55      	ldr	r2, [pc, #340]	; (8003b9c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d101      	bne.n	8003a50 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8003a4c:	4b56      	ldr	r3, [pc, #344]	; (8003ba8 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8003a4e:	e000      	b.n	8003a52 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8003a50:	4b56      	ldr	r3, [pc, #344]	; (8003bac <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8003a52:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d04b      	beq.n	8003af4 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003a5c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003a5e:	689b      	ldr	r3, [r3, #8]
 8003a60:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003a64:	683b      	ldr	r3, [r7, #0]
 8003a66:	6859      	ldr	r1, [r3, #4]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003a6e:	035b      	lsls	r3, r3, #13
 8003a70:	430b      	orrs	r3, r1
 8003a72:	431a      	orrs	r2, r3
 8003a74:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003a76:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003a80:	d004      	beq.n	8003a8c <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	4a45      	ldr	r2, [pc, #276]	; (8003b9c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d10f      	bne.n	8003aac <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8003a8c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8003a90:	f7ff ff30 	bl	80038f4 <LL_ADC_IsEnabled>
 8003a94:	4604      	mov	r4, r0
 8003a96:	4841      	ldr	r0, [pc, #260]	; (8003b9c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003a98:	f7ff ff2c 	bl	80038f4 <LL_ADC_IsEnabled>
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	4323      	orrs	r3, r4
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	bf0c      	ite	eq
 8003aa4:	2301      	moveq	r3, #1
 8003aa6:	2300      	movne	r3, #0
 8003aa8:	b2db      	uxtb	r3, r3
 8003aaa:	e012      	b.n	8003ad2 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8003aac:	483c      	ldr	r0, [pc, #240]	; (8003ba0 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003aae:	f7ff ff21 	bl	80038f4 <LL_ADC_IsEnabled>
 8003ab2:	4604      	mov	r4, r0
 8003ab4:	483b      	ldr	r0, [pc, #236]	; (8003ba4 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003ab6:	f7ff ff1d 	bl	80038f4 <LL_ADC_IsEnabled>
 8003aba:	4603      	mov	r3, r0
 8003abc:	431c      	orrs	r4, r3
 8003abe:	483c      	ldr	r0, [pc, #240]	; (8003bb0 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8003ac0:	f7ff ff18 	bl	80038f4 <LL_ADC_IsEnabled>
 8003ac4:	4603      	mov	r3, r0
 8003ac6:	4323      	orrs	r3, r4
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	bf0c      	ite	eq
 8003acc:	2301      	moveq	r3, #1
 8003ace:	2300      	movne	r3, #0
 8003ad0:	b2db      	uxtb	r3, r3
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d056      	beq.n	8003b84 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003ad6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003ad8:	689b      	ldr	r3, [r3, #8]
 8003ada:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003ade:	f023 030f 	bic.w	r3, r3, #15
 8003ae2:	683a      	ldr	r2, [r7, #0]
 8003ae4:	6811      	ldr	r1, [r2, #0]
 8003ae6:	683a      	ldr	r2, [r7, #0]
 8003ae8:	6892      	ldr	r2, [r2, #8]
 8003aea:	430a      	orrs	r2, r1
 8003aec:	431a      	orrs	r2, r3
 8003aee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003af0:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003af2:	e047      	b.n	8003b84 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003af4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003af6:	689b      	ldr	r3, [r3, #8]
 8003af8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003afc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003afe:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003b08:	d004      	beq.n	8003b14 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	4a23      	ldr	r2, [pc, #140]	; (8003b9c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003b10:	4293      	cmp	r3, r2
 8003b12:	d10f      	bne.n	8003b34 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8003b14:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8003b18:	f7ff feec 	bl	80038f4 <LL_ADC_IsEnabled>
 8003b1c:	4604      	mov	r4, r0
 8003b1e:	481f      	ldr	r0, [pc, #124]	; (8003b9c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003b20:	f7ff fee8 	bl	80038f4 <LL_ADC_IsEnabled>
 8003b24:	4603      	mov	r3, r0
 8003b26:	4323      	orrs	r3, r4
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	bf0c      	ite	eq
 8003b2c:	2301      	moveq	r3, #1
 8003b2e:	2300      	movne	r3, #0
 8003b30:	b2db      	uxtb	r3, r3
 8003b32:	e012      	b.n	8003b5a <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8003b34:	481a      	ldr	r0, [pc, #104]	; (8003ba0 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003b36:	f7ff fedd 	bl	80038f4 <LL_ADC_IsEnabled>
 8003b3a:	4604      	mov	r4, r0
 8003b3c:	4819      	ldr	r0, [pc, #100]	; (8003ba4 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003b3e:	f7ff fed9 	bl	80038f4 <LL_ADC_IsEnabled>
 8003b42:	4603      	mov	r3, r0
 8003b44:	431c      	orrs	r4, r3
 8003b46:	481a      	ldr	r0, [pc, #104]	; (8003bb0 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8003b48:	f7ff fed4 	bl	80038f4 <LL_ADC_IsEnabled>
 8003b4c:	4603      	mov	r3, r0
 8003b4e:	4323      	orrs	r3, r4
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	bf0c      	ite	eq
 8003b54:	2301      	moveq	r3, #1
 8003b56:	2300      	movne	r3, #0
 8003b58:	b2db      	uxtb	r3, r3
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d012      	beq.n	8003b84 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003b5e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003b60:	689b      	ldr	r3, [r3, #8]
 8003b62:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003b66:	f023 030f 	bic.w	r3, r3, #15
 8003b6a:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8003b6c:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003b6e:	e009      	b.n	8003b84 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b74:	f043 0220 	orr.w	r2, r3, #32
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003b7c:	2301      	movs	r3, #1
 8003b7e:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8003b82:	e000      	b.n	8003b86 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003b84:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2200      	movs	r2, #0
 8003b8a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8003b8e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8003b92:	4618      	mov	r0, r3
 8003b94:	3784      	adds	r7, #132	; 0x84
 8003b96:	46bd      	mov	sp, r7
 8003b98:	bd90      	pop	{r4, r7, pc}
 8003b9a:	bf00      	nop
 8003b9c:	50000100 	.word	0x50000100
 8003ba0:	50000400 	.word	0x50000400
 8003ba4:	50000500 	.word	0x50000500
 8003ba8:	50000300 	.word	0x50000300
 8003bac:	50000700 	.word	0x50000700
 8003bb0:	50000600 	.word	0x50000600

08003bb4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003bb4:	b480      	push	{r7}
 8003bb6:	b085      	sub	sp, #20
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	f003 0307 	and.w	r3, r3, #7
 8003bc2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003bc4:	4b0c      	ldr	r3, [pc, #48]	; (8003bf8 <__NVIC_SetPriorityGrouping+0x44>)
 8003bc6:	68db      	ldr	r3, [r3, #12]
 8003bc8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003bca:	68ba      	ldr	r2, [r7, #8]
 8003bcc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003bd0:	4013      	ands	r3, r2
 8003bd2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003bd8:	68bb      	ldr	r3, [r7, #8]
 8003bda:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003bdc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003be0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003be4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003be6:	4a04      	ldr	r2, [pc, #16]	; (8003bf8 <__NVIC_SetPriorityGrouping+0x44>)
 8003be8:	68bb      	ldr	r3, [r7, #8]
 8003bea:	60d3      	str	r3, [r2, #12]
}
 8003bec:	bf00      	nop
 8003bee:	3714      	adds	r7, #20
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf6:	4770      	bx	lr
 8003bf8:	e000ed00 	.word	0xe000ed00

08003bfc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003bfc:	b480      	push	{r7}
 8003bfe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003c00:	4b04      	ldr	r3, [pc, #16]	; (8003c14 <__NVIC_GetPriorityGrouping+0x18>)
 8003c02:	68db      	ldr	r3, [r3, #12]
 8003c04:	0a1b      	lsrs	r3, r3, #8
 8003c06:	f003 0307 	and.w	r3, r3, #7
}
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c12:	4770      	bx	lr
 8003c14:	e000ed00 	.word	0xe000ed00

08003c18 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c18:	b480      	push	{r7}
 8003c1a:	b083      	sub	sp, #12
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	4603      	mov	r3, r0
 8003c20:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	db0b      	blt.n	8003c42 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003c2a:	79fb      	ldrb	r3, [r7, #7]
 8003c2c:	f003 021f 	and.w	r2, r3, #31
 8003c30:	4907      	ldr	r1, [pc, #28]	; (8003c50 <__NVIC_EnableIRQ+0x38>)
 8003c32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c36:	095b      	lsrs	r3, r3, #5
 8003c38:	2001      	movs	r0, #1
 8003c3a:	fa00 f202 	lsl.w	r2, r0, r2
 8003c3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003c42:	bf00      	nop
 8003c44:	370c      	adds	r7, #12
 8003c46:	46bd      	mov	sp, r7
 8003c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4c:	4770      	bx	lr
 8003c4e:	bf00      	nop
 8003c50:	e000e100 	.word	0xe000e100

08003c54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003c54:	b480      	push	{r7}
 8003c56:	b083      	sub	sp, #12
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	4603      	mov	r3, r0
 8003c5c:	6039      	str	r1, [r7, #0]
 8003c5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	db0a      	blt.n	8003c7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	b2da      	uxtb	r2, r3
 8003c6c:	490c      	ldr	r1, [pc, #48]	; (8003ca0 <__NVIC_SetPriority+0x4c>)
 8003c6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c72:	0112      	lsls	r2, r2, #4
 8003c74:	b2d2      	uxtb	r2, r2
 8003c76:	440b      	add	r3, r1
 8003c78:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003c7c:	e00a      	b.n	8003c94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c7e:	683b      	ldr	r3, [r7, #0]
 8003c80:	b2da      	uxtb	r2, r3
 8003c82:	4908      	ldr	r1, [pc, #32]	; (8003ca4 <__NVIC_SetPriority+0x50>)
 8003c84:	79fb      	ldrb	r3, [r7, #7]
 8003c86:	f003 030f 	and.w	r3, r3, #15
 8003c8a:	3b04      	subs	r3, #4
 8003c8c:	0112      	lsls	r2, r2, #4
 8003c8e:	b2d2      	uxtb	r2, r2
 8003c90:	440b      	add	r3, r1
 8003c92:	761a      	strb	r2, [r3, #24]
}
 8003c94:	bf00      	nop
 8003c96:	370c      	adds	r7, #12
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9e:	4770      	bx	lr
 8003ca0:	e000e100 	.word	0xe000e100
 8003ca4:	e000ed00 	.word	0xe000ed00

08003ca8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ca8:	b480      	push	{r7}
 8003caa:	b089      	sub	sp, #36	; 0x24
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	60f8      	str	r0, [r7, #12]
 8003cb0:	60b9      	str	r1, [r7, #8]
 8003cb2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	f003 0307 	and.w	r3, r3, #7
 8003cba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003cbc:	69fb      	ldr	r3, [r7, #28]
 8003cbe:	f1c3 0307 	rsb	r3, r3, #7
 8003cc2:	2b04      	cmp	r3, #4
 8003cc4:	bf28      	it	cs
 8003cc6:	2304      	movcs	r3, #4
 8003cc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003cca:	69fb      	ldr	r3, [r7, #28]
 8003ccc:	3304      	adds	r3, #4
 8003cce:	2b06      	cmp	r3, #6
 8003cd0:	d902      	bls.n	8003cd8 <NVIC_EncodePriority+0x30>
 8003cd2:	69fb      	ldr	r3, [r7, #28]
 8003cd4:	3b03      	subs	r3, #3
 8003cd6:	e000      	b.n	8003cda <NVIC_EncodePriority+0x32>
 8003cd8:	2300      	movs	r3, #0
 8003cda:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003cdc:	f04f 32ff 	mov.w	r2, #4294967295
 8003ce0:	69bb      	ldr	r3, [r7, #24]
 8003ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ce6:	43da      	mvns	r2, r3
 8003ce8:	68bb      	ldr	r3, [r7, #8]
 8003cea:	401a      	ands	r2, r3
 8003cec:	697b      	ldr	r3, [r7, #20]
 8003cee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003cf0:	f04f 31ff 	mov.w	r1, #4294967295
 8003cf4:	697b      	ldr	r3, [r7, #20]
 8003cf6:	fa01 f303 	lsl.w	r3, r1, r3
 8003cfa:	43d9      	mvns	r1, r3
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d00:	4313      	orrs	r3, r2
         );
}
 8003d02:	4618      	mov	r0, r3
 8003d04:	3724      	adds	r7, #36	; 0x24
 8003d06:	46bd      	mov	sp, r7
 8003d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0c:	4770      	bx	lr
	...

08003d10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b082      	sub	sp, #8
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	3b01      	subs	r3, #1
 8003d1c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003d20:	d301      	bcc.n	8003d26 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003d22:	2301      	movs	r3, #1
 8003d24:	e00f      	b.n	8003d46 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003d26:	4a0a      	ldr	r2, [pc, #40]	; (8003d50 <SysTick_Config+0x40>)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	3b01      	subs	r3, #1
 8003d2c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003d2e:	210f      	movs	r1, #15
 8003d30:	f04f 30ff 	mov.w	r0, #4294967295
 8003d34:	f7ff ff8e 	bl	8003c54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003d38:	4b05      	ldr	r3, [pc, #20]	; (8003d50 <SysTick_Config+0x40>)
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003d3e:	4b04      	ldr	r3, [pc, #16]	; (8003d50 <SysTick_Config+0x40>)
 8003d40:	2207      	movs	r2, #7
 8003d42:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003d44:	2300      	movs	r3, #0
}
 8003d46:	4618      	mov	r0, r3
 8003d48:	3708      	adds	r7, #8
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	bd80      	pop	{r7, pc}
 8003d4e:	bf00      	nop
 8003d50:	e000e010 	.word	0xe000e010

08003d54 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b082      	sub	sp, #8
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003d5c:	6878      	ldr	r0, [r7, #4]
 8003d5e:	f7ff ff29 	bl	8003bb4 <__NVIC_SetPriorityGrouping>
}
 8003d62:	bf00      	nop
 8003d64:	3708      	adds	r7, #8
 8003d66:	46bd      	mov	sp, r7
 8003d68:	bd80      	pop	{r7, pc}

08003d6a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003d6a:	b580      	push	{r7, lr}
 8003d6c:	b086      	sub	sp, #24
 8003d6e:	af00      	add	r7, sp, #0
 8003d70:	4603      	mov	r3, r0
 8003d72:	60b9      	str	r1, [r7, #8]
 8003d74:	607a      	str	r2, [r7, #4]
 8003d76:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003d78:	f7ff ff40 	bl	8003bfc <__NVIC_GetPriorityGrouping>
 8003d7c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003d7e:	687a      	ldr	r2, [r7, #4]
 8003d80:	68b9      	ldr	r1, [r7, #8]
 8003d82:	6978      	ldr	r0, [r7, #20]
 8003d84:	f7ff ff90 	bl	8003ca8 <NVIC_EncodePriority>
 8003d88:	4602      	mov	r2, r0
 8003d8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d8e:	4611      	mov	r1, r2
 8003d90:	4618      	mov	r0, r3
 8003d92:	f7ff ff5f 	bl	8003c54 <__NVIC_SetPriority>
}
 8003d96:	bf00      	nop
 8003d98:	3718      	adds	r7, #24
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	bd80      	pop	{r7, pc}

08003d9e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d9e:	b580      	push	{r7, lr}
 8003da0:	b082      	sub	sp, #8
 8003da2:	af00      	add	r7, sp, #0
 8003da4:	4603      	mov	r3, r0
 8003da6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003da8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dac:	4618      	mov	r0, r3
 8003dae:	f7ff ff33 	bl	8003c18 <__NVIC_EnableIRQ>
}
 8003db2:	bf00      	nop
 8003db4:	3708      	adds	r7, #8
 8003db6:	46bd      	mov	sp, r7
 8003db8:	bd80      	pop	{r7, pc}

08003dba <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003dba:	b580      	push	{r7, lr}
 8003dbc:	b082      	sub	sp, #8
 8003dbe:	af00      	add	r7, sp, #0
 8003dc0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003dc2:	6878      	ldr	r0, [r7, #4]
 8003dc4:	f7ff ffa4 	bl	8003d10 <SysTick_Config>
 8003dc8:	4603      	mov	r3, r0
}
 8003dca:	4618      	mov	r0, r3
 8003dcc:	3708      	adds	r7, #8
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	bd80      	pop	{r7, pc}
	...

08003dd4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b084      	sub	sp, #16
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d101      	bne.n	8003de6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003de2:	2301      	movs	r3, #1
 8003de4:	e08d      	b.n	8003f02 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	461a      	mov	r2, r3
 8003dec:	4b47      	ldr	r3, [pc, #284]	; (8003f0c <HAL_DMA_Init+0x138>)
 8003dee:	429a      	cmp	r2, r3
 8003df0:	d80f      	bhi.n	8003e12 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	461a      	mov	r2, r3
 8003df8:	4b45      	ldr	r3, [pc, #276]	; (8003f10 <HAL_DMA_Init+0x13c>)
 8003dfa:	4413      	add	r3, r2
 8003dfc:	4a45      	ldr	r2, [pc, #276]	; (8003f14 <HAL_DMA_Init+0x140>)
 8003dfe:	fba2 2303 	umull	r2, r3, r2, r3
 8003e02:	091b      	lsrs	r3, r3, #4
 8003e04:	009a      	lsls	r2, r3, #2
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	4a42      	ldr	r2, [pc, #264]	; (8003f18 <HAL_DMA_Init+0x144>)
 8003e0e:	641a      	str	r2, [r3, #64]	; 0x40
 8003e10:	e00e      	b.n	8003e30 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	461a      	mov	r2, r3
 8003e18:	4b40      	ldr	r3, [pc, #256]	; (8003f1c <HAL_DMA_Init+0x148>)
 8003e1a:	4413      	add	r3, r2
 8003e1c:	4a3d      	ldr	r2, [pc, #244]	; (8003f14 <HAL_DMA_Init+0x140>)
 8003e1e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e22:	091b      	lsrs	r3, r3, #4
 8003e24:	009a      	lsls	r2, r3, #2
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	4a3c      	ldr	r2, [pc, #240]	; (8003f20 <HAL_DMA_Init+0x14c>)
 8003e2e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2202      	movs	r2, #2
 8003e34:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8003e46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e4a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003e54:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	691b      	ldr	r3, [r3, #16]
 8003e5a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e60:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	699b      	ldr	r3, [r3, #24]
 8003e66:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e6c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6a1b      	ldr	r3, [r3, #32]
 8003e72:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003e74:	68fa      	ldr	r2, [r7, #12]
 8003e76:	4313      	orrs	r3, r2
 8003e78:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	68fa      	ldr	r2, [r7, #12]
 8003e80:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003e82:	6878      	ldr	r0, [r7, #4]
 8003e84:	f000 fa76 	bl	8004374 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	689b      	ldr	r3, [r3, #8]
 8003e8c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003e90:	d102      	bne.n	8003e98 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2200      	movs	r2, #0
 8003e96:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	685a      	ldr	r2, [r3, #4]
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ea0:	b2d2      	uxtb	r2, r2
 8003ea2:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ea8:	687a      	ldr	r2, [r7, #4]
 8003eaa:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003eac:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	685b      	ldr	r3, [r3, #4]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d010      	beq.n	8003ed8 <HAL_DMA_Init+0x104>
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	685b      	ldr	r3, [r3, #4]
 8003eba:	2b04      	cmp	r3, #4
 8003ebc:	d80c      	bhi.n	8003ed8 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003ebe:	6878      	ldr	r0, [r7, #4]
 8003ec0:	f000 fa96 	bl	80043f0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ec8:	2200      	movs	r2, #0
 8003eca:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ed0:	687a      	ldr	r2, [r7, #4]
 8003ed2:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003ed4:	605a      	str	r2, [r3, #4]
 8003ed6:	e008      	b.n	8003eea <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2200      	movs	r2, #0
 8003edc:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	2200      	movs	r2, #0
 8003eee:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2201      	movs	r2, #1
 8003ef4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2200      	movs	r2, #0
 8003efc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003f00:	2300      	movs	r3, #0
}
 8003f02:	4618      	mov	r0, r3
 8003f04:	3710      	adds	r7, #16
 8003f06:	46bd      	mov	sp, r7
 8003f08:	bd80      	pop	{r7, pc}
 8003f0a:	bf00      	nop
 8003f0c:	40020407 	.word	0x40020407
 8003f10:	bffdfff8 	.word	0xbffdfff8
 8003f14:	cccccccd 	.word	0xcccccccd
 8003f18:	40020000 	.word	0x40020000
 8003f1c:	bffdfbf8 	.word	0xbffdfbf8
 8003f20:	40020400 	.word	0x40020400

08003f24 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b086      	sub	sp, #24
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	60f8      	str	r0, [r7, #12]
 8003f2c:	60b9      	str	r1, [r7, #8]
 8003f2e:	607a      	str	r2, [r7, #4]
 8003f30:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003f32:	2300      	movs	r3, #0
 8003f34:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003f3c:	2b01      	cmp	r3, #1
 8003f3e:	d101      	bne.n	8003f44 <HAL_DMA_Start_IT+0x20>
 8003f40:	2302      	movs	r3, #2
 8003f42:	e066      	b.n	8004012 <HAL_DMA_Start_IT+0xee>
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	2201      	movs	r2, #1
 8003f48:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003f52:	b2db      	uxtb	r3, r3
 8003f54:	2b01      	cmp	r3, #1
 8003f56:	d155      	bne.n	8004004 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	2202      	movs	r2, #2
 8003f5c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	2200      	movs	r2, #0
 8003f64:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	681a      	ldr	r2, [r3, #0]
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f022 0201 	bic.w	r2, r2, #1
 8003f74:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	687a      	ldr	r2, [r7, #4]
 8003f7a:	68b9      	ldr	r1, [r7, #8]
 8003f7c:	68f8      	ldr	r0, [r7, #12]
 8003f7e:	f000 f9bb 	bl	80042f8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d008      	beq.n	8003f9c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	681a      	ldr	r2, [r3, #0]
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f042 020e 	orr.w	r2, r2, #14
 8003f98:	601a      	str	r2, [r3, #0]
 8003f9a:	e00f      	b.n	8003fbc <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	681a      	ldr	r2, [r3, #0]
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f022 0204 	bic.w	r2, r2, #4
 8003faa:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	681a      	ldr	r2, [r3, #0]
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f042 020a 	orr.w	r2, r2, #10
 8003fba:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d007      	beq.n	8003fda <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003fce:	681a      	ldr	r2, [r3, #0]
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003fd4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003fd8:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d007      	beq.n	8003ff2 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fe6:	681a      	ldr	r2, [r3, #0]
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ff0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	681a      	ldr	r2, [r3, #0]
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f042 0201 	orr.w	r2, r2, #1
 8004000:	601a      	str	r2, [r3, #0]
 8004002:	e005      	b.n	8004010 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	2200      	movs	r2, #0
 8004008:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800400c:	2302      	movs	r3, #2
 800400e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004010:	7dfb      	ldrb	r3, [r7, #23]
}
 8004012:	4618      	mov	r0, r3
 8004014:	3718      	adds	r7, #24
 8004016:	46bd      	mov	sp, r7
 8004018:	bd80      	pop	{r7, pc}

0800401a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800401a:	b480      	push	{r7}
 800401c:	b085      	sub	sp, #20
 800401e:	af00      	add	r7, sp, #0
 8004020:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004022:	2300      	movs	r3, #0
 8004024:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800402c:	b2db      	uxtb	r3, r3
 800402e:	2b02      	cmp	r3, #2
 8004030:	d005      	beq.n	800403e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2204      	movs	r2, #4
 8004036:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8004038:	2301      	movs	r3, #1
 800403a:	73fb      	strb	r3, [r7, #15]
 800403c:	e037      	b.n	80040ae <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	681a      	ldr	r2, [r3, #0]
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f022 020e 	bic.w	r2, r2, #14
 800404c:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004052:	681a      	ldr	r2, [r3, #0]
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004058:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800405c:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	681a      	ldr	r2, [r3, #0]
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f022 0201 	bic.w	r2, r2, #1
 800406c:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004072:	f003 021f 	and.w	r2, r3, #31
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800407a:	2101      	movs	r1, #1
 800407c:	fa01 f202 	lsl.w	r2, r1, r2
 8004080:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004086:	687a      	ldr	r2, [r7, #4]
 8004088:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800408a:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004090:	2b00      	cmp	r3, #0
 8004092:	d00c      	beq.n	80040ae <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004098:	681a      	ldr	r2, [r3, #0]
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800409e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80040a2:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040a8:	687a      	ldr	r2, [r7, #4]
 80040aa:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80040ac:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2201      	movs	r2, #1
 80040b2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2200      	movs	r2, #0
 80040ba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 80040be:	7bfb      	ldrb	r3, [r7, #15]
}
 80040c0:	4618      	mov	r0, r3
 80040c2:	3714      	adds	r7, #20
 80040c4:	46bd      	mov	sp, r7
 80040c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ca:	4770      	bx	lr

080040cc <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b084      	sub	sp, #16
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80040d4:	2300      	movs	r3, #0
 80040d6:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80040de:	b2db      	uxtb	r3, r3
 80040e0:	2b02      	cmp	r3, #2
 80040e2:	d00d      	beq.n	8004100 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2204      	movs	r2, #4
 80040e8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	2201      	movs	r2, #1
 80040ee:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2200      	movs	r2, #0
 80040f6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 80040fa:	2301      	movs	r3, #1
 80040fc:	73fb      	strb	r3, [r7, #15]
 80040fe:	e047      	b.n	8004190 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	681a      	ldr	r2, [r3, #0]
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f022 020e 	bic.w	r2, r2, #14
 800410e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	681a      	ldr	r2, [r3, #0]
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f022 0201 	bic.w	r2, r2, #1
 800411e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004124:	681a      	ldr	r2, [r3, #0]
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800412a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800412e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004134:	f003 021f 	and.w	r2, r3, #31
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800413c:	2101      	movs	r1, #1
 800413e:	fa01 f202 	lsl.w	r2, r1, r2
 8004142:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004148:	687a      	ldr	r2, [r7, #4]
 800414a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800414c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004152:	2b00      	cmp	r3, #0
 8004154:	d00c      	beq.n	8004170 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800415a:	681a      	ldr	r2, [r3, #0]
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004160:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004164:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800416a:	687a      	ldr	r2, [r7, #4]
 800416c:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800416e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2201      	movs	r2, #1
 8004174:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2200      	movs	r2, #0
 800417c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004184:	2b00      	cmp	r3, #0
 8004186:	d003      	beq.n	8004190 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800418c:	6878      	ldr	r0, [r7, #4]
 800418e:	4798      	blx	r3
    }
  }
  return status;
 8004190:	7bfb      	ldrb	r3, [r7, #15]
}
 8004192:	4618      	mov	r0, r3
 8004194:	3710      	adds	r7, #16
 8004196:	46bd      	mov	sp, r7
 8004198:	bd80      	pop	{r7, pc}

0800419a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800419a:	b580      	push	{r7, lr}
 800419c:	b084      	sub	sp, #16
 800419e:	af00      	add	r7, sp, #0
 80041a0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041b6:	f003 031f 	and.w	r3, r3, #31
 80041ba:	2204      	movs	r2, #4
 80041bc:	409a      	lsls	r2, r3
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	4013      	ands	r3, r2
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d026      	beq.n	8004214 <HAL_DMA_IRQHandler+0x7a>
 80041c6:	68bb      	ldr	r3, [r7, #8]
 80041c8:	f003 0304 	and.w	r3, r3, #4
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d021      	beq.n	8004214 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f003 0320 	and.w	r3, r3, #32
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d107      	bne.n	80041ee <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	681a      	ldr	r2, [r3, #0]
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f022 0204 	bic.w	r2, r2, #4
 80041ec:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041f2:	f003 021f 	and.w	r2, r3, #31
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041fa:	2104      	movs	r1, #4
 80041fc:	fa01 f202 	lsl.w	r2, r1, r2
 8004200:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004206:	2b00      	cmp	r3, #0
 8004208:	d071      	beq.n	80042ee <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800420e:	6878      	ldr	r0, [r7, #4]
 8004210:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004212:	e06c      	b.n	80042ee <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004218:	f003 031f 	and.w	r3, r3, #31
 800421c:	2202      	movs	r2, #2
 800421e:	409a      	lsls	r2, r3
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	4013      	ands	r3, r2
 8004224:	2b00      	cmp	r3, #0
 8004226:	d02e      	beq.n	8004286 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8004228:	68bb      	ldr	r3, [r7, #8]
 800422a:	f003 0302 	and.w	r3, r3, #2
 800422e:	2b00      	cmp	r3, #0
 8004230:	d029      	beq.n	8004286 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f003 0320 	and.w	r3, r3, #32
 800423c:	2b00      	cmp	r3, #0
 800423e:	d10b      	bne.n	8004258 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	681a      	ldr	r2, [r3, #0]
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f022 020a 	bic.w	r2, r2, #10
 800424e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2201      	movs	r2, #1
 8004254:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800425c:	f003 021f 	and.w	r2, r3, #31
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004264:	2102      	movs	r1, #2
 8004266:	fa01 f202 	lsl.w	r2, r1, r2
 800426a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2200      	movs	r2, #0
 8004270:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004278:	2b00      	cmp	r3, #0
 800427a:	d038      	beq.n	80042ee <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004280:	6878      	ldr	r0, [r7, #4]
 8004282:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004284:	e033      	b.n	80042ee <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800428a:	f003 031f 	and.w	r3, r3, #31
 800428e:	2208      	movs	r2, #8
 8004290:	409a      	lsls	r2, r3
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	4013      	ands	r3, r2
 8004296:	2b00      	cmp	r3, #0
 8004298:	d02a      	beq.n	80042f0 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800429a:	68bb      	ldr	r3, [r7, #8]
 800429c:	f003 0308 	and.w	r3, r3, #8
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d025      	beq.n	80042f0 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	681a      	ldr	r2, [r3, #0]
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f022 020e 	bic.w	r2, r2, #14
 80042b2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042b8:	f003 021f 	and.w	r2, r3, #31
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042c0:	2101      	movs	r1, #1
 80042c2:	fa01 f202 	lsl.w	r2, r1, r2
 80042c6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2201      	movs	r2, #1
 80042cc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2201      	movs	r2, #1
 80042d2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	2200      	movs	r2, #0
 80042da:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d004      	beq.n	80042f0 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042ea:	6878      	ldr	r0, [r7, #4]
 80042ec:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80042ee:	bf00      	nop
 80042f0:	bf00      	nop
}
 80042f2:	3710      	adds	r7, #16
 80042f4:	46bd      	mov	sp, r7
 80042f6:	bd80      	pop	{r7, pc}

080042f8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80042f8:	b480      	push	{r7}
 80042fa:	b085      	sub	sp, #20
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	60f8      	str	r0, [r7, #12]
 8004300:	60b9      	str	r1, [r7, #8]
 8004302:	607a      	str	r2, [r7, #4]
 8004304:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800430a:	68fa      	ldr	r2, [r7, #12]
 800430c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800430e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004314:	2b00      	cmp	r3, #0
 8004316:	d004      	beq.n	8004322 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800431c:	68fa      	ldr	r2, [r7, #12]
 800431e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004320:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004326:	f003 021f 	and.w	r2, r3, #31
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800432e:	2101      	movs	r1, #1
 8004330:	fa01 f202 	lsl.w	r2, r1, r2
 8004334:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	683a      	ldr	r2, [r7, #0]
 800433c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	689b      	ldr	r3, [r3, #8]
 8004342:	2b10      	cmp	r3, #16
 8004344:	d108      	bne.n	8004358 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	687a      	ldr	r2, [r7, #4]
 800434c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	68ba      	ldr	r2, [r7, #8]
 8004354:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004356:	e007      	b.n	8004368 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	68ba      	ldr	r2, [r7, #8]
 800435e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	687a      	ldr	r2, [r7, #4]
 8004366:	60da      	str	r2, [r3, #12]
}
 8004368:	bf00      	nop
 800436a:	3714      	adds	r7, #20
 800436c:	46bd      	mov	sp, r7
 800436e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004372:	4770      	bx	lr

08004374 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004374:	b480      	push	{r7}
 8004376:	b087      	sub	sp, #28
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	461a      	mov	r2, r3
 8004382:	4b16      	ldr	r3, [pc, #88]	; (80043dc <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8004384:	429a      	cmp	r2, r3
 8004386:	d802      	bhi.n	800438e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8004388:	4b15      	ldr	r3, [pc, #84]	; (80043e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800438a:	617b      	str	r3, [r7, #20]
 800438c:	e001      	b.n	8004392 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800438e:	4b15      	ldr	r3, [pc, #84]	; (80043e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004390:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8004392:	697b      	ldr	r3, [r7, #20]
 8004394:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	b2db      	uxtb	r3, r3
 800439c:	3b08      	subs	r3, #8
 800439e:	4a12      	ldr	r2, [pc, #72]	; (80043e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80043a0:	fba2 2303 	umull	r2, r3, r2, r3
 80043a4:	091b      	lsrs	r3, r3, #4
 80043a6:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043ac:	089b      	lsrs	r3, r3, #2
 80043ae:	009a      	lsls	r2, r3, #2
 80043b0:	693b      	ldr	r3, [r7, #16]
 80043b2:	4413      	add	r3, r2
 80043b4:	461a      	mov	r2, r3
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	4a0b      	ldr	r2, [pc, #44]	; (80043ec <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80043be:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	f003 031f 	and.w	r3, r3, #31
 80043c6:	2201      	movs	r2, #1
 80043c8:	409a      	lsls	r2, r3
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	651a      	str	r2, [r3, #80]	; 0x50
}
 80043ce:	bf00      	nop
 80043d0:	371c      	adds	r7, #28
 80043d2:	46bd      	mov	sp, r7
 80043d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d8:	4770      	bx	lr
 80043da:	bf00      	nop
 80043dc:	40020407 	.word	0x40020407
 80043e0:	40020800 	.word	0x40020800
 80043e4:	40020820 	.word	0x40020820
 80043e8:	cccccccd 	.word	0xcccccccd
 80043ec:	40020880 	.word	0x40020880

080043f0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80043f0:	b480      	push	{r7}
 80043f2:	b085      	sub	sp, #20
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	685b      	ldr	r3, [r3, #4]
 80043fc:	b2db      	uxtb	r3, r3
 80043fe:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004400:	68fa      	ldr	r2, [r7, #12]
 8004402:	4b0b      	ldr	r3, [pc, #44]	; (8004430 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004404:	4413      	add	r3, r2
 8004406:	009b      	lsls	r3, r3, #2
 8004408:	461a      	mov	r2, r3
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	4a08      	ldr	r2, [pc, #32]	; (8004434 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004412:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	3b01      	subs	r3, #1
 8004418:	f003 031f 	and.w	r3, r3, #31
 800441c:	2201      	movs	r2, #1
 800441e:	409a      	lsls	r2, r3
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8004424:	bf00      	nop
 8004426:	3714      	adds	r7, #20
 8004428:	46bd      	mov	sp, r7
 800442a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442e:	4770      	bx	lr
 8004430:	1000823f 	.word	0x1000823f
 8004434:	40020940 	.word	0x40020940

08004438 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004438:	b480      	push	{r7}
 800443a:	b087      	sub	sp, #28
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
 8004440:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004442:	2300      	movs	r3, #0
 8004444:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004446:	e15a      	b.n	80046fe <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	681a      	ldr	r2, [r3, #0]
 800444c:	2101      	movs	r1, #1
 800444e:	697b      	ldr	r3, [r7, #20]
 8004450:	fa01 f303 	lsl.w	r3, r1, r3
 8004454:	4013      	ands	r3, r2
 8004456:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	2b00      	cmp	r3, #0
 800445c:	f000 814c 	beq.w	80046f8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	685b      	ldr	r3, [r3, #4]
 8004464:	f003 0303 	and.w	r3, r3, #3
 8004468:	2b01      	cmp	r3, #1
 800446a:	d005      	beq.n	8004478 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800446c:	683b      	ldr	r3, [r7, #0]
 800446e:	685b      	ldr	r3, [r3, #4]
 8004470:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004474:	2b02      	cmp	r3, #2
 8004476:	d130      	bne.n	80044da <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	689b      	ldr	r3, [r3, #8]
 800447c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800447e:	697b      	ldr	r3, [r7, #20]
 8004480:	005b      	lsls	r3, r3, #1
 8004482:	2203      	movs	r2, #3
 8004484:	fa02 f303 	lsl.w	r3, r2, r3
 8004488:	43db      	mvns	r3, r3
 800448a:	693a      	ldr	r2, [r7, #16]
 800448c:	4013      	ands	r3, r2
 800448e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	68da      	ldr	r2, [r3, #12]
 8004494:	697b      	ldr	r3, [r7, #20]
 8004496:	005b      	lsls	r3, r3, #1
 8004498:	fa02 f303 	lsl.w	r3, r2, r3
 800449c:	693a      	ldr	r2, [r7, #16]
 800449e:	4313      	orrs	r3, r2
 80044a0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	693a      	ldr	r2, [r7, #16]
 80044a6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80044ae:	2201      	movs	r2, #1
 80044b0:	697b      	ldr	r3, [r7, #20]
 80044b2:	fa02 f303 	lsl.w	r3, r2, r3
 80044b6:	43db      	mvns	r3, r3
 80044b8:	693a      	ldr	r2, [r7, #16]
 80044ba:	4013      	ands	r3, r2
 80044bc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80044be:	683b      	ldr	r3, [r7, #0]
 80044c0:	685b      	ldr	r3, [r3, #4]
 80044c2:	091b      	lsrs	r3, r3, #4
 80044c4:	f003 0201 	and.w	r2, r3, #1
 80044c8:	697b      	ldr	r3, [r7, #20]
 80044ca:	fa02 f303 	lsl.w	r3, r2, r3
 80044ce:	693a      	ldr	r2, [r7, #16]
 80044d0:	4313      	orrs	r3, r2
 80044d2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	693a      	ldr	r2, [r7, #16]
 80044d8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	685b      	ldr	r3, [r3, #4]
 80044de:	f003 0303 	and.w	r3, r3, #3
 80044e2:	2b03      	cmp	r3, #3
 80044e4:	d017      	beq.n	8004516 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	68db      	ldr	r3, [r3, #12]
 80044ea:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80044ec:	697b      	ldr	r3, [r7, #20]
 80044ee:	005b      	lsls	r3, r3, #1
 80044f0:	2203      	movs	r2, #3
 80044f2:	fa02 f303 	lsl.w	r3, r2, r3
 80044f6:	43db      	mvns	r3, r3
 80044f8:	693a      	ldr	r2, [r7, #16]
 80044fa:	4013      	ands	r3, r2
 80044fc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	689a      	ldr	r2, [r3, #8]
 8004502:	697b      	ldr	r3, [r7, #20]
 8004504:	005b      	lsls	r3, r3, #1
 8004506:	fa02 f303 	lsl.w	r3, r2, r3
 800450a:	693a      	ldr	r2, [r7, #16]
 800450c:	4313      	orrs	r3, r2
 800450e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	693a      	ldr	r2, [r7, #16]
 8004514:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	685b      	ldr	r3, [r3, #4]
 800451a:	f003 0303 	and.w	r3, r3, #3
 800451e:	2b02      	cmp	r3, #2
 8004520:	d123      	bne.n	800456a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004522:	697b      	ldr	r3, [r7, #20]
 8004524:	08da      	lsrs	r2, r3, #3
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	3208      	adds	r2, #8
 800452a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800452e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004530:	697b      	ldr	r3, [r7, #20]
 8004532:	f003 0307 	and.w	r3, r3, #7
 8004536:	009b      	lsls	r3, r3, #2
 8004538:	220f      	movs	r2, #15
 800453a:	fa02 f303 	lsl.w	r3, r2, r3
 800453e:	43db      	mvns	r3, r3
 8004540:	693a      	ldr	r2, [r7, #16]
 8004542:	4013      	ands	r3, r2
 8004544:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	691a      	ldr	r2, [r3, #16]
 800454a:	697b      	ldr	r3, [r7, #20]
 800454c:	f003 0307 	and.w	r3, r3, #7
 8004550:	009b      	lsls	r3, r3, #2
 8004552:	fa02 f303 	lsl.w	r3, r2, r3
 8004556:	693a      	ldr	r2, [r7, #16]
 8004558:	4313      	orrs	r3, r2
 800455a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800455c:	697b      	ldr	r3, [r7, #20]
 800455e:	08da      	lsrs	r2, r3, #3
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	3208      	adds	r2, #8
 8004564:	6939      	ldr	r1, [r7, #16]
 8004566:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004570:	697b      	ldr	r3, [r7, #20]
 8004572:	005b      	lsls	r3, r3, #1
 8004574:	2203      	movs	r2, #3
 8004576:	fa02 f303 	lsl.w	r3, r2, r3
 800457a:	43db      	mvns	r3, r3
 800457c:	693a      	ldr	r2, [r7, #16]
 800457e:	4013      	ands	r3, r2
 8004580:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	685b      	ldr	r3, [r3, #4]
 8004586:	f003 0203 	and.w	r2, r3, #3
 800458a:	697b      	ldr	r3, [r7, #20]
 800458c:	005b      	lsls	r3, r3, #1
 800458e:	fa02 f303 	lsl.w	r3, r2, r3
 8004592:	693a      	ldr	r2, [r7, #16]
 8004594:	4313      	orrs	r3, r2
 8004596:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	693a      	ldr	r2, [r7, #16]
 800459c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	685b      	ldr	r3, [r3, #4]
 80045a2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	f000 80a6 	beq.w	80046f8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80045ac:	4b5b      	ldr	r3, [pc, #364]	; (800471c <HAL_GPIO_Init+0x2e4>)
 80045ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80045b0:	4a5a      	ldr	r2, [pc, #360]	; (800471c <HAL_GPIO_Init+0x2e4>)
 80045b2:	f043 0301 	orr.w	r3, r3, #1
 80045b6:	6613      	str	r3, [r2, #96]	; 0x60
 80045b8:	4b58      	ldr	r3, [pc, #352]	; (800471c <HAL_GPIO_Init+0x2e4>)
 80045ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80045bc:	f003 0301 	and.w	r3, r3, #1
 80045c0:	60bb      	str	r3, [r7, #8]
 80045c2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80045c4:	4a56      	ldr	r2, [pc, #344]	; (8004720 <HAL_GPIO_Init+0x2e8>)
 80045c6:	697b      	ldr	r3, [r7, #20]
 80045c8:	089b      	lsrs	r3, r3, #2
 80045ca:	3302      	adds	r3, #2
 80045cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045d0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80045d2:	697b      	ldr	r3, [r7, #20]
 80045d4:	f003 0303 	and.w	r3, r3, #3
 80045d8:	009b      	lsls	r3, r3, #2
 80045da:	220f      	movs	r2, #15
 80045dc:	fa02 f303 	lsl.w	r3, r2, r3
 80045e0:	43db      	mvns	r3, r3
 80045e2:	693a      	ldr	r2, [r7, #16]
 80045e4:	4013      	ands	r3, r2
 80045e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80045ee:	d01f      	beq.n	8004630 <HAL_GPIO_Init+0x1f8>
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	4a4c      	ldr	r2, [pc, #304]	; (8004724 <HAL_GPIO_Init+0x2ec>)
 80045f4:	4293      	cmp	r3, r2
 80045f6:	d019      	beq.n	800462c <HAL_GPIO_Init+0x1f4>
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	4a4b      	ldr	r2, [pc, #300]	; (8004728 <HAL_GPIO_Init+0x2f0>)
 80045fc:	4293      	cmp	r3, r2
 80045fe:	d013      	beq.n	8004628 <HAL_GPIO_Init+0x1f0>
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	4a4a      	ldr	r2, [pc, #296]	; (800472c <HAL_GPIO_Init+0x2f4>)
 8004604:	4293      	cmp	r3, r2
 8004606:	d00d      	beq.n	8004624 <HAL_GPIO_Init+0x1ec>
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	4a49      	ldr	r2, [pc, #292]	; (8004730 <HAL_GPIO_Init+0x2f8>)
 800460c:	4293      	cmp	r3, r2
 800460e:	d007      	beq.n	8004620 <HAL_GPIO_Init+0x1e8>
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	4a48      	ldr	r2, [pc, #288]	; (8004734 <HAL_GPIO_Init+0x2fc>)
 8004614:	4293      	cmp	r3, r2
 8004616:	d101      	bne.n	800461c <HAL_GPIO_Init+0x1e4>
 8004618:	2305      	movs	r3, #5
 800461a:	e00a      	b.n	8004632 <HAL_GPIO_Init+0x1fa>
 800461c:	2306      	movs	r3, #6
 800461e:	e008      	b.n	8004632 <HAL_GPIO_Init+0x1fa>
 8004620:	2304      	movs	r3, #4
 8004622:	e006      	b.n	8004632 <HAL_GPIO_Init+0x1fa>
 8004624:	2303      	movs	r3, #3
 8004626:	e004      	b.n	8004632 <HAL_GPIO_Init+0x1fa>
 8004628:	2302      	movs	r3, #2
 800462a:	e002      	b.n	8004632 <HAL_GPIO_Init+0x1fa>
 800462c:	2301      	movs	r3, #1
 800462e:	e000      	b.n	8004632 <HAL_GPIO_Init+0x1fa>
 8004630:	2300      	movs	r3, #0
 8004632:	697a      	ldr	r2, [r7, #20]
 8004634:	f002 0203 	and.w	r2, r2, #3
 8004638:	0092      	lsls	r2, r2, #2
 800463a:	4093      	lsls	r3, r2
 800463c:	693a      	ldr	r2, [r7, #16]
 800463e:	4313      	orrs	r3, r2
 8004640:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004642:	4937      	ldr	r1, [pc, #220]	; (8004720 <HAL_GPIO_Init+0x2e8>)
 8004644:	697b      	ldr	r3, [r7, #20]
 8004646:	089b      	lsrs	r3, r3, #2
 8004648:	3302      	adds	r3, #2
 800464a:	693a      	ldr	r2, [r7, #16]
 800464c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004650:	4b39      	ldr	r3, [pc, #228]	; (8004738 <HAL_GPIO_Init+0x300>)
 8004652:	689b      	ldr	r3, [r3, #8]
 8004654:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	43db      	mvns	r3, r3
 800465a:	693a      	ldr	r2, [r7, #16]
 800465c:	4013      	ands	r3, r2
 800465e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	685b      	ldr	r3, [r3, #4]
 8004664:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004668:	2b00      	cmp	r3, #0
 800466a:	d003      	beq.n	8004674 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800466c:	693a      	ldr	r2, [r7, #16]
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	4313      	orrs	r3, r2
 8004672:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004674:	4a30      	ldr	r2, [pc, #192]	; (8004738 <HAL_GPIO_Init+0x300>)
 8004676:	693b      	ldr	r3, [r7, #16]
 8004678:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800467a:	4b2f      	ldr	r3, [pc, #188]	; (8004738 <HAL_GPIO_Init+0x300>)
 800467c:	68db      	ldr	r3, [r3, #12]
 800467e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	43db      	mvns	r3, r3
 8004684:	693a      	ldr	r2, [r7, #16]
 8004686:	4013      	ands	r3, r2
 8004688:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800468a:	683b      	ldr	r3, [r7, #0]
 800468c:	685b      	ldr	r3, [r3, #4]
 800468e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004692:	2b00      	cmp	r3, #0
 8004694:	d003      	beq.n	800469e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8004696:	693a      	ldr	r2, [r7, #16]
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	4313      	orrs	r3, r2
 800469c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800469e:	4a26      	ldr	r2, [pc, #152]	; (8004738 <HAL_GPIO_Init+0x300>)
 80046a0:	693b      	ldr	r3, [r7, #16]
 80046a2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80046a4:	4b24      	ldr	r3, [pc, #144]	; (8004738 <HAL_GPIO_Init+0x300>)
 80046a6:	685b      	ldr	r3, [r3, #4]
 80046a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	43db      	mvns	r3, r3
 80046ae:	693a      	ldr	r2, [r7, #16]
 80046b0:	4013      	ands	r3, r2
 80046b2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	685b      	ldr	r3, [r3, #4]
 80046b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d003      	beq.n	80046c8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80046c0:	693a      	ldr	r2, [r7, #16]
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	4313      	orrs	r3, r2
 80046c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80046c8:	4a1b      	ldr	r2, [pc, #108]	; (8004738 <HAL_GPIO_Init+0x300>)
 80046ca:	693b      	ldr	r3, [r7, #16]
 80046cc:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80046ce:	4b1a      	ldr	r3, [pc, #104]	; (8004738 <HAL_GPIO_Init+0x300>)
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	43db      	mvns	r3, r3
 80046d8:	693a      	ldr	r2, [r7, #16]
 80046da:	4013      	ands	r3, r2
 80046dc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	685b      	ldr	r3, [r3, #4]
 80046e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d003      	beq.n	80046f2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80046ea:	693a      	ldr	r2, [r7, #16]
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	4313      	orrs	r3, r2
 80046f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80046f2:	4a11      	ldr	r2, [pc, #68]	; (8004738 <HAL_GPIO_Init+0x300>)
 80046f4:	693b      	ldr	r3, [r7, #16]
 80046f6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80046f8:	697b      	ldr	r3, [r7, #20]
 80046fa:	3301      	adds	r3, #1
 80046fc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	681a      	ldr	r2, [r3, #0]
 8004702:	697b      	ldr	r3, [r7, #20]
 8004704:	fa22 f303 	lsr.w	r3, r2, r3
 8004708:	2b00      	cmp	r3, #0
 800470a:	f47f ae9d 	bne.w	8004448 <HAL_GPIO_Init+0x10>
  }
}
 800470e:	bf00      	nop
 8004710:	bf00      	nop
 8004712:	371c      	adds	r7, #28
 8004714:	46bd      	mov	sp, r7
 8004716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471a:	4770      	bx	lr
 800471c:	40021000 	.word	0x40021000
 8004720:	40010000 	.word	0x40010000
 8004724:	48000400 	.word	0x48000400
 8004728:	48000800 	.word	0x48000800
 800472c:	48000c00 	.word	0x48000c00
 8004730:	48001000 	.word	0x48001000
 8004734:	48001400 	.word	0x48001400
 8004738:	40010400 	.word	0x40010400

0800473c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800473c:	b480      	push	{r7}
 800473e:	b083      	sub	sp, #12
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
 8004744:	460b      	mov	r3, r1
 8004746:	807b      	strh	r3, [r7, #2]
 8004748:	4613      	mov	r3, r2
 800474a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800474c:	787b      	ldrb	r3, [r7, #1]
 800474e:	2b00      	cmp	r3, #0
 8004750:	d003      	beq.n	800475a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004752:	887a      	ldrh	r2, [r7, #2]
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004758:	e002      	b.n	8004760 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800475a:	887a      	ldrh	r2, [r7, #2]
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004760:	bf00      	nop
 8004762:	370c      	adds	r7, #12
 8004764:	46bd      	mov	sp, r7
 8004766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476a:	4770      	bx	lr

0800476c <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800476c:	b480      	push	{r7}
 800476e:	b085      	sub	sp, #20
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
 8004774:	460b      	mov	r3, r1
 8004776:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	695b      	ldr	r3, [r3, #20]
 800477c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800477e:	887a      	ldrh	r2, [r7, #2]
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	4013      	ands	r3, r2
 8004784:	041a      	lsls	r2, r3, #16
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	43d9      	mvns	r1, r3
 800478a:	887b      	ldrh	r3, [r7, #2]
 800478c:	400b      	ands	r3, r1
 800478e:	431a      	orrs	r2, r3
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	619a      	str	r2, [r3, #24]
}
 8004794:	bf00      	nop
 8004796:	3714      	adds	r7, #20
 8004798:	46bd      	mov	sp, r7
 800479a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479e:	4770      	bx	lr

080047a0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b082      	sub	sp, #8
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	4603      	mov	r3, r0
 80047a8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80047aa:	4b08      	ldr	r3, [pc, #32]	; (80047cc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80047ac:	695a      	ldr	r2, [r3, #20]
 80047ae:	88fb      	ldrh	r3, [r7, #6]
 80047b0:	4013      	ands	r3, r2
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d006      	beq.n	80047c4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80047b6:	4a05      	ldr	r2, [pc, #20]	; (80047cc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80047b8:	88fb      	ldrh	r3, [r7, #6]
 80047ba:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80047bc:	88fb      	ldrh	r3, [r7, #6]
 80047be:	4618      	mov	r0, r3
 80047c0:	f7fc ff70 	bl	80016a4 <HAL_GPIO_EXTI_Callback>
  }
}
 80047c4:	bf00      	nop
 80047c6:	3708      	adds	r7, #8
 80047c8:	46bd      	mov	sp, r7
 80047ca:	bd80      	pop	{r7, pc}
 80047cc:	40010400 	.word	0x40010400

080047d0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80047d0:	b480      	push	{r7}
 80047d2:	b085      	sub	sp, #20
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d141      	bne.n	8004862 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80047de:	4b4b      	ldr	r3, [pc, #300]	; (800490c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80047e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80047ea:	d131      	bne.n	8004850 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80047ec:	4b47      	ldr	r3, [pc, #284]	; (800490c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80047f2:	4a46      	ldr	r2, [pc, #280]	; (800490c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80047f8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80047fc:	4b43      	ldr	r3, [pc, #268]	; (800490c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004804:	4a41      	ldr	r2, [pc, #260]	; (800490c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004806:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800480a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800480c:	4b40      	ldr	r3, [pc, #256]	; (8004910 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	2232      	movs	r2, #50	; 0x32
 8004812:	fb02 f303 	mul.w	r3, r2, r3
 8004816:	4a3f      	ldr	r2, [pc, #252]	; (8004914 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004818:	fba2 2303 	umull	r2, r3, r2, r3
 800481c:	0c9b      	lsrs	r3, r3, #18
 800481e:	3301      	adds	r3, #1
 8004820:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004822:	e002      	b.n	800482a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	3b01      	subs	r3, #1
 8004828:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800482a:	4b38      	ldr	r3, [pc, #224]	; (800490c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800482c:	695b      	ldr	r3, [r3, #20]
 800482e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004832:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004836:	d102      	bne.n	800483e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	2b00      	cmp	r3, #0
 800483c:	d1f2      	bne.n	8004824 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800483e:	4b33      	ldr	r3, [pc, #204]	; (800490c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004840:	695b      	ldr	r3, [r3, #20]
 8004842:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004846:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800484a:	d158      	bne.n	80048fe <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800484c:	2303      	movs	r3, #3
 800484e:	e057      	b.n	8004900 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004850:	4b2e      	ldr	r3, [pc, #184]	; (800490c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004852:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004856:	4a2d      	ldr	r2, [pc, #180]	; (800490c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004858:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800485c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8004860:	e04d      	b.n	80048fe <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004868:	d141      	bne.n	80048ee <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800486a:	4b28      	ldr	r3, [pc, #160]	; (800490c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004872:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004876:	d131      	bne.n	80048dc <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004878:	4b24      	ldr	r3, [pc, #144]	; (800490c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800487a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800487e:	4a23      	ldr	r2, [pc, #140]	; (800490c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004880:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004884:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004888:	4b20      	ldr	r3, [pc, #128]	; (800490c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004890:	4a1e      	ldr	r2, [pc, #120]	; (800490c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004892:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004896:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004898:	4b1d      	ldr	r3, [pc, #116]	; (8004910 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	2232      	movs	r2, #50	; 0x32
 800489e:	fb02 f303 	mul.w	r3, r2, r3
 80048a2:	4a1c      	ldr	r2, [pc, #112]	; (8004914 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80048a4:	fba2 2303 	umull	r2, r3, r2, r3
 80048a8:	0c9b      	lsrs	r3, r3, #18
 80048aa:	3301      	adds	r3, #1
 80048ac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80048ae:	e002      	b.n	80048b6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	3b01      	subs	r3, #1
 80048b4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80048b6:	4b15      	ldr	r3, [pc, #84]	; (800490c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80048b8:	695b      	ldr	r3, [r3, #20]
 80048ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80048be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80048c2:	d102      	bne.n	80048ca <HAL_PWREx_ControlVoltageScaling+0xfa>
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d1f2      	bne.n	80048b0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80048ca:	4b10      	ldr	r3, [pc, #64]	; (800490c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80048cc:	695b      	ldr	r3, [r3, #20]
 80048ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80048d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80048d6:	d112      	bne.n	80048fe <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80048d8:	2303      	movs	r3, #3
 80048da:	e011      	b.n	8004900 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80048dc:	4b0b      	ldr	r3, [pc, #44]	; (800490c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80048de:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80048e2:	4a0a      	ldr	r2, [pc, #40]	; (800490c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80048e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048e8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80048ec:	e007      	b.n	80048fe <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80048ee:	4b07      	ldr	r3, [pc, #28]	; (800490c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80048f6:	4a05      	ldr	r2, [pc, #20]	; (800490c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80048f8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80048fc:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80048fe:	2300      	movs	r3, #0
}
 8004900:	4618      	mov	r0, r3
 8004902:	3714      	adds	r7, #20
 8004904:	46bd      	mov	sp, r7
 8004906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490a:	4770      	bx	lr
 800490c:	40007000 	.word	0x40007000
 8004910:	20000018 	.word	0x20000018
 8004914:	431bde83 	.word	0x431bde83

08004918 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004918:	b480      	push	{r7}
 800491a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800491c:	4b05      	ldr	r3, [pc, #20]	; (8004934 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800491e:	689b      	ldr	r3, [r3, #8]
 8004920:	4a04      	ldr	r2, [pc, #16]	; (8004934 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004922:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004926:	6093      	str	r3, [r2, #8]
}
 8004928:	bf00      	nop
 800492a:	46bd      	mov	sp, r7
 800492c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004930:	4770      	bx	lr
 8004932:	bf00      	nop
 8004934:	40007000 	.word	0x40007000

08004938 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b088      	sub	sp, #32
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d101      	bne.n	800494a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004946:	2301      	movs	r3, #1
 8004948:	e2fe      	b.n	8004f48 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f003 0301 	and.w	r3, r3, #1
 8004952:	2b00      	cmp	r3, #0
 8004954:	d075      	beq.n	8004a42 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004956:	4b97      	ldr	r3, [pc, #604]	; (8004bb4 <HAL_RCC_OscConfig+0x27c>)
 8004958:	689b      	ldr	r3, [r3, #8]
 800495a:	f003 030c 	and.w	r3, r3, #12
 800495e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004960:	4b94      	ldr	r3, [pc, #592]	; (8004bb4 <HAL_RCC_OscConfig+0x27c>)
 8004962:	68db      	ldr	r3, [r3, #12]
 8004964:	f003 0303 	and.w	r3, r3, #3
 8004968:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800496a:	69bb      	ldr	r3, [r7, #24]
 800496c:	2b0c      	cmp	r3, #12
 800496e:	d102      	bne.n	8004976 <HAL_RCC_OscConfig+0x3e>
 8004970:	697b      	ldr	r3, [r7, #20]
 8004972:	2b03      	cmp	r3, #3
 8004974:	d002      	beq.n	800497c <HAL_RCC_OscConfig+0x44>
 8004976:	69bb      	ldr	r3, [r7, #24]
 8004978:	2b08      	cmp	r3, #8
 800497a:	d10b      	bne.n	8004994 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800497c:	4b8d      	ldr	r3, [pc, #564]	; (8004bb4 <HAL_RCC_OscConfig+0x27c>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004984:	2b00      	cmp	r3, #0
 8004986:	d05b      	beq.n	8004a40 <HAL_RCC_OscConfig+0x108>
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	2b00      	cmp	r3, #0
 800498e:	d157      	bne.n	8004a40 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004990:	2301      	movs	r3, #1
 8004992:	e2d9      	b.n	8004f48 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	685b      	ldr	r3, [r3, #4]
 8004998:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800499c:	d106      	bne.n	80049ac <HAL_RCC_OscConfig+0x74>
 800499e:	4b85      	ldr	r3, [pc, #532]	; (8004bb4 <HAL_RCC_OscConfig+0x27c>)
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	4a84      	ldr	r2, [pc, #528]	; (8004bb4 <HAL_RCC_OscConfig+0x27c>)
 80049a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049a8:	6013      	str	r3, [r2, #0]
 80049aa:	e01d      	b.n	80049e8 <HAL_RCC_OscConfig+0xb0>
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	685b      	ldr	r3, [r3, #4]
 80049b0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80049b4:	d10c      	bne.n	80049d0 <HAL_RCC_OscConfig+0x98>
 80049b6:	4b7f      	ldr	r3, [pc, #508]	; (8004bb4 <HAL_RCC_OscConfig+0x27c>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	4a7e      	ldr	r2, [pc, #504]	; (8004bb4 <HAL_RCC_OscConfig+0x27c>)
 80049bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80049c0:	6013      	str	r3, [r2, #0]
 80049c2:	4b7c      	ldr	r3, [pc, #496]	; (8004bb4 <HAL_RCC_OscConfig+0x27c>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	4a7b      	ldr	r2, [pc, #492]	; (8004bb4 <HAL_RCC_OscConfig+0x27c>)
 80049c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049cc:	6013      	str	r3, [r2, #0]
 80049ce:	e00b      	b.n	80049e8 <HAL_RCC_OscConfig+0xb0>
 80049d0:	4b78      	ldr	r3, [pc, #480]	; (8004bb4 <HAL_RCC_OscConfig+0x27c>)
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	4a77      	ldr	r2, [pc, #476]	; (8004bb4 <HAL_RCC_OscConfig+0x27c>)
 80049d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80049da:	6013      	str	r3, [r2, #0]
 80049dc:	4b75      	ldr	r3, [pc, #468]	; (8004bb4 <HAL_RCC_OscConfig+0x27c>)
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	4a74      	ldr	r2, [pc, #464]	; (8004bb4 <HAL_RCC_OscConfig+0x27c>)
 80049e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80049e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d013      	beq.n	8004a18 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049f0:	f7fd fab2 	bl	8001f58 <HAL_GetTick>
 80049f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80049f6:	e008      	b.n	8004a0a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80049f8:	f7fd faae 	bl	8001f58 <HAL_GetTick>
 80049fc:	4602      	mov	r2, r0
 80049fe:	693b      	ldr	r3, [r7, #16]
 8004a00:	1ad3      	subs	r3, r2, r3
 8004a02:	2b64      	cmp	r3, #100	; 0x64
 8004a04:	d901      	bls.n	8004a0a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004a06:	2303      	movs	r3, #3
 8004a08:	e29e      	b.n	8004f48 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004a0a:	4b6a      	ldr	r3, [pc, #424]	; (8004bb4 <HAL_RCC_OscConfig+0x27c>)
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d0f0      	beq.n	80049f8 <HAL_RCC_OscConfig+0xc0>
 8004a16:	e014      	b.n	8004a42 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a18:	f7fd fa9e 	bl	8001f58 <HAL_GetTick>
 8004a1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004a1e:	e008      	b.n	8004a32 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a20:	f7fd fa9a 	bl	8001f58 <HAL_GetTick>
 8004a24:	4602      	mov	r2, r0
 8004a26:	693b      	ldr	r3, [r7, #16]
 8004a28:	1ad3      	subs	r3, r2, r3
 8004a2a:	2b64      	cmp	r3, #100	; 0x64
 8004a2c:	d901      	bls.n	8004a32 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004a2e:	2303      	movs	r3, #3
 8004a30:	e28a      	b.n	8004f48 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004a32:	4b60      	ldr	r3, [pc, #384]	; (8004bb4 <HAL_RCC_OscConfig+0x27c>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d1f0      	bne.n	8004a20 <HAL_RCC_OscConfig+0xe8>
 8004a3e:	e000      	b.n	8004a42 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f003 0302 	and.w	r3, r3, #2
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d075      	beq.n	8004b3a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004a4e:	4b59      	ldr	r3, [pc, #356]	; (8004bb4 <HAL_RCC_OscConfig+0x27c>)
 8004a50:	689b      	ldr	r3, [r3, #8]
 8004a52:	f003 030c 	and.w	r3, r3, #12
 8004a56:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004a58:	4b56      	ldr	r3, [pc, #344]	; (8004bb4 <HAL_RCC_OscConfig+0x27c>)
 8004a5a:	68db      	ldr	r3, [r3, #12]
 8004a5c:	f003 0303 	and.w	r3, r3, #3
 8004a60:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8004a62:	69bb      	ldr	r3, [r7, #24]
 8004a64:	2b0c      	cmp	r3, #12
 8004a66:	d102      	bne.n	8004a6e <HAL_RCC_OscConfig+0x136>
 8004a68:	697b      	ldr	r3, [r7, #20]
 8004a6a:	2b02      	cmp	r3, #2
 8004a6c:	d002      	beq.n	8004a74 <HAL_RCC_OscConfig+0x13c>
 8004a6e:	69bb      	ldr	r3, [r7, #24]
 8004a70:	2b04      	cmp	r3, #4
 8004a72:	d11f      	bne.n	8004ab4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004a74:	4b4f      	ldr	r3, [pc, #316]	; (8004bb4 <HAL_RCC_OscConfig+0x27c>)
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d005      	beq.n	8004a8c <HAL_RCC_OscConfig+0x154>
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	68db      	ldr	r3, [r3, #12]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d101      	bne.n	8004a8c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004a88:	2301      	movs	r3, #1
 8004a8a:	e25d      	b.n	8004f48 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a8c:	4b49      	ldr	r3, [pc, #292]	; (8004bb4 <HAL_RCC_OscConfig+0x27c>)
 8004a8e:	685b      	ldr	r3, [r3, #4]
 8004a90:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	691b      	ldr	r3, [r3, #16]
 8004a98:	061b      	lsls	r3, r3, #24
 8004a9a:	4946      	ldr	r1, [pc, #280]	; (8004bb4 <HAL_RCC_OscConfig+0x27c>)
 8004a9c:	4313      	orrs	r3, r2
 8004a9e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004aa0:	4b45      	ldr	r3, [pc, #276]	; (8004bb8 <HAL_RCC_OscConfig+0x280>)
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	f7fd fa0b 	bl	8001ec0 <HAL_InitTick>
 8004aaa:	4603      	mov	r3, r0
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d043      	beq.n	8004b38 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8004ab0:	2301      	movs	r3, #1
 8004ab2:	e249      	b.n	8004f48 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	68db      	ldr	r3, [r3, #12]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d023      	beq.n	8004b04 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004abc:	4b3d      	ldr	r3, [pc, #244]	; (8004bb4 <HAL_RCC_OscConfig+0x27c>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	4a3c      	ldr	r2, [pc, #240]	; (8004bb4 <HAL_RCC_OscConfig+0x27c>)
 8004ac2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ac6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ac8:	f7fd fa46 	bl	8001f58 <HAL_GetTick>
 8004acc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004ace:	e008      	b.n	8004ae2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ad0:	f7fd fa42 	bl	8001f58 <HAL_GetTick>
 8004ad4:	4602      	mov	r2, r0
 8004ad6:	693b      	ldr	r3, [r7, #16]
 8004ad8:	1ad3      	subs	r3, r2, r3
 8004ada:	2b02      	cmp	r3, #2
 8004adc:	d901      	bls.n	8004ae2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004ade:	2303      	movs	r3, #3
 8004ae0:	e232      	b.n	8004f48 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004ae2:	4b34      	ldr	r3, [pc, #208]	; (8004bb4 <HAL_RCC_OscConfig+0x27c>)
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d0f0      	beq.n	8004ad0 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004aee:	4b31      	ldr	r3, [pc, #196]	; (8004bb4 <HAL_RCC_OscConfig+0x27c>)
 8004af0:	685b      	ldr	r3, [r3, #4]
 8004af2:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	691b      	ldr	r3, [r3, #16]
 8004afa:	061b      	lsls	r3, r3, #24
 8004afc:	492d      	ldr	r1, [pc, #180]	; (8004bb4 <HAL_RCC_OscConfig+0x27c>)
 8004afe:	4313      	orrs	r3, r2
 8004b00:	604b      	str	r3, [r1, #4]
 8004b02:	e01a      	b.n	8004b3a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004b04:	4b2b      	ldr	r3, [pc, #172]	; (8004bb4 <HAL_RCC_OscConfig+0x27c>)
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	4a2a      	ldr	r2, [pc, #168]	; (8004bb4 <HAL_RCC_OscConfig+0x27c>)
 8004b0a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004b0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b10:	f7fd fa22 	bl	8001f58 <HAL_GetTick>
 8004b14:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004b16:	e008      	b.n	8004b2a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b18:	f7fd fa1e 	bl	8001f58 <HAL_GetTick>
 8004b1c:	4602      	mov	r2, r0
 8004b1e:	693b      	ldr	r3, [r7, #16]
 8004b20:	1ad3      	subs	r3, r2, r3
 8004b22:	2b02      	cmp	r3, #2
 8004b24:	d901      	bls.n	8004b2a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004b26:	2303      	movs	r3, #3
 8004b28:	e20e      	b.n	8004f48 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004b2a:	4b22      	ldr	r3, [pc, #136]	; (8004bb4 <HAL_RCC_OscConfig+0x27c>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d1f0      	bne.n	8004b18 <HAL_RCC_OscConfig+0x1e0>
 8004b36:	e000      	b.n	8004b3a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004b38:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f003 0308 	and.w	r3, r3, #8
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d041      	beq.n	8004bca <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	695b      	ldr	r3, [r3, #20]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d01c      	beq.n	8004b88 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004b4e:	4b19      	ldr	r3, [pc, #100]	; (8004bb4 <HAL_RCC_OscConfig+0x27c>)
 8004b50:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004b54:	4a17      	ldr	r2, [pc, #92]	; (8004bb4 <HAL_RCC_OscConfig+0x27c>)
 8004b56:	f043 0301 	orr.w	r3, r3, #1
 8004b5a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b5e:	f7fd f9fb 	bl	8001f58 <HAL_GetTick>
 8004b62:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004b64:	e008      	b.n	8004b78 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b66:	f7fd f9f7 	bl	8001f58 <HAL_GetTick>
 8004b6a:	4602      	mov	r2, r0
 8004b6c:	693b      	ldr	r3, [r7, #16]
 8004b6e:	1ad3      	subs	r3, r2, r3
 8004b70:	2b02      	cmp	r3, #2
 8004b72:	d901      	bls.n	8004b78 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004b74:	2303      	movs	r3, #3
 8004b76:	e1e7      	b.n	8004f48 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004b78:	4b0e      	ldr	r3, [pc, #56]	; (8004bb4 <HAL_RCC_OscConfig+0x27c>)
 8004b7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004b7e:	f003 0302 	and.w	r3, r3, #2
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d0ef      	beq.n	8004b66 <HAL_RCC_OscConfig+0x22e>
 8004b86:	e020      	b.n	8004bca <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004b88:	4b0a      	ldr	r3, [pc, #40]	; (8004bb4 <HAL_RCC_OscConfig+0x27c>)
 8004b8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004b8e:	4a09      	ldr	r2, [pc, #36]	; (8004bb4 <HAL_RCC_OscConfig+0x27c>)
 8004b90:	f023 0301 	bic.w	r3, r3, #1
 8004b94:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b98:	f7fd f9de 	bl	8001f58 <HAL_GetTick>
 8004b9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004b9e:	e00d      	b.n	8004bbc <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ba0:	f7fd f9da 	bl	8001f58 <HAL_GetTick>
 8004ba4:	4602      	mov	r2, r0
 8004ba6:	693b      	ldr	r3, [r7, #16]
 8004ba8:	1ad3      	subs	r3, r2, r3
 8004baa:	2b02      	cmp	r3, #2
 8004bac:	d906      	bls.n	8004bbc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004bae:	2303      	movs	r3, #3
 8004bb0:	e1ca      	b.n	8004f48 <HAL_RCC_OscConfig+0x610>
 8004bb2:	bf00      	nop
 8004bb4:	40021000 	.word	0x40021000
 8004bb8:	2000001c 	.word	0x2000001c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004bbc:	4b8c      	ldr	r3, [pc, #560]	; (8004df0 <HAL_RCC_OscConfig+0x4b8>)
 8004bbe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004bc2:	f003 0302 	and.w	r3, r3, #2
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d1ea      	bne.n	8004ba0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f003 0304 	and.w	r3, r3, #4
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	f000 80a6 	beq.w	8004d24 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004bd8:	2300      	movs	r3, #0
 8004bda:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004bdc:	4b84      	ldr	r3, [pc, #528]	; (8004df0 <HAL_RCC_OscConfig+0x4b8>)
 8004bde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004be0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d101      	bne.n	8004bec <HAL_RCC_OscConfig+0x2b4>
 8004be8:	2301      	movs	r3, #1
 8004bea:	e000      	b.n	8004bee <HAL_RCC_OscConfig+0x2b6>
 8004bec:	2300      	movs	r3, #0
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d00d      	beq.n	8004c0e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004bf2:	4b7f      	ldr	r3, [pc, #508]	; (8004df0 <HAL_RCC_OscConfig+0x4b8>)
 8004bf4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bf6:	4a7e      	ldr	r2, [pc, #504]	; (8004df0 <HAL_RCC_OscConfig+0x4b8>)
 8004bf8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004bfc:	6593      	str	r3, [r2, #88]	; 0x58
 8004bfe:	4b7c      	ldr	r3, [pc, #496]	; (8004df0 <HAL_RCC_OscConfig+0x4b8>)
 8004c00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c06:	60fb      	str	r3, [r7, #12]
 8004c08:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004c0a:	2301      	movs	r3, #1
 8004c0c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004c0e:	4b79      	ldr	r3, [pc, #484]	; (8004df4 <HAL_RCC_OscConfig+0x4bc>)
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d118      	bne.n	8004c4c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004c1a:	4b76      	ldr	r3, [pc, #472]	; (8004df4 <HAL_RCC_OscConfig+0x4bc>)
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	4a75      	ldr	r2, [pc, #468]	; (8004df4 <HAL_RCC_OscConfig+0x4bc>)
 8004c20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c24:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c26:	f7fd f997 	bl	8001f58 <HAL_GetTick>
 8004c2a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004c2c:	e008      	b.n	8004c40 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c2e:	f7fd f993 	bl	8001f58 <HAL_GetTick>
 8004c32:	4602      	mov	r2, r0
 8004c34:	693b      	ldr	r3, [r7, #16]
 8004c36:	1ad3      	subs	r3, r2, r3
 8004c38:	2b02      	cmp	r3, #2
 8004c3a:	d901      	bls.n	8004c40 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004c3c:	2303      	movs	r3, #3
 8004c3e:	e183      	b.n	8004f48 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004c40:	4b6c      	ldr	r3, [pc, #432]	; (8004df4 <HAL_RCC_OscConfig+0x4bc>)
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d0f0      	beq.n	8004c2e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	689b      	ldr	r3, [r3, #8]
 8004c50:	2b01      	cmp	r3, #1
 8004c52:	d108      	bne.n	8004c66 <HAL_RCC_OscConfig+0x32e>
 8004c54:	4b66      	ldr	r3, [pc, #408]	; (8004df0 <HAL_RCC_OscConfig+0x4b8>)
 8004c56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c5a:	4a65      	ldr	r2, [pc, #404]	; (8004df0 <HAL_RCC_OscConfig+0x4b8>)
 8004c5c:	f043 0301 	orr.w	r3, r3, #1
 8004c60:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004c64:	e024      	b.n	8004cb0 <HAL_RCC_OscConfig+0x378>
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	689b      	ldr	r3, [r3, #8]
 8004c6a:	2b05      	cmp	r3, #5
 8004c6c:	d110      	bne.n	8004c90 <HAL_RCC_OscConfig+0x358>
 8004c6e:	4b60      	ldr	r3, [pc, #384]	; (8004df0 <HAL_RCC_OscConfig+0x4b8>)
 8004c70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c74:	4a5e      	ldr	r2, [pc, #376]	; (8004df0 <HAL_RCC_OscConfig+0x4b8>)
 8004c76:	f043 0304 	orr.w	r3, r3, #4
 8004c7a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004c7e:	4b5c      	ldr	r3, [pc, #368]	; (8004df0 <HAL_RCC_OscConfig+0x4b8>)
 8004c80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c84:	4a5a      	ldr	r2, [pc, #360]	; (8004df0 <HAL_RCC_OscConfig+0x4b8>)
 8004c86:	f043 0301 	orr.w	r3, r3, #1
 8004c8a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004c8e:	e00f      	b.n	8004cb0 <HAL_RCC_OscConfig+0x378>
 8004c90:	4b57      	ldr	r3, [pc, #348]	; (8004df0 <HAL_RCC_OscConfig+0x4b8>)
 8004c92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c96:	4a56      	ldr	r2, [pc, #344]	; (8004df0 <HAL_RCC_OscConfig+0x4b8>)
 8004c98:	f023 0301 	bic.w	r3, r3, #1
 8004c9c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004ca0:	4b53      	ldr	r3, [pc, #332]	; (8004df0 <HAL_RCC_OscConfig+0x4b8>)
 8004ca2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ca6:	4a52      	ldr	r2, [pc, #328]	; (8004df0 <HAL_RCC_OscConfig+0x4b8>)
 8004ca8:	f023 0304 	bic.w	r3, r3, #4
 8004cac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	689b      	ldr	r3, [r3, #8]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d016      	beq.n	8004ce6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cb8:	f7fd f94e 	bl	8001f58 <HAL_GetTick>
 8004cbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004cbe:	e00a      	b.n	8004cd6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004cc0:	f7fd f94a 	bl	8001f58 <HAL_GetTick>
 8004cc4:	4602      	mov	r2, r0
 8004cc6:	693b      	ldr	r3, [r7, #16]
 8004cc8:	1ad3      	subs	r3, r2, r3
 8004cca:	f241 3288 	movw	r2, #5000	; 0x1388
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d901      	bls.n	8004cd6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004cd2:	2303      	movs	r3, #3
 8004cd4:	e138      	b.n	8004f48 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004cd6:	4b46      	ldr	r3, [pc, #280]	; (8004df0 <HAL_RCC_OscConfig+0x4b8>)
 8004cd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cdc:	f003 0302 	and.w	r3, r3, #2
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d0ed      	beq.n	8004cc0 <HAL_RCC_OscConfig+0x388>
 8004ce4:	e015      	b.n	8004d12 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ce6:	f7fd f937 	bl	8001f58 <HAL_GetTick>
 8004cea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004cec:	e00a      	b.n	8004d04 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004cee:	f7fd f933 	bl	8001f58 <HAL_GetTick>
 8004cf2:	4602      	mov	r2, r0
 8004cf4:	693b      	ldr	r3, [r7, #16]
 8004cf6:	1ad3      	subs	r3, r2, r3
 8004cf8:	f241 3288 	movw	r2, #5000	; 0x1388
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d901      	bls.n	8004d04 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004d00:	2303      	movs	r3, #3
 8004d02:	e121      	b.n	8004f48 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004d04:	4b3a      	ldr	r3, [pc, #232]	; (8004df0 <HAL_RCC_OscConfig+0x4b8>)
 8004d06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d0a:	f003 0302 	and.w	r3, r3, #2
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d1ed      	bne.n	8004cee <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004d12:	7ffb      	ldrb	r3, [r7, #31]
 8004d14:	2b01      	cmp	r3, #1
 8004d16:	d105      	bne.n	8004d24 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d18:	4b35      	ldr	r3, [pc, #212]	; (8004df0 <HAL_RCC_OscConfig+0x4b8>)
 8004d1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d1c:	4a34      	ldr	r2, [pc, #208]	; (8004df0 <HAL_RCC_OscConfig+0x4b8>)
 8004d1e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d22:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f003 0320 	and.w	r3, r3, #32
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d03c      	beq.n	8004daa <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	699b      	ldr	r3, [r3, #24]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d01c      	beq.n	8004d72 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004d38:	4b2d      	ldr	r3, [pc, #180]	; (8004df0 <HAL_RCC_OscConfig+0x4b8>)
 8004d3a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004d3e:	4a2c      	ldr	r2, [pc, #176]	; (8004df0 <HAL_RCC_OscConfig+0x4b8>)
 8004d40:	f043 0301 	orr.w	r3, r3, #1
 8004d44:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d48:	f7fd f906 	bl	8001f58 <HAL_GetTick>
 8004d4c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004d4e:	e008      	b.n	8004d62 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004d50:	f7fd f902 	bl	8001f58 <HAL_GetTick>
 8004d54:	4602      	mov	r2, r0
 8004d56:	693b      	ldr	r3, [r7, #16]
 8004d58:	1ad3      	subs	r3, r2, r3
 8004d5a:	2b02      	cmp	r3, #2
 8004d5c:	d901      	bls.n	8004d62 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004d5e:	2303      	movs	r3, #3
 8004d60:	e0f2      	b.n	8004f48 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004d62:	4b23      	ldr	r3, [pc, #140]	; (8004df0 <HAL_RCC_OscConfig+0x4b8>)
 8004d64:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004d68:	f003 0302 	and.w	r3, r3, #2
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d0ef      	beq.n	8004d50 <HAL_RCC_OscConfig+0x418>
 8004d70:	e01b      	b.n	8004daa <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004d72:	4b1f      	ldr	r3, [pc, #124]	; (8004df0 <HAL_RCC_OscConfig+0x4b8>)
 8004d74:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004d78:	4a1d      	ldr	r2, [pc, #116]	; (8004df0 <HAL_RCC_OscConfig+0x4b8>)
 8004d7a:	f023 0301 	bic.w	r3, r3, #1
 8004d7e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d82:	f7fd f8e9 	bl	8001f58 <HAL_GetTick>
 8004d86:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004d88:	e008      	b.n	8004d9c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004d8a:	f7fd f8e5 	bl	8001f58 <HAL_GetTick>
 8004d8e:	4602      	mov	r2, r0
 8004d90:	693b      	ldr	r3, [r7, #16]
 8004d92:	1ad3      	subs	r3, r2, r3
 8004d94:	2b02      	cmp	r3, #2
 8004d96:	d901      	bls.n	8004d9c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004d98:	2303      	movs	r3, #3
 8004d9a:	e0d5      	b.n	8004f48 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004d9c:	4b14      	ldr	r3, [pc, #80]	; (8004df0 <HAL_RCC_OscConfig+0x4b8>)
 8004d9e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004da2:	f003 0302 	and.w	r3, r3, #2
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d1ef      	bne.n	8004d8a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	69db      	ldr	r3, [r3, #28]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	f000 80c9 	beq.w	8004f46 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004db4:	4b0e      	ldr	r3, [pc, #56]	; (8004df0 <HAL_RCC_OscConfig+0x4b8>)
 8004db6:	689b      	ldr	r3, [r3, #8]
 8004db8:	f003 030c 	and.w	r3, r3, #12
 8004dbc:	2b0c      	cmp	r3, #12
 8004dbe:	f000 8083 	beq.w	8004ec8 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	69db      	ldr	r3, [r3, #28]
 8004dc6:	2b02      	cmp	r3, #2
 8004dc8:	d15e      	bne.n	8004e88 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004dca:	4b09      	ldr	r3, [pc, #36]	; (8004df0 <HAL_RCC_OscConfig+0x4b8>)
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	4a08      	ldr	r2, [pc, #32]	; (8004df0 <HAL_RCC_OscConfig+0x4b8>)
 8004dd0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004dd4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dd6:	f7fd f8bf 	bl	8001f58 <HAL_GetTick>
 8004dda:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ddc:	e00c      	b.n	8004df8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004dde:	f7fd f8bb 	bl	8001f58 <HAL_GetTick>
 8004de2:	4602      	mov	r2, r0
 8004de4:	693b      	ldr	r3, [r7, #16]
 8004de6:	1ad3      	subs	r3, r2, r3
 8004de8:	2b02      	cmp	r3, #2
 8004dea:	d905      	bls.n	8004df8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8004dec:	2303      	movs	r3, #3
 8004dee:	e0ab      	b.n	8004f48 <HAL_RCC_OscConfig+0x610>
 8004df0:	40021000 	.word	0x40021000
 8004df4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004df8:	4b55      	ldr	r3, [pc, #340]	; (8004f50 <HAL_RCC_OscConfig+0x618>)
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d1ec      	bne.n	8004dde <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004e04:	4b52      	ldr	r3, [pc, #328]	; (8004f50 <HAL_RCC_OscConfig+0x618>)
 8004e06:	68da      	ldr	r2, [r3, #12]
 8004e08:	4b52      	ldr	r3, [pc, #328]	; (8004f54 <HAL_RCC_OscConfig+0x61c>)
 8004e0a:	4013      	ands	r3, r2
 8004e0c:	687a      	ldr	r2, [r7, #4]
 8004e0e:	6a11      	ldr	r1, [r2, #32]
 8004e10:	687a      	ldr	r2, [r7, #4]
 8004e12:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004e14:	3a01      	subs	r2, #1
 8004e16:	0112      	lsls	r2, r2, #4
 8004e18:	4311      	orrs	r1, r2
 8004e1a:	687a      	ldr	r2, [r7, #4]
 8004e1c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8004e1e:	0212      	lsls	r2, r2, #8
 8004e20:	4311      	orrs	r1, r2
 8004e22:	687a      	ldr	r2, [r7, #4]
 8004e24:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004e26:	0852      	lsrs	r2, r2, #1
 8004e28:	3a01      	subs	r2, #1
 8004e2a:	0552      	lsls	r2, r2, #21
 8004e2c:	4311      	orrs	r1, r2
 8004e2e:	687a      	ldr	r2, [r7, #4]
 8004e30:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004e32:	0852      	lsrs	r2, r2, #1
 8004e34:	3a01      	subs	r2, #1
 8004e36:	0652      	lsls	r2, r2, #25
 8004e38:	4311      	orrs	r1, r2
 8004e3a:	687a      	ldr	r2, [r7, #4]
 8004e3c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004e3e:	06d2      	lsls	r2, r2, #27
 8004e40:	430a      	orrs	r2, r1
 8004e42:	4943      	ldr	r1, [pc, #268]	; (8004f50 <HAL_RCC_OscConfig+0x618>)
 8004e44:	4313      	orrs	r3, r2
 8004e46:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e48:	4b41      	ldr	r3, [pc, #260]	; (8004f50 <HAL_RCC_OscConfig+0x618>)
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	4a40      	ldr	r2, [pc, #256]	; (8004f50 <HAL_RCC_OscConfig+0x618>)
 8004e4e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004e52:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004e54:	4b3e      	ldr	r3, [pc, #248]	; (8004f50 <HAL_RCC_OscConfig+0x618>)
 8004e56:	68db      	ldr	r3, [r3, #12]
 8004e58:	4a3d      	ldr	r2, [pc, #244]	; (8004f50 <HAL_RCC_OscConfig+0x618>)
 8004e5a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004e5e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e60:	f7fd f87a 	bl	8001f58 <HAL_GetTick>
 8004e64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e66:	e008      	b.n	8004e7a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e68:	f7fd f876 	bl	8001f58 <HAL_GetTick>
 8004e6c:	4602      	mov	r2, r0
 8004e6e:	693b      	ldr	r3, [r7, #16]
 8004e70:	1ad3      	subs	r3, r2, r3
 8004e72:	2b02      	cmp	r3, #2
 8004e74:	d901      	bls.n	8004e7a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8004e76:	2303      	movs	r3, #3
 8004e78:	e066      	b.n	8004f48 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e7a:	4b35      	ldr	r3, [pc, #212]	; (8004f50 <HAL_RCC_OscConfig+0x618>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d0f0      	beq.n	8004e68 <HAL_RCC_OscConfig+0x530>
 8004e86:	e05e      	b.n	8004f46 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e88:	4b31      	ldr	r3, [pc, #196]	; (8004f50 <HAL_RCC_OscConfig+0x618>)
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	4a30      	ldr	r2, [pc, #192]	; (8004f50 <HAL_RCC_OscConfig+0x618>)
 8004e8e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004e92:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e94:	f7fd f860 	bl	8001f58 <HAL_GetTick>
 8004e98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004e9a:	e008      	b.n	8004eae <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e9c:	f7fd f85c 	bl	8001f58 <HAL_GetTick>
 8004ea0:	4602      	mov	r2, r0
 8004ea2:	693b      	ldr	r3, [r7, #16]
 8004ea4:	1ad3      	subs	r3, r2, r3
 8004ea6:	2b02      	cmp	r3, #2
 8004ea8:	d901      	bls.n	8004eae <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8004eaa:	2303      	movs	r3, #3
 8004eac:	e04c      	b.n	8004f48 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004eae:	4b28      	ldr	r3, [pc, #160]	; (8004f50 <HAL_RCC_OscConfig+0x618>)
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d1f0      	bne.n	8004e9c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004eba:	4b25      	ldr	r3, [pc, #148]	; (8004f50 <HAL_RCC_OscConfig+0x618>)
 8004ebc:	68da      	ldr	r2, [r3, #12]
 8004ebe:	4924      	ldr	r1, [pc, #144]	; (8004f50 <HAL_RCC_OscConfig+0x618>)
 8004ec0:	4b25      	ldr	r3, [pc, #148]	; (8004f58 <HAL_RCC_OscConfig+0x620>)
 8004ec2:	4013      	ands	r3, r2
 8004ec4:	60cb      	str	r3, [r1, #12]
 8004ec6:	e03e      	b.n	8004f46 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	69db      	ldr	r3, [r3, #28]
 8004ecc:	2b01      	cmp	r3, #1
 8004ece:	d101      	bne.n	8004ed4 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8004ed0:	2301      	movs	r3, #1
 8004ed2:	e039      	b.n	8004f48 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004ed4:	4b1e      	ldr	r3, [pc, #120]	; (8004f50 <HAL_RCC_OscConfig+0x618>)
 8004ed6:	68db      	ldr	r3, [r3, #12]
 8004ed8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004eda:	697b      	ldr	r3, [r7, #20]
 8004edc:	f003 0203 	and.w	r2, r3, #3
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6a1b      	ldr	r3, [r3, #32]
 8004ee4:	429a      	cmp	r2, r3
 8004ee6:	d12c      	bne.n	8004f42 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004ee8:	697b      	ldr	r3, [r7, #20]
 8004eea:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ef2:	3b01      	subs	r3, #1
 8004ef4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ef6:	429a      	cmp	r2, r3
 8004ef8:	d123      	bne.n	8004f42 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004efa:	697b      	ldr	r3, [r7, #20]
 8004efc:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f04:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004f06:	429a      	cmp	r2, r3
 8004f08:	d11b      	bne.n	8004f42 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004f0a:	697b      	ldr	r3, [r7, #20]
 8004f0c:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f14:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004f16:	429a      	cmp	r2, r3
 8004f18:	d113      	bne.n	8004f42 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004f1a:	697b      	ldr	r3, [r7, #20]
 8004f1c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f24:	085b      	lsrs	r3, r3, #1
 8004f26:	3b01      	subs	r3, #1
 8004f28:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004f2a:	429a      	cmp	r2, r3
 8004f2c:	d109      	bne.n	8004f42 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004f2e:	697b      	ldr	r3, [r7, #20]
 8004f30:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f38:	085b      	lsrs	r3, r3, #1
 8004f3a:	3b01      	subs	r3, #1
 8004f3c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004f3e:	429a      	cmp	r2, r3
 8004f40:	d001      	beq.n	8004f46 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8004f42:	2301      	movs	r3, #1
 8004f44:	e000      	b.n	8004f48 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8004f46:	2300      	movs	r3, #0
}
 8004f48:	4618      	mov	r0, r3
 8004f4a:	3720      	adds	r7, #32
 8004f4c:	46bd      	mov	sp, r7
 8004f4e:	bd80      	pop	{r7, pc}
 8004f50:	40021000 	.word	0x40021000
 8004f54:	019f800c 	.word	0x019f800c
 8004f58:	feeefffc 	.word	0xfeeefffc

08004f5c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	b086      	sub	sp, #24
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
 8004f64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004f66:	2300      	movs	r3, #0
 8004f68:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d101      	bne.n	8004f74 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004f70:	2301      	movs	r3, #1
 8004f72:	e11e      	b.n	80051b2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004f74:	4b91      	ldr	r3, [pc, #580]	; (80051bc <HAL_RCC_ClockConfig+0x260>)
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f003 030f 	and.w	r3, r3, #15
 8004f7c:	683a      	ldr	r2, [r7, #0]
 8004f7e:	429a      	cmp	r2, r3
 8004f80:	d910      	bls.n	8004fa4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f82:	4b8e      	ldr	r3, [pc, #568]	; (80051bc <HAL_RCC_ClockConfig+0x260>)
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f023 020f 	bic.w	r2, r3, #15
 8004f8a:	498c      	ldr	r1, [pc, #560]	; (80051bc <HAL_RCC_ClockConfig+0x260>)
 8004f8c:	683b      	ldr	r3, [r7, #0]
 8004f8e:	4313      	orrs	r3, r2
 8004f90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f92:	4b8a      	ldr	r3, [pc, #552]	; (80051bc <HAL_RCC_ClockConfig+0x260>)
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f003 030f 	and.w	r3, r3, #15
 8004f9a:	683a      	ldr	r2, [r7, #0]
 8004f9c:	429a      	cmp	r2, r3
 8004f9e:	d001      	beq.n	8004fa4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004fa0:	2301      	movs	r3, #1
 8004fa2:	e106      	b.n	80051b2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f003 0301 	and.w	r3, r3, #1
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d073      	beq.n	8005098 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	685b      	ldr	r3, [r3, #4]
 8004fb4:	2b03      	cmp	r3, #3
 8004fb6:	d129      	bne.n	800500c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004fb8:	4b81      	ldr	r3, [pc, #516]	; (80051c0 <HAL_RCC_ClockConfig+0x264>)
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d101      	bne.n	8004fc8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004fc4:	2301      	movs	r3, #1
 8004fc6:	e0f4      	b.n	80051b2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004fc8:	f000 f99e 	bl	8005308 <RCC_GetSysClockFreqFromPLLSource>
 8004fcc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004fce:	693b      	ldr	r3, [r7, #16]
 8004fd0:	4a7c      	ldr	r2, [pc, #496]	; (80051c4 <HAL_RCC_ClockConfig+0x268>)
 8004fd2:	4293      	cmp	r3, r2
 8004fd4:	d93f      	bls.n	8005056 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004fd6:	4b7a      	ldr	r3, [pc, #488]	; (80051c0 <HAL_RCC_ClockConfig+0x264>)
 8004fd8:	689b      	ldr	r3, [r3, #8]
 8004fda:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d009      	beq.n	8004ff6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d033      	beq.n	8005056 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d12f      	bne.n	8005056 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004ff6:	4b72      	ldr	r3, [pc, #456]	; (80051c0 <HAL_RCC_ClockConfig+0x264>)
 8004ff8:	689b      	ldr	r3, [r3, #8]
 8004ffa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004ffe:	4a70      	ldr	r2, [pc, #448]	; (80051c0 <HAL_RCC_ClockConfig+0x264>)
 8005000:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005004:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005006:	2380      	movs	r3, #128	; 0x80
 8005008:	617b      	str	r3, [r7, #20]
 800500a:	e024      	b.n	8005056 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	685b      	ldr	r3, [r3, #4]
 8005010:	2b02      	cmp	r3, #2
 8005012:	d107      	bne.n	8005024 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005014:	4b6a      	ldr	r3, [pc, #424]	; (80051c0 <HAL_RCC_ClockConfig+0x264>)
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800501c:	2b00      	cmp	r3, #0
 800501e:	d109      	bne.n	8005034 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005020:	2301      	movs	r3, #1
 8005022:	e0c6      	b.n	80051b2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005024:	4b66      	ldr	r3, [pc, #408]	; (80051c0 <HAL_RCC_ClockConfig+0x264>)
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800502c:	2b00      	cmp	r3, #0
 800502e:	d101      	bne.n	8005034 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005030:	2301      	movs	r3, #1
 8005032:	e0be      	b.n	80051b2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8005034:	f000 f8ce 	bl	80051d4 <HAL_RCC_GetSysClockFreq>
 8005038:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800503a:	693b      	ldr	r3, [r7, #16]
 800503c:	4a61      	ldr	r2, [pc, #388]	; (80051c4 <HAL_RCC_ClockConfig+0x268>)
 800503e:	4293      	cmp	r3, r2
 8005040:	d909      	bls.n	8005056 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005042:	4b5f      	ldr	r3, [pc, #380]	; (80051c0 <HAL_RCC_ClockConfig+0x264>)
 8005044:	689b      	ldr	r3, [r3, #8]
 8005046:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800504a:	4a5d      	ldr	r2, [pc, #372]	; (80051c0 <HAL_RCC_ClockConfig+0x264>)
 800504c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005050:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8005052:	2380      	movs	r3, #128	; 0x80
 8005054:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005056:	4b5a      	ldr	r3, [pc, #360]	; (80051c0 <HAL_RCC_ClockConfig+0x264>)
 8005058:	689b      	ldr	r3, [r3, #8]
 800505a:	f023 0203 	bic.w	r2, r3, #3
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	685b      	ldr	r3, [r3, #4]
 8005062:	4957      	ldr	r1, [pc, #348]	; (80051c0 <HAL_RCC_ClockConfig+0x264>)
 8005064:	4313      	orrs	r3, r2
 8005066:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005068:	f7fc ff76 	bl	8001f58 <HAL_GetTick>
 800506c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800506e:	e00a      	b.n	8005086 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005070:	f7fc ff72 	bl	8001f58 <HAL_GetTick>
 8005074:	4602      	mov	r2, r0
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	1ad3      	subs	r3, r2, r3
 800507a:	f241 3288 	movw	r2, #5000	; 0x1388
 800507e:	4293      	cmp	r3, r2
 8005080:	d901      	bls.n	8005086 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8005082:	2303      	movs	r3, #3
 8005084:	e095      	b.n	80051b2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005086:	4b4e      	ldr	r3, [pc, #312]	; (80051c0 <HAL_RCC_ClockConfig+0x264>)
 8005088:	689b      	ldr	r3, [r3, #8]
 800508a:	f003 020c 	and.w	r2, r3, #12
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	685b      	ldr	r3, [r3, #4]
 8005092:	009b      	lsls	r3, r3, #2
 8005094:	429a      	cmp	r2, r3
 8005096:	d1eb      	bne.n	8005070 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f003 0302 	and.w	r3, r3, #2
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d023      	beq.n	80050ec <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f003 0304 	and.w	r3, r3, #4
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d005      	beq.n	80050bc <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80050b0:	4b43      	ldr	r3, [pc, #268]	; (80051c0 <HAL_RCC_ClockConfig+0x264>)
 80050b2:	689b      	ldr	r3, [r3, #8]
 80050b4:	4a42      	ldr	r2, [pc, #264]	; (80051c0 <HAL_RCC_ClockConfig+0x264>)
 80050b6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80050ba:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f003 0308 	and.w	r3, r3, #8
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d007      	beq.n	80050d8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80050c8:	4b3d      	ldr	r3, [pc, #244]	; (80051c0 <HAL_RCC_ClockConfig+0x264>)
 80050ca:	689b      	ldr	r3, [r3, #8]
 80050cc:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80050d0:	4a3b      	ldr	r2, [pc, #236]	; (80051c0 <HAL_RCC_ClockConfig+0x264>)
 80050d2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80050d6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80050d8:	4b39      	ldr	r3, [pc, #228]	; (80051c0 <HAL_RCC_ClockConfig+0x264>)
 80050da:	689b      	ldr	r3, [r3, #8]
 80050dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	689b      	ldr	r3, [r3, #8]
 80050e4:	4936      	ldr	r1, [pc, #216]	; (80051c0 <HAL_RCC_ClockConfig+0x264>)
 80050e6:	4313      	orrs	r3, r2
 80050e8:	608b      	str	r3, [r1, #8]
 80050ea:	e008      	b.n	80050fe <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80050ec:	697b      	ldr	r3, [r7, #20]
 80050ee:	2b80      	cmp	r3, #128	; 0x80
 80050f0:	d105      	bne.n	80050fe <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80050f2:	4b33      	ldr	r3, [pc, #204]	; (80051c0 <HAL_RCC_ClockConfig+0x264>)
 80050f4:	689b      	ldr	r3, [r3, #8]
 80050f6:	4a32      	ldr	r2, [pc, #200]	; (80051c0 <HAL_RCC_ClockConfig+0x264>)
 80050f8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80050fc:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80050fe:	4b2f      	ldr	r3, [pc, #188]	; (80051bc <HAL_RCC_ClockConfig+0x260>)
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f003 030f 	and.w	r3, r3, #15
 8005106:	683a      	ldr	r2, [r7, #0]
 8005108:	429a      	cmp	r2, r3
 800510a:	d21d      	bcs.n	8005148 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800510c:	4b2b      	ldr	r3, [pc, #172]	; (80051bc <HAL_RCC_ClockConfig+0x260>)
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f023 020f 	bic.w	r2, r3, #15
 8005114:	4929      	ldr	r1, [pc, #164]	; (80051bc <HAL_RCC_ClockConfig+0x260>)
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	4313      	orrs	r3, r2
 800511a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800511c:	f7fc ff1c 	bl	8001f58 <HAL_GetTick>
 8005120:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005122:	e00a      	b.n	800513a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005124:	f7fc ff18 	bl	8001f58 <HAL_GetTick>
 8005128:	4602      	mov	r2, r0
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	1ad3      	subs	r3, r2, r3
 800512e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005132:	4293      	cmp	r3, r2
 8005134:	d901      	bls.n	800513a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8005136:	2303      	movs	r3, #3
 8005138:	e03b      	b.n	80051b2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800513a:	4b20      	ldr	r3, [pc, #128]	; (80051bc <HAL_RCC_ClockConfig+0x260>)
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f003 030f 	and.w	r3, r3, #15
 8005142:	683a      	ldr	r2, [r7, #0]
 8005144:	429a      	cmp	r2, r3
 8005146:	d1ed      	bne.n	8005124 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f003 0304 	and.w	r3, r3, #4
 8005150:	2b00      	cmp	r3, #0
 8005152:	d008      	beq.n	8005166 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005154:	4b1a      	ldr	r3, [pc, #104]	; (80051c0 <HAL_RCC_ClockConfig+0x264>)
 8005156:	689b      	ldr	r3, [r3, #8]
 8005158:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	68db      	ldr	r3, [r3, #12]
 8005160:	4917      	ldr	r1, [pc, #92]	; (80051c0 <HAL_RCC_ClockConfig+0x264>)
 8005162:	4313      	orrs	r3, r2
 8005164:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f003 0308 	and.w	r3, r3, #8
 800516e:	2b00      	cmp	r3, #0
 8005170:	d009      	beq.n	8005186 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005172:	4b13      	ldr	r3, [pc, #76]	; (80051c0 <HAL_RCC_ClockConfig+0x264>)
 8005174:	689b      	ldr	r3, [r3, #8]
 8005176:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	691b      	ldr	r3, [r3, #16]
 800517e:	00db      	lsls	r3, r3, #3
 8005180:	490f      	ldr	r1, [pc, #60]	; (80051c0 <HAL_RCC_ClockConfig+0x264>)
 8005182:	4313      	orrs	r3, r2
 8005184:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005186:	f000 f825 	bl	80051d4 <HAL_RCC_GetSysClockFreq>
 800518a:	4602      	mov	r2, r0
 800518c:	4b0c      	ldr	r3, [pc, #48]	; (80051c0 <HAL_RCC_ClockConfig+0x264>)
 800518e:	689b      	ldr	r3, [r3, #8]
 8005190:	091b      	lsrs	r3, r3, #4
 8005192:	f003 030f 	and.w	r3, r3, #15
 8005196:	490c      	ldr	r1, [pc, #48]	; (80051c8 <HAL_RCC_ClockConfig+0x26c>)
 8005198:	5ccb      	ldrb	r3, [r1, r3]
 800519a:	f003 031f 	and.w	r3, r3, #31
 800519e:	fa22 f303 	lsr.w	r3, r2, r3
 80051a2:	4a0a      	ldr	r2, [pc, #40]	; (80051cc <HAL_RCC_ClockConfig+0x270>)
 80051a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80051a6:	4b0a      	ldr	r3, [pc, #40]	; (80051d0 <HAL_RCC_ClockConfig+0x274>)
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	4618      	mov	r0, r3
 80051ac:	f7fc fe88 	bl	8001ec0 <HAL_InitTick>
 80051b0:	4603      	mov	r3, r0
}
 80051b2:	4618      	mov	r0, r3
 80051b4:	3718      	adds	r7, #24
 80051b6:	46bd      	mov	sp, r7
 80051b8:	bd80      	pop	{r7, pc}
 80051ba:	bf00      	nop
 80051bc:	40022000 	.word	0x40022000
 80051c0:	40021000 	.word	0x40021000
 80051c4:	04c4b400 	.word	0x04c4b400
 80051c8:	08008e14 	.word	0x08008e14
 80051cc:	20000018 	.word	0x20000018
 80051d0:	2000001c 	.word	0x2000001c

080051d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80051d4:	b480      	push	{r7}
 80051d6:	b087      	sub	sp, #28
 80051d8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80051da:	4b2c      	ldr	r3, [pc, #176]	; (800528c <HAL_RCC_GetSysClockFreq+0xb8>)
 80051dc:	689b      	ldr	r3, [r3, #8]
 80051de:	f003 030c 	and.w	r3, r3, #12
 80051e2:	2b04      	cmp	r3, #4
 80051e4:	d102      	bne.n	80051ec <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80051e6:	4b2a      	ldr	r3, [pc, #168]	; (8005290 <HAL_RCC_GetSysClockFreq+0xbc>)
 80051e8:	613b      	str	r3, [r7, #16]
 80051ea:	e047      	b.n	800527c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80051ec:	4b27      	ldr	r3, [pc, #156]	; (800528c <HAL_RCC_GetSysClockFreq+0xb8>)
 80051ee:	689b      	ldr	r3, [r3, #8]
 80051f0:	f003 030c 	and.w	r3, r3, #12
 80051f4:	2b08      	cmp	r3, #8
 80051f6:	d102      	bne.n	80051fe <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80051f8:	4b26      	ldr	r3, [pc, #152]	; (8005294 <HAL_RCC_GetSysClockFreq+0xc0>)
 80051fa:	613b      	str	r3, [r7, #16]
 80051fc:	e03e      	b.n	800527c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80051fe:	4b23      	ldr	r3, [pc, #140]	; (800528c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005200:	689b      	ldr	r3, [r3, #8]
 8005202:	f003 030c 	and.w	r3, r3, #12
 8005206:	2b0c      	cmp	r3, #12
 8005208:	d136      	bne.n	8005278 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800520a:	4b20      	ldr	r3, [pc, #128]	; (800528c <HAL_RCC_GetSysClockFreq+0xb8>)
 800520c:	68db      	ldr	r3, [r3, #12]
 800520e:	f003 0303 	and.w	r3, r3, #3
 8005212:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005214:	4b1d      	ldr	r3, [pc, #116]	; (800528c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005216:	68db      	ldr	r3, [r3, #12]
 8005218:	091b      	lsrs	r3, r3, #4
 800521a:	f003 030f 	and.w	r3, r3, #15
 800521e:	3301      	adds	r3, #1
 8005220:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	2b03      	cmp	r3, #3
 8005226:	d10c      	bne.n	8005242 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005228:	4a1a      	ldr	r2, [pc, #104]	; (8005294 <HAL_RCC_GetSysClockFreq+0xc0>)
 800522a:	68bb      	ldr	r3, [r7, #8]
 800522c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005230:	4a16      	ldr	r2, [pc, #88]	; (800528c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005232:	68d2      	ldr	r2, [r2, #12]
 8005234:	0a12      	lsrs	r2, r2, #8
 8005236:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800523a:	fb02 f303 	mul.w	r3, r2, r3
 800523e:	617b      	str	r3, [r7, #20]
      break;
 8005240:	e00c      	b.n	800525c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005242:	4a13      	ldr	r2, [pc, #76]	; (8005290 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005244:	68bb      	ldr	r3, [r7, #8]
 8005246:	fbb2 f3f3 	udiv	r3, r2, r3
 800524a:	4a10      	ldr	r2, [pc, #64]	; (800528c <HAL_RCC_GetSysClockFreq+0xb8>)
 800524c:	68d2      	ldr	r2, [r2, #12]
 800524e:	0a12      	lsrs	r2, r2, #8
 8005250:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005254:	fb02 f303 	mul.w	r3, r2, r3
 8005258:	617b      	str	r3, [r7, #20]
      break;
 800525a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800525c:	4b0b      	ldr	r3, [pc, #44]	; (800528c <HAL_RCC_GetSysClockFreq+0xb8>)
 800525e:	68db      	ldr	r3, [r3, #12]
 8005260:	0e5b      	lsrs	r3, r3, #25
 8005262:	f003 0303 	and.w	r3, r3, #3
 8005266:	3301      	adds	r3, #1
 8005268:	005b      	lsls	r3, r3, #1
 800526a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800526c:	697a      	ldr	r2, [r7, #20]
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	fbb2 f3f3 	udiv	r3, r2, r3
 8005274:	613b      	str	r3, [r7, #16]
 8005276:	e001      	b.n	800527c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8005278:	2300      	movs	r3, #0
 800527a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800527c:	693b      	ldr	r3, [r7, #16]
}
 800527e:	4618      	mov	r0, r3
 8005280:	371c      	adds	r7, #28
 8005282:	46bd      	mov	sp, r7
 8005284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005288:	4770      	bx	lr
 800528a:	bf00      	nop
 800528c:	40021000 	.word	0x40021000
 8005290:	00f42400 	.word	0x00f42400
 8005294:	016e3600 	.word	0x016e3600

08005298 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005298:	b480      	push	{r7}
 800529a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800529c:	4b03      	ldr	r3, [pc, #12]	; (80052ac <HAL_RCC_GetHCLKFreq+0x14>)
 800529e:	681b      	ldr	r3, [r3, #0]
}
 80052a0:	4618      	mov	r0, r3
 80052a2:	46bd      	mov	sp, r7
 80052a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a8:	4770      	bx	lr
 80052aa:	bf00      	nop
 80052ac:	20000018 	.word	0x20000018

080052b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80052b0:	b580      	push	{r7, lr}
 80052b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80052b4:	f7ff fff0 	bl	8005298 <HAL_RCC_GetHCLKFreq>
 80052b8:	4602      	mov	r2, r0
 80052ba:	4b06      	ldr	r3, [pc, #24]	; (80052d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80052bc:	689b      	ldr	r3, [r3, #8]
 80052be:	0a1b      	lsrs	r3, r3, #8
 80052c0:	f003 0307 	and.w	r3, r3, #7
 80052c4:	4904      	ldr	r1, [pc, #16]	; (80052d8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80052c6:	5ccb      	ldrb	r3, [r1, r3]
 80052c8:	f003 031f 	and.w	r3, r3, #31
 80052cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80052d0:	4618      	mov	r0, r3
 80052d2:	bd80      	pop	{r7, pc}
 80052d4:	40021000 	.word	0x40021000
 80052d8:	08008e24 	.word	0x08008e24

080052dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80052e0:	f7ff ffda 	bl	8005298 <HAL_RCC_GetHCLKFreq>
 80052e4:	4602      	mov	r2, r0
 80052e6:	4b06      	ldr	r3, [pc, #24]	; (8005300 <HAL_RCC_GetPCLK2Freq+0x24>)
 80052e8:	689b      	ldr	r3, [r3, #8]
 80052ea:	0adb      	lsrs	r3, r3, #11
 80052ec:	f003 0307 	and.w	r3, r3, #7
 80052f0:	4904      	ldr	r1, [pc, #16]	; (8005304 <HAL_RCC_GetPCLK2Freq+0x28>)
 80052f2:	5ccb      	ldrb	r3, [r1, r3]
 80052f4:	f003 031f 	and.w	r3, r3, #31
 80052f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80052fc:	4618      	mov	r0, r3
 80052fe:	bd80      	pop	{r7, pc}
 8005300:	40021000 	.word	0x40021000
 8005304:	08008e24 	.word	0x08008e24

08005308 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005308:	b480      	push	{r7}
 800530a:	b087      	sub	sp, #28
 800530c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800530e:	4b1e      	ldr	r3, [pc, #120]	; (8005388 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005310:	68db      	ldr	r3, [r3, #12]
 8005312:	f003 0303 	and.w	r3, r3, #3
 8005316:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005318:	4b1b      	ldr	r3, [pc, #108]	; (8005388 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800531a:	68db      	ldr	r3, [r3, #12]
 800531c:	091b      	lsrs	r3, r3, #4
 800531e:	f003 030f 	and.w	r3, r3, #15
 8005322:	3301      	adds	r3, #1
 8005324:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005326:	693b      	ldr	r3, [r7, #16]
 8005328:	2b03      	cmp	r3, #3
 800532a:	d10c      	bne.n	8005346 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800532c:	4a17      	ldr	r2, [pc, #92]	; (800538c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	fbb2 f3f3 	udiv	r3, r2, r3
 8005334:	4a14      	ldr	r2, [pc, #80]	; (8005388 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005336:	68d2      	ldr	r2, [r2, #12]
 8005338:	0a12      	lsrs	r2, r2, #8
 800533a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800533e:	fb02 f303 	mul.w	r3, r2, r3
 8005342:	617b      	str	r3, [r7, #20]
    break;
 8005344:	e00c      	b.n	8005360 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005346:	4a12      	ldr	r2, [pc, #72]	; (8005390 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	fbb2 f3f3 	udiv	r3, r2, r3
 800534e:	4a0e      	ldr	r2, [pc, #56]	; (8005388 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005350:	68d2      	ldr	r2, [r2, #12]
 8005352:	0a12      	lsrs	r2, r2, #8
 8005354:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005358:	fb02 f303 	mul.w	r3, r2, r3
 800535c:	617b      	str	r3, [r7, #20]
    break;
 800535e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005360:	4b09      	ldr	r3, [pc, #36]	; (8005388 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005362:	68db      	ldr	r3, [r3, #12]
 8005364:	0e5b      	lsrs	r3, r3, #25
 8005366:	f003 0303 	and.w	r3, r3, #3
 800536a:	3301      	adds	r3, #1
 800536c:	005b      	lsls	r3, r3, #1
 800536e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8005370:	697a      	ldr	r2, [r7, #20]
 8005372:	68bb      	ldr	r3, [r7, #8]
 8005374:	fbb2 f3f3 	udiv	r3, r2, r3
 8005378:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800537a:	687b      	ldr	r3, [r7, #4]
}
 800537c:	4618      	mov	r0, r3
 800537e:	371c      	adds	r7, #28
 8005380:	46bd      	mov	sp, r7
 8005382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005386:	4770      	bx	lr
 8005388:	40021000 	.word	0x40021000
 800538c:	016e3600 	.word	0x016e3600
 8005390:	00f42400 	.word	0x00f42400

08005394 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005394:	b580      	push	{r7, lr}
 8005396:	b086      	sub	sp, #24
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800539c:	2300      	movs	r3, #0
 800539e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80053a0:	2300      	movs	r3, #0
 80053a2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	f000 8098 	beq.w	80054e2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80053b2:	2300      	movs	r3, #0
 80053b4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80053b6:	4b43      	ldr	r3, [pc, #268]	; (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80053b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d10d      	bne.n	80053de <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80053c2:	4b40      	ldr	r3, [pc, #256]	; (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80053c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053c6:	4a3f      	ldr	r2, [pc, #252]	; (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80053c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80053cc:	6593      	str	r3, [r2, #88]	; 0x58
 80053ce:	4b3d      	ldr	r3, [pc, #244]	; (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80053d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053d6:	60bb      	str	r3, [r7, #8]
 80053d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80053da:	2301      	movs	r3, #1
 80053dc:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80053de:	4b3a      	ldr	r3, [pc, #232]	; (80054c8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	4a39      	ldr	r2, [pc, #228]	; (80054c8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80053e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80053e8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80053ea:	f7fc fdb5 	bl	8001f58 <HAL_GetTick>
 80053ee:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80053f0:	e009      	b.n	8005406 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80053f2:	f7fc fdb1 	bl	8001f58 <HAL_GetTick>
 80053f6:	4602      	mov	r2, r0
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	1ad3      	subs	r3, r2, r3
 80053fc:	2b02      	cmp	r3, #2
 80053fe:	d902      	bls.n	8005406 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8005400:	2303      	movs	r3, #3
 8005402:	74fb      	strb	r3, [r7, #19]
        break;
 8005404:	e005      	b.n	8005412 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005406:	4b30      	ldr	r3, [pc, #192]	; (80054c8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800540e:	2b00      	cmp	r3, #0
 8005410:	d0ef      	beq.n	80053f2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8005412:	7cfb      	ldrb	r3, [r7, #19]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d159      	bne.n	80054cc <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005418:	4b2a      	ldr	r3, [pc, #168]	; (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800541a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800541e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005422:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005424:	697b      	ldr	r3, [r7, #20]
 8005426:	2b00      	cmp	r3, #0
 8005428:	d01e      	beq.n	8005468 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800542e:	697a      	ldr	r2, [r7, #20]
 8005430:	429a      	cmp	r2, r3
 8005432:	d019      	beq.n	8005468 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005434:	4b23      	ldr	r3, [pc, #140]	; (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005436:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800543a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800543e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005440:	4b20      	ldr	r3, [pc, #128]	; (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005442:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005446:	4a1f      	ldr	r2, [pc, #124]	; (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005448:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800544c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005450:	4b1c      	ldr	r3, [pc, #112]	; (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005452:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005456:	4a1b      	ldr	r2, [pc, #108]	; (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005458:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800545c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005460:	4a18      	ldr	r2, [pc, #96]	; (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005462:	697b      	ldr	r3, [r7, #20]
 8005464:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005468:	697b      	ldr	r3, [r7, #20]
 800546a:	f003 0301 	and.w	r3, r3, #1
 800546e:	2b00      	cmp	r3, #0
 8005470:	d016      	beq.n	80054a0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005472:	f7fc fd71 	bl	8001f58 <HAL_GetTick>
 8005476:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005478:	e00b      	b.n	8005492 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800547a:	f7fc fd6d 	bl	8001f58 <HAL_GetTick>
 800547e:	4602      	mov	r2, r0
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	1ad3      	subs	r3, r2, r3
 8005484:	f241 3288 	movw	r2, #5000	; 0x1388
 8005488:	4293      	cmp	r3, r2
 800548a:	d902      	bls.n	8005492 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800548c:	2303      	movs	r3, #3
 800548e:	74fb      	strb	r3, [r7, #19]
            break;
 8005490:	e006      	b.n	80054a0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005492:	4b0c      	ldr	r3, [pc, #48]	; (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005494:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005498:	f003 0302 	and.w	r3, r3, #2
 800549c:	2b00      	cmp	r3, #0
 800549e:	d0ec      	beq.n	800547a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80054a0:	7cfb      	ldrb	r3, [r7, #19]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d10b      	bne.n	80054be <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80054a6:	4b07      	ldr	r3, [pc, #28]	; (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80054a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80054ac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80054b4:	4903      	ldr	r1, [pc, #12]	; (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80054b6:	4313      	orrs	r3, r2
 80054b8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80054bc:	e008      	b.n	80054d0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80054be:	7cfb      	ldrb	r3, [r7, #19]
 80054c0:	74bb      	strb	r3, [r7, #18]
 80054c2:	e005      	b.n	80054d0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80054c4:	40021000 	.word	0x40021000
 80054c8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054cc:	7cfb      	ldrb	r3, [r7, #19]
 80054ce:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80054d0:	7c7b      	ldrb	r3, [r7, #17]
 80054d2:	2b01      	cmp	r3, #1
 80054d4:	d105      	bne.n	80054e2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80054d6:	4ba7      	ldr	r3, [pc, #668]	; (8005774 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054da:	4aa6      	ldr	r2, [pc, #664]	; (8005774 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80054e0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f003 0301 	and.w	r3, r3, #1
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d00a      	beq.n	8005504 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80054ee:	4ba1      	ldr	r3, [pc, #644]	; (8005774 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054f4:	f023 0203 	bic.w	r2, r3, #3
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	685b      	ldr	r3, [r3, #4]
 80054fc:	499d      	ldr	r1, [pc, #628]	; (8005774 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054fe:	4313      	orrs	r3, r2
 8005500:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f003 0302 	and.w	r3, r3, #2
 800550c:	2b00      	cmp	r3, #0
 800550e:	d00a      	beq.n	8005526 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005510:	4b98      	ldr	r3, [pc, #608]	; (8005774 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005512:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005516:	f023 020c 	bic.w	r2, r3, #12
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	689b      	ldr	r3, [r3, #8]
 800551e:	4995      	ldr	r1, [pc, #596]	; (8005774 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005520:	4313      	orrs	r3, r2
 8005522:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f003 0304 	and.w	r3, r3, #4
 800552e:	2b00      	cmp	r3, #0
 8005530:	d00a      	beq.n	8005548 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005532:	4b90      	ldr	r3, [pc, #576]	; (8005774 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005534:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005538:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	68db      	ldr	r3, [r3, #12]
 8005540:	498c      	ldr	r1, [pc, #560]	; (8005774 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005542:	4313      	orrs	r3, r2
 8005544:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f003 0308 	and.w	r3, r3, #8
 8005550:	2b00      	cmp	r3, #0
 8005552:	d00a      	beq.n	800556a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005554:	4b87      	ldr	r3, [pc, #540]	; (8005774 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005556:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800555a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	691b      	ldr	r3, [r3, #16]
 8005562:	4984      	ldr	r1, [pc, #528]	; (8005774 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005564:	4313      	orrs	r3, r2
 8005566:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f003 0310 	and.w	r3, r3, #16
 8005572:	2b00      	cmp	r3, #0
 8005574:	d00a      	beq.n	800558c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005576:	4b7f      	ldr	r3, [pc, #508]	; (8005774 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005578:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800557c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	695b      	ldr	r3, [r3, #20]
 8005584:	497b      	ldr	r1, [pc, #492]	; (8005774 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005586:	4313      	orrs	r3, r2
 8005588:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f003 0320 	and.w	r3, r3, #32
 8005594:	2b00      	cmp	r3, #0
 8005596:	d00a      	beq.n	80055ae <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005598:	4b76      	ldr	r3, [pc, #472]	; (8005774 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800559a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800559e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	699b      	ldr	r3, [r3, #24]
 80055a6:	4973      	ldr	r1, [pc, #460]	; (8005774 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055a8:	4313      	orrs	r3, r2
 80055aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d00a      	beq.n	80055d0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80055ba:	4b6e      	ldr	r3, [pc, #440]	; (8005774 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055c0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	69db      	ldr	r3, [r3, #28]
 80055c8:	496a      	ldr	r1, [pc, #424]	; (8005774 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055ca:	4313      	orrs	r3, r2
 80055cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d00a      	beq.n	80055f2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80055dc:	4b65      	ldr	r3, [pc, #404]	; (8005774 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055e2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	6a1b      	ldr	r3, [r3, #32]
 80055ea:	4962      	ldr	r1, [pc, #392]	; (8005774 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055ec:	4313      	orrs	r3, r2
 80055ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d00a      	beq.n	8005614 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80055fe:	4b5d      	ldr	r3, [pc, #372]	; (8005774 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005600:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005604:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800560c:	4959      	ldr	r1, [pc, #356]	; (8005774 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800560e:	4313      	orrs	r3, r2
 8005610:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800561c:	2b00      	cmp	r3, #0
 800561e:	d00a      	beq.n	8005636 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005620:	4b54      	ldr	r3, [pc, #336]	; (8005774 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005622:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005626:	f023 0203 	bic.w	r2, r3, #3
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800562e:	4951      	ldr	r1, [pc, #324]	; (8005774 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005630:	4313      	orrs	r3, r2
 8005632:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800563e:	2b00      	cmp	r3, #0
 8005640:	d00a      	beq.n	8005658 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005642:	4b4c      	ldr	r3, [pc, #304]	; (8005774 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005644:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005648:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005650:	4948      	ldr	r1, [pc, #288]	; (8005774 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005652:	4313      	orrs	r3, r2
 8005654:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005660:	2b00      	cmp	r3, #0
 8005662:	d015      	beq.n	8005690 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005664:	4b43      	ldr	r3, [pc, #268]	; (8005774 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005666:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800566a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005672:	4940      	ldr	r1, [pc, #256]	; (8005774 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005674:	4313      	orrs	r3, r2
 8005676:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800567e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005682:	d105      	bne.n	8005690 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005684:	4b3b      	ldr	r3, [pc, #236]	; (8005774 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005686:	68db      	ldr	r3, [r3, #12]
 8005688:	4a3a      	ldr	r2, [pc, #232]	; (8005774 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800568a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800568e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005698:	2b00      	cmp	r3, #0
 800569a:	d015      	beq.n	80056c8 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800569c:	4b35      	ldr	r3, [pc, #212]	; (8005774 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800569e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056a2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056aa:	4932      	ldr	r1, [pc, #200]	; (8005774 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056ac:	4313      	orrs	r3, r2
 80056ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056b6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80056ba:	d105      	bne.n	80056c8 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80056bc:	4b2d      	ldr	r3, [pc, #180]	; (8005774 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056be:	68db      	ldr	r3, [r3, #12]
 80056c0:	4a2c      	ldr	r2, [pc, #176]	; (8005774 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056c2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80056c6:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d015      	beq.n	8005700 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80056d4:	4b27      	ldr	r3, [pc, #156]	; (8005774 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056da:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056e2:	4924      	ldr	r1, [pc, #144]	; (8005774 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056e4:	4313      	orrs	r3, r2
 80056e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056ee:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80056f2:	d105      	bne.n	8005700 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80056f4:	4b1f      	ldr	r3, [pc, #124]	; (8005774 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056f6:	68db      	ldr	r3, [r3, #12]
 80056f8:	4a1e      	ldr	r2, [pc, #120]	; (8005774 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056fa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80056fe:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005708:	2b00      	cmp	r3, #0
 800570a:	d015      	beq.n	8005738 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800570c:	4b19      	ldr	r3, [pc, #100]	; (8005774 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800570e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005712:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800571a:	4916      	ldr	r1, [pc, #88]	; (8005774 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800571c:	4313      	orrs	r3, r2
 800571e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005726:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800572a:	d105      	bne.n	8005738 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800572c:	4b11      	ldr	r3, [pc, #68]	; (8005774 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800572e:	68db      	ldr	r3, [r3, #12]
 8005730:	4a10      	ldr	r2, [pc, #64]	; (8005774 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005732:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005736:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005740:	2b00      	cmp	r3, #0
 8005742:	d019      	beq.n	8005778 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005744:	4b0b      	ldr	r3, [pc, #44]	; (8005774 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005746:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800574a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005752:	4908      	ldr	r1, [pc, #32]	; (8005774 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005754:	4313      	orrs	r3, r2
 8005756:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800575e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005762:	d109      	bne.n	8005778 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005764:	4b03      	ldr	r3, [pc, #12]	; (8005774 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005766:	68db      	ldr	r3, [r3, #12]
 8005768:	4a02      	ldr	r2, [pc, #8]	; (8005774 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800576a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800576e:	60d3      	str	r3, [r2, #12]
 8005770:	e002      	b.n	8005778 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8005772:	bf00      	nop
 8005774:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005780:	2b00      	cmp	r3, #0
 8005782:	d015      	beq.n	80057b0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005784:	4b29      	ldr	r3, [pc, #164]	; (800582c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005786:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800578a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005792:	4926      	ldr	r1, [pc, #152]	; (800582c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005794:	4313      	orrs	r3, r2
 8005796:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800579e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80057a2:	d105      	bne.n	80057b0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80057a4:	4b21      	ldr	r3, [pc, #132]	; (800582c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80057a6:	68db      	ldr	r3, [r3, #12]
 80057a8:	4a20      	ldr	r2, [pc, #128]	; (800582c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80057aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80057ae:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d015      	beq.n	80057e8 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80057bc:	4b1b      	ldr	r3, [pc, #108]	; (800582c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80057be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057c2:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80057ca:	4918      	ldr	r1, [pc, #96]	; (800582c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80057cc:	4313      	orrs	r3, r2
 80057ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80057d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057da:	d105      	bne.n	80057e8 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80057dc:	4b13      	ldr	r3, [pc, #76]	; (800582c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80057de:	68db      	ldr	r3, [r3, #12]
 80057e0:	4a12      	ldr	r2, [pc, #72]	; (800582c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80057e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80057e6:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d015      	beq.n	8005820 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80057f4:	4b0d      	ldr	r3, [pc, #52]	; (800582c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80057f6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80057fa:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005802:	490a      	ldr	r1, [pc, #40]	; (800582c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005804:	4313      	orrs	r3, r2
 8005806:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800580e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005812:	d105      	bne.n	8005820 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005814:	4b05      	ldr	r3, [pc, #20]	; (800582c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005816:	68db      	ldr	r3, [r3, #12]
 8005818:	4a04      	ldr	r2, [pc, #16]	; (800582c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800581a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800581e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8005820:	7cbb      	ldrb	r3, [r7, #18]
}
 8005822:	4618      	mov	r0, r3
 8005824:	3718      	adds	r7, #24
 8005826:	46bd      	mov	sp, r7
 8005828:	bd80      	pop	{r7, pc}
 800582a:	bf00      	nop
 800582c:	40021000 	.word	0x40021000

08005830 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005830:	b580      	push	{r7, lr}
 8005832:	b082      	sub	sp, #8
 8005834:	af00      	add	r7, sp, #0
 8005836:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2b00      	cmp	r3, #0
 800583c:	d101      	bne.n	8005842 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800583e:	2301      	movs	r3, #1
 8005840:	e049      	b.n	80058d6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005848:	b2db      	uxtb	r3, r3
 800584a:	2b00      	cmp	r3, #0
 800584c:	d106      	bne.n	800585c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	2200      	movs	r2, #0
 8005852:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005856:	6878      	ldr	r0, [r7, #4]
 8005858:	f7fc f95a 	bl	8001b10 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2202      	movs	r2, #2
 8005860:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681a      	ldr	r2, [r3, #0]
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	3304      	adds	r3, #4
 800586c:	4619      	mov	r1, r3
 800586e:	4610      	mov	r0, r2
 8005870:	f000 ff5e 	bl	8006730 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2201      	movs	r2, #1
 8005878:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2201      	movs	r2, #1
 8005880:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2201      	movs	r2, #1
 8005888:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2201      	movs	r2, #1
 8005890:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2201      	movs	r2, #1
 8005898:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2201      	movs	r2, #1
 80058a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2201      	movs	r2, #1
 80058a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2201      	movs	r2, #1
 80058b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2201      	movs	r2, #1
 80058b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2201      	movs	r2, #1
 80058c0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	2201      	movs	r2, #1
 80058c8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2201      	movs	r2, #1
 80058d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80058d4:	2300      	movs	r3, #0
}
 80058d6:	4618      	mov	r0, r3
 80058d8:	3708      	adds	r7, #8
 80058da:	46bd      	mov	sp, r7
 80058dc:	bd80      	pop	{r7, pc}
	...

080058e0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80058e0:	b480      	push	{r7}
 80058e2:	b085      	sub	sp, #20
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058ee:	b2db      	uxtb	r3, r3
 80058f0:	2b01      	cmp	r3, #1
 80058f2:	d001      	beq.n	80058f8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80058f4:	2301      	movs	r3, #1
 80058f6:	e04c      	b.n	8005992 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	2202      	movs	r2, #2
 80058fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	4a26      	ldr	r2, [pc, #152]	; (80059a0 <HAL_TIM_Base_Start+0xc0>)
 8005906:	4293      	cmp	r3, r2
 8005908:	d022      	beq.n	8005950 <HAL_TIM_Base_Start+0x70>
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005912:	d01d      	beq.n	8005950 <HAL_TIM_Base_Start+0x70>
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	4a22      	ldr	r2, [pc, #136]	; (80059a4 <HAL_TIM_Base_Start+0xc4>)
 800591a:	4293      	cmp	r3, r2
 800591c:	d018      	beq.n	8005950 <HAL_TIM_Base_Start+0x70>
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	4a21      	ldr	r2, [pc, #132]	; (80059a8 <HAL_TIM_Base_Start+0xc8>)
 8005924:	4293      	cmp	r3, r2
 8005926:	d013      	beq.n	8005950 <HAL_TIM_Base_Start+0x70>
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	4a1f      	ldr	r2, [pc, #124]	; (80059ac <HAL_TIM_Base_Start+0xcc>)
 800592e:	4293      	cmp	r3, r2
 8005930:	d00e      	beq.n	8005950 <HAL_TIM_Base_Start+0x70>
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	4a1e      	ldr	r2, [pc, #120]	; (80059b0 <HAL_TIM_Base_Start+0xd0>)
 8005938:	4293      	cmp	r3, r2
 800593a:	d009      	beq.n	8005950 <HAL_TIM_Base_Start+0x70>
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	4a1c      	ldr	r2, [pc, #112]	; (80059b4 <HAL_TIM_Base_Start+0xd4>)
 8005942:	4293      	cmp	r3, r2
 8005944:	d004      	beq.n	8005950 <HAL_TIM_Base_Start+0x70>
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	4a1b      	ldr	r2, [pc, #108]	; (80059b8 <HAL_TIM_Base_Start+0xd8>)
 800594c:	4293      	cmp	r3, r2
 800594e:	d115      	bne.n	800597c <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	689a      	ldr	r2, [r3, #8]
 8005956:	4b19      	ldr	r3, [pc, #100]	; (80059bc <HAL_TIM_Base_Start+0xdc>)
 8005958:	4013      	ands	r3, r2
 800595a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	2b06      	cmp	r3, #6
 8005960:	d015      	beq.n	800598e <HAL_TIM_Base_Start+0xae>
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005968:	d011      	beq.n	800598e <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	681a      	ldr	r2, [r3, #0]
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f042 0201 	orr.w	r2, r2, #1
 8005978:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800597a:	e008      	b.n	800598e <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	681a      	ldr	r2, [r3, #0]
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f042 0201 	orr.w	r2, r2, #1
 800598a:	601a      	str	r2, [r3, #0]
 800598c:	e000      	b.n	8005990 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800598e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005990:	2300      	movs	r3, #0
}
 8005992:	4618      	mov	r0, r3
 8005994:	3714      	adds	r7, #20
 8005996:	46bd      	mov	sp, r7
 8005998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599c:	4770      	bx	lr
 800599e:	bf00      	nop
 80059a0:	40012c00 	.word	0x40012c00
 80059a4:	40000400 	.word	0x40000400
 80059a8:	40000800 	.word	0x40000800
 80059ac:	40000c00 	.word	0x40000c00
 80059b0:	40013400 	.word	0x40013400
 80059b4:	40014000 	.word	0x40014000
 80059b8:	40015000 	.word	0x40015000
 80059bc:	00010007 	.word	0x00010007

080059c0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80059c0:	b480      	push	{r7}
 80059c2:	b085      	sub	sp, #20
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80059ce:	b2db      	uxtb	r3, r3
 80059d0:	2b01      	cmp	r3, #1
 80059d2:	d001      	beq.n	80059d8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80059d4:	2301      	movs	r3, #1
 80059d6:	e054      	b.n	8005a82 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2202      	movs	r2, #2
 80059dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	68da      	ldr	r2, [r3, #12]
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f042 0201 	orr.w	r2, r2, #1
 80059ee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	4a26      	ldr	r2, [pc, #152]	; (8005a90 <HAL_TIM_Base_Start_IT+0xd0>)
 80059f6:	4293      	cmp	r3, r2
 80059f8:	d022      	beq.n	8005a40 <HAL_TIM_Base_Start_IT+0x80>
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a02:	d01d      	beq.n	8005a40 <HAL_TIM_Base_Start_IT+0x80>
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	4a22      	ldr	r2, [pc, #136]	; (8005a94 <HAL_TIM_Base_Start_IT+0xd4>)
 8005a0a:	4293      	cmp	r3, r2
 8005a0c:	d018      	beq.n	8005a40 <HAL_TIM_Base_Start_IT+0x80>
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	4a21      	ldr	r2, [pc, #132]	; (8005a98 <HAL_TIM_Base_Start_IT+0xd8>)
 8005a14:	4293      	cmp	r3, r2
 8005a16:	d013      	beq.n	8005a40 <HAL_TIM_Base_Start_IT+0x80>
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	4a1f      	ldr	r2, [pc, #124]	; (8005a9c <HAL_TIM_Base_Start_IT+0xdc>)
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	d00e      	beq.n	8005a40 <HAL_TIM_Base_Start_IT+0x80>
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	4a1e      	ldr	r2, [pc, #120]	; (8005aa0 <HAL_TIM_Base_Start_IT+0xe0>)
 8005a28:	4293      	cmp	r3, r2
 8005a2a:	d009      	beq.n	8005a40 <HAL_TIM_Base_Start_IT+0x80>
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	4a1c      	ldr	r2, [pc, #112]	; (8005aa4 <HAL_TIM_Base_Start_IT+0xe4>)
 8005a32:	4293      	cmp	r3, r2
 8005a34:	d004      	beq.n	8005a40 <HAL_TIM_Base_Start_IT+0x80>
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	4a1b      	ldr	r2, [pc, #108]	; (8005aa8 <HAL_TIM_Base_Start_IT+0xe8>)
 8005a3c:	4293      	cmp	r3, r2
 8005a3e:	d115      	bne.n	8005a6c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	689a      	ldr	r2, [r3, #8]
 8005a46:	4b19      	ldr	r3, [pc, #100]	; (8005aac <HAL_TIM_Base_Start_IT+0xec>)
 8005a48:	4013      	ands	r3, r2
 8005a4a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	2b06      	cmp	r3, #6
 8005a50:	d015      	beq.n	8005a7e <HAL_TIM_Base_Start_IT+0xbe>
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a58:	d011      	beq.n	8005a7e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	681a      	ldr	r2, [r3, #0]
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f042 0201 	orr.w	r2, r2, #1
 8005a68:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a6a:	e008      	b.n	8005a7e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	681a      	ldr	r2, [r3, #0]
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	f042 0201 	orr.w	r2, r2, #1
 8005a7a:	601a      	str	r2, [r3, #0]
 8005a7c:	e000      	b.n	8005a80 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a7e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005a80:	2300      	movs	r3, #0
}
 8005a82:	4618      	mov	r0, r3
 8005a84:	3714      	adds	r7, #20
 8005a86:	46bd      	mov	sp, r7
 8005a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8c:	4770      	bx	lr
 8005a8e:	bf00      	nop
 8005a90:	40012c00 	.word	0x40012c00
 8005a94:	40000400 	.word	0x40000400
 8005a98:	40000800 	.word	0x40000800
 8005a9c:	40000c00 	.word	0x40000c00
 8005aa0:	40013400 	.word	0x40013400
 8005aa4:	40014000 	.word	0x40014000
 8005aa8:	40015000 	.word	0x40015000
 8005aac:	00010007 	.word	0x00010007

08005ab0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b082      	sub	sp, #8
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d101      	bne.n	8005ac2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005abe:	2301      	movs	r3, #1
 8005ac0:	e049      	b.n	8005b56 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ac8:	b2db      	uxtb	r3, r3
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d106      	bne.n	8005adc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005ad6:	6878      	ldr	r0, [r7, #4]
 8005ad8:	f7fb ffcc 	bl	8001a74 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2202      	movs	r2, #2
 8005ae0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681a      	ldr	r2, [r3, #0]
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	3304      	adds	r3, #4
 8005aec:	4619      	mov	r1, r3
 8005aee:	4610      	mov	r0, r2
 8005af0:	f000 fe1e 	bl	8006730 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2201      	movs	r2, #1
 8005af8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	2201      	movs	r2, #1
 8005b00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2201      	movs	r2, #1
 8005b08:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2201      	movs	r2, #1
 8005b10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2201      	movs	r2, #1
 8005b18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2201      	movs	r2, #1
 8005b20:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2201      	movs	r2, #1
 8005b28:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2201      	movs	r2, #1
 8005b30:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2201      	movs	r2, #1
 8005b38:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2201      	movs	r2, #1
 8005b40:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2201      	movs	r2, #1
 8005b48:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	2201      	movs	r2, #1
 8005b50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005b54:	2300      	movs	r3, #0
}
 8005b56:	4618      	mov	r0, r3
 8005b58:	3708      	adds	r7, #8
 8005b5a:	46bd      	mov	sp, r7
 8005b5c:	bd80      	pop	{r7, pc}
	...

08005b60 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005b60:	b580      	push	{r7, lr}
 8005b62:	b084      	sub	sp, #16
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
 8005b68:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005b6a:	683b      	ldr	r3, [r7, #0]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d109      	bne.n	8005b84 <HAL_TIM_PWM_Start+0x24>
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005b76:	b2db      	uxtb	r3, r3
 8005b78:	2b01      	cmp	r3, #1
 8005b7a:	bf14      	ite	ne
 8005b7c:	2301      	movne	r3, #1
 8005b7e:	2300      	moveq	r3, #0
 8005b80:	b2db      	uxtb	r3, r3
 8005b82:	e03c      	b.n	8005bfe <HAL_TIM_PWM_Start+0x9e>
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	2b04      	cmp	r3, #4
 8005b88:	d109      	bne.n	8005b9e <HAL_TIM_PWM_Start+0x3e>
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005b90:	b2db      	uxtb	r3, r3
 8005b92:	2b01      	cmp	r3, #1
 8005b94:	bf14      	ite	ne
 8005b96:	2301      	movne	r3, #1
 8005b98:	2300      	moveq	r3, #0
 8005b9a:	b2db      	uxtb	r3, r3
 8005b9c:	e02f      	b.n	8005bfe <HAL_TIM_PWM_Start+0x9e>
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	2b08      	cmp	r3, #8
 8005ba2:	d109      	bne.n	8005bb8 <HAL_TIM_PWM_Start+0x58>
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005baa:	b2db      	uxtb	r3, r3
 8005bac:	2b01      	cmp	r3, #1
 8005bae:	bf14      	ite	ne
 8005bb0:	2301      	movne	r3, #1
 8005bb2:	2300      	moveq	r3, #0
 8005bb4:	b2db      	uxtb	r3, r3
 8005bb6:	e022      	b.n	8005bfe <HAL_TIM_PWM_Start+0x9e>
 8005bb8:	683b      	ldr	r3, [r7, #0]
 8005bba:	2b0c      	cmp	r3, #12
 8005bbc:	d109      	bne.n	8005bd2 <HAL_TIM_PWM_Start+0x72>
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005bc4:	b2db      	uxtb	r3, r3
 8005bc6:	2b01      	cmp	r3, #1
 8005bc8:	bf14      	ite	ne
 8005bca:	2301      	movne	r3, #1
 8005bcc:	2300      	moveq	r3, #0
 8005bce:	b2db      	uxtb	r3, r3
 8005bd0:	e015      	b.n	8005bfe <HAL_TIM_PWM_Start+0x9e>
 8005bd2:	683b      	ldr	r3, [r7, #0]
 8005bd4:	2b10      	cmp	r3, #16
 8005bd6:	d109      	bne.n	8005bec <HAL_TIM_PWM_Start+0x8c>
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005bde:	b2db      	uxtb	r3, r3
 8005be0:	2b01      	cmp	r3, #1
 8005be2:	bf14      	ite	ne
 8005be4:	2301      	movne	r3, #1
 8005be6:	2300      	moveq	r3, #0
 8005be8:	b2db      	uxtb	r3, r3
 8005bea:	e008      	b.n	8005bfe <HAL_TIM_PWM_Start+0x9e>
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005bf2:	b2db      	uxtb	r3, r3
 8005bf4:	2b01      	cmp	r3, #1
 8005bf6:	bf14      	ite	ne
 8005bf8:	2301      	movne	r3, #1
 8005bfa:	2300      	moveq	r3, #0
 8005bfc:	b2db      	uxtb	r3, r3
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d001      	beq.n	8005c06 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005c02:	2301      	movs	r3, #1
 8005c04:	e0a6      	b.n	8005d54 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d104      	bne.n	8005c16 <HAL_TIM_PWM_Start+0xb6>
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2202      	movs	r2, #2
 8005c10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005c14:	e023      	b.n	8005c5e <HAL_TIM_PWM_Start+0xfe>
 8005c16:	683b      	ldr	r3, [r7, #0]
 8005c18:	2b04      	cmp	r3, #4
 8005c1a:	d104      	bne.n	8005c26 <HAL_TIM_PWM_Start+0xc6>
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2202      	movs	r2, #2
 8005c20:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005c24:	e01b      	b.n	8005c5e <HAL_TIM_PWM_Start+0xfe>
 8005c26:	683b      	ldr	r3, [r7, #0]
 8005c28:	2b08      	cmp	r3, #8
 8005c2a:	d104      	bne.n	8005c36 <HAL_TIM_PWM_Start+0xd6>
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2202      	movs	r2, #2
 8005c30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005c34:	e013      	b.n	8005c5e <HAL_TIM_PWM_Start+0xfe>
 8005c36:	683b      	ldr	r3, [r7, #0]
 8005c38:	2b0c      	cmp	r3, #12
 8005c3a:	d104      	bne.n	8005c46 <HAL_TIM_PWM_Start+0xe6>
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2202      	movs	r2, #2
 8005c40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005c44:	e00b      	b.n	8005c5e <HAL_TIM_PWM_Start+0xfe>
 8005c46:	683b      	ldr	r3, [r7, #0]
 8005c48:	2b10      	cmp	r3, #16
 8005c4a:	d104      	bne.n	8005c56 <HAL_TIM_PWM_Start+0xf6>
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2202      	movs	r2, #2
 8005c50:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005c54:	e003      	b.n	8005c5e <HAL_TIM_PWM_Start+0xfe>
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	2202      	movs	r2, #2
 8005c5a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	2201      	movs	r2, #1
 8005c64:	6839      	ldr	r1, [r7, #0]
 8005c66:	4618      	mov	r0, r3
 8005c68:	f001 f9dc 	bl	8007024 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	4a3a      	ldr	r2, [pc, #232]	; (8005d5c <HAL_TIM_PWM_Start+0x1fc>)
 8005c72:	4293      	cmp	r3, r2
 8005c74:	d018      	beq.n	8005ca8 <HAL_TIM_PWM_Start+0x148>
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	4a39      	ldr	r2, [pc, #228]	; (8005d60 <HAL_TIM_PWM_Start+0x200>)
 8005c7c:	4293      	cmp	r3, r2
 8005c7e:	d013      	beq.n	8005ca8 <HAL_TIM_PWM_Start+0x148>
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	4a37      	ldr	r2, [pc, #220]	; (8005d64 <HAL_TIM_PWM_Start+0x204>)
 8005c86:	4293      	cmp	r3, r2
 8005c88:	d00e      	beq.n	8005ca8 <HAL_TIM_PWM_Start+0x148>
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	4a36      	ldr	r2, [pc, #216]	; (8005d68 <HAL_TIM_PWM_Start+0x208>)
 8005c90:	4293      	cmp	r3, r2
 8005c92:	d009      	beq.n	8005ca8 <HAL_TIM_PWM_Start+0x148>
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	4a34      	ldr	r2, [pc, #208]	; (8005d6c <HAL_TIM_PWM_Start+0x20c>)
 8005c9a:	4293      	cmp	r3, r2
 8005c9c:	d004      	beq.n	8005ca8 <HAL_TIM_PWM_Start+0x148>
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	4a33      	ldr	r2, [pc, #204]	; (8005d70 <HAL_TIM_PWM_Start+0x210>)
 8005ca4:	4293      	cmp	r3, r2
 8005ca6:	d101      	bne.n	8005cac <HAL_TIM_PWM_Start+0x14c>
 8005ca8:	2301      	movs	r3, #1
 8005caa:	e000      	b.n	8005cae <HAL_TIM_PWM_Start+0x14e>
 8005cac:	2300      	movs	r3, #0
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d007      	beq.n	8005cc2 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005cc0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	4a25      	ldr	r2, [pc, #148]	; (8005d5c <HAL_TIM_PWM_Start+0x1fc>)
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	d022      	beq.n	8005d12 <HAL_TIM_PWM_Start+0x1b2>
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005cd4:	d01d      	beq.n	8005d12 <HAL_TIM_PWM_Start+0x1b2>
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	4a26      	ldr	r2, [pc, #152]	; (8005d74 <HAL_TIM_PWM_Start+0x214>)
 8005cdc:	4293      	cmp	r3, r2
 8005cde:	d018      	beq.n	8005d12 <HAL_TIM_PWM_Start+0x1b2>
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	4a24      	ldr	r2, [pc, #144]	; (8005d78 <HAL_TIM_PWM_Start+0x218>)
 8005ce6:	4293      	cmp	r3, r2
 8005ce8:	d013      	beq.n	8005d12 <HAL_TIM_PWM_Start+0x1b2>
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	4a23      	ldr	r2, [pc, #140]	; (8005d7c <HAL_TIM_PWM_Start+0x21c>)
 8005cf0:	4293      	cmp	r3, r2
 8005cf2:	d00e      	beq.n	8005d12 <HAL_TIM_PWM_Start+0x1b2>
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	4a19      	ldr	r2, [pc, #100]	; (8005d60 <HAL_TIM_PWM_Start+0x200>)
 8005cfa:	4293      	cmp	r3, r2
 8005cfc:	d009      	beq.n	8005d12 <HAL_TIM_PWM_Start+0x1b2>
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	4a18      	ldr	r2, [pc, #96]	; (8005d64 <HAL_TIM_PWM_Start+0x204>)
 8005d04:	4293      	cmp	r3, r2
 8005d06:	d004      	beq.n	8005d12 <HAL_TIM_PWM_Start+0x1b2>
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	4a18      	ldr	r2, [pc, #96]	; (8005d70 <HAL_TIM_PWM_Start+0x210>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d115      	bne.n	8005d3e <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	689a      	ldr	r2, [r3, #8]
 8005d18:	4b19      	ldr	r3, [pc, #100]	; (8005d80 <HAL_TIM_PWM_Start+0x220>)
 8005d1a:	4013      	ands	r3, r2
 8005d1c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	2b06      	cmp	r3, #6
 8005d22:	d015      	beq.n	8005d50 <HAL_TIM_PWM_Start+0x1f0>
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d2a:	d011      	beq.n	8005d50 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	681a      	ldr	r2, [r3, #0]
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f042 0201 	orr.w	r2, r2, #1
 8005d3a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d3c:	e008      	b.n	8005d50 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	681a      	ldr	r2, [r3, #0]
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f042 0201 	orr.w	r2, r2, #1
 8005d4c:	601a      	str	r2, [r3, #0]
 8005d4e:	e000      	b.n	8005d52 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d50:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005d52:	2300      	movs	r3, #0
}
 8005d54:	4618      	mov	r0, r3
 8005d56:	3710      	adds	r7, #16
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	bd80      	pop	{r7, pc}
 8005d5c:	40012c00 	.word	0x40012c00
 8005d60:	40013400 	.word	0x40013400
 8005d64:	40014000 	.word	0x40014000
 8005d68:	40014400 	.word	0x40014400
 8005d6c:	40014800 	.word	0x40014800
 8005d70:	40015000 	.word	0x40015000
 8005d74:	40000400 	.word	0x40000400
 8005d78:	40000800 	.word	0x40000800
 8005d7c:	40000c00 	.word	0x40000c00
 8005d80:	00010007 	.word	0x00010007

08005d84 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005d84:	b580      	push	{r7, lr}
 8005d86:	b086      	sub	sp, #24
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]
 8005d8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d101      	bne.n	8005d98 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005d94:	2301      	movs	r3, #1
 8005d96:	e097      	b.n	8005ec8 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d9e:	b2db      	uxtb	r3, r3
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d106      	bne.n	8005db2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2200      	movs	r2, #0
 8005da8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005dac:	6878      	ldr	r0, [r7, #4]
 8005dae:	f7fb fefb 	bl	8001ba8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2202      	movs	r2, #2
 8005db6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	689b      	ldr	r3, [r3, #8]
 8005dc0:	687a      	ldr	r2, [r7, #4]
 8005dc2:	6812      	ldr	r2, [r2, #0]
 8005dc4:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8005dc8:	f023 0307 	bic.w	r3, r3, #7
 8005dcc:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681a      	ldr	r2, [r3, #0]
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	3304      	adds	r3, #4
 8005dd6:	4619      	mov	r1, r3
 8005dd8:	4610      	mov	r0, r2
 8005dda:	f000 fca9 	bl	8006730 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	689b      	ldr	r3, [r3, #8]
 8005de4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	699b      	ldr	r3, [r3, #24]
 8005dec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	6a1b      	ldr	r3, [r3, #32]
 8005df4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005df6:	683b      	ldr	r3, [r7, #0]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	697a      	ldr	r2, [r7, #20]
 8005dfc:	4313      	orrs	r3, r2
 8005dfe:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005e00:	693b      	ldr	r3, [r7, #16]
 8005e02:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e06:	f023 0303 	bic.w	r3, r3, #3
 8005e0a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	689a      	ldr	r2, [r3, #8]
 8005e10:	683b      	ldr	r3, [r7, #0]
 8005e12:	699b      	ldr	r3, [r3, #24]
 8005e14:	021b      	lsls	r3, r3, #8
 8005e16:	4313      	orrs	r3, r2
 8005e18:	693a      	ldr	r2, [r7, #16]
 8005e1a:	4313      	orrs	r3, r2
 8005e1c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005e1e:	693b      	ldr	r3, [r7, #16]
 8005e20:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005e24:	f023 030c 	bic.w	r3, r3, #12
 8005e28:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005e2a:	693b      	ldr	r3, [r7, #16]
 8005e2c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005e30:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005e34:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005e36:	683b      	ldr	r3, [r7, #0]
 8005e38:	68da      	ldr	r2, [r3, #12]
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	69db      	ldr	r3, [r3, #28]
 8005e3e:	021b      	lsls	r3, r3, #8
 8005e40:	4313      	orrs	r3, r2
 8005e42:	693a      	ldr	r2, [r7, #16]
 8005e44:	4313      	orrs	r3, r2
 8005e46:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005e48:	683b      	ldr	r3, [r7, #0]
 8005e4a:	691b      	ldr	r3, [r3, #16]
 8005e4c:	011a      	lsls	r2, r3, #4
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	6a1b      	ldr	r3, [r3, #32]
 8005e52:	031b      	lsls	r3, r3, #12
 8005e54:	4313      	orrs	r3, r2
 8005e56:	693a      	ldr	r2, [r7, #16]
 8005e58:	4313      	orrs	r3, r2
 8005e5a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8005e62:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8005e6a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	685a      	ldr	r2, [r3, #4]
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	695b      	ldr	r3, [r3, #20]
 8005e74:	011b      	lsls	r3, r3, #4
 8005e76:	4313      	orrs	r3, r2
 8005e78:	68fa      	ldr	r2, [r7, #12]
 8005e7a:	4313      	orrs	r3, r2
 8005e7c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	697a      	ldr	r2, [r7, #20]
 8005e84:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	693a      	ldr	r2, [r7, #16]
 8005e8c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	68fa      	ldr	r2, [r7, #12]
 8005e94:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	2201      	movs	r2, #1
 8005e9a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	2201      	movs	r2, #1
 8005ea2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	2201      	movs	r2, #1
 8005eaa:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	2201      	movs	r2, #1
 8005eb2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	2201      	movs	r2, #1
 8005eba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2201      	movs	r2, #1
 8005ec2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005ec6:	2300      	movs	r3, #0
}
 8005ec8:	4618      	mov	r0, r3
 8005eca:	3718      	adds	r7, #24
 8005ecc:	46bd      	mov	sp, r7
 8005ece:	bd80      	pop	{r7, pc}

08005ed0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005ed0:	b580      	push	{r7, lr}
 8005ed2:	b084      	sub	sp, #16
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	6078      	str	r0, [r7, #4]
 8005ed8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005ee0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005ee8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005ef0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005ef8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005efa:	683b      	ldr	r3, [r7, #0]
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d110      	bne.n	8005f22 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005f00:	7bfb      	ldrb	r3, [r7, #15]
 8005f02:	2b01      	cmp	r3, #1
 8005f04:	d102      	bne.n	8005f0c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005f06:	7b7b      	ldrb	r3, [r7, #13]
 8005f08:	2b01      	cmp	r3, #1
 8005f0a:	d001      	beq.n	8005f10 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005f0c:	2301      	movs	r3, #1
 8005f0e:	e069      	b.n	8005fe4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2202      	movs	r2, #2
 8005f14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2202      	movs	r2, #2
 8005f1c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005f20:	e031      	b.n	8005f86 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005f22:	683b      	ldr	r3, [r7, #0]
 8005f24:	2b04      	cmp	r3, #4
 8005f26:	d110      	bne.n	8005f4a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005f28:	7bbb      	ldrb	r3, [r7, #14]
 8005f2a:	2b01      	cmp	r3, #1
 8005f2c:	d102      	bne.n	8005f34 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005f2e:	7b3b      	ldrb	r3, [r7, #12]
 8005f30:	2b01      	cmp	r3, #1
 8005f32:	d001      	beq.n	8005f38 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005f34:	2301      	movs	r3, #1
 8005f36:	e055      	b.n	8005fe4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2202      	movs	r2, #2
 8005f3c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2202      	movs	r2, #2
 8005f44:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005f48:	e01d      	b.n	8005f86 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005f4a:	7bfb      	ldrb	r3, [r7, #15]
 8005f4c:	2b01      	cmp	r3, #1
 8005f4e:	d108      	bne.n	8005f62 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005f50:	7bbb      	ldrb	r3, [r7, #14]
 8005f52:	2b01      	cmp	r3, #1
 8005f54:	d105      	bne.n	8005f62 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005f56:	7b7b      	ldrb	r3, [r7, #13]
 8005f58:	2b01      	cmp	r3, #1
 8005f5a:	d102      	bne.n	8005f62 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005f5c:	7b3b      	ldrb	r3, [r7, #12]
 8005f5e:	2b01      	cmp	r3, #1
 8005f60:	d001      	beq.n	8005f66 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8005f62:	2301      	movs	r3, #1
 8005f64:	e03e      	b.n	8005fe4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	2202      	movs	r2, #2
 8005f6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	2202      	movs	r2, #2
 8005f72:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	2202      	movs	r2, #2
 8005f7a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	2202      	movs	r2, #2
 8005f82:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8005f86:	683b      	ldr	r3, [r7, #0]
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d003      	beq.n	8005f94 <HAL_TIM_Encoder_Start+0xc4>
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	2b04      	cmp	r3, #4
 8005f90:	d008      	beq.n	8005fa4 <HAL_TIM_Encoder_Start+0xd4>
 8005f92:	e00f      	b.n	8005fb4 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	2201      	movs	r2, #1
 8005f9a:	2100      	movs	r1, #0
 8005f9c:	4618      	mov	r0, r3
 8005f9e:	f001 f841 	bl	8007024 <TIM_CCxChannelCmd>
      break;
 8005fa2:	e016      	b.n	8005fd2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	2201      	movs	r2, #1
 8005faa:	2104      	movs	r1, #4
 8005fac:	4618      	mov	r0, r3
 8005fae:	f001 f839 	bl	8007024 <TIM_CCxChannelCmd>
      break;
 8005fb2:	e00e      	b.n	8005fd2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	2201      	movs	r2, #1
 8005fba:	2100      	movs	r1, #0
 8005fbc:	4618      	mov	r0, r3
 8005fbe:	f001 f831 	bl	8007024 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	2201      	movs	r2, #1
 8005fc8:	2104      	movs	r1, #4
 8005fca:	4618      	mov	r0, r3
 8005fcc:	f001 f82a 	bl	8007024 <TIM_CCxChannelCmd>
      break;
 8005fd0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	681a      	ldr	r2, [r3, #0]
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	f042 0201 	orr.w	r2, r2, #1
 8005fe0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005fe2:	2300      	movs	r3, #0
}
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	3710      	adds	r7, #16
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	bd80      	pop	{r7, pc}

08005fec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005fec:	b580      	push	{r7, lr}
 8005fee:	b084      	sub	sp, #16
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	68db      	ldr	r3, [r3, #12]
 8005ffa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	691b      	ldr	r3, [r3, #16]
 8006002:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006004:	68bb      	ldr	r3, [r7, #8]
 8006006:	f003 0302 	and.w	r3, r3, #2
 800600a:	2b00      	cmp	r3, #0
 800600c:	d020      	beq.n	8006050 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	f003 0302 	and.w	r3, r3, #2
 8006014:	2b00      	cmp	r3, #0
 8006016:	d01b      	beq.n	8006050 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	f06f 0202 	mvn.w	r2, #2
 8006020:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	2201      	movs	r2, #1
 8006026:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	699b      	ldr	r3, [r3, #24]
 800602e:	f003 0303 	and.w	r3, r3, #3
 8006032:	2b00      	cmp	r3, #0
 8006034:	d003      	beq.n	800603e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006036:	6878      	ldr	r0, [r7, #4]
 8006038:	f000 fb5c 	bl	80066f4 <HAL_TIM_IC_CaptureCallback>
 800603c:	e005      	b.n	800604a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800603e:	6878      	ldr	r0, [r7, #4]
 8006040:	f000 fb4e 	bl	80066e0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006044:	6878      	ldr	r0, [r7, #4]
 8006046:	f000 fb5f 	bl	8006708 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	2200      	movs	r2, #0
 800604e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006050:	68bb      	ldr	r3, [r7, #8]
 8006052:	f003 0304 	and.w	r3, r3, #4
 8006056:	2b00      	cmp	r3, #0
 8006058:	d020      	beq.n	800609c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	f003 0304 	and.w	r3, r3, #4
 8006060:	2b00      	cmp	r3, #0
 8006062:	d01b      	beq.n	800609c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	f06f 0204 	mvn.w	r2, #4
 800606c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	2202      	movs	r2, #2
 8006072:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	699b      	ldr	r3, [r3, #24]
 800607a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800607e:	2b00      	cmp	r3, #0
 8006080:	d003      	beq.n	800608a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006082:	6878      	ldr	r0, [r7, #4]
 8006084:	f000 fb36 	bl	80066f4 <HAL_TIM_IC_CaptureCallback>
 8006088:	e005      	b.n	8006096 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800608a:	6878      	ldr	r0, [r7, #4]
 800608c:	f000 fb28 	bl	80066e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006090:	6878      	ldr	r0, [r7, #4]
 8006092:	f000 fb39 	bl	8006708 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	2200      	movs	r2, #0
 800609a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800609c:	68bb      	ldr	r3, [r7, #8]
 800609e:	f003 0308 	and.w	r3, r3, #8
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d020      	beq.n	80060e8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	f003 0308 	and.w	r3, r3, #8
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d01b      	beq.n	80060e8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	f06f 0208 	mvn.w	r2, #8
 80060b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	2204      	movs	r2, #4
 80060be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	69db      	ldr	r3, [r3, #28]
 80060c6:	f003 0303 	and.w	r3, r3, #3
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d003      	beq.n	80060d6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80060ce:	6878      	ldr	r0, [r7, #4]
 80060d0:	f000 fb10 	bl	80066f4 <HAL_TIM_IC_CaptureCallback>
 80060d4:	e005      	b.n	80060e2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80060d6:	6878      	ldr	r0, [r7, #4]
 80060d8:	f000 fb02 	bl	80066e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060dc:	6878      	ldr	r0, [r7, #4]
 80060de:	f000 fb13 	bl	8006708 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	2200      	movs	r2, #0
 80060e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80060e8:	68bb      	ldr	r3, [r7, #8]
 80060ea:	f003 0310 	and.w	r3, r3, #16
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d020      	beq.n	8006134 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	f003 0310 	and.w	r3, r3, #16
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d01b      	beq.n	8006134 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	f06f 0210 	mvn.w	r2, #16
 8006104:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	2208      	movs	r2, #8
 800610a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	69db      	ldr	r3, [r3, #28]
 8006112:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006116:	2b00      	cmp	r3, #0
 8006118:	d003      	beq.n	8006122 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800611a:	6878      	ldr	r0, [r7, #4]
 800611c:	f000 faea 	bl	80066f4 <HAL_TIM_IC_CaptureCallback>
 8006120:	e005      	b.n	800612e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006122:	6878      	ldr	r0, [r7, #4]
 8006124:	f000 fadc 	bl	80066e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006128:	6878      	ldr	r0, [r7, #4]
 800612a:	f000 faed 	bl	8006708 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	2200      	movs	r2, #0
 8006132:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006134:	68bb      	ldr	r3, [r7, #8]
 8006136:	f003 0301 	and.w	r3, r3, #1
 800613a:	2b00      	cmp	r3, #0
 800613c:	d00c      	beq.n	8006158 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	f003 0301 	and.w	r3, r3, #1
 8006144:	2b00      	cmp	r3, #0
 8006146:	d007      	beq.n	8006158 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f06f 0201 	mvn.w	r2, #1
 8006150:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006152:	6878      	ldr	r0, [r7, #4]
 8006154:	f7fa ff96 	bl	8001084 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006158:	68bb      	ldr	r3, [r7, #8]
 800615a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800615e:	2b00      	cmp	r3, #0
 8006160:	d104      	bne.n	800616c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006162:	68bb      	ldr	r3, [r7, #8]
 8006164:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006168:	2b00      	cmp	r3, #0
 800616a:	d00c      	beq.n	8006186 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006172:	2b00      	cmp	r3, #0
 8006174:	d007      	beq.n	8006186 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	f46f 5202 	mvn.w	r2, #8320	; 0x2080
 800617e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006180:	6878      	ldr	r0, [r7, #4]
 8006182:	f001 f8a9 	bl	80072d8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006186:	68bb      	ldr	r3, [r7, #8]
 8006188:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800618c:	2b00      	cmp	r3, #0
 800618e:	d00c      	beq.n	80061aa <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006196:	2b00      	cmp	r3, #0
 8006198:	d007      	beq.n	80061aa <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80061a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80061a4:	6878      	ldr	r0, [r7, #4]
 80061a6:	f001 f8a1 	bl	80072ec <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80061aa:	68bb      	ldr	r3, [r7, #8]
 80061ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d00c      	beq.n	80061ce <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d007      	beq.n	80061ce <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80061c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80061c8:	6878      	ldr	r0, [r7, #4]
 80061ca:	f000 faa7 	bl	800671c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80061ce:	68bb      	ldr	r3, [r7, #8]
 80061d0:	f003 0320 	and.w	r3, r3, #32
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d00c      	beq.n	80061f2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	f003 0320 	and.w	r3, r3, #32
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d007      	beq.n	80061f2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	f06f 0220 	mvn.w	r2, #32
 80061ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80061ec:	6878      	ldr	r0, [r7, #4]
 80061ee:	f001 f869 	bl	80072c4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 80061f2:	68bb      	ldr	r3, [r7, #8]
 80061f4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d00c      	beq.n	8006216 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006202:	2b00      	cmp	r3, #0
 8006204:	d007      	beq.n	8006216 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800620e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8006210:	6878      	ldr	r0, [r7, #4]
 8006212:	f001 f875 	bl	8007300 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8006216:	68bb      	ldr	r3, [r7, #8]
 8006218:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800621c:	2b00      	cmp	r3, #0
 800621e:	d00c      	beq.n	800623a <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006226:	2b00      	cmp	r3, #0
 8006228:	d007      	beq.n	800623a <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8006232:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8006234:	6878      	ldr	r0, [r7, #4]
 8006236:	f001 f86d 	bl	8007314 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800623a:	68bb      	ldr	r3, [r7, #8]
 800623c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006240:	2b00      	cmp	r3, #0
 8006242:	d00c      	beq.n	800625e <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800624a:	2b00      	cmp	r3, #0
 800624c:	d007      	beq.n	800625e <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8006256:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8006258:	6878      	ldr	r0, [r7, #4]
 800625a:	f001 f865 	bl	8007328 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800625e:	68bb      	ldr	r3, [r7, #8]
 8006260:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006264:	2b00      	cmp	r3, #0
 8006266:	d00c      	beq.n	8006282 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800626e:	2b00      	cmp	r3, #0
 8006270:	d007      	beq.n	8006282 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800627a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800627c:	6878      	ldr	r0, [r7, #4]
 800627e:	f001 f85d 	bl	800733c <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006282:	bf00      	nop
 8006284:	3710      	adds	r7, #16
 8006286:	46bd      	mov	sp, r7
 8006288:	bd80      	pop	{r7, pc}
	...

0800628c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800628c:	b580      	push	{r7, lr}
 800628e:	b086      	sub	sp, #24
 8006290:	af00      	add	r7, sp, #0
 8006292:	60f8      	str	r0, [r7, #12]
 8006294:	60b9      	str	r1, [r7, #8]
 8006296:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006298:	2300      	movs	r3, #0
 800629a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80062a2:	2b01      	cmp	r3, #1
 80062a4:	d101      	bne.n	80062aa <HAL_TIM_PWM_ConfigChannel+0x1e>
 80062a6:	2302      	movs	r3, #2
 80062a8:	e0ff      	b.n	80064aa <HAL_TIM_PWM_ConfigChannel+0x21e>
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	2201      	movs	r2, #1
 80062ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	2b14      	cmp	r3, #20
 80062b6:	f200 80f0 	bhi.w	800649a <HAL_TIM_PWM_ConfigChannel+0x20e>
 80062ba:	a201      	add	r2, pc, #4	; (adr r2, 80062c0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80062bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062c0:	08006315 	.word	0x08006315
 80062c4:	0800649b 	.word	0x0800649b
 80062c8:	0800649b 	.word	0x0800649b
 80062cc:	0800649b 	.word	0x0800649b
 80062d0:	08006355 	.word	0x08006355
 80062d4:	0800649b 	.word	0x0800649b
 80062d8:	0800649b 	.word	0x0800649b
 80062dc:	0800649b 	.word	0x0800649b
 80062e0:	08006397 	.word	0x08006397
 80062e4:	0800649b 	.word	0x0800649b
 80062e8:	0800649b 	.word	0x0800649b
 80062ec:	0800649b 	.word	0x0800649b
 80062f0:	080063d7 	.word	0x080063d7
 80062f4:	0800649b 	.word	0x0800649b
 80062f8:	0800649b 	.word	0x0800649b
 80062fc:	0800649b 	.word	0x0800649b
 8006300:	08006419 	.word	0x08006419
 8006304:	0800649b 	.word	0x0800649b
 8006308:	0800649b 	.word	0x0800649b
 800630c:	0800649b 	.word	0x0800649b
 8006310:	08006459 	.word	0x08006459
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	68b9      	ldr	r1, [r7, #8]
 800631a:	4618      	mov	r0, r3
 800631c:	f000 fabc 	bl	8006898 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	699a      	ldr	r2, [r3, #24]
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f042 0208 	orr.w	r2, r2, #8
 800632e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	699a      	ldr	r2, [r3, #24]
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f022 0204 	bic.w	r2, r2, #4
 800633e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	6999      	ldr	r1, [r3, #24]
 8006346:	68bb      	ldr	r3, [r7, #8]
 8006348:	691a      	ldr	r2, [r3, #16]
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	430a      	orrs	r2, r1
 8006350:	619a      	str	r2, [r3, #24]
      break;
 8006352:	e0a5      	b.n	80064a0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	68b9      	ldr	r1, [r7, #8]
 800635a:	4618      	mov	r0, r3
 800635c:	f000 fb36 	bl	80069cc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	699a      	ldr	r2, [r3, #24]
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800636e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	699a      	ldr	r2, [r3, #24]
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800637e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	6999      	ldr	r1, [r3, #24]
 8006386:	68bb      	ldr	r3, [r7, #8]
 8006388:	691b      	ldr	r3, [r3, #16]
 800638a:	021a      	lsls	r2, r3, #8
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	430a      	orrs	r2, r1
 8006392:	619a      	str	r2, [r3, #24]
      break;
 8006394:	e084      	b.n	80064a0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	68b9      	ldr	r1, [r7, #8]
 800639c:	4618      	mov	r0, r3
 800639e:	f000 fba9 	bl	8006af4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	69da      	ldr	r2, [r3, #28]
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f042 0208 	orr.w	r2, r2, #8
 80063b0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	69da      	ldr	r2, [r3, #28]
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f022 0204 	bic.w	r2, r2, #4
 80063c0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	69d9      	ldr	r1, [r3, #28]
 80063c8:	68bb      	ldr	r3, [r7, #8]
 80063ca:	691a      	ldr	r2, [r3, #16]
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	430a      	orrs	r2, r1
 80063d2:	61da      	str	r2, [r3, #28]
      break;
 80063d4:	e064      	b.n	80064a0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	68b9      	ldr	r1, [r7, #8]
 80063dc:	4618      	mov	r0, r3
 80063de:	f000 fc1b 	bl	8006c18 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	69da      	ldr	r2, [r3, #28]
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80063f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	69da      	ldr	r2, [r3, #28]
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006400:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	69d9      	ldr	r1, [r3, #28]
 8006408:	68bb      	ldr	r3, [r7, #8]
 800640a:	691b      	ldr	r3, [r3, #16]
 800640c:	021a      	lsls	r2, r3, #8
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	430a      	orrs	r2, r1
 8006414:	61da      	str	r2, [r3, #28]
      break;
 8006416:	e043      	b.n	80064a0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	68b9      	ldr	r1, [r7, #8]
 800641e:	4618      	mov	r0, r3
 8006420:	f000 fc8e 	bl	8006d40 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	f042 0208 	orr.w	r2, r2, #8
 8006432:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	f022 0204 	bic.w	r2, r2, #4
 8006442:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800644a:	68bb      	ldr	r3, [r7, #8]
 800644c:	691a      	ldr	r2, [r3, #16]
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	430a      	orrs	r2, r1
 8006454:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8006456:	e023      	b.n	80064a0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	68b9      	ldr	r1, [r7, #8]
 800645e:	4618      	mov	r0, r3
 8006460:	f000 fcd8 	bl	8006e14 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006472:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006482:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800648a:	68bb      	ldr	r3, [r7, #8]
 800648c:	691b      	ldr	r3, [r3, #16]
 800648e:	021a      	lsls	r2, r3, #8
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	430a      	orrs	r2, r1
 8006496:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8006498:	e002      	b.n	80064a0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800649a:	2301      	movs	r3, #1
 800649c:	75fb      	strb	r3, [r7, #23]
      break;
 800649e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	2200      	movs	r2, #0
 80064a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80064a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80064aa:	4618      	mov	r0, r3
 80064ac:	3718      	adds	r7, #24
 80064ae:	46bd      	mov	sp, r7
 80064b0:	bd80      	pop	{r7, pc}
 80064b2:	bf00      	nop

080064b4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80064b4:	b580      	push	{r7, lr}
 80064b6:	b084      	sub	sp, #16
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	6078      	str	r0, [r7, #4]
 80064bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80064be:	2300      	movs	r3, #0
 80064c0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80064c8:	2b01      	cmp	r3, #1
 80064ca:	d101      	bne.n	80064d0 <HAL_TIM_ConfigClockSource+0x1c>
 80064cc:	2302      	movs	r3, #2
 80064ce:	e0f6      	b.n	80066be <HAL_TIM_ConfigClockSource+0x20a>
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2201      	movs	r2, #1
 80064d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2202      	movs	r2, #2
 80064dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	689b      	ldr	r3, [r3, #8]
 80064e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80064e8:	68bb      	ldr	r3, [r7, #8]
 80064ea:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 80064ee:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80064f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80064f4:	68bb      	ldr	r3, [r7, #8]
 80064f6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80064fa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	68ba      	ldr	r2, [r7, #8]
 8006502:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006504:	683b      	ldr	r3, [r7, #0]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	4a6f      	ldr	r2, [pc, #444]	; (80066c8 <HAL_TIM_ConfigClockSource+0x214>)
 800650a:	4293      	cmp	r3, r2
 800650c:	f000 80c1 	beq.w	8006692 <HAL_TIM_ConfigClockSource+0x1de>
 8006510:	4a6d      	ldr	r2, [pc, #436]	; (80066c8 <HAL_TIM_ConfigClockSource+0x214>)
 8006512:	4293      	cmp	r3, r2
 8006514:	f200 80c6 	bhi.w	80066a4 <HAL_TIM_ConfigClockSource+0x1f0>
 8006518:	4a6c      	ldr	r2, [pc, #432]	; (80066cc <HAL_TIM_ConfigClockSource+0x218>)
 800651a:	4293      	cmp	r3, r2
 800651c:	f000 80b9 	beq.w	8006692 <HAL_TIM_ConfigClockSource+0x1de>
 8006520:	4a6a      	ldr	r2, [pc, #424]	; (80066cc <HAL_TIM_ConfigClockSource+0x218>)
 8006522:	4293      	cmp	r3, r2
 8006524:	f200 80be 	bhi.w	80066a4 <HAL_TIM_ConfigClockSource+0x1f0>
 8006528:	4a69      	ldr	r2, [pc, #420]	; (80066d0 <HAL_TIM_ConfigClockSource+0x21c>)
 800652a:	4293      	cmp	r3, r2
 800652c:	f000 80b1 	beq.w	8006692 <HAL_TIM_ConfigClockSource+0x1de>
 8006530:	4a67      	ldr	r2, [pc, #412]	; (80066d0 <HAL_TIM_ConfigClockSource+0x21c>)
 8006532:	4293      	cmp	r3, r2
 8006534:	f200 80b6 	bhi.w	80066a4 <HAL_TIM_ConfigClockSource+0x1f0>
 8006538:	4a66      	ldr	r2, [pc, #408]	; (80066d4 <HAL_TIM_ConfigClockSource+0x220>)
 800653a:	4293      	cmp	r3, r2
 800653c:	f000 80a9 	beq.w	8006692 <HAL_TIM_ConfigClockSource+0x1de>
 8006540:	4a64      	ldr	r2, [pc, #400]	; (80066d4 <HAL_TIM_ConfigClockSource+0x220>)
 8006542:	4293      	cmp	r3, r2
 8006544:	f200 80ae 	bhi.w	80066a4 <HAL_TIM_ConfigClockSource+0x1f0>
 8006548:	4a63      	ldr	r2, [pc, #396]	; (80066d8 <HAL_TIM_ConfigClockSource+0x224>)
 800654a:	4293      	cmp	r3, r2
 800654c:	f000 80a1 	beq.w	8006692 <HAL_TIM_ConfigClockSource+0x1de>
 8006550:	4a61      	ldr	r2, [pc, #388]	; (80066d8 <HAL_TIM_ConfigClockSource+0x224>)
 8006552:	4293      	cmp	r3, r2
 8006554:	f200 80a6 	bhi.w	80066a4 <HAL_TIM_ConfigClockSource+0x1f0>
 8006558:	4a60      	ldr	r2, [pc, #384]	; (80066dc <HAL_TIM_ConfigClockSource+0x228>)
 800655a:	4293      	cmp	r3, r2
 800655c:	f000 8099 	beq.w	8006692 <HAL_TIM_ConfigClockSource+0x1de>
 8006560:	4a5e      	ldr	r2, [pc, #376]	; (80066dc <HAL_TIM_ConfigClockSource+0x228>)
 8006562:	4293      	cmp	r3, r2
 8006564:	f200 809e 	bhi.w	80066a4 <HAL_TIM_ConfigClockSource+0x1f0>
 8006568:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800656c:	f000 8091 	beq.w	8006692 <HAL_TIM_ConfigClockSource+0x1de>
 8006570:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8006574:	f200 8096 	bhi.w	80066a4 <HAL_TIM_ConfigClockSource+0x1f0>
 8006578:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800657c:	f000 8089 	beq.w	8006692 <HAL_TIM_ConfigClockSource+0x1de>
 8006580:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006584:	f200 808e 	bhi.w	80066a4 <HAL_TIM_ConfigClockSource+0x1f0>
 8006588:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800658c:	d03e      	beq.n	800660c <HAL_TIM_ConfigClockSource+0x158>
 800658e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006592:	f200 8087 	bhi.w	80066a4 <HAL_TIM_ConfigClockSource+0x1f0>
 8006596:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800659a:	f000 8086 	beq.w	80066aa <HAL_TIM_ConfigClockSource+0x1f6>
 800659e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80065a2:	d87f      	bhi.n	80066a4 <HAL_TIM_ConfigClockSource+0x1f0>
 80065a4:	2b70      	cmp	r3, #112	; 0x70
 80065a6:	d01a      	beq.n	80065de <HAL_TIM_ConfigClockSource+0x12a>
 80065a8:	2b70      	cmp	r3, #112	; 0x70
 80065aa:	d87b      	bhi.n	80066a4 <HAL_TIM_ConfigClockSource+0x1f0>
 80065ac:	2b60      	cmp	r3, #96	; 0x60
 80065ae:	d050      	beq.n	8006652 <HAL_TIM_ConfigClockSource+0x19e>
 80065b0:	2b60      	cmp	r3, #96	; 0x60
 80065b2:	d877      	bhi.n	80066a4 <HAL_TIM_ConfigClockSource+0x1f0>
 80065b4:	2b50      	cmp	r3, #80	; 0x50
 80065b6:	d03c      	beq.n	8006632 <HAL_TIM_ConfigClockSource+0x17e>
 80065b8:	2b50      	cmp	r3, #80	; 0x50
 80065ba:	d873      	bhi.n	80066a4 <HAL_TIM_ConfigClockSource+0x1f0>
 80065bc:	2b40      	cmp	r3, #64	; 0x40
 80065be:	d058      	beq.n	8006672 <HAL_TIM_ConfigClockSource+0x1be>
 80065c0:	2b40      	cmp	r3, #64	; 0x40
 80065c2:	d86f      	bhi.n	80066a4 <HAL_TIM_ConfigClockSource+0x1f0>
 80065c4:	2b30      	cmp	r3, #48	; 0x30
 80065c6:	d064      	beq.n	8006692 <HAL_TIM_ConfigClockSource+0x1de>
 80065c8:	2b30      	cmp	r3, #48	; 0x30
 80065ca:	d86b      	bhi.n	80066a4 <HAL_TIM_ConfigClockSource+0x1f0>
 80065cc:	2b20      	cmp	r3, #32
 80065ce:	d060      	beq.n	8006692 <HAL_TIM_ConfigClockSource+0x1de>
 80065d0:	2b20      	cmp	r3, #32
 80065d2:	d867      	bhi.n	80066a4 <HAL_TIM_ConfigClockSource+0x1f0>
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d05c      	beq.n	8006692 <HAL_TIM_ConfigClockSource+0x1de>
 80065d8:	2b10      	cmp	r3, #16
 80065da:	d05a      	beq.n	8006692 <HAL_TIM_ConfigClockSource+0x1de>
 80065dc:	e062      	b.n	80066a4 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80065e2:	683b      	ldr	r3, [r7, #0]
 80065e4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80065e6:	683b      	ldr	r3, [r7, #0]
 80065e8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80065ea:	683b      	ldr	r3, [r7, #0]
 80065ec:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80065ee:	f000 fcf9 	bl	8006fe4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	689b      	ldr	r3, [r3, #8]
 80065f8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80065fa:	68bb      	ldr	r3, [r7, #8]
 80065fc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006600:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	68ba      	ldr	r2, [r7, #8]
 8006608:	609a      	str	r2, [r3, #8]
      break;
 800660a:	e04f      	b.n	80066ac <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006610:	683b      	ldr	r3, [r7, #0]
 8006612:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006614:	683b      	ldr	r3, [r7, #0]
 8006616:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006618:	683b      	ldr	r3, [r7, #0]
 800661a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800661c:	f000 fce2 	bl	8006fe4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	689a      	ldr	r2, [r3, #8]
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800662e:	609a      	str	r2, [r3, #8]
      break;
 8006630:	e03c      	b.n	80066ac <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006636:	683b      	ldr	r3, [r7, #0]
 8006638:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800663a:	683b      	ldr	r3, [r7, #0]
 800663c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800663e:	461a      	mov	r2, r3
 8006640:	f000 fc54 	bl	8006eec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	2150      	movs	r1, #80	; 0x50
 800664a:	4618      	mov	r0, r3
 800664c:	f000 fcad 	bl	8006faa <TIM_ITRx_SetConfig>
      break;
 8006650:	e02c      	b.n	80066ac <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006656:	683b      	ldr	r3, [r7, #0]
 8006658:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800665a:	683b      	ldr	r3, [r7, #0]
 800665c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800665e:	461a      	mov	r2, r3
 8006660:	f000 fc73 	bl	8006f4a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	2160      	movs	r1, #96	; 0x60
 800666a:	4618      	mov	r0, r3
 800666c:	f000 fc9d 	bl	8006faa <TIM_ITRx_SetConfig>
      break;
 8006670:	e01c      	b.n	80066ac <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800667a:	683b      	ldr	r3, [r7, #0]
 800667c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800667e:	461a      	mov	r2, r3
 8006680:	f000 fc34 	bl	8006eec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	2140      	movs	r1, #64	; 0x40
 800668a:	4618      	mov	r0, r3
 800668c:	f000 fc8d 	bl	8006faa <TIM_ITRx_SetConfig>
      break;
 8006690:	e00c      	b.n	80066ac <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681a      	ldr	r2, [r3, #0]
 8006696:	683b      	ldr	r3, [r7, #0]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	4619      	mov	r1, r3
 800669c:	4610      	mov	r0, r2
 800669e:	f000 fc84 	bl	8006faa <TIM_ITRx_SetConfig>
      break;
 80066a2:	e003      	b.n	80066ac <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 80066a4:	2301      	movs	r3, #1
 80066a6:	73fb      	strb	r3, [r7, #15]
      break;
 80066a8:	e000      	b.n	80066ac <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 80066aa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2201      	movs	r2, #1
 80066b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2200      	movs	r2, #0
 80066b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80066bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80066be:	4618      	mov	r0, r3
 80066c0:	3710      	adds	r7, #16
 80066c2:	46bd      	mov	sp, r7
 80066c4:	bd80      	pop	{r7, pc}
 80066c6:	bf00      	nop
 80066c8:	00100070 	.word	0x00100070
 80066cc:	00100060 	.word	0x00100060
 80066d0:	00100050 	.word	0x00100050
 80066d4:	00100040 	.word	0x00100040
 80066d8:	00100030 	.word	0x00100030
 80066dc:	00100020 	.word	0x00100020

080066e0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80066e0:	b480      	push	{r7}
 80066e2:	b083      	sub	sp, #12
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80066e8:	bf00      	nop
 80066ea:	370c      	adds	r7, #12
 80066ec:	46bd      	mov	sp, r7
 80066ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f2:	4770      	bx	lr

080066f4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80066f4:	b480      	push	{r7}
 80066f6:	b083      	sub	sp, #12
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80066fc:	bf00      	nop
 80066fe:	370c      	adds	r7, #12
 8006700:	46bd      	mov	sp, r7
 8006702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006706:	4770      	bx	lr

08006708 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006708:	b480      	push	{r7}
 800670a:	b083      	sub	sp, #12
 800670c:	af00      	add	r7, sp, #0
 800670e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006710:	bf00      	nop
 8006712:	370c      	adds	r7, #12
 8006714:	46bd      	mov	sp, r7
 8006716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671a:	4770      	bx	lr

0800671c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800671c:	b480      	push	{r7}
 800671e:	b083      	sub	sp, #12
 8006720:	af00      	add	r7, sp, #0
 8006722:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006724:	bf00      	nop
 8006726:	370c      	adds	r7, #12
 8006728:	46bd      	mov	sp, r7
 800672a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800672e:	4770      	bx	lr

08006730 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006730:	b480      	push	{r7}
 8006732:	b085      	sub	sp, #20
 8006734:	af00      	add	r7, sp, #0
 8006736:	6078      	str	r0, [r7, #4]
 8006738:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	4a4c      	ldr	r2, [pc, #304]	; (8006874 <TIM_Base_SetConfig+0x144>)
 8006744:	4293      	cmp	r3, r2
 8006746:	d017      	beq.n	8006778 <TIM_Base_SetConfig+0x48>
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800674e:	d013      	beq.n	8006778 <TIM_Base_SetConfig+0x48>
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	4a49      	ldr	r2, [pc, #292]	; (8006878 <TIM_Base_SetConfig+0x148>)
 8006754:	4293      	cmp	r3, r2
 8006756:	d00f      	beq.n	8006778 <TIM_Base_SetConfig+0x48>
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	4a48      	ldr	r2, [pc, #288]	; (800687c <TIM_Base_SetConfig+0x14c>)
 800675c:	4293      	cmp	r3, r2
 800675e:	d00b      	beq.n	8006778 <TIM_Base_SetConfig+0x48>
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	4a47      	ldr	r2, [pc, #284]	; (8006880 <TIM_Base_SetConfig+0x150>)
 8006764:	4293      	cmp	r3, r2
 8006766:	d007      	beq.n	8006778 <TIM_Base_SetConfig+0x48>
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	4a46      	ldr	r2, [pc, #280]	; (8006884 <TIM_Base_SetConfig+0x154>)
 800676c:	4293      	cmp	r3, r2
 800676e:	d003      	beq.n	8006778 <TIM_Base_SetConfig+0x48>
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	4a45      	ldr	r2, [pc, #276]	; (8006888 <TIM_Base_SetConfig+0x158>)
 8006774:	4293      	cmp	r3, r2
 8006776:	d108      	bne.n	800678a <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800677e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006780:	683b      	ldr	r3, [r7, #0]
 8006782:	685b      	ldr	r3, [r3, #4]
 8006784:	68fa      	ldr	r2, [r7, #12]
 8006786:	4313      	orrs	r3, r2
 8006788:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	4a39      	ldr	r2, [pc, #228]	; (8006874 <TIM_Base_SetConfig+0x144>)
 800678e:	4293      	cmp	r3, r2
 8006790:	d023      	beq.n	80067da <TIM_Base_SetConfig+0xaa>
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006798:	d01f      	beq.n	80067da <TIM_Base_SetConfig+0xaa>
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	4a36      	ldr	r2, [pc, #216]	; (8006878 <TIM_Base_SetConfig+0x148>)
 800679e:	4293      	cmp	r3, r2
 80067a0:	d01b      	beq.n	80067da <TIM_Base_SetConfig+0xaa>
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	4a35      	ldr	r2, [pc, #212]	; (800687c <TIM_Base_SetConfig+0x14c>)
 80067a6:	4293      	cmp	r3, r2
 80067a8:	d017      	beq.n	80067da <TIM_Base_SetConfig+0xaa>
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	4a34      	ldr	r2, [pc, #208]	; (8006880 <TIM_Base_SetConfig+0x150>)
 80067ae:	4293      	cmp	r3, r2
 80067b0:	d013      	beq.n	80067da <TIM_Base_SetConfig+0xaa>
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	4a33      	ldr	r2, [pc, #204]	; (8006884 <TIM_Base_SetConfig+0x154>)
 80067b6:	4293      	cmp	r3, r2
 80067b8:	d00f      	beq.n	80067da <TIM_Base_SetConfig+0xaa>
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	4a33      	ldr	r2, [pc, #204]	; (800688c <TIM_Base_SetConfig+0x15c>)
 80067be:	4293      	cmp	r3, r2
 80067c0:	d00b      	beq.n	80067da <TIM_Base_SetConfig+0xaa>
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	4a32      	ldr	r2, [pc, #200]	; (8006890 <TIM_Base_SetConfig+0x160>)
 80067c6:	4293      	cmp	r3, r2
 80067c8:	d007      	beq.n	80067da <TIM_Base_SetConfig+0xaa>
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	4a31      	ldr	r2, [pc, #196]	; (8006894 <TIM_Base_SetConfig+0x164>)
 80067ce:	4293      	cmp	r3, r2
 80067d0:	d003      	beq.n	80067da <TIM_Base_SetConfig+0xaa>
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	4a2c      	ldr	r2, [pc, #176]	; (8006888 <TIM_Base_SetConfig+0x158>)
 80067d6:	4293      	cmp	r3, r2
 80067d8:	d108      	bne.n	80067ec <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80067e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80067e2:	683b      	ldr	r3, [r7, #0]
 80067e4:	68db      	ldr	r3, [r3, #12]
 80067e6:	68fa      	ldr	r2, [r7, #12]
 80067e8:	4313      	orrs	r3, r2
 80067ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80067f2:	683b      	ldr	r3, [r7, #0]
 80067f4:	695b      	ldr	r3, [r3, #20]
 80067f6:	4313      	orrs	r3, r2
 80067f8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	68fa      	ldr	r2, [r7, #12]
 80067fe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006800:	683b      	ldr	r3, [r7, #0]
 8006802:	689a      	ldr	r2, [r3, #8]
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006808:	683b      	ldr	r3, [r7, #0]
 800680a:	681a      	ldr	r2, [r3, #0]
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	4a18      	ldr	r2, [pc, #96]	; (8006874 <TIM_Base_SetConfig+0x144>)
 8006814:	4293      	cmp	r3, r2
 8006816:	d013      	beq.n	8006840 <TIM_Base_SetConfig+0x110>
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	4a1a      	ldr	r2, [pc, #104]	; (8006884 <TIM_Base_SetConfig+0x154>)
 800681c:	4293      	cmp	r3, r2
 800681e:	d00f      	beq.n	8006840 <TIM_Base_SetConfig+0x110>
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	4a1a      	ldr	r2, [pc, #104]	; (800688c <TIM_Base_SetConfig+0x15c>)
 8006824:	4293      	cmp	r3, r2
 8006826:	d00b      	beq.n	8006840 <TIM_Base_SetConfig+0x110>
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	4a19      	ldr	r2, [pc, #100]	; (8006890 <TIM_Base_SetConfig+0x160>)
 800682c:	4293      	cmp	r3, r2
 800682e:	d007      	beq.n	8006840 <TIM_Base_SetConfig+0x110>
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	4a18      	ldr	r2, [pc, #96]	; (8006894 <TIM_Base_SetConfig+0x164>)
 8006834:	4293      	cmp	r3, r2
 8006836:	d003      	beq.n	8006840 <TIM_Base_SetConfig+0x110>
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	4a13      	ldr	r2, [pc, #76]	; (8006888 <TIM_Base_SetConfig+0x158>)
 800683c:	4293      	cmp	r3, r2
 800683e:	d103      	bne.n	8006848 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006840:	683b      	ldr	r3, [r7, #0]
 8006842:	691a      	ldr	r2, [r3, #16]
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	2201      	movs	r2, #1
 800684c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	691b      	ldr	r3, [r3, #16]
 8006852:	f003 0301 	and.w	r3, r3, #1
 8006856:	2b01      	cmp	r3, #1
 8006858:	d105      	bne.n	8006866 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	691b      	ldr	r3, [r3, #16]
 800685e:	f023 0201 	bic.w	r2, r3, #1
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	611a      	str	r2, [r3, #16]
  }
}
 8006866:	bf00      	nop
 8006868:	3714      	adds	r7, #20
 800686a:	46bd      	mov	sp, r7
 800686c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006870:	4770      	bx	lr
 8006872:	bf00      	nop
 8006874:	40012c00 	.word	0x40012c00
 8006878:	40000400 	.word	0x40000400
 800687c:	40000800 	.word	0x40000800
 8006880:	40000c00 	.word	0x40000c00
 8006884:	40013400 	.word	0x40013400
 8006888:	40015000 	.word	0x40015000
 800688c:	40014000 	.word	0x40014000
 8006890:	40014400 	.word	0x40014400
 8006894:	40014800 	.word	0x40014800

08006898 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006898:	b480      	push	{r7}
 800689a:	b087      	sub	sp, #28
 800689c:	af00      	add	r7, sp, #0
 800689e:	6078      	str	r0, [r7, #4]
 80068a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	6a1b      	ldr	r3, [r3, #32]
 80068a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	6a1b      	ldr	r3, [r3, #32]
 80068ac:	f023 0201 	bic.w	r2, r3, #1
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	685b      	ldr	r3, [r3, #4]
 80068b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	699b      	ldr	r3, [r3, #24]
 80068be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80068c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	f023 0303 	bic.w	r3, r3, #3
 80068d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80068d4:	683b      	ldr	r3, [r7, #0]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	68fa      	ldr	r2, [r7, #12]
 80068da:	4313      	orrs	r3, r2
 80068dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80068de:	697b      	ldr	r3, [r7, #20]
 80068e0:	f023 0302 	bic.w	r3, r3, #2
 80068e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80068e6:	683b      	ldr	r3, [r7, #0]
 80068e8:	689b      	ldr	r3, [r3, #8]
 80068ea:	697a      	ldr	r2, [r7, #20]
 80068ec:	4313      	orrs	r3, r2
 80068ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	4a30      	ldr	r2, [pc, #192]	; (80069b4 <TIM_OC1_SetConfig+0x11c>)
 80068f4:	4293      	cmp	r3, r2
 80068f6:	d013      	beq.n	8006920 <TIM_OC1_SetConfig+0x88>
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	4a2f      	ldr	r2, [pc, #188]	; (80069b8 <TIM_OC1_SetConfig+0x120>)
 80068fc:	4293      	cmp	r3, r2
 80068fe:	d00f      	beq.n	8006920 <TIM_OC1_SetConfig+0x88>
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	4a2e      	ldr	r2, [pc, #184]	; (80069bc <TIM_OC1_SetConfig+0x124>)
 8006904:	4293      	cmp	r3, r2
 8006906:	d00b      	beq.n	8006920 <TIM_OC1_SetConfig+0x88>
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	4a2d      	ldr	r2, [pc, #180]	; (80069c0 <TIM_OC1_SetConfig+0x128>)
 800690c:	4293      	cmp	r3, r2
 800690e:	d007      	beq.n	8006920 <TIM_OC1_SetConfig+0x88>
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	4a2c      	ldr	r2, [pc, #176]	; (80069c4 <TIM_OC1_SetConfig+0x12c>)
 8006914:	4293      	cmp	r3, r2
 8006916:	d003      	beq.n	8006920 <TIM_OC1_SetConfig+0x88>
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	4a2b      	ldr	r2, [pc, #172]	; (80069c8 <TIM_OC1_SetConfig+0x130>)
 800691c:	4293      	cmp	r3, r2
 800691e:	d10c      	bne.n	800693a <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006920:	697b      	ldr	r3, [r7, #20]
 8006922:	f023 0308 	bic.w	r3, r3, #8
 8006926:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006928:	683b      	ldr	r3, [r7, #0]
 800692a:	68db      	ldr	r3, [r3, #12]
 800692c:	697a      	ldr	r2, [r7, #20]
 800692e:	4313      	orrs	r3, r2
 8006930:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006932:	697b      	ldr	r3, [r7, #20]
 8006934:	f023 0304 	bic.w	r3, r3, #4
 8006938:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	4a1d      	ldr	r2, [pc, #116]	; (80069b4 <TIM_OC1_SetConfig+0x11c>)
 800693e:	4293      	cmp	r3, r2
 8006940:	d013      	beq.n	800696a <TIM_OC1_SetConfig+0xd2>
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	4a1c      	ldr	r2, [pc, #112]	; (80069b8 <TIM_OC1_SetConfig+0x120>)
 8006946:	4293      	cmp	r3, r2
 8006948:	d00f      	beq.n	800696a <TIM_OC1_SetConfig+0xd2>
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	4a1b      	ldr	r2, [pc, #108]	; (80069bc <TIM_OC1_SetConfig+0x124>)
 800694e:	4293      	cmp	r3, r2
 8006950:	d00b      	beq.n	800696a <TIM_OC1_SetConfig+0xd2>
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	4a1a      	ldr	r2, [pc, #104]	; (80069c0 <TIM_OC1_SetConfig+0x128>)
 8006956:	4293      	cmp	r3, r2
 8006958:	d007      	beq.n	800696a <TIM_OC1_SetConfig+0xd2>
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	4a19      	ldr	r2, [pc, #100]	; (80069c4 <TIM_OC1_SetConfig+0x12c>)
 800695e:	4293      	cmp	r3, r2
 8006960:	d003      	beq.n	800696a <TIM_OC1_SetConfig+0xd2>
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	4a18      	ldr	r2, [pc, #96]	; (80069c8 <TIM_OC1_SetConfig+0x130>)
 8006966:	4293      	cmp	r3, r2
 8006968:	d111      	bne.n	800698e <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800696a:	693b      	ldr	r3, [r7, #16]
 800696c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006970:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006972:	693b      	ldr	r3, [r7, #16]
 8006974:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006978:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800697a:	683b      	ldr	r3, [r7, #0]
 800697c:	695b      	ldr	r3, [r3, #20]
 800697e:	693a      	ldr	r2, [r7, #16]
 8006980:	4313      	orrs	r3, r2
 8006982:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006984:	683b      	ldr	r3, [r7, #0]
 8006986:	699b      	ldr	r3, [r3, #24]
 8006988:	693a      	ldr	r2, [r7, #16]
 800698a:	4313      	orrs	r3, r2
 800698c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	693a      	ldr	r2, [r7, #16]
 8006992:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	68fa      	ldr	r2, [r7, #12]
 8006998:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800699a:	683b      	ldr	r3, [r7, #0]
 800699c:	685a      	ldr	r2, [r3, #4]
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	697a      	ldr	r2, [r7, #20]
 80069a6:	621a      	str	r2, [r3, #32]
}
 80069a8:	bf00      	nop
 80069aa:	371c      	adds	r7, #28
 80069ac:	46bd      	mov	sp, r7
 80069ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b2:	4770      	bx	lr
 80069b4:	40012c00 	.word	0x40012c00
 80069b8:	40013400 	.word	0x40013400
 80069bc:	40014000 	.word	0x40014000
 80069c0:	40014400 	.word	0x40014400
 80069c4:	40014800 	.word	0x40014800
 80069c8:	40015000 	.word	0x40015000

080069cc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80069cc:	b480      	push	{r7}
 80069ce:	b087      	sub	sp, #28
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	6078      	str	r0, [r7, #4]
 80069d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	6a1b      	ldr	r3, [r3, #32]
 80069da:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	6a1b      	ldr	r3, [r3, #32]
 80069e0:	f023 0210 	bic.w	r2, r3, #16
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	685b      	ldr	r3, [r3, #4]
 80069ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	699b      	ldr	r3, [r3, #24]
 80069f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80069fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80069fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006a06:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	021b      	lsls	r3, r3, #8
 8006a0e:	68fa      	ldr	r2, [r7, #12]
 8006a10:	4313      	orrs	r3, r2
 8006a12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006a14:	697b      	ldr	r3, [r7, #20]
 8006a16:	f023 0320 	bic.w	r3, r3, #32
 8006a1a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006a1c:	683b      	ldr	r3, [r7, #0]
 8006a1e:	689b      	ldr	r3, [r3, #8]
 8006a20:	011b      	lsls	r3, r3, #4
 8006a22:	697a      	ldr	r2, [r7, #20]
 8006a24:	4313      	orrs	r3, r2
 8006a26:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	4a2c      	ldr	r2, [pc, #176]	; (8006adc <TIM_OC2_SetConfig+0x110>)
 8006a2c:	4293      	cmp	r3, r2
 8006a2e:	d007      	beq.n	8006a40 <TIM_OC2_SetConfig+0x74>
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	4a2b      	ldr	r2, [pc, #172]	; (8006ae0 <TIM_OC2_SetConfig+0x114>)
 8006a34:	4293      	cmp	r3, r2
 8006a36:	d003      	beq.n	8006a40 <TIM_OC2_SetConfig+0x74>
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	4a2a      	ldr	r2, [pc, #168]	; (8006ae4 <TIM_OC2_SetConfig+0x118>)
 8006a3c:	4293      	cmp	r3, r2
 8006a3e:	d10d      	bne.n	8006a5c <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006a40:	697b      	ldr	r3, [r7, #20]
 8006a42:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006a46:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006a48:	683b      	ldr	r3, [r7, #0]
 8006a4a:	68db      	ldr	r3, [r3, #12]
 8006a4c:	011b      	lsls	r3, r3, #4
 8006a4e:	697a      	ldr	r2, [r7, #20]
 8006a50:	4313      	orrs	r3, r2
 8006a52:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006a54:	697b      	ldr	r3, [r7, #20]
 8006a56:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006a5a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	4a1f      	ldr	r2, [pc, #124]	; (8006adc <TIM_OC2_SetConfig+0x110>)
 8006a60:	4293      	cmp	r3, r2
 8006a62:	d013      	beq.n	8006a8c <TIM_OC2_SetConfig+0xc0>
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	4a1e      	ldr	r2, [pc, #120]	; (8006ae0 <TIM_OC2_SetConfig+0x114>)
 8006a68:	4293      	cmp	r3, r2
 8006a6a:	d00f      	beq.n	8006a8c <TIM_OC2_SetConfig+0xc0>
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	4a1e      	ldr	r2, [pc, #120]	; (8006ae8 <TIM_OC2_SetConfig+0x11c>)
 8006a70:	4293      	cmp	r3, r2
 8006a72:	d00b      	beq.n	8006a8c <TIM_OC2_SetConfig+0xc0>
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	4a1d      	ldr	r2, [pc, #116]	; (8006aec <TIM_OC2_SetConfig+0x120>)
 8006a78:	4293      	cmp	r3, r2
 8006a7a:	d007      	beq.n	8006a8c <TIM_OC2_SetConfig+0xc0>
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	4a1c      	ldr	r2, [pc, #112]	; (8006af0 <TIM_OC2_SetConfig+0x124>)
 8006a80:	4293      	cmp	r3, r2
 8006a82:	d003      	beq.n	8006a8c <TIM_OC2_SetConfig+0xc0>
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	4a17      	ldr	r2, [pc, #92]	; (8006ae4 <TIM_OC2_SetConfig+0x118>)
 8006a88:	4293      	cmp	r3, r2
 8006a8a:	d113      	bne.n	8006ab4 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006a8c:	693b      	ldr	r3, [r7, #16]
 8006a8e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006a92:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006a94:	693b      	ldr	r3, [r7, #16]
 8006a96:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006a9a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	695b      	ldr	r3, [r3, #20]
 8006aa0:	009b      	lsls	r3, r3, #2
 8006aa2:	693a      	ldr	r2, [r7, #16]
 8006aa4:	4313      	orrs	r3, r2
 8006aa6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006aa8:	683b      	ldr	r3, [r7, #0]
 8006aaa:	699b      	ldr	r3, [r3, #24]
 8006aac:	009b      	lsls	r3, r3, #2
 8006aae:	693a      	ldr	r2, [r7, #16]
 8006ab0:	4313      	orrs	r3, r2
 8006ab2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	693a      	ldr	r2, [r7, #16]
 8006ab8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	68fa      	ldr	r2, [r7, #12]
 8006abe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006ac0:	683b      	ldr	r3, [r7, #0]
 8006ac2:	685a      	ldr	r2, [r3, #4]
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	697a      	ldr	r2, [r7, #20]
 8006acc:	621a      	str	r2, [r3, #32]
}
 8006ace:	bf00      	nop
 8006ad0:	371c      	adds	r7, #28
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad8:	4770      	bx	lr
 8006ada:	bf00      	nop
 8006adc:	40012c00 	.word	0x40012c00
 8006ae0:	40013400 	.word	0x40013400
 8006ae4:	40015000 	.word	0x40015000
 8006ae8:	40014000 	.word	0x40014000
 8006aec:	40014400 	.word	0x40014400
 8006af0:	40014800 	.word	0x40014800

08006af4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006af4:	b480      	push	{r7}
 8006af6:	b087      	sub	sp, #28
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	6078      	str	r0, [r7, #4]
 8006afc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6a1b      	ldr	r3, [r3, #32]
 8006b02:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	6a1b      	ldr	r3, [r3, #32]
 8006b08:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	685b      	ldr	r3, [r3, #4]
 8006b14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	69db      	ldr	r3, [r3, #28]
 8006b1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006b22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	f023 0303 	bic.w	r3, r3, #3
 8006b2e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006b30:	683b      	ldr	r3, [r7, #0]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	68fa      	ldr	r2, [r7, #12]
 8006b36:	4313      	orrs	r3, r2
 8006b38:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006b3a:	697b      	ldr	r3, [r7, #20]
 8006b3c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006b40:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006b42:	683b      	ldr	r3, [r7, #0]
 8006b44:	689b      	ldr	r3, [r3, #8]
 8006b46:	021b      	lsls	r3, r3, #8
 8006b48:	697a      	ldr	r2, [r7, #20]
 8006b4a:	4313      	orrs	r3, r2
 8006b4c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	4a2b      	ldr	r2, [pc, #172]	; (8006c00 <TIM_OC3_SetConfig+0x10c>)
 8006b52:	4293      	cmp	r3, r2
 8006b54:	d007      	beq.n	8006b66 <TIM_OC3_SetConfig+0x72>
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	4a2a      	ldr	r2, [pc, #168]	; (8006c04 <TIM_OC3_SetConfig+0x110>)
 8006b5a:	4293      	cmp	r3, r2
 8006b5c:	d003      	beq.n	8006b66 <TIM_OC3_SetConfig+0x72>
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	4a29      	ldr	r2, [pc, #164]	; (8006c08 <TIM_OC3_SetConfig+0x114>)
 8006b62:	4293      	cmp	r3, r2
 8006b64:	d10d      	bne.n	8006b82 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006b66:	697b      	ldr	r3, [r7, #20]
 8006b68:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006b6c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006b6e:	683b      	ldr	r3, [r7, #0]
 8006b70:	68db      	ldr	r3, [r3, #12]
 8006b72:	021b      	lsls	r3, r3, #8
 8006b74:	697a      	ldr	r2, [r7, #20]
 8006b76:	4313      	orrs	r3, r2
 8006b78:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006b7a:	697b      	ldr	r3, [r7, #20]
 8006b7c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006b80:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	4a1e      	ldr	r2, [pc, #120]	; (8006c00 <TIM_OC3_SetConfig+0x10c>)
 8006b86:	4293      	cmp	r3, r2
 8006b88:	d013      	beq.n	8006bb2 <TIM_OC3_SetConfig+0xbe>
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	4a1d      	ldr	r2, [pc, #116]	; (8006c04 <TIM_OC3_SetConfig+0x110>)
 8006b8e:	4293      	cmp	r3, r2
 8006b90:	d00f      	beq.n	8006bb2 <TIM_OC3_SetConfig+0xbe>
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	4a1d      	ldr	r2, [pc, #116]	; (8006c0c <TIM_OC3_SetConfig+0x118>)
 8006b96:	4293      	cmp	r3, r2
 8006b98:	d00b      	beq.n	8006bb2 <TIM_OC3_SetConfig+0xbe>
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	4a1c      	ldr	r2, [pc, #112]	; (8006c10 <TIM_OC3_SetConfig+0x11c>)
 8006b9e:	4293      	cmp	r3, r2
 8006ba0:	d007      	beq.n	8006bb2 <TIM_OC3_SetConfig+0xbe>
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	4a1b      	ldr	r2, [pc, #108]	; (8006c14 <TIM_OC3_SetConfig+0x120>)
 8006ba6:	4293      	cmp	r3, r2
 8006ba8:	d003      	beq.n	8006bb2 <TIM_OC3_SetConfig+0xbe>
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	4a16      	ldr	r2, [pc, #88]	; (8006c08 <TIM_OC3_SetConfig+0x114>)
 8006bae:	4293      	cmp	r3, r2
 8006bb0:	d113      	bne.n	8006bda <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006bb2:	693b      	ldr	r3, [r7, #16]
 8006bb4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006bb8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006bba:	693b      	ldr	r3, [r7, #16]
 8006bbc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006bc0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006bc2:	683b      	ldr	r3, [r7, #0]
 8006bc4:	695b      	ldr	r3, [r3, #20]
 8006bc6:	011b      	lsls	r3, r3, #4
 8006bc8:	693a      	ldr	r2, [r7, #16]
 8006bca:	4313      	orrs	r3, r2
 8006bcc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006bce:	683b      	ldr	r3, [r7, #0]
 8006bd0:	699b      	ldr	r3, [r3, #24]
 8006bd2:	011b      	lsls	r3, r3, #4
 8006bd4:	693a      	ldr	r2, [r7, #16]
 8006bd6:	4313      	orrs	r3, r2
 8006bd8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	693a      	ldr	r2, [r7, #16]
 8006bde:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	68fa      	ldr	r2, [r7, #12]
 8006be4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006be6:	683b      	ldr	r3, [r7, #0]
 8006be8:	685a      	ldr	r2, [r3, #4]
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	697a      	ldr	r2, [r7, #20]
 8006bf2:	621a      	str	r2, [r3, #32]
}
 8006bf4:	bf00      	nop
 8006bf6:	371c      	adds	r7, #28
 8006bf8:	46bd      	mov	sp, r7
 8006bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bfe:	4770      	bx	lr
 8006c00:	40012c00 	.word	0x40012c00
 8006c04:	40013400 	.word	0x40013400
 8006c08:	40015000 	.word	0x40015000
 8006c0c:	40014000 	.word	0x40014000
 8006c10:	40014400 	.word	0x40014400
 8006c14:	40014800 	.word	0x40014800

08006c18 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006c18:	b480      	push	{r7}
 8006c1a:	b087      	sub	sp, #28
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	6078      	str	r0, [r7, #4]
 8006c20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	6a1b      	ldr	r3, [r3, #32]
 8006c26:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	6a1b      	ldr	r3, [r3, #32]
 8006c2c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	685b      	ldr	r3, [r3, #4]
 8006c38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	69db      	ldr	r3, [r3, #28]
 8006c3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006c46:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006c52:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006c54:	683b      	ldr	r3, [r7, #0]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	021b      	lsls	r3, r3, #8
 8006c5a:	68fa      	ldr	r2, [r7, #12]
 8006c5c:	4313      	orrs	r3, r2
 8006c5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006c60:	697b      	ldr	r3, [r7, #20]
 8006c62:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006c66:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006c68:	683b      	ldr	r3, [r7, #0]
 8006c6a:	689b      	ldr	r3, [r3, #8]
 8006c6c:	031b      	lsls	r3, r3, #12
 8006c6e:	697a      	ldr	r2, [r7, #20]
 8006c70:	4313      	orrs	r3, r2
 8006c72:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	4a2c      	ldr	r2, [pc, #176]	; (8006d28 <TIM_OC4_SetConfig+0x110>)
 8006c78:	4293      	cmp	r3, r2
 8006c7a:	d007      	beq.n	8006c8c <TIM_OC4_SetConfig+0x74>
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	4a2b      	ldr	r2, [pc, #172]	; (8006d2c <TIM_OC4_SetConfig+0x114>)
 8006c80:	4293      	cmp	r3, r2
 8006c82:	d003      	beq.n	8006c8c <TIM_OC4_SetConfig+0x74>
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	4a2a      	ldr	r2, [pc, #168]	; (8006d30 <TIM_OC4_SetConfig+0x118>)
 8006c88:	4293      	cmp	r3, r2
 8006c8a:	d10d      	bne.n	8006ca8 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8006c8c:	697b      	ldr	r3, [r7, #20]
 8006c8e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006c92:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8006c94:	683b      	ldr	r3, [r7, #0]
 8006c96:	68db      	ldr	r3, [r3, #12]
 8006c98:	031b      	lsls	r3, r3, #12
 8006c9a:	697a      	ldr	r2, [r7, #20]
 8006c9c:	4313      	orrs	r3, r2
 8006c9e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8006ca0:	697b      	ldr	r3, [r7, #20]
 8006ca2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006ca6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	4a1f      	ldr	r2, [pc, #124]	; (8006d28 <TIM_OC4_SetConfig+0x110>)
 8006cac:	4293      	cmp	r3, r2
 8006cae:	d013      	beq.n	8006cd8 <TIM_OC4_SetConfig+0xc0>
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	4a1e      	ldr	r2, [pc, #120]	; (8006d2c <TIM_OC4_SetConfig+0x114>)
 8006cb4:	4293      	cmp	r3, r2
 8006cb6:	d00f      	beq.n	8006cd8 <TIM_OC4_SetConfig+0xc0>
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	4a1e      	ldr	r2, [pc, #120]	; (8006d34 <TIM_OC4_SetConfig+0x11c>)
 8006cbc:	4293      	cmp	r3, r2
 8006cbe:	d00b      	beq.n	8006cd8 <TIM_OC4_SetConfig+0xc0>
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	4a1d      	ldr	r2, [pc, #116]	; (8006d38 <TIM_OC4_SetConfig+0x120>)
 8006cc4:	4293      	cmp	r3, r2
 8006cc6:	d007      	beq.n	8006cd8 <TIM_OC4_SetConfig+0xc0>
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	4a1c      	ldr	r2, [pc, #112]	; (8006d3c <TIM_OC4_SetConfig+0x124>)
 8006ccc:	4293      	cmp	r3, r2
 8006cce:	d003      	beq.n	8006cd8 <TIM_OC4_SetConfig+0xc0>
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	4a17      	ldr	r2, [pc, #92]	; (8006d30 <TIM_OC4_SetConfig+0x118>)
 8006cd4:	4293      	cmp	r3, r2
 8006cd6:	d113      	bne.n	8006d00 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006cd8:	693b      	ldr	r3, [r7, #16]
 8006cda:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006cde:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8006ce0:	693b      	ldr	r3, [r7, #16]
 8006ce2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006ce6:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006ce8:	683b      	ldr	r3, [r7, #0]
 8006cea:	695b      	ldr	r3, [r3, #20]
 8006cec:	019b      	lsls	r3, r3, #6
 8006cee:	693a      	ldr	r2, [r7, #16]
 8006cf0:	4313      	orrs	r3, r2
 8006cf2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8006cf4:	683b      	ldr	r3, [r7, #0]
 8006cf6:	699b      	ldr	r3, [r3, #24]
 8006cf8:	019b      	lsls	r3, r3, #6
 8006cfa:	693a      	ldr	r2, [r7, #16]
 8006cfc:	4313      	orrs	r3, r2
 8006cfe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	693a      	ldr	r2, [r7, #16]
 8006d04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	68fa      	ldr	r2, [r7, #12]
 8006d0a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006d0c:	683b      	ldr	r3, [r7, #0]
 8006d0e:	685a      	ldr	r2, [r3, #4]
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	697a      	ldr	r2, [r7, #20]
 8006d18:	621a      	str	r2, [r3, #32]
}
 8006d1a:	bf00      	nop
 8006d1c:	371c      	adds	r7, #28
 8006d1e:	46bd      	mov	sp, r7
 8006d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d24:	4770      	bx	lr
 8006d26:	bf00      	nop
 8006d28:	40012c00 	.word	0x40012c00
 8006d2c:	40013400 	.word	0x40013400
 8006d30:	40015000 	.word	0x40015000
 8006d34:	40014000 	.word	0x40014000
 8006d38:	40014400 	.word	0x40014400
 8006d3c:	40014800 	.word	0x40014800

08006d40 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006d40:	b480      	push	{r7}
 8006d42:	b087      	sub	sp, #28
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
 8006d48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	6a1b      	ldr	r3, [r3, #32]
 8006d4e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	6a1b      	ldr	r3, [r3, #32]
 8006d54:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	685b      	ldr	r3, [r3, #4]
 8006d60:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006d6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d72:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006d74:	683b      	ldr	r3, [r7, #0]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	68fa      	ldr	r2, [r7, #12]
 8006d7a:	4313      	orrs	r3, r2
 8006d7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006d7e:	693b      	ldr	r3, [r7, #16]
 8006d80:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006d84:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006d86:	683b      	ldr	r3, [r7, #0]
 8006d88:	689b      	ldr	r3, [r3, #8]
 8006d8a:	041b      	lsls	r3, r3, #16
 8006d8c:	693a      	ldr	r2, [r7, #16]
 8006d8e:	4313      	orrs	r3, r2
 8006d90:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	4a19      	ldr	r2, [pc, #100]	; (8006dfc <TIM_OC5_SetConfig+0xbc>)
 8006d96:	4293      	cmp	r3, r2
 8006d98:	d013      	beq.n	8006dc2 <TIM_OC5_SetConfig+0x82>
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	4a18      	ldr	r2, [pc, #96]	; (8006e00 <TIM_OC5_SetConfig+0xc0>)
 8006d9e:	4293      	cmp	r3, r2
 8006da0:	d00f      	beq.n	8006dc2 <TIM_OC5_SetConfig+0x82>
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	4a17      	ldr	r2, [pc, #92]	; (8006e04 <TIM_OC5_SetConfig+0xc4>)
 8006da6:	4293      	cmp	r3, r2
 8006da8:	d00b      	beq.n	8006dc2 <TIM_OC5_SetConfig+0x82>
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	4a16      	ldr	r2, [pc, #88]	; (8006e08 <TIM_OC5_SetConfig+0xc8>)
 8006dae:	4293      	cmp	r3, r2
 8006db0:	d007      	beq.n	8006dc2 <TIM_OC5_SetConfig+0x82>
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	4a15      	ldr	r2, [pc, #84]	; (8006e0c <TIM_OC5_SetConfig+0xcc>)
 8006db6:	4293      	cmp	r3, r2
 8006db8:	d003      	beq.n	8006dc2 <TIM_OC5_SetConfig+0x82>
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	4a14      	ldr	r2, [pc, #80]	; (8006e10 <TIM_OC5_SetConfig+0xd0>)
 8006dbe:	4293      	cmp	r3, r2
 8006dc0:	d109      	bne.n	8006dd6 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006dc2:	697b      	ldr	r3, [r7, #20]
 8006dc4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006dc8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006dca:	683b      	ldr	r3, [r7, #0]
 8006dcc:	695b      	ldr	r3, [r3, #20]
 8006dce:	021b      	lsls	r3, r3, #8
 8006dd0:	697a      	ldr	r2, [r7, #20]
 8006dd2:	4313      	orrs	r3, r2
 8006dd4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	697a      	ldr	r2, [r7, #20]
 8006dda:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	68fa      	ldr	r2, [r7, #12]
 8006de0:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006de2:	683b      	ldr	r3, [r7, #0]
 8006de4:	685a      	ldr	r2, [r3, #4]
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	693a      	ldr	r2, [r7, #16]
 8006dee:	621a      	str	r2, [r3, #32]
}
 8006df0:	bf00      	nop
 8006df2:	371c      	adds	r7, #28
 8006df4:	46bd      	mov	sp, r7
 8006df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dfa:	4770      	bx	lr
 8006dfc:	40012c00 	.word	0x40012c00
 8006e00:	40013400 	.word	0x40013400
 8006e04:	40014000 	.word	0x40014000
 8006e08:	40014400 	.word	0x40014400
 8006e0c:	40014800 	.word	0x40014800
 8006e10:	40015000 	.word	0x40015000

08006e14 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006e14:	b480      	push	{r7}
 8006e16:	b087      	sub	sp, #28
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	6078      	str	r0, [r7, #4]
 8006e1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	6a1b      	ldr	r3, [r3, #32]
 8006e22:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	6a1b      	ldr	r3, [r3, #32]
 8006e28:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	685b      	ldr	r3, [r3, #4]
 8006e34:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006e42:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006e46:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e48:	683b      	ldr	r3, [r7, #0]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	021b      	lsls	r3, r3, #8
 8006e4e:	68fa      	ldr	r2, [r7, #12]
 8006e50:	4313      	orrs	r3, r2
 8006e52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006e54:	693b      	ldr	r3, [r7, #16]
 8006e56:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006e5a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006e5c:	683b      	ldr	r3, [r7, #0]
 8006e5e:	689b      	ldr	r3, [r3, #8]
 8006e60:	051b      	lsls	r3, r3, #20
 8006e62:	693a      	ldr	r2, [r7, #16]
 8006e64:	4313      	orrs	r3, r2
 8006e66:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	4a1a      	ldr	r2, [pc, #104]	; (8006ed4 <TIM_OC6_SetConfig+0xc0>)
 8006e6c:	4293      	cmp	r3, r2
 8006e6e:	d013      	beq.n	8006e98 <TIM_OC6_SetConfig+0x84>
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	4a19      	ldr	r2, [pc, #100]	; (8006ed8 <TIM_OC6_SetConfig+0xc4>)
 8006e74:	4293      	cmp	r3, r2
 8006e76:	d00f      	beq.n	8006e98 <TIM_OC6_SetConfig+0x84>
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	4a18      	ldr	r2, [pc, #96]	; (8006edc <TIM_OC6_SetConfig+0xc8>)
 8006e7c:	4293      	cmp	r3, r2
 8006e7e:	d00b      	beq.n	8006e98 <TIM_OC6_SetConfig+0x84>
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	4a17      	ldr	r2, [pc, #92]	; (8006ee0 <TIM_OC6_SetConfig+0xcc>)
 8006e84:	4293      	cmp	r3, r2
 8006e86:	d007      	beq.n	8006e98 <TIM_OC6_SetConfig+0x84>
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	4a16      	ldr	r2, [pc, #88]	; (8006ee4 <TIM_OC6_SetConfig+0xd0>)
 8006e8c:	4293      	cmp	r3, r2
 8006e8e:	d003      	beq.n	8006e98 <TIM_OC6_SetConfig+0x84>
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	4a15      	ldr	r2, [pc, #84]	; (8006ee8 <TIM_OC6_SetConfig+0xd4>)
 8006e94:	4293      	cmp	r3, r2
 8006e96:	d109      	bne.n	8006eac <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006e98:	697b      	ldr	r3, [r7, #20]
 8006e9a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006e9e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006ea0:	683b      	ldr	r3, [r7, #0]
 8006ea2:	695b      	ldr	r3, [r3, #20]
 8006ea4:	029b      	lsls	r3, r3, #10
 8006ea6:	697a      	ldr	r2, [r7, #20]
 8006ea8:	4313      	orrs	r3, r2
 8006eaa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	697a      	ldr	r2, [r7, #20]
 8006eb0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	68fa      	ldr	r2, [r7, #12]
 8006eb6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006eb8:	683b      	ldr	r3, [r7, #0]
 8006eba:	685a      	ldr	r2, [r3, #4]
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	693a      	ldr	r2, [r7, #16]
 8006ec4:	621a      	str	r2, [r3, #32]
}
 8006ec6:	bf00      	nop
 8006ec8:	371c      	adds	r7, #28
 8006eca:	46bd      	mov	sp, r7
 8006ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed0:	4770      	bx	lr
 8006ed2:	bf00      	nop
 8006ed4:	40012c00 	.word	0x40012c00
 8006ed8:	40013400 	.word	0x40013400
 8006edc:	40014000 	.word	0x40014000
 8006ee0:	40014400 	.word	0x40014400
 8006ee4:	40014800 	.word	0x40014800
 8006ee8:	40015000 	.word	0x40015000

08006eec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006eec:	b480      	push	{r7}
 8006eee:	b087      	sub	sp, #28
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	60f8      	str	r0, [r7, #12]
 8006ef4:	60b9      	str	r1, [r7, #8]
 8006ef6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	6a1b      	ldr	r3, [r3, #32]
 8006efc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	6a1b      	ldr	r3, [r3, #32]
 8006f02:	f023 0201 	bic.w	r2, r3, #1
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	699b      	ldr	r3, [r3, #24]
 8006f0e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006f10:	693b      	ldr	r3, [r7, #16]
 8006f12:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006f16:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	011b      	lsls	r3, r3, #4
 8006f1c:	693a      	ldr	r2, [r7, #16]
 8006f1e:	4313      	orrs	r3, r2
 8006f20:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006f22:	697b      	ldr	r3, [r7, #20]
 8006f24:	f023 030a 	bic.w	r3, r3, #10
 8006f28:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006f2a:	697a      	ldr	r2, [r7, #20]
 8006f2c:	68bb      	ldr	r3, [r7, #8]
 8006f2e:	4313      	orrs	r3, r2
 8006f30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	693a      	ldr	r2, [r7, #16]
 8006f36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	697a      	ldr	r2, [r7, #20]
 8006f3c:	621a      	str	r2, [r3, #32]
}
 8006f3e:	bf00      	nop
 8006f40:	371c      	adds	r7, #28
 8006f42:	46bd      	mov	sp, r7
 8006f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f48:	4770      	bx	lr

08006f4a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006f4a:	b480      	push	{r7}
 8006f4c:	b087      	sub	sp, #28
 8006f4e:	af00      	add	r7, sp, #0
 8006f50:	60f8      	str	r0, [r7, #12]
 8006f52:	60b9      	str	r1, [r7, #8]
 8006f54:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	6a1b      	ldr	r3, [r3, #32]
 8006f5a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	6a1b      	ldr	r3, [r3, #32]
 8006f60:	f023 0210 	bic.w	r2, r3, #16
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	699b      	ldr	r3, [r3, #24]
 8006f6c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006f6e:	693b      	ldr	r3, [r7, #16]
 8006f70:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006f74:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	031b      	lsls	r3, r3, #12
 8006f7a:	693a      	ldr	r2, [r7, #16]
 8006f7c:	4313      	orrs	r3, r2
 8006f7e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006f80:	697b      	ldr	r3, [r7, #20]
 8006f82:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006f86:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006f88:	68bb      	ldr	r3, [r7, #8]
 8006f8a:	011b      	lsls	r3, r3, #4
 8006f8c:	697a      	ldr	r2, [r7, #20]
 8006f8e:	4313      	orrs	r3, r2
 8006f90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	693a      	ldr	r2, [r7, #16]
 8006f96:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	697a      	ldr	r2, [r7, #20]
 8006f9c:	621a      	str	r2, [r3, #32]
}
 8006f9e:	bf00      	nop
 8006fa0:	371c      	adds	r7, #28
 8006fa2:	46bd      	mov	sp, r7
 8006fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa8:	4770      	bx	lr

08006faa <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006faa:	b480      	push	{r7}
 8006fac:	b085      	sub	sp, #20
 8006fae:	af00      	add	r7, sp, #0
 8006fb0:	6078      	str	r0, [r7, #4]
 8006fb2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	689b      	ldr	r3, [r3, #8]
 8006fb8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8006fc0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006fc4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006fc6:	683a      	ldr	r2, [r7, #0]
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	4313      	orrs	r3, r2
 8006fcc:	f043 0307 	orr.w	r3, r3, #7
 8006fd0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	68fa      	ldr	r2, [r7, #12]
 8006fd6:	609a      	str	r2, [r3, #8]
}
 8006fd8:	bf00      	nop
 8006fda:	3714      	adds	r7, #20
 8006fdc:	46bd      	mov	sp, r7
 8006fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe2:	4770      	bx	lr

08006fe4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006fe4:	b480      	push	{r7}
 8006fe6:	b087      	sub	sp, #28
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	60f8      	str	r0, [r7, #12]
 8006fec:	60b9      	str	r1, [r7, #8]
 8006fee:	607a      	str	r2, [r7, #4]
 8006ff0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	689b      	ldr	r3, [r3, #8]
 8006ff6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006ff8:	697b      	ldr	r3, [r7, #20]
 8006ffa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006ffe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007000:	683b      	ldr	r3, [r7, #0]
 8007002:	021a      	lsls	r2, r3, #8
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	431a      	orrs	r2, r3
 8007008:	68bb      	ldr	r3, [r7, #8]
 800700a:	4313      	orrs	r3, r2
 800700c:	697a      	ldr	r2, [r7, #20]
 800700e:	4313      	orrs	r3, r2
 8007010:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	697a      	ldr	r2, [r7, #20]
 8007016:	609a      	str	r2, [r3, #8]
}
 8007018:	bf00      	nop
 800701a:	371c      	adds	r7, #28
 800701c:	46bd      	mov	sp, r7
 800701e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007022:	4770      	bx	lr

08007024 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007024:	b480      	push	{r7}
 8007026:	b087      	sub	sp, #28
 8007028:	af00      	add	r7, sp, #0
 800702a:	60f8      	str	r0, [r7, #12]
 800702c:	60b9      	str	r1, [r7, #8]
 800702e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007030:	68bb      	ldr	r3, [r7, #8]
 8007032:	f003 031f 	and.w	r3, r3, #31
 8007036:	2201      	movs	r2, #1
 8007038:	fa02 f303 	lsl.w	r3, r2, r3
 800703c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	6a1a      	ldr	r2, [r3, #32]
 8007042:	697b      	ldr	r3, [r7, #20]
 8007044:	43db      	mvns	r3, r3
 8007046:	401a      	ands	r2, r3
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	6a1a      	ldr	r2, [r3, #32]
 8007050:	68bb      	ldr	r3, [r7, #8]
 8007052:	f003 031f 	and.w	r3, r3, #31
 8007056:	6879      	ldr	r1, [r7, #4]
 8007058:	fa01 f303 	lsl.w	r3, r1, r3
 800705c:	431a      	orrs	r2, r3
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	621a      	str	r2, [r3, #32]
}
 8007062:	bf00      	nop
 8007064:	371c      	adds	r7, #28
 8007066:	46bd      	mov	sp, r7
 8007068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800706c:	4770      	bx	lr
	...

08007070 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007070:	b480      	push	{r7}
 8007072:	b085      	sub	sp, #20
 8007074:	af00      	add	r7, sp, #0
 8007076:	6078      	str	r0, [r7, #4]
 8007078:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007080:	2b01      	cmp	r3, #1
 8007082:	d101      	bne.n	8007088 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007084:	2302      	movs	r3, #2
 8007086:	e074      	b.n	8007172 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	2201      	movs	r2, #1
 800708c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	2202      	movs	r2, #2
 8007094:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	685b      	ldr	r3, [r3, #4]
 800709e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	689b      	ldr	r3, [r3, #8]
 80070a6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	4a34      	ldr	r2, [pc, #208]	; (8007180 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80070ae:	4293      	cmp	r3, r2
 80070b0:	d009      	beq.n	80070c6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	4a33      	ldr	r2, [pc, #204]	; (8007184 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80070b8:	4293      	cmp	r3, r2
 80070ba:	d004      	beq.n	80070c6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	4a31      	ldr	r2, [pc, #196]	; (8007188 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80070c2:	4293      	cmp	r3, r2
 80070c4:	d108      	bne.n	80070d8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80070cc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80070ce:	683b      	ldr	r3, [r7, #0]
 80070d0:	685b      	ldr	r3, [r3, #4]
 80070d2:	68fa      	ldr	r2, [r7, #12]
 80070d4:	4313      	orrs	r3, r2
 80070d6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80070de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80070e2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80070e4:	683b      	ldr	r3, [r7, #0]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	68fa      	ldr	r2, [r7, #12]
 80070ea:	4313      	orrs	r3, r2
 80070ec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	68fa      	ldr	r2, [r7, #12]
 80070f4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	4a21      	ldr	r2, [pc, #132]	; (8007180 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80070fc:	4293      	cmp	r3, r2
 80070fe:	d022      	beq.n	8007146 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007108:	d01d      	beq.n	8007146 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	4a1f      	ldr	r2, [pc, #124]	; (800718c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8007110:	4293      	cmp	r3, r2
 8007112:	d018      	beq.n	8007146 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	4a1d      	ldr	r2, [pc, #116]	; (8007190 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800711a:	4293      	cmp	r3, r2
 800711c:	d013      	beq.n	8007146 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	4a1c      	ldr	r2, [pc, #112]	; (8007194 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8007124:	4293      	cmp	r3, r2
 8007126:	d00e      	beq.n	8007146 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	4a15      	ldr	r2, [pc, #84]	; (8007184 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800712e:	4293      	cmp	r3, r2
 8007130:	d009      	beq.n	8007146 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	4a18      	ldr	r2, [pc, #96]	; (8007198 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8007138:	4293      	cmp	r3, r2
 800713a:	d004      	beq.n	8007146 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	4a11      	ldr	r2, [pc, #68]	; (8007188 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007142:	4293      	cmp	r3, r2
 8007144:	d10c      	bne.n	8007160 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007146:	68bb      	ldr	r3, [r7, #8]
 8007148:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800714c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800714e:	683b      	ldr	r3, [r7, #0]
 8007150:	689b      	ldr	r3, [r3, #8]
 8007152:	68ba      	ldr	r2, [r7, #8]
 8007154:	4313      	orrs	r3, r2
 8007156:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	68ba      	ldr	r2, [r7, #8]
 800715e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	2201      	movs	r2, #1
 8007164:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	2200      	movs	r2, #0
 800716c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007170:	2300      	movs	r3, #0
}
 8007172:	4618      	mov	r0, r3
 8007174:	3714      	adds	r7, #20
 8007176:	46bd      	mov	sp, r7
 8007178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800717c:	4770      	bx	lr
 800717e:	bf00      	nop
 8007180:	40012c00 	.word	0x40012c00
 8007184:	40013400 	.word	0x40013400
 8007188:	40015000 	.word	0x40015000
 800718c:	40000400 	.word	0x40000400
 8007190:	40000800 	.word	0x40000800
 8007194:	40000c00 	.word	0x40000c00
 8007198:	40014000 	.word	0x40014000

0800719c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800719c:	b480      	push	{r7}
 800719e:	b085      	sub	sp, #20
 80071a0:	af00      	add	r7, sp, #0
 80071a2:	6078      	str	r0, [r7, #4]
 80071a4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80071a6:	2300      	movs	r3, #0
 80071a8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80071b0:	2b01      	cmp	r3, #1
 80071b2:	d101      	bne.n	80071b8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80071b4:	2302      	movs	r3, #2
 80071b6:	e078      	b.n	80072aa <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2201      	movs	r2, #1
 80071bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80071c6:	683b      	ldr	r3, [r7, #0]
 80071c8:	68db      	ldr	r3, [r3, #12]
 80071ca:	4313      	orrs	r3, r2
 80071cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80071d4:	683b      	ldr	r3, [r7, #0]
 80071d6:	689b      	ldr	r3, [r3, #8]
 80071d8:	4313      	orrs	r3, r2
 80071da:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80071e2:	683b      	ldr	r3, [r7, #0]
 80071e4:	685b      	ldr	r3, [r3, #4]
 80071e6:	4313      	orrs	r3, r2
 80071e8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80071f0:	683b      	ldr	r3, [r7, #0]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	4313      	orrs	r3, r2
 80071f6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80071fe:	683b      	ldr	r3, [r7, #0]
 8007200:	691b      	ldr	r3, [r3, #16]
 8007202:	4313      	orrs	r3, r2
 8007204:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800720c:	683b      	ldr	r3, [r7, #0]
 800720e:	695b      	ldr	r3, [r3, #20]
 8007210:	4313      	orrs	r3, r2
 8007212:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800721a:	683b      	ldr	r3, [r7, #0]
 800721c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800721e:	4313      	orrs	r3, r2
 8007220:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8007228:	683b      	ldr	r3, [r7, #0]
 800722a:	699b      	ldr	r3, [r3, #24]
 800722c:	041b      	lsls	r3, r3, #16
 800722e:	4313      	orrs	r3, r2
 8007230:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	69db      	ldr	r3, [r3, #28]
 800723c:	4313      	orrs	r3, r2
 800723e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	4a1c      	ldr	r2, [pc, #112]	; (80072b8 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8007246:	4293      	cmp	r3, r2
 8007248:	d009      	beq.n	800725e <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	4a1b      	ldr	r2, [pc, #108]	; (80072bc <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8007250:	4293      	cmp	r3, r2
 8007252:	d004      	beq.n	800725e <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	4a19      	ldr	r2, [pc, #100]	; (80072c0 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800725a:	4293      	cmp	r3, r2
 800725c:	d11c      	bne.n	8007298 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8007264:	683b      	ldr	r3, [r7, #0]
 8007266:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007268:	051b      	lsls	r3, r3, #20
 800726a:	4313      	orrs	r3, r2
 800726c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8007274:	683b      	ldr	r3, [r7, #0]
 8007276:	6a1b      	ldr	r3, [r3, #32]
 8007278:	4313      	orrs	r3, r2
 800727a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8007282:	683b      	ldr	r3, [r7, #0]
 8007284:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007286:	4313      	orrs	r3, r2
 8007288:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8007290:	683b      	ldr	r3, [r7, #0]
 8007292:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007294:	4313      	orrs	r3, r2
 8007296:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	68fa      	ldr	r2, [r7, #12]
 800729e:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	2200      	movs	r2, #0
 80072a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80072a8:	2300      	movs	r3, #0
}
 80072aa:	4618      	mov	r0, r3
 80072ac:	3714      	adds	r7, #20
 80072ae:	46bd      	mov	sp, r7
 80072b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b4:	4770      	bx	lr
 80072b6:	bf00      	nop
 80072b8:	40012c00 	.word	0x40012c00
 80072bc:	40013400 	.word	0x40013400
 80072c0:	40015000 	.word	0x40015000

080072c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80072c4:	b480      	push	{r7}
 80072c6:	b083      	sub	sp, #12
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80072cc:	bf00      	nop
 80072ce:	370c      	adds	r7, #12
 80072d0:	46bd      	mov	sp, r7
 80072d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d6:	4770      	bx	lr

080072d8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80072d8:	b480      	push	{r7}
 80072da:	b083      	sub	sp, #12
 80072dc:	af00      	add	r7, sp, #0
 80072de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80072e0:	bf00      	nop
 80072e2:	370c      	adds	r7, #12
 80072e4:	46bd      	mov	sp, r7
 80072e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ea:	4770      	bx	lr

080072ec <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80072ec:	b480      	push	{r7}
 80072ee:	b083      	sub	sp, #12
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80072f4:	bf00      	nop
 80072f6:	370c      	adds	r7, #12
 80072f8:	46bd      	mov	sp, r7
 80072fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fe:	4770      	bx	lr

08007300 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8007300:	b480      	push	{r7}
 8007302:	b083      	sub	sp, #12
 8007304:	af00      	add	r7, sp, #0
 8007306:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8007308:	bf00      	nop
 800730a:	370c      	adds	r7, #12
 800730c:	46bd      	mov	sp, r7
 800730e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007312:	4770      	bx	lr

08007314 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8007314:	b480      	push	{r7}
 8007316:	b083      	sub	sp, #12
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800731c:	bf00      	nop
 800731e:	370c      	adds	r7, #12
 8007320:	46bd      	mov	sp, r7
 8007322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007326:	4770      	bx	lr

08007328 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8007328:	b480      	push	{r7}
 800732a:	b083      	sub	sp, #12
 800732c:	af00      	add	r7, sp, #0
 800732e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8007330:	bf00      	nop
 8007332:	370c      	adds	r7, #12
 8007334:	46bd      	mov	sp, r7
 8007336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800733a:	4770      	bx	lr

0800733c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800733c:	b480      	push	{r7}
 800733e:	b083      	sub	sp, #12
 8007340:	af00      	add	r7, sp, #0
 8007342:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8007344:	bf00      	nop
 8007346:	370c      	adds	r7, #12
 8007348:	46bd      	mov	sp, r7
 800734a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800734e:	4770      	bx	lr

08007350 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007350:	b580      	push	{r7, lr}
 8007352:	b082      	sub	sp, #8
 8007354:	af00      	add	r7, sp, #0
 8007356:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2b00      	cmp	r3, #0
 800735c:	d101      	bne.n	8007362 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800735e:	2301      	movs	r3, #1
 8007360:	e042      	b.n	80073e8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007368:	2b00      	cmp	r3, #0
 800736a:	d106      	bne.n	800737a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	2200      	movs	r2, #0
 8007370:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007374:	6878      	ldr	r0, [r7, #4]
 8007376:	f7fa fac1 	bl	80018fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	2224      	movs	r2, #36	; 0x24
 800737e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	681a      	ldr	r2, [r3, #0]
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	f022 0201 	bic.w	r2, r2, #1
 8007390:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007396:	2b00      	cmp	r3, #0
 8007398:	d002      	beq.n	80073a0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800739a:	6878      	ldr	r0, [r7, #4]
 800739c:	f000 ff48 	bl	8008230 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80073a0:	6878      	ldr	r0, [r7, #4]
 80073a2:	f000 fc49 	bl	8007c38 <UART_SetConfig>
 80073a6:	4603      	mov	r3, r0
 80073a8:	2b01      	cmp	r3, #1
 80073aa:	d101      	bne.n	80073b0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80073ac:	2301      	movs	r3, #1
 80073ae:	e01b      	b.n	80073e8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	685a      	ldr	r2, [r3, #4]
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80073be:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	689a      	ldr	r2, [r3, #8]
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80073ce:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	681a      	ldr	r2, [r3, #0]
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	f042 0201 	orr.w	r2, r2, #1
 80073de:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80073e0:	6878      	ldr	r0, [r7, #4]
 80073e2:	f000 ffc7 	bl	8008374 <UART_CheckIdleState>
 80073e6:	4603      	mov	r3, r0
}
 80073e8:	4618      	mov	r0, r3
 80073ea:	3708      	adds	r7, #8
 80073ec:	46bd      	mov	sp, r7
 80073ee:	bd80      	pop	{r7, pc}

080073f0 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80073f0:	b580      	push	{r7, lr}
 80073f2:	b08a      	sub	sp, #40	; 0x28
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	60f8      	str	r0, [r7, #12]
 80073f8:	60b9      	str	r1, [r7, #8]
 80073fa:	4613      	mov	r3, r2
 80073fc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007404:	2b20      	cmp	r3, #32
 8007406:	d167      	bne.n	80074d8 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8007408:	68bb      	ldr	r3, [r7, #8]
 800740a:	2b00      	cmp	r3, #0
 800740c:	d002      	beq.n	8007414 <HAL_UART_Transmit_DMA+0x24>
 800740e:	88fb      	ldrh	r3, [r7, #6]
 8007410:	2b00      	cmp	r3, #0
 8007412:	d101      	bne.n	8007418 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8007414:	2301      	movs	r3, #1
 8007416:	e060      	b.n	80074da <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	68ba      	ldr	r2, [r7, #8]
 800741c:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	88fa      	ldrh	r2, [r7, #6]
 8007422:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	88fa      	ldrh	r2, [r7, #6]
 800742a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	2200      	movs	r2, #0
 8007432:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	2221      	movs	r2, #33	; 0x21
 800743a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    if (huart->hdmatx != NULL)
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007442:	2b00      	cmp	r3, #0
 8007444:	d028      	beq.n	8007498 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800744a:	4a26      	ldr	r2, [pc, #152]	; (80074e4 <HAL_UART_Transmit_DMA+0xf4>)
 800744c:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007452:	4a25      	ldr	r2, [pc, #148]	; (80074e8 <HAL_UART_Transmit_DMA+0xf8>)
 8007454:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800745a:	4a24      	ldr	r2, [pc, #144]	; (80074ec <HAL_UART_Transmit_DMA+0xfc>)
 800745c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007462:	2200      	movs	r2, #0
 8007464:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800746e:	4619      	mov	r1, r3
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	3328      	adds	r3, #40	; 0x28
 8007476:	461a      	mov	r2, r3
 8007478:	88fb      	ldrh	r3, [r7, #6]
 800747a:	f7fc fd53 	bl	8003f24 <HAL_DMA_Start_IT>
 800747e:	4603      	mov	r3, r0
 8007480:	2b00      	cmp	r3, #0
 8007482:	d009      	beq.n	8007498 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	2210      	movs	r2, #16
 8007488:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	2220      	movs	r2, #32
 8007490:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_ERROR;
 8007494:	2301      	movs	r3, #1
 8007496:	e020      	b.n	80074da <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	2240      	movs	r2, #64	; 0x40
 800749e:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	3308      	adds	r3, #8
 80074a6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074a8:	697b      	ldr	r3, [r7, #20]
 80074aa:	e853 3f00 	ldrex	r3, [r3]
 80074ae:	613b      	str	r3, [r7, #16]
   return(result);
 80074b0:	693b      	ldr	r3, [r7, #16]
 80074b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80074b6:	627b      	str	r3, [r7, #36]	; 0x24
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	3308      	adds	r3, #8
 80074be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80074c0:	623a      	str	r2, [r7, #32]
 80074c2:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074c4:	69f9      	ldr	r1, [r7, #28]
 80074c6:	6a3a      	ldr	r2, [r7, #32]
 80074c8:	e841 2300 	strex	r3, r2, [r1]
 80074cc:	61bb      	str	r3, [r7, #24]
   return(result);
 80074ce:	69bb      	ldr	r3, [r7, #24]
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d1e5      	bne.n	80074a0 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 80074d4:	2300      	movs	r3, #0
 80074d6:	e000      	b.n	80074da <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 80074d8:	2302      	movs	r3, #2
  }
}
 80074da:	4618      	mov	r0, r3
 80074dc:	3728      	adds	r7, #40	; 0x28
 80074de:	46bd      	mov	sp, r7
 80074e0:	bd80      	pop	{r7, pc}
 80074e2:	bf00      	nop
 80074e4:	0800883f 	.word	0x0800883f
 80074e8:	080088d9 	.word	0x080088d9
 80074ec:	08008a5f 	.word	0x08008a5f

080074f0 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80074f0:	b580      	push	{r7, lr}
 80074f2:	b08a      	sub	sp, #40	; 0x28
 80074f4:	af00      	add	r7, sp, #0
 80074f6:	60f8      	str	r0, [r7, #12]
 80074f8:	60b9      	str	r1, [r7, #8]
 80074fa:	4613      	mov	r3, r2
 80074fc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007504:	2b20      	cmp	r3, #32
 8007506:	d137      	bne.n	8007578 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8007508:	68bb      	ldr	r3, [r7, #8]
 800750a:	2b00      	cmp	r3, #0
 800750c:	d002      	beq.n	8007514 <HAL_UART_Receive_DMA+0x24>
 800750e:	88fb      	ldrh	r3, [r7, #6]
 8007510:	2b00      	cmp	r3, #0
 8007512:	d101      	bne.n	8007518 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8007514:	2301      	movs	r3, #1
 8007516:	e030      	b.n	800757a <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	2200      	movs	r2, #0
 800751c:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	4a18      	ldr	r2, [pc, #96]	; (8007584 <HAL_UART_Receive_DMA+0x94>)
 8007524:	4293      	cmp	r3, r2
 8007526:	d01f      	beq.n	8007568 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	685b      	ldr	r3, [r3, #4]
 800752e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007532:	2b00      	cmp	r3, #0
 8007534:	d018      	beq.n	8007568 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800753c:	697b      	ldr	r3, [r7, #20]
 800753e:	e853 3f00 	ldrex	r3, [r3]
 8007542:	613b      	str	r3, [r7, #16]
   return(result);
 8007544:	693b      	ldr	r3, [r7, #16]
 8007546:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800754a:	627b      	str	r3, [r7, #36]	; 0x24
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	461a      	mov	r2, r3
 8007552:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007554:	623b      	str	r3, [r7, #32]
 8007556:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007558:	69f9      	ldr	r1, [r7, #28]
 800755a:	6a3a      	ldr	r2, [r7, #32]
 800755c:	e841 2300 	strex	r3, r2, [r1]
 8007560:	61bb      	str	r3, [r7, #24]
   return(result);
 8007562:	69bb      	ldr	r3, [r7, #24]
 8007564:	2b00      	cmp	r3, #0
 8007566:	d1e6      	bne.n	8007536 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8007568:	88fb      	ldrh	r3, [r7, #6]
 800756a:	461a      	mov	r2, r3
 800756c:	68b9      	ldr	r1, [r7, #8]
 800756e:	68f8      	ldr	r0, [r7, #12]
 8007570:	f001 f818 	bl	80085a4 <UART_Start_Receive_DMA>
 8007574:	4603      	mov	r3, r0
 8007576:	e000      	b.n	800757a <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007578:	2302      	movs	r3, #2
  }
}
 800757a:	4618      	mov	r0, r3
 800757c:	3728      	adds	r7, #40	; 0x28
 800757e:	46bd      	mov	sp, r7
 8007580:	bd80      	pop	{r7, pc}
 8007582:	bf00      	nop
 8007584:	40008000 	.word	0x40008000

08007588 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007588:	b580      	push	{r7, lr}
 800758a:	b0ba      	sub	sp, #232	; 0xe8
 800758c:	af00      	add	r7, sp, #0
 800758e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	69db      	ldr	r3, [r3, #28]
 8007596:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	689b      	ldr	r3, [r3, #8]
 80075aa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80075ae:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80075b2:	f640 030f 	movw	r3, #2063	; 0x80f
 80075b6:	4013      	ands	r3, r2
 80075b8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80075bc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d11b      	bne.n	80075fc <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80075c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80075c8:	f003 0320 	and.w	r3, r3, #32
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d015      	beq.n	80075fc <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80075d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80075d4:	f003 0320 	and.w	r3, r3, #32
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d105      	bne.n	80075e8 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80075dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80075e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d009      	beq.n	80075fc <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	f000 82e3 	beq.w	8007bb8 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80075f6:	6878      	ldr	r0, [r7, #4]
 80075f8:	4798      	blx	r3
      }
      return;
 80075fa:	e2dd      	b.n	8007bb8 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80075fc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007600:	2b00      	cmp	r3, #0
 8007602:	f000 8123 	beq.w	800784c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8007606:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800760a:	4b8d      	ldr	r3, [pc, #564]	; (8007840 <HAL_UART_IRQHandler+0x2b8>)
 800760c:	4013      	ands	r3, r2
 800760e:	2b00      	cmp	r3, #0
 8007610:	d106      	bne.n	8007620 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8007612:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8007616:	4b8b      	ldr	r3, [pc, #556]	; (8007844 <HAL_UART_IRQHandler+0x2bc>)
 8007618:	4013      	ands	r3, r2
 800761a:	2b00      	cmp	r3, #0
 800761c:	f000 8116 	beq.w	800784c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007620:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007624:	f003 0301 	and.w	r3, r3, #1
 8007628:	2b00      	cmp	r3, #0
 800762a:	d011      	beq.n	8007650 <HAL_UART_IRQHandler+0xc8>
 800762c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007630:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007634:	2b00      	cmp	r3, #0
 8007636:	d00b      	beq.n	8007650 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	2201      	movs	r2, #1
 800763e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007646:	f043 0201 	orr.w	r2, r3, #1
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007650:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007654:	f003 0302 	and.w	r3, r3, #2
 8007658:	2b00      	cmp	r3, #0
 800765a:	d011      	beq.n	8007680 <HAL_UART_IRQHandler+0xf8>
 800765c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007660:	f003 0301 	and.w	r3, r3, #1
 8007664:	2b00      	cmp	r3, #0
 8007666:	d00b      	beq.n	8007680 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	2202      	movs	r2, #2
 800766e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007676:	f043 0204 	orr.w	r2, r3, #4
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007680:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007684:	f003 0304 	and.w	r3, r3, #4
 8007688:	2b00      	cmp	r3, #0
 800768a:	d011      	beq.n	80076b0 <HAL_UART_IRQHandler+0x128>
 800768c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007690:	f003 0301 	and.w	r3, r3, #1
 8007694:	2b00      	cmp	r3, #0
 8007696:	d00b      	beq.n	80076b0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	2204      	movs	r2, #4
 800769e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80076a6:	f043 0202 	orr.w	r2, r3, #2
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80076b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80076b4:	f003 0308 	and.w	r3, r3, #8
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d017      	beq.n	80076ec <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80076bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80076c0:	f003 0320 	and.w	r3, r3, #32
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d105      	bne.n	80076d4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80076c8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 80076cc:	4b5c      	ldr	r3, [pc, #368]	; (8007840 <HAL_UART_IRQHandler+0x2b8>)
 80076ce:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d00b      	beq.n	80076ec <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	2208      	movs	r2, #8
 80076da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80076e2:	f043 0208 	orr.w	r2, r3, #8
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80076ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80076f0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d012      	beq.n	800771e <HAL_UART_IRQHandler+0x196>
 80076f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80076fc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007700:	2b00      	cmp	r3, #0
 8007702:	d00c      	beq.n	800771e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800770c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007714:	f043 0220 	orr.w	r2, r3, #32
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007724:	2b00      	cmp	r3, #0
 8007726:	f000 8249 	beq.w	8007bbc <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800772a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800772e:	f003 0320 	and.w	r3, r3, #32
 8007732:	2b00      	cmp	r3, #0
 8007734:	d013      	beq.n	800775e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007736:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800773a:	f003 0320 	and.w	r3, r3, #32
 800773e:	2b00      	cmp	r3, #0
 8007740:	d105      	bne.n	800774e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007742:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007746:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800774a:	2b00      	cmp	r3, #0
 800774c:	d007      	beq.n	800775e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007752:	2b00      	cmp	r3, #0
 8007754:	d003      	beq.n	800775e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800775a:	6878      	ldr	r0, [r7, #4]
 800775c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007764:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	689b      	ldr	r3, [r3, #8]
 800776e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007772:	2b40      	cmp	r3, #64	; 0x40
 8007774:	d005      	beq.n	8007782 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007776:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800777a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800777e:	2b00      	cmp	r3, #0
 8007780:	d054      	beq.n	800782c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007782:	6878      	ldr	r0, [r7, #4]
 8007784:	f000 fff5 	bl	8008772 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	689b      	ldr	r3, [r3, #8]
 800778e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007792:	2b40      	cmp	r3, #64	; 0x40
 8007794:	d146      	bne.n	8007824 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	3308      	adds	r3, #8
 800779c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077a0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80077a4:	e853 3f00 	ldrex	r3, [r3]
 80077a8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80077ac:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80077b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80077b4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	3308      	adds	r3, #8
 80077be:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80077c2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80077c6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077ca:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80077ce:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80077d2:	e841 2300 	strex	r3, r2, [r1]
 80077d6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80077da:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d1d9      	bne.n	8007796 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d017      	beq.n	800781c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80077f2:	4a15      	ldr	r2, [pc, #84]	; (8007848 <HAL_UART_IRQHandler+0x2c0>)
 80077f4:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80077fc:	4618      	mov	r0, r3
 80077fe:	f7fc fc65 	bl	80040cc <HAL_DMA_Abort_IT>
 8007802:	4603      	mov	r3, r0
 8007804:	2b00      	cmp	r3, #0
 8007806:	d019      	beq.n	800783c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800780e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007810:	687a      	ldr	r2, [r7, #4]
 8007812:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 8007816:	4610      	mov	r0, r2
 8007818:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800781a:	e00f      	b.n	800783c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800781c:	6878      	ldr	r0, [r7, #4]
 800781e:	f000 f9f5 	bl	8007c0c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007822:	e00b      	b.n	800783c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007824:	6878      	ldr	r0, [r7, #4]
 8007826:	f000 f9f1 	bl	8007c0c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800782a:	e007      	b.n	800783c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800782c:	6878      	ldr	r0, [r7, #4]
 800782e:	f000 f9ed 	bl	8007c0c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	2200      	movs	r2, #0
 8007836:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      }
    }
    return;
 800783a:	e1bf      	b.n	8007bbc <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800783c:	bf00      	nop
    return;
 800783e:	e1bd      	b.n	8007bbc <HAL_UART_IRQHandler+0x634>
 8007840:	10000001 	.word	0x10000001
 8007844:	04000120 	.word	0x04000120
 8007848:	08008adf 	.word	0x08008adf

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007850:	2b01      	cmp	r3, #1
 8007852:	f040 8153 	bne.w	8007afc <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007856:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800785a:	f003 0310 	and.w	r3, r3, #16
 800785e:	2b00      	cmp	r3, #0
 8007860:	f000 814c 	beq.w	8007afc <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007864:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007868:	f003 0310 	and.w	r3, r3, #16
 800786c:	2b00      	cmp	r3, #0
 800786e:	f000 8145 	beq.w	8007afc <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	2210      	movs	r2, #16
 8007878:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	689b      	ldr	r3, [r3, #8]
 8007880:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007884:	2b40      	cmp	r3, #64	; 0x40
 8007886:	f040 80bb 	bne.w	8007a00 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	685b      	ldr	r3, [r3, #4]
 8007894:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007898:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800789c:	2b00      	cmp	r3, #0
 800789e:	f000 818f 	beq.w	8007bc0 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80078a8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80078ac:	429a      	cmp	r2, r3
 80078ae:	f080 8187 	bcs.w	8007bc0 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80078b8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	f003 0320 	and.w	r3, r3, #32
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	f040 8087 	bne.w	80079de <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078d8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80078dc:	e853 3f00 	ldrex	r3, [r3]
 80078e0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80078e4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80078e8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80078ec:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	461a      	mov	r2, r3
 80078f6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80078fa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80078fe:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007902:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007906:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800790a:	e841 2300 	strex	r3, r2, [r1]
 800790e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007912:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007916:	2b00      	cmp	r3, #0
 8007918:	d1da      	bne.n	80078d0 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	3308      	adds	r3, #8
 8007920:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007922:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007924:	e853 3f00 	ldrex	r3, [r3]
 8007928:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800792a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800792c:	f023 0301 	bic.w	r3, r3, #1
 8007930:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	3308      	adds	r3, #8
 800793a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800793e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007942:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007944:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007946:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800794a:	e841 2300 	strex	r3, r2, [r1]
 800794e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007950:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007952:	2b00      	cmp	r3, #0
 8007954:	d1e1      	bne.n	800791a <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	3308      	adds	r3, #8
 800795c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800795e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007960:	e853 3f00 	ldrex	r3, [r3]
 8007964:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007966:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007968:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800796c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	3308      	adds	r3, #8
 8007976:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800797a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800797c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800797e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007980:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007982:	e841 2300 	strex	r3, r2, [r1]
 8007986:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007988:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800798a:	2b00      	cmp	r3, #0
 800798c:	d1e3      	bne.n	8007956 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	2220      	movs	r2, #32
 8007992:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	2200      	movs	r2, #0
 800799a:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80079a4:	e853 3f00 	ldrex	r3, [r3]
 80079a8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80079aa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80079ac:	f023 0310 	bic.w	r3, r3, #16
 80079b0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	461a      	mov	r2, r3
 80079ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80079be:	65bb      	str	r3, [r7, #88]	; 0x58
 80079c0:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079c2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80079c4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80079c6:	e841 2300 	strex	r3, r2, [r1]
 80079ca:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80079cc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d1e4      	bne.n	800799c <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80079d8:	4618      	mov	r0, r3
 80079da:	f7fc fb1e 	bl	800401a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	2202      	movs	r2, #2
 80079e2:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80079f0:	b29b      	uxth	r3, r3
 80079f2:	1ad3      	subs	r3, r2, r3
 80079f4:	b29b      	uxth	r3, r3
 80079f6:	4619      	mov	r1, r3
 80079f8:	6878      	ldr	r0, [r7, #4]
 80079fa:	f000 f911 	bl	8007c20 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80079fe:	e0df      	b.n	8007bc0 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007a0c:	b29b      	uxth	r3, r3
 8007a0e:	1ad3      	subs	r3, r2, r3
 8007a10:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007a1a:	b29b      	uxth	r3, r3
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	f000 80d1 	beq.w	8007bc4 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 8007a22:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	f000 80cc 	beq.w	8007bc4 <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a34:	e853 3f00 	ldrex	r3, [r3]
 8007a38:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007a3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a3c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007a40:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	461a      	mov	r2, r3
 8007a4a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007a4e:	647b      	str	r3, [r7, #68]	; 0x44
 8007a50:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a52:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007a54:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007a56:	e841 2300 	strex	r3, r2, [r1]
 8007a5a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007a5c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d1e4      	bne.n	8007a2c <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	3308      	adds	r3, #8
 8007a68:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a6c:	e853 3f00 	ldrex	r3, [r3]
 8007a70:	623b      	str	r3, [r7, #32]
   return(result);
 8007a72:	6a3b      	ldr	r3, [r7, #32]
 8007a74:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007a78:	f023 0301 	bic.w	r3, r3, #1
 8007a7c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	3308      	adds	r3, #8
 8007a86:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007a8a:	633a      	str	r2, [r7, #48]	; 0x30
 8007a8c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a8e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007a90:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007a92:	e841 2300 	strex	r3, r2, [r1]
 8007a96:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007a98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d1e1      	bne.n	8007a62 <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	2220      	movs	r2, #32
 8007aa2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	2200      	movs	r2, #0
 8007aaa:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	2200      	movs	r2, #0
 8007ab0:	675a      	str	r2, [r3, #116]	; 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ab8:	693b      	ldr	r3, [r7, #16]
 8007aba:	e853 3f00 	ldrex	r3, [r3]
 8007abe:	60fb      	str	r3, [r7, #12]
   return(result);
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	f023 0310 	bic.w	r3, r3, #16
 8007ac6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	461a      	mov	r2, r3
 8007ad0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007ad4:	61fb      	str	r3, [r7, #28]
 8007ad6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ad8:	69b9      	ldr	r1, [r7, #24]
 8007ada:	69fa      	ldr	r2, [r7, #28]
 8007adc:	e841 2300 	strex	r3, r2, [r1]
 8007ae0:	617b      	str	r3, [r7, #20]
   return(result);
 8007ae2:	697b      	ldr	r3, [r7, #20]
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d1e4      	bne.n	8007ab2 <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	2202      	movs	r2, #2
 8007aec:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007aee:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007af2:	4619      	mov	r1, r3
 8007af4:	6878      	ldr	r0, [r7, #4]
 8007af6:	f000 f893 	bl	8007c20 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007afa:	e063      	b.n	8007bc4 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007afc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007b00:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d00e      	beq.n	8007b26 <HAL_UART_IRQHandler+0x59e>
 8007b08:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007b0c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d008      	beq.n	8007b26 <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8007b1c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007b1e:	6878      	ldr	r0, [r7, #4]
 8007b20:	f001 f81e 	bl	8008b60 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007b24:	e051      	b.n	8007bca <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007b26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007b2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d014      	beq.n	8007b5c <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007b32:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007b36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d105      	bne.n	8007b4a <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007b3e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007b42:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d008      	beq.n	8007b5c <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d03a      	beq.n	8007bc8 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007b56:	6878      	ldr	r0, [r7, #4]
 8007b58:	4798      	blx	r3
    }
    return;
 8007b5a:	e035      	b.n	8007bc8 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007b5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007b60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d009      	beq.n	8007b7c <HAL_UART_IRQHandler+0x5f4>
 8007b68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007b6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d003      	beq.n	8007b7c <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 8007b74:	6878      	ldr	r0, [r7, #4]
 8007b76:	f000 ffc8 	bl	8008b0a <UART_EndTransmit_IT>
    return;
 8007b7a:	e026      	b.n	8007bca <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007b7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007b80:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d009      	beq.n	8007b9c <HAL_UART_IRQHandler+0x614>
 8007b88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007b8c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d003      	beq.n	8007b9c <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007b94:	6878      	ldr	r0, [r7, #4]
 8007b96:	f000 fff7 	bl	8008b88 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007b9a:	e016      	b.n	8007bca <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007b9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007ba0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d010      	beq.n	8007bca <HAL_UART_IRQHandler+0x642>
 8007ba8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	da0c      	bge.n	8007bca <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8007bb0:	6878      	ldr	r0, [r7, #4]
 8007bb2:	f000 ffdf 	bl	8008b74 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007bb6:	e008      	b.n	8007bca <HAL_UART_IRQHandler+0x642>
      return;
 8007bb8:	bf00      	nop
 8007bba:	e006      	b.n	8007bca <HAL_UART_IRQHandler+0x642>
    return;
 8007bbc:	bf00      	nop
 8007bbe:	e004      	b.n	8007bca <HAL_UART_IRQHandler+0x642>
      return;
 8007bc0:	bf00      	nop
 8007bc2:	e002      	b.n	8007bca <HAL_UART_IRQHandler+0x642>
      return;
 8007bc4:	bf00      	nop
 8007bc6:	e000      	b.n	8007bca <HAL_UART_IRQHandler+0x642>
    return;
 8007bc8:	bf00      	nop
  }
}
 8007bca:	37e8      	adds	r7, #232	; 0xe8
 8007bcc:	46bd      	mov	sp, r7
 8007bce:	bd80      	pop	{r7, pc}

08007bd0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007bd0:	b480      	push	{r7}
 8007bd2:	b083      	sub	sp, #12
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007bd8:	bf00      	nop
 8007bda:	370c      	adds	r7, #12
 8007bdc:	46bd      	mov	sp, r7
 8007bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be2:	4770      	bx	lr

08007be4 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007be4:	b480      	push	{r7}
 8007be6:	b083      	sub	sp, #12
 8007be8:	af00      	add	r7, sp, #0
 8007bea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8007bec:	bf00      	nop
 8007bee:	370c      	adds	r7, #12
 8007bf0:	46bd      	mov	sp, r7
 8007bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf6:	4770      	bx	lr

08007bf8 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007bf8:	b480      	push	{r7}
 8007bfa:	b083      	sub	sp, #12
 8007bfc:	af00      	add	r7, sp, #0
 8007bfe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8007c00:	bf00      	nop
 8007c02:	370c      	adds	r7, #12
 8007c04:	46bd      	mov	sp, r7
 8007c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0a:	4770      	bx	lr

08007c0c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007c0c:	b480      	push	{r7}
 8007c0e:	b083      	sub	sp, #12
 8007c10:	af00      	add	r7, sp, #0
 8007c12:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007c14:	bf00      	nop
 8007c16:	370c      	adds	r7, #12
 8007c18:	46bd      	mov	sp, r7
 8007c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c1e:	4770      	bx	lr

08007c20 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007c20:	b480      	push	{r7}
 8007c22:	b083      	sub	sp, #12
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	6078      	str	r0, [r7, #4]
 8007c28:	460b      	mov	r3, r1
 8007c2a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007c2c:	bf00      	nop
 8007c2e:	370c      	adds	r7, #12
 8007c30:	46bd      	mov	sp, r7
 8007c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c36:	4770      	bx	lr

08007c38 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007c38:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007c3c:	b08c      	sub	sp, #48	; 0x30
 8007c3e:	af00      	add	r7, sp, #0
 8007c40:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007c42:	2300      	movs	r3, #0
 8007c44:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007c48:	697b      	ldr	r3, [r7, #20]
 8007c4a:	689a      	ldr	r2, [r3, #8]
 8007c4c:	697b      	ldr	r3, [r7, #20]
 8007c4e:	691b      	ldr	r3, [r3, #16]
 8007c50:	431a      	orrs	r2, r3
 8007c52:	697b      	ldr	r3, [r7, #20]
 8007c54:	695b      	ldr	r3, [r3, #20]
 8007c56:	431a      	orrs	r2, r3
 8007c58:	697b      	ldr	r3, [r7, #20]
 8007c5a:	69db      	ldr	r3, [r3, #28]
 8007c5c:	4313      	orrs	r3, r2
 8007c5e:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007c60:	697b      	ldr	r3, [r7, #20]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	681a      	ldr	r2, [r3, #0]
 8007c66:	4baa      	ldr	r3, [pc, #680]	; (8007f10 <UART_SetConfig+0x2d8>)
 8007c68:	4013      	ands	r3, r2
 8007c6a:	697a      	ldr	r2, [r7, #20]
 8007c6c:	6812      	ldr	r2, [r2, #0]
 8007c6e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007c70:	430b      	orrs	r3, r1
 8007c72:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007c74:	697b      	ldr	r3, [r7, #20]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	685b      	ldr	r3, [r3, #4]
 8007c7a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007c7e:	697b      	ldr	r3, [r7, #20]
 8007c80:	68da      	ldr	r2, [r3, #12]
 8007c82:	697b      	ldr	r3, [r7, #20]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	430a      	orrs	r2, r1
 8007c88:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007c8a:	697b      	ldr	r3, [r7, #20]
 8007c8c:	699b      	ldr	r3, [r3, #24]
 8007c8e:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007c90:	697b      	ldr	r3, [r7, #20]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	4a9f      	ldr	r2, [pc, #636]	; (8007f14 <UART_SetConfig+0x2dc>)
 8007c96:	4293      	cmp	r3, r2
 8007c98:	d004      	beq.n	8007ca4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007c9a:	697b      	ldr	r3, [r7, #20]
 8007c9c:	6a1b      	ldr	r3, [r3, #32]
 8007c9e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007ca0:	4313      	orrs	r3, r2
 8007ca2:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007ca4:	697b      	ldr	r3, [r7, #20]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	689b      	ldr	r3, [r3, #8]
 8007caa:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8007cae:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8007cb2:	697a      	ldr	r2, [r7, #20]
 8007cb4:	6812      	ldr	r2, [r2, #0]
 8007cb6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007cb8:	430b      	orrs	r3, r1
 8007cba:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007cbc:	697b      	ldr	r3, [r7, #20]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cc2:	f023 010f 	bic.w	r1, r3, #15
 8007cc6:	697b      	ldr	r3, [r7, #20]
 8007cc8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007cca:	697b      	ldr	r3, [r7, #20]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	430a      	orrs	r2, r1
 8007cd0:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007cd2:	697b      	ldr	r3, [r7, #20]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	4a90      	ldr	r2, [pc, #576]	; (8007f18 <UART_SetConfig+0x2e0>)
 8007cd8:	4293      	cmp	r3, r2
 8007cda:	d125      	bne.n	8007d28 <UART_SetConfig+0xf0>
 8007cdc:	4b8f      	ldr	r3, [pc, #572]	; (8007f1c <UART_SetConfig+0x2e4>)
 8007cde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ce2:	f003 0303 	and.w	r3, r3, #3
 8007ce6:	2b03      	cmp	r3, #3
 8007ce8:	d81a      	bhi.n	8007d20 <UART_SetConfig+0xe8>
 8007cea:	a201      	add	r2, pc, #4	; (adr r2, 8007cf0 <UART_SetConfig+0xb8>)
 8007cec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cf0:	08007d01 	.word	0x08007d01
 8007cf4:	08007d11 	.word	0x08007d11
 8007cf8:	08007d09 	.word	0x08007d09
 8007cfc:	08007d19 	.word	0x08007d19
 8007d00:	2301      	movs	r3, #1
 8007d02:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007d06:	e116      	b.n	8007f36 <UART_SetConfig+0x2fe>
 8007d08:	2302      	movs	r3, #2
 8007d0a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007d0e:	e112      	b.n	8007f36 <UART_SetConfig+0x2fe>
 8007d10:	2304      	movs	r3, #4
 8007d12:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007d16:	e10e      	b.n	8007f36 <UART_SetConfig+0x2fe>
 8007d18:	2308      	movs	r3, #8
 8007d1a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007d1e:	e10a      	b.n	8007f36 <UART_SetConfig+0x2fe>
 8007d20:	2310      	movs	r3, #16
 8007d22:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007d26:	e106      	b.n	8007f36 <UART_SetConfig+0x2fe>
 8007d28:	697b      	ldr	r3, [r7, #20]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	4a7c      	ldr	r2, [pc, #496]	; (8007f20 <UART_SetConfig+0x2e8>)
 8007d2e:	4293      	cmp	r3, r2
 8007d30:	d138      	bne.n	8007da4 <UART_SetConfig+0x16c>
 8007d32:	4b7a      	ldr	r3, [pc, #488]	; (8007f1c <UART_SetConfig+0x2e4>)
 8007d34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007d38:	f003 030c 	and.w	r3, r3, #12
 8007d3c:	2b0c      	cmp	r3, #12
 8007d3e:	d82d      	bhi.n	8007d9c <UART_SetConfig+0x164>
 8007d40:	a201      	add	r2, pc, #4	; (adr r2, 8007d48 <UART_SetConfig+0x110>)
 8007d42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d46:	bf00      	nop
 8007d48:	08007d7d 	.word	0x08007d7d
 8007d4c:	08007d9d 	.word	0x08007d9d
 8007d50:	08007d9d 	.word	0x08007d9d
 8007d54:	08007d9d 	.word	0x08007d9d
 8007d58:	08007d8d 	.word	0x08007d8d
 8007d5c:	08007d9d 	.word	0x08007d9d
 8007d60:	08007d9d 	.word	0x08007d9d
 8007d64:	08007d9d 	.word	0x08007d9d
 8007d68:	08007d85 	.word	0x08007d85
 8007d6c:	08007d9d 	.word	0x08007d9d
 8007d70:	08007d9d 	.word	0x08007d9d
 8007d74:	08007d9d 	.word	0x08007d9d
 8007d78:	08007d95 	.word	0x08007d95
 8007d7c:	2300      	movs	r3, #0
 8007d7e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007d82:	e0d8      	b.n	8007f36 <UART_SetConfig+0x2fe>
 8007d84:	2302      	movs	r3, #2
 8007d86:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007d8a:	e0d4      	b.n	8007f36 <UART_SetConfig+0x2fe>
 8007d8c:	2304      	movs	r3, #4
 8007d8e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007d92:	e0d0      	b.n	8007f36 <UART_SetConfig+0x2fe>
 8007d94:	2308      	movs	r3, #8
 8007d96:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007d9a:	e0cc      	b.n	8007f36 <UART_SetConfig+0x2fe>
 8007d9c:	2310      	movs	r3, #16
 8007d9e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007da2:	e0c8      	b.n	8007f36 <UART_SetConfig+0x2fe>
 8007da4:	697b      	ldr	r3, [r7, #20]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	4a5e      	ldr	r2, [pc, #376]	; (8007f24 <UART_SetConfig+0x2ec>)
 8007daa:	4293      	cmp	r3, r2
 8007dac:	d125      	bne.n	8007dfa <UART_SetConfig+0x1c2>
 8007dae:	4b5b      	ldr	r3, [pc, #364]	; (8007f1c <UART_SetConfig+0x2e4>)
 8007db0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007db4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007db8:	2b30      	cmp	r3, #48	; 0x30
 8007dba:	d016      	beq.n	8007dea <UART_SetConfig+0x1b2>
 8007dbc:	2b30      	cmp	r3, #48	; 0x30
 8007dbe:	d818      	bhi.n	8007df2 <UART_SetConfig+0x1ba>
 8007dc0:	2b20      	cmp	r3, #32
 8007dc2:	d00a      	beq.n	8007dda <UART_SetConfig+0x1a2>
 8007dc4:	2b20      	cmp	r3, #32
 8007dc6:	d814      	bhi.n	8007df2 <UART_SetConfig+0x1ba>
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d002      	beq.n	8007dd2 <UART_SetConfig+0x19a>
 8007dcc:	2b10      	cmp	r3, #16
 8007dce:	d008      	beq.n	8007de2 <UART_SetConfig+0x1aa>
 8007dd0:	e00f      	b.n	8007df2 <UART_SetConfig+0x1ba>
 8007dd2:	2300      	movs	r3, #0
 8007dd4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007dd8:	e0ad      	b.n	8007f36 <UART_SetConfig+0x2fe>
 8007dda:	2302      	movs	r3, #2
 8007ddc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007de0:	e0a9      	b.n	8007f36 <UART_SetConfig+0x2fe>
 8007de2:	2304      	movs	r3, #4
 8007de4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007de8:	e0a5      	b.n	8007f36 <UART_SetConfig+0x2fe>
 8007dea:	2308      	movs	r3, #8
 8007dec:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007df0:	e0a1      	b.n	8007f36 <UART_SetConfig+0x2fe>
 8007df2:	2310      	movs	r3, #16
 8007df4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007df8:	e09d      	b.n	8007f36 <UART_SetConfig+0x2fe>
 8007dfa:	697b      	ldr	r3, [r7, #20]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	4a4a      	ldr	r2, [pc, #296]	; (8007f28 <UART_SetConfig+0x2f0>)
 8007e00:	4293      	cmp	r3, r2
 8007e02:	d125      	bne.n	8007e50 <UART_SetConfig+0x218>
 8007e04:	4b45      	ldr	r3, [pc, #276]	; (8007f1c <UART_SetConfig+0x2e4>)
 8007e06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007e0a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007e0e:	2bc0      	cmp	r3, #192	; 0xc0
 8007e10:	d016      	beq.n	8007e40 <UART_SetConfig+0x208>
 8007e12:	2bc0      	cmp	r3, #192	; 0xc0
 8007e14:	d818      	bhi.n	8007e48 <UART_SetConfig+0x210>
 8007e16:	2b80      	cmp	r3, #128	; 0x80
 8007e18:	d00a      	beq.n	8007e30 <UART_SetConfig+0x1f8>
 8007e1a:	2b80      	cmp	r3, #128	; 0x80
 8007e1c:	d814      	bhi.n	8007e48 <UART_SetConfig+0x210>
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d002      	beq.n	8007e28 <UART_SetConfig+0x1f0>
 8007e22:	2b40      	cmp	r3, #64	; 0x40
 8007e24:	d008      	beq.n	8007e38 <UART_SetConfig+0x200>
 8007e26:	e00f      	b.n	8007e48 <UART_SetConfig+0x210>
 8007e28:	2300      	movs	r3, #0
 8007e2a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007e2e:	e082      	b.n	8007f36 <UART_SetConfig+0x2fe>
 8007e30:	2302      	movs	r3, #2
 8007e32:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007e36:	e07e      	b.n	8007f36 <UART_SetConfig+0x2fe>
 8007e38:	2304      	movs	r3, #4
 8007e3a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007e3e:	e07a      	b.n	8007f36 <UART_SetConfig+0x2fe>
 8007e40:	2308      	movs	r3, #8
 8007e42:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007e46:	e076      	b.n	8007f36 <UART_SetConfig+0x2fe>
 8007e48:	2310      	movs	r3, #16
 8007e4a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007e4e:	e072      	b.n	8007f36 <UART_SetConfig+0x2fe>
 8007e50:	697b      	ldr	r3, [r7, #20]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	4a35      	ldr	r2, [pc, #212]	; (8007f2c <UART_SetConfig+0x2f4>)
 8007e56:	4293      	cmp	r3, r2
 8007e58:	d12a      	bne.n	8007eb0 <UART_SetConfig+0x278>
 8007e5a:	4b30      	ldr	r3, [pc, #192]	; (8007f1c <UART_SetConfig+0x2e4>)
 8007e5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007e60:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007e64:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007e68:	d01a      	beq.n	8007ea0 <UART_SetConfig+0x268>
 8007e6a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007e6e:	d81b      	bhi.n	8007ea8 <UART_SetConfig+0x270>
 8007e70:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007e74:	d00c      	beq.n	8007e90 <UART_SetConfig+0x258>
 8007e76:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007e7a:	d815      	bhi.n	8007ea8 <UART_SetConfig+0x270>
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d003      	beq.n	8007e88 <UART_SetConfig+0x250>
 8007e80:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007e84:	d008      	beq.n	8007e98 <UART_SetConfig+0x260>
 8007e86:	e00f      	b.n	8007ea8 <UART_SetConfig+0x270>
 8007e88:	2300      	movs	r3, #0
 8007e8a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007e8e:	e052      	b.n	8007f36 <UART_SetConfig+0x2fe>
 8007e90:	2302      	movs	r3, #2
 8007e92:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007e96:	e04e      	b.n	8007f36 <UART_SetConfig+0x2fe>
 8007e98:	2304      	movs	r3, #4
 8007e9a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007e9e:	e04a      	b.n	8007f36 <UART_SetConfig+0x2fe>
 8007ea0:	2308      	movs	r3, #8
 8007ea2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007ea6:	e046      	b.n	8007f36 <UART_SetConfig+0x2fe>
 8007ea8:	2310      	movs	r3, #16
 8007eaa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007eae:	e042      	b.n	8007f36 <UART_SetConfig+0x2fe>
 8007eb0:	697b      	ldr	r3, [r7, #20]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	4a17      	ldr	r2, [pc, #92]	; (8007f14 <UART_SetConfig+0x2dc>)
 8007eb6:	4293      	cmp	r3, r2
 8007eb8:	d13a      	bne.n	8007f30 <UART_SetConfig+0x2f8>
 8007eba:	4b18      	ldr	r3, [pc, #96]	; (8007f1c <UART_SetConfig+0x2e4>)
 8007ebc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ec0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007ec4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007ec8:	d01a      	beq.n	8007f00 <UART_SetConfig+0x2c8>
 8007eca:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007ece:	d81b      	bhi.n	8007f08 <UART_SetConfig+0x2d0>
 8007ed0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007ed4:	d00c      	beq.n	8007ef0 <UART_SetConfig+0x2b8>
 8007ed6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007eda:	d815      	bhi.n	8007f08 <UART_SetConfig+0x2d0>
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d003      	beq.n	8007ee8 <UART_SetConfig+0x2b0>
 8007ee0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007ee4:	d008      	beq.n	8007ef8 <UART_SetConfig+0x2c0>
 8007ee6:	e00f      	b.n	8007f08 <UART_SetConfig+0x2d0>
 8007ee8:	2300      	movs	r3, #0
 8007eea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007eee:	e022      	b.n	8007f36 <UART_SetConfig+0x2fe>
 8007ef0:	2302      	movs	r3, #2
 8007ef2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007ef6:	e01e      	b.n	8007f36 <UART_SetConfig+0x2fe>
 8007ef8:	2304      	movs	r3, #4
 8007efa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007efe:	e01a      	b.n	8007f36 <UART_SetConfig+0x2fe>
 8007f00:	2308      	movs	r3, #8
 8007f02:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007f06:	e016      	b.n	8007f36 <UART_SetConfig+0x2fe>
 8007f08:	2310      	movs	r3, #16
 8007f0a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007f0e:	e012      	b.n	8007f36 <UART_SetConfig+0x2fe>
 8007f10:	cfff69f3 	.word	0xcfff69f3
 8007f14:	40008000 	.word	0x40008000
 8007f18:	40013800 	.word	0x40013800
 8007f1c:	40021000 	.word	0x40021000
 8007f20:	40004400 	.word	0x40004400
 8007f24:	40004800 	.word	0x40004800
 8007f28:	40004c00 	.word	0x40004c00
 8007f2c:	40005000 	.word	0x40005000
 8007f30:	2310      	movs	r3, #16
 8007f32:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007f36:	697b      	ldr	r3, [r7, #20]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	4aae      	ldr	r2, [pc, #696]	; (80081f4 <UART_SetConfig+0x5bc>)
 8007f3c:	4293      	cmp	r3, r2
 8007f3e:	f040 8097 	bne.w	8008070 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007f42:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007f46:	2b08      	cmp	r3, #8
 8007f48:	d823      	bhi.n	8007f92 <UART_SetConfig+0x35a>
 8007f4a:	a201      	add	r2, pc, #4	; (adr r2, 8007f50 <UART_SetConfig+0x318>)
 8007f4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f50:	08007f75 	.word	0x08007f75
 8007f54:	08007f93 	.word	0x08007f93
 8007f58:	08007f7d 	.word	0x08007f7d
 8007f5c:	08007f93 	.word	0x08007f93
 8007f60:	08007f83 	.word	0x08007f83
 8007f64:	08007f93 	.word	0x08007f93
 8007f68:	08007f93 	.word	0x08007f93
 8007f6c:	08007f93 	.word	0x08007f93
 8007f70:	08007f8b 	.word	0x08007f8b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007f74:	f7fd f99c 	bl	80052b0 <HAL_RCC_GetPCLK1Freq>
 8007f78:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007f7a:	e010      	b.n	8007f9e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007f7c:	4b9e      	ldr	r3, [pc, #632]	; (80081f8 <UART_SetConfig+0x5c0>)
 8007f7e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007f80:	e00d      	b.n	8007f9e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007f82:	f7fd f927 	bl	80051d4 <HAL_RCC_GetSysClockFreq>
 8007f86:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007f88:	e009      	b.n	8007f9e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007f8a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007f8e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007f90:	e005      	b.n	8007f9e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8007f92:	2300      	movs	r3, #0
 8007f94:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8007f96:	2301      	movs	r3, #1
 8007f98:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8007f9c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007f9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	f000 8130 	beq.w	8008206 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007fa6:	697b      	ldr	r3, [r7, #20]
 8007fa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007faa:	4a94      	ldr	r2, [pc, #592]	; (80081fc <UART_SetConfig+0x5c4>)
 8007fac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007fb0:	461a      	mov	r2, r3
 8007fb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fb4:	fbb3 f3f2 	udiv	r3, r3, r2
 8007fb8:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007fba:	697b      	ldr	r3, [r7, #20]
 8007fbc:	685a      	ldr	r2, [r3, #4]
 8007fbe:	4613      	mov	r3, r2
 8007fc0:	005b      	lsls	r3, r3, #1
 8007fc2:	4413      	add	r3, r2
 8007fc4:	69ba      	ldr	r2, [r7, #24]
 8007fc6:	429a      	cmp	r2, r3
 8007fc8:	d305      	bcc.n	8007fd6 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007fca:	697b      	ldr	r3, [r7, #20]
 8007fcc:	685b      	ldr	r3, [r3, #4]
 8007fce:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007fd0:	69ba      	ldr	r2, [r7, #24]
 8007fd2:	429a      	cmp	r2, r3
 8007fd4:	d903      	bls.n	8007fde <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8007fd6:	2301      	movs	r3, #1
 8007fd8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8007fdc:	e113      	b.n	8008206 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007fde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fe0:	2200      	movs	r2, #0
 8007fe2:	60bb      	str	r3, [r7, #8]
 8007fe4:	60fa      	str	r2, [r7, #12]
 8007fe6:	697b      	ldr	r3, [r7, #20]
 8007fe8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fea:	4a84      	ldr	r2, [pc, #528]	; (80081fc <UART_SetConfig+0x5c4>)
 8007fec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007ff0:	b29b      	uxth	r3, r3
 8007ff2:	2200      	movs	r2, #0
 8007ff4:	603b      	str	r3, [r7, #0]
 8007ff6:	607a      	str	r2, [r7, #4]
 8007ff8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007ffc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008000:	f7f8 f90a 	bl	8000218 <__aeabi_uldivmod>
 8008004:	4602      	mov	r2, r0
 8008006:	460b      	mov	r3, r1
 8008008:	4610      	mov	r0, r2
 800800a:	4619      	mov	r1, r3
 800800c:	f04f 0200 	mov.w	r2, #0
 8008010:	f04f 0300 	mov.w	r3, #0
 8008014:	020b      	lsls	r3, r1, #8
 8008016:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800801a:	0202      	lsls	r2, r0, #8
 800801c:	6979      	ldr	r1, [r7, #20]
 800801e:	6849      	ldr	r1, [r1, #4]
 8008020:	0849      	lsrs	r1, r1, #1
 8008022:	2000      	movs	r0, #0
 8008024:	460c      	mov	r4, r1
 8008026:	4605      	mov	r5, r0
 8008028:	eb12 0804 	adds.w	r8, r2, r4
 800802c:	eb43 0905 	adc.w	r9, r3, r5
 8008030:	697b      	ldr	r3, [r7, #20]
 8008032:	685b      	ldr	r3, [r3, #4]
 8008034:	2200      	movs	r2, #0
 8008036:	469a      	mov	sl, r3
 8008038:	4693      	mov	fp, r2
 800803a:	4652      	mov	r2, sl
 800803c:	465b      	mov	r3, fp
 800803e:	4640      	mov	r0, r8
 8008040:	4649      	mov	r1, r9
 8008042:	f7f8 f8e9 	bl	8000218 <__aeabi_uldivmod>
 8008046:	4602      	mov	r2, r0
 8008048:	460b      	mov	r3, r1
 800804a:	4613      	mov	r3, r2
 800804c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800804e:	6a3b      	ldr	r3, [r7, #32]
 8008050:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008054:	d308      	bcc.n	8008068 <UART_SetConfig+0x430>
 8008056:	6a3b      	ldr	r3, [r7, #32]
 8008058:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800805c:	d204      	bcs.n	8008068 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800805e:	697b      	ldr	r3, [r7, #20]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	6a3a      	ldr	r2, [r7, #32]
 8008064:	60da      	str	r2, [r3, #12]
 8008066:	e0ce      	b.n	8008206 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8008068:	2301      	movs	r3, #1
 800806a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800806e:	e0ca      	b.n	8008206 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008070:	697b      	ldr	r3, [r7, #20]
 8008072:	69db      	ldr	r3, [r3, #28]
 8008074:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008078:	d166      	bne.n	8008148 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800807a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800807e:	2b08      	cmp	r3, #8
 8008080:	d827      	bhi.n	80080d2 <UART_SetConfig+0x49a>
 8008082:	a201      	add	r2, pc, #4	; (adr r2, 8008088 <UART_SetConfig+0x450>)
 8008084:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008088:	080080ad 	.word	0x080080ad
 800808c:	080080b5 	.word	0x080080b5
 8008090:	080080bd 	.word	0x080080bd
 8008094:	080080d3 	.word	0x080080d3
 8008098:	080080c3 	.word	0x080080c3
 800809c:	080080d3 	.word	0x080080d3
 80080a0:	080080d3 	.word	0x080080d3
 80080a4:	080080d3 	.word	0x080080d3
 80080a8:	080080cb 	.word	0x080080cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80080ac:	f7fd f900 	bl	80052b0 <HAL_RCC_GetPCLK1Freq>
 80080b0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80080b2:	e014      	b.n	80080de <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80080b4:	f7fd f912 	bl	80052dc <HAL_RCC_GetPCLK2Freq>
 80080b8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80080ba:	e010      	b.n	80080de <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80080bc:	4b4e      	ldr	r3, [pc, #312]	; (80081f8 <UART_SetConfig+0x5c0>)
 80080be:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80080c0:	e00d      	b.n	80080de <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80080c2:	f7fd f887 	bl	80051d4 <HAL_RCC_GetSysClockFreq>
 80080c6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80080c8:	e009      	b.n	80080de <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80080ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80080ce:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80080d0:	e005      	b.n	80080de <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80080d2:	2300      	movs	r3, #0
 80080d4:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80080d6:	2301      	movs	r3, #1
 80080d8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80080dc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80080de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	f000 8090 	beq.w	8008206 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80080e6:	697b      	ldr	r3, [r7, #20]
 80080e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080ea:	4a44      	ldr	r2, [pc, #272]	; (80081fc <UART_SetConfig+0x5c4>)
 80080ec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80080f0:	461a      	mov	r2, r3
 80080f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080f4:	fbb3 f3f2 	udiv	r3, r3, r2
 80080f8:	005a      	lsls	r2, r3, #1
 80080fa:	697b      	ldr	r3, [r7, #20]
 80080fc:	685b      	ldr	r3, [r3, #4]
 80080fe:	085b      	lsrs	r3, r3, #1
 8008100:	441a      	add	r2, r3
 8008102:	697b      	ldr	r3, [r7, #20]
 8008104:	685b      	ldr	r3, [r3, #4]
 8008106:	fbb2 f3f3 	udiv	r3, r2, r3
 800810a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800810c:	6a3b      	ldr	r3, [r7, #32]
 800810e:	2b0f      	cmp	r3, #15
 8008110:	d916      	bls.n	8008140 <UART_SetConfig+0x508>
 8008112:	6a3b      	ldr	r3, [r7, #32]
 8008114:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008118:	d212      	bcs.n	8008140 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800811a:	6a3b      	ldr	r3, [r7, #32]
 800811c:	b29b      	uxth	r3, r3
 800811e:	f023 030f 	bic.w	r3, r3, #15
 8008122:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008124:	6a3b      	ldr	r3, [r7, #32]
 8008126:	085b      	lsrs	r3, r3, #1
 8008128:	b29b      	uxth	r3, r3
 800812a:	f003 0307 	and.w	r3, r3, #7
 800812e:	b29a      	uxth	r2, r3
 8008130:	8bfb      	ldrh	r3, [r7, #30]
 8008132:	4313      	orrs	r3, r2
 8008134:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8008136:	697b      	ldr	r3, [r7, #20]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	8bfa      	ldrh	r2, [r7, #30]
 800813c:	60da      	str	r2, [r3, #12]
 800813e:	e062      	b.n	8008206 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8008140:	2301      	movs	r3, #1
 8008142:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8008146:	e05e      	b.n	8008206 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008148:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800814c:	2b08      	cmp	r3, #8
 800814e:	d828      	bhi.n	80081a2 <UART_SetConfig+0x56a>
 8008150:	a201      	add	r2, pc, #4	; (adr r2, 8008158 <UART_SetConfig+0x520>)
 8008152:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008156:	bf00      	nop
 8008158:	0800817d 	.word	0x0800817d
 800815c:	08008185 	.word	0x08008185
 8008160:	0800818d 	.word	0x0800818d
 8008164:	080081a3 	.word	0x080081a3
 8008168:	08008193 	.word	0x08008193
 800816c:	080081a3 	.word	0x080081a3
 8008170:	080081a3 	.word	0x080081a3
 8008174:	080081a3 	.word	0x080081a3
 8008178:	0800819b 	.word	0x0800819b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800817c:	f7fd f898 	bl	80052b0 <HAL_RCC_GetPCLK1Freq>
 8008180:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008182:	e014      	b.n	80081ae <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008184:	f7fd f8aa 	bl	80052dc <HAL_RCC_GetPCLK2Freq>
 8008188:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800818a:	e010      	b.n	80081ae <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800818c:	4b1a      	ldr	r3, [pc, #104]	; (80081f8 <UART_SetConfig+0x5c0>)
 800818e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008190:	e00d      	b.n	80081ae <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008192:	f7fd f81f 	bl	80051d4 <HAL_RCC_GetSysClockFreq>
 8008196:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008198:	e009      	b.n	80081ae <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800819a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800819e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80081a0:	e005      	b.n	80081ae <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80081a2:	2300      	movs	r3, #0
 80081a4:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80081a6:	2301      	movs	r3, #1
 80081a8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80081ac:	bf00      	nop
    }

    if (pclk != 0U)
 80081ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d028      	beq.n	8008206 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80081b4:	697b      	ldr	r3, [r7, #20]
 80081b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081b8:	4a10      	ldr	r2, [pc, #64]	; (80081fc <UART_SetConfig+0x5c4>)
 80081ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80081be:	461a      	mov	r2, r3
 80081c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081c2:	fbb3 f2f2 	udiv	r2, r3, r2
 80081c6:	697b      	ldr	r3, [r7, #20]
 80081c8:	685b      	ldr	r3, [r3, #4]
 80081ca:	085b      	lsrs	r3, r3, #1
 80081cc:	441a      	add	r2, r3
 80081ce:	697b      	ldr	r3, [r7, #20]
 80081d0:	685b      	ldr	r3, [r3, #4]
 80081d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80081d6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80081d8:	6a3b      	ldr	r3, [r7, #32]
 80081da:	2b0f      	cmp	r3, #15
 80081dc:	d910      	bls.n	8008200 <UART_SetConfig+0x5c8>
 80081de:	6a3b      	ldr	r3, [r7, #32]
 80081e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80081e4:	d20c      	bcs.n	8008200 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80081e6:	6a3b      	ldr	r3, [r7, #32]
 80081e8:	b29a      	uxth	r2, r3
 80081ea:	697b      	ldr	r3, [r7, #20]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	60da      	str	r2, [r3, #12]
 80081f0:	e009      	b.n	8008206 <UART_SetConfig+0x5ce>
 80081f2:	bf00      	nop
 80081f4:	40008000 	.word	0x40008000
 80081f8:	00f42400 	.word	0x00f42400
 80081fc:	08008e2c 	.word	0x08008e2c
      }
      else
      {
        ret = HAL_ERROR;
 8008200:	2301      	movs	r3, #1
 8008202:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008206:	697b      	ldr	r3, [r7, #20]
 8008208:	2201      	movs	r2, #1
 800820a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800820e:	697b      	ldr	r3, [r7, #20]
 8008210:	2201      	movs	r2, #1
 8008212:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008216:	697b      	ldr	r3, [r7, #20]
 8008218:	2200      	movs	r2, #0
 800821a:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800821c:	697b      	ldr	r3, [r7, #20]
 800821e:	2200      	movs	r2, #0
 8008220:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8008222:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8008226:	4618      	mov	r0, r3
 8008228:	3730      	adds	r7, #48	; 0x30
 800822a:	46bd      	mov	sp, r7
 800822c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08008230 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008230:	b480      	push	{r7}
 8008232:	b083      	sub	sp, #12
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800823c:	f003 0308 	and.w	r3, r3, #8
 8008240:	2b00      	cmp	r3, #0
 8008242:	d00a      	beq.n	800825a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	685b      	ldr	r3, [r3, #4]
 800824a:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	430a      	orrs	r2, r1
 8008258:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800825e:	f003 0301 	and.w	r3, r3, #1
 8008262:	2b00      	cmp	r3, #0
 8008264:	d00a      	beq.n	800827c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	685b      	ldr	r3, [r3, #4]
 800826c:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	430a      	orrs	r2, r1
 800827a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008280:	f003 0302 	and.w	r3, r3, #2
 8008284:	2b00      	cmp	r3, #0
 8008286:	d00a      	beq.n	800829e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	685b      	ldr	r3, [r3, #4]
 800828e:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	430a      	orrs	r2, r1
 800829c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082a2:	f003 0304 	and.w	r3, r3, #4
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d00a      	beq.n	80082c0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	685b      	ldr	r3, [r3, #4]
 80082b0:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	430a      	orrs	r2, r1
 80082be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082c4:	f003 0310 	and.w	r3, r3, #16
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d00a      	beq.n	80082e2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	689b      	ldr	r3, [r3, #8]
 80082d2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	430a      	orrs	r2, r1
 80082e0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082e6:	f003 0320 	and.w	r3, r3, #32
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d00a      	beq.n	8008304 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	689b      	ldr	r3, [r3, #8]
 80082f4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	430a      	orrs	r2, r1
 8008302:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008308:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800830c:	2b00      	cmp	r3, #0
 800830e:	d01a      	beq.n	8008346 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	685b      	ldr	r3, [r3, #4]
 8008316:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	430a      	orrs	r2, r1
 8008324:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800832a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800832e:	d10a      	bne.n	8008346 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	685b      	ldr	r3, [r3, #4]
 8008336:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	430a      	orrs	r2, r1
 8008344:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800834a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800834e:	2b00      	cmp	r3, #0
 8008350:	d00a      	beq.n	8008368 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	685b      	ldr	r3, [r3, #4]
 8008358:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	430a      	orrs	r2, r1
 8008366:	605a      	str	r2, [r3, #4]
  }
}
 8008368:	bf00      	nop
 800836a:	370c      	adds	r7, #12
 800836c:	46bd      	mov	sp, r7
 800836e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008372:	4770      	bx	lr

08008374 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008374:	b580      	push	{r7, lr}
 8008376:	b098      	sub	sp, #96	; 0x60
 8008378:	af02      	add	r7, sp, #8
 800837a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	2200      	movs	r2, #0
 8008380:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008384:	f7f9 fde8 	bl	8001f58 <HAL_GetTick>
 8008388:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	f003 0308 	and.w	r3, r3, #8
 8008394:	2b08      	cmp	r3, #8
 8008396:	d12f      	bne.n	80083f8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008398:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800839c:	9300      	str	r3, [sp, #0]
 800839e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80083a0:	2200      	movs	r2, #0
 80083a2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80083a6:	6878      	ldr	r0, [r7, #4]
 80083a8:	f000 f88e 	bl	80084c8 <UART_WaitOnFlagUntilTimeout>
 80083ac:	4603      	mov	r3, r0
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d022      	beq.n	80083f8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083ba:	e853 3f00 	ldrex	r3, [r3]
 80083be:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80083c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80083c2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80083c6:	653b      	str	r3, [r7, #80]	; 0x50
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	461a      	mov	r2, r3
 80083ce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80083d0:	647b      	str	r3, [r7, #68]	; 0x44
 80083d2:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083d4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80083d6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80083d8:	e841 2300 	strex	r3, r2, [r1]
 80083dc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80083de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d1e6      	bne.n	80083b2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	2220      	movs	r2, #32
 80083e8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	2200      	movs	r2, #0
 80083f0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80083f4:	2303      	movs	r3, #3
 80083f6:	e063      	b.n	80084c0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	f003 0304 	and.w	r3, r3, #4
 8008402:	2b04      	cmp	r3, #4
 8008404:	d149      	bne.n	800849a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008406:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800840a:	9300      	str	r3, [sp, #0]
 800840c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800840e:	2200      	movs	r2, #0
 8008410:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008414:	6878      	ldr	r0, [r7, #4]
 8008416:	f000 f857 	bl	80084c8 <UART_WaitOnFlagUntilTimeout>
 800841a:	4603      	mov	r3, r0
 800841c:	2b00      	cmp	r3, #0
 800841e:	d03c      	beq.n	800849a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008426:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008428:	e853 3f00 	ldrex	r3, [r3]
 800842c:	623b      	str	r3, [r7, #32]
   return(result);
 800842e:	6a3b      	ldr	r3, [r7, #32]
 8008430:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008434:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	461a      	mov	r2, r3
 800843c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800843e:	633b      	str	r3, [r7, #48]	; 0x30
 8008440:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008442:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008444:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008446:	e841 2300 	strex	r3, r2, [r1]
 800844a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800844c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800844e:	2b00      	cmp	r3, #0
 8008450:	d1e6      	bne.n	8008420 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	3308      	adds	r3, #8
 8008458:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800845a:	693b      	ldr	r3, [r7, #16]
 800845c:	e853 3f00 	ldrex	r3, [r3]
 8008460:	60fb      	str	r3, [r7, #12]
   return(result);
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	f023 0301 	bic.w	r3, r3, #1
 8008468:	64bb      	str	r3, [r7, #72]	; 0x48
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	3308      	adds	r3, #8
 8008470:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008472:	61fa      	str	r2, [r7, #28]
 8008474:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008476:	69b9      	ldr	r1, [r7, #24]
 8008478:	69fa      	ldr	r2, [r7, #28]
 800847a:	e841 2300 	strex	r3, r2, [r1]
 800847e:	617b      	str	r3, [r7, #20]
   return(result);
 8008480:	697b      	ldr	r3, [r7, #20]
 8008482:	2b00      	cmp	r3, #0
 8008484:	d1e5      	bne.n	8008452 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	2220      	movs	r2, #32
 800848a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	2200      	movs	r2, #0
 8008492:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008496:	2303      	movs	r3, #3
 8008498:	e012      	b.n	80084c0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	2220      	movs	r2, #32
 800849e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	2220      	movs	r2, #32
 80084a6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	2200      	movs	r2, #0
 80084ae:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	2200      	movs	r2, #0
 80084b4:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	2200      	movs	r2, #0
 80084ba:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80084be:	2300      	movs	r3, #0
}
 80084c0:	4618      	mov	r0, r3
 80084c2:	3758      	adds	r7, #88	; 0x58
 80084c4:	46bd      	mov	sp, r7
 80084c6:	bd80      	pop	{r7, pc}

080084c8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80084c8:	b580      	push	{r7, lr}
 80084ca:	b084      	sub	sp, #16
 80084cc:	af00      	add	r7, sp, #0
 80084ce:	60f8      	str	r0, [r7, #12]
 80084d0:	60b9      	str	r1, [r7, #8]
 80084d2:	603b      	str	r3, [r7, #0]
 80084d4:	4613      	mov	r3, r2
 80084d6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80084d8:	e04f      	b.n	800857a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80084da:	69bb      	ldr	r3, [r7, #24]
 80084dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084e0:	d04b      	beq.n	800857a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80084e2:	f7f9 fd39 	bl	8001f58 <HAL_GetTick>
 80084e6:	4602      	mov	r2, r0
 80084e8:	683b      	ldr	r3, [r7, #0]
 80084ea:	1ad3      	subs	r3, r2, r3
 80084ec:	69ba      	ldr	r2, [r7, #24]
 80084ee:	429a      	cmp	r2, r3
 80084f0:	d302      	bcc.n	80084f8 <UART_WaitOnFlagUntilTimeout+0x30>
 80084f2:	69bb      	ldr	r3, [r7, #24]
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d101      	bne.n	80084fc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80084f8:	2303      	movs	r3, #3
 80084fa:	e04e      	b.n	800859a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	f003 0304 	and.w	r3, r3, #4
 8008506:	2b00      	cmp	r3, #0
 8008508:	d037      	beq.n	800857a <UART_WaitOnFlagUntilTimeout+0xb2>
 800850a:	68bb      	ldr	r3, [r7, #8]
 800850c:	2b80      	cmp	r3, #128	; 0x80
 800850e:	d034      	beq.n	800857a <UART_WaitOnFlagUntilTimeout+0xb2>
 8008510:	68bb      	ldr	r3, [r7, #8]
 8008512:	2b40      	cmp	r3, #64	; 0x40
 8008514:	d031      	beq.n	800857a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	69db      	ldr	r3, [r3, #28]
 800851c:	f003 0308 	and.w	r3, r3, #8
 8008520:	2b08      	cmp	r3, #8
 8008522:	d110      	bne.n	8008546 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	2208      	movs	r2, #8
 800852a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800852c:	68f8      	ldr	r0, [r7, #12]
 800852e:	f000 f920 	bl	8008772 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	2208      	movs	r2, #8
 8008536:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	2200      	movs	r2, #0
 800853e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 8008542:	2301      	movs	r3, #1
 8008544:	e029      	b.n	800859a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	69db      	ldr	r3, [r3, #28]
 800854c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008550:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008554:	d111      	bne.n	800857a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800855e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008560:	68f8      	ldr	r0, [r7, #12]
 8008562:	f000 f906 	bl	8008772 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	2220      	movs	r2, #32
 800856a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	2200      	movs	r2, #0
 8008572:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8008576:	2303      	movs	r3, #3
 8008578:	e00f      	b.n	800859a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	69da      	ldr	r2, [r3, #28]
 8008580:	68bb      	ldr	r3, [r7, #8]
 8008582:	4013      	ands	r3, r2
 8008584:	68ba      	ldr	r2, [r7, #8]
 8008586:	429a      	cmp	r2, r3
 8008588:	bf0c      	ite	eq
 800858a:	2301      	moveq	r3, #1
 800858c:	2300      	movne	r3, #0
 800858e:	b2db      	uxtb	r3, r3
 8008590:	461a      	mov	r2, r3
 8008592:	79fb      	ldrb	r3, [r7, #7]
 8008594:	429a      	cmp	r2, r3
 8008596:	d0a0      	beq.n	80084da <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008598:	2300      	movs	r3, #0
}
 800859a:	4618      	mov	r0, r3
 800859c:	3710      	adds	r7, #16
 800859e:	46bd      	mov	sp, r7
 80085a0:	bd80      	pop	{r7, pc}
	...

080085a4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80085a4:	b580      	push	{r7, lr}
 80085a6:	b096      	sub	sp, #88	; 0x58
 80085a8:	af00      	add	r7, sp, #0
 80085aa:	60f8      	str	r0, [r7, #12]
 80085ac:	60b9      	str	r1, [r7, #8]
 80085ae:	4613      	mov	r3, r2
 80085b0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	68ba      	ldr	r2, [r7, #8]
 80085b6:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize = Size;
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	88fa      	ldrh	r2, [r7, #6]
 80085bc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	2200      	movs	r2, #0
 80085c4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	2222      	movs	r2, #34	; 0x22
 80085cc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  if (huart->hdmarx != NULL)
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d02d      	beq.n	8008636 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80085e0:	4a40      	ldr	r2, [pc, #256]	; (80086e4 <UART_Start_Receive_DMA+0x140>)
 80085e2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80085ea:	4a3f      	ldr	r2, [pc, #252]	; (80086e8 <UART_Start_Receive_DMA+0x144>)
 80085ec:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80085f4:	4a3d      	ldr	r2, [pc, #244]	; (80086ec <UART_Start_Receive_DMA+0x148>)
 80085f6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80085fe:	2200      	movs	r2, #0
 8008600:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	3324      	adds	r3, #36	; 0x24
 800860e:	4619      	mov	r1, r3
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008614:	461a      	mov	r2, r3
 8008616:	88fb      	ldrh	r3, [r7, #6]
 8008618:	f7fb fc84 	bl	8003f24 <HAL_DMA_Start_IT>
 800861c:	4603      	mov	r3, r0
 800861e:	2b00      	cmp	r3, #0
 8008620:	d009      	beq.n	8008636 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	2210      	movs	r2, #16
 8008626:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	2220      	movs	r2, #32
 800862e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      return HAL_ERROR;
 8008632:	2301      	movs	r3, #1
 8008634:	e051      	b.n	80086da <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	691b      	ldr	r3, [r3, #16]
 800863a:	2b00      	cmp	r3, #0
 800863c:	d018      	beq.n	8008670 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008644:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008646:	e853 3f00 	ldrex	r3, [r3]
 800864a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800864c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800864e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008652:	657b      	str	r3, [r7, #84]	; 0x54
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	461a      	mov	r2, r3
 800865a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800865c:	64bb      	str	r3, [r7, #72]	; 0x48
 800865e:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008660:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008662:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008664:	e841 2300 	strex	r3, r2, [r1]
 8008668:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800866a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800866c:	2b00      	cmp	r3, #0
 800866e:	d1e6      	bne.n	800863e <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	3308      	adds	r3, #8
 8008676:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008678:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800867a:	e853 3f00 	ldrex	r3, [r3]
 800867e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008680:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008682:	f043 0301 	orr.w	r3, r3, #1
 8008686:	653b      	str	r3, [r7, #80]	; 0x50
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	3308      	adds	r3, #8
 800868e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008690:	637a      	str	r2, [r7, #52]	; 0x34
 8008692:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008694:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008696:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008698:	e841 2300 	strex	r3, r2, [r1]
 800869c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800869e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d1e5      	bne.n	8008670 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	3308      	adds	r3, #8
 80086aa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086ac:	697b      	ldr	r3, [r7, #20]
 80086ae:	e853 3f00 	ldrex	r3, [r3]
 80086b2:	613b      	str	r3, [r7, #16]
   return(result);
 80086b4:	693b      	ldr	r3, [r7, #16]
 80086b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80086ba:	64fb      	str	r3, [r7, #76]	; 0x4c
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	3308      	adds	r3, #8
 80086c2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80086c4:	623a      	str	r2, [r7, #32]
 80086c6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086c8:	69f9      	ldr	r1, [r7, #28]
 80086ca:	6a3a      	ldr	r2, [r7, #32]
 80086cc:	e841 2300 	strex	r3, r2, [r1]
 80086d0:	61bb      	str	r3, [r7, #24]
   return(result);
 80086d2:	69bb      	ldr	r3, [r7, #24]
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d1e5      	bne.n	80086a4 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 80086d8:	2300      	movs	r3, #0
}
 80086da:	4618      	mov	r0, r3
 80086dc:	3758      	adds	r7, #88	; 0x58
 80086de:	46bd      	mov	sp, r7
 80086e0:	bd80      	pop	{r7, pc}
 80086e2:	bf00      	nop
 80086e4:	080088f5 	.word	0x080088f5
 80086e8:	08008a21 	.word	0x08008a21
 80086ec:	08008a5f 	.word	0x08008a5f

080086f0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80086f0:	b480      	push	{r7}
 80086f2:	b08f      	sub	sp, #60	; 0x3c
 80086f4:	af00      	add	r7, sp, #0
 80086f6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086fe:	6a3b      	ldr	r3, [r7, #32]
 8008700:	e853 3f00 	ldrex	r3, [r3]
 8008704:	61fb      	str	r3, [r7, #28]
   return(result);
 8008706:	69fb      	ldr	r3, [r7, #28]
 8008708:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800870c:	637b      	str	r3, [r7, #52]	; 0x34
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	461a      	mov	r2, r3
 8008714:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008716:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008718:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800871a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800871c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800871e:	e841 2300 	strex	r3, r2, [r1]
 8008722:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008724:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008726:	2b00      	cmp	r3, #0
 8008728:	d1e6      	bne.n	80086f8 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	3308      	adds	r3, #8
 8008730:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	e853 3f00 	ldrex	r3, [r3]
 8008738:	60bb      	str	r3, [r7, #8]
   return(result);
 800873a:	68bb      	ldr	r3, [r7, #8]
 800873c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8008740:	633b      	str	r3, [r7, #48]	; 0x30
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	3308      	adds	r3, #8
 8008748:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800874a:	61ba      	str	r2, [r7, #24]
 800874c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800874e:	6979      	ldr	r1, [r7, #20]
 8008750:	69ba      	ldr	r2, [r7, #24]
 8008752:	e841 2300 	strex	r3, r2, [r1]
 8008756:	613b      	str	r3, [r7, #16]
   return(result);
 8008758:	693b      	ldr	r3, [r7, #16]
 800875a:	2b00      	cmp	r3, #0
 800875c:	d1e5      	bne.n	800872a <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	2220      	movs	r2, #32
 8008762:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
}
 8008766:	bf00      	nop
 8008768:	373c      	adds	r7, #60	; 0x3c
 800876a:	46bd      	mov	sp, r7
 800876c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008770:	4770      	bx	lr

08008772 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008772:	b480      	push	{r7}
 8008774:	b095      	sub	sp, #84	; 0x54
 8008776:	af00      	add	r7, sp, #0
 8008778:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008780:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008782:	e853 3f00 	ldrex	r3, [r3]
 8008786:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008788:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800878a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800878e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	461a      	mov	r2, r3
 8008796:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008798:	643b      	str	r3, [r7, #64]	; 0x40
 800879a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800879c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800879e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80087a0:	e841 2300 	strex	r3, r2, [r1]
 80087a4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80087a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d1e6      	bne.n	800877a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	3308      	adds	r3, #8
 80087b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087b4:	6a3b      	ldr	r3, [r7, #32]
 80087b6:	e853 3f00 	ldrex	r3, [r3]
 80087ba:	61fb      	str	r3, [r7, #28]
   return(result);
 80087bc:	69fb      	ldr	r3, [r7, #28]
 80087be:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80087c2:	f023 0301 	bic.w	r3, r3, #1
 80087c6:	64bb      	str	r3, [r7, #72]	; 0x48
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	3308      	adds	r3, #8
 80087ce:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80087d0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80087d2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087d4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80087d6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80087d8:	e841 2300 	strex	r3, r2, [r1]
 80087dc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80087de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d1e3      	bne.n	80087ac <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80087e8:	2b01      	cmp	r3, #1
 80087ea:	d118      	bne.n	800881e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	e853 3f00 	ldrex	r3, [r3]
 80087f8:	60bb      	str	r3, [r7, #8]
   return(result);
 80087fa:	68bb      	ldr	r3, [r7, #8]
 80087fc:	f023 0310 	bic.w	r3, r3, #16
 8008800:	647b      	str	r3, [r7, #68]	; 0x44
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	461a      	mov	r2, r3
 8008808:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800880a:	61bb      	str	r3, [r7, #24]
 800880c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800880e:	6979      	ldr	r1, [r7, #20]
 8008810:	69ba      	ldr	r2, [r7, #24]
 8008812:	e841 2300 	strex	r3, r2, [r1]
 8008816:	613b      	str	r3, [r7, #16]
   return(result);
 8008818:	693b      	ldr	r3, [r7, #16]
 800881a:	2b00      	cmp	r3, #0
 800881c:	d1e6      	bne.n	80087ec <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	2220      	movs	r2, #32
 8008822:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	2200      	movs	r2, #0
 800882a:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	2200      	movs	r2, #0
 8008830:	675a      	str	r2, [r3, #116]	; 0x74
}
 8008832:	bf00      	nop
 8008834:	3754      	adds	r7, #84	; 0x54
 8008836:	46bd      	mov	sp, r7
 8008838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800883c:	4770      	bx	lr

0800883e <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800883e:	b580      	push	{r7, lr}
 8008840:	b090      	sub	sp, #64	; 0x40
 8008842:	af00      	add	r7, sp, #0
 8008844:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800884a:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	f003 0320 	and.w	r3, r3, #32
 8008856:	2b00      	cmp	r3, #0
 8008858:	d137      	bne.n	80088ca <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800885a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800885c:	2200      	movs	r2, #0
 800885e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008862:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	3308      	adds	r3, #8
 8008868:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800886a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800886c:	e853 3f00 	ldrex	r3, [r3]
 8008870:	623b      	str	r3, [r7, #32]
   return(result);
 8008872:	6a3b      	ldr	r3, [r7, #32]
 8008874:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008878:	63bb      	str	r3, [r7, #56]	; 0x38
 800887a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	3308      	adds	r3, #8
 8008880:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008882:	633a      	str	r2, [r7, #48]	; 0x30
 8008884:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008886:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008888:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800888a:	e841 2300 	strex	r3, r2, [r1]
 800888e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008890:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008892:	2b00      	cmp	r3, #0
 8008894:	d1e5      	bne.n	8008862 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008896:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800889c:	693b      	ldr	r3, [r7, #16]
 800889e:	e853 3f00 	ldrex	r3, [r3]
 80088a2:	60fb      	str	r3, [r7, #12]
   return(result);
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80088aa:	637b      	str	r3, [r7, #52]	; 0x34
 80088ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	461a      	mov	r2, r3
 80088b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80088b4:	61fb      	str	r3, [r7, #28]
 80088b6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088b8:	69b9      	ldr	r1, [r7, #24]
 80088ba:	69fa      	ldr	r2, [r7, #28]
 80088bc:	e841 2300 	strex	r3, r2, [r1]
 80088c0:	617b      	str	r3, [r7, #20]
   return(result);
 80088c2:	697b      	ldr	r3, [r7, #20]
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d1e6      	bne.n	8008896 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80088c8:	e002      	b.n	80088d0 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80088ca:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80088cc:	f7ff f980 	bl	8007bd0 <HAL_UART_TxCpltCallback>
}
 80088d0:	bf00      	nop
 80088d2:	3740      	adds	r7, #64	; 0x40
 80088d4:	46bd      	mov	sp, r7
 80088d6:	bd80      	pop	{r7, pc}

080088d8 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80088d8:	b580      	push	{r7, lr}
 80088da:	b084      	sub	sp, #16
 80088dc:	af00      	add	r7, sp, #0
 80088de:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80088e4:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80088e6:	68f8      	ldr	r0, [r7, #12]
 80088e8:	f7ff f97c 	bl	8007be4 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80088ec:	bf00      	nop
 80088ee:	3710      	adds	r7, #16
 80088f0:	46bd      	mov	sp, r7
 80088f2:	bd80      	pop	{r7, pc}

080088f4 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80088f4:	b580      	push	{r7, lr}
 80088f6:	b09c      	sub	sp, #112	; 0x70
 80088f8:	af00      	add	r7, sp, #0
 80088fa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008900:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	f003 0320 	and.w	r3, r3, #32
 800890c:	2b00      	cmp	r3, #0
 800890e:	d171      	bne.n	80089f4 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8008910:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008912:	2200      	movs	r2, #0
 8008914:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008918:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800891e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008920:	e853 3f00 	ldrex	r3, [r3]
 8008924:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008926:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008928:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800892c:	66bb      	str	r3, [r7, #104]	; 0x68
 800892e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	461a      	mov	r2, r3
 8008934:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008936:	65bb      	str	r3, [r7, #88]	; 0x58
 8008938:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800893a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800893c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800893e:	e841 2300 	strex	r3, r2, [r1]
 8008942:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008944:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008946:	2b00      	cmp	r3, #0
 8008948:	d1e6      	bne.n	8008918 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800894a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	3308      	adds	r3, #8
 8008950:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008952:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008954:	e853 3f00 	ldrex	r3, [r3]
 8008958:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800895a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800895c:	f023 0301 	bic.w	r3, r3, #1
 8008960:	667b      	str	r3, [r7, #100]	; 0x64
 8008962:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	3308      	adds	r3, #8
 8008968:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800896a:	647a      	str	r2, [r7, #68]	; 0x44
 800896c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800896e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008970:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008972:	e841 2300 	strex	r3, r2, [r1]
 8008976:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008978:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800897a:	2b00      	cmp	r3, #0
 800897c:	d1e5      	bne.n	800894a <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800897e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	3308      	adds	r3, #8
 8008984:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008988:	e853 3f00 	ldrex	r3, [r3]
 800898c:	623b      	str	r3, [r7, #32]
   return(result);
 800898e:	6a3b      	ldr	r3, [r7, #32]
 8008990:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008994:	663b      	str	r3, [r7, #96]	; 0x60
 8008996:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	3308      	adds	r3, #8
 800899c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800899e:	633a      	str	r2, [r7, #48]	; 0x30
 80089a0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089a2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80089a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80089a6:	e841 2300 	strex	r3, r2, [r1]
 80089aa:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80089ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d1e5      	bne.n	800897e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80089b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80089b4:	2220      	movs	r2, #32
 80089b6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80089ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80089bc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80089be:	2b01      	cmp	r3, #1
 80089c0:	d118      	bne.n	80089f4 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80089c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089c8:	693b      	ldr	r3, [r7, #16]
 80089ca:	e853 3f00 	ldrex	r3, [r3]
 80089ce:	60fb      	str	r3, [r7, #12]
   return(result);
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	f023 0310 	bic.w	r3, r3, #16
 80089d6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80089d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	461a      	mov	r2, r3
 80089de:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80089e0:	61fb      	str	r3, [r7, #28]
 80089e2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089e4:	69b9      	ldr	r1, [r7, #24]
 80089e6:	69fa      	ldr	r2, [r7, #28]
 80089e8:	e841 2300 	strex	r3, r2, [r1]
 80089ec:	617b      	str	r3, [r7, #20]
   return(result);
 80089ee:	697b      	ldr	r3, [r7, #20]
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d1e6      	bne.n	80089c2 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80089f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80089f6:	2200      	movs	r2, #0
 80089f8:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80089fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80089fc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80089fe:	2b01      	cmp	r3, #1
 8008a00:	d107      	bne.n	8008a12 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008a02:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a04:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008a08:	4619      	mov	r1, r3
 8008a0a:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8008a0c:	f7ff f908 	bl	8007c20 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008a10:	e002      	b.n	8008a18 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8008a12:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8008a14:	f7f8 fd64 	bl	80014e0 <HAL_UART_RxCpltCallback>
}
 8008a18:	bf00      	nop
 8008a1a:	3770      	adds	r7, #112	; 0x70
 8008a1c:	46bd      	mov	sp, r7
 8008a1e:	bd80      	pop	{r7, pc}

08008a20 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008a20:	b580      	push	{r7, lr}
 8008a22:	b084      	sub	sp, #16
 8008a24:	af00      	add	r7, sp, #0
 8008a26:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a2c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	2201      	movs	r2, #1
 8008a32:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008a38:	2b01      	cmp	r3, #1
 8008a3a:	d109      	bne.n	8008a50 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008a42:	085b      	lsrs	r3, r3, #1
 8008a44:	b29b      	uxth	r3, r3
 8008a46:	4619      	mov	r1, r3
 8008a48:	68f8      	ldr	r0, [r7, #12]
 8008a4a:	f7ff f8e9 	bl	8007c20 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008a4e:	e002      	b.n	8008a56 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8008a50:	68f8      	ldr	r0, [r7, #12]
 8008a52:	f7ff f8d1 	bl	8007bf8 <HAL_UART_RxHalfCpltCallback>
}
 8008a56:	bf00      	nop
 8008a58:	3710      	adds	r7, #16
 8008a5a:	46bd      	mov	sp, r7
 8008a5c:	bd80      	pop	{r7, pc}

08008a5e <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008a5e:	b580      	push	{r7, lr}
 8008a60:	b086      	sub	sp, #24
 8008a62:	af00      	add	r7, sp, #0
 8008a64:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a6a:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8008a6c:	697b      	ldr	r3, [r7, #20]
 8008a6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008a72:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8008a74:	697b      	ldr	r3, [r7, #20]
 8008a76:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008a7a:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8008a7c:	697b      	ldr	r3, [r7, #20]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	689b      	ldr	r3, [r3, #8]
 8008a82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008a86:	2b80      	cmp	r3, #128	; 0x80
 8008a88:	d109      	bne.n	8008a9e <UART_DMAError+0x40>
 8008a8a:	693b      	ldr	r3, [r7, #16]
 8008a8c:	2b21      	cmp	r3, #33	; 0x21
 8008a8e:	d106      	bne.n	8008a9e <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8008a90:	697b      	ldr	r3, [r7, #20]
 8008a92:	2200      	movs	r2, #0
 8008a94:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 8008a98:	6978      	ldr	r0, [r7, #20]
 8008a9a:	f7ff fe29 	bl	80086f0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8008a9e:	697b      	ldr	r3, [r7, #20]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	689b      	ldr	r3, [r3, #8]
 8008aa4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008aa8:	2b40      	cmp	r3, #64	; 0x40
 8008aaa:	d109      	bne.n	8008ac0 <UART_DMAError+0x62>
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	2b22      	cmp	r3, #34	; 0x22
 8008ab0:	d106      	bne.n	8008ac0 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8008ab2:	697b      	ldr	r3, [r7, #20]
 8008ab4:	2200      	movs	r2, #0
 8008ab6:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 8008aba:	6978      	ldr	r0, [r7, #20]
 8008abc:	f7ff fe59 	bl	8008772 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008ac0:	697b      	ldr	r3, [r7, #20]
 8008ac2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008ac6:	f043 0210 	orr.w	r2, r3, #16
 8008aca:	697b      	ldr	r3, [r7, #20]
 8008acc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008ad0:	6978      	ldr	r0, [r7, #20]
 8008ad2:	f7ff f89b 	bl	8007c0c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008ad6:	bf00      	nop
 8008ad8:	3718      	adds	r7, #24
 8008ada:	46bd      	mov	sp, r7
 8008adc:	bd80      	pop	{r7, pc}

08008ade <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008ade:	b580      	push	{r7, lr}
 8008ae0:	b084      	sub	sp, #16
 8008ae2:	af00      	add	r7, sp, #0
 8008ae4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008aea:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	2200      	movs	r2, #0
 8008af0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	2200      	movs	r2, #0
 8008af8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008afc:	68f8      	ldr	r0, [r7, #12]
 8008afe:	f7ff f885 	bl	8007c0c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008b02:	bf00      	nop
 8008b04:	3710      	adds	r7, #16
 8008b06:	46bd      	mov	sp, r7
 8008b08:	bd80      	pop	{r7, pc}

08008b0a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008b0a:	b580      	push	{r7, lr}
 8008b0c:	b088      	sub	sp, #32
 8008b0e:	af00      	add	r7, sp, #0
 8008b10:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	e853 3f00 	ldrex	r3, [r3]
 8008b1e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008b20:	68bb      	ldr	r3, [r7, #8]
 8008b22:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008b26:	61fb      	str	r3, [r7, #28]
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	461a      	mov	r2, r3
 8008b2e:	69fb      	ldr	r3, [r7, #28]
 8008b30:	61bb      	str	r3, [r7, #24]
 8008b32:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b34:	6979      	ldr	r1, [r7, #20]
 8008b36:	69ba      	ldr	r2, [r7, #24]
 8008b38:	e841 2300 	strex	r3, r2, [r1]
 8008b3c:	613b      	str	r3, [r7, #16]
   return(result);
 8008b3e:	693b      	ldr	r3, [r7, #16]
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d1e6      	bne.n	8008b12 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	2220      	movs	r2, #32
 8008b48:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	2200      	movs	r2, #0
 8008b50:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008b52:	6878      	ldr	r0, [r7, #4]
 8008b54:	f7ff f83c 	bl	8007bd0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008b58:	bf00      	nop
 8008b5a:	3720      	adds	r7, #32
 8008b5c:	46bd      	mov	sp, r7
 8008b5e:	bd80      	pop	{r7, pc}

08008b60 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008b60:	b480      	push	{r7}
 8008b62:	b083      	sub	sp, #12
 8008b64:	af00      	add	r7, sp, #0
 8008b66:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008b68:	bf00      	nop
 8008b6a:	370c      	adds	r7, #12
 8008b6c:	46bd      	mov	sp, r7
 8008b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b72:	4770      	bx	lr

08008b74 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008b74:	b480      	push	{r7}
 8008b76:	b083      	sub	sp, #12
 8008b78:	af00      	add	r7, sp, #0
 8008b7a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008b7c:	bf00      	nop
 8008b7e:	370c      	adds	r7, #12
 8008b80:	46bd      	mov	sp, r7
 8008b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b86:	4770      	bx	lr

08008b88 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008b88:	b480      	push	{r7}
 8008b8a:	b083      	sub	sp, #12
 8008b8c:	af00      	add	r7, sp, #0
 8008b8e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008b90:	bf00      	nop
 8008b92:	370c      	adds	r7, #12
 8008b94:	46bd      	mov	sp, r7
 8008b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b9a:	4770      	bx	lr

08008b9c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008b9c:	b480      	push	{r7}
 8008b9e:	b085      	sub	sp, #20
 8008ba0:	af00      	add	r7, sp, #0
 8008ba2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8008baa:	2b01      	cmp	r3, #1
 8008bac:	d101      	bne.n	8008bb2 <HAL_UARTEx_DisableFifoMode+0x16>
 8008bae:	2302      	movs	r3, #2
 8008bb0:	e027      	b.n	8008c02 <HAL_UARTEx_DisableFifoMode+0x66>
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	2201      	movs	r2, #1
 8008bb6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	2224      	movs	r2, #36	; 0x24
 8008bbe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	681a      	ldr	r2, [r3, #0]
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	f022 0201 	bic.w	r2, r2, #1
 8008bd8:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8008be0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	2200      	movs	r2, #0
 8008be6:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	68fa      	ldr	r2, [r7, #12]
 8008bee:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	2220      	movs	r2, #32
 8008bf4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	2200      	movs	r2, #0
 8008bfc:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8008c00:	2300      	movs	r3, #0
}
 8008c02:	4618      	mov	r0, r3
 8008c04:	3714      	adds	r7, #20
 8008c06:	46bd      	mov	sp, r7
 8008c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c0c:	4770      	bx	lr

08008c0e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008c0e:	b580      	push	{r7, lr}
 8008c10:	b084      	sub	sp, #16
 8008c12:	af00      	add	r7, sp, #0
 8008c14:	6078      	str	r0, [r7, #4]
 8008c16:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8008c1e:	2b01      	cmp	r3, #1
 8008c20:	d101      	bne.n	8008c26 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008c22:	2302      	movs	r3, #2
 8008c24:	e02d      	b.n	8008c82 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	2201      	movs	r2, #1
 8008c2a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	2224      	movs	r2, #36	; 0x24
 8008c32:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	681a      	ldr	r2, [r3, #0]
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	f022 0201 	bic.w	r2, r2, #1
 8008c4c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	689b      	ldr	r3, [r3, #8]
 8008c54:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	683a      	ldr	r2, [r7, #0]
 8008c5e:	430a      	orrs	r2, r1
 8008c60:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008c62:	6878      	ldr	r0, [r7, #4]
 8008c64:	f000 f850 	bl	8008d08 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	68fa      	ldr	r2, [r7, #12]
 8008c6e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	2220      	movs	r2, #32
 8008c74:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	2200      	movs	r2, #0
 8008c7c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8008c80:	2300      	movs	r3, #0
}
 8008c82:	4618      	mov	r0, r3
 8008c84:	3710      	adds	r7, #16
 8008c86:	46bd      	mov	sp, r7
 8008c88:	bd80      	pop	{r7, pc}

08008c8a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008c8a:	b580      	push	{r7, lr}
 8008c8c:	b084      	sub	sp, #16
 8008c8e:	af00      	add	r7, sp, #0
 8008c90:	6078      	str	r0, [r7, #4]
 8008c92:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8008c9a:	2b01      	cmp	r3, #1
 8008c9c:	d101      	bne.n	8008ca2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008c9e:	2302      	movs	r3, #2
 8008ca0:	e02d      	b.n	8008cfe <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	2201      	movs	r2, #1
 8008ca6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	2224      	movs	r2, #36	; 0x24
 8008cae:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	681a      	ldr	r2, [r3, #0]
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	f022 0201 	bic.w	r2, r2, #1
 8008cc8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	689b      	ldr	r3, [r3, #8]
 8008cd0:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	683a      	ldr	r2, [r7, #0]
 8008cda:	430a      	orrs	r2, r1
 8008cdc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008cde:	6878      	ldr	r0, [r7, #4]
 8008ce0:	f000 f812 	bl	8008d08 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	68fa      	ldr	r2, [r7, #12]
 8008cea:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	2220      	movs	r2, #32
 8008cf0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	2200      	movs	r2, #0
 8008cf8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8008cfc:	2300      	movs	r3, #0
}
 8008cfe:	4618      	mov	r0, r3
 8008d00:	3710      	adds	r7, #16
 8008d02:	46bd      	mov	sp, r7
 8008d04:	bd80      	pop	{r7, pc}
	...

08008d08 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008d08:	b480      	push	{r7}
 8008d0a:	b085      	sub	sp, #20
 8008d0c:	af00      	add	r7, sp, #0
 8008d0e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d108      	bne.n	8008d2a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	2201      	movs	r2, #1
 8008d1c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	2201      	movs	r2, #1
 8008d24:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008d28:	e031      	b.n	8008d8e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008d2a:	2308      	movs	r3, #8
 8008d2c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008d2e:	2308      	movs	r3, #8
 8008d30:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	689b      	ldr	r3, [r3, #8]
 8008d38:	0e5b      	lsrs	r3, r3, #25
 8008d3a:	b2db      	uxtb	r3, r3
 8008d3c:	f003 0307 	and.w	r3, r3, #7
 8008d40:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	689b      	ldr	r3, [r3, #8]
 8008d48:	0f5b      	lsrs	r3, r3, #29
 8008d4a:	b2db      	uxtb	r3, r3
 8008d4c:	f003 0307 	and.w	r3, r3, #7
 8008d50:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008d52:	7bbb      	ldrb	r3, [r7, #14]
 8008d54:	7b3a      	ldrb	r2, [r7, #12]
 8008d56:	4911      	ldr	r1, [pc, #68]	; (8008d9c <UARTEx_SetNbDataToProcess+0x94>)
 8008d58:	5c8a      	ldrb	r2, [r1, r2]
 8008d5a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008d5e:	7b3a      	ldrb	r2, [r7, #12]
 8008d60:	490f      	ldr	r1, [pc, #60]	; (8008da0 <UARTEx_SetNbDataToProcess+0x98>)
 8008d62:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008d64:	fb93 f3f2 	sdiv	r3, r3, r2
 8008d68:	b29a      	uxth	r2, r3
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008d70:	7bfb      	ldrb	r3, [r7, #15]
 8008d72:	7b7a      	ldrb	r2, [r7, #13]
 8008d74:	4909      	ldr	r1, [pc, #36]	; (8008d9c <UARTEx_SetNbDataToProcess+0x94>)
 8008d76:	5c8a      	ldrb	r2, [r1, r2]
 8008d78:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008d7c:	7b7a      	ldrb	r2, [r7, #13]
 8008d7e:	4908      	ldr	r1, [pc, #32]	; (8008da0 <UARTEx_SetNbDataToProcess+0x98>)
 8008d80:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008d82:	fb93 f3f2 	sdiv	r3, r3, r2
 8008d86:	b29a      	uxth	r2, r3
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8008d8e:	bf00      	nop
 8008d90:	3714      	adds	r7, #20
 8008d92:	46bd      	mov	sp, r7
 8008d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d98:	4770      	bx	lr
 8008d9a:	bf00      	nop
 8008d9c:	08008e44 	.word	0x08008e44
 8008da0:	08008e4c 	.word	0x08008e4c

08008da4 <memset>:
 8008da4:	4402      	add	r2, r0
 8008da6:	4603      	mov	r3, r0
 8008da8:	4293      	cmp	r3, r2
 8008daa:	d100      	bne.n	8008dae <memset+0xa>
 8008dac:	4770      	bx	lr
 8008dae:	f803 1b01 	strb.w	r1, [r3], #1
 8008db2:	e7f9      	b.n	8008da8 <memset+0x4>

08008db4 <__libc_init_array>:
 8008db4:	b570      	push	{r4, r5, r6, lr}
 8008db6:	4d0d      	ldr	r5, [pc, #52]	; (8008dec <__libc_init_array+0x38>)
 8008db8:	4c0d      	ldr	r4, [pc, #52]	; (8008df0 <__libc_init_array+0x3c>)
 8008dba:	1b64      	subs	r4, r4, r5
 8008dbc:	10a4      	asrs	r4, r4, #2
 8008dbe:	2600      	movs	r6, #0
 8008dc0:	42a6      	cmp	r6, r4
 8008dc2:	d109      	bne.n	8008dd8 <__libc_init_array+0x24>
 8008dc4:	4d0b      	ldr	r5, [pc, #44]	; (8008df4 <__libc_init_array+0x40>)
 8008dc6:	4c0c      	ldr	r4, [pc, #48]	; (8008df8 <__libc_init_array+0x44>)
 8008dc8:	f000 f818 	bl	8008dfc <_init>
 8008dcc:	1b64      	subs	r4, r4, r5
 8008dce:	10a4      	asrs	r4, r4, #2
 8008dd0:	2600      	movs	r6, #0
 8008dd2:	42a6      	cmp	r6, r4
 8008dd4:	d105      	bne.n	8008de2 <__libc_init_array+0x2e>
 8008dd6:	bd70      	pop	{r4, r5, r6, pc}
 8008dd8:	f855 3b04 	ldr.w	r3, [r5], #4
 8008ddc:	4798      	blx	r3
 8008dde:	3601      	adds	r6, #1
 8008de0:	e7ee      	b.n	8008dc0 <__libc_init_array+0xc>
 8008de2:	f855 3b04 	ldr.w	r3, [r5], #4
 8008de6:	4798      	blx	r3
 8008de8:	3601      	adds	r6, #1
 8008dea:	e7f2      	b.n	8008dd2 <__libc_init_array+0x1e>
 8008dec:	08008e5c 	.word	0x08008e5c
 8008df0:	08008e5c 	.word	0x08008e5c
 8008df4:	08008e5c 	.word	0x08008e5c
 8008df8:	08008e60 	.word	0x08008e60

08008dfc <_init>:
 8008dfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008dfe:	bf00      	nop
 8008e00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e02:	bc08      	pop	{r3}
 8008e04:	469e      	mov	lr, r3
 8008e06:	4770      	bx	lr

08008e08 <_fini>:
 8008e08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e0a:	bf00      	nop
 8008e0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e0e:	bc08      	pop	{r3}
 8008e10:	469e      	mov	lr, r3
 8008e12:	4770      	bx	lr
