
ubuntu-preinstalled/setpci:     file format elf32-littlearm


Disassembly of section .init:

00000e78 <.init>:
 e78:	push	{r3, lr}
 e7c:	bl	1d38 <pci_filter_init@plt+0xcb4>
 e80:	pop	{r3, pc}

Disassembly of section .plt:

00000e84 <pci_set_param@plt-0x14>:
     e84:	push	{lr}		; (str lr, [sp, #-4]!)
     e88:	ldr	lr, [pc, #4]	; e94 <pci_set_param@plt-0x4>
     e8c:	add	lr, pc, lr
     e90:	ldr	pc, [lr, #8]!
     e94:	andeq	r3, r1, r8, lsl #1

00000e98 <pci_set_param@plt>:
     e98:	add	ip, pc, #0, 12
     e9c:	add	ip, ip, #77824	; 0x13000
     ea0:	ldr	pc, [ip, #136]!	; 0x88

00000ea4 <strcmp@plt>:
     ea4:	add	ip, pc, #0, 12
     ea8:	add	ip, ip, #77824	; 0x13000
     eac:	ldr	pc, [ip, #128]!	; 0x80

00000eb0 <__cxa_finalize@plt>:
     eb0:	add	ip, pc, #0, 12
     eb4:	add	ip, ip, #77824	; 0x13000
     eb8:	ldr	pc, [ip, #120]!	; 0x78

00000ebc <pci_read_word@plt>:
     ebc:	add	ip, pc, #0, 12
     ec0:	add	ip, ip, #77824	; 0x13000
     ec4:	ldr	pc, [ip, #112]!	; 0x70

00000ec8 <memcpy@plt>:
     ec8:	add	ip, pc, #0, 12
     ecc:	add	ip, ip, #77824	; 0x13000
     ed0:	ldr	pc, [ip, #104]!	; 0x68

00000ed4 <pci_write_long@plt>:
     ed4:	add	ip, pc, #0, 12
     ed8:	add	ip, ip, #77824	; 0x13000
     edc:	ldr	pc, [ip, #96]!	; 0x60

00000ee0 <__stack_chk_fail@plt>:
     ee0:	add	ip, pc, #0, 12
     ee4:	add	ip, ip, #77824	; 0x13000
     ee8:	ldr	pc, [ip, #88]!	; 0x58

00000eec <realloc@plt>:
     eec:	add	ip, pc, #0, 12
     ef0:	add	ip, ip, #77824	; 0x13000
     ef4:	ldr	pc, [ip, #80]!	; 0x50

00000ef8 <strcasecmp@plt>:
     ef8:	add	ip, pc, #0, 12
     efc:	add	ip, ip, #77824	; 0x13000
     f00:	ldr	pc, [ip, #72]!	; 0x48

00000f04 <pci_write_byte@plt>:
     f04:	add	ip, pc, #0, 12
     f08:	add	ip, ip, #77824	; 0x13000
     f0c:	ldr	pc, [ip, #64]!	; 0x40

00000f10 <fwrite@plt>:
     f10:	add	ip, pc, #0, 12
     f14:	add	ip, ip, #77824	; 0x13000
     f18:	ldr	pc, [ip, #56]!	; 0x38

00000f1c <pci_lookup_method@plt>:
     f1c:	add	ip, pc, #0, 12
     f20:	add	ip, ip, #77824	; 0x13000
     f24:	ldr	pc, [ip, #48]!	; 0x30

00000f28 <puts@plt>:
     f28:	add	ip, pc, #0, 12
     f2c:	add	ip, ip, #77824	; 0x13000
     f30:	ldr	pc, [ip, #40]!	; 0x28

00000f34 <pci_filter_parse_id@plt>:
     f34:	add	ip, pc, #0, 12
     f38:	add	ip, ip, #77824	; 0x13000
     f3c:	ldr	pc, [ip, #32]!

00000f40 <malloc@plt>:
     f40:	add	ip, pc, #0, 12
     f44:	add	ip, ip, #77824	; 0x13000
     f48:	ldr	pc, [ip, #24]!

00000f4c <pci_get_method_name@plt>:
     f4c:	add	ip, pc, #0, 12
     f50:	add	ip, ip, #77824	; 0x13000
     f54:	ldr	pc, [ip, #16]!

00000f58 <__libc_start_main@plt>:
     f58:	add	ip, pc, #0, 12
     f5c:	add	ip, ip, #77824	; 0x13000
     f60:	ldr	pc, [ip, #8]!

00000f64 <__vfprintf_chk@plt>:
     f64:	add	ip, pc, #0, 12
     f68:	add	ip, ip, #77824	; 0x13000
     f6c:	ldr	pc, [ip, #0]!

00000f70 <__gmon_start__@plt>:
     f70:	add	ip, pc, #0, 12
     f74:	add	ip, ip, #73728	; 0x12000
     f78:	ldr	pc, [ip, #4088]!	; 0xff8

00000f7c <pci_scan_bus@plt>:
     f7c:	add	ip, pc, #0, 12
     f80:	add	ip, ip, #73728	; 0x12000
     f84:	ldr	pc, [ip, #4080]!	; 0xff0

00000f88 <exit@plt>:
     f88:	add	ip, pc, #0, 12
     f8c:	add	ip, ip, #73728	; 0x12000
     f90:	ldr	pc, [ip, #4072]!	; 0xfe8

00000f94 <strtoul@plt>:
     f94:	add	ip, pc, #0, 12
     f98:	add	ip, ip, #73728	; 0x12000
     f9c:	ldr	pc, [ip, #4064]!	; 0xfe0

00000fa0 <strlen@plt>:
     fa0:	add	ip, pc, #0, 12
     fa4:	add	ip, ip, #73728	; 0x12000
     fa8:	ldr	pc, [ip, #4056]!	; 0xfd8

00000fac <strchr@plt>:
     fac:	add	ip, pc, #0, 12
     fb0:	add	ip, ip, #73728	; 0x12000
     fb4:	ldr	pc, [ip, #4048]!	; 0xfd0

00000fb8 <pci_read_long@plt>:
     fb8:	add	ip, pc, #0, 12
     fbc:	add	ip, ip, #73728	; 0x12000
     fc0:	ldr	pc, [ip, #4040]!	; 0xfc8

00000fc4 <pci_read_byte@plt>:
     fc4:	add	ip, pc, #0, 12
     fc8:	add	ip, ip, #73728	; 0x12000
     fcc:	ldr	pc, [ip, #4032]!	; 0xfc0

00000fd0 <__errno_location@plt>:
     fd0:	add	ip, pc, #0, 12
     fd4:	add	ip, ip, #73728	; 0x12000
     fd8:	ldr	pc, [ip, #4024]!	; 0xfb8

00000fdc <strncasecmp@plt>:
     fdc:	add	ip, pc, #0, 12
     fe0:	add	ip, ip, #73728	; 0x12000
     fe4:	ldr	pc, [ip, #4016]!	; 0xfb0

00000fe8 <__sprintf_chk@plt>:
     fe8:	add	ip, pc, #0, 12
     fec:	add	ip, ip, #73728	; 0x12000
     ff0:	ldr	pc, [ip, #4008]!	; 0xfa8

00000ff4 <__printf_chk@plt>:
     ff4:	add	ip, pc, #0, 12
     ff8:	add	ip, ip, #73728	; 0x12000
     ffc:	ldr	pc, [ip, #4000]!	; 0xfa0

00001000 <pci_write_word@plt>:
    1000:	add	ip, pc, #0, 12
    1004:	add	ip, ip, #73728	; 0x12000
    1008:	ldr	pc, [ip, #3992]!	; 0xf98

0000100c <__fprintf_chk@plt>:
    100c:	add	ip, pc, #0, 12
    1010:	add	ip, ip, #73728	; 0x12000
    1014:	ldr	pc, [ip, #3984]!	; 0xf90

00001018 <pci_alloc@plt>:
    1018:	add	ip, pc, #0, 12
    101c:	add	ip, ip, #73728	; 0x12000
    1020:	ldr	pc, [ip, #3976]!	; 0xf88

00001024 <pci_filter_parse_slot@plt>:
    1024:	add	ip, pc, #0, 12
    1028:	add	ip, ip, #73728	; 0x12000
    102c:	ldr	pc, [ip, #3968]!	; 0xf80

00001030 <pci_walk_params@plt>:
    1030:	add	ip, pc, #0, 12
    1034:	add	ip, ip, #73728	; 0x12000
    1038:	ldr	pc, [ip, #3960]!	; 0xf78

0000103c <pci_filter_match@plt>:
    103c:	add	ip, pc, #0, 12
    1040:	add	ip, ip, #73728	; 0x12000
    1044:	ldr	pc, [ip, #3952]!	; 0xf70

00001048 <fputc@plt>:
    1048:	add	ip, pc, #0, 12
    104c:	add	ip, ip, #73728	; 0x12000
    1050:	ldr	pc, [ip, #3944]!	; 0xf68

00001054 <putc@plt>:
    1054:	add	ip, pc, #0, 12
    1058:	add	ip, ip, #73728	; 0x12000
    105c:	ldr	pc, [ip, #3936]!	; 0xf60

00001060 <pci_init@plt>:
    1060:	add	ip, pc, #0, 12
    1064:	add	ip, ip, #73728	; 0x12000
    1068:	ldr	pc, [ip, #3928]!	; 0xf58

0000106c <pci_find_cap_nr@plt>:
    106c:	add	ip, pc, #0, 12
    1070:	add	ip, ip, #73728	; 0x12000
    1074:	ldr	pc, [ip, #3920]!	; 0xf50

00001078 <abort@plt>:
    1078:	add	ip, pc, #0, 12
    107c:	add	ip, ip, #73728	; 0x12000
    1080:	ldr	pc, [ip, #3912]!	; 0xf48

00001084 <pci_filter_init@plt>:
    1084:	add	ip, pc, #0, 12
    1088:	add	ip, ip, #73728	; 0x12000
    108c:	ldr	pc, [ip, #3904]!	; 0xf40

Disassembly of section .text:

00001090 <.text>:
    1090:	svcmi	0x00f0e92d
    1094:	stc	6, cr4, [sp, #-24]!	; 0xffffffe8
    1098:			; <UNDEFINED> instruction: 0xf8df8b04
    109c:			; <UNDEFINED> instruction: 0xf8df2af8
    10a0:	ldrbtmi	r3, [sl], #-2808	; 0xfffff508
    10a4:	bpl	ffd3f428 <pci_filter_init@plt+0xffd3e3a4>
    10a8:			; <UNDEFINED> instruction: 0xf8dfb0a3
    10ac:	ldrbtmi	r4, [sp], #-2804	; 0xfffff50c
    10b0:	andne	lr, r4, sp, asr #19
    10b4:	ldmpl	r3, {r2, r3, r4, r5, r6, sl, lr}^
    10b8:			; <UNDEFINED> instruction: 0x9321681b
    10bc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    10c0:			; <UNDEFINED> instruction: 0xf7ff9509
    10c4:			; <UNDEFINED> instruction: 0xf8dfefaa
    10c8:			; <UNDEFINED> instruction: 0xf8df2adc
    10cc:			; <UNDEFINED> instruction: 0x2e021adc
    10d0:			; <UNDEFINED> instruction: 0x4603447a
    10d4:	stmdapl	ip!, {r5, r6, sp, lr}^
    10d8:	muleq	r3, r2, r8
    10dc:	andsls	r6, sp, ip, lsl r2
    10e0:	rsbsne	pc, r8, sp, lsr #17
    10e4:	teqhi	ip, r0	; <UNPREDICTABLE>
    10e8:	blcs	67d04 <pci_filter_init@plt+0x66c80>
    10ec:			; <UNDEFINED> instruction: 0xf8dfdd5d
    10f0:			; <UNDEFINED> instruction: 0x26019abc
    10f4:	bhi	fee3f478 <pci_filter_init@plt+0xfee3e3f4>
    10f8:	bcc	fee3f47c <pci_filter_init@plt+0xfee3e3f8>
    10fc:	ldrbtmi	r4, [r8], #1273	; 0x4f9
    1100:	movwls	r4, #25723	; 0x647b
    1104:	bcc	fec3f488 <pci_filter_init@plt+0xfec3e404>
    1108:	movwls	r4, #29819	; 0x747b
    110c:	adcseq	r9, r5, r4, lsl #22
    1110:	eormi	pc, r6, r3, asr r8	; <UNPREDICTABLE>
    1114:	blcs	b5f1a8 <pci_filter_init@plt+0xb5e124>
    1118:			; <UNDEFINED> instruction: 0xf894d16d
    111c:	stclne	0, cr10, [r3], #-4
    1120:	movwls	r1, #35959	; 0x8c77
    1124:	svceq	0x0000f1ba
    1128:	strcc	sp, [r2], #-59	; 0xffffffc5
    112c:	ldrbmi	r4, [r4], -r3, lsr #13
    1130:			; <UNDEFINED> instruction: 0xf10b2c66
    1134:	ldrshle	r3, [r3], #-175	; 0xffffff51
    1138:	suble	r2, fp, r6, ror ip
    113c:	suble	r2, r2, r4, asr #24
    1140:			; <UNDEFINED> instruction: 0x4621a81d
    1144:	svc	0x0032f7ff
    1148:	suble	r2, pc, r0, lsl #16
    114c:	ldrbmi	r7, [sl], -r3, asr #16
    1150:	blcs	e9f168 <pci_filter_init@plt+0xe9e0e4>
    1154:			; <UNDEFINED> instruction: 0x46d3d118
    1158:			; <UNDEFINED> instruction: 0xf89b46a2
    115c:	ldmdblt	fp!, {r0, ip, sp}
    1160:	adcsmi	r9, fp, #5120	; 0x1400
    1164:	ldrthi	pc, [r6], #832	; 0x340	; <UNPREDICTABLE>
    1168:	vldmiane	r7!, {d9-d10}
    116c:	stmdavs	sl!, {r0, r2, r3, r4, sl, lr}^
    1170:	ldrbmi	r9, [r0], -r7, lsl #22
    1174:			; <UNDEFINED> instruction: 0xf0006859
    1178:	ldmiblt	r0, {r0, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    117c:	beq	f3f500 <pci_filter_init@plt+0xf3e47c>
    1180:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
    1184:	cdp2	0, 3, cr15, cr12, cr0, {0}
    1188:	andcs	r9, r0, #6144	; 0x1800
    118c:	ldmdavs	r9, {r5, r9, sl, lr}^
    1190:			; <UNDEFINED> instruction: 0xff44f000
    1194:			; <UNDEFINED> instruction: 0xf0002800
    1198:			; <UNDEFINED> instruction: 0xf81b84d8
    119c:			; <UNDEFINED> instruction: 0x2c004b01
    11a0:	blls	1758c0 <pci_filter_init@plt+0x17483c>
    11a4:	adcsmi	r4, fp, #65011712	; 0x3e00000
    11a8:			; <UNDEFINED> instruction: 0xf8dfdcb0
    11ac:	ldrbtmi	r4, [ip], #-2580	; 0xfffff5ec
    11b0:			; <UNDEFINED> instruction: 0xf7ff6860
    11b4:	stmdavs	r0!, {r1, r2, r4, r6, r8, r9, sl, fp, sp, lr, pc}^
    11b8:	mcr	7, 7, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    11bc:	beq	13f540 <pci_filter_init@plt+0x13e4bc>
    11c0:			; <UNDEFINED> instruction: 0xf0004478
    11c4:			; <UNDEFINED> instruction: 0xf8dffe1d
    11c8:	ldrbtmi	r2, [sl], #-2560	; 0xfffff600
    11cc:	movwcc	r6, #6355	; 0x18d3
    11d0:	ubfx	r6, r3, #1, #3
    11d4:	ldrdcc	pc, [r0], -r8
    11d8:			; <UNDEFINED> instruction: 0xf8c83301
    11dc:	ldrb	r3, [ip, r0]
    11e0:	ldrdcc	pc, [r8], -r9
    11e4:			; <UNDEFINED> instruction: 0xf8c93301
    11e8:	ldrb	r3, [r6, r8]
    11ec:	ldrbmi	r9, [r3], r8, lsl #22
    11f0:			; <UNDEFINED> instruction: 0xf040459b
    11f4:			; <UNDEFINED> instruction: 0xf8df84ad
    11f8:	ldrbtmi	r4, [ip], #-2516	; 0xfffff62c
    11fc:			; <UNDEFINED> instruction: 0xf7ff6860
    1200:	stmdavs	r0!, {r4, r5, r8, r9, sl, fp, sp, lr, pc}^
    1204:	mrc	7, 5, APSR_nzcv, cr10, cr15, {7}
    1208:	adcsmi	r9, r3, #5120	; 0x1400
    120c:			; <UNDEFINED> instruction: 0xf8dfddd6
    1210:			; <UNDEFINED> instruction: 0xf04f39c0
    1214:	ldrbtmi	r0, [fp], #-2048	; 0xfffff800
    1218:			; <UNDEFINED> instruction: 0xf8df9308
    121c:	ldrbtmi	r3, [fp], #-2488	; 0xfffff648
    1220:	strbmi	r9, [r3], -r7, lsl #6
    1224:	ldmdbpl	r7, {r2, r9, fp, ip, pc}^
    1228:	cfldrdne	mvd4, [r2], #-84	; 0xffffffac
    122c:	ldmdavc	sl!, {r1, r2, r9, ip, pc}
    1230:	rsble	r2, sl, sp, lsr #20
    1234:			; <UNDEFINED> instruction: 0xf0002b00
    1238:	blcs	623b0 <pci_filter_init@plt+0x6132c>
    123c:	eorshi	pc, r2, #0
    1240:	ldrdcc	pc, [r0], -r8
    1244:			; <UNDEFINED> instruction: 0xf0002b00
    1248:	ldrtmi	r8, [r8], -r5, asr #2
    124c:	cdp2	0, 13, cr15, cr4, cr0, {0}
    1250:			; <UNDEFINED> instruction: 0x4604213d
    1254:	mcr	7, 5, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    1258:	tstlt	r0, r7, lsl #12
    125c:			; <UNDEFINED> instruction: 0xf8072300
    1260:	cmpcs	r0, r1, lsl #22
    1264:			; <UNDEFINED> instruction: 0xf7ff4620
    1268:	strmi	lr, [r5], -r2, lsr #29
    126c:	movwcs	fp, #272	; 0x110
    1270:	blcc	7f28c <pci_filter_init@plt+0x7e208>
    1274:	strtmi	r2, [r0], -lr, lsr #2
    1278:	mrc	7, 4, APSR_nzcv, cr8, cr15, {7}
    127c:	smlawblt	r0, r2, r6, r4
    1280:	movwcs	r4, #1538	; 0x602
    1284:	blcc	7f294 <pci_filter_init@plt+0x7e210>
    1288:			; <UNDEFINED> instruction: 0x212b4692
    128c:			; <UNDEFINED> instruction: 0xf7ff4620
    1290:	strmi	lr, [r6], -lr, lsl #29
    1294:	movwcs	fp, #272	; 0x110
    1298:	blcc	7f2b8 <pci_filter_init@plt+0x7e234>
    129c:			; <UNDEFINED> instruction: 0xf0002f00
    12a0:	ldmdavc	fp!, {r0, r1, r2, r3, r5, r9, pc}
    12a4:			; <UNDEFINED> instruction: 0xf0002b00
    12a8:	ldrtmi	r8, [r9], -ip, asr #8
    12ac:	bleq	7d3f0 <pci_filter_init@plt+0x7c36c>
    12b0:			; <UNDEFINED> instruction: 0xf8112b2c
    12b4:	svclt	0x00083f01
    12b8:	bleq	7d6ec <pci_filter_init@plt+0x7c668>
    12bc:	mvnsle	r2, r0, lsl #22
    12c0:	sbceq	lr, fp, pc, asr #20
    12c4:			; <UNDEFINED> instruction: 0xf000301c
    12c8:			; <UNDEFINED> instruction: 0x4681fe7b
    12cc:	andhi	pc, r4, r0, asr #17
    12d0:	andslt	pc, r4, r0, asr #17
    12d4:	svceq	0x0000f1ba
    12d8:	addshi	pc, r8, r0
    12dc:	mulcc	r1, sl, r8
    12e0:			; <UNDEFINED> instruction: 0xf0402b00
    12e4:			; <UNDEFINED> instruction: 0xf89a8401
    12e8:			; <UNDEFINED> instruction: 0xf0011000
    12ec:	blcs	1302270 <pci_filter_init@plt+0x13011ec>
    12f0:	tsthi	r9, r0	; <UNPREDICTABLE>
    12f4:			; <UNDEFINED> instruction: 0xf0002b57
    12f8:	blcs	10a1710 <pci_filter_init@plt+0x10a068c>
    12fc:	rscshi	pc, lr, r0
    1300:	ldmeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1304:			; <UNDEFINED> instruction: 0xf0004478
    1308:	blcs	808fc <pci_filter_init@plt+0x7f878>
    130c:	tsthi	r2, r0, asr #32	; <UNPREDICTABLE>
    1310:	stccs	8, cr7, [r0], {124}	; 0x7c
    1314:	mvnhi	pc, #0
    1318:	stmiaeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    131c:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    1320:	mcr	7, 2, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    1324:			; <UNDEFINED> instruction: 0xf0002800
    1328:	ldmvc	fp!, {r1, r3, r4, r6, r7, r8, r9, pc}
    132c:			; <UNDEFINED> instruction: 0xf0402b00
    1330:	blls	1616e4 <pci_filter_init@plt+0x160660>
    1334:	addsmi	r1, r3, #29184	; 0x7200
    1338:	strthi	pc, [r7], #-832	; 0xfffffcc0
    133c:	strcc	r6, [r2], -r9, ror #16
    1340:			; <UNDEFINED> instruction: 0xf0402c64
    1344:	ldmdage	r3, {r1, r3, r4, r6, r8, pc}
    1348:	ldcl	7, cr15, [r4, #1020]!	; 0x3fc
    134c:			; <UNDEFINED> instruction: 0xf0402800
    1350:	movwcs	r8, #5143	; 0x1417
    1354:	adcsmi	r9, r2, #20480	; 0x5000
    1358:	mvnhi	pc, r0, asr #6
    135c:			; <UNDEFINED> instruction: 0xe76100b5
    1360:			; <UNDEFINED> instruction: 0xf8df9b04
    1364:	ldmdavs	sp, {r2, r3, r4, r5, r6, fp, ip}^
    1368:			; <UNDEFINED> instruction: 0x46284479
    136c:	ldc	7, cr15, [sl, #1020]	; 0x3fc
    1370:	stmdacs	r0, {r2, r9, sl, lr}
    1374:	bicshi	pc, r7, #0
    1378:	stmdane	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    137c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    1380:	ldc	7, cr15, [r0, #1020]	; 0x3fc
    1384:	stmdacs	r0, {r2, r9, sl, lr}
    1388:			; <UNDEFINED> instruction: 0x81bff000
    138c:	ldmdane	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1390:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    1394:	stc	7, cr15, [r6, #1020]	; 0x3fc
    1398:			; <UNDEFINED> instruction: 0xf47f2800
    139c:			; <UNDEFINED> instruction: 0xf8dfaea8
    13a0:			; <UNDEFINED> instruction: 0xf8df084c
    13a4:			; <UNDEFINED> instruction: 0xf8df484c
    13a8:	ldrbtmi	r6, [r8], #-2124	; 0xfffff7b4
    13ac:	stmdapl	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    13b0:	ldc	7, cr15, [sl, #1020]!	; 0x3fc
    13b4:	ldrbtmi	r4, [lr], #-1148	; 0xfffffb84
    13b8:	ands	r4, fp, sp, ror r4
    13bc:	addcc	pc, r0, #679477248	; 0x28800000
    13c0:	andcs	r4, r1, r9, lsr #12
    13c4:	mrc	7, 0, APSR_nzcv, cr6, cr15, {7}
    13c8:	ldmdacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    13cc:			; <UNDEFINED> instruction: 0xf8543410
    13d0:	andcs	r1, r1, r8, lsl #24
    13d4:	stccs	8, cr15, [r4], {84}	; 0x54
    13d8:	cfldrdpl	mvd4, [fp], {123}	; 0x7b
    13dc:	stmdane	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    13e0:			; <UNDEFINED> instruction: 0xf8549200
    13e4:	ldrbtmi	r2, [r9], #-3084	; 0xfffff3f4
    13e8:	mcr	7, 0, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    13ec:	stmdacs	r0, {r5, r6, r7, fp, sp, lr}
    13f0:	orrshi	pc, r3, r0
    13f4:			; <UNDEFINED> instruction: 0xf5b26822
    13f8:			; <UNDEFINED> instruction: 0xf0803f00
    13fc:	bcs	218e4 <pci_filter_init@plt+0x20860>
    1400:			; <UNDEFINED> instruction: 0x4631d1dc
    1404:			; <UNDEFINED> instruction: 0xf7ff2001
    1408:			; <UNDEFINED> instruction: 0xe7ddedf6
    140c:	andsge	pc, r0, r0, asr #17
    1410:	subsle	r2, ip, r0, lsl #26
    1414:	stmdblt	fp!, {r0, r1, r3, r5, fp, ip, sp, lr}
    1418:	ubfxeq	pc, pc, #17, #9
    141c:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    1420:	stc2l	0, cr15, [lr]
    1424:	tstcs	r0, sp, lsl #20
    1428:			; <UNDEFINED> instruction: 0xf0004628
    142c:	stmdacs	r0, {r0, r1, r2, r4, r6, r8, sl, fp, ip, sp, lr, pc}
    1430:	blls	378c00 <pci_filter_init@plt+0x377b7c>
    1434:	blle	ffbcc03c <pci_filter_init@plt+0xffbcafb8>
    1438:	andscc	pc, r8, r9, asr #17
    143c:			; <UNDEFINED> instruction: 0xf8c92100
    1440:	stmdavc	r3!, {r3, ip}
    1444:			; <UNDEFINED> instruction: 0xf109b13b
    1448:	strtmi	r0, [r0], -ip, lsl #4
    144c:	stc2l	0, cr15, [r6, #-0]
    1450:	vsub.i8	d2, d0, d0
    1454:			; <UNDEFINED> instruction: 0xf8df80c8
    1458:			; <UNDEFINED> instruction: 0xf8df57b0
    145c:	ldrbtmi	sl, [sp], #-1968	; 0xfffff850
    1460:			; <UNDEFINED> instruction: 0x462844fa
    1464:			; <UNDEFINED> instruction: 0xf8dae006
    1468:	cpsie	,#28
    146c:	stmdacs	r0, {r4, r9, fp}
    1470:	addshi	pc, fp, r0
    1474:			; <UNDEFINED> instruction: 0xf7ff4621
    1478:	stmdacs	r0, {r6, r8, sl, fp, sp, lr, pc}
    147c:			; <UNDEFINED> instruction: 0xf8dad1f3
    1480:	vst4.8	{d2-d5}, [r2], r0
    1484:			; <UNDEFINED> instruction: 0xf5b1017f
    1488:			; <UNDEFINED> instruction: 0xf0003f80
    148c:			; <UNDEFINED> instruction: 0xf5b180b2
    1490:			; <UNDEFINED> instruction: 0xf0003f00
    1494:	ldmib	sl, {r1, r2, r7, pc}^
    1498:			; <UNDEFINED> instruction: 0xf8d90101
    149c:			; <UNDEFINED> instruction: 0xf8a93010
    14a0:			; <UNDEFINED> instruction: 0xf8c9200a
    14a4:	tstlt	r9, ip
    14a8:	strmi	fp, [fp], -fp, lsr #18
    14ac:	andsne	pc, r0, r9, asr #17
    14b0:			; <UNDEFINED> instruction: 0xf0002b00
    14b4:	mcrcs	3, 0, r8, cr0, cr9, {2}
    14b8:	msrhi	CPSR_s, r0
    14bc:	blcs	1f590 <pci_filter_init@plt+0x1e50c>
    14c0:			; <UNDEFINED> instruction: 0xf8dfd134
    14c4:	ldrtmi	r0, [r1], -ip, asr #14
    14c8:			; <UNDEFINED> instruction: 0xf0004478
    14cc:			; <UNDEFINED> instruction: 0xf8c9fc99
    14d0:			; <UNDEFINED> instruction: 0xe7b35018
    14d4:			; <UNDEFINED> instruction: 0x373cf8df
    14d8:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    14dc:			; <UNDEFINED> instruction: 0xf47f2b00
    14e0:	stcls	14, cr10, [r9], {180}	; 0xb4
    14e4:			; <UNDEFINED> instruction: 0xf8df463b
    14e8:	tstcs	r1, r0, lsr r7
    14ec:			; <UNDEFINED> instruction: 0x272cf8df
    14f0:	ldrbtmi	r5, [sl], #-2080	; 0xfffff7e0
    14f4:			; <UNDEFINED> instruction: 0xf7ff6800
    14f8:	strt	lr, [r6], sl, lsl #27
    14fc:	tstvs	r3, r1, lsl #6
    1500:	movwcs	lr, #10118	; 0x2786
    1504:	str	r6, [r3, r3, lsl #2]
    1508:	vmovls.16	d6[0], r2
    150c:	ldclne	15, cr11, [r9], #48	; 0x30
    1510:			; <UNDEFINED> instruction: 0xe7151cb9
    1514:			; <UNDEFINED> instruction: 0x3708f8df
    1518:	ldrbtmi	sl, [fp], #-2323	; 0xfffff6ed
    151c:			; <UNDEFINED> instruction: 0xf7ff6858
    1520:	stmdavs	pc!, {r1, r4, r5, r7, r8, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    1524:	movwcs	lr, #18164	; 0x46f4
    1528:	ldrb	r6, [r1, -r3, lsl #2]!
    152c:	tstcs	r0, sp, lsl #20
    1530:			; <UNDEFINED> instruction: 0xf0004630
    1534:	stmdacs	r0, {r0, r1, r4, r6, r7, sl, fp, ip, sp, lr, pc}
    1538:	blls	378c4c <pci_filter_init@plt+0x377bc8>
    153c:	svcpl	0x0080f5b3
    1540:			; <UNDEFINED> instruction: 0xf8d9d2bf
    1544:	ldrmi	r1, [r9], #-12
    1548:	andne	pc, ip, r9, asr #17
    154c:	svcpl	0x0080f5b1
    1550:	tsthi	r2, #128	; 0x80	; <UNPREDICTABLE>
    1554:	svceq	0x0000f1bb
    1558:			; <UNDEFINED> instruction: 0x5010f8d9
    155c:	uadd16mi	fp, fp, r4
    1560:	blx	ca16e <pci_filter_init@plt+0xc90ea>
    1564:			; <UNDEFINED> instruction: 0xf5b31305
    1568:	vmax.f32	d5, d16, d0
    156c:	stccc	3, cr8, [r1, #-20]	; 0xffffffec
    1570:			; <UNDEFINED> instruction: 0xf040400d
    1574:			; <UNDEFINED> instruction: 0x464e82fd
    1578:			; <UNDEFINED> instruction: 0xf00045ab
    157c:			; <UNDEFINED> instruction: 0x212c829c
    1580:			; <UNDEFINED> instruction: 0xf7ff4638
    1584:			; <UNDEFINED> instruction: 0x4604ed14
    1588:	movwcs	fp, #272	; 0x110
    158c:	blcc	7f5a4 <pci_filter_init@plt+0x7e520>
    1590:	blcs	1f684 <pci_filter_init@plt+0x1e600>
    1594:			; <UNDEFINED> instruction: 0xf8dfd140
    1598:	ldrtmi	r0, [r9], -ip, lsl #13
    159c:			; <UNDEFINED> instruction: 0xf0004478
    15a0:	tstcs	r2, pc, lsr #24	; <UNPREDICTABLE>
    15a4:	andne	pc, r8, r9, lsr #17
    15a8:			; <UNDEFINED> instruction: 0xf8dfe775
    15ac:			; <UNDEFINED> instruction: 0x4605167c
    15b0:	strtmi	r2, [r0], -r3, lsl #4
    15b4:			; <UNDEFINED> instruction: 0xf7ff4479
    15b8:	stmdacs	r0, {r1, r4, r8, sl, fp, sp, lr, pc}
    15bc:	stmiavc	r3!, {r5, r6, r8, ip, lr, pc}^
    15c0:	rsble	r2, r9, r0, lsl #22
    15c4:	vstmiane	r0!, {s21-s33}
    15c8:			; <UNDEFINED> instruction: 0xf0004629
    15cc:	stmdacs	r0, {r0, r1, r2, r7, sl, fp, ip, sp, lr, pc}
    15d0:	blls	378b60 <pci_filter_init@plt+0x377adc>
    15d4:	ldmdale	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp}^	; <UNPREDICTABLE>
    15d8:	andcc	pc, sl, r9, lsr #17
    15dc:			; <UNDEFINED> instruction: 0xf8c92301
    15e0:			; <UNDEFINED> instruction: 0xf8a9500c
    15e4:			; <UNDEFINED> instruction: 0xf8d93008
    15e8:	blcs	d630 <pci_filter_init@plt+0xc5ac>
    15ec:	svcge	0x0063f47f
    15f0:			; <UNDEFINED> instruction: 0x2101e2ba
    15f4:	andne	pc, r8, r9, lsr #17
    15f8:	ldclcs	7, cr14, [r3], #-308	; 0xfffffecc
    15fc:	adchi	pc, sp, #64	; 0x40
    1600:			; <UNDEFINED> instruction: 0xf7ffa813
    1604:	stmdacs	r0, {r4, r8, sl, fp, sp, lr, pc}
    1608:	mcrge	4, 5, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    160c:			; <UNDEFINED> instruction: 0xf8df4601
    1610:	ldrbtmi	r0, [r8], #-1564	; 0xfffff9e4
    1614:	blx	ffd3d61e <pci_filter_init@plt+0xffd3c59a>
    1618:	stmdbge	ip, {r0, r2, r3, r9, fp, sp, pc}
    161c:	andls	r4, sl, #56, 12	; 0x3800000
    1620:	mrrc2	0, 0, pc, ip, cr0	; <UNPREDICTABLE>
    1624:	blle	fed8b62c <pci_filter_init@plt+0xfed8a5a8>
    1628:	stmdbcs	r0, {r2, r3, r8, fp, ip, pc}
    162c:	orrshi	pc, lr, r0
    1630:	bls	29f664 <pci_filter_init@plt+0x29e5e0>
    1634:			; <UNDEFINED> instruction: 0xd1ae2b3a
    1638:			; <UNDEFINED> instruction: 0x0010f8d9
    163c:			; <UNDEFINED> instruction: 0xf8dd9b07
    1640:			; <UNDEFINED> instruction: 0xf853c034
    1644:	ldrbmi	sl, [r4, #32]
    1648:	b	1bf7a60 <pci_filter_init@plt+0x1bf69dc>
    164c:	ldrmi	r0, [ip, #778]	; 0x30a
    1650:	orrshi	pc, r7, r0, asr #1
    1654:	andsgt	pc, ip, r6, asr #17
    1658:	blcs	e9f68c <pci_filter_init@plt+0xe9e608>
    165c:	bicshi	pc, sp, r0
    1660:	mvnscc	pc, #79	; 0x4f
    1664:	strcc	r6, [r1, #-563]	; 0xfffffdcd
    1668:	strtmi	r3, [r7], -r8, lsl #12
    166c:			; <UNDEFINED> instruction: 0xf8dfe784
    1670:			; <UNDEFINED> instruction: 0xf5a215c0
    1674:	andcs	r3, r1, r0, lsl #4
    1678:			; <UNDEFINED> instruction: 0xf7ff4479
    167c:			; <UNDEFINED> instruction: 0xe6a3ecbc
    1680:	ldrne	pc, [r0, #2271]!	; 0x8df
    1684:	strtmi	r2, [r0], -r4, lsl #4
    1688:			; <UNDEFINED> instruction: 0xf7ff4479
    168c:	ldmdblt	r8, {r3, r5, r7, sl, fp, sp, lr, pc}
    1690:	blcs	1fb24 <pci_filter_init@plt+0x1eaa0>
    1694:	orrshi	pc, fp, r0, asr #32
    1698:	ldreq	pc, [ip, #2271]	; 0x8df
    169c:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    16a0:	blx	febbd6aa <pci_filter_init@plt+0xfebbc626>
    16a4:	ldrcs	pc, [r4, #2271]	; 0x8df
    16a8:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}^
    16ac:			; <UNDEFINED> instruction: 0x2c006ad4
    16b0:	bicshi	pc, lr, r0
    16b4:			; <UNDEFINED> instruction: 0x461ead13
    16b8:	strtmi	r4, [r8], -r1, lsr #12
    16bc:	ldc	7, cr15, [lr], #1020	; 0x3fc
    16c0:	strcc	fp, [r1], -r0, lsl #2
    16c4:	stccs	8, cr6, [r0], {36}	; 0x24
    16c8:	ldrshteq	sp, [r0], r6
    16cc:	ldc2l	0, cr15, [r8], #-0
    16d0:	strbcc	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    16d4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    16d8:	pkhtbmi	r6, r0, ip, asr #21
    16dc:			; <UNDEFINED> instruction: 0xf0002c00
    16e0:	ldfged	f0, [r3, #-788]	; 0xfffffcec
    16e4:	strtmi	r4, [r1], -r6, lsl #12
    16e8:			; <UNDEFINED> instruction: 0xf7ff4628
    16ec:	smlatblt	r8, r8, ip, lr
    16f0:	blmi	13f810 <pci_filter_init@plt+0x13e78c>
    16f4:	stccs	8, cr6, [r0], {36}	; 0x24
    16f8:	movwcs	sp, #501	; 0x1f5
    16fc:	ldr	r6, [pc, #51]	; 1737 <pci_filter_init@plt+0x6b3>
    1700:	ldrb	r4, [sp, #1723]	; 0x6bb
    1704:	ldrdne	pc, [ip], -r9
    1708:			; <UNDEFINED> instruction: 0xf8dfe720
    170c:	ldrbtmi	r0, [r8], #-1336	; 0xfffffac8
    1710:	stc	7, cr15, [sl], {255}	; 0xff
    1714:			; <UNDEFINED> instruction: 0xf7ff4620
    1718:			; <UNDEFINED> instruction: 0xf7ffec38
    171c:			; <UNDEFINED> instruction: 0xf8dfec36
    1720:	ldrbtmi	r3, [fp], #-1320	; 0xfffffad8
    1724:	ldrdcs	lr, [r3, -r3]
    1728:	stmdblt	r2, {r1, r3, r8, ip, pc}^
    172c:			; <UNDEFINED> instruction: 0x460b6858
    1730:			; <UNDEFINED> instruction: 0xb1232101
    1734:	tstlt	r2, sl, asr r9
    1738:	ldmdavs	fp, {r0, r6, sp, lr}
    173c:			; <UNDEFINED> instruction: 0xf8dfe7f9
    1740:	ldrbtmi	r3, [fp], #-1292	; 0xfffffaf4
    1744:			; <UNDEFINED> instruction: 0xf8df9308
    1748:	ldrbtmi	r3, [fp], #-1288	; 0xfffffaf8
    174c:	bcc	fe43cf74 <pci_filter_init@plt+0xfe43bef0>
    1750:	blcs	28380 <pci_filter_init@plt+0x272fc>
    1754:	orrshi	pc, r6, r0
    1758:			; <UNDEFINED> instruction: 0xf8df9b0a
    175c:	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, sp}^
    1760:	mcr	4, 0, r4, cr8, cr10, {3}
    1764:	movwls	r2, #31248	; 0x7a10
    1768:	movwls	r3, #47876	; 0xbb04
    176c:	strbtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    1770:	mcr	4, 0, r4, cr9, cr11, {3}
    1774:	blls	2cffbc <pci_filter_init@plt+0x2cef38>
    1778:	svcls	0x0004f853
    177c:			; <UNDEFINED> instruction: 0xf1b9930b
    1780:			; <UNDEFINED> instruction: 0xf0000f00
    1784:			; <UNDEFINED> instruction: 0xf8dd8177
    1788:			; <UNDEFINED> instruction: 0xf8daa028
    178c:	bls	1cd7a4 <pci_filter_init@plt+0x1cc720>
    1790:			; <UNDEFINED> instruction: 0xd1f0429a
    1794:	stcge	12, cr9, [lr, #-32]	; 0xffffffe0
    1798:			; <UNDEFINED> instruction: 0xf8daaf13
    179c:			; <UNDEFINED> instruction: 0xf1046010
    17a0:	ssatmi	r0, #7, r4, lsl #24
    17a4:	ldm	lr!, {r0, r2, r3, r4, sl, fp, sp, pc}
    17a8:	strgt	r0, [pc, #-15]	; 17a1 <pci_filter_init@plt+0x71d>
    17ac:			; <UNDEFINED> instruction: 0x000fe8bc
    17b0:	ldrd	pc, [r0], -lr
    17b4:	ldrdgt	pc, [r0], -ip
    17b8:	andscs	ip, r0, #3932160	; 0x3c0000
    17bc:	andgt	pc, r0, r7, asr #17
    17c0:			; <UNDEFINED> instruction: 0xf8992101
    17c4:	strtmi	r7, [r0], -r8
    17c8:	and	pc, r0, r5, asr #17
    17cc:	bcc	43d034 <pci_filter_init@plt+0x43bfb0>
    17d0:			; <UNDEFINED> instruction: 0xf8999703
    17d4:	strls	r5, [r2, #-7]
    17d8:	mulpl	r6, r9, r8
    17dc:			; <UNDEFINED> instruction: 0xf8d99501
    17e0:	strls	r5, [r0, #-224]	; 0xffffff20
    17e4:	stc	7, cr15, [r0], {255}	; 0xff
    17e8:	beq	fe43d050 <pci_filter_init@plt+0xfe43bfcc>
    17ec:			; <UNDEFINED> instruction: 0xf0004621
    17f0:			; <UNDEFINED> instruction: 0xf8bafb3d
    17f4:	bcs	981c <pci_filter_init@plt+0x8798>
    17f8:	addshi	pc, r8, r0
    17fc:			; <UNDEFINED> instruction: 0x5018f8da
    1800:			; <UNDEFINED> instruction: 0xf8baab0d
    1804:	strbmi	r1, [r8], -sl
    1808:			; <UNDEFINED> instruction: 0xf7ff950d
    180c:	stmdacs	r0, {r4, r5, sl, fp, sp, lr, pc}
    1810:	adcshi	pc, pc, r0
    1814:			; <UNDEFINED> instruction: 0x3008f8ba
    1818:	blcs	5ba34 <pci_filter_init@plt+0x5a9b0>
    181c:	mrshi	pc, (UNDEF: 4)	; <UNPREDICTABLE>
    1820:	ldrteq	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1824:			; <UNDEFINED> instruction: 0xf8ba4478
    1828:	strtmi	r1, [sl], -sl
    182c:	blx	7bd836 <pci_filter_init@plt+0x7bc7b2>
    1830:	ldrdcs	pc, [ip], -sl
    1834:	mrc	14, 0, r1, cr9, cr7, {3}
    1838:	bl	144080 <pci_filter_init@plt+0x142ffc>
    183c:	ldrbmi	r0, [r9], -r2, lsl #22
    1840:	blx	53d84a <pci_filter_init@plt+0x53c7c6>
    1844:	smladeq	fp, r7, sl, lr
    1848:	cmphi	r7, r0, asr #32	; <UNPREDICTABLE>
    184c:	stmdaeq	fp, {r1, r2, r8, r9, fp, sp, lr, pc}
    1850:	svcpl	0x0080f5b8
    1854:	cmphi	lr, r0, lsl #6	; <UNPREDICTABLE>
    1858:			; <UNDEFINED> instruction: 0x3014f8da
    185c:	rsble	r2, r7, r0, lsl #22
    1860:	bge	894864 <pci_filter_init@plt+0x8937e0>
    1864:	addeq	lr, r6, #2048	; 0x800
    1868:	ldrbtmi	r9, [fp], #-518	; 0xfffffdfa
    186c:			; <UNDEFINED> instruction: 0x46554afd
    1870:	eorcc	pc, r6, r3, asr r8	; <UNPREDICTABLE>
    1874:	andls	r4, r5, #2046820352	; 0x7a000000
    1878:	eor	r9, r3, r4, lsl #6
    187c:			; <UNDEFINED> instruction: 0x46484659
    1880:	bl	fe6bf884 <pci_filter_init@plt+0xfe6be800>
    1884:	ldmib	r5, {r0, r9, sl, lr}^
    1888:	stmdals	r6, {r0, r1, r2, r8, r9, sp}
    188c:	streq	lr, [r3], #-2593	; 0xfffff5df
    1890:			; <UNDEFINED> instruction: 0xf8504314
    1894:	strls	r0, [r0], #-3132	; 0xfffff3c4
    1898:	blx	ffa3d8a0 <pci_filter_init@plt+0xffa3c81c>
    189c:	ldmvs	fp, {r0, r2, r8, r9, fp, ip, pc}^
    18a0:	vmlscs.f16	s22, s2, s6	; <UNPREDICTABLE>
    18a4:	mcrcs	0, 0, sp, cr2, cr1, {1}
    18a8:	strtmi	sp, [r2], -r9, lsr #32
    18ac:			; <UNDEFINED> instruction: 0x46484659
    18b0:	bl	43f8b4 <pci_filter_init@plt+0x43e830>
    18b4:			; <UNDEFINED> instruction: 0x3014f8da
    18b8:	strcc	r3, [r8, #-1793]	; 0xfffff8ff
    18bc:	addsmi	r4, pc, #204472320	; 0xc300000
    18c0:	ldrtmi	sp, [r0], #553	; 0x229
    18c4:	bls	11c178 <pci_filter_init@plt+0x11b0f4>
    18c8:	movweq	lr, #14898	; 0x3a32
    18cc:	cdpcs	0, 0, cr13, cr1, cr15, {0}
    18d0:	cdpcs	0, 0, cr13, cr2, cr7, {0}
    18d4:			; <UNDEFINED> instruction: 0x4659d1d2
    18d8:			; <UNDEFINED> instruction: 0xf7ff4648
    18dc:			; <UNDEFINED> instruction: 0x4601eaf0
    18e0:			; <UNDEFINED> instruction: 0x4659e7d1
    18e4:			; <UNDEFINED> instruction: 0xf7ff4648
    18e8:	strmi	lr, [r1], -lr, ror #22
    18ec:	stmibvs	ip!, {r0, r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    18f0:	strtmi	r9, [r1], -r6, lsl #22
    18f4:	mrrceq	8, 5, pc, r0, cr3	; <UNPREDICTABLE>
    18f8:	blx	fee3d900 <pci_filter_init@plt+0xfee3c87c>
    18fc:	adclt	lr, r2, #54001664	; 0x3380000
    1900:			; <UNDEFINED> instruction: 0x46484659
    1904:	bl	1f3f908 <pci_filter_init@plt+0x1f3e884>
    1908:	rsclt	lr, r2, #212, 14	; 0x3500000
    190c:			; <UNDEFINED> instruction: 0x46484659
    1910:	b	ffe3f914 <pci_filter_init@plt+0xffe3e890>
    1914:	ldmmi	r4, {r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    1918:			; <UNDEFINED> instruction: 0xf0004478
    191c:			; <UNDEFINED> instruction: 0xf8dafaa7
    1920:			; <UNDEFINED> instruction: 0xf1baa000
    1924:			; <UNDEFINED> instruction: 0xf47f0f00
    1928:			; <UNDEFINED> instruction: 0xe724af30
    192c:			; <UNDEFINED> instruction: 0xe77f4615
    1930:	ldrbtmi	r4, [r8], #-2254	; 0xfffff732
    1934:	blx	fe6bd93c <pci_filter_init@plt+0xfe6bc8b8>
    1938:	rsbsle	r2, lr, r1, lsl #28
    193c:	rsbsle	r2, r6, r2, lsl #28
    1940:			; <UNDEFINED> instruction: 0x46484659
    1944:	bl	e3f948 <pci_filter_init@plt+0xe3e8c4>
    1948:	blge	893158 <pci_filter_init@plt+0x8920d4>
    194c:	bl	c9958 <pci_filter_init@plt+0xc88d4>
    1950:			; <UNDEFINED> instruction: 0xf8560686
    1954:	strmi	r1, [r1], #-3152	; 0xfffff3b0
    1958:	bl	133f95c <pci_filter_init@plt+0x133e8d8>
    195c:	blmi	ff128188 <pci_filter_init@plt+0xff127104>
    1960:	ldmpl	r3, {r1, r3, sp}^
    1964:			; <UNDEFINED> instruction: 0xf7ff6819
    1968:			; <UNDEFINED> instruction: 0xe7d8eb76
    196c:			; <UNDEFINED> instruction: 0x2010f8d9
    1970:	blls	367d98 <pci_filter_init@plt+0x366d14>
    1974:	eorcs	pc, r2, r1, asr r8	; <UNPREDICTABLE>
    1978:	andle	r4, r8, #-1610612727	; 0xa0000009
    197c:	addsmi	r4, sl, #1207959555	; 0x48000003
    1980:	ldmmi	ip!, {r0, r2, r8, fp, ip, lr, pc}
    1984:			; <UNDEFINED> instruction: 0x465946bb
    1988:			; <UNDEFINED> instruction: 0xf0004478
    198c:	mvnsvs	pc, r9, lsr sl	; <UNPREDICTABLE>
    1990:	stmdbls	sp, {r1, r2, r5, r6, r9, sl, sp, lr, pc}
    1994:			; <UNDEFINED> instruction: 0xf8ba46d1
    1998:	strtmi	r3, [r6], -r8
    199c:			; <UNDEFINED> instruction: 0x2018f8da
    19a0:	blcs	6e78c <pci_filter_init@plt+0x6d708>
    19a4:	addhi	pc, r4, r0
    19a8:	ldrbtmi	r4, [fp], #-2995	; 0xfffff44d
    19ac:			; <UNDEFINED> instruction: 0xf8b92901
    19b0:	rsbsle	r0, r8, sl
    19b4:	ldcmi	12, cr4, [r2, #708]!	; 0x2c4
    19b8:	ldrbtmi	r4, [sp], #-1148	; 0xfffffb84
    19bc:	ldmmi	r1!, {ip, pc}
    19c0:	strne	lr, [r2, #-2509]	; 0xfffff633
    19c4:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    19c8:			; <UNDEFINED> instruction: 0xf0009401
    19cc:	bge	3804e8 <pci_filter_init@plt+0x37f464>
    19d0:	strtmi	r1, [r9], -r0, lsr #26
    19d4:	blx	fe0bd9dc <pci_filter_init@plt+0xfe0bc958>
    19d8:			; <UNDEFINED> instruction: 0xf77f2800
    19dc:	blls	36d358 <pci_filter_init@plt+0x36c2d4>
    19e0:	svcpl	0x0080f5b3
    19e4:	mrcge	4, 2, APSR_nzcv, cr8, cr15, {5}
    19e8:	andcc	pc, sl, r9, lsr #17
    19ec:			; <UNDEFINED> instruction: 0xf8a92302
    19f0:			; <UNDEFINED> instruction: 0xf8d93008
    19f4:			; <UNDEFINED> instruction: 0xf8c93010
    19f8:	blcs	15a30 <pci_filter_init@plt+0x149ac>
    19fc:	cfldrdge	mvd15, [fp, #-508]	; 0xfffffe04
    1a00:	blcs	79cd0 <pci_filter_init@plt+0x78c4c>
    1a04:	blmi	fe835b3c <pci_filter_init@plt+0xfe834ab8>
    1a08:			; <UNDEFINED> instruction: 0xf8b9447b
    1a0c:	ldrtmi	r4, [r1], -sl
    1a10:	strls	r4, [r0], #-2206	; 0xfffff762
    1a14:			; <UNDEFINED> instruction: 0xf0004478
    1a18:	stmdavc	fp, {r0, r1, r2, r3, r4, r7, r9, fp, ip, sp, lr, pc}^
    1a1c:	ldmmi	ip, {r0, r1, r3, r4, r7, r8, fp, ip, sp, pc}
    1a20:	ldrbtmi	r3, [r8], #-257	; 0xfffffeff
    1a24:			; <UNDEFINED> instruction: 0xf9ecf000
    1a28:	ldrbtmi	r4, [r8], #-2202	; 0xfffff766
    1a2c:			; <UNDEFINED> instruction: 0x4659e6fb
    1a30:			; <UNDEFINED> instruction: 0xf7ff4648
    1a34:	strmi	lr, [r2], -r4, asr #20
    1a38:	ldrbmi	lr, [r9], -r7, lsl #15
    1a3c:			; <UNDEFINED> instruction: 0xf7ff4648
    1a40:	strmi	lr, [r2], -r2, asr #21
    1a44:	mcrrne	7, 8, lr, r8, cr1
    1a48:			; <UNDEFINED> instruction: 0xf0002100
    1a4c:	stmdacs	r0, {r0, r1, r2, r6, r9, fp, ip, sp, lr, pc}
    1a50:	addhi	pc, r8, r0, asr #6
    1a54:	ldrmi	r9, [sl, #2829]	; 0xb0d
    1a58:	b	1bf626c <pci_filter_init@plt+0x1bf51e8>
    1a5c:	ldrbmi	r0, [r3, #-2570]	; 0xfffff5f6
    1a60:	ldmibvs	r2!, {r1, r4, r6, r8, r9, ip, lr, pc}^
    1a64:	andsmi	r6, r3, r3, lsr r2
    1a68:	ldrb	r6, [ip, #499]!	; 0x1f3
    1a6c:	strb	r4, [r4], -r6, lsl #12
    1a70:			; <UNDEFINED> instruction: 0xe62a461e
    1a74:	blls	2a7e98 <pci_filter_init@plt+0x2a6e14>
    1a78:	addsmi	r6, r1, #5898240	; 0x5a0000
    1a7c:	ldmdavs	fp, {r3, r5, r8, ip, lr, pc}
    1a80:	mvnsle	r2, r0, lsl #22
    1a84:	blmi	111449c <pci_filter_init@plt+0x1113418>
    1a88:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1a8c:	blls	85bafc <pci_filter_init@plt+0x85aa78>
    1a90:	qdaddle	r4, sl, r6
    1a94:	eorlt	r2, r3, r0
    1a98:	blhi	13cd94 <pci_filter_init@plt+0x13bd10>
    1a9c:	svchi	0x00f0e8bd
    1aa0:	ldrbtmi	r4, [fp], #-2942	; 0xfffff482
    1aa4:	ldclmi	7, cr14, [lr], #-708	; 0xfffffd3c
    1aa8:	ldrbtmi	r4, [ip], #-3454	; 0xfffff282
    1aac:			; <UNDEFINED> instruction: 0xe785447d
    1ab0:	ldrbtmi	r4, [fp], #-2941	; 0xfffff483
    1ab4:	bmi	1f7b8a4 <pci_filter_init@plt+0x1f7a820>
    1ab8:	adflss	f2, f6, f0
    1abc:	ldrbtmi	r2, [sl], #-770	; 0xfffffcfe
    1ac0:			; <UNDEFINED> instruction: 0xf8c26810
    1ac4:			; <UNDEFINED> instruction: 0xf8c09000
    1ac8:			; <UNDEFINED> instruction: 0xf8c99000
    1acc:	strb	r1, [r1], #-0
    1ad0:	ldrt	r9, [sp], -sl, lsl #6
    1ad4:			; <UNDEFINED> instruction: 0x46214876
    1ad8:			; <UNDEFINED> instruction: 0xf0004478
    1adc:	ldmdami	r5!, {r0, r4, r7, r8, fp, ip, sp, lr, pc}^
    1ae0:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    1ae4:			; <UNDEFINED> instruction: 0xf98cf000
    1ae8:			; <UNDEFINED> instruction: 0x46514873
    1aec:			; <UNDEFINED> instruction: 0xf0004478
    1af0:	ldmdami	r2!, {r0, r1, r2, r7, r8, fp, ip, sp, lr, pc}^
    1af4:			; <UNDEFINED> instruction: 0xf0004478
    1af8:	ldmdami	r1!, {r0, r1, r7, r8, fp, ip, sp, lr, pc}^
    1afc:	ldrbmi	r4, [fp], -r1, lsr #12
    1b00:	ldrbtmi	r4, [r8], #-1586	; 0xfffff9ce
    1b04:	blx	a3db0c <pci_filter_init@plt+0xa3ca88>
    1b08:	stmdami	lr!, {r2, r3, r8, fp, ip, pc}^
    1b0c:	ldrbtmi	r3, [r8], #-257	; 0xfffffeff
    1b10:			; <UNDEFINED> instruction: 0xf976f000
    1b14:	strtmi	r4, [r1], -ip, ror #16
    1b18:			; <UNDEFINED> instruction: 0x4632465b
    1b1c:			; <UNDEFINED> instruction: 0xf0004478
    1b20:			; <UNDEFINED> instruction: 0xf7fffa1b
    1b24:	vstrls.16	s28, [r9, #-444]	; 0xfffffe44	; <UNPREDICTABLE>
    1b28:	sbccs	pc, lr, #64, 4
    1b2c:	tstcs	r1, sl, lsr fp
    1b30:	stmiapl	fp!, {r1, r2, r5, r6, fp, lr}^
    1b34:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    1b38:	stmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b3c:			; <UNDEFINED> instruction: 0xf7ff4620
    1b40:	stmdami	r3!, {r2, r5, r9, fp, sp, lr, pc}^
    1b44:			; <UNDEFINED> instruction: 0xf0004478
    1b48:	ssatmi	pc, #3, fp, asr #18	; <UNPREDICTABLE>
    1b4c:	bllt	5bfb50 <pci_filter_init@plt+0x5beacc>
    1b50:	strtmi	r4, [r1], -r0, ror #16
    1b54:			; <UNDEFINED> instruction: 0xf0004478
    1b58:	ldmdami	pc, {r0, r1, r4, r6, r8, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    1b5c:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    1b60:			; <UNDEFINED> instruction: 0xf94ef000
    1b64:	ldrb	r9, [sl, -ip, lsl #18]
    1b68:	ldrbtmi	r4, [r8], #-2140	; 0xfffff7a4
    1b6c:			; <UNDEFINED> instruction: 0xf948f000
    1b70:	ldrbtmi	r4, [r8], #-2139	; 0xfffff7a5
    1b74:			; <UNDEFINED> instruction: 0xf944f000
    1b78:	ldrbtmi	r4, [r8], #-2138	; 0xfffff7a6
    1b7c:			; <UNDEFINED> instruction: 0xf940f000
    1b80:	ldmdami	r9, {r0, r9, sl, lr}^
    1b84:			; <UNDEFINED> instruction: 0xf0004478
    1b88:	ldmdami	r8, {r0, r1, r3, r4, r5, r8, fp, ip, sp, lr, pc}^
    1b8c:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    1b90:			; <UNDEFINED> instruction: 0xf936f000
    1b94:	andeq	r2, r1, r6, ror lr
    1b98:	andeq	r0, r0, r0, asr #1
    1b9c:	andeq	r2, r1, sl, ror #28
    1ba0:	andeq	r2, r1, r0, lsl #31
    1ba4:			; <UNDEFINED> instruction: 0x000018b8
    1ba8:	ldrdeq	r0, [r0], -ip
    1bac:	andeq	r2, r1, r8, lsr pc
    1bb0:	andeq	r2, r1, r6, lsr pc
    1bb4:	andeq	r2, r1, r4, lsr pc
    1bb8:	andeq	r2, r1, ip, lsr #30
    1bbc:	andeq	r1, r0, sl, lsl #9
    1bc0:	andeq	r2, r1, r6, lsl #29
    1bc4:	andeq	r1, r0, r0, lsl #13
    1bc8:	andeq	r2, r1, sl, ror #28
    1bcc:	andeq	r2, r1, sl, lsr lr
    1bd0:	strdeq	r1, [r0], -sl
    1bd4:	strdeq	r1, [r0], -r2
    1bd8:	andeq	r1, r0, ip, lsr #8
    1bdc:	andeq	r1, r0, sl, lsr #6
    1be0:	andeq	r0, r0, ip, asr #30
    1be4:	andeq	r1, r0, lr, lsl #4
    1be8:	andeq	r1, r0, lr, lsl r2
    1bec:	andeq	r1, r0, r2, lsl r2
    1bf0:	muleq	r1, ip, r2
    1bf4:	andeq	r1, r0, lr, lsl r2
    1bf8:	andeq	r1, r0, r4, lsl r2
    1bfc:			; <UNDEFINED> instruction: 0x000015b8
    1c00:	strdeq	r1, [r0], -r6
    1c04:	andeq	r1, r0, r6, lsr #6
    1c08:	ldrdeq	r0, [r0], -lr
    1c0c:	strdeq	r2, [r1], -r0
    1c10:	andeq	r1, r0, r0, asr #5
    1c14:	andeq	r2, r1, ip, asr fp
    1c18:	andeq	r0, r0, r4, asr #1
    1c1c:	andeq	r1, r0, sl, ror #3
    1c20:	andeq	r2, r1, sl, lsl fp
    1c24:	andeq	r1, r0, r4, asr #4
    1c28:	ldrdeq	r1, [r0], -r0
    1c2c:	andeq	r1, r0, lr, asr #32
    1c30:	andeq	r0, r0, r4, ror #22
    1c34:	ldrdeq	r1, [r0], -r0
    1c38:	andeq	r1, r0, r2, asr #1
    1c3c:	andeq	r2, r1, ip, lsl #19
    1c40:	andeq	r2, r1, r0, ror #18
    1c44:	andeq	r0, r0, sl, lsl #29
    1c48:	andeq	r2, r1, r2, lsl r9
    1c4c:	andeq	r2, r1, r2, asr #17
    1c50:	andeq	r1, r0, r2, lsr #2
    1c54:	strdeq	r1, [r0], -r8
    1c58:	muleq	r0, ip, r1
    1c5c:	andeq	r0, r0, ip, ror sl
    1c60:	andeq	r1, r0, r6, lsr #15
    1c64:	andeq	r2, r1, r0, asr #15
    1c68:	andeq	r1, r0, ip, asr #15
    1c6c:	andeq	r1, r0, lr, asr #32
    1c70:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1c74:	andeq	r0, r0, ip, ror #28
    1c78:	andeq	r0, r0, sl, lsr #17
    1c7c:			; <UNDEFINED> instruction: 0x000008b0
    1c80:			; <UNDEFINED> instruction: 0x000008b2
    1c84:	strdeq	r0, [r0], -sl
    1c88:	andeq	r0, r0, ip, asr #16
    1c8c:	andeq	r0, r0, ip, asr lr
    1c90:	andeq	r0, r0, lr, ror #27
    1c94:	andeq	r0, r0, r2, ror #16
    1c98:	muleq	r1, r0, r4
    1c9c:	andeq	r0, r0, r6, lsr #15
    1ca0:	ldrdeq	r0, [r0], -r2
    1ca4:	ldrdeq	r0, [r0], -r4
    1ca8:	muleq	r0, r6, r7
    1cac:	andeq	r2, r1, lr, ror #10
    1cb0:	andeq	r0, r0, r4, lsl fp
    1cb4:	andeq	r0, r0, sl, ror #22
    1cb8:	andeq	r0, r0, r0, lsr ip
    1cbc:	andeq	r0, r0, r8, asr #23
    1cc0:	andeq	r0, r0, r2, lsl lr
    1cc4:	andeq	r0, r0, r6, lsl sp
    1cc8:	andeq	r0, r0, ip, lsr #28
    1ccc:	andeq	r0, r0, r8, lsl #15
    1cd0:	andeq	r0, r0, r8, asr #23
    1cd4:	ldrdeq	r0, [r0], -r4
    1cd8:	andeq	r0, r0, r2, asr #22
    1cdc:	andeq	r0, r0, lr, lsl #24
    1ce0:	andeq	r0, r0, lr, asr #24
    1ce4:	andeq	r0, r0, r2, lsr #24
    1ce8:	strdeq	r0, [r0], -ip
    1cec:	andeq	r0, r0, lr, asr sl
    1cf0:	bleq	3de34 <pci_filter_init@plt+0x3cdb0>
    1cf4:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1cf8:	strbtmi	fp, [sl], -r2, lsl #24
    1cfc:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1d00:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1d04:	ldrmi	sl, [sl], #776	; 0x308
    1d08:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1d0c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1d10:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1d14:			; <UNDEFINED> instruction: 0xf85a4b06
    1d18:	stmdami	r6, {r0, r1, ip, sp}
    1d1c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1d20:	ldmdb	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d24:	stmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d28:	strdeq	r2, [r1], -r4
    1d2c:	strheq	r0, [r0], -r4
    1d30:	andeq	r0, r0, ip, asr #1
    1d34:	ldrdeq	r0, [r0], -r4
    1d38:	ldr	r3, [pc, #20]	; 1d54 <pci_filter_init@plt+0xcd0>
    1d3c:	ldr	r2, [pc, #20]	; 1d58 <pci_filter_init@plt+0xcd4>
    1d40:	add	r3, pc, r3
    1d44:	ldr	r2, [r3, r2]
    1d48:	cmp	r2, #0
    1d4c:	bxeq	lr
    1d50:	b	f70 <__gmon_start__@plt>
    1d54:	ldrdeq	r2, [r1], -r4
    1d58:	andeq	r0, r0, r8, asr #1
    1d5c:	blmi	1d3d7c <pci_filter_init@plt+0x1d2cf8>
    1d60:	bmi	1d2f48 <pci_filter_init@plt+0x1d1ec4>
    1d64:	addmi	r4, r3, #2063597568	; 0x7b000000
    1d68:	andle	r4, r3, sl, ror r4
    1d6c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1d70:	ldrmi	fp, [r8, -r3, lsl #2]
    1d74:	svclt	0x00004770
    1d78:	ldrdeq	r2, [r1], -r0
    1d7c:	andeq	r2, r1, ip, asr #5
    1d80:			; <UNDEFINED> instruction: 0x000121b0
    1d84:	strheq	r0, [r0], -ip
    1d88:	stmdbmi	r9, {r3, fp, lr}
    1d8c:	bmi	252f74 <pci_filter_init@plt+0x251ef0>
    1d90:	bne	252f7c <pci_filter_init@plt+0x251ef8>
    1d94:	svceq	0x00cb447a
    1d98:			; <UNDEFINED> instruction: 0x01a1eb03
    1d9c:	andle	r1, r3, r9, asr #32
    1da0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1da4:	ldrmi	fp, [r8, -r3, lsl #2]
    1da8:	svclt	0x00004770
    1dac:	andeq	r2, r1, r4, lsr #5
    1db0:	andeq	r2, r1, r0, lsr #5
    1db4:	andeq	r2, r1, r4, lsl #3
    1db8:	andeq	r0, r0, r0, ror #1
    1dbc:	blmi	2af1e4 <pci_filter_init@plt+0x2ae160>
    1dc0:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1dc4:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1dc8:	blmi	27037c <pci_filter_init@plt+0x26f2f8>
    1dcc:	ldrdlt	r5, [r3, -r3]!
    1dd0:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1dd4:			; <UNDEFINED> instruction: 0xf7ff6818
    1dd8:			; <UNDEFINED> instruction: 0xf7ffe86c
    1ddc:	blmi	1c1ce0 <pci_filter_init@plt+0x1c0c5c>
    1de0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1de4:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1de8:	andeq	r2, r1, lr, ror #4
    1dec:	andeq	r2, r1, r4, asr r1
    1df0:	strheq	r0, [r0], -r8
    1df4:	andeq	r2, r1, lr, lsr #4
    1df8:	andeq	r2, r1, lr, asr #4
    1dfc:	svclt	0x0000e7c4
    1e00:	ldmdbmi	r4, {r0, r1, r2, r3, sl, ip, sp, pc}
    1e04:	strlt	r4, [r0, #-2580]	; 0xfffff5ec
    1e08:	addlt	r4, r3, r9, ror r4
    1e0c:	vstrge	d4, [r4, #-76]	; 0xffffffb4
    1e10:	ldcmi	8, cr5, [r3], {138}	; 0x8a
    1e14:			; <UNDEFINED> instruction: 0xf855447b
    1e18:	ldmdavs	r2, {r2, r8, r9, fp, sp, lr}
    1e1c:			; <UNDEFINED> instruction: 0xf04f9201
    1e20:	ldmdami	r0, {r9}
    1e24:	tstcs	r1, r8, lsl #4
    1e28:	ldrbtmi	r9, [r8], #-1280	; 0xfffffb00
    1e2c:	stmdavs	r3!, {r2, r3, r4, r8, fp, ip, lr}
    1e30:	stmda	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e34:	ldrtmi	r9, [r2], -r0, lsl #22
    1e38:	stmdavs	r0!, {r0, r8, sp}
    1e3c:	ldm	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e40:	stmdavs	r3!, {r0, r3, fp, lr}
    1e44:	ldrbtmi	r2, [r8], #-556	; 0xfffffdd4
    1e48:			; <UNDEFINED> instruction: 0xf7ff2101
    1e4c:	andcs	lr, r1, r2, ror #16
    1e50:	ldm	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e54:	andeq	r2, r1, r0, lsl r1
    1e58:	andeq	r0, r0, r0, asr #1
    1e5c:	andeq	r2, r1, r4, lsl #2
    1e60:	andeq	r0, r0, r4, asr #1
    1e64:	ldrdeq	r0, [r0], -r6
    1e68:	andeq	r0, r0, r6, asr #7
    1e6c:	ldrlt	fp, [r0, #-1039]	; 0xfffffbf1
    1e70:	ldcmi	0, cr11, [r4], {130}	; 0x82
    1e74:	ldmdbmi	r4, {r2, r8, r9, fp, sp, pc}
    1e78:	ldrbtmi	r4, [ip], #-2068	; 0xfffff7ec
    1e7c:			; <UNDEFINED> instruction: 0xf8534479
    1e80:	stmdapl	r0!, {r2, r8, r9, fp, sp}
    1e84:	stmdavs	r0, {r0, r3, fp, sp, lr}
    1e88:			; <UNDEFINED> instruction: 0xf04f9001
    1e8c:	ldmdami	r0, {}	; <UNPREDICTABLE>
    1e90:	ldrbtmi	r9, [r8], #-768	; 0xfffffd00
    1e94:	bmi	3f0420 <pci_filter_init@plt+0x3ef39c>
    1e98:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    1e9c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1ea0:	subsmi	r9, sl, r1, lsl #22
    1ea4:	andlt	sp, r2, fp, lsl #2
    1ea8:			; <UNDEFINED> instruction: 0x4010e8bd
    1eac:	ldrbmi	fp, [r0, -r4]!
    1eb0:	tstcs	r1, r9, lsl #24
    1eb4:	stmdavs	r0, {r8, fp, ip, lr}
    1eb8:	ldmda	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ebc:			; <UNDEFINED> instruction: 0xf7ffe7eb
    1ec0:	svclt	0x0000e810
    1ec4:	muleq	r1, lr, r0
    1ec8:			; <UNDEFINED> instruction: 0x000121b8
    1ecc:	andeq	r0, r0, r0, asr #1
    1ed0:	andeq	r2, r1, r6, lsl #1
    1ed4:	andeq	r2, r1, lr, ror r0
    1ed8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1edc:			; <UNDEFINED> instruction: 0x4617b5f0
    1ee0:	addlt	r4, r5, sl, lsl sl
    1ee4:			; <UNDEFINED> instruction: 0x460d4b1a
    1ee8:	andls	r4, r1, sl, ror r4
    1eec:	ldmpl	r3, {r1, r2, r9, sl, lr}^
    1ef0:	movwls	r6, #14363	; 0x381b
    1ef4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1ef8:	stmda	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1efc:	stmdbge	r2, {r8, r9, sp}
    1f00:			; <UNDEFINED> instruction: 0x46042210
    1f04:	eorvs	r4, r3, r0, lsr r6
    1f08:	stmda	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1f0c:	stmiblt	fp!, {r0, r1, r5, fp, sp, lr}
    1f10:	eorsvs	r9, r8, r2, lsl #20
    1f14:	stmdblt	r9!, {r0, r4, fp, ip, sp, lr}^
    1f18:	mlavs	fp, sp, r1, fp
    1f1c:	stmdbmi	sp, {r0, r8, r9, sp}
    1f20:	ldrbtmi	r4, [r9], #-2571	; 0xfffff5f5
    1f24:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    1f28:	subsmi	r9, r1, r3, lsl #20
    1f2c:	ldrmi	sp, [r8], -fp, lsl #2
    1f30:	ldcllt	0, cr11, [r0, #20]!
    1f34:	rscsle	r2, r2, r0, lsl #26
    1f38:	ldrb	r6, [r0, sl, lsr #32]!
    1f3c:	mvnscc	pc, #79	; 0x4f
    1f40:	movwcs	lr, #6125	; 0x17ed
    1f44:			; <UNDEFINED> instruction: 0xf7fee7eb
    1f48:	svclt	0x0000efcc
    1f4c:	andeq	r2, r1, r0, lsr r0
    1f50:	andeq	r0, r0, r0, asr #1
    1f54:	strdeq	r1, [r1], -r6
    1f58:	ldmdbmi	r3, {r0, r1, r2, r3, sl, ip, sp, pc}
    1f5c:	strlt	r4, [r0, #-2835]	; 0xfffff4ed
    1f60:	addlt	r4, r3, r9, ror r4
    1f64:			; <UNDEFINED> instruction: 0xac044a12
    1f68:	ldmdami	r2, {r0, r1, r3, r6, r7, fp, ip, lr}
    1f6c:			; <UNDEFINED> instruction: 0xf854447a
    1f70:	ldmdavs	fp, {r2, r8, r9, fp, ip, lr}
    1f74:			; <UNDEFINED> instruction: 0xf04f9301
    1f78:	blmi	3c2b80 <pci_filter_init@plt+0x3c1afc>
    1f7c:	strls	r2, [r0], #-257	; 0xfffffeff
    1f80:	ldmpl	r3, {r2, r4, fp, ip, lr}^
    1f84:	stmdavs	r0!, {r0, r2, r3, r9, fp, lr}
    1f88:			; <UNDEFINED> instruction: 0xf7ff447a
    1f8c:	blls	3c094 <pci_filter_init@plt+0x3b010>
    1f90:	tstcs	r1, sl, lsr #12
    1f94:			; <UNDEFINED> instruction: 0xf7fe6820
    1f98:	stmdavs	r1!, {r1, r2, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    1f9c:			; <UNDEFINED> instruction: 0xf7ff200a
    1fa0:	andcs	lr, r1, r4, asr r8
    1fa4:	svc	0x00f0f7fe
    1fa8:			; <UNDEFINED> instruction: 0x00011fb8
    1fac:	andeq	r0, r0, r0, asr #1
    1fb0:	andeq	r1, r1, ip, lsr #31
    1fb4:	andeq	r0, r0, r4, asr #1
    1fb8:	ldrdeq	r0, [r0], -r8
    1fbc:	andeq	r1, r0, r4, lsr #1
    1fc0:			; <UNDEFINED> instruction: 0x4604b510
    1fc4:	svc	0x00bcf7fe
    1fc8:	ldfltd	f3, [r0, #-0]
    1fcc:	strtmi	r4, [r1], -r2, lsl #16
    1fd0:			; <UNDEFINED> instruction: 0xf7ff4478
    1fd4:	svclt	0x0000ffc1
    1fd8:	andeq	r1, r0, r4, rrx
    1fdc:			; <UNDEFINED> instruction: 0x460cb510
    1fe0:	svc	0x0084f7fe
    1fe4:	ldfltd	f3, [r0, #-0]
    1fe8:	strtmi	r4, [r1], -r2, lsl #16
    1fec:			; <UNDEFINED> instruction: 0xf7ff4478
    1ff0:	svclt	0x0000ffb3
    1ff4:	andeq	r1, r0, r8, asr #32
    1ff8:	addlt	fp, r2, r0, lsl r5
    1ffc:			; <UNDEFINED> instruction: 0xf7fe9001
    2000:	mcrrne	15, 13, lr, r2, cr0
    2004:	ldrmi	r9, [r0], -r0, lsl #4
    2008:			; <UNDEFINED> instruction: 0xffdaf7ff
    200c:	ldrdcs	lr, [r0, -sp]
    2010:			; <UNDEFINED> instruction: 0xf7fe4604
    2014:	qsaxmi	lr, r0, sl
    2018:	ldclt	0, cr11, [r0, #-8]
    201c:	ldrblt	r3, [r0, #2113]!	; 0x841
    2020:	addlt	r4, r3, sp, lsl #12
    2024:	stmdacs	lr, {r1, r2, r4, r9, sl, lr}
    2028:	ldm	pc, {r0, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    202c:	ldmdaeq	fp!, {ip, sp, lr, pc}
    2030:	andcc	r0, r8, r8, lsl #16
    2034:	stmdaeq	r8, {r1, r3, r5, fp}
    2038:	stmdaeq	r8, {r3, fp}
    203c:	andcs	r0, r0, fp
    2040:	ldcllt	0, cr11, [r0, #12]!
    2044:			; <UNDEFINED> instruction: 0x46304939
    2048:			; <UNDEFINED> instruction: 0xf7fe4479
    204c:	strmi	lr, [r4], -ip, lsr #30
    2050:	suble	r2, ip, r0, lsl #16
    2054:			; <UNDEFINED> instruction: 0x4630213d
    2058:	svc	0x00a8f7fe
    205c:	subsle	r2, pc, r0, lsl #16
    2060:	movwcs	r4, #1538	; 0x602
    2064:	ldrtmi	r4, [r1], -r8, lsr #12
    2068:	blcc	80078 <pci_filter_init@plt+0x7eff4>
    206c:	svc	0x0014f7fe
    2070:	svclt	0x00a82800
    2074:	ble	ff8ca080 <pci_filter_init@plt+0xff8c8ffc>
    2078:	ldrtmi	r4, [r1], -sp, lsr #16
    207c:			; <UNDEFINED> instruction: 0xf7ff4478
    2080:	stmibvs	fp, {r0, r1, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    2084:	strmi	r2, [r3], #-1
    2088:	andlt	r6, r3, fp, asr #3
    208c:	stmdbmi	r9!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    2090:			; <UNDEFINED> instruction: 0x46284632
    2094:			; <UNDEFINED> instruction: 0xf7fe4479
    2098:	movwcs	lr, #40704	; 0x9f00
    209c:	eorvs	r2, fp, r1
    20a0:	ldcllt	0, cr11, [r0, #12]!
    20a4:	ldrtmi	r4, [r0], -r4, lsr #18
    20a8:			; <UNDEFINED> instruction: 0xf7fe4479
    20ac:			; <UNDEFINED> instruction: 0x4604eefc
    20b0:	stmdami	r2!, {r7, r8, fp, ip, sp, pc}
    20b4:			; <UNDEFINED> instruction: 0xf7fe4478
    20b8:	and	lr, r0, r8, lsr pc
    20bc:	strtmi	r3, [r0], -r1, lsl #8
    20c0:	svc	0x0044f7fe
    20c4:	movtlt	r4, #1539	; 0x603
    20c8:	blcs	2013c <pci_filter_init@plt+0x1f0b8>
    20cc:			; <UNDEFINED> instruction: 0xf7fed0f6
    20d0:	ldrb	lr, [r3, ip, lsr #30]!
    20d4:			; <UNDEFINED> instruction: 0xf7fe4630
    20d8:	stmdacs	r0, {r1, r5, r8, r9, sl, fp, sp, lr, pc}
    20dc:	eorvs	fp, r8, r4, lsr #31
    20e0:	ble	feb4a0ec <pci_filter_init@plt+0xfeb49068>
    20e4:			; <UNDEFINED> instruction: 0x46314816
    20e8:			; <UNDEFINED> instruction: 0xf7ff4478
    20ec:	ldmdami	r5, {r0, r2, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    20f0:	ldrbtmi	r4, [r8], #-3861	; 0xfffff0eb
    20f4:	svc	0x0018f7fe
    20f8:	and	r4, r7, pc, ror r4
    20fc:	ldrtmi	r6, [r9], -r6, lsr #17
    2100:	andcs	r6, r1, r3, lsr #18
    2104:	strls	r6, [r0], -r2, ror #16
    2108:	svc	0x0074f7fe
    210c:	strtmi	r4, [r8], -r1, lsr #12
    2110:	svc	0x008ef7fe
    2114:	stmdacs	r0, {r2, r9, sl, lr}
    2118:	strdcs	sp, [r0], -r0
    211c:	svc	0x0034f7fe
    2120:	ldrtmi	r4, [r1], -sl, lsl #16
    2124:			; <UNDEFINED> instruction: 0xf7ff4478
    2128:	svclt	0x0000ff17
    212c:	andeq	r1, r0, r0, lsr #32
    2130:	andeq	r1, r0, r4, lsr #1
    2134:	andeq	r0, r0, r8, asr #31
    2138:	andeq	r0, r0, r0, asr #31
    213c:			; <UNDEFINED> instruction: 0x00000fbc
    2140:	andeq	r0, r0, r4, lsr #31
    2144:	ldrdeq	r0, [r0], -r6
    2148:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    214c:	ldrdeq	r0, [r0], -r4
    2150:	mvnsmi	lr, #737280	; 0xb4000
    2154:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    2158:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    215c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    2160:	mcr	7, 4, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    2164:	blne	1d93360 <pci_filter_init@plt+0x1d922dc>
    2168:	strhle	r1, [sl], -r6
    216c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    2170:	svccc	0x0004f855
    2174:	strbmi	r3, [sl], -r1, lsl #8
    2178:	ldrtmi	r4, [r8], -r1, asr #12
    217c:	adcmi	r4, r6, #152, 14	; 0x2600000
    2180:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    2184:	svclt	0x000083f8
    2188:	andeq	r1, r1, lr, ror #9
    218c:	andeq	r1, r1, r4, ror #9
    2190:	svclt	0x00004770

Disassembly of section .fini:

00002194 <.fini>:
    2194:	push	{r3, lr}
    2198:	pop	{r3, pc}
