{"vcs1":{"timestamp_begin":1731753266.070026990, "rt":1.86, "ut":0.64, "st":0.21}}
{"vcselab":{"timestamp_begin":1731753268.008772592, "rt":1.09, "ut":0.21, "st":0.13}}
{"link":{"timestamp_begin":1731753269.167739258, "rt":0.37, "ut":0.15, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731753265.447502914}
{"VCS_COMP_START_TIME": 1731753265.447502914}
{"VCS_COMP_END_TIME": 1731753276.159872810}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331468}}
{"stitch_vcselab": {"peak_mem": 231544}}
