

================================================================
== Vivado HLS Report for 'bmm_top'
================================================================
* Date:           Wed Apr 30 15:25:56 2014

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        bmm_top
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z045ffg900-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  3448961|  3448961|  3448962|  3448962|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  3448960|  3448960|     53890|          -|          -|    64|    no    |
        | + Loop 1.1      |    53888|    53888|       842|          -|          -|    64|    no    |
        |  ++ Loop 1.1.1  |      832|      832|        13|          -|          -|    64|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       0|     147|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      4|      45|      21|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      85|
|Register         |        -|      -|     268|       -|
|ShiftMemory      |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      4|     313|     253|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-----------------------------+--------------------------+---------+-------+----+----+
    |           Instance          |          Module          | BRAM_18K| DSP48E| FF | LUT|
    +-----------------------------+--------------------------+---------+-------+----+----+
    |bmm_top_mul_32s_32s_32_6_U1  |bmm_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    +-----------------------------+--------------------------+---------+-------+----+----+
    |Total                        |                          |        0|      4|  45|  21|
    +-----------------------------+--------------------------+---------+-------+----+----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_142_p2        |     +    |      0|  0|   7|           7|           1|
    |j_1_fu_166_p2        |     +    |      0|  0|   7|           7|           1|
    |k_1_fu_182_p2        |     +    |      0|  0|   7|           7|           1|
    |tmpVal_1_fu_242_p2   |     +    |      0|  0|  32|          32|          32|
    |tmp_3_fu_258_p2      |     +    |      0|  0|  32|          32|          32|
    |tmp_4_fu_214_p2      |     +    |      0|  0|  12|          12|          12|
    |tmp_8_fu_192_p2      |     +    |      0|  0|  12|          12|          12|
    |tmp_s_fu_209_p2      |     +    |      0|  0|  12|          12|          12|
    |exitcond2_fu_160_p2  |   icmp   |      0|  0|   8|           7|           8|
    |exitcond3_fu_136_p2  |   icmp   |      0|  0|   8|           7|           8|
    |exitcond_fu_176_p2   |   icmp   |      0|  0|   8|           7|           8|
    |ap_sig_bdd_121       |    or    |      0|  0|   2|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 147|         143|         128|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |b3_address      |  32|          3|   32|         96|
    |i_reg_90        |   7|          2|    7|         14|
    |j_reg_101       |   7|          2|    7|         14|
    |k_reg_112       |   7|          2|    7|         14|
    |tmpVal_reg_123  |  32|          2|   32|         64|
    +----------------+----+-----------+-----+-----------+
    |Total           |  85|         11|   85|        202|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+-----+-----------+
    |         Name         | FF | Bits| Const Bits|
    +----------------------+----+-----+-----------+
    |ap_CS_fsm             |   5|    5|          0|
    |b1_addr_read_reg_326  |  32|   32|          0|
    |b2_addr_read_reg_331  |  32|   32|          0|
    |b3_addr_read_reg_347  |  32|   32|          0|
    |b3_addr_reg_341       |  12|   32|         20|
    |i_1_reg_266           |   7|    7|          0|
    |i_reg_90              |   7|    7|          0|
    |j_1_reg_280           |   7|    7|          0|
    |j_reg_101             |   7|    7|          0|
    |k_1_reg_294           |   7|    7|          0|
    |k_reg_112             |   7|    7|          0|
    |tmpVal_reg_123        |  32|   32|          0|
    |tmp_2_cast_reg_285    |   7|   12|          5|
    |tmp_3_reg_352         |  32|   32|          0|
    |tmp_4_reg_309         |  12|   12|          0|
    |tmp_7_reg_271         |   6|   12|          6|
    |tmp_8_reg_299         |  12|   12|          0|
    |tmp_s_reg_304         |  12|   12|          0|
    +----------------------+----+-----+-----------+
    |Total                 | 268|  299|         31|
    +----------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |    bmm_top   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |    bmm_top   | return value |
|ap_start        |  in |    1| ap_ctrl_hs |    bmm_top   | return value |
|ap_done         | out |    1| ap_ctrl_hs |    bmm_top   | return value |
|ap_idle         | out |    1| ap_ctrl_hs |    bmm_top   | return value |
|ap_ready        | out |    1| ap_ctrl_hs |    bmm_top   | return value |
|b1_req_din      | out |    1|   ap_bus   |      b1      |    pointer   |
|b1_req_full_n   |  in |    1|   ap_bus   |      b1      |    pointer   |
|b1_req_write    | out |    1|   ap_bus   |      b1      |    pointer   |
|b1_rsp_empty_n  |  in |    1|   ap_bus   |      b1      |    pointer   |
|b1_rsp_read     | out |    1|   ap_bus   |      b1      |    pointer   |
|b1_address      | out |   32|   ap_bus   |      b1      |    pointer   |
|b1_datain       |  in |   32|   ap_bus   |      b1      |    pointer   |
|b1_dataout      | out |   32|   ap_bus   |      b1      |    pointer   |
|b1_size         | out |   32|   ap_bus   |      b1      |    pointer   |
|b2_req_din      | out |    1|   ap_bus   |      b2      |    pointer   |
|b2_req_full_n   |  in |    1|   ap_bus   |      b2      |    pointer   |
|b2_req_write    | out |    1|   ap_bus   |      b2      |    pointer   |
|b2_rsp_empty_n  |  in |    1|   ap_bus   |      b2      |    pointer   |
|b2_rsp_read     | out |    1|   ap_bus   |      b2      |    pointer   |
|b2_address      | out |   32|   ap_bus   |      b2      |    pointer   |
|b2_datain       |  in |   32|   ap_bus   |      b2      |    pointer   |
|b2_dataout      | out |   32|   ap_bus   |      b2      |    pointer   |
|b2_size         | out |   32|   ap_bus   |      b2      |    pointer   |
|b3_req_din      | out |    1|   ap_bus   |      b3      |    pointer   |
|b3_req_full_n   |  in |    1|   ap_bus   |      b3      |    pointer   |
|b3_req_write    | out |    1|   ap_bus   |      b3      |    pointer   |
|b3_rsp_empty_n  |  in |    1|   ap_bus   |      b3      |    pointer   |
|b3_rsp_read     | out |    1|   ap_bus   |      b3      |    pointer   |
|b3_address      | out |   32|   ap_bus   |      b3      |    pointer   |
|b3_datain       |  in |   32|   ap_bus   |      b3      |    pointer   |
|b3_dataout      | out |   32|   ap_bus   |      b3      |    pointer   |
|b3_size         | out |   32|   ap_bus   |      b3      |    pointer   |
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 24
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	2  / (exitcond2)
	4  / (!exitcond2)
4 --> 
	5  / (!exitcond)
	17  / (exitcond)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	4  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.35ns
ST_1: stg_25 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %b1), !map !7

ST_1: stg_26 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %b2), !map !13

ST_1: stg_27 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %b3), !map !17

ST_1: stg_28 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @str) nounwind

ST_1: stg_29 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBus(i32* %b1, [7 x i8]* @p_str, i32 0, i32 0, i32 0, [1 x i8]* @p_str1)

ST_1: stg_30 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecIFCore(i32* %b1, [1 x i8]* @p_str1, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_31 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBus(i32* %b2, [7 x i8]* @p_str, i32 0, i32 0, i32 0, [1 x i8]* @p_str1)

ST_1: stg_32 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecIFCore(i32* %b2, [1 x i8]* @p_str1, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_33 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBus(i32* %b3, [7 x i8]* @p_str, i32 0, i32 0, i32 0, [1 x i8]* @p_str1)

ST_1: stg_34 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecIFCore(i32* %b3, [1 x i8]* @p_str1, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_35 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [20 x i8]* @p_str4) nounwind

ST_1: stg_36 [1/1] 1.35ns
:11  br label %.loopexit


 <State 2>: 1.97ns
ST_2: i [1/1] 0.00ns
.loopexit:0  %i = phi i7 [ 0, %0 ], [ %i_1, %1 ]

ST_2: exitcond3 [1/1] 1.97ns
.loopexit:1  %exitcond3 = icmp eq i7 %i, -64

ST_2: empty [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_2: i_1 [1/1] 1.72ns
.loopexit:3  %i_1 = add i7 %i, 1

ST_2: stg_41 [1/1] 0.00ns
.loopexit:4  br i1 %exitcond3, label %5, label %.preheader1

ST_2: tmp [1/1] 0.00ns
.preheader1:0  %tmp = trunc i7 %i to i6

ST_2: tmp_7 [1/1] 0.00ns
.preheader1:1  %tmp_7 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %tmp, i6 0)

ST_2: stg_44 [1/1] 1.35ns
.preheader1:2  br label %1

ST_2: stg_45 [1/1] 0.00ns
:0  ret void


 <State 3>: 1.97ns
ST_3: j [1/1] 0.00ns
:0  %j = phi i7 [ %j_1, %4 ], [ 0, %.preheader1 ]

ST_3: exitcond2 [1/1] 1.97ns
:1  %exitcond2 = icmp eq i7 %j, -64

ST_3: empty_7 [1/1] 0.00ns
:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_3: j_1 [1/1] 1.72ns
:3  %j_1 = add i7 %j, 1

ST_3: stg_50 [1/1] 0.00ns
:4  br i1 %exitcond2, label %.loopexit, label %.preheader

ST_3: tmp_2_cast [1/1] 0.00ns
.preheader:0  %tmp_2_cast = zext i7 %j to i12

ST_3: stg_52 [1/1] 1.57ns
.preheader:1  br label %2


 <State 4>: 1.97ns
ST_4: k [1/1] 0.00ns
:0  %k = phi i7 [ %k_1, %3 ], [ 0, %.preheader ]

ST_4: tmpVal [1/1] 0.00ns
:1  %tmpVal = phi i32 [ %tmpVal_1, %3 ], [ 0, %.preheader ]

ST_4: exitcond [1/1] 1.97ns
:2  %exitcond = icmp eq i7 %k, -64

ST_4: empty_8 [1/1] 0.00ns
:3  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_4: k_1 [1/1] 1.72ns
:4  %k_1 = add i7 %k, 1

ST_4: stg_58 [1/1] 0.00ns
:5  br i1 %exitcond, label %4, label %3

ST_4: tmp_5_cast [1/1] 0.00ns
:0  %tmp_5_cast = zext i7 %k to i12

ST_4: tmp_8 [1/1] 1.84ns
:1  %tmp_8 = add i12 %tmp_7, %tmp_5_cast

ST_4: tmp_1 [1/1] 0.00ns
:6  %tmp_1 = trunc i7 %k to i6

ST_4: tmp_9 [1/1] 0.00ns
:7  %tmp_9 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %tmp_1, i6 0)

ST_4: tmp_s [1/1] 1.84ns
:8  %tmp_s = add i12 %tmp_9, %tmp_2_cast

ST_4: tmp_4 [1/1] 1.84ns
:0  %tmp_4 = add i12 %tmp_7, %tmp_2_cast


 <State 5>: 8.75ns
ST_5: tmp_8_cast [1/1] 0.00ns
:2  %tmp_8_cast = zext i12 %tmp_8 to i64

ST_5: b1_addr [1/1] 0.00ns
:3  %b1_addr = getelementptr i32* %b1, i64 %tmp_8_cast

ST_5: b1_load_req [5/5] 8.75ns
:4  %b1_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b1_addr, i32 1)

ST_5: tmp_cast [1/1] 0.00ns
:9  %tmp_cast = zext i12 %tmp_s to i64

ST_5: b2_addr [1/1] 0.00ns
:10  %b2_addr = getelementptr i32* %b2, i64 %tmp_cast

ST_5: b2_load_req [5/5] 8.75ns
:11  %b2_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b2_addr, i32 1)


 <State 6>: 8.75ns
ST_6: b1_load_req [4/5] 8.75ns
:4  %b1_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b1_addr, i32 1)

ST_6: b2_load_req [4/5] 8.75ns
:11  %b2_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b2_addr, i32 1)


 <State 7>: 8.75ns
ST_7: b1_load_req [3/5] 8.75ns
:4  %b1_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b1_addr, i32 1)

ST_7: b2_load_req [3/5] 8.75ns
:11  %b2_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b2_addr, i32 1)


 <State 8>: 8.75ns
ST_8: b1_load_req [2/5] 8.75ns
:4  %b1_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b1_addr, i32 1)

ST_8: b2_load_req [2/5] 8.75ns
:11  %b2_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b2_addr, i32 1)


 <State 9>: 8.75ns
ST_9: b1_load_req [1/5] 8.75ns
:4  %b1_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b1_addr, i32 1)

ST_9: b2_load_req [1/5] 8.75ns
:11  %b2_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b2_addr, i32 1)


 <State 10>: 8.75ns
ST_10: b1_addr_read [1/1] 8.75ns
:5  %b1_addr_read = call i32 @_ssdm_op_Read.ap_bus.volatile.i32P(i32* %b1_addr)

ST_10: b2_addr_read [1/1] 8.75ns
:12  %b2_addr_read = call i32 @_ssdm_op_Read.ap_bus.volatile.i32P(i32* %b2_addr)


 <State 11>: 6.08ns
ST_11: tmp_6 [6/6] 6.08ns
:13  %tmp_6 = mul nsw i32 %b2_addr_read, %b1_addr_read


 <State 12>: 6.08ns
ST_12: tmp_6 [5/6] 6.08ns
:13  %tmp_6 = mul nsw i32 %b2_addr_read, %b1_addr_read


 <State 13>: 6.08ns
ST_13: tmp_6 [4/6] 6.08ns
:13  %tmp_6 = mul nsw i32 %b2_addr_read, %b1_addr_read


 <State 14>: 6.08ns
ST_14: tmp_6 [3/6] 6.08ns
:13  %tmp_6 = mul nsw i32 %b2_addr_read, %b1_addr_read


 <State 15>: 6.08ns
ST_15: tmp_6 [2/6] 6.08ns
:13  %tmp_6 = mul nsw i32 %b2_addr_read, %b1_addr_read


 <State 16>: 8.52ns
ST_16: tmp_6 [1/6] 6.08ns
:13  %tmp_6 = mul nsw i32 %b2_addr_read, %b1_addr_read

ST_16: tmpVal_1 [1/1] 2.44ns
:14  %tmpVal_1 = add nsw i32 %tmp_6, %tmpVal

ST_16: stg_88 [1/1] 0.00ns
:15  br label %2


 <State 17>: 8.75ns
ST_17: tmp_4_cast [1/1] 0.00ns
:1  %tmp_4_cast = zext i12 %tmp_4 to i64

ST_17: b3_addr [1/1] 0.00ns
:2  %b3_addr = getelementptr i32* %b3, i64 %tmp_4_cast

ST_17: b3_load_req [5/5] 8.75ns
:3  %b3_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b3_addr, i32 1)


 <State 18>: 8.75ns
ST_18: b3_load_req [4/5] 8.75ns
:3  %b3_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b3_addr, i32 1)


 <State 19>: 8.75ns
ST_19: b3_load_req [3/5] 8.75ns
:3  %b3_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b3_addr, i32 1)


 <State 20>: 8.75ns
ST_20: b3_load_req [2/5] 8.75ns
:3  %b3_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b3_addr, i32 1)


 <State 21>: 8.75ns
ST_21: b3_load_req [1/5] 8.75ns
:3  %b3_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %b3_addr, i32 1)


 <State 22>: 8.75ns
ST_22: b3_addr_read [1/1] 8.75ns
:4  %b3_addr_read = call i32 @_ssdm_op_Read.ap_bus.volatile.i32P(i32* %b3_addr)


 <State 23>: 2.44ns
ST_23: tmp_3 [1/1] 2.44ns
:5  %tmp_3 = add nsw i32 %b3_addr_read, %tmpVal


 <State 24>: 8.75ns
ST_24: b3_addr_req [1/1] 8.75ns
:6  %b3_addr_req = call i1 @_ssdm_op_WriteReq.ap_bus.i32P(i32* %b3_addr, i32 1)

ST_24: stg_99 [1/1] 8.75ns
:7  call void @_ssdm_op_Write.ap_bus.volatile.i32P(i32* %b3_addr, i32 %tmp_3)

ST_24: stg_100 [1/1] 0.00ns
:8  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ b1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x4547690; pingpong=0; private_global=0; IO mode=ap_bus:ce=0
Port [ b2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x44e8ad0; pingpong=0; private_global=0; IO mode=ap_bus:ce=0
Port [ b3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; mode=0x465e720; pingpong=0; private_global=0; IO mode=ap_bus:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_25       (specbitsmap      ) [ 0000000000000000000000000]
stg_26       (specbitsmap      ) [ 0000000000000000000000000]
stg_27       (specbitsmap      ) [ 0000000000000000000000000]
stg_28       (spectopmodule    ) [ 0000000000000000000000000]
stg_29       (specbus          ) [ 0000000000000000000000000]
stg_30       (specifcore       ) [ 0000000000000000000000000]
stg_31       (specbus          ) [ 0000000000000000000000000]
stg_32       (specifcore       ) [ 0000000000000000000000000]
stg_33       (specbus          ) [ 0000000000000000000000000]
stg_34       (specifcore       ) [ 0000000000000000000000000]
stg_35       (specifcore       ) [ 0000000000000000000000000]
stg_36       (br               ) [ 0111111111111111111111111]
i            (phi              ) [ 0010000000000000000000000]
exitcond3    (icmp             ) [ 0011111111111111111111111]
empty        (speclooptripcount) [ 0000000000000000000000000]
i_1          (add              ) [ 0111111111111111111111111]
stg_41       (br               ) [ 0000000000000000000000000]
tmp          (trunc            ) [ 0000000000000000000000000]
tmp_7        (bitconcatenate   ) [ 0001111111111111111111111]
stg_44       (br               ) [ 0011111111111111111111111]
stg_45       (ret              ) [ 0000000000000000000000000]
j            (phi              ) [ 0001000000000000000000000]
exitcond2    (icmp             ) [ 0011111111111111111111111]
empty_7      (speclooptripcount) [ 0000000000000000000000000]
j_1          (add              ) [ 0011111111111111111111111]
stg_50       (br               ) [ 0111111111111111111111111]
tmp_2_cast   (zext             ) [ 0000111111111111100000000]
stg_52       (br               ) [ 0011111111111111111111111]
k            (phi              ) [ 0000100000000000000000000]
tmpVal       (phi              ) [ 0000111111111111111111110]
exitcond     (icmp             ) [ 0011111111111111111111111]
empty_8      (speclooptripcount) [ 0000000000000000000000000]
k_1          (add              ) [ 0011111111111111111111111]
stg_58       (br               ) [ 0000000000000000000000000]
tmp_5_cast   (zext             ) [ 0000000000000000000000000]
tmp_8        (add              ) [ 0000010000000000000000000]
tmp_1        (trunc            ) [ 0000000000000000000000000]
tmp_9        (bitconcatenate   ) [ 0000000000000000000000000]
tmp_s        (add              ) [ 0000010000000000000000000]
tmp_4        (add              ) [ 0000000000000000010000000]
tmp_8_cast   (zext             ) [ 0000000000000000000000000]
b1_addr      (getelementptr    ) [ 0000001111100000000000000]
tmp_cast     (zext             ) [ 0000000000000000000000000]
b2_addr      (getelementptr    ) [ 0000001111100000000000000]
b1_load_req  (readreq          ) [ 0000000000000000000000000]
b2_load_req  (readreq          ) [ 0000000000000000000000000]
b1_addr_read (read             ) [ 0000000000011111100000000]
b2_addr_read (read             ) [ 0000000000011111100000000]
tmp_6        (mul              ) [ 0000000000000000000000000]
tmpVal_1     (add              ) [ 0011111111111111111111111]
stg_88       (br               ) [ 0011111111111111111111111]
tmp_4_cast   (zext             ) [ 0000000000000000000000000]
b3_addr      (getelementptr    ) [ 0000000000000000001111111]
b3_load_req  (readreq          ) [ 0000000000000000000000000]
b3_addr_read (read             ) [ 0000000000000000000000010]
tmp_3        (add              ) [ 0000000000000000000000001]
b3_addr_req  (writereq         ) [ 0000000000000000000000000]
stg_99       (write            ) [ 0000000000000000000000000]
stg_100      (br               ) [ 0011111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="b1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBus"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.ap_bus.i32P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_bus.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.ap_bus.i32P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_bus.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="grp_readreq_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="0" index="2" bw="1" slack="0"/>
<pin id="56" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="b1_load_req/5 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_readreq_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="1" slack="0"/>
<pin id="61" dir="0" index="1" bw="32" slack="0"/>
<pin id="62" dir="0" index="2" bw="1" slack="0"/>
<pin id="63" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="b2_load_req/5 "/>
</bind>
</comp>

<comp id="66" class="1004" name="b1_addr_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="5"/>
<pin id="69" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b1_addr_read/10 "/>
</bind>
</comp>

<comp id="71" class="1004" name="b2_addr_read_read_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="5"/>
<pin id="74" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b2_addr_read/10 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="0" index="2" bw="32" slack="0"/>
<pin id="80" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) readreq(1154) writereq(1155) " fcode="write"/>
<opset="b3_load_req/17 b3_addr_req/24 stg_99/24 "/>
</bind>
</comp>

<comp id="83" class="1004" name="b3_addr_read_read_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="5"/>
<pin id="86" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b3_addr_read/22 "/>
</bind>
</comp>

<comp id="90" class="1005" name="i_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="7" slack="1"/>
<pin id="92" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="94" class="1004" name="i_phi_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="1"/>
<pin id="96" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="7" slack="0"/>
<pin id="98" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="101" class="1005" name="j_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="7" slack="1"/>
<pin id="103" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="105" class="1004" name="j_phi_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="7" slack="0"/>
<pin id="107" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="1" slack="1"/>
<pin id="109" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="112" class="1005" name="k_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="7" slack="1"/>
<pin id="114" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="k_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="7" slack="0"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="1" slack="1"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="123" class="1005" name="tmpVal_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="1"/>
<pin id="125" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmpVal (phireg) "/>
</bind>
</comp>

<comp id="127" class="1004" name="tmpVal_phi_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="1"/>
<pin id="129" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="1" slack="1"/>
<pin id="131" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="4" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmpVal/4 "/>
</bind>
</comp>

<comp id="136" class="1004" name="exitcond3_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="7" slack="0"/>
<pin id="138" dir="0" index="1" bw="7" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="i_1_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="7" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="7" slack="0"/>
<pin id="150" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_7_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="12" slack="0"/>
<pin id="154" dir="0" index="1" bw="6" slack="0"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="1" index="3" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="exitcond2_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="7" slack="0"/>
<pin id="162" dir="0" index="1" bw="7" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="j_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="7" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_2_cast_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="7" slack="0"/>
<pin id="174" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="exitcond_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="7" slack="0"/>
<pin id="178" dir="0" index="1" bw="7" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="k_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="7" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_5_cast_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="7" slack="0"/>
<pin id="190" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_8_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="12" slack="2"/>
<pin id="194" dir="0" index="1" bw="7" slack="0"/>
<pin id="195" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_1_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="7" slack="0"/>
<pin id="199" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_9_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="12" slack="0"/>
<pin id="203" dir="0" index="1" bw="6" slack="0"/>
<pin id="204" dir="0" index="2" bw="1" slack="0"/>
<pin id="205" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_s_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="12" slack="0"/>
<pin id="211" dir="0" index="1" bw="7" slack="1"/>
<pin id="212" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_4_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="12" slack="2"/>
<pin id="216" dir="0" index="1" bw="7" slack="1"/>
<pin id="217" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_8_cast_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="12" slack="1"/>
<pin id="220" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/5 "/>
</bind>
</comp>

<comp id="221" class="1004" name="b1_addr_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="0"/>
<pin id="224" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b1_addr/5 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_cast_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="12" slack="1"/>
<pin id="230" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/5 "/>
</bind>
</comp>

<comp id="231" class="1004" name="b2_addr_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b2_addr/5 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="1"/>
<pin id="240" dir="0" index="1" bw="32" slack="1"/>
<pin id="241" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_6/11 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmpVal_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="12"/>
<pin id="245" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmpVal_1/16 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_4_cast_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="12" slack="1"/>
<pin id="250" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/17 "/>
</bind>
</comp>

<comp id="251" class="1004" name="b3_addr_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="0"/>
<pin id="254" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b3_addr/17 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_3_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="1"/>
<pin id="260" dir="0" index="1" bw="32" slack="7"/>
<pin id="261" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/23 "/>
</bind>
</comp>

<comp id="266" class="1005" name="i_1_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="7" slack="0"/>
<pin id="268" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="271" class="1005" name="tmp_7_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="12" slack="2"/>
<pin id="273" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="280" class="1005" name="j_1_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="7" slack="0"/>
<pin id="282" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="285" class="1005" name="tmp_2_cast_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="12" slack="1"/>
<pin id="287" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_cast "/>
</bind>
</comp>

<comp id="294" class="1005" name="k_1_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="7" slack="0"/>
<pin id="296" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="299" class="1005" name="tmp_8_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="12" slack="1"/>
<pin id="301" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="304" class="1005" name="tmp_s_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="12" slack="1"/>
<pin id="306" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="309" class="1005" name="tmp_4_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="12" slack="1"/>
<pin id="311" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="314" class="1005" name="b1_addr_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b1_addr "/>
</bind>
</comp>

<comp id="320" class="1005" name="b2_addr_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="1"/>
<pin id="322" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b2_addr "/>
</bind>
</comp>

<comp id="326" class="1005" name="b1_addr_read_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="1"/>
<pin id="328" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b1_addr_read "/>
</bind>
</comp>

<comp id="331" class="1005" name="b2_addr_read_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="1"/>
<pin id="333" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b2_addr_read "/>
</bind>
</comp>

<comp id="336" class="1005" name="tmpVal_1_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmpVal_1 "/>
</bind>
</comp>

<comp id="341" class="1005" name="b3_addr_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="1"/>
<pin id="343" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b3_addr "/>
</bind>
</comp>

<comp id="347" class="1005" name="b3_addr_read_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="1"/>
<pin id="349" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b3_addr_read "/>
</bind>
</comp>

<comp id="352" class="1005" name="tmp_3_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="1"/>
<pin id="354" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="42" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="44" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="64"><net_src comp="42" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="44" pin="0"/><net_sink comp="59" pin=2"/></net>

<net id="70"><net_src comp="46" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="46" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="42" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="44" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="87"><net_src comp="46" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="88"><net_src comp="48" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="89"><net_src comp="50" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="93"><net_src comp="28" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="90" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="28" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="101" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="115"><net_src comp="28" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="126"><net_src comp="16" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="123" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="134"><net_src comp="127" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="140"><net_src comp="94" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="30" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="94" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="36" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="151"><net_src comp="94" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="38" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="40" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="164"><net_src comp="105" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="30" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="105" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="36" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="175"><net_src comp="105" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="116" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="30" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="116" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="36" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="191"><net_src comp="116" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="188" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="200"><net_src comp="116" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="38" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="40" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="213"><net_src comp="201" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="225"><net_src comp="0" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="218" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="227"><net_src comp="221" pin="2"/><net_sink comp="52" pin=1"/></net>

<net id="235"><net_src comp="2" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="228" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="237"><net_src comp="231" pin="2"/><net_sink comp="59" pin=1"/></net>

<net id="246"><net_src comp="238" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="123" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="255"><net_src comp="4" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="248" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="257"><net_src comp="251" pin="2"/><net_sink comp="76" pin=1"/></net>

<net id="262"><net_src comp="123" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="142" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="274"><net_src comp="152" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="276"><net_src comp="271" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="283"><net_src comp="166" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="288"><net_src comp="172" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="290"><net_src comp="285" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="297"><net_src comp="182" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="302"><net_src comp="192" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="307"><net_src comp="209" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="312"><net_src comp="214" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="317"><net_src comp="221" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="52" pin=1"/></net>

<net id="319"><net_src comp="314" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="323"><net_src comp="231" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="59" pin=1"/></net>

<net id="325"><net_src comp="320" pin="1"/><net_sink comp="71" pin=1"/></net>

<net id="329"><net_src comp="66" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="334"><net_src comp="71" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="339"><net_src comp="242" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="344"><net_src comp="251" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="346"><net_src comp="341" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="350"><net_src comp="83" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="355"><net_src comp="258" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="76" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: b3 | {24 }
  - Chain level:
	State 1
	State 2
		exitcond3 : 1
		i_1 : 1
		stg_41 : 2
		tmp : 1
		tmp_7 : 2
	State 3
		exitcond2 : 1
		j_1 : 1
		stg_50 : 2
		tmp_2_cast : 1
	State 4
		exitcond : 1
		k_1 : 1
		stg_58 : 2
		tmp_5_cast : 1
		tmp_8 : 2
		tmp_1 : 1
		tmp_9 : 2
		tmp_s : 3
	State 5
		b1_addr : 1
		b1_load_req : 2
		b2_addr : 1
		b2_load_req : 2
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		tmpVal_1 : 1
	State 17
		b3_addr : 1
		b3_load_req : 2
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |        i_1_fu_142       |    0    |    0    |    7    |
|          |        j_1_fu_166       |    0    |    0    |    7    |
|          |        k_1_fu_182       |    0    |    0    |    7    |
|    add   |       tmp_8_fu_192      |    0    |    0    |    12   |
|          |       tmp_s_fu_209      |    0    |    0    |    12   |
|          |       tmp_4_fu_214      |    0    |    0    |    12   |
|          |     tmpVal_1_fu_242     |    0    |    0    |    32   |
|          |       tmp_3_fu_258      |    0    |    0    |    32   |
|----------|-------------------------|---------|---------|---------|
|    mul   |        grp_fu_238       |    4    |    45   |    21   |
|----------|-------------------------|---------|---------|---------|
|          |     exitcond3_fu_136    |    0    |    0    |    7    |
|   icmp   |     exitcond2_fu_160    |    0    |    0    |    7    |
|          |     exitcond_fu_176     |    0    |    0    |    7    |
|----------|-------------------------|---------|---------|---------|
|  readreq |    grp_readreq_fu_52    |    0    |    0    |    0    |
|          |    grp_readreq_fu_59    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          | b1_addr_read_read_fu_66 |    0    |    0    |    0    |
|   read   | b2_addr_read_read_fu_71 |    0    |    0    |    0    |
|          | b3_addr_read_read_fu_83 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  |     grp_write_fu_76     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |        tmp_fu_148       |    0    |    0    |    0    |
|          |       tmp_1_fu_197      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|       tmp_7_fu_152      |    0    |    0    |    0    |
|          |       tmp_9_fu_201      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    tmp_2_cast_fu_172    |    0    |    0    |    0    |
|          |    tmp_5_cast_fu_188    |    0    |    0    |    0    |
|   zext   |    tmp_8_cast_fu_218    |    0    |    0    |    0    |
|          |     tmp_cast_fu_228     |    0    |    0    |    0    |
|          |    tmp_4_cast_fu_248    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    4    |    45   |   163   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|b1_addr_read_reg_326|   32   |
|   b1_addr_reg_314  |   32   |
|b2_addr_read_reg_331|   32   |
|   b2_addr_reg_320  |   32   |
|b3_addr_read_reg_347|   32   |
|   b3_addr_reg_341  |   32   |
|     i_1_reg_266    |    7   |
|      i_reg_90      |    7   |
|     j_1_reg_280    |    7   |
|      j_reg_101     |    7   |
|     k_1_reg_294    |    7   |
|      k_reg_112     |    7   |
|  tmpVal_1_reg_336  |   32   |
|   tmpVal_reg_123   |   32   |
| tmp_2_cast_reg_285 |   12   |
|    tmp_3_reg_352   |   32   |
|    tmp_4_reg_309   |   12   |
|    tmp_7_reg_271   |   12   |
|    tmp_8_reg_299   |   12   |
|    tmp_s_reg_304   |   12   |
+--------------------+--------+
|        Total       |   390  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_52 |  p1  |   2  |  32  |   64   ||    32   |
| grp_readreq_fu_59 |  p1  |   2  |  32  |   64   ||    32   |
|  grp_write_fu_76  |  p0  |   3  |   1  |    3   |
|  grp_write_fu_76  |  p1  |   2  |  32  |   64   ||    32   |
|  grp_write_fu_76  |  p2  |   2  |  32  |   64   ||    32   |
|   tmpVal_reg_123  |  p0  |   2  |  32  |   64   ||    32   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   323  ||  9.2855 ||   160   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |   45   |   163  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   160  |
|  Register |    -   |    -   |   390  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    9   |   435  |   323  |
+-----------+--------+--------+--------+--------+
