// Seed: 822798648
module module_0;
  logic [7:0] id_1;
  assign id_1[-1-:-1] = $realtime;
  logic [7:0][-1 : 1] id_2;
  logic id_3;
  localparam realtime id_4 = -1;
  assign module_1.id_1 = 0;
  assign id_2[-1] = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output reg id_1;
  always begin : LABEL_0
    id_1 <= id_3;
  end
  module_0 modCall_1 ();
endmodule
