<stg><name>dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config5_dense_alpha>.1</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln13"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:1 %specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 12, void @empty_1, void @empty_0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln33"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:2 %idx_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %idx

]]></Node>
<StgValue><ssdm name="idx_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:3 %data_95_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_95_val

]]></Node>
<StgValue><ssdm name="data_95_val_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:4 %data_94_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_94_val

]]></Node>
<StgValue><ssdm name="data_94_val_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:5 %data_93_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_93_val

]]></Node>
<StgValue><ssdm name="data_93_val_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:6 %data_92_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_92_val

]]></Node>
<StgValue><ssdm name="data_92_val_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:7 %data_91_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_91_val

]]></Node>
<StgValue><ssdm name="data_91_val_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:8 %data_90_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_90_val

]]></Node>
<StgValue><ssdm name="data_90_val_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:9 %data_89_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_89_val

]]></Node>
<StgValue><ssdm name="data_89_val_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:10 %data_88_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_88_val

]]></Node>
<StgValue><ssdm name="data_88_val_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:11 %data_87_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_87_val

]]></Node>
<StgValue><ssdm name="data_87_val_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:12 %data_86_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_86_val

]]></Node>
<StgValue><ssdm name="data_86_val_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:13 %data_85_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_85_val

]]></Node>
<StgValue><ssdm name="data_85_val_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:14 %data_84_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_84_val

]]></Node>
<StgValue><ssdm name="data_84_val_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:15 %data_83_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_83_val

]]></Node>
<StgValue><ssdm name="data_83_val_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:16 %data_82_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_82_val

]]></Node>
<StgValue><ssdm name="data_82_val_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:17 %data_81_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_81_val

]]></Node>
<StgValue><ssdm name="data_81_val_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:18 %data_80_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_80_val

]]></Node>
<StgValue><ssdm name="data_80_val_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:19 %data_79_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_79_val

]]></Node>
<StgValue><ssdm name="data_79_val_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:20 %data_78_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_78_val

]]></Node>
<StgValue><ssdm name="data_78_val_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:21 %data_77_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_77_val

]]></Node>
<StgValue><ssdm name="data_77_val_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:22 %data_76_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_76_val

]]></Node>
<StgValue><ssdm name="data_76_val_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:23 %data_75_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_75_val

]]></Node>
<StgValue><ssdm name="data_75_val_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:24 %data_74_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_74_val

]]></Node>
<StgValue><ssdm name="data_74_val_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:25 %data_73_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_73_val

]]></Node>
<StgValue><ssdm name="data_73_val_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:26 %data_72_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_72_val

]]></Node>
<StgValue><ssdm name="data_72_val_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:27 %data_71_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_71_val

]]></Node>
<StgValue><ssdm name="data_71_val_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:28 %data_70_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_70_val

]]></Node>
<StgValue><ssdm name="data_70_val_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:29 %data_69_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_69_val

]]></Node>
<StgValue><ssdm name="data_69_val_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:30 %data_68_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_68_val

]]></Node>
<StgValue><ssdm name="data_68_val_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:31 %data_67_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_67_val

]]></Node>
<StgValue><ssdm name="data_67_val_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:32 %data_66_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_66_val

]]></Node>
<StgValue><ssdm name="data_66_val_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:33 %data_65_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_65_val

]]></Node>
<StgValue><ssdm name="data_65_val_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:34 %data_64_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_64_val

]]></Node>
<StgValue><ssdm name="data_64_val_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:35 %data_63_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_63_val

]]></Node>
<StgValue><ssdm name="data_63_val_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:36 %data_62_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_62_val

]]></Node>
<StgValue><ssdm name="data_62_val_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:37 %data_61_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_61_val

]]></Node>
<StgValue><ssdm name="data_61_val_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:38 %data_60_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_60_val

]]></Node>
<StgValue><ssdm name="data_60_val_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:39 %data_59_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_59_val

]]></Node>
<StgValue><ssdm name="data_59_val_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:40 %data_58_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_58_val

]]></Node>
<StgValue><ssdm name="data_58_val_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:41 %data_57_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_57_val

]]></Node>
<StgValue><ssdm name="data_57_val_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:42 %data_56_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_56_val

]]></Node>
<StgValue><ssdm name="data_56_val_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:43 %data_55_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_55_val

]]></Node>
<StgValue><ssdm name="data_55_val_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:44 %data_54_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_54_val

]]></Node>
<StgValue><ssdm name="data_54_val_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:45 %data_53_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_53_val

]]></Node>
<StgValue><ssdm name="data_53_val_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:46 %data_52_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_52_val

]]></Node>
<StgValue><ssdm name="data_52_val_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:47 %data_51_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_51_val

]]></Node>
<StgValue><ssdm name="data_51_val_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:48 %data_50_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_50_val

]]></Node>
<StgValue><ssdm name="data_50_val_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:49 %data_49_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_49_val

]]></Node>
<StgValue><ssdm name="data_49_val_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:50 %data_48_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_48_val

]]></Node>
<StgValue><ssdm name="data_48_val_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="7" op_2_bw="16" op_3_bw="7" op_4_bw="16" op_5_bw="7" op_6_bw="16" op_7_bw="7" op_8_bw="16" op_9_bw="7" op_10_bw="16" op_11_bw="7" op_12_bw="16" op_13_bw="7" op_14_bw="16" op_15_bw="7" op_16_bw="16" op_17_bw="7" op_18_bw="16" op_19_bw="7" op_20_bw="16" op_21_bw="7" op_22_bw="16" op_23_bw="7" op_24_bw="16" op_25_bw="7" op_26_bw="16" op_27_bw="7" op_28_bw="16" op_29_bw="7" op_30_bw="16" op_31_bw="7" op_32_bw="16" op_33_bw="7" op_34_bw="16" op_35_bw="7" op_36_bw="16" op_37_bw="7" op_38_bw="16" op_39_bw="7" op_40_bw="16" op_41_bw="7" op_42_bw="16" op_43_bw="7" op_44_bw="16" op_45_bw="7" op_46_bw="16" op_47_bw="7" op_48_bw="16" op_49_bw="7" op_50_bw="16" op_51_bw="7" op_52_bw="16" op_53_bw="7" op_54_bw="16" op_55_bw="7" op_56_bw="16" op_57_bw="7" op_58_bw="16" op_59_bw="7" op_60_bw="16" op_61_bw="7" op_62_bw="16" op_63_bw="7" op_64_bw="16" op_65_bw="7" op_66_bw="16" op_67_bw="7" op_68_bw="16" op_69_bw="7" op_70_bw="16" op_71_bw="7" op_72_bw="16" op_73_bw="7" op_74_bw="16" op_75_bw="7" op_76_bw="16" op_77_bw="7" op_78_bw="16" op_79_bw="7" op_80_bw="16" op_81_bw="7" op_82_bw="16" op_83_bw="7" op_84_bw="16" op_85_bw="7" op_86_bw="16" op_87_bw="16" op_88_bw="7">
<![CDATA[
entry:51 %a = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.43i16.i16.i7, i7 48, i16 %data_48_val_read, i7 49, i16 %data_49_val_read, i7 50, i16 %data_50_val_read, i7 51, i16 %data_51_val_read, i7 52, i16 %data_52_val_read, i7 53, i16 %data_53_val_read, i7 54, i16 %data_54_val_read, i7 55, i16 %data_55_val_read, i7 56, i16 %data_56_val_read, i7 57, i16 %data_57_val_read, i7 58, i16 %data_58_val_read, i7 59, i16 %data_59_val_read, i7 60, i16 %data_60_val_read, i7 61, i16 %data_61_val_read, i7 62, i16 %data_62_val_read, i7 63, i16 %data_63_val_read, i7 64, i16 %data_64_val_read, i7 65, i16 %data_65_val_read, i7 66, i16 %data_66_val_read, i7 67, i16 %data_67_val_read, i7 68, i16 %data_68_val_read, i7 69, i16 %data_69_val_read, i7 70, i16 %data_70_val_read, i7 71, i16 %data_71_val_read, i7 72, i16 %data_72_val_read, i7 73, i16 %data_73_val_read, i7 74, i16 %data_74_val_read, i7 75, i16 %data_75_val_read, i7 76, i16 %data_76_val_read, i7 77, i16 %data_77_val_read, i7 78, i16 %data_78_val_read, i7 79, i16 %data_79_val_read, i7 80, i16 %data_80_val_read, i7 81, i16 %data_81_val_read, i7 82, i16 %data_82_val_read, i7 83, i16 %data_83_val_read, i7 84, i16 %data_84_val_read, i7 85, i16 %data_85_val_read, i7 86, i16 %data_86_val_read, i7 87, i16 %data_87_val_read, i7 88, i16 %data_88_val_read, i7 89, i16 %data_89_val_read, i7 90, i16 %data_90_val_read, i16 0, i7 %idx_read

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="26" op_0_bw="16">
<![CDATA[
entry:52 %sext_ln42 = sext i16 %a

]]></Node>
<StgValue><ssdm name="sext_ln42"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="24" op_0_bw="16">
<![CDATA[
entry:53 %sext_ln70 = sext i16 %a

]]></Node>
<StgValue><ssdm name="sext_ln70"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:54 %mul_ln73 = mul i24 %sext_ln70, i24 122

]]></Node>
<StgValue><ssdm name="mul_ln73"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:55 %trunc_ln = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %mul_ln73, i32 10, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="14">
<![CDATA[
entry:56 %sext_ln42_3 = sext i14 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln42_3"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:57 %mul_ln42 = mul i26 %sext_ln42, i26 1267

]]></Node>
<StgValue><ssdm name="mul_ln42"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:58 %trunc_ln42_s = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_s"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="7" op_2_bw="16" op_3_bw="7" op_4_bw="16" op_5_bw="7" op_6_bw="16" op_7_bw="7" op_8_bw="16" op_9_bw="7" op_10_bw="16" op_11_bw="7" op_12_bw="16" op_13_bw="7" op_14_bw="16" op_15_bw="7" op_16_bw="16" op_17_bw="7" op_18_bw="16" op_19_bw="7" op_20_bw="16" op_21_bw="7" op_22_bw="16" op_23_bw="7" op_24_bw="16" op_25_bw="7" op_26_bw="16" op_27_bw="7" op_28_bw="16" op_29_bw="7" op_30_bw="16" op_31_bw="7" op_32_bw="16" op_33_bw="7" op_34_bw="16" op_35_bw="7" op_36_bw="16" op_37_bw="7" op_38_bw="16" op_39_bw="7" op_40_bw="16" op_41_bw="7" op_42_bw="16" op_43_bw="7" op_44_bw="16" op_45_bw="7" op_46_bw="16" op_47_bw="7" op_48_bw="16" op_49_bw="7" op_50_bw="16" op_51_bw="7" op_52_bw="16" op_53_bw="7" op_54_bw="16" op_55_bw="7" op_56_bw="16" op_57_bw="7" op_58_bw="16" op_59_bw="7" op_60_bw="16" op_61_bw="7" op_62_bw="16" op_63_bw="7" op_64_bw="16" op_65_bw="7" op_66_bw="16" op_67_bw="7" op_68_bw="16" op_69_bw="7" op_70_bw="16" op_71_bw="7" op_72_bw="16" op_73_bw="7" op_74_bw="16" op_75_bw="7" op_76_bw="16" op_77_bw="7" op_78_bw="16" op_79_bw="7" op_80_bw="16" op_81_bw="7" op_82_bw="16" op_83_bw="7" op_84_bw="16" op_85_bw="7" op_86_bw="16" op_87_bw="16" op_88_bw="7">
<![CDATA[
entry:59 %a_33 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.43i16.i16.i7, i7 48, i16 %data_49_val_read, i7 49, i16 %data_50_val_read, i7 50, i16 %data_51_val_read, i7 51, i16 %data_52_val_read, i7 52, i16 %data_53_val_read, i7 53, i16 %data_54_val_read, i7 54, i16 %data_55_val_read, i7 55, i16 %data_56_val_read, i7 56, i16 %data_57_val_read, i7 57, i16 %data_58_val_read, i7 58, i16 %data_59_val_read, i7 59, i16 %data_60_val_read, i7 60, i16 %data_61_val_read, i7 61, i16 %data_62_val_read, i7 62, i16 %data_63_val_read, i7 63, i16 %data_64_val_read, i7 64, i16 %data_65_val_read, i7 65, i16 %data_66_val_read, i7 66, i16 %data_67_val_read, i7 67, i16 %data_68_val_read, i7 68, i16 %data_69_val_read, i7 69, i16 %data_70_val_read, i7 70, i16 %data_71_val_read, i7 71, i16 %data_72_val_read, i7 72, i16 %data_73_val_read, i7 73, i16 %data_74_val_read, i7 74, i16 %data_75_val_read, i7 75, i16 %data_76_val_read, i7 76, i16 %data_77_val_read, i7 77, i16 %data_78_val_read, i7 78, i16 %data_79_val_read, i7 79, i16 %data_80_val_read, i7 80, i16 %data_81_val_read, i7 81, i16 %data_82_val_read, i7 82, i16 %data_83_val_read, i7 83, i16 %data_84_val_read, i7 84, i16 %data_85_val_read, i7 85, i16 %data_86_val_read, i7 86, i16 %data_87_val_read, i7 87, i16 %data_88_val_read, i7 88, i16 %data_89_val_read, i7 89, i16 %data_90_val_read, i7 90, i16 %data_91_val_read, i16 0, i7 %idx_read

]]></Node>
<StgValue><ssdm name="a_33"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="26" op_0_bw="16">
<![CDATA[
entry:60 %sext_ln42_4 = sext i16 %a_33

]]></Node>
<StgValue><ssdm name="sext_ln42_4"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:61 %mul_ln42_111 = mul i26 %sext_ln42_4, i26 1143

]]></Node>
<StgValue><ssdm name="mul_ln42_111"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:62 %trunc_ln42_113 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_111, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_113"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:63 %shl_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %a_33, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="25" op_0_bw="24">
<![CDATA[
entry:64 %sext_ln73 = sext i24 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln73"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
entry:65 %shl_ln73_3 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_33, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln73_3"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="25" op_0_bw="17">
<![CDATA[
entry:66 %sext_ln73_161 = sext i17 %shl_ln73_3

]]></Node>
<StgValue><ssdm name="sext_ln73_161"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:67 %sub_ln73 = sub i25 %sext_ln73_161, i25 %sext_ln73

]]></Node>
<StgValue><ssdm name="sub_ln73"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:68 %trunc_ln42_114 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %sub_ln73, i32 10, i32 24

]]></Node>
<StgValue><ssdm name="trunc_ln42_114"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="15">
<![CDATA[
entry:69 %sext_ln42_5 = sext i15 %trunc_ln42_114

]]></Node>
<StgValue><ssdm name="sext_ln42_5"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="7" op_2_bw="16" op_3_bw="7" op_4_bw="16" op_5_bw="7" op_6_bw="16" op_7_bw="7" op_8_bw="16" op_9_bw="7" op_10_bw="16" op_11_bw="7" op_12_bw="16" op_13_bw="7" op_14_bw="16" op_15_bw="7" op_16_bw="16" op_17_bw="7" op_18_bw="16" op_19_bw="7" op_20_bw="16" op_21_bw="7" op_22_bw="16" op_23_bw="7" op_24_bw="16" op_25_bw="7" op_26_bw="16" op_27_bw="7" op_28_bw="16" op_29_bw="7" op_30_bw="16" op_31_bw="7" op_32_bw="16" op_33_bw="7" op_34_bw="16" op_35_bw="7" op_36_bw="16" op_37_bw="7" op_38_bw="16" op_39_bw="7" op_40_bw="16" op_41_bw="7" op_42_bw="16" op_43_bw="7" op_44_bw="16" op_45_bw="7" op_46_bw="16" op_47_bw="7" op_48_bw="16" op_49_bw="7" op_50_bw="16" op_51_bw="7" op_52_bw="16" op_53_bw="7" op_54_bw="16" op_55_bw="7" op_56_bw="16" op_57_bw="7" op_58_bw="16" op_59_bw="7" op_60_bw="16" op_61_bw="7" op_62_bw="16" op_63_bw="7" op_64_bw="16" op_65_bw="7" op_66_bw="16" op_67_bw="7" op_68_bw="16" op_69_bw="7" op_70_bw="16" op_71_bw="7" op_72_bw="16" op_73_bw="7" op_74_bw="16" op_75_bw="7" op_76_bw="16" op_77_bw="7" op_78_bw="16" op_79_bw="7" op_80_bw="16" op_81_bw="7" op_82_bw="16" op_83_bw="7" op_84_bw="16" op_85_bw="7" op_86_bw="16" op_87_bw="16" op_88_bw="7">
<![CDATA[
entry:70 %a_34 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.43i16.i16.i7, i7 48, i16 %data_50_val_read, i7 49, i16 %data_51_val_read, i7 50, i16 %data_52_val_read, i7 51, i16 %data_53_val_read, i7 52, i16 %data_54_val_read, i7 53, i16 %data_55_val_read, i7 54, i16 %data_56_val_read, i7 55, i16 %data_57_val_read, i7 56, i16 %data_58_val_read, i7 57, i16 %data_59_val_read, i7 58, i16 %data_60_val_read, i7 59, i16 %data_61_val_read, i7 60, i16 %data_62_val_read, i7 61, i16 %data_63_val_read, i7 62, i16 %data_64_val_read, i7 63, i16 %data_65_val_read, i7 64, i16 %data_66_val_read, i7 65, i16 %data_67_val_read, i7 66, i16 %data_68_val_read, i7 67, i16 %data_69_val_read, i7 68, i16 %data_70_val_read, i7 69, i16 %data_71_val_read, i7 70, i16 %data_72_val_read, i7 71, i16 %data_73_val_read, i7 72, i16 %data_74_val_read, i7 73, i16 %data_75_val_read, i7 74, i16 %data_76_val_read, i7 75, i16 %data_77_val_read, i7 76, i16 %data_78_val_read, i7 77, i16 %data_79_val_read, i7 78, i16 %data_80_val_read, i7 79, i16 %data_81_val_read, i7 80, i16 %data_82_val_read, i7 81, i16 %data_83_val_read, i7 82, i16 %data_84_val_read, i7 83, i16 %data_85_val_read, i7 84, i16 %data_86_val_read, i7 85, i16 %data_87_val_read, i7 86, i16 %data_88_val_read, i7 87, i16 %data_89_val_read, i7 88, i16 %data_90_val_read, i7 89, i16 %data_91_val_read, i7 90, i16 %data_92_val_read, i16 0, i7 %idx_read

]]></Node>
<StgValue><ssdm name="a_34"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="26" op_0_bw="16">
<![CDATA[
entry:71 %sext_ln73_162 = sext i16 %a_34

]]></Node>
<StgValue><ssdm name="sext_ln73_162"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:72 %mul_ln42_112 = mul i26 %sext_ln73_162, i26 67107478

]]></Node>
<StgValue><ssdm name="mul_ln42_112"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:73 %trunc_ln42_115 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_112, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_115"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:74 %mul_ln42_113 = mul i26 %sext_ln73_162, i26 67107127

]]></Node>
<StgValue><ssdm name="mul_ln42_113"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:75 %trunc_ln42_116 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_113, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_116"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16" op_1_bw="7" op_2_bw="16" op_3_bw="7" op_4_bw="16" op_5_bw="7" op_6_bw="16" op_7_bw="7" op_8_bw="16" op_9_bw="7" op_10_bw="16" op_11_bw="7" op_12_bw="16" op_13_bw="7" op_14_bw="16" op_15_bw="7" op_16_bw="16" op_17_bw="7" op_18_bw="16" op_19_bw="7" op_20_bw="16" op_21_bw="7" op_22_bw="16" op_23_bw="7" op_24_bw="16" op_25_bw="7" op_26_bw="16" op_27_bw="7" op_28_bw="16" op_29_bw="7" op_30_bw="16" op_31_bw="7" op_32_bw="16" op_33_bw="7" op_34_bw="16" op_35_bw="7" op_36_bw="16" op_37_bw="7" op_38_bw="16" op_39_bw="7" op_40_bw="16" op_41_bw="7" op_42_bw="16" op_43_bw="7" op_44_bw="16" op_45_bw="7" op_46_bw="16" op_47_bw="7" op_48_bw="16" op_49_bw="7" op_50_bw="16" op_51_bw="7" op_52_bw="16" op_53_bw="7" op_54_bw="16" op_55_bw="7" op_56_bw="16" op_57_bw="7" op_58_bw="16" op_59_bw="7" op_60_bw="16" op_61_bw="7" op_62_bw="16" op_63_bw="7" op_64_bw="16" op_65_bw="7" op_66_bw="16" op_67_bw="7" op_68_bw="16" op_69_bw="7" op_70_bw="16" op_71_bw="7" op_72_bw="16" op_73_bw="7" op_74_bw="16" op_75_bw="7" op_76_bw="16" op_77_bw="7" op_78_bw="16" op_79_bw="7" op_80_bw="16" op_81_bw="7" op_82_bw="16" op_83_bw="7" op_84_bw="16" op_85_bw="7" op_86_bw="16" op_87_bw="16" op_88_bw="7">
<![CDATA[
entry:76 %a_35 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.43i16.i16.i7, i7 48, i16 %data_51_val_read, i7 49, i16 %data_52_val_read, i7 50, i16 %data_53_val_read, i7 51, i16 %data_54_val_read, i7 52, i16 %data_55_val_read, i7 53, i16 %data_56_val_read, i7 54, i16 %data_57_val_read, i7 55, i16 %data_58_val_read, i7 56, i16 %data_59_val_read, i7 57, i16 %data_60_val_read, i7 58, i16 %data_61_val_read, i7 59, i16 %data_62_val_read, i7 60, i16 %data_63_val_read, i7 61, i16 %data_64_val_read, i7 62, i16 %data_65_val_read, i7 63, i16 %data_66_val_read, i7 64, i16 %data_67_val_read, i7 65, i16 %data_68_val_read, i7 66, i16 %data_69_val_read, i7 67, i16 %data_70_val_read, i7 68, i16 %data_71_val_read, i7 69, i16 %data_72_val_read, i7 70, i16 %data_73_val_read, i7 71, i16 %data_74_val_read, i7 72, i16 %data_75_val_read, i7 73, i16 %data_76_val_read, i7 74, i16 %data_77_val_read, i7 75, i16 %data_78_val_read, i7 76, i16 %data_79_val_read, i7 77, i16 %data_80_val_read, i7 78, i16 %data_81_val_read, i7 79, i16 %data_82_val_read, i7 80, i16 %data_83_val_read, i7 81, i16 %data_84_val_read, i7 82, i16 %data_85_val_read, i7 83, i16 %data_86_val_read, i7 84, i16 %data_87_val_read, i7 85, i16 %data_88_val_read, i7 86, i16 %data_89_val_read, i7 87, i16 %data_90_val_read, i7 88, i16 %data_91_val_read, i7 89, i16 %data_92_val_read, i7 90, i16 %data_93_val_read, i16 0, i7 %idx_read

]]></Node>
<StgValue><ssdm name="a_35"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="26" op_0_bw="16">
<![CDATA[
entry:77 %sext_ln73_163 = sext i16 %a_35

]]></Node>
<StgValue><ssdm name="sext_ln73_163"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:78 %mul_ln42_114 = mul i26 %sext_ln73_163, i26 580

]]></Node>
<StgValue><ssdm name="mul_ln42_114"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:79 %trunc_ln42_117 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_114, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_117"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:80 %mul_ln42_115 = mul i26 %sext_ln73_163, i26 812

]]></Node>
<StgValue><ssdm name="mul_ln42_115"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:81 %trunc_ln42_118 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_115, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_118"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="7" op_2_bw="16" op_3_bw="7" op_4_bw="16" op_5_bw="7" op_6_bw="16" op_7_bw="7" op_8_bw="16" op_9_bw="7" op_10_bw="16" op_11_bw="7" op_12_bw="16" op_13_bw="7" op_14_bw="16" op_15_bw="7" op_16_bw="16" op_17_bw="7" op_18_bw="16" op_19_bw="7" op_20_bw="16" op_21_bw="7" op_22_bw="16" op_23_bw="7" op_24_bw="16" op_25_bw="7" op_26_bw="16" op_27_bw="7" op_28_bw="16" op_29_bw="7" op_30_bw="16" op_31_bw="7" op_32_bw="16" op_33_bw="7" op_34_bw="16" op_35_bw="7" op_36_bw="16" op_37_bw="7" op_38_bw="16" op_39_bw="7" op_40_bw="16" op_41_bw="7" op_42_bw="16" op_43_bw="7" op_44_bw="16" op_45_bw="7" op_46_bw="16" op_47_bw="7" op_48_bw="16" op_49_bw="7" op_50_bw="16" op_51_bw="7" op_52_bw="16" op_53_bw="7" op_54_bw="16" op_55_bw="7" op_56_bw="16" op_57_bw="7" op_58_bw="16" op_59_bw="7" op_60_bw="16" op_61_bw="7" op_62_bw="16" op_63_bw="7" op_64_bw="16" op_65_bw="7" op_66_bw="16" op_67_bw="7" op_68_bw="16" op_69_bw="7" op_70_bw="16" op_71_bw="7" op_72_bw="16" op_73_bw="7" op_74_bw="16" op_75_bw="7" op_76_bw="16" op_77_bw="7" op_78_bw="16" op_79_bw="7" op_80_bw="16" op_81_bw="7" op_82_bw="16" op_83_bw="7" op_84_bw="16" op_85_bw="7" op_86_bw="16" op_87_bw="16" op_88_bw="7">
<![CDATA[
entry:82 %a_36 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.43i16.i16.i7, i7 48, i16 %data_52_val_read, i7 49, i16 %data_53_val_read, i7 50, i16 %data_54_val_read, i7 51, i16 %data_55_val_read, i7 52, i16 %data_56_val_read, i7 53, i16 %data_57_val_read, i7 54, i16 %data_58_val_read, i7 55, i16 %data_59_val_read, i7 56, i16 %data_60_val_read, i7 57, i16 %data_61_val_read, i7 58, i16 %data_62_val_read, i7 59, i16 %data_63_val_read, i7 60, i16 %data_64_val_read, i7 61, i16 %data_65_val_read, i7 62, i16 %data_66_val_read, i7 63, i16 %data_67_val_read, i7 64, i16 %data_68_val_read, i7 65, i16 %data_69_val_read, i7 66, i16 %data_70_val_read, i7 67, i16 %data_71_val_read, i7 68, i16 %data_72_val_read, i7 69, i16 %data_73_val_read, i7 70, i16 %data_74_val_read, i7 71, i16 %data_75_val_read, i7 72, i16 %data_76_val_read, i7 73, i16 %data_77_val_read, i7 74, i16 %data_78_val_read, i7 75, i16 %data_79_val_read, i7 76, i16 %data_80_val_read, i7 77, i16 %data_81_val_read, i7 78, i16 %data_82_val_read, i7 79, i16 %data_83_val_read, i7 80, i16 %data_84_val_read, i7 81, i16 %data_85_val_read, i7 82, i16 %data_86_val_read, i7 83, i16 %data_87_val_read, i7 84, i16 %data_88_val_read, i7 85, i16 %data_89_val_read, i7 86, i16 %data_90_val_read, i7 87, i16 %data_91_val_read, i7 88, i16 %data_92_val_read, i7 89, i16 %data_93_val_read, i7 90, i16 %data_94_val_read, i16 0, i7 %idx_read

]]></Node>
<StgValue><ssdm name="a_36"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="16">
<![CDATA[
entry:83 %sext_ln70_3 = sext i16 %a_36

]]></Node>
<StgValue><ssdm name="sext_ln70_3"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="26" op_0_bw="16">
<![CDATA[
entry:84 %sext_ln70_4 = sext i16 %a_36

]]></Node>
<StgValue><ssdm name="sext_ln70_4"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:85 %mul_ln73_3 = mul i26 %sext_ln70_4, i26 450

]]></Node>
<StgValue><ssdm name="mul_ln73_3"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:86 %trunc_ln42_119 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_3, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_119"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:87 %mul_ln73_4 = mul i24 %sext_ln70_3, i24 115

]]></Node>
<StgValue><ssdm name="mul_ln73_4"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:88 %trunc_ln42_120 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %mul_ln73_4, i32 10, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln42_120"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="14">
<![CDATA[
entry:89 %sext_ln42_6 = sext i14 %trunc_ln42_120

]]></Node>
<StgValue><ssdm name="sext_ln42_6"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="7" op_2_bw="16" op_3_bw="7" op_4_bw="16" op_5_bw="7" op_6_bw="16" op_7_bw="7" op_8_bw="16" op_9_bw="7" op_10_bw="16" op_11_bw="7" op_12_bw="16" op_13_bw="7" op_14_bw="16" op_15_bw="7" op_16_bw="16" op_17_bw="7" op_18_bw="16" op_19_bw="7" op_20_bw="16" op_21_bw="7" op_22_bw="16" op_23_bw="7" op_24_bw="16" op_25_bw="7" op_26_bw="16" op_27_bw="7" op_28_bw="16" op_29_bw="7" op_30_bw="16" op_31_bw="7" op_32_bw="16" op_33_bw="7" op_34_bw="16" op_35_bw="7" op_36_bw="16" op_37_bw="7" op_38_bw="16" op_39_bw="7" op_40_bw="16" op_41_bw="7" op_42_bw="16" op_43_bw="7" op_44_bw="16" op_45_bw="7" op_46_bw="16" op_47_bw="7" op_48_bw="16" op_49_bw="7" op_50_bw="16" op_51_bw="7" op_52_bw="16" op_53_bw="7" op_54_bw="16" op_55_bw="7" op_56_bw="16" op_57_bw="7" op_58_bw="16" op_59_bw="7" op_60_bw="16" op_61_bw="7" op_62_bw="16" op_63_bw="7" op_64_bw="16" op_65_bw="7" op_66_bw="16" op_67_bw="7" op_68_bw="16" op_69_bw="7" op_70_bw="16" op_71_bw="7" op_72_bw="16" op_73_bw="7" op_74_bw="16" op_75_bw="7" op_76_bw="16" op_77_bw="7" op_78_bw="16" op_79_bw="7" op_80_bw="16" op_81_bw="7" op_82_bw="16" op_83_bw="7" op_84_bw="16" op_85_bw="7" op_86_bw="16" op_87_bw="16" op_88_bw="7">
<![CDATA[
entry:90 %a_37 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.43i16.i16.i7, i7 48, i16 %data_53_val_read, i7 49, i16 %data_54_val_read, i7 50, i16 %data_55_val_read, i7 51, i16 %data_56_val_read, i7 52, i16 %data_57_val_read, i7 53, i16 %data_58_val_read, i7 54, i16 %data_59_val_read, i7 55, i16 %data_60_val_read, i7 56, i16 %data_61_val_read, i7 57, i16 %data_62_val_read, i7 58, i16 %data_63_val_read, i7 59, i16 %data_64_val_read, i7 60, i16 %data_65_val_read, i7 61, i16 %data_66_val_read, i7 62, i16 %data_67_val_read, i7 63, i16 %data_68_val_read, i7 64, i16 %data_69_val_read, i7 65, i16 %data_70_val_read, i7 66, i16 %data_71_val_read, i7 67, i16 %data_72_val_read, i7 68, i16 %data_73_val_read, i7 69, i16 %data_74_val_read, i7 70, i16 %data_75_val_read, i7 71, i16 %data_76_val_read, i7 72, i16 %data_77_val_read, i7 73, i16 %data_78_val_read, i7 74, i16 %data_79_val_read, i7 75, i16 %data_80_val_read, i7 76, i16 %data_81_val_read, i7 77, i16 %data_82_val_read, i7 78, i16 %data_83_val_read, i7 79, i16 %data_84_val_read, i7 80, i16 %data_85_val_read, i7 81, i16 %data_86_val_read, i7 82, i16 %data_87_val_read, i7 83, i16 %data_88_val_read, i7 84, i16 %data_89_val_read, i7 85, i16 %data_90_val_read, i7 86, i16 %data_91_val_read, i7 87, i16 %data_92_val_read, i7 88, i16 %data_93_val_read, i7 89, i16 %data_94_val_read, i7 90, i16 %data_95_val_read, i16 0, i7 %idx_read

]]></Node>
<StgValue><ssdm name="a_37"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="26" op_0_bw="16">
<![CDATA[
entry:91 %sext_ln70_5 = sext i16 %a_37

]]></Node>
<StgValue><ssdm name="sext_ln70_5"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:92 %mul_ln42_116 = mul i26 %sext_ln70_5, i26 656

]]></Node>
<StgValue><ssdm name="mul_ln42_116"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:93 %trunc_ln42_121 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_116, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_121"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:94 %mul_ln73_5 = mul i26 %sext_ln70_5, i26 451

]]></Node>
<StgValue><ssdm name="mul_ln73_5"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:95 %trunc_ln42_122 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_5, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_122"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:96 %add_ln58 = add i16 %sext_ln42_3, i16 %trunc_ln42_115

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:97 %add_ln58_87 = add i16 %add_ln58, i16 %trunc_ln42_113

]]></Node>
<StgValue><ssdm name="add_ln58_87"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:98 %add_ln58_88 = add i16 %trunc_ln42_119, i16 %trunc_ln42_121

]]></Node>
<StgValue><ssdm name="add_ln58_88"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:99 %add_ln58_89 = add i16 %add_ln58_88, i16 %trunc_ln42_117

]]></Node>
<StgValue><ssdm name="add_ln58_89"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:100 %add_ln58_90 = add i16 %add_ln58_89, i16 %add_ln58_87

]]></Node>
<StgValue><ssdm name="add_ln58_90"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:101 %add_ln58_91 = add i16 %trunc_ln42_s, i16 %trunc_ln42_116

]]></Node>
<StgValue><ssdm name="add_ln58_91"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:102 %add_ln58_92 = add i16 %add_ln58_91, i16 %sext_ln42_5

]]></Node>
<StgValue><ssdm name="add_ln58_92"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:103 %add_ln58_93 = add i16 %sext_ln42_6, i16 %trunc_ln42_122

]]></Node>
<StgValue><ssdm name="add_ln58_93"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:104 %add_ln58_94 = add i16 %add_ln58_93, i16 %trunc_ln42_118

]]></Node>
<StgValue><ssdm name="add_ln58_94"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:105 %add_ln58_95 = add i16 %add_ln58_94, i16 %add_ln58_92

]]></Node>
<StgValue><ssdm name="add_ln58_95"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="16">
<![CDATA[
entry:106 %mrv = insertvalue i32 <undef>, i16 %add_ln58_90

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="16">
<![CDATA[
entry:107 %mrv_1 = insertvalue i32 %mrv, i16 %add_ln58_95

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="32">
<![CDATA[
entry:108 %ret_ln68 = ret i32 %mrv_1

]]></Node>
<StgValue><ssdm name="ret_ln68"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
