
          Lattice Mapping Report File for Design Module 'SCHEMAPLIS'


Design Information
------------------

Command line:   map -a LatticeXP2 -p LFXP2-5E -t TQFP144 -s 6 -oc Commercial
     LD3_LD3.ngd -o LD3_LD3_map.ncd -pr LD3_LD3.prf -mp LD3_LD3.mrp -lpf
     C:/Users/Z585/Desktop/LDtrecias/LD3/LD3_LD3_synplify.lpf -lpf
     C:/Users/Z585/Desktop/LDtrecias/LD3.lpf -gui -msgset
     C:/Users/Z585/Desktop/LDtrecias/promote.xml 
Target Vendor:  LATTICE
Target Device:  LFXP2-5ETQFP144
Target Performance:   6
Mapper:  mg5a00,  version:  Diamond (64-bit) 3.6.0.83.4
Mapped on:  04/20/16  16:27:10

Design Summary
--------------

   Number of registers:      8 out of  3864 (0%)
      PFU registers:            8 out of  3564 (0%)
      PIO registers:            0 out of   300 (0%)
   Number of SLICEs:        16 out of  2376 (1%)
      SLICEs as Logic/ROM:     16 out of  2376 (1%)
      SLICEs as RAM:            0 out of   405 (0%)
      SLICEs as Carry:          0 out of  2376 (0%)
   Number of LUT4s:         23 out of  4752 (0%)
      Number used as logic LUTs:         23
      Number used as distributed RAM:     0
      Number used as ripple logic:        0
      Number used as shift registers:     0
   Number of PIO sites used: 12 out of 100 (12%)
   Number of PIO FIXEDDELAY:    0
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of block RAMs:  0 out of 9 (0%)
   Number of CLKDIVs:  0 out of 2 (0%)
   Number of GSRs:  0 out of 1 (0%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.

        Number Of Mapped DSP Components:
   --------------------------------
   MULT36X36B          0
   MULT18X18B          0
   MULT18X18MACB       0
   MULT18X18ADDSUBB    0
   MULT18X18ADDSUBSUMB 0
   MULT9X9B            0
   MULT9X9ADDSUBB      0
   MULT9X9ADDSUBSUMB   0
   --------------------------------
   Number of Used DSP Sites:  0 out of 24 (0 %)

                                    Page 1




Design:  SCHEMAPLIS                                    Date:  04/20/16  16:27:10

Design Summary (cont)
---------------------
   Number of clocks:  1
     Net clock_c: 4 loads, 4 rising, 0 falling (Driver: PIO clock )
   Number of Clock Enables:  0
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net A0_c: 8 loads
     Net reset_c: 8 loads
     Net A1_c: 7 loads
     Net N_18: 4 loads
     Net N_37: 3 loads
     Net N_4: 3 loads
     Net N_5: 3 loads
     Net N_7: 3 loads
     Net N_8: 3 loads
     Net N_10: 2 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+------------+
| IO Name             | Direction | Levelmode | IO         | FIXEDDELAY |
|                     |           |  IO_TYPE  | Register   |            |
+---------------------+-----------+-----------+------------+------------+
| Q4                  | OUTPUT    | LVCMOS25  |            |            |
+---------------------+-----------+-----------+------------+------------+
| A0                  | INPUT     | LVCMOS25  |            |            |
+---------------------+-----------+-----------+------------+------------+
| Q1                  | OUTPUT    | LVCMOS25  |            |            |
+---------------------+-----------+-----------+------------+------------+
| Q3                  | OUTPUT    | LVCMOS25  |            |            |
+---------------------+-----------+-----------+------------+------------+
| Q2                  | OUTPUT    | LVCMOS25  |            |            |
+---------------------+-----------+-----------+------------+------------+
| Q0                  | OUTPUT    | LVCMOS25  |            |            |
+---------------------+-----------+-----------+------------+------------+
| Q5                  | OUTPUT    | LVCMOS25  |            |            |
+---------------------+-----------+-----------+------------+------------+
| Q6                  | OUTPUT    | LVCMOS25  |            |            |
+---------------------+-----------+-----------+------------+------------+
| Q7                  | OUTPUT    | LVCMOS25  |            |            |
+---------------------+-----------+-----------+------------+------------+
| clock               | INPUT     | LVCMOS25  |            |            |
+---------------------+-----------+-----------+------------+------------+

                                    Page 2




Design:  SCHEMAPLIS                                    Date:  04/20/16  16:27:10

IO (PIO) Attributes (cont)
--------------------------
| reset               | INPUT     | LVCMOS25  |            |            |
+---------------------+-----------+-----------+------------+------------+
| A1                  | INPUT     | LVCMOS25  |            |            |
+---------------------+-----------+-----------+------------+------------+

Removed logic
-------------

Block GSR_INST undriven or does not drive anything - clipped.
Signal I26/Z1 was merged into signal N_18
Signal I26/Z0 undriven or does not drive anything - clipped.
Signal GND undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.
Block I26/LUT1 was optimized away.
Block I26/LUT0 was optimized away.
Block GND was optimized away.
Block VCC was optimized away.

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 3 secs  
   Peak Memory Usage: 34 MB
        
































                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights
     reserved.
