examples/corundum/fpga/common/rtl
cpl_queue_manager
xc7k70tfbv676-1
synthesis
OP_TABLE_SIZE, QUEUE_INDEX_WIDTH, PIPELINE
clk


2000
1, 4, 9
d
4 256
4 128
2 16
