<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\GitHub\askorv32\hw\impl\gwsynthesis\riscv.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\GitHub\askorv32\hw\src\riscv.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Sep 25 09:40:06 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>11426</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>10613</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>2</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>1958</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>49</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>gw_gao_inst_0/tck_ibuf/I </td>
</tr>
<tr>
<td>clk_p</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_p_s0/Q </td>
</tr>
<tr>
<td>n5_6</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>n5_s2/F </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>52.960(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_p</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">29.510(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>n5_6</td>
<td>50.000(MHz)</td>
<td>549.678(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_p</td>
<td>Setup</td>
<td>-15043.908</td>
<td>1594</td>
</tr>
<tr>
<td>clk_p</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n5_6</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n5_6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-24.344</td>
<td>imem/sp_inst_2/DO[6]</td>
<td>riscv/rf[4]_11_s0/D</td>
<td>clk:[R]</td>
<td>clk_p:[R]</td>
<td>20.000</td>
<td>3.111</td>
<td>40.802</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-24.344</td>
<td>imem/sp_inst_2/DO[6]</td>
<td>riscv/rf[7]_11_s0/D</td>
<td>clk:[R]</td>
<td>clk_p:[R]</td>
<td>20.000</td>
<td>3.111</td>
<td>40.802</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-24.344</td>
<td>imem/sp_inst_2/DO[6]</td>
<td>riscv/rf[13]_11_s0/D</td>
<td>clk:[R]</td>
<td>clk_p:[R]</td>
<td>20.000</td>
<td>3.111</td>
<td>40.802</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-24.344</td>
<td>imem/sp_inst_2/DO[6]</td>
<td>riscv/rf[15]_11_s0/D</td>
<td>clk:[R]</td>
<td>clk_p:[R]</td>
<td>20.000</td>
<td>3.111</td>
<td>40.802</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-24.334</td>
<td>imem/sp_inst_2/DO[6]</td>
<td>riscv/rf[2]_11_s0/D</td>
<td>clk:[R]</td>
<td>clk_p:[R]</td>
<td>20.000</td>
<td>3.111</td>
<td>40.793</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-24.334</td>
<td>imem/sp_inst_2/DO[6]</td>
<td>riscv/rf[5]_11_s0/D</td>
<td>clk:[R]</td>
<td>clk_p:[R]</td>
<td>20.000</td>
<td>3.111</td>
<td>40.793</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-23.855</td>
<td>imem/sp_inst_2/DO[6]</td>
<td>riscv/rf[1]_11_s0/D</td>
<td>clk:[R]</td>
<td>clk_p:[R]</td>
<td>20.000</td>
<td>3.111</td>
<td>40.313</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-23.855</td>
<td>imem/sp_inst_2/DO[6]</td>
<td>riscv/rf[16]_11_s0/D</td>
<td>clk:[R]</td>
<td>clk_p:[R]</td>
<td>20.000</td>
<td>3.111</td>
<td>40.313</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-23.669</td>
<td>imem/sp_inst_2/DO[6]</td>
<td>riscv/rf[11]_11_s0/D</td>
<td>clk:[R]</td>
<td>clk_p:[R]</td>
<td>20.000</td>
<td>3.111</td>
<td>40.128</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-23.669</td>
<td>imem/sp_inst_2/DO[6]</td>
<td>riscv/rf[12]_11_s0/D</td>
<td>clk:[R]</td>
<td>clk_p:[R]</td>
<td>20.000</td>
<td>3.111</td>
<td>40.128</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-23.659</td>
<td>imem/sp_inst_2/DO[6]</td>
<td>riscv/rf[3]_11_s0/D</td>
<td>clk:[R]</td>
<td>clk_p:[R]</td>
<td>20.000</td>
<td>3.111</td>
<td>40.118</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-23.360</td>
<td>imem/sp_inst_2/DO[6]</td>
<td>riscv/rf[0]_11_s0/D</td>
<td>clk:[R]</td>
<td>clk_p:[R]</td>
<td>20.000</td>
<td>3.111</td>
<td>39.819</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-23.360</td>
<td>imem/sp_inst_2/DO[6]</td>
<td>riscv/rf[18]_11_s0/D</td>
<td>clk:[R]</td>
<td>clk_p:[R]</td>
<td>20.000</td>
<td>3.111</td>
<td>39.819</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-23.360</td>
<td>imem/sp_inst_2/DO[6]</td>
<td>riscv/rf[26]_11_s0/D</td>
<td>clk:[R]</td>
<td>clk_p:[R]</td>
<td>20.000</td>
<td>3.111</td>
<td>39.819</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-23.360</td>
<td>imem/sp_inst_2/DO[6]</td>
<td>riscv/rf[27]_11_s0/D</td>
<td>clk:[R]</td>
<td>clk_p:[R]</td>
<td>20.000</td>
<td>3.111</td>
<td>39.819</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-23.351</td>
<td>imem/sp_inst_2/DO[6]</td>
<td>riscv/rf[6]_11_s0/D</td>
<td>clk:[R]</td>
<td>clk_p:[R]</td>
<td>20.000</td>
<td>3.111</td>
<td>39.810</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-23.351</td>
<td>imem/sp_inst_2/DO[6]</td>
<td>riscv/rf[14]_11_s0/D</td>
<td>clk:[R]</td>
<td>clk_p:[R]</td>
<td>20.000</td>
<td>3.111</td>
<td>39.810</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-23.324</td>
<td>imem/sp_inst_2/DO[6]</td>
<td>riscv/rf[10]_11_s0/D</td>
<td>clk:[R]</td>
<td>clk_p:[R]</td>
<td>20.000</td>
<td>3.111</td>
<td>39.783</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-23.180</td>
<td>imem/sp_inst_2/DO[6]</td>
<td>riscv/rf[8]_11_s0/D</td>
<td>clk:[R]</td>
<td>clk_p:[R]</td>
<td>20.000</td>
<td>3.111</td>
<td>39.639</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-23.180</td>
<td>imem/sp_inst_2/DO[6]</td>
<td>riscv/rf[9]_11_s0/D</td>
<td>clk:[R]</td>
<td>clk_p:[R]</td>
<td>20.000</td>
<td>3.111</td>
<td>39.639</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-23.180</td>
<td>imem/sp_inst_2/DO[6]</td>
<td>riscv/rf[19]_11_s0/D</td>
<td>clk:[R]</td>
<td>clk_p:[R]</td>
<td>20.000</td>
<td>3.111</td>
<td>39.639</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-23.180</td>
<td>imem/sp_inst_2/DO[6]</td>
<td>riscv/rf[20]_11_s0/D</td>
<td>clk:[R]</td>
<td>clk_p:[R]</td>
<td>20.000</td>
<td>3.111</td>
<td>39.639</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-23.170</td>
<td>imem/sp_inst_2/DO[6]</td>
<td>riscv/rf[21]_11_s0/D</td>
<td>clk:[R]</td>
<td>clk_p:[R]</td>
<td>20.000</td>
<td>3.111</td>
<td>39.629</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-23.056</td>
<td>imem/sp_inst_2/DO[6]</td>
<td>riscv/rf[7]_13_s0/D</td>
<td>clk:[R]</td>
<td>clk_p:[R]</td>
<td>20.000</td>
<td>3.111</td>
<td>39.515</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-23.056</td>
<td>imem/sp_inst_2/DO[6]</td>
<td>riscv/rf[11]_13_s0/D</td>
<td>clk:[R]</td>
<td>clk_p:[R]</td>
<td>20.000</td>
<td>3.111</td>
<td>39.515</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.538</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
<td>clk_p:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-3.970</td>
<td>1.462</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.373</td>
<td>riscv/PC_6_s0/Q</td>
<td>imem/sp_inst_2/AD[7]</td>
<td>clk_p:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.344</td>
<td>1.154</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.371</td>
<td>riscv/PC_8_s0/Q</td>
<td>imem/sp_inst_1/AD[9]</td>
<td>clk_p:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.344</td>
<td>1.157</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.358</td>
<td>riscv/PC_10_s0/Q</td>
<td>imem/sp_inst_2/AD[11]</td>
<td>clk_p:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.344</td>
<td>1.170</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.355</td>
<td>riscv/PC_6_s0/Q</td>
<td>imem/sp_inst_1/AD[7]</td>
<td>clk_p:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.344</td>
<td>1.173</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.355</td>
<td>riscv/PC_11_s0/Q</td>
<td>imem/sp_inst_0/AD[12]</td>
<td>clk_p:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.344</td>
<td>1.173</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.308</td>
<td>clk_p_s0/D</td>
<td>clk_p_s0/D</td>
<td>n5_6:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>2.033</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.124</td>
<td>riscv/PC_7_s0/Q</td>
<td>imem/sp_inst_1/AD[8]</td>
<td>clk_p:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.344</td>
<td>1.404</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.121</td>
<td>riscv/PC_12_s0/Q</td>
<td>imem/sp_inst_2/AD[13]</td>
<td>clk_p:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.344</td>
<td>1.407</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.121</td>
<td>riscv/PC_12_s0/Q</td>
<td>imem/sp_inst_1/AD[13]</td>
<td>clk_p:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.344</td>
<td>1.407</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.120</td>
<td>riscv/PC_11_s0/Q</td>
<td>imem/sp_inst_3/AD[12]</td>
<td>clk_p:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.344</td>
<td>1.408</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.120</td>
<td>riscv/PC_10_s0/Q</td>
<td>imem/sp_inst_3/AD[11]</td>
<td>clk_p:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.344</td>
<td>1.408</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.120</td>
<td>riscv/PC_3_s0/Q</td>
<td>imem/sp_inst_2/AD[4]</td>
<td>clk_p:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.344</td>
<td>1.408</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.120</td>
<td>riscv/PC_3_s0/Q</td>
<td>imem/sp_inst_1/AD[4]</td>
<td>clk_p:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.344</td>
<td>1.408</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.120</td>
<td>riscv/PC_10_s0/Q</td>
<td>imem/sp_inst_0/AD[11]</td>
<td>clk_p:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.344</td>
<td>1.408</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.091</td>
<td>riscv/PC_6_s0/Q</td>
<td>imem/sp_inst_0/AD[7]</td>
<td>clk_p:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.344</td>
<td>1.437</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.089</td>
<td>riscv/PC_10_s0/Q</td>
<td>imem/sp_inst_1/AD[11]</td>
<td>clk_p:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.344</td>
<td>1.439</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-1.087</td>
<td>riscv/PC_2_s0/Q</td>
<td>imem/sp_inst_2/AD[3]</td>
<td>clk_p:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.344</td>
<td>1.441</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-1.067</td>
<td>riscv/PC_2_s0/Q</td>
<td>imem/sp_inst_1/AD[3]</td>
<td>clk_p:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.344</td>
<td>1.461</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-1.051</td>
<td>riscv/PC_11_s0/Q</td>
<td>imem/sp_inst_2/AD[12]</td>
<td>clk_p:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.344</td>
<td>1.477</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-1.050</td>
<td>riscv/PC_4_s0/Q</td>
<td>imem/sp_inst_1/AD[5]</td>
<td>clk_p:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.344</td>
<td>1.478</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-1.049</td>
<td>riscv/PC_9_s0/Q</td>
<td>imem/sp_inst_1/AD[10]</td>
<td>clk_p:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.344</td>
<td>1.479</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-1.029</td>
<td>riscv/PC_5_s0/Q</td>
<td>imem/sp_inst_3/AD[6]</td>
<td>clk_p:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.344</td>
<td>1.499</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-1.011</td>
<td>riscv/PC_5_s0/Q</td>
<td>imem/sp_inst_1/AD[6]</td>
<td>clk_p:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.344</td>
<td>1.517</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.897</td>
<td>riscv/PC_11_s0/Q</td>
<td>imem/sp_inst_1/AD[12]</td>
<td>clk_p:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.344</td>
<td>1.631</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>11.384</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
<td>n5_6:[R]</td>
<td>tck_pad_i:[R]</td>
<td>10.000</td>
<td>-4.712</td>
<td>3.254</td>
</tr>
<tr>
<td>2</td>
<td>11.384</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
<td>n5_6:[R]</td>
<td>tck_pad_i:[R]</td>
<td>10.000</td>
<td>-4.712</td>
<td>3.254</td>
</tr>
<tr>
<td>3</td>
<td>11.384</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
<td>n5_6:[R]</td>
<td>tck_pad_i:[R]</td>
<td>10.000</td>
<td>-4.712</td>
<td>3.254</td>
</tr>
<tr>
<td>4</td>
<td>14.423</td>
<td>rst_sync_n_s6/Q</td>
<td>dmem/RAM[15]_31_s0/CLEAR</td>
<td>clk_p:[R]</td>
<td>clk_p:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.534</td>
</tr>
<tr>
<td>5</td>
<td>14.423</td>
<td>rst_sync_n_s6/Q</td>
<td>dmem/RAM[0]_0_s0/CLEAR</td>
<td>clk_p:[R]</td>
<td>clk_p:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.534</td>
</tr>
<tr>
<td>6</td>
<td>14.423</td>
<td>rst_sync_n_s6/Q</td>
<td>dmem/RAM[0]_1_s0/CLEAR</td>
<td>clk_p:[R]</td>
<td>clk_p:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.534</td>
</tr>
<tr>
<td>7</td>
<td>14.423</td>
<td>rst_sync_n_s6/Q</td>
<td>dmem/RAM[0]_2_s0/CLEAR</td>
<td>clk_p:[R]</td>
<td>clk_p:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.534</td>
</tr>
<tr>
<td>8</td>
<td>14.423</td>
<td>rst_sync_n_s6/Q</td>
<td>dmem/RAM[0]_3_s0/CLEAR</td>
<td>clk_p:[R]</td>
<td>clk_p:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.534</td>
</tr>
<tr>
<td>9</td>
<td>14.423</td>
<td>rst_sync_n_s6/Q</td>
<td>dmem/RAM[0]_4_s0/CLEAR</td>
<td>clk_p:[R]</td>
<td>clk_p:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.534</td>
</tr>
<tr>
<td>10</td>
<td>14.423</td>
<td>rst_sync_n_s6/Q</td>
<td>dmem/RAM[0]_5_s0/CLEAR</td>
<td>clk_p:[R]</td>
<td>clk_p:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.534</td>
</tr>
<tr>
<td>11</td>
<td>14.423</td>
<td>rst_sync_n_s6/Q</td>
<td>dmem/RAM[0]_6_s0/CLEAR</td>
<td>clk_p:[R]</td>
<td>clk_p:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.534</td>
</tr>
<tr>
<td>12</td>
<td>14.423</td>
<td>rst_sync_n_s6/Q</td>
<td>dmem/RAM[0]_7_s0/CLEAR</td>
<td>clk_p:[R]</td>
<td>clk_p:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.534</td>
</tr>
<tr>
<td>13</td>
<td>14.423</td>
<td>rst_sync_n_s6/Q</td>
<td>dmem/RAM[0]_8_s0/CLEAR</td>
<td>clk_p:[R]</td>
<td>clk_p:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.534</td>
</tr>
<tr>
<td>14</td>
<td>14.423</td>
<td>rst_sync_n_s6/Q</td>
<td>dmem/RAM[0]_9_s0/CLEAR</td>
<td>clk_p:[R]</td>
<td>clk_p:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.534</td>
</tr>
<tr>
<td>15</td>
<td>14.423</td>
<td>rst_sync_n_s6/Q</td>
<td>dmem/RAM[0]_10_s0/CLEAR</td>
<td>clk_p:[R]</td>
<td>clk_p:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.534</td>
</tr>
<tr>
<td>16</td>
<td>14.423</td>
<td>rst_sync_n_s6/Q</td>
<td>dmem/RAM[0]_11_s0/CLEAR</td>
<td>clk_p:[R]</td>
<td>clk_p:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.534</td>
</tr>
<tr>
<td>17</td>
<td>14.423</td>
<td>rst_sync_n_s6/Q</td>
<td>dmem/RAM[0]_12_s0/CLEAR</td>
<td>clk_p:[R]</td>
<td>clk_p:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.534</td>
</tr>
<tr>
<td>18</td>
<td>14.423</td>
<td>rst_sync_n_s6/Q</td>
<td>dmem/RAM[0]_13_s0/CLEAR</td>
<td>clk_p:[R]</td>
<td>clk_p:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.534</td>
</tr>
<tr>
<td>19</td>
<td>14.423</td>
<td>rst_sync_n_s6/Q</td>
<td>dmem/RAM[0]_14_s0/CLEAR</td>
<td>clk_p:[R]</td>
<td>clk_p:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.534</td>
</tr>
<tr>
<td>20</td>
<td>14.423</td>
<td>rst_sync_n_s6/Q</td>
<td>dmem/RAM[0]_15_s0/CLEAR</td>
<td>clk_p:[R]</td>
<td>clk_p:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.534</td>
</tr>
<tr>
<td>21</td>
<td>14.423</td>
<td>rst_sync_n_s6/Q</td>
<td>dmem/RAM[0]_16_s0/CLEAR</td>
<td>clk_p:[R]</td>
<td>clk_p:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.534</td>
</tr>
<tr>
<td>22</td>
<td>14.423</td>
<td>rst_sync_n_s6/Q</td>
<td>dmem/RAM[0]_17_s0/CLEAR</td>
<td>clk_p:[R]</td>
<td>clk_p:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.534</td>
</tr>
<tr>
<td>23</td>
<td>14.423</td>
<td>rst_sync_n_s6/Q</td>
<td>dmem/RAM[0]_18_s0/CLEAR</td>
<td>clk_p:[R]</td>
<td>clk_p:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.534</td>
</tr>
<tr>
<td>24</td>
<td>14.423</td>
<td>rst_sync_n_s6/Q</td>
<td>dmem/RAM[0]_19_s0/CLEAR</td>
<td>clk_p:[R]</td>
<td>clk_p:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.534</td>
</tr>
<tr>
<td>25</td>
<td>14.423</td>
<td>rst_sync_n_s6/Q</td>
<td>dmem/RAM[0]_20_s0/CLEAR</td>
<td>clk_p:[R]</td>
<td>clk_p:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.534</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.763</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
<td>n5_6:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-3.595</td>
<td>1.874</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.763</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
<td>n5_6:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-3.595</td>
<td>1.874</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.763</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
<td>n5_6:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-3.595</td>
<td>1.874</td>
</tr>
<tr>
<td>4</td>
<td>2.206</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_sep_s0/CLEAR</td>
<td>n5_6:[R]</td>
<td>clk_p:[R]</td>
<td>0.000</td>
<td>0.375</td>
<td>1.874</td>
</tr>
<tr>
<td>5</td>
<td>2.206</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_0_s0/CLEAR</td>
<td>n5_6:[R]</td>
<td>clk_p:[R]</td>
<td>0.000</td>
<td>0.375</td>
<td>1.874</td>
</tr>
<tr>
<td>6</td>
<td>2.206</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_1_s0/CLEAR</td>
<td>n5_6:[R]</td>
<td>clk_p:[R]</td>
<td>0.000</td>
<td>0.375</td>
<td>1.874</td>
</tr>
<tr>
<td>7</td>
<td>2.206</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_2_s0/CLEAR</td>
<td>n5_6:[R]</td>
<td>clk_p:[R]</td>
<td>0.000</td>
<td>0.375</td>
<td>1.874</td>
</tr>
<tr>
<td>8</td>
<td>2.206</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_3_s0/CLEAR</td>
<td>n5_6:[R]</td>
<td>clk_p:[R]</td>
<td>0.000</td>
<td>0.375</td>
<td>1.874</td>
</tr>
<tr>
<td>9</td>
<td>2.206</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_4_s0/CLEAR</td>
<td>n5_6:[R]</td>
<td>clk_p:[R]</td>
<td>0.000</td>
<td>0.375</td>
<td>1.874</td>
</tr>
<tr>
<td>10</td>
<td>2.206</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_5_s0/CLEAR</td>
<td>n5_6:[R]</td>
<td>clk_p:[R]</td>
<td>0.000</td>
<td>0.375</td>
<td>1.874</td>
</tr>
<tr>
<td>11</td>
<td>2.206</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_6_s0/CLEAR</td>
<td>n5_6:[R]</td>
<td>clk_p:[R]</td>
<td>0.000</td>
<td>0.375</td>
<td>1.874</td>
</tr>
<tr>
<td>12</td>
<td>2.206</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_7_s0/CLEAR</td>
<td>n5_6:[R]</td>
<td>clk_p:[R]</td>
<td>0.000</td>
<td>0.375</td>
<td>1.874</td>
</tr>
<tr>
<td>13</td>
<td>2.206</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_8_s0/CLEAR</td>
<td>n5_6:[R]</td>
<td>clk_p:[R]</td>
<td>0.000</td>
<td>0.375</td>
<td>1.874</td>
</tr>
<tr>
<td>14</td>
<td>2.206</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_9_s0/CLEAR</td>
<td>n5_6:[R]</td>
<td>clk_p:[R]</td>
<td>0.000</td>
<td>0.375</td>
<td>1.874</td>
</tr>
<tr>
<td>15</td>
<td>2.206</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_10_s0/CLEAR</td>
<td>n5_6:[R]</td>
<td>clk_p:[R]</td>
<td>0.000</td>
<td>0.375</td>
<td>1.874</td>
</tr>
<tr>
<td>16</td>
<td>2.206</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_11_s0/CLEAR</td>
<td>n5_6:[R]</td>
<td>clk_p:[R]</td>
<td>0.000</td>
<td>0.375</td>
<td>1.874</td>
</tr>
<tr>
<td>17</td>
<td>2.206</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_12_s0/CLEAR</td>
<td>n5_6:[R]</td>
<td>clk_p:[R]</td>
<td>0.000</td>
<td>0.375</td>
<td>1.874</td>
</tr>
<tr>
<td>18</td>
<td>2.206</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_13_s0/CLEAR</td>
<td>n5_6:[R]</td>
<td>clk_p:[R]</td>
<td>0.000</td>
<td>0.375</td>
<td>1.874</td>
</tr>
<tr>
<td>19</td>
<td>2.206</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_14_s0/CLEAR</td>
<td>n5_6:[R]</td>
<td>clk_p:[R]</td>
<td>0.000</td>
<td>0.375</td>
<td>1.874</td>
</tr>
<tr>
<td>20</td>
<td>2.206</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_15_s0/CLEAR</td>
<td>n5_6:[R]</td>
<td>clk_p:[R]</td>
<td>0.000</td>
<td>0.375</td>
<td>1.874</td>
</tr>
<tr>
<td>21</td>
<td>2.206</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_16_s0/CLEAR</td>
<td>n5_6:[R]</td>
<td>clk_p:[R]</td>
<td>0.000</td>
<td>0.375</td>
<td>1.874</td>
</tr>
<tr>
<td>22</td>
<td>2.206</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_17_s0/CLEAR</td>
<td>n5_6:[R]</td>
<td>clk_p:[R]</td>
<td>0.000</td>
<td>0.375</td>
<td>1.874</td>
</tr>
<tr>
<td>23</td>
<td>2.206</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_18_s0/CLEAR</td>
<td>n5_6:[R]</td>
<td>clk_p:[R]</td>
<td>0.000</td>
<td>0.375</td>
<td>1.874</td>
</tr>
<tr>
<td>24</td>
<td>2.206</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_19_s0/CLEAR</td>
<td>n5_6:[R]</td>
<td>clk_p:[R]</td>
<td>0.000</td>
<td>0.375</td>
<td>1.874</td>
</tr>
<tr>
<td>25</td>
<td>2.206</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_20_s0/CLEAR</td>
<td>n5_6:[R]</td>
<td>clk_p:[R]</td>
<td>0.000</td>
<td>0.375</td>
<td>1.874</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>clk_p_s0</td>
</tr>
<tr>
<td>2</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>imem/sp_inst_0</td>
</tr>
<tr>
<td>3</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>imem/sp_inst_2</td>
</tr>
<tr>
<td>4</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>imem/sp_inst_1</td>
</tr>
<tr>
<td>5</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>imem/sp_inst_3</td>
</tr>
<tr>
<td>6</td>
<td>7.987</td>
<td>9.237</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_p</td>
<td>btn_sync_6_s0</td>
</tr>
<tr>
<td>7</td>
<td>7.987</td>
<td>9.237</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_p</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0</td>
</tr>
<tr>
<td>8</td>
<td>7.987</td>
<td>9.237</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_p</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_461_s0</td>
</tr>
<tr>
<td>9</td>
<td>7.987</td>
<td>9.237</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_p</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_397_s0</td>
</tr>
<tr>
<td>10</td>
<td>7.987</td>
<td>9.237</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_p</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_269_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-24.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>imem/sp_inst_2</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscv/rf[4]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[5]</td>
<td>imem/sp_inst_2/CLK</td>
</tr>
<tr>
<td>7.934</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">imem/sp_inst_2/DO[6]</td>
</tr>
<tr>
<td>16.098</td>
<td>8.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td>riscv/n3564_s64/S0</td>
</tr>
<tr>
<td>16.600</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s64/O</td>
</tr>
<tr>
<td>16.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>riscv/n3564_s62/I0</td>
</tr>
<tr>
<td>16.763</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s62/O</td>
</tr>
<tr>
<td>16.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][B]</td>
<td>riscv/n3564_s61/I0</td>
</tr>
<tr>
<td>16.926</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C26[3][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s61/O</td>
</tr>
<tr>
<td>18.883</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td>riscv/dmem_125_s/I2</td>
</tr>
<tr>
<td>19.705</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R22C9[0][A]</td>
<td style=" background: #97FFFF;">riscv/dmem_125_s/F</td>
</tr>
<tr>
<td>21.665</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[3][A]</td>
<td>riscv/riscv_317_s/I0</td>
</tr>
<tr>
<td>22.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C9[3][A]</td>
<td style=" background: #97FFFF;">riscv/riscv_317_s/F</td>
</tr>
<tr>
<td>25.209</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[1][A]</td>
<td>riscv/alu_Result_2_2_s/I1</td>
</tr>
<tr>
<td>25.912</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C11[1][A]</td>
<td style=" background: #97FFFF;">riscv/alu_Result_2_2_s/SUM</td>
</tr>
<tr>
<td>29.165</td>
<td>3.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][A]</td>
<td>riscv/dmem_93_s/I1</td>
</tr>
<tr>
<td>29.987</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R5C6[3][A]</td>
<td style=" background: #97FFFF;">riscv/dmem_93_s/F</td>
</tr>
<tr>
<td>33.295</td>
<td>3.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td>dmem/dmem_ReadData_11_s0/S0</td>
</tr>
<tr>
<td>33.797</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td style=" background: #97FFFF;">dmem/dmem_ReadData_11_s0/O</td>
</tr>
<tr>
<td>33.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td>dmem/dmem_ReadData_11_s/I0</td>
</tr>
<tr>
<td>33.960</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td style=" background: #97FFFF;">dmem/dmem_ReadData_11_s/O</td>
</tr>
<tr>
<td>36.387</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>riscv/Result_11_s6/I2</td>
</tr>
<tr>
<td>37.486</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">riscv/Result_11_s6/F</td>
</tr>
<tr>
<td>38.956</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>riscv/Result_11_s5/I2</td>
</tr>
<tr>
<td>40.055</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R9C16[0][A]</td>
<td style=" background: #97FFFF;">riscv/Result_11_s5/F</td>
</tr>
<tr>
<td>45.276</td>
<td>5.221</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C23[1][B]</td>
<td style=" font-weight:bold;">riscv/rf[4]_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C23[1][B]</td>
<td>riscv/rf[4]_11_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscv/rf[4]_11_s0</td>
</tr>
<tr>
<td>20.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C23[1][B]</td>
<td>riscv/rf[4]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.111</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.137, 17.492%; route: 30.205, 74.029%; tC2Q: 3.460, 8.480%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-24.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>imem/sp_inst_2</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscv/rf[7]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[5]</td>
<td>imem/sp_inst_2/CLK</td>
</tr>
<tr>
<td>7.934</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">imem/sp_inst_2/DO[6]</td>
</tr>
<tr>
<td>16.098</td>
<td>8.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td>riscv/n3564_s64/S0</td>
</tr>
<tr>
<td>16.600</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s64/O</td>
</tr>
<tr>
<td>16.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>riscv/n3564_s62/I0</td>
</tr>
<tr>
<td>16.763</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s62/O</td>
</tr>
<tr>
<td>16.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][B]</td>
<td>riscv/n3564_s61/I0</td>
</tr>
<tr>
<td>16.926</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C26[3][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s61/O</td>
</tr>
<tr>
<td>18.883</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td>riscv/dmem_125_s/I2</td>
</tr>
<tr>
<td>19.705</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R22C9[0][A]</td>
<td style=" background: #97FFFF;">riscv/dmem_125_s/F</td>
</tr>
<tr>
<td>21.665</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[3][A]</td>
<td>riscv/riscv_317_s/I0</td>
</tr>
<tr>
<td>22.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C9[3][A]</td>
<td style=" background: #97FFFF;">riscv/riscv_317_s/F</td>
</tr>
<tr>
<td>25.209</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[1][A]</td>
<td>riscv/alu_Result_2_2_s/I1</td>
</tr>
<tr>
<td>25.912</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C11[1][A]</td>
<td style=" background: #97FFFF;">riscv/alu_Result_2_2_s/SUM</td>
</tr>
<tr>
<td>29.165</td>
<td>3.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][A]</td>
<td>riscv/dmem_93_s/I1</td>
</tr>
<tr>
<td>29.987</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R5C6[3][A]</td>
<td style=" background: #97FFFF;">riscv/dmem_93_s/F</td>
</tr>
<tr>
<td>33.295</td>
<td>3.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td>dmem/dmem_ReadData_11_s0/S0</td>
</tr>
<tr>
<td>33.797</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td style=" background: #97FFFF;">dmem/dmem_ReadData_11_s0/O</td>
</tr>
<tr>
<td>33.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td>dmem/dmem_ReadData_11_s/I0</td>
</tr>
<tr>
<td>33.960</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td style=" background: #97FFFF;">dmem/dmem_ReadData_11_s/O</td>
</tr>
<tr>
<td>36.387</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>riscv/Result_11_s6/I2</td>
</tr>
<tr>
<td>37.486</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">riscv/Result_11_s6/F</td>
</tr>
<tr>
<td>38.956</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>riscv/Result_11_s5/I2</td>
</tr>
<tr>
<td>40.055</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R9C16[0][A]</td>
<td style=" background: #97FFFF;">riscv/Result_11_s5/F</td>
</tr>
<tr>
<td>45.276</td>
<td>5.221</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[1][A]</td>
<td style=" font-weight:bold;">riscv/rf[7]_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C23[1][A]</td>
<td>riscv/rf[7]_11_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscv/rf[7]_11_s0</td>
</tr>
<tr>
<td>20.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C23[1][A]</td>
<td>riscv/rf[7]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.111</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.137, 17.492%; route: 30.205, 74.029%; tC2Q: 3.460, 8.480%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-24.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>imem/sp_inst_2</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscv/rf[13]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[5]</td>
<td>imem/sp_inst_2/CLK</td>
</tr>
<tr>
<td>7.934</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">imem/sp_inst_2/DO[6]</td>
</tr>
<tr>
<td>16.098</td>
<td>8.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td>riscv/n3564_s64/S0</td>
</tr>
<tr>
<td>16.600</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s64/O</td>
</tr>
<tr>
<td>16.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>riscv/n3564_s62/I0</td>
</tr>
<tr>
<td>16.763</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s62/O</td>
</tr>
<tr>
<td>16.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][B]</td>
<td>riscv/n3564_s61/I0</td>
</tr>
<tr>
<td>16.926</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C26[3][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s61/O</td>
</tr>
<tr>
<td>18.883</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td>riscv/dmem_125_s/I2</td>
</tr>
<tr>
<td>19.705</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R22C9[0][A]</td>
<td style=" background: #97FFFF;">riscv/dmem_125_s/F</td>
</tr>
<tr>
<td>21.665</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[3][A]</td>
<td>riscv/riscv_317_s/I0</td>
</tr>
<tr>
<td>22.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C9[3][A]</td>
<td style=" background: #97FFFF;">riscv/riscv_317_s/F</td>
</tr>
<tr>
<td>25.209</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[1][A]</td>
<td>riscv/alu_Result_2_2_s/I1</td>
</tr>
<tr>
<td>25.912</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C11[1][A]</td>
<td style=" background: #97FFFF;">riscv/alu_Result_2_2_s/SUM</td>
</tr>
<tr>
<td>29.165</td>
<td>3.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][A]</td>
<td>riscv/dmem_93_s/I1</td>
</tr>
<tr>
<td>29.987</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R5C6[3][A]</td>
<td style=" background: #97FFFF;">riscv/dmem_93_s/F</td>
</tr>
<tr>
<td>33.295</td>
<td>3.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td>dmem/dmem_ReadData_11_s0/S0</td>
</tr>
<tr>
<td>33.797</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td style=" background: #97FFFF;">dmem/dmem_ReadData_11_s0/O</td>
</tr>
<tr>
<td>33.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td>dmem/dmem_ReadData_11_s/I0</td>
</tr>
<tr>
<td>33.960</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td style=" background: #97FFFF;">dmem/dmem_ReadData_11_s/O</td>
</tr>
<tr>
<td>36.387</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>riscv/Result_11_s6/I2</td>
</tr>
<tr>
<td>37.486</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">riscv/Result_11_s6/F</td>
</tr>
<tr>
<td>38.956</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>riscv/Result_11_s5/I2</td>
</tr>
<tr>
<td>40.055</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R9C16[0][A]</td>
<td style=" background: #97FFFF;">riscv/Result_11_s5/F</td>
</tr>
<tr>
<td>45.276</td>
<td>5.221</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[0][B]</td>
<td style=" font-weight:bold;">riscv/rf[13]_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C23[0][B]</td>
<td>riscv/rf[13]_11_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscv/rf[13]_11_s0</td>
</tr>
<tr>
<td>20.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C23[0][B]</td>
<td>riscv/rf[13]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.111</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.137, 17.492%; route: 30.205, 74.029%; tC2Q: 3.460, 8.480%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-24.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>imem/sp_inst_2</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscv/rf[15]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[5]</td>
<td>imem/sp_inst_2/CLK</td>
</tr>
<tr>
<td>7.934</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">imem/sp_inst_2/DO[6]</td>
</tr>
<tr>
<td>16.098</td>
<td>8.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td>riscv/n3564_s64/S0</td>
</tr>
<tr>
<td>16.600</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s64/O</td>
</tr>
<tr>
<td>16.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>riscv/n3564_s62/I0</td>
</tr>
<tr>
<td>16.763</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s62/O</td>
</tr>
<tr>
<td>16.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][B]</td>
<td>riscv/n3564_s61/I0</td>
</tr>
<tr>
<td>16.926</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C26[3][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s61/O</td>
</tr>
<tr>
<td>18.883</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td>riscv/dmem_125_s/I2</td>
</tr>
<tr>
<td>19.705</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R22C9[0][A]</td>
<td style=" background: #97FFFF;">riscv/dmem_125_s/F</td>
</tr>
<tr>
<td>21.665</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[3][A]</td>
<td>riscv/riscv_317_s/I0</td>
</tr>
<tr>
<td>22.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C9[3][A]</td>
<td style=" background: #97FFFF;">riscv/riscv_317_s/F</td>
</tr>
<tr>
<td>25.209</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[1][A]</td>
<td>riscv/alu_Result_2_2_s/I1</td>
</tr>
<tr>
<td>25.912</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C11[1][A]</td>
<td style=" background: #97FFFF;">riscv/alu_Result_2_2_s/SUM</td>
</tr>
<tr>
<td>29.165</td>
<td>3.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][A]</td>
<td>riscv/dmem_93_s/I1</td>
</tr>
<tr>
<td>29.987</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R5C6[3][A]</td>
<td style=" background: #97FFFF;">riscv/dmem_93_s/F</td>
</tr>
<tr>
<td>33.295</td>
<td>3.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td>dmem/dmem_ReadData_11_s0/S0</td>
</tr>
<tr>
<td>33.797</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td style=" background: #97FFFF;">dmem/dmem_ReadData_11_s0/O</td>
</tr>
<tr>
<td>33.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td>dmem/dmem_ReadData_11_s/I0</td>
</tr>
<tr>
<td>33.960</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td style=" background: #97FFFF;">dmem/dmem_ReadData_11_s/O</td>
</tr>
<tr>
<td>36.387</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>riscv/Result_11_s6/I2</td>
</tr>
<tr>
<td>37.486</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">riscv/Result_11_s6/F</td>
</tr>
<tr>
<td>38.956</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>riscv/Result_11_s5/I2</td>
</tr>
<tr>
<td>40.055</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R9C16[0][A]</td>
<td style=" background: #97FFFF;">riscv/Result_11_s5/F</td>
</tr>
<tr>
<td>45.276</td>
<td>5.221</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C23[0][B]</td>
<td style=" font-weight:bold;">riscv/rf[15]_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C23[0][B]</td>
<td>riscv/rf[15]_11_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscv/rf[15]_11_s0</td>
</tr>
<tr>
<td>20.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C23[0][B]</td>
<td>riscv/rf[15]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.111</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.137, 17.492%; route: 30.205, 74.029%; tC2Q: 3.460, 8.480%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-24.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>imem/sp_inst_2</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscv/rf[2]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[5]</td>
<td>imem/sp_inst_2/CLK</td>
</tr>
<tr>
<td>7.934</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">imem/sp_inst_2/DO[6]</td>
</tr>
<tr>
<td>16.098</td>
<td>8.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td>riscv/n3564_s64/S0</td>
</tr>
<tr>
<td>16.600</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s64/O</td>
</tr>
<tr>
<td>16.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>riscv/n3564_s62/I0</td>
</tr>
<tr>
<td>16.763</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s62/O</td>
</tr>
<tr>
<td>16.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][B]</td>
<td>riscv/n3564_s61/I0</td>
</tr>
<tr>
<td>16.926</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C26[3][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s61/O</td>
</tr>
<tr>
<td>18.883</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td>riscv/dmem_125_s/I2</td>
</tr>
<tr>
<td>19.705</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R22C9[0][A]</td>
<td style=" background: #97FFFF;">riscv/dmem_125_s/F</td>
</tr>
<tr>
<td>21.665</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[3][A]</td>
<td>riscv/riscv_317_s/I0</td>
</tr>
<tr>
<td>22.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C9[3][A]</td>
<td style=" background: #97FFFF;">riscv/riscv_317_s/F</td>
</tr>
<tr>
<td>25.209</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[1][A]</td>
<td>riscv/alu_Result_2_2_s/I1</td>
</tr>
<tr>
<td>25.912</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C11[1][A]</td>
<td style=" background: #97FFFF;">riscv/alu_Result_2_2_s/SUM</td>
</tr>
<tr>
<td>29.165</td>
<td>3.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][A]</td>
<td>riscv/dmem_93_s/I1</td>
</tr>
<tr>
<td>29.987</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R5C6[3][A]</td>
<td style=" background: #97FFFF;">riscv/dmem_93_s/F</td>
</tr>
<tr>
<td>33.295</td>
<td>3.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td>dmem/dmem_ReadData_11_s0/S0</td>
</tr>
<tr>
<td>33.797</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td style=" background: #97FFFF;">dmem/dmem_ReadData_11_s0/O</td>
</tr>
<tr>
<td>33.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td>dmem/dmem_ReadData_11_s/I0</td>
</tr>
<tr>
<td>33.960</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td style=" background: #97FFFF;">dmem/dmem_ReadData_11_s/O</td>
</tr>
<tr>
<td>36.387</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>riscv/Result_11_s6/I2</td>
</tr>
<tr>
<td>37.486</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">riscv/Result_11_s6/F</td>
</tr>
<tr>
<td>38.956</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>riscv/Result_11_s5/I2</td>
</tr>
<tr>
<td>40.055</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R9C16[0][A]</td>
<td style=" background: #97FFFF;">riscv/Result_11_s5/F</td>
</tr>
<tr>
<td>45.266</td>
<td>5.212</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[2][A]</td>
<td style=" font-weight:bold;">riscv/rf[2]_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C23[2][A]</td>
<td>riscv/rf[2]_11_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscv/rf[2]_11_s0</td>
</tr>
<tr>
<td>20.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C23[2][A]</td>
<td>riscv/rf[2]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.111</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.137, 17.496%; route: 30.196, 74.022%; tC2Q: 3.460, 8.482%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-24.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>imem/sp_inst_2</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscv/rf[5]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[5]</td>
<td>imem/sp_inst_2/CLK</td>
</tr>
<tr>
<td>7.934</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">imem/sp_inst_2/DO[6]</td>
</tr>
<tr>
<td>16.098</td>
<td>8.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td>riscv/n3564_s64/S0</td>
</tr>
<tr>
<td>16.600</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s64/O</td>
</tr>
<tr>
<td>16.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>riscv/n3564_s62/I0</td>
</tr>
<tr>
<td>16.763</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s62/O</td>
</tr>
<tr>
<td>16.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][B]</td>
<td>riscv/n3564_s61/I0</td>
</tr>
<tr>
<td>16.926</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C26[3][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s61/O</td>
</tr>
<tr>
<td>18.883</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td>riscv/dmem_125_s/I2</td>
</tr>
<tr>
<td>19.705</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R22C9[0][A]</td>
<td style=" background: #97FFFF;">riscv/dmem_125_s/F</td>
</tr>
<tr>
<td>21.665</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[3][A]</td>
<td>riscv/riscv_317_s/I0</td>
</tr>
<tr>
<td>22.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C9[3][A]</td>
<td style=" background: #97FFFF;">riscv/riscv_317_s/F</td>
</tr>
<tr>
<td>25.209</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[1][A]</td>
<td>riscv/alu_Result_2_2_s/I1</td>
</tr>
<tr>
<td>25.912</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C11[1][A]</td>
<td style=" background: #97FFFF;">riscv/alu_Result_2_2_s/SUM</td>
</tr>
<tr>
<td>29.165</td>
<td>3.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][A]</td>
<td>riscv/dmem_93_s/I1</td>
</tr>
<tr>
<td>29.987</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R5C6[3][A]</td>
<td style=" background: #97FFFF;">riscv/dmem_93_s/F</td>
</tr>
<tr>
<td>33.295</td>
<td>3.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td>dmem/dmem_ReadData_11_s0/S0</td>
</tr>
<tr>
<td>33.797</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td style=" background: #97FFFF;">dmem/dmem_ReadData_11_s0/O</td>
</tr>
<tr>
<td>33.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td>dmem/dmem_ReadData_11_s/I0</td>
</tr>
<tr>
<td>33.960</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td style=" background: #97FFFF;">dmem/dmem_ReadData_11_s/O</td>
</tr>
<tr>
<td>36.387</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>riscv/Result_11_s6/I2</td>
</tr>
<tr>
<td>37.486</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">riscv/Result_11_s6/F</td>
</tr>
<tr>
<td>38.956</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>riscv/Result_11_s5/I2</td>
</tr>
<tr>
<td>40.055</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R9C16[0][A]</td>
<td style=" background: #97FFFF;">riscv/Result_11_s5/F</td>
</tr>
<tr>
<td>45.266</td>
<td>5.212</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C23[2][B]</td>
<td style=" font-weight:bold;">riscv/rf[5]_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C23[2][B]</td>
<td>riscv/rf[5]_11_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscv/rf[5]_11_s0</td>
</tr>
<tr>
<td>20.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C23[2][B]</td>
<td>riscv/rf[5]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.111</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.137, 17.496%; route: 30.196, 74.022%; tC2Q: 3.460, 8.482%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-23.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>imem/sp_inst_2</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscv/rf[1]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[5]</td>
<td>imem/sp_inst_2/CLK</td>
</tr>
<tr>
<td>7.934</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">imem/sp_inst_2/DO[6]</td>
</tr>
<tr>
<td>16.098</td>
<td>8.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td>riscv/n3564_s64/S0</td>
</tr>
<tr>
<td>16.600</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s64/O</td>
</tr>
<tr>
<td>16.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>riscv/n3564_s62/I0</td>
</tr>
<tr>
<td>16.763</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s62/O</td>
</tr>
<tr>
<td>16.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][B]</td>
<td>riscv/n3564_s61/I0</td>
</tr>
<tr>
<td>16.926</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C26[3][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s61/O</td>
</tr>
<tr>
<td>18.883</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td>riscv/dmem_125_s/I2</td>
</tr>
<tr>
<td>19.705</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R22C9[0][A]</td>
<td style=" background: #97FFFF;">riscv/dmem_125_s/F</td>
</tr>
<tr>
<td>21.665</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[3][A]</td>
<td>riscv/riscv_317_s/I0</td>
</tr>
<tr>
<td>22.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C9[3][A]</td>
<td style=" background: #97FFFF;">riscv/riscv_317_s/F</td>
</tr>
<tr>
<td>25.209</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[1][A]</td>
<td>riscv/alu_Result_2_2_s/I1</td>
</tr>
<tr>
<td>25.912</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C11[1][A]</td>
<td style=" background: #97FFFF;">riscv/alu_Result_2_2_s/SUM</td>
</tr>
<tr>
<td>29.165</td>
<td>3.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][A]</td>
<td>riscv/dmem_93_s/I1</td>
</tr>
<tr>
<td>29.987</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R5C6[3][A]</td>
<td style=" background: #97FFFF;">riscv/dmem_93_s/F</td>
</tr>
<tr>
<td>33.295</td>
<td>3.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td>dmem/dmem_ReadData_11_s0/S0</td>
</tr>
<tr>
<td>33.797</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td style=" background: #97FFFF;">dmem/dmem_ReadData_11_s0/O</td>
</tr>
<tr>
<td>33.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td>dmem/dmem_ReadData_11_s/I0</td>
</tr>
<tr>
<td>33.960</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td style=" background: #97FFFF;">dmem/dmem_ReadData_11_s/O</td>
</tr>
<tr>
<td>36.387</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>riscv/Result_11_s6/I2</td>
</tr>
<tr>
<td>37.486</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">riscv/Result_11_s6/F</td>
</tr>
<tr>
<td>38.956</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>riscv/Result_11_s5/I2</td>
</tr>
<tr>
<td>40.055</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R9C16[0][A]</td>
<td style=" background: #97FFFF;">riscv/Result_11_s5/F</td>
</tr>
<tr>
<td>44.787</td>
<td>4.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[1][A]</td>
<td style=" font-weight:bold;">riscv/rf[1]_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[1][A]</td>
<td>riscv/rf[1]_11_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscv/rf[1]_11_s0</td>
</tr>
<tr>
<td>20.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C22[1][A]</td>
<td>riscv/rf[1]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.111</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.137, 17.704%; route: 29.716, 73.713%; tC2Q: 3.460, 8.583%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-23.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>imem/sp_inst_2</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscv/rf[16]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[5]</td>
<td>imem/sp_inst_2/CLK</td>
</tr>
<tr>
<td>7.934</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">imem/sp_inst_2/DO[6]</td>
</tr>
<tr>
<td>16.098</td>
<td>8.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td>riscv/n3564_s64/S0</td>
</tr>
<tr>
<td>16.600</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s64/O</td>
</tr>
<tr>
<td>16.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>riscv/n3564_s62/I0</td>
</tr>
<tr>
<td>16.763</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s62/O</td>
</tr>
<tr>
<td>16.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][B]</td>
<td>riscv/n3564_s61/I0</td>
</tr>
<tr>
<td>16.926</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C26[3][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s61/O</td>
</tr>
<tr>
<td>18.883</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td>riscv/dmem_125_s/I2</td>
</tr>
<tr>
<td>19.705</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R22C9[0][A]</td>
<td style=" background: #97FFFF;">riscv/dmem_125_s/F</td>
</tr>
<tr>
<td>21.665</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[3][A]</td>
<td>riscv/riscv_317_s/I0</td>
</tr>
<tr>
<td>22.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C9[3][A]</td>
<td style=" background: #97FFFF;">riscv/riscv_317_s/F</td>
</tr>
<tr>
<td>25.209</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[1][A]</td>
<td>riscv/alu_Result_2_2_s/I1</td>
</tr>
<tr>
<td>25.912</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C11[1][A]</td>
<td style=" background: #97FFFF;">riscv/alu_Result_2_2_s/SUM</td>
</tr>
<tr>
<td>29.165</td>
<td>3.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][A]</td>
<td>riscv/dmem_93_s/I1</td>
</tr>
<tr>
<td>29.987</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R5C6[3][A]</td>
<td style=" background: #97FFFF;">riscv/dmem_93_s/F</td>
</tr>
<tr>
<td>33.295</td>
<td>3.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td>dmem/dmem_ReadData_11_s0/S0</td>
</tr>
<tr>
<td>33.797</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td style=" background: #97FFFF;">dmem/dmem_ReadData_11_s0/O</td>
</tr>
<tr>
<td>33.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td>dmem/dmem_ReadData_11_s/I0</td>
</tr>
<tr>
<td>33.960</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td style=" background: #97FFFF;">dmem/dmem_ReadData_11_s/O</td>
</tr>
<tr>
<td>36.387</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>riscv/Result_11_s6/I2</td>
</tr>
<tr>
<td>37.486</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">riscv/Result_11_s6/F</td>
</tr>
<tr>
<td>38.956</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>riscv/Result_11_s5/I2</td>
</tr>
<tr>
<td>40.055</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R9C16[0][A]</td>
<td style=" background: #97FFFF;">riscv/Result_11_s5/F</td>
</tr>
<tr>
<td>44.787</td>
<td>4.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[0][A]</td>
<td style=" font-weight:bold;">riscv/rf[16]_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[0][A]</td>
<td>riscv/rf[16]_11_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscv/rf[16]_11_s0</td>
</tr>
<tr>
<td>20.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C22[0][A]</td>
<td>riscv/rf[16]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.111</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.137, 17.704%; route: 29.716, 73.713%; tC2Q: 3.460, 8.583%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-23.669</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>imem/sp_inst_2</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscv/rf[11]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[5]</td>
<td>imem/sp_inst_2/CLK</td>
</tr>
<tr>
<td>7.934</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">imem/sp_inst_2/DO[6]</td>
</tr>
<tr>
<td>16.098</td>
<td>8.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td>riscv/n3564_s64/S0</td>
</tr>
<tr>
<td>16.600</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s64/O</td>
</tr>
<tr>
<td>16.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>riscv/n3564_s62/I0</td>
</tr>
<tr>
<td>16.763</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s62/O</td>
</tr>
<tr>
<td>16.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][B]</td>
<td>riscv/n3564_s61/I0</td>
</tr>
<tr>
<td>16.926</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C26[3][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s61/O</td>
</tr>
<tr>
<td>18.883</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td>riscv/dmem_125_s/I2</td>
</tr>
<tr>
<td>19.705</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R22C9[0][A]</td>
<td style=" background: #97FFFF;">riscv/dmem_125_s/F</td>
</tr>
<tr>
<td>21.665</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[3][A]</td>
<td>riscv/riscv_317_s/I0</td>
</tr>
<tr>
<td>22.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C9[3][A]</td>
<td style=" background: #97FFFF;">riscv/riscv_317_s/F</td>
</tr>
<tr>
<td>25.209</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[1][A]</td>
<td>riscv/alu_Result_2_2_s/I1</td>
</tr>
<tr>
<td>25.912</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C11[1][A]</td>
<td style=" background: #97FFFF;">riscv/alu_Result_2_2_s/SUM</td>
</tr>
<tr>
<td>29.165</td>
<td>3.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][A]</td>
<td>riscv/dmem_93_s/I1</td>
</tr>
<tr>
<td>29.987</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R5C6[3][A]</td>
<td style=" background: #97FFFF;">riscv/dmem_93_s/F</td>
</tr>
<tr>
<td>33.295</td>
<td>3.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td>dmem/dmem_ReadData_11_s0/S0</td>
</tr>
<tr>
<td>33.797</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td style=" background: #97FFFF;">dmem/dmem_ReadData_11_s0/O</td>
</tr>
<tr>
<td>33.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td>dmem/dmem_ReadData_11_s/I0</td>
</tr>
<tr>
<td>33.960</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td style=" background: #97FFFF;">dmem/dmem_ReadData_11_s/O</td>
</tr>
<tr>
<td>36.387</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>riscv/Result_11_s6/I2</td>
</tr>
<tr>
<td>37.486</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">riscv/Result_11_s6/F</td>
</tr>
<tr>
<td>38.956</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>riscv/Result_11_s5/I2</td>
</tr>
<tr>
<td>40.055</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R9C16[0][A]</td>
<td style=" background: #97FFFF;">riscv/Result_11_s5/F</td>
</tr>
<tr>
<td>44.602</td>
<td>4.547</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C22[0][A]</td>
<td style=" font-weight:bold;">riscv/rf[11]_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[0][A]</td>
<td>riscv/rf[11]_11_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscv/rf[11]_11_s0</td>
</tr>
<tr>
<td>20.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C22[0][A]</td>
<td>riscv/rf[11]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.111</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.137, 17.786%; route: 29.531, 73.592%; tC2Q: 3.460, 8.622%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-23.669</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>imem/sp_inst_2</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscv/rf[12]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[5]</td>
<td>imem/sp_inst_2/CLK</td>
</tr>
<tr>
<td>7.934</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">imem/sp_inst_2/DO[6]</td>
</tr>
<tr>
<td>16.098</td>
<td>8.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td>riscv/n3564_s64/S0</td>
</tr>
<tr>
<td>16.600</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s64/O</td>
</tr>
<tr>
<td>16.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>riscv/n3564_s62/I0</td>
</tr>
<tr>
<td>16.763</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s62/O</td>
</tr>
<tr>
<td>16.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][B]</td>
<td>riscv/n3564_s61/I0</td>
</tr>
<tr>
<td>16.926</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C26[3][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s61/O</td>
</tr>
<tr>
<td>18.883</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td>riscv/dmem_125_s/I2</td>
</tr>
<tr>
<td>19.705</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R22C9[0][A]</td>
<td style=" background: #97FFFF;">riscv/dmem_125_s/F</td>
</tr>
<tr>
<td>21.665</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[3][A]</td>
<td>riscv/riscv_317_s/I0</td>
</tr>
<tr>
<td>22.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C9[3][A]</td>
<td style=" background: #97FFFF;">riscv/riscv_317_s/F</td>
</tr>
<tr>
<td>25.209</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[1][A]</td>
<td>riscv/alu_Result_2_2_s/I1</td>
</tr>
<tr>
<td>25.912</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C11[1][A]</td>
<td style=" background: #97FFFF;">riscv/alu_Result_2_2_s/SUM</td>
</tr>
<tr>
<td>29.165</td>
<td>3.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][A]</td>
<td>riscv/dmem_93_s/I1</td>
</tr>
<tr>
<td>29.987</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R5C6[3][A]</td>
<td style=" background: #97FFFF;">riscv/dmem_93_s/F</td>
</tr>
<tr>
<td>33.295</td>
<td>3.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td>dmem/dmem_ReadData_11_s0/S0</td>
</tr>
<tr>
<td>33.797</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td style=" background: #97FFFF;">dmem/dmem_ReadData_11_s0/O</td>
</tr>
<tr>
<td>33.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td>dmem/dmem_ReadData_11_s/I0</td>
</tr>
<tr>
<td>33.960</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td style=" background: #97FFFF;">dmem/dmem_ReadData_11_s/O</td>
</tr>
<tr>
<td>36.387</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>riscv/Result_11_s6/I2</td>
</tr>
<tr>
<td>37.486</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">riscv/Result_11_s6/F</td>
</tr>
<tr>
<td>38.956</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>riscv/Result_11_s5/I2</td>
</tr>
<tr>
<td>40.055</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R9C16[0][A]</td>
<td style=" background: #97FFFF;">riscv/Result_11_s5/F</td>
</tr>
<tr>
<td>44.602</td>
<td>4.547</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C22[1][A]</td>
<td style=" font-weight:bold;">riscv/rf[12]_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[1][A]</td>
<td>riscv/rf[12]_11_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscv/rf[12]_11_s0</td>
</tr>
<tr>
<td>20.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C22[1][A]</td>
<td>riscv/rf[12]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.111</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.137, 17.786%; route: 29.531, 73.592%; tC2Q: 3.460, 8.622%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-23.659</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.592</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>imem/sp_inst_2</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscv/rf[3]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[5]</td>
<td>imem/sp_inst_2/CLK</td>
</tr>
<tr>
<td>7.934</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">imem/sp_inst_2/DO[6]</td>
</tr>
<tr>
<td>16.098</td>
<td>8.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td>riscv/n3564_s64/S0</td>
</tr>
<tr>
<td>16.600</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s64/O</td>
</tr>
<tr>
<td>16.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>riscv/n3564_s62/I0</td>
</tr>
<tr>
<td>16.763</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s62/O</td>
</tr>
<tr>
<td>16.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][B]</td>
<td>riscv/n3564_s61/I0</td>
</tr>
<tr>
<td>16.926</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C26[3][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s61/O</td>
</tr>
<tr>
<td>18.883</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td>riscv/dmem_125_s/I2</td>
</tr>
<tr>
<td>19.705</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R22C9[0][A]</td>
<td style=" background: #97FFFF;">riscv/dmem_125_s/F</td>
</tr>
<tr>
<td>21.665</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[3][A]</td>
<td>riscv/riscv_317_s/I0</td>
</tr>
<tr>
<td>22.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C9[3][A]</td>
<td style=" background: #97FFFF;">riscv/riscv_317_s/F</td>
</tr>
<tr>
<td>25.209</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[1][A]</td>
<td>riscv/alu_Result_2_2_s/I1</td>
</tr>
<tr>
<td>25.912</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C11[1][A]</td>
<td style=" background: #97FFFF;">riscv/alu_Result_2_2_s/SUM</td>
</tr>
<tr>
<td>29.165</td>
<td>3.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][A]</td>
<td>riscv/dmem_93_s/I1</td>
</tr>
<tr>
<td>29.987</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R5C6[3][A]</td>
<td style=" background: #97FFFF;">riscv/dmem_93_s/F</td>
</tr>
<tr>
<td>33.295</td>
<td>3.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td>dmem/dmem_ReadData_11_s0/S0</td>
</tr>
<tr>
<td>33.797</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td style=" background: #97FFFF;">dmem/dmem_ReadData_11_s0/O</td>
</tr>
<tr>
<td>33.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td>dmem/dmem_ReadData_11_s/I0</td>
</tr>
<tr>
<td>33.960</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td style=" background: #97FFFF;">dmem/dmem_ReadData_11_s/O</td>
</tr>
<tr>
<td>36.387</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>riscv/Result_11_s6/I2</td>
</tr>
<tr>
<td>37.486</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">riscv/Result_11_s6/F</td>
</tr>
<tr>
<td>38.956</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>riscv/Result_11_s5/I2</td>
</tr>
<tr>
<td>40.055</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R9C16[0][A]</td>
<td style=" background: #97FFFF;">riscv/Result_11_s5/F</td>
</tr>
<tr>
<td>44.592</td>
<td>4.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C22[0][A]</td>
<td style=" font-weight:bold;">riscv/rf[3]_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C22[0][A]</td>
<td>riscv/rf[3]_11_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscv/rf[3]_11_s0</td>
</tr>
<tr>
<td>20.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C22[0][A]</td>
<td>riscv/rf[3]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.111</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.137, 17.790%; route: 29.521, 73.585%; tC2Q: 3.460, 8.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-23.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>imem/sp_inst_2</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscv/rf[0]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[5]</td>
<td>imem/sp_inst_2/CLK</td>
</tr>
<tr>
<td>7.934</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">imem/sp_inst_2/DO[6]</td>
</tr>
<tr>
<td>16.098</td>
<td>8.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td>riscv/n3564_s64/S0</td>
</tr>
<tr>
<td>16.600</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s64/O</td>
</tr>
<tr>
<td>16.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>riscv/n3564_s62/I0</td>
</tr>
<tr>
<td>16.763</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s62/O</td>
</tr>
<tr>
<td>16.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][B]</td>
<td>riscv/n3564_s61/I0</td>
</tr>
<tr>
<td>16.926</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C26[3][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s61/O</td>
</tr>
<tr>
<td>18.883</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td>riscv/dmem_125_s/I2</td>
</tr>
<tr>
<td>19.705</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R22C9[0][A]</td>
<td style=" background: #97FFFF;">riscv/dmem_125_s/F</td>
</tr>
<tr>
<td>21.665</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[3][A]</td>
<td>riscv/riscv_317_s/I0</td>
</tr>
<tr>
<td>22.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C9[3][A]</td>
<td style=" background: #97FFFF;">riscv/riscv_317_s/F</td>
</tr>
<tr>
<td>25.209</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[1][A]</td>
<td>riscv/alu_Result_2_2_s/I1</td>
</tr>
<tr>
<td>25.912</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C11[1][A]</td>
<td style=" background: #97FFFF;">riscv/alu_Result_2_2_s/SUM</td>
</tr>
<tr>
<td>29.165</td>
<td>3.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][A]</td>
<td>riscv/dmem_93_s/I1</td>
</tr>
<tr>
<td>29.987</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R5C6[3][A]</td>
<td style=" background: #97FFFF;">riscv/dmem_93_s/F</td>
</tr>
<tr>
<td>33.295</td>
<td>3.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td>dmem/dmem_ReadData_11_s0/S0</td>
</tr>
<tr>
<td>33.797</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td style=" background: #97FFFF;">dmem/dmem_ReadData_11_s0/O</td>
</tr>
<tr>
<td>33.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td>dmem/dmem_ReadData_11_s/I0</td>
</tr>
<tr>
<td>33.960</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td style=" background: #97FFFF;">dmem/dmem_ReadData_11_s/O</td>
</tr>
<tr>
<td>36.387</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>riscv/Result_11_s6/I2</td>
</tr>
<tr>
<td>37.486</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">riscv/Result_11_s6/F</td>
</tr>
<tr>
<td>38.956</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>riscv/Result_11_s5/I2</td>
</tr>
<tr>
<td>40.055</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R9C16[0][A]</td>
<td style=" background: #97FFFF;">riscv/Result_11_s5/F</td>
</tr>
<tr>
<td>44.293</td>
<td>4.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[0][A]</td>
<td style=" font-weight:bold;">riscv/rf[0]_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C21[0][A]</td>
<td>riscv/rf[0]_11_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscv/rf[0]_11_s0</td>
</tr>
<tr>
<td>20.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C21[0][A]</td>
<td>riscv/rf[0]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.111</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.137, 17.924%; route: 29.222, 73.387%; tC2Q: 3.460, 8.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-23.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>imem/sp_inst_2</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscv/rf[18]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[5]</td>
<td>imem/sp_inst_2/CLK</td>
</tr>
<tr>
<td>7.934</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">imem/sp_inst_2/DO[6]</td>
</tr>
<tr>
<td>16.098</td>
<td>8.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td>riscv/n3564_s64/S0</td>
</tr>
<tr>
<td>16.600</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s64/O</td>
</tr>
<tr>
<td>16.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>riscv/n3564_s62/I0</td>
</tr>
<tr>
<td>16.763</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s62/O</td>
</tr>
<tr>
<td>16.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][B]</td>
<td>riscv/n3564_s61/I0</td>
</tr>
<tr>
<td>16.926</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C26[3][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s61/O</td>
</tr>
<tr>
<td>18.883</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td>riscv/dmem_125_s/I2</td>
</tr>
<tr>
<td>19.705</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R22C9[0][A]</td>
<td style=" background: #97FFFF;">riscv/dmem_125_s/F</td>
</tr>
<tr>
<td>21.665</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[3][A]</td>
<td>riscv/riscv_317_s/I0</td>
</tr>
<tr>
<td>22.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C9[3][A]</td>
<td style=" background: #97FFFF;">riscv/riscv_317_s/F</td>
</tr>
<tr>
<td>25.209</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[1][A]</td>
<td>riscv/alu_Result_2_2_s/I1</td>
</tr>
<tr>
<td>25.912</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C11[1][A]</td>
<td style=" background: #97FFFF;">riscv/alu_Result_2_2_s/SUM</td>
</tr>
<tr>
<td>29.165</td>
<td>3.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][A]</td>
<td>riscv/dmem_93_s/I1</td>
</tr>
<tr>
<td>29.987</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R5C6[3][A]</td>
<td style=" background: #97FFFF;">riscv/dmem_93_s/F</td>
</tr>
<tr>
<td>33.295</td>
<td>3.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td>dmem/dmem_ReadData_11_s0/S0</td>
</tr>
<tr>
<td>33.797</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td style=" background: #97FFFF;">dmem/dmem_ReadData_11_s0/O</td>
</tr>
<tr>
<td>33.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td>dmem/dmem_ReadData_11_s/I0</td>
</tr>
<tr>
<td>33.960</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td style=" background: #97FFFF;">dmem/dmem_ReadData_11_s/O</td>
</tr>
<tr>
<td>36.387</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>riscv/Result_11_s6/I2</td>
</tr>
<tr>
<td>37.486</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">riscv/Result_11_s6/F</td>
</tr>
<tr>
<td>38.956</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>riscv/Result_11_s5/I2</td>
</tr>
<tr>
<td>40.055</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R9C16[0][A]</td>
<td style=" background: #97FFFF;">riscv/Result_11_s5/F</td>
</tr>
<tr>
<td>44.293</td>
<td>4.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td style=" font-weight:bold;">riscv/rf[18]_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>riscv/rf[18]_11_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscv/rf[18]_11_s0</td>
</tr>
<tr>
<td>20.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>riscv/rf[18]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.111</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.137, 17.924%; route: 29.222, 73.387%; tC2Q: 3.460, 8.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-23.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>imem/sp_inst_2</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscv/rf[26]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[5]</td>
<td>imem/sp_inst_2/CLK</td>
</tr>
<tr>
<td>7.934</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">imem/sp_inst_2/DO[6]</td>
</tr>
<tr>
<td>16.098</td>
<td>8.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td>riscv/n3564_s64/S0</td>
</tr>
<tr>
<td>16.600</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s64/O</td>
</tr>
<tr>
<td>16.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>riscv/n3564_s62/I0</td>
</tr>
<tr>
<td>16.763</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s62/O</td>
</tr>
<tr>
<td>16.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][B]</td>
<td>riscv/n3564_s61/I0</td>
</tr>
<tr>
<td>16.926</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C26[3][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s61/O</td>
</tr>
<tr>
<td>18.883</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td>riscv/dmem_125_s/I2</td>
</tr>
<tr>
<td>19.705</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R22C9[0][A]</td>
<td style=" background: #97FFFF;">riscv/dmem_125_s/F</td>
</tr>
<tr>
<td>21.665</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[3][A]</td>
<td>riscv/riscv_317_s/I0</td>
</tr>
<tr>
<td>22.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C9[3][A]</td>
<td style=" background: #97FFFF;">riscv/riscv_317_s/F</td>
</tr>
<tr>
<td>25.209</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[1][A]</td>
<td>riscv/alu_Result_2_2_s/I1</td>
</tr>
<tr>
<td>25.912</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C11[1][A]</td>
<td style=" background: #97FFFF;">riscv/alu_Result_2_2_s/SUM</td>
</tr>
<tr>
<td>29.165</td>
<td>3.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][A]</td>
<td>riscv/dmem_93_s/I1</td>
</tr>
<tr>
<td>29.987</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R5C6[3][A]</td>
<td style=" background: #97FFFF;">riscv/dmem_93_s/F</td>
</tr>
<tr>
<td>33.295</td>
<td>3.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td>dmem/dmem_ReadData_11_s0/S0</td>
</tr>
<tr>
<td>33.797</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td style=" background: #97FFFF;">dmem/dmem_ReadData_11_s0/O</td>
</tr>
<tr>
<td>33.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td>dmem/dmem_ReadData_11_s/I0</td>
</tr>
<tr>
<td>33.960</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td style=" background: #97FFFF;">dmem/dmem_ReadData_11_s/O</td>
</tr>
<tr>
<td>36.387</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>riscv/Result_11_s6/I2</td>
</tr>
<tr>
<td>37.486</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">riscv/Result_11_s6/F</td>
</tr>
<tr>
<td>38.956</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>riscv/Result_11_s5/I2</td>
</tr>
<tr>
<td>40.055</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R9C16[0][A]</td>
<td style=" background: #97FFFF;">riscv/Result_11_s5/F</td>
</tr>
<tr>
<td>44.293</td>
<td>4.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C21[1][A]</td>
<td style=" font-weight:bold;">riscv/rf[26]_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[1][A]</td>
<td>riscv/rf[26]_11_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscv/rf[26]_11_s0</td>
</tr>
<tr>
<td>20.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C21[1][A]</td>
<td>riscv/rf[26]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.111</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.137, 17.924%; route: 29.222, 73.387%; tC2Q: 3.460, 8.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-23.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>imem/sp_inst_2</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscv/rf[27]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[5]</td>
<td>imem/sp_inst_2/CLK</td>
</tr>
<tr>
<td>7.934</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">imem/sp_inst_2/DO[6]</td>
</tr>
<tr>
<td>16.098</td>
<td>8.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td>riscv/n3564_s64/S0</td>
</tr>
<tr>
<td>16.600</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s64/O</td>
</tr>
<tr>
<td>16.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>riscv/n3564_s62/I0</td>
</tr>
<tr>
<td>16.763</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s62/O</td>
</tr>
<tr>
<td>16.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][B]</td>
<td>riscv/n3564_s61/I0</td>
</tr>
<tr>
<td>16.926</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C26[3][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s61/O</td>
</tr>
<tr>
<td>18.883</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td>riscv/dmem_125_s/I2</td>
</tr>
<tr>
<td>19.705</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R22C9[0][A]</td>
<td style=" background: #97FFFF;">riscv/dmem_125_s/F</td>
</tr>
<tr>
<td>21.665</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[3][A]</td>
<td>riscv/riscv_317_s/I0</td>
</tr>
<tr>
<td>22.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C9[3][A]</td>
<td style=" background: #97FFFF;">riscv/riscv_317_s/F</td>
</tr>
<tr>
<td>25.209</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[1][A]</td>
<td>riscv/alu_Result_2_2_s/I1</td>
</tr>
<tr>
<td>25.912</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C11[1][A]</td>
<td style=" background: #97FFFF;">riscv/alu_Result_2_2_s/SUM</td>
</tr>
<tr>
<td>29.165</td>
<td>3.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][A]</td>
<td>riscv/dmem_93_s/I1</td>
</tr>
<tr>
<td>29.987</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R5C6[3][A]</td>
<td style=" background: #97FFFF;">riscv/dmem_93_s/F</td>
</tr>
<tr>
<td>33.295</td>
<td>3.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td>dmem/dmem_ReadData_11_s0/S0</td>
</tr>
<tr>
<td>33.797</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td style=" background: #97FFFF;">dmem/dmem_ReadData_11_s0/O</td>
</tr>
<tr>
<td>33.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td>dmem/dmem_ReadData_11_s/I0</td>
</tr>
<tr>
<td>33.960</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td style=" background: #97FFFF;">dmem/dmem_ReadData_11_s/O</td>
</tr>
<tr>
<td>36.387</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>riscv/Result_11_s6/I2</td>
</tr>
<tr>
<td>37.486</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">riscv/Result_11_s6/F</td>
</tr>
<tr>
<td>38.956</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>riscv/Result_11_s5/I2</td>
</tr>
<tr>
<td>40.055</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R9C16[0][A]</td>
<td style=" background: #97FFFF;">riscv/Result_11_s5/F</td>
</tr>
<tr>
<td>44.293</td>
<td>4.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C21[2][A]</td>
<td style=" font-weight:bold;">riscv/rf[27]_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[2][A]</td>
<td>riscv/rf[27]_11_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscv/rf[27]_11_s0</td>
</tr>
<tr>
<td>20.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C21[2][A]</td>
<td>riscv/rf[27]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.111</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.137, 17.924%; route: 29.222, 73.387%; tC2Q: 3.460, 8.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-23.351</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>imem/sp_inst_2</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscv/rf[6]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[5]</td>
<td>imem/sp_inst_2/CLK</td>
</tr>
<tr>
<td>7.934</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">imem/sp_inst_2/DO[6]</td>
</tr>
<tr>
<td>16.098</td>
<td>8.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td>riscv/n3564_s64/S0</td>
</tr>
<tr>
<td>16.600</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s64/O</td>
</tr>
<tr>
<td>16.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>riscv/n3564_s62/I0</td>
</tr>
<tr>
<td>16.763</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s62/O</td>
</tr>
<tr>
<td>16.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][B]</td>
<td>riscv/n3564_s61/I0</td>
</tr>
<tr>
<td>16.926</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C26[3][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s61/O</td>
</tr>
<tr>
<td>18.883</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td>riscv/dmem_125_s/I2</td>
</tr>
<tr>
<td>19.705</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R22C9[0][A]</td>
<td style=" background: #97FFFF;">riscv/dmem_125_s/F</td>
</tr>
<tr>
<td>21.665</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[3][A]</td>
<td>riscv/riscv_317_s/I0</td>
</tr>
<tr>
<td>22.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C9[3][A]</td>
<td style=" background: #97FFFF;">riscv/riscv_317_s/F</td>
</tr>
<tr>
<td>25.209</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[1][A]</td>
<td>riscv/alu_Result_2_2_s/I1</td>
</tr>
<tr>
<td>25.912</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C11[1][A]</td>
<td style=" background: #97FFFF;">riscv/alu_Result_2_2_s/SUM</td>
</tr>
<tr>
<td>29.165</td>
<td>3.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][A]</td>
<td>riscv/dmem_93_s/I1</td>
</tr>
<tr>
<td>29.987</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R5C6[3][A]</td>
<td style=" background: #97FFFF;">riscv/dmem_93_s/F</td>
</tr>
<tr>
<td>33.295</td>
<td>3.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td>dmem/dmem_ReadData_11_s0/S0</td>
</tr>
<tr>
<td>33.797</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td style=" background: #97FFFF;">dmem/dmem_ReadData_11_s0/O</td>
</tr>
<tr>
<td>33.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td>dmem/dmem_ReadData_11_s/I0</td>
</tr>
<tr>
<td>33.960</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td style=" background: #97FFFF;">dmem/dmem_ReadData_11_s/O</td>
</tr>
<tr>
<td>36.387</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>riscv/Result_11_s6/I2</td>
</tr>
<tr>
<td>37.486</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">riscv/Result_11_s6/F</td>
</tr>
<tr>
<td>38.956</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>riscv/Result_11_s5/I2</td>
</tr>
<tr>
<td>40.055</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R9C16[0][A]</td>
<td style=" background: #97FFFF;">riscv/Result_11_s5/F</td>
</tr>
<tr>
<td>44.284</td>
<td>4.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[2][A]</td>
<td style=" font-weight:bold;">riscv/rf[6]_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[2][A]</td>
<td>riscv/rf[6]_11_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscv/rf[6]_11_s0</td>
</tr>
<tr>
<td>20.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C22[2][A]</td>
<td>riscv/rf[6]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.111</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.137, 17.928%; route: 29.213, 73.381%; tC2Q: 3.460, 8.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-23.351</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>imem/sp_inst_2</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscv/rf[14]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[5]</td>
<td>imem/sp_inst_2/CLK</td>
</tr>
<tr>
<td>7.934</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">imem/sp_inst_2/DO[6]</td>
</tr>
<tr>
<td>16.098</td>
<td>8.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td>riscv/n3564_s64/S0</td>
</tr>
<tr>
<td>16.600</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s64/O</td>
</tr>
<tr>
<td>16.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>riscv/n3564_s62/I0</td>
</tr>
<tr>
<td>16.763</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s62/O</td>
</tr>
<tr>
<td>16.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][B]</td>
<td>riscv/n3564_s61/I0</td>
</tr>
<tr>
<td>16.926</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C26[3][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s61/O</td>
</tr>
<tr>
<td>18.883</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td>riscv/dmem_125_s/I2</td>
</tr>
<tr>
<td>19.705</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R22C9[0][A]</td>
<td style=" background: #97FFFF;">riscv/dmem_125_s/F</td>
</tr>
<tr>
<td>21.665</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[3][A]</td>
<td>riscv/riscv_317_s/I0</td>
</tr>
<tr>
<td>22.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C9[3][A]</td>
<td style=" background: #97FFFF;">riscv/riscv_317_s/F</td>
</tr>
<tr>
<td>25.209</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[1][A]</td>
<td>riscv/alu_Result_2_2_s/I1</td>
</tr>
<tr>
<td>25.912</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C11[1][A]</td>
<td style=" background: #97FFFF;">riscv/alu_Result_2_2_s/SUM</td>
</tr>
<tr>
<td>29.165</td>
<td>3.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][A]</td>
<td>riscv/dmem_93_s/I1</td>
</tr>
<tr>
<td>29.987</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R5C6[3][A]</td>
<td style=" background: #97FFFF;">riscv/dmem_93_s/F</td>
</tr>
<tr>
<td>33.295</td>
<td>3.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td>dmem/dmem_ReadData_11_s0/S0</td>
</tr>
<tr>
<td>33.797</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td style=" background: #97FFFF;">dmem/dmem_ReadData_11_s0/O</td>
</tr>
<tr>
<td>33.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td>dmem/dmem_ReadData_11_s/I0</td>
</tr>
<tr>
<td>33.960</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td style=" background: #97FFFF;">dmem/dmem_ReadData_11_s/O</td>
</tr>
<tr>
<td>36.387</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>riscv/Result_11_s6/I2</td>
</tr>
<tr>
<td>37.486</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">riscv/Result_11_s6/F</td>
</tr>
<tr>
<td>38.956</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>riscv/Result_11_s5/I2</td>
</tr>
<tr>
<td>40.055</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R9C16[0][A]</td>
<td style=" background: #97FFFF;">riscv/Result_11_s5/F</td>
</tr>
<tr>
<td>44.284</td>
<td>4.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td style=" font-weight:bold;">riscv/rf[14]_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>riscv/rf[14]_11_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscv/rf[14]_11_s0</td>
</tr>
<tr>
<td>20.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>riscv/rf[14]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.111</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.137, 17.928%; route: 29.213, 73.381%; tC2Q: 3.460, 8.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-23.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.256</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>imem/sp_inst_2</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscv/rf[10]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[5]</td>
<td>imem/sp_inst_2/CLK</td>
</tr>
<tr>
<td>7.934</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">imem/sp_inst_2/DO[6]</td>
</tr>
<tr>
<td>16.098</td>
<td>8.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td>riscv/n3564_s64/S0</td>
</tr>
<tr>
<td>16.600</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s64/O</td>
</tr>
<tr>
<td>16.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>riscv/n3564_s62/I0</td>
</tr>
<tr>
<td>16.763</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s62/O</td>
</tr>
<tr>
<td>16.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][B]</td>
<td>riscv/n3564_s61/I0</td>
</tr>
<tr>
<td>16.926</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C26[3][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s61/O</td>
</tr>
<tr>
<td>18.883</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td>riscv/dmem_125_s/I2</td>
</tr>
<tr>
<td>19.705</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R22C9[0][A]</td>
<td style=" background: #97FFFF;">riscv/dmem_125_s/F</td>
</tr>
<tr>
<td>21.665</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[3][A]</td>
<td>riscv/riscv_317_s/I0</td>
</tr>
<tr>
<td>22.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C9[3][A]</td>
<td style=" background: #97FFFF;">riscv/riscv_317_s/F</td>
</tr>
<tr>
<td>25.209</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[1][A]</td>
<td>riscv/alu_Result_2_2_s/I1</td>
</tr>
<tr>
<td>25.912</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C11[1][A]</td>
<td style=" background: #97FFFF;">riscv/alu_Result_2_2_s/SUM</td>
</tr>
<tr>
<td>29.165</td>
<td>3.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][A]</td>
<td>riscv/dmem_93_s/I1</td>
</tr>
<tr>
<td>29.987</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R5C6[3][A]</td>
<td style=" background: #97FFFF;">riscv/dmem_93_s/F</td>
</tr>
<tr>
<td>33.295</td>
<td>3.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td>dmem/dmem_ReadData_11_s0/S0</td>
</tr>
<tr>
<td>33.797</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td style=" background: #97FFFF;">dmem/dmem_ReadData_11_s0/O</td>
</tr>
<tr>
<td>33.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td>dmem/dmem_ReadData_11_s/I0</td>
</tr>
<tr>
<td>33.960</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td style=" background: #97FFFF;">dmem/dmem_ReadData_11_s/O</td>
</tr>
<tr>
<td>36.387</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>riscv/Result_11_s6/I2</td>
</tr>
<tr>
<td>37.486</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">riscv/Result_11_s6/F</td>
</tr>
<tr>
<td>38.956</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>riscv/Result_11_s5/I2</td>
</tr>
<tr>
<td>40.055</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R9C16[0][A]</td>
<td style=" background: #97FFFF;">riscv/Result_11_s5/F</td>
</tr>
<tr>
<td>44.256</td>
<td>4.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C22[2][A]</td>
<td style=" font-weight:bold;">riscv/rf[10]_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C22[2][A]</td>
<td>riscv/rf[10]_11_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscv/rf[10]_11_s0</td>
</tr>
<tr>
<td>20.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C22[2][A]</td>
<td>riscv/rf[10]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.111</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.137, 17.940%; route: 29.186, 73.363%; tC2Q: 3.460, 8.697%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-23.180</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>imem/sp_inst_2</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscv/rf[8]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[5]</td>
<td>imem/sp_inst_2/CLK</td>
</tr>
<tr>
<td>7.934</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">imem/sp_inst_2/DO[6]</td>
</tr>
<tr>
<td>16.098</td>
<td>8.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td>riscv/n3564_s64/S0</td>
</tr>
<tr>
<td>16.600</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s64/O</td>
</tr>
<tr>
<td>16.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>riscv/n3564_s62/I0</td>
</tr>
<tr>
<td>16.763</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s62/O</td>
</tr>
<tr>
<td>16.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][B]</td>
<td>riscv/n3564_s61/I0</td>
</tr>
<tr>
<td>16.926</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C26[3][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s61/O</td>
</tr>
<tr>
<td>18.883</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td>riscv/dmem_125_s/I2</td>
</tr>
<tr>
<td>19.705</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R22C9[0][A]</td>
<td style=" background: #97FFFF;">riscv/dmem_125_s/F</td>
</tr>
<tr>
<td>21.665</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[3][A]</td>
<td>riscv/riscv_317_s/I0</td>
</tr>
<tr>
<td>22.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C9[3][A]</td>
<td style=" background: #97FFFF;">riscv/riscv_317_s/F</td>
</tr>
<tr>
<td>25.209</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[1][A]</td>
<td>riscv/alu_Result_2_2_s/I1</td>
</tr>
<tr>
<td>25.912</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C11[1][A]</td>
<td style=" background: #97FFFF;">riscv/alu_Result_2_2_s/SUM</td>
</tr>
<tr>
<td>29.165</td>
<td>3.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][A]</td>
<td>riscv/dmem_93_s/I1</td>
</tr>
<tr>
<td>29.987</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R5C6[3][A]</td>
<td style=" background: #97FFFF;">riscv/dmem_93_s/F</td>
</tr>
<tr>
<td>33.295</td>
<td>3.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td>dmem/dmem_ReadData_11_s0/S0</td>
</tr>
<tr>
<td>33.797</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td style=" background: #97FFFF;">dmem/dmem_ReadData_11_s0/O</td>
</tr>
<tr>
<td>33.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td>dmem/dmem_ReadData_11_s/I0</td>
</tr>
<tr>
<td>33.960</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td style=" background: #97FFFF;">dmem/dmem_ReadData_11_s/O</td>
</tr>
<tr>
<td>36.387</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>riscv/Result_11_s6/I2</td>
</tr>
<tr>
<td>37.486</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">riscv/Result_11_s6/F</td>
</tr>
<tr>
<td>38.956</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>riscv/Result_11_s5/I2</td>
</tr>
<tr>
<td>40.055</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R9C16[0][A]</td>
<td style=" background: #97FFFF;">riscv/Result_11_s5/F</td>
</tr>
<tr>
<td>44.112</td>
<td>4.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C22[0][A]</td>
<td style=" font-weight:bold;">riscv/rf[8]_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C22[0][A]</td>
<td>riscv/rf[8]_11_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscv/rf[8]_11_s0</td>
</tr>
<tr>
<td>20.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C22[0][A]</td>
<td>riscv/rf[8]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.111</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.137, 18.005%; route: 29.042, 73.266%; tC2Q: 3.460, 8.729%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-23.180</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>imem/sp_inst_2</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscv/rf[9]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[5]</td>
<td>imem/sp_inst_2/CLK</td>
</tr>
<tr>
<td>7.934</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">imem/sp_inst_2/DO[6]</td>
</tr>
<tr>
<td>16.098</td>
<td>8.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td>riscv/n3564_s64/S0</td>
</tr>
<tr>
<td>16.600</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s64/O</td>
</tr>
<tr>
<td>16.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>riscv/n3564_s62/I0</td>
</tr>
<tr>
<td>16.763</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s62/O</td>
</tr>
<tr>
<td>16.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][B]</td>
<td>riscv/n3564_s61/I0</td>
</tr>
<tr>
<td>16.926</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C26[3][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s61/O</td>
</tr>
<tr>
<td>18.883</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td>riscv/dmem_125_s/I2</td>
</tr>
<tr>
<td>19.705</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R22C9[0][A]</td>
<td style=" background: #97FFFF;">riscv/dmem_125_s/F</td>
</tr>
<tr>
<td>21.665</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[3][A]</td>
<td>riscv/riscv_317_s/I0</td>
</tr>
<tr>
<td>22.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C9[3][A]</td>
<td style=" background: #97FFFF;">riscv/riscv_317_s/F</td>
</tr>
<tr>
<td>25.209</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[1][A]</td>
<td>riscv/alu_Result_2_2_s/I1</td>
</tr>
<tr>
<td>25.912</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C11[1][A]</td>
<td style=" background: #97FFFF;">riscv/alu_Result_2_2_s/SUM</td>
</tr>
<tr>
<td>29.165</td>
<td>3.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][A]</td>
<td>riscv/dmem_93_s/I1</td>
</tr>
<tr>
<td>29.987</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R5C6[3][A]</td>
<td style=" background: #97FFFF;">riscv/dmem_93_s/F</td>
</tr>
<tr>
<td>33.295</td>
<td>3.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td>dmem/dmem_ReadData_11_s0/S0</td>
</tr>
<tr>
<td>33.797</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td style=" background: #97FFFF;">dmem/dmem_ReadData_11_s0/O</td>
</tr>
<tr>
<td>33.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td>dmem/dmem_ReadData_11_s/I0</td>
</tr>
<tr>
<td>33.960</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td style=" background: #97FFFF;">dmem/dmem_ReadData_11_s/O</td>
</tr>
<tr>
<td>36.387</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>riscv/Result_11_s6/I2</td>
</tr>
<tr>
<td>37.486</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">riscv/Result_11_s6/F</td>
</tr>
<tr>
<td>38.956</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>riscv/Result_11_s5/I2</td>
</tr>
<tr>
<td>40.055</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R9C16[0][A]</td>
<td style=" background: #97FFFF;">riscv/Result_11_s5/F</td>
</tr>
<tr>
<td>44.112</td>
<td>4.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C22[1][A]</td>
<td style=" font-weight:bold;">riscv/rf[9]_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C22[1][A]</td>
<td>riscv/rf[9]_11_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscv/rf[9]_11_s0</td>
</tr>
<tr>
<td>20.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C22[1][A]</td>
<td>riscv/rf[9]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.111</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.137, 18.005%; route: 29.042, 73.266%; tC2Q: 3.460, 8.729%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-23.180</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>imem/sp_inst_2</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscv/rf[19]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[5]</td>
<td>imem/sp_inst_2/CLK</td>
</tr>
<tr>
<td>7.934</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">imem/sp_inst_2/DO[6]</td>
</tr>
<tr>
<td>16.098</td>
<td>8.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td>riscv/n3564_s64/S0</td>
</tr>
<tr>
<td>16.600</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s64/O</td>
</tr>
<tr>
<td>16.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>riscv/n3564_s62/I0</td>
</tr>
<tr>
<td>16.763</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s62/O</td>
</tr>
<tr>
<td>16.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][B]</td>
<td>riscv/n3564_s61/I0</td>
</tr>
<tr>
<td>16.926</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C26[3][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s61/O</td>
</tr>
<tr>
<td>18.883</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td>riscv/dmem_125_s/I2</td>
</tr>
<tr>
<td>19.705</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R22C9[0][A]</td>
<td style=" background: #97FFFF;">riscv/dmem_125_s/F</td>
</tr>
<tr>
<td>21.665</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[3][A]</td>
<td>riscv/riscv_317_s/I0</td>
</tr>
<tr>
<td>22.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C9[3][A]</td>
<td style=" background: #97FFFF;">riscv/riscv_317_s/F</td>
</tr>
<tr>
<td>25.209</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[1][A]</td>
<td>riscv/alu_Result_2_2_s/I1</td>
</tr>
<tr>
<td>25.912</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C11[1][A]</td>
<td style=" background: #97FFFF;">riscv/alu_Result_2_2_s/SUM</td>
</tr>
<tr>
<td>29.165</td>
<td>3.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][A]</td>
<td>riscv/dmem_93_s/I1</td>
</tr>
<tr>
<td>29.987</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R5C6[3][A]</td>
<td style=" background: #97FFFF;">riscv/dmem_93_s/F</td>
</tr>
<tr>
<td>33.295</td>
<td>3.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td>dmem/dmem_ReadData_11_s0/S0</td>
</tr>
<tr>
<td>33.797</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td style=" background: #97FFFF;">dmem/dmem_ReadData_11_s0/O</td>
</tr>
<tr>
<td>33.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td>dmem/dmem_ReadData_11_s/I0</td>
</tr>
<tr>
<td>33.960</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td style=" background: #97FFFF;">dmem/dmem_ReadData_11_s/O</td>
</tr>
<tr>
<td>36.387</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>riscv/Result_11_s6/I2</td>
</tr>
<tr>
<td>37.486</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">riscv/Result_11_s6/F</td>
</tr>
<tr>
<td>38.956</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>riscv/Result_11_s5/I2</td>
</tr>
<tr>
<td>40.055</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R9C16[0][A]</td>
<td style=" background: #97FFFF;">riscv/Result_11_s5/F</td>
</tr>
<tr>
<td>44.112</td>
<td>4.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C21[0][A]</td>
<td style=" font-weight:bold;">riscv/rf[19]_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C21[0][A]</td>
<td>riscv/rf[19]_11_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscv/rf[19]_11_s0</td>
</tr>
<tr>
<td>20.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C21[0][A]</td>
<td>riscv/rf[19]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.111</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.137, 18.005%; route: 29.042, 73.266%; tC2Q: 3.460, 8.729%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-23.180</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>imem/sp_inst_2</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscv/rf[20]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[5]</td>
<td>imem/sp_inst_2/CLK</td>
</tr>
<tr>
<td>7.934</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">imem/sp_inst_2/DO[6]</td>
</tr>
<tr>
<td>16.098</td>
<td>8.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td>riscv/n3564_s64/S0</td>
</tr>
<tr>
<td>16.600</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s64/O</td>
</tr>
<tr>
<td>16.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>riscv/n3564_s62/I0</td>
</tr>
<tr>
<td>16.763</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s62/O</td>
</tr>
<tr>
<td>16.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][B]</td>
<td>riscv/n3564_s61/I0</td>
</tr>
<tr>
<td>16.926</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C26[3][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s61/O</td>
</tr>
<tr>
<td>18.883</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td>riscv/dmem_125_s/I2</td>
</tr>
<tr>
<td>19.705</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R22C9[0][A]</td>
<td style=" background: #97FFFF;">riscv/dmem_125_s/F</td>
</tr>
<tr>
<td>21.665</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[3][A]</td>
<td>riscv/riscv_317_s/I0</td>
</tr>
<tr>
<td>22.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C9[3][A]</td>
<td style=" background: #97FFFF;">riscv/riscv_317_s/F</td>
</tr>
<tr>
<td>25.209</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[1][A]</td>
<td>riscv/alu_Result_2_2_s/I1</td>
</tr>
<tr>
<td>25.912</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C11[1][A]</td>
<td style=" background: #97FFFF;">riscv/alu_Result_2_2_s/SUM</td>
</tr>
<tr>
<td>29.165</td>
<td>3.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][A]</td>
<td>riscv/dmem_93_s/I1</td>
</tr>
<tr>
<td>29.987</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R5C6[3][A]</td>
<td style=" background: #97FFFF;">riscv/dmem_93_s/F</td>
</tr>
<tr>
<td>33.295</td>
<td>3.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td>dmem/dmem_ReadData_11_s0/S0</td>
</tr>
<tr>
<td>33.797</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td style=" background: #97FFFF;">dmem/dmem_ReadData_11_s0/O</td>
</tr>
<tr>
<td>33.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td>dmem/dmem_ReadData_11_s/I0</td>
</tr>
<tr>
<td>33.960</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td style=" background: #97FFFF;">dmem/dmem_ReadData_11_s/O</td>
</tr>
<tr>
<td>36.387</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>riscv/Result_11_s6/I2</td>
</tr>
<tr>
<td>37.486</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">riscv/Result_11_s6/F</td>
</tr>
<tr>
<td>38.956</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>riscv/Result_11_s5/I2</td>
</tr>
<tr>
<td>40.055</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R9C16[0][A]</td>
<td style=" background: #97FFFF;">riscv/Result_11_s5/F</td>
</tr>
<tr>
<td>44.112</td>
<td>4.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C21[1][A]</td>
<td style=" font-weight:bold;">riscv/rf[20]_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C21[1][A]</td>
<td>riscv/rf[20]_11_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscv/rf[20]_11_s0</td>
</tr>
<tr>
<td>20.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C21[1][A]</td>
<td>riscv/rf[20]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.111</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.137, 18.005%; route: 29.042, 73.266%; tC2Q: 3.460, 8.729%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-23.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.103</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>imem/sp_inst_2</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscv/rf[21]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[5]</td>
<td>imem/sp_inst_2/CLK</td>
</tr>
<tr>
<td>7.934</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">imem/sp_inst_2/DO[6]</td>
</tr>
<tr>
<td>16.098</td>
<td>8.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td>riscv/n3564_s64/S0</td>
</tr>
<tr>
<td>16.600</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s64/O</td>
</tr>
<tr>
<td>16.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>riscv/n3564_s62/I0</td>
</tr>
<tr>
<td>16.763</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s62/O</td>
</tr>
<tr>
<td>16.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][B]</td>
<td>riscv/n3564_s61/I0</td>
</tr>
<tr>
<td>16.926</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C26[3][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s61/O</td>
</tr>
<tr>
<td>18.883</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td>riscv/dmem_125_s/I2</td>
</tr>
<tr>
<td>19.705</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R22C9[0][A]</td>
<td style=" background: #97FFFF;">riscv/dmem_125_s/F</td>
</tr>
<tr>
<td>21.665</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[3][A]</td>
<td>riscv/riscv_317_s/I0</td>
</tr>
<tr>
<td>22.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C9[3][A]</td>
<td style=" background: #97FFFF;">riscv/riscv_317_s/F</td>
</tr>
<tr>
<td>25.209</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[1][A]</td>
<td>riscv/alu_Result_2_2_s/I1</td>
</tr>
<tr>
<td>25.912</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C11[1][A]</td>
<td style=" background: #97FFFF;">riscv/alu_Result_2_2_s/SUM</td>
</tr>
<tr>
<td>29.165</td>
<td>3.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][A]</td>
<td>riscv/dmem_93_s/I1</td>
</tr>
<tr>
<td>29.987</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R5C6[3][A]</td>
<td style=" background: #97FFFF;">riscv/dmem_93_s/F</td>
</tr>
<tr>
<td>33.295</td>
<td>3.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td>dmem/dmem_ReadData_11_s0/S0</td>
</tr>
<tr>
<td>33.797</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td style=" background: #97FFFF;">dmem/dmem_ReadData_11_s0/O</td>
</tr>
<tr>
<td>33.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td>dmem/dmem_ReadData_11_s/I0</td>
</tr>
<tr>
<td>33.960</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td style=" background: #97FFFF;">dmem/dmem_ReadData_11_s/O</td>
</tr>
<tr>
<td>36.387</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>riscv/Result_11_s6/I2</td>
</tr>
<tr>
<td>37.486</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">riscv/Result_11_s6/F</td>
</tr>
<tr>
<td>38.956</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>riscv/Result_11_s5/I2</td>
</tr>
<tr>
<td>40.055</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R9C16[0][A]</td>
<td style=" background: #97FFFF;">riscv/Result_11_s5/F</td>
</tr>
<tr>
<td>44.103</td>
<td>4.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C21[2][A]</td>
<td style=" font-weight:bold;">riscv/rf[21]_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C21[2][A]</td>
<td>riscv/rf[21]_11_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscv/rf[21]_11_s0</td>
</tr>
<tr>
<td>20.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C21[2][A]</td>
<td>riscv/rf[21]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.111</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.137, 18.010%; route: 29.032, 73.259%; tC2Q: 3.460, 8.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-23.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>imem/sp_inst_2</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscv/rf[7]_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[5]</td>
<td>imem/sp_inst_2/CLK</td>
</tr>
<tr>
<td>7.934</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">imem/sp_inst_2/DO[6]</td>
</tr>
<tr>
<td>16.098</td>
<td>8.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td>riscv/n3564_s64/S0</td>
</tr>
<tr>
<td>16.600</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s64/O</td>
</tr>
<tr>
<td>16.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>riscv/n3564_s62/I0</td>
</tr>
<tr>
<td>16.763</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s62/O</td>
</tr>
<tr>
<td>16.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][B]</td>
<td>riscv/n3564_s61/I0</td>
</tr>
<tr>
<td>16.926</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C26[3][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s61/O</td>
</tr>
<tr>
<td>18.883</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td>riscv/dmem_125_s/I2</td>
</tr>
<tr>
<td>19.705</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R22C9[0][A]</td>
<td style=" background: #97FFFF;">riscv/dmem_125_s/F</td>
</tr>
<tr>
<td>21.665</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[3][A]</td>
<td>riscv/riscv_317_s/I0</td>
</tr>
<tr>
<td>22.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C9[3][A]</td>
<td style=" background: #97FFFF;">riscv/riscv_317_s/F</td>
</tr>
<tr>
<td>25.209</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[1][A]</td>
<td>riscv/alu_Result_2_2_s/I1</td>
</tr>
<tr>
<td>25.912</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C11[1][A]</td>
<td style=" background: #97FFFF;">riscv/alu_Result_2_2_s/SUM</td>
</tr>
<tr>
<td>29.165</td>
<td>3.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][A]</td>
<td>riscv/dmem_93_s/I1</td>
</tr>
<tr>
<td>29.987</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R5C6[3][A]</td>
<td style=" background: #97FFFF;">riscv/dmem_93_s/F</td>
</tr>
<tr>
<td>33.295</td>
<td>3.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][B]</td>
<td>dmem/dmem_ReadData_13_s0/S0</td>
</tr>
<tr>
<td>33.797</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][B]</td>
<td style=" background: #97FFFF;">dmem/dmem_ReadData_13_s0/O</td>
</tr>
<tr>
<td>33.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C4[1][B]</td>
<td>dmem/dmem_ReadData_13_s/I0</td>
</tr>
<tr>
<td>33.960</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[1][B]</td>
<td style=" background: #97FFFF;">dmem/dmem_ReadData_13_s/O</td>
</tr>
<tr>
<td>36.727</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td>riscv/Result_13_s6/I1</td>
</tr>
<tr>
<td>37.353</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td style=" background: #97FFFF;">riscv/Result_13_s6/F</td>
</tr>
<tr>
<td>37.359</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][A]</td>
<td>riscv/Result_13_s5/I2</td>
</tr>
<tr>
<td>38.458</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C16[3][A]</td>
<td style=" background: #97FFFF;">riscv/Result_13_s5/F</td>
</tr>
<tr>
<td>43.988</td>
<td>5.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C20[1][B]</td>
<td style=" font-weight:bold;">riscv/rf[7]_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[1][B]</td>
<td>riscv/rf[7]_13_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscv/rf[7]_13_s0</td>
</tr>
<tr>
<td>20.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C20[1][B]</td>
<td>riscv/rf[7]_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.111</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.664, 16.865%; route: 29.391, 74.379%; tC2Q: 3.460, 8.756%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-23.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>imem/sp_inst_2</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscv/rf[11]_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[5]</td>
<td>imem/sp_inst_2/CLK</td>
</tr>
<tr>
<td>7.934</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">imem/sp_inst_2/DO[6]</td>
</tr>
<tr>
<td>16.098</td>
<td>8.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td>riscv/n3564_s64/S0</td>
</tr>
<tr>
<td>16.600</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s64/O</td>
</tr>
<tr>
<td>16.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>riscv/n3564_s62/I0</td>
</tr>
<tr>
<td>16.763</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s62/O</td>
</tr>
<tr>
<td>16.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][B]</td>
<td>riscv/n3564_s61/I0</td>
</tr>
<tr>
<td>16.926</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C26[3][B]</td>
<td style=" background: #97FFFF;">riscv/n3564_s61/O</td>
</tr>
<tr>
<td>18.883</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td>riscv/dmem_125_s/I2</td>
</tr>
<tr>
<td>19.705</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R22C9[0][A]</td>
<td style=" background: #97FFFF;">riscv/dmem_125_s/F</td>
</tr>
<tr>
<td>21.665</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[3][A]</td>
<td>riscv/riscv_317_s/I0</td>
</tr>
<tr>
<td>22.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C9[3][A]</td>
<td style=" background: #97FFFF;">riscv/riscv_317_s/F</td>
</tr>
<tr>
<td>25.209</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[1][A]</td>
<td>riscv/alu_Result_2_2_s/I1</td>
</tr>
<tr>
<td>25.912</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C11[1][A]</td>
<td style=" background: #97FFFF;">riscv/alu_Result_2_2_s/SUM</td>
</tr>
<tr>
<td>29.165</td>
<td>3.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][A]</td>
<td>riscv/dmem_93_s/I1</td>
</tr>
<tr>
<td>29.987</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R5C6[3][A]</td>
<td style=" background: #97FFFF;">riscv/dmem_93_s/F</td>
</tr>
<tr>
<td>33.295</td>
<td>3.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][B]</td>
<td>dmem/dmem_ReadData_13_s0/S0</td>
</tr>
<tr>
<td>33.797</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][B]</td>
<td style=" background: #97FFFF;">dmem/dmem_ReadData_13_s0/O</td>
</tr>
<tr>
<td>33.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C4[1][B]</td>
<td>dmem/dmem_ReadData_13_s/I0</td>
</tr>
<tr>
<td>33.960</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[1][B]</td>
<td style=" background: #97FFFF;">dmem/dmem_ReadData_13_s/O</td>
</tr>
<tr>
<td>36.727</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td>riscv/Result_13_s6/I1</td>
</tr>
<tr>
<td>37.353</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td style=" background: #97FFFF;">riscv/Result_13_s6/F</td>
</tr>
<tr>
<td>37.359</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][A]</td>
<td>riscv/Result_13_s5/I2</td>
</tr>
<tr>
<td>38.458</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C16[3][A]</td>
<td style=" background: #97FFFF;">riscv/Result_13_s5/F</td>
</tr>
<tr>
<td>43.988</td>
<td>5.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C20[2][B]</td>
<td style=" font-weight:bold;">riscv/rf[11]_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[2][B]</td>
<td>riscv/rf[11]_13_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscv/rf[11]_13_s0</td>
</tr>
<tr>
<td>20.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C20[2][B]</td>
<td>riscv/rf[11]_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.111</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.664, 16.865%; route: 29.391, 74.379%; tC2Q: 3.460, 8.756%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>102.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>104.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>100.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C41[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLK</td>
</tr>
<tr>
<td>101.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C41[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/Q</td>
</tr>
<tr>
<td>101.873</td>
<td>0.573</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/n15072_s1/I2</td>
</tr>
<tr>
<td>102.429</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n15072_s1/F</td>
</tr>
<tr>
<td>102.429</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>103.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>103.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>103.971</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1216</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>104.937</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>104.967</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>104.967</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C42[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.970</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 38.028%; route: 0.573, 39.174%; tC2Q: 0.333, 22.799%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.971, 80.433%; route: 0.966, 19.567%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.373</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscv/PC_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>imem/sp_inst_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[2][B]</td>
<td>riscv/PC_6_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R14C12[2][B]</td>
<td style=" font-weight:bold;">riscv/PC_6_s0/Q</td>
</tr>
<tr>
<td>2.122</td>
<td>0.821</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">imem/sp_inst_2/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>imem/sp_inst_2/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>imem/sp_inst_2</td>
</tr>
<tr>
<td>3.495</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>imem/sp_inst_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.821, 71.127%; tC2Q: 0.333, 28.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.371</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscv/PC_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>imem/sp_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][B]</td>
<td>riscv/PC_8_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R13C9[0][B]</td>
<td style=" font-weight:bold;">riscv/PC_8_s0/Q</td>
</tr>
<tr>
<td>2.124</td>
<td>0.823</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">imem/sp_inst_1/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>imem/sp_inst_1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>imem/sp_inst_1</td>
</tr>
<tr>
<td>3.495</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>imem/sp_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.823, 71.179%; tC2Q: 0.333, 28.821%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.358</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.137</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscv/PC_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>imem/sp_inst_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>riscv/PC_10_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R15C16[0][A]</td>
<td style=" font-weight:bold;">riscv/PC_10_s0/Q</td>
</tr>
<tr>
<td>2.137</td>
<td>0.836</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">imem/sp_inst_2/AD[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>imem/sp_inst_2/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>imem/sp_inst_2</td>
</tr>
<tr>
<td>3.495</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>imem/sp_inst_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.836, 71.505%; tC2Q: 0.333, 28.495%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.355</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.140</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscv/PC_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>imem/sp_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[2][B]</td>
<td>riscv/PC_6_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R14C12[2][B]</td>
<td style=" font-weight:bold;">riscv/PC_6_s0/Q</td>
</tr>
<tr>
<td>2.140</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">imem/sp_inst_1/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>imem/sp_inst_1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>imem/sp_inst_1</td>
</tr>
<tr>
<td>3.495</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>imem/sp_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.839, 71.574%; tC2Q: 0.333, 28.426%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.355</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.140</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscv/PC_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>imem/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][B]</td>
<td>riscv/PC_11_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R15C16[0][B]</td>
<td style=" font-weight:bold;">riscv/PC_11_s0/Q</td>
</tr>
<tr>
<td>2.140</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">imem/sp_inst_0/AD[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>imem/sp_inst_0/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>imem/sp_inst_0</td>
</tr>
<tr>
<td>3.495</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>imem/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.839, 71.574%; tC2Q: 0.333, 28.426%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_p_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_p_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n5_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n5_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R7C21[1][A]</td>
<td>n5_s2/F</td>
</tr>
<tr>
<td>2.033</td>
<td>2.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[1][A]</td>
<td style=" font-weight:bold;">clk_p_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clk_p_s0</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.033, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.371</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscv/PC_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>imem/sp_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>riscv/PC_7_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R13C9[0][A]</td>
<td style=" font-weight:bold;">riscv/PC_7_s0/Q</td>
</tr>
<tr>
<td>2.371</td>
<td>1.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">imem/sp_inst_1/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>imem/sp_inst_1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>imem/sp_inst_1</td>
</tr>
<tr>
<td>3.495</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>imem/sp_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.070, 76.255%; tC2Q: 0.333, 23.745%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscv/PC_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>imem/sp_inst_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[0][A]</td>
<td>riscv/PC_12_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R14C12[0][A]</td>
<td style=" font-weight:bold;">riscv/PC_12_s0/Q</td>
</tr>
<tr>
<td>2.374</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">imem/sp_inst_2/AD[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>imem/sp_inst_2/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>imem/sp_inst_2</td>
</tr>
<tr>
<td>3.495</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>imem/sp_inst_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.074, 76.311%; tC2Q: 0.333, 23.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscv/PC_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>imem/sp_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[0][A]</td>
<td>riscv/PC_12_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R14C12[0][A]</td>
<td style=" font-weight:bold;">riscv/PC_12_s0/Q</td>
</tr>
<tr>
<td>2.374</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">imem/sp_inst_1/AD[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>imem/sp_inst_1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>imem/sp_inst_1</td>
</tr>
<tr>
<td>3.495</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>imem/sp_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.074, 76.311%; tC2Q: 0.333, 23.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.120</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscv/PC_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>imem/sp_inst_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][B]</td>
<td>riscv/PC_11_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R15C16[0][B]</td>
<td style=" font-weight:bold;">riscv/PC_11_s0/Q</td>
</tr>
<tr>
<td>2.375</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">imem/sp_inst_3/AD[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>imem/sp_inst_3/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>imem/sp_inst_3</td>
</tr>
<tr>
<td>3.495</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>imem/sp_inst_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.074, 76.323%; tC2Q: 0.333, 23.677%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.120</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscv/PC_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>imem/sp_inst_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>riscv/PC_10_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R15C16[0][A]</td>
<td style=" font-weight:bold;">riscv/PC_10_s0/Q</td>
</tr>
<tr>
<td>2.375</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">imem/sp_inst_3/AD[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>imem/sp_inst_3/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>imem/sp_inst_3</td>
</tr>
<tr>
<td>3.495</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>imem/sp_inst_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.074, 76.323%; tC2Q: 0.333, 23.677%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.120</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscv/PC_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>imem/sp_inst_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>riscv/PC_3_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R14C11[0][A]</td>
<td style=" font-weight:bold;">riscv/PC_3_s0/Q</td>
</tr>
<tr>
<td>2.375</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">imem/sp_inst_2/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>imem/sp_inst_2/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>imem/sp_inst_2</td>
</tr>
<tr>
<td>3.495</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>imem/sp_inst_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.074, 76.323%; tC2Q: 0.333, 23.677%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.120</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscv/PC_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>imem/sp_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>riscv/PC_3_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R14C11[0][A]</td>
<td style=" font-weight:bold;">riscv/PC_3_s0/Q</td>
</tr>
<tr>
<td>2.375</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">imem/sp_inst_1/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>imem/sp_inst_1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>imem/sp_inst_1</td>
</tr>
<tr>
<td>3.495</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>imem/sp_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.074, 76.323%; tC2Q: 0.333, 23.677%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.120</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscv/PC_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>imem/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>riscv/PC_10_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R15C16[0][A]</td>
<td style=" font-weight:bold;">riscv/PC_10_s0/Q</td>
</tr>
<tr>
<td>2.375</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">imem/sp_inst_0/AD[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>imem/sp_inst_0/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>imem/sp_inst_0</td>
</tr>
<tr>
<td>3.495</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>imem/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.074, 76.323%; tC2Q: 0.333, 23.677%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscv/PC_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>imem/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[2][B]</td>
<td>riscv/PC_6_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R14C12[2][B]</td>
<td style=" font-weight:bold;">riscv/PC_6_s0/Q</td>
</tr>
<tr>
<td>2.404</td>
<td>1.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">imem/sp_inst_0/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>imem/sp_inst_0/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>imem/sp_inst_0</td>
</tr>
<tr>
<td>3.495</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>imem/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.104, 76.808%; tC2Q: 0.333, 23.192%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscv/PC_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>imem/sp_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>riscv/PC_10_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R15C16[0][A]</td>
<td style=" font-weight:bold;">riscv/PC_10_s0/Q</td>
</tr>
<tr>
<td>2.406</td>
<td>1.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">imem/sp_inst_1/AD[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>imem/sp_inst_1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>imem/sp_inst_1</td>
</tr>
<tr>
<td>3.495</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>imem/sp_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.105, 76.829%; tC2Q: 0.333, 23.171%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.408</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscv/PC_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>imem/sp_inst_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[2][A]</td>
<td>riscv/PC_2_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R13C9[2][A]</td>
<td style=" font-weight:bold;">riscv/PC_2_s0/Q</td>
</tr>
<tr>
<td>2.408</td>
<td>1.108</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">imem/sp_inst_2/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>imem/sp_inst_2/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>imem/sp_inst_2</td>
</tr>
<tr>
<td>3.495</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>imem/sp_inst_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.108, 76.869%; tC2Q: 0.333, 23.131%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.067</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.428</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscv/PC_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>imem/sp_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[2][A]</td>
<td>riscv/PC_2_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R13C9[2][A]</td>
<td style=" font-weight:bold;">riscv/PC_2_s0/Q</td>
</tr>
<tr>
<td>2.428</td>
<td>1.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">imem/sp_inst_1/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>imem/sp_inst_1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>imem/sp_inst_1</td>
</tr>
<tr>
<td>3.495</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>imem/sp_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.128, 77.183%; tC2Q: 0.333, 22.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.051</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.444</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscv/PC_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>imem/sp_inst_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][B]</td>
<td>riscv/PC_11_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R15C16[0][B]</td>
<td style=" font-weight:bold;">riscv/PC_11_s0/Q</td>
</tr>
<tr>
<td>2.444</td>
<td>1.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">imem/sp_inst_2/AD[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>imem/sp_inst_2/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>imem/sp_inst_2</td>
</tr>
<tr>
<td>3.495</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>imem/sp_inst_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.143, 77.427%; tC2Q: 0.333, 22.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.050</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.445</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscv/PC_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>imem/sp_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[0][A]</td>
<td>riscv/PC_4_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R15C9[0][A]</td>
<td style=" font-weight:bold;">riscv/PC_4_s0/Q</td>
</tr>
<tr>
<td>2.445</td>
<td>1.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">imem/sp_inst_1/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>imem/sp_inst_1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>imem/sp_inst_1</td>
</tr>
<tr>
<td>3.495</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>imem/sp_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.145, 77.448%; tC2Q: 0.333, 22.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.049</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscv/PC_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>imem/sp_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[2][B]</td>
<td>riscv/PC_9_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R14C11[2][B]</td>
<td style=" font-weight:bold;">riscv/PC_9_s0/Q</td>
</tr>
<tr>
<td>2.446</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">imem/sp_inst_1/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>imem/sp_inst_1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>imem/sp_inst_1</td>
</tr>
<tr>
<td>3.495</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>imem/sp_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.146, 77.466%; tC2Q: 0.333, 22.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.029</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.466</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscv/PC_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>imem/sp_inst_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[0][B]</td>
<td>riscv/PC_5_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R15C9[0][B]</td>
<td style=" font-weight:bold;">riscv/PC_5_s0/Q</td>
</tr>
<tr>
<td>2.466</td>
<td>1.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">imem/sp_inst_3/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>imem/sp_inst_3/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>imem/sp_inst_3</td>
</tr>
<tr>
<td>3.495</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>imem/sp_inst_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.165, 77.760%; tC2Q: 0.333, 22.240%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.011</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.484</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscv/PC_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>imem/sp_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[0][B]</td>
<td>riscv/PC_5_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R15C9[0][B]</td>
<td style=" font-weight:bold;">riscv/PC_5_s0/Q</td>
</tr>
<tr>
<td>2.484</td>
<td>1.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">imem/sp_inst_1/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>imem/sp_inst_1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>imem/sp_inst_1</td>
</tr>
<tr>
<td>3.495</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>imem/sp_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.184, 78.030%; tC2Q: 0.333, 21.970%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.897</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.598</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscv/PC_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>imem/sp_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][B]</td>
<td>riscv/PC_11_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R15C16[0][B]</td>
<td style=" font-weight:bold;">riscv/PC_11_s0/Q</td>
</tr>
<tr>
<td>2.598</td>
<td>1.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">imem/sp_inst_1/AD[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>imem/sp_inst_1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>imem/sp_inst_1</td>
</tr>
<tr>
<td>3.495</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>imem/sp_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.297, 79.558%; tC2Q: 0.333, 20.442%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.384</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.115</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>56.499</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n5_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n5_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R7C21[1][A]</td>
<td>n5_s2/F</td>
</tr>
<tr>
<td>41.861</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>42.319</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>100</td>
<td>R15C39[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>45.115</td>
<td>2.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>54.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>54.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>55.212</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1216</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>56.573</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>56.543</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>56.499</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C42[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.712</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.861, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.796, 85.916%; tC2Q: 0.458, 14.084%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 5.212, 79.294%; route: 1.361, 20.706%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.384</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.115</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>56.499</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n5_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n5_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R7C21[1][A]</td>
<td>n5_s2/F</td>
</tr>
<tr>
<td>41.861</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>42.319</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>100</td>
<td>R15C39[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>45.115</td>
<td>2.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C42[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>54.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>54.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>55.212</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1216</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>56.573</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLK</td>
</tr>
<tr>
<td>56.543</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td>56.499</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C42[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.712</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.861, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.796, 85.916%; tC2Q: 0.458, 14.084%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 5.212, 79.294%; route: 1.361, 20.706%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.384</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.115</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>56.499</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n5_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n5_6</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R7C21[1][A]</td>
<td>n5_s2/F</td>
</tr>
<tr>
<td>41.861</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>42.319</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>100</td>
<td>R15C39[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>45.115</td>
<td>2.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C43[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>54.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>54.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>55.212</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1216</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>56.573</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C43[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLK</td>
</tr>
<tr>
<td>56.543</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td>56.499</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C43[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.712</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.861, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.796, 85.916%; tC2Q: 0.458, 14.084%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 5.212, 79.294%; route: 1.361, 20.706%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_n_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM[15]_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[2][A]</td>
<td>rst_sync_n_s6/CLK</td>
</tr>
<tr>
<td>1.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C28[2][A]</td>
<td style=" font-weight:bold;">rst_sync_n_s6/Q</td>
</tr>
<tr>
<td>2.963</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[1][A]</td>
<td>riscv_356_s0/I0</td>
</tr>
<tr>
<td>3.785</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1537</td>
<td>R6C20[1][A]</td>
<td style=" background: #97FFFF;">riscv_356_s0/F</td>
</tr>
<tr>
<td>6.896</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[2][A]</td>
<td style=" font-weight:bold;">dmem/RAM[15]_31_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C5[2][A]</td>
<td>dmem/RAM[15]_31_s0/CLK</td>
</tr>
<tr>
<td>21.319</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C5[2][A]</td>
<td>dmem/RAM[15]_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 14.854%; route: 4.253, 76.863%; tC2Q: 0.458, 8.282%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_n_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM[0]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[2][A]</td>
<td>rst_sync_n_s6/CLK</td>
</tr>
<tr>
<td>1.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C28[2][A]</td>
<td style=" font-weight:bold;">rst_sync_n_s6/Q</td>
</tr>
<tr>
<td>2.963</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[1][A]</td>
<td>riscv_356_s0/I0</td>
</tr>
<tr>
<td>3.785</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1537</td>
<td>R6C20[1][A]</td>
<td style=" background: #97FFFF;">riscv_356_s0/F</td>
</tr>
<tr>
<td>6.896</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C3[0][A]</td>
<td style=" font-weight:bold;">dmem/RAM[0]_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C3[0][A]</td>
<td>dmem/RAM[0]_0_s0/CLK</td>
</tr>
<tr>
<td>21.319</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C3[0][A]</td>
<td>dmem/RAM[0]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 14.854%; route: 4.253, 76.863%; tC2Q: 0.458, 8.282%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_n_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM[0]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[2][A]</td>
<td>rst_sync_n_s6/CLK</td>
</tr>
<tr>
<td>1.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C28[2][A]</td>
<td style=" font-weight:bold;">rst_sync_n_s6/Q</td>
</tr>
<tr>
<td>2.963</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[1][A]</td>
<td>riscv_356_s0/I0</td>
</tr>
<tr>
<td>3.785</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1537</td>
<td>R6C20[1][A]</td>
<td style=" background: #97FFFF;">riscv_356_s0/F</td>
</tr>
<tr>
<td>6.896</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[1][A]</td>
<td style=" font-weight:bold;">dmem/RAM[0]_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[1][A]</td>
<td>dmem/RAM[0]_1_s0/CLK</td>
</tr>
<tr>
<td>21.319</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C7[1][A]</td>
<td>dmem/RAM[0]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 14.854%; route: 4.253, 76.863%; tC2Q: 0.458, 8.282%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_n_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM[0]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[2][A]</td>
<td>rst_sync_n_s6/CLK</td>
</tr>
<tr>
<td>1.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C28[2][A]</td>
<td style=" font-weight:bold;">rst_sync_n_s6/Q</td>
</tr>
<tr>
<td>2.963</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[1][A]</td>
<td>riscv_356_s0/I0</td>
</tr>
<tr>
<td>3.785</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1537</td>
<td>R6C20[1][A]</td>
<td style=" background: #97FFFF;">riscv_356_s0/F</td>
</tr>
<tr>
<td>6.896</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[0][A]</td>
<td style=" font-weight:bold;">dmem/RAM[0]_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[0][A]</td>
<td>dmem/RAM[0]_2_s0/CLK</td>
</tr>
<tr>
<td>21.319</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C8[0][A]</td>
<td>dmem/RAM[0]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 14.854%; route: 4.253, 76.863%; tC2Q: 0.458, 8.282%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_n_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM[0]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[2][A]</td>
<td>rst_sync_n_s6/CLK</td>
</tr>
<tr>
<td>1.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C28[2][A]</td>
<td style=" font-weight:bold;">rst_sync_n_s6/Q</td>
</tr>
<tr>
<td>2.963</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[1][A]</td>
<td>riscv_356_s0/I0</td>
</tr>
<tr>
<td>3.785</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1537</td>
<td>R6C20[1][A]</td>
<td style=" background: #97FFFF;">riscv_356_s0/F</td>
</tr>
<tr>
<td>6.896</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][A]</td>
<td style=" font-weight:bold;">dmem/RAM[0]_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[0][A]</td>
<td>dmem/RAM[0]_3_s0/CLK</td>
</tr>
<tr>
<td>21.319</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C5[0][A]</td>
<td>dmem/RAM[0]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 14.854%; route: 4.253, 76.863%; tC2Q: 0.458, 8.282%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_n_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM[0]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[2][A]</td>
<td>rst_sync_n_s6/CLK</td>
</tr>
<tr>
<td>1.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C28[2][A]</td>
<td style=" font-weight:bold;">rst_sync_n_s6/Q</td>
</tr>
<tr>
<td>2.963</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[1][A]</td>
<td>riscv_356_s0/I0</td>
</tr>
<tr>
<td>3.785</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1537</td>
<td>R6C20[1][A]</td>
<td style=" background: #97FFFF;">riscv_356_s0/F</td>
</tr>
<tr>
<td>6.896</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td style=" font-weight:bold;">dmem/RAM[0]_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td>dmem/RAM[0]_4_s0/CLK</td>
</tr>
<tr>
<td>21.319</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C9[0][A]</td>
<td>dmem/RAM[0]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 14.854%; route: 4.253, 76.863%; tC2Q: 0.458, 8.282%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_n_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM[0]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[2][A]</td>
<td>rst_sync_n_s6/CLK</td>
</tr>
<tr>
<td>1.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C28[2][A]</td>
<td style=" font-weight:bold;">rst_sync_n_s6/Q</td>
</tr>
<tr>
<td>2.963</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[1][A]</td>
<td>riscv_356_s0/I0</td>
</tr>
<tr>
<td>3.785</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1537</td>
<td>R6C20[1][A]</td>
<td style=" background: #97FFFF;">riscv_356_s0/F</td>
</tr>
<tr>
<td>6.896</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[1][A]</td>
<td style=" font-weight:bold;">dmem/RAM[0]_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C7[1][A]</td>
<td>dmem/RAM[0]_5_s0/CLK</td>
</tr>
<tr>
<td>21.319</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C7[1][A]</td>
<td>dmem/RAM[0]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 14.854%; route: 4.253, 76.863%; tC2Q: 0.458, 8.282%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_n_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM[0]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[2][A]</td>
<td>rst_sync_n_s6/CLK</td>
</tr>
<tr>
<td>1.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C28[2][A]</td>
<td style=" font-weight:bold;">rst_sync_n_s6/Q</td>
</tr>
<tr>
<td>2.963</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[1][A]</td>
<td>riscv_356_s0/I0</td>
</tr>
<tr>
<td>3.785</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1537</td>
<td>R6C20[1][A]</td>
<td style=" background: #97FFFF;">riscv_356_s0/F</td>
</tr>
<tr>
<td>6.896</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[2][A]</td>
<td style=" font-weight:bold;">dmem/RAM[0]_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C7[2][A]</td>
<td>dmem/RAM[0]_6_s0/CLK</td>
</tr>
<tr>
<td>21.319</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C7[2][A]</td>
<td>dmem/RAM[0]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 14.854%; route: 4.253, 76.863%; tC2Q: 0.458, 8.282%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_n_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM[0]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[2][A]</td>
<td>rst_sync_n_s6/CLK</td>
</tr>
<tr>
<td>1.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C28[2][A]</td>
<td style=" font-weight:bold;">rst_sync_n_s6/Q</td>
</tr>
<tr>
<td>2.963</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[1][A]</td>
<td>riscv_356_s0/I0</td>
</tr>
<tr>
<td>3.785</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1537</td>
<td>R6C20[1][A]</td>
<td style=" background: #97FFFF;">riscv_356_s0/F</td>
</tr>
<tr>
<td>6.896</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C4[2][A]</td>
<td style=" font-weight:bold;">dmem/RAM[0]_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C4[2][A]</td>
<td>dmem/RAM[0]_7_s0/CLK</td>
</tr>
<tr>
<td>21.319</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C4[2][A]</td>
<td>dmem/RAM[0]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 14.854%; route: 4.253, 76.863%; tC2Q: 0.458, 8.282%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_n_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM[0]_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[2][A]</td>
<td>rst_sync_n_s6/CLK</td>
</tr>
<tr>
<td>1.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C28[2][A]</td>
<td style=" font-weight:bold;">rst_sync_n_s6/Q</td>
</tr>
<tr>
<td>2.963</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[1][A]</td>
<td>riscv_356_s0/I0</td>
</tr>
<tr>
<td>3.785</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1537</td>
<td>R6C20[1][A]</td>
<td style=" background: #97FFFF;">riscv_356_s0/F</td>
</tr>
<tr>
<td>6.896</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C8[2][A]</td>
<td style=" font-weight:bold;">dmem/RAM[0]_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[2][A]</td>
<td>dmem/RAM[0]_8_s0/CLK</td>
</tr>
<tr>
<td>21.319</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C8[2][A]</td>
<td>dmem/RAM[0]_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 14.854%; route: 4.253, 76.863%; tC2Q: 0.458, 8.282%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_n_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM[0]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[2][A]</td>
<td>rst_sync_n_s6/CLK</td>
</tr>
<tr>
<td>1.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C28[2][A]</td>
<td style=" font-weight:bold;">rst_sync_n_s6/Q</td>
</tr>
<tr>
<td>2.963</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[1][A]</td>
<td>riscv_356_s0/I0</td>
</tr>
<tr>
<td>3.785</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1537</td>
<td>R6C20[1][A]</td>
<td style=" background: #97FFFF;">riscv_356_s0/F</td>
</tr>
<tr>
<td>6.896</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[1][A]</td>
<td style=" font-weight:bold;">dmem/RAM[0]_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[1][A]</td>
<td>dmem/RAM[0]_9_s0/CLK</td>
</tr>
<tr>
<td>21.319</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C8[1][A]</td>
<td>dmem/RAM[0]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 14.854%; route: 4.253, 76.863%; tC2Q: 0.458, 8.282%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_n_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM[0]_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[2][A]</td>
<td>rst_sync_n_s6/CLK</td>
</tr>
<tr>
<td>1.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C28[2][A]</td>
<td style=" font-weight:bold;">rst_sync_n_s6/Q</td>
</tr>
<tr>
<td>2.963</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[1][A]</td>
<td>riscv_356_s0/I0</td>
</tr>
<tr>
<td>3.785</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1537</td>
<td>R6C20[1][A]</td>
<td style=" background: #97FFFF;">riscv_356_s0/F</td>
</tr>
<tr>
<td>6.896</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[1][B]</td>
<td style=" font-weight:bold;">dmem/RAM[0]_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[1][B]</td>
<td>dmem/RAM[0]_10_s0/CLK</td>
</tr>
<tr>
<td>21.319</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C8[1][B]</td>
<td>dmem/RAM[0]_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 14.854%; route: 4.253, 76.863%; tC2Q: 0.458, 8.282%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_n_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM[0]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[2][A]</td>
<td>rst_sync_n_s6/CLK</td>
</tr>
<tr>
<td>1.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C28[2][A]</td>
<td style=" font-weight:bold;">rst_sync_n_s6/Q</td>
</tr>
<tr>
<td>2.963</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[1][A]</td>
<td>riscv_356_s0/I0</td>
</tr>
<tr>
<td>3.785</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1537</td>
<td>R6C20[1][A]</td>
<td style=" background: #97FFFF;">riscv_356_s0/F</td>
</tr>
<tr>
<td>6.896</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C6[2][A]</td>
<td style=" font-weight:bold;">dmem/RAM[0]_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C6[2][A]</td>
<td>dmem/RAM[0]_11_s0/CLK</td>
</tr>
<tr>
<td>21.319</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C6[2][A]</td>
<td>dmem/RAM[0]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 14.854%; route: 4.253, 76.863%; tC2Q: 0.458, 8.282%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_n_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM[0]_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[2][A]</td>
<td>rst_sync_n_s6/CLK</td>
</tr>
<tr>
<td>1.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C28[2][A]</td>
<td style=" font-weight:bold;">rst_sync_n_s6/Q</td>
</tr>
<tr>
<td>2.963</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[1][A]</td>
<td>riscv_356_s0/I0</td>
</tr>
<tr>
<td>3.785</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1537</td>
<td>R6C20[1][A]</td>
<td style=" background: #97FFFF;">riscv_356_s0/F</td>
</tr>
<tr>
<td>6.896</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C6[0][A]</td>
<td style=" font-weight:bold;">dmem/RAM[0]_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C6[0][A]</td>
<td>dmem/RAM[0]_12_s0/CLK</td>
</tr>
<tr>
<td>21.319</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C6[0][A]</td>
<td>dmem/RAM[0]_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 14.854%; route: 4.253, 76.863%; tC2Q: 0.458, 8.282%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_n_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM[0]_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[2][A]</td>
<td>rst_sync_n_s6/CLK</td>
</tr>
<tr>
<td>1.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C28[2][A]</td>
<td style=" font-weight:bold;">rst_sync_n_s6/Q</td>
</tr>
<tr>
<td>2.963</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[1][A]</td>
<td>riscv_356_s0/I0</td>
</tr>
<tr>
<td>3.785</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1537</td>
<td>R6C20[1][A]</td>
<td style=" background: #97FFFF;">riscv_356_s0/F</td>
</tr>
<tr>
<td>6.896</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C7[0][A]</td>
<td style=" font-weight:bold;">dmem/RAM[0]_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C7[0][A]</td>
<td>dmem/RAM[0]_13_s0/CLK</td>
</tr>
<tr>
<td>21.319</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C7[0][A]</td>
<td>dmem/RAM[0]_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 14.854%; route: 4.253, 76.863%; tC2Q: 0.458, 8.282%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_n_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM[0]_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[2][A]</td>
<td>rst_sync_n_s6/CLK</td>
</tr>
<tr>
<td>1.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C28[2][A]</td>
<td style=" font-weight:bold;">rst_sync_n_s6/Q</td>
</tr>
<tr>
<td>2.963</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[1][A]</td>
<td>riscv_356_s0/I0</td>
</tr>
<tr>
<td>3.785</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1537</td>
<td>R6C20[1][A]</td>
<td style=" background: #97FFFF;">riscv_356_s0/F</td>
</tr>
<tr>
<td>6.896</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[2][A]</td>
<td style=" font-weight:bold;">dmem/RAM[0]_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C8[2][A]</td>
<td>dmem/RAM[0]_14_s0/CLK</td>
</tr>
<tr>
<td>21.319</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C8[2][A]</td>
<td>dmem/RAM[0]_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 14.854%; route: 4.253, 76.863%; tC2Q: 0.458, 8.282%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_n_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM[0]_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[2][A]</td>
<td>rst_sync_n_s6/CLK</td>
</tr>
<tr>
<td>1.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C28[2][A]</td>
<td style=" font-weight:bold;">rst_sync_n_s6/Q</td>
</tr>
<tr>
<td>2.963</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[1][A]</td>
<td>riscv_356_s0/I0</td>
</tr>
<tr>
<td>3.785</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1537</td>
<td>R6C20[1][A]</td>
<td style=" background: #97FFFF;">riscv_356_s0/F</td>
</tr>
<tr>
<td>6.896</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[0][B]</td>
<td style=" font-weight:bold;">dmem/RAM[0]_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C7[0][B]</td>
<td>dmem/RAM[0]_15_s0/CLK</td>
</tr>
<tr>
<td>21.319</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C7[0][B]</td>
<td>dmem/RAM[0]_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 14.854%; route: 4.253, 76.863%; tC2Q: 0.458, 8.282%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_n_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM[0]_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[2][A]</td>
<td>rst_sync_n_s6/CLK</td>
</tr>
<tr>
<td>1.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C28[2][A]</td>
<td style=" font-weight:bold;">rst_sync_n_s6/Q</td>
</tr>
<tr>
<td>2.963</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[1][A]</td>
<td>riscv_356_s0/I0</td>
</tr>
<tr>
<td>3.785</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1537</td>
<td>R6C20[1][A]</td>
<td style=" background: #97FFFF;">riscv_356_s0/F</td>
</tr>
<tr>
<td>6.896</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C8[0][B]</td>
<td style=" font-weight:bold;">dmem/RAM[0]_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[0][B]</td>
<td>dmem/RAM[0]_16_s0/CLK</td>
</tr>
<tr>
<td>21.319</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C8[0][B]</td>
<td>dmem/RAM[0]_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 14.854%; route: 4.253, 76.863%; tC2Q: 0.458, 8.282%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_n_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM[0]_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[2][A]</td>
<td>rst_sync_n_s6/CLK</td>
</tr>
<tr>
<td>1.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C28[2][A]</td>
<td style=" font-weight:bold;">rst_sync_n_s6/Q</td>
</tr>
<tr>
<td>2.963</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[1][A]</td>
<td>riscv_356_s0/I0</td>
</tr>
<tr>
<td>3.785</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1537</td>
<td>R6C20[1][A]</td>
<td style=" background: #97FFFF;">riscv_356_s0/F</td>
</tr>
<tr>
<td>6.896</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[2][A]</td>
<td style=" font-weight:bold;">dmem/RAM[0]_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[2][A]</td>
<td>dmem/RAM[0]_17_s0/CLK</td>
</tr>
<tr>
<td>21.319</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C9[2][A]</td>
<td>dmem/RAM[0]_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 14.854%; route: 4.253, 76.863%; tC2Q: 0.458, 8.282%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_n_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM[0]_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[2][A]</td>
<td>rst_sync_n_s6/CLK</td>
</tr>
<tr>
<td>1.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C28[2][A]</td>
<td style=" font-weight:bold;">rst_sync_n_s6/Q</td>
</tr>
<tr>
<td>2.963</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[1][A]</td>
<td>riscv_356_s0/I0</td>
</tr>
<tr>
<td>3.785</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1537</td>
<td>R6C20[1][A]</td>
<td style=" background: #97FFFF;">riscv_356_s0/F</td>
</tr>
<tr>
<td>6.896</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td style=" font-weight:bold;">dmem/RAM[0]_18_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>dmem/RAM[0]_18_s0/CLK</td>
</tr>
<tr>
<td>21.319</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>dmem/RAM[0]_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 14.854%; route: 4.253, 76.863%; tC2Q: 0.458, 8.282%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_n_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM[0]_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[2][A]</td>
<td>rst_sync_n_s6/CLK</td>
</tr>
<tr>
<td>1.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C28[2][A]</td>
<td style=" font-weight:bold;">rst_sync_n_s6/Q</td>
</tr>
<tr>
<td>2.963</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[1][A]</td>
<td>riscv_356_s0/I0</td>
</tr>
<tr>
<td>3.785</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1537</td>
<td>R6C20[1][A]</td>
<td style=" background: #97FFFF;">riscv_356_s0/F</td>
</tr>
<tr>
<td>6.896</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[1][B]</td>
<td style=" font-weight:bold;">dmem/RAM[0]_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[1][B]</td>
<td>dmem/RAM[0]_19_s0/CLK</td>
</tr>
<tr>
<td>21.319</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C9[1][B]</td>
<td>dmem/RAM[0]_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 14.854%; route: 4.253, 76.863%; tC2Q: 0.458, 8.282%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_n_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM[0]_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[2][A]</td>
<td>rst_sync_n_s6/CLK</td>
</tr>
<tr>
<td>1.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C28[2][A]</td>
<td style=" font-weight:bold;">rst_sync_n_s6/Q</td>
</tr>
<tr>
<td>2.963</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[1][A]</td>
<td>riscv_356_s0/I0</td>
</tr>
<tr>
<td>3.785</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1537</td>
<td>R6C20[1][A]</td>
<td style=" background: #97FFFF;">riscv_356_s0/F</td>
</tr>
<tr>
<td>6.896</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][B]</td>
<td style=" font-weight:bold;">dmem/RAM[0]_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[0][B]</td>
<td>dmem/RAM[0]_20_s0/CLK</td>
</tr>
<tr>
<td>21.319</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C9[0][B]</td>
<td>dmem/RAM[0]_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 14.854%; route: 4.253, 76.863%; tC2Q: 0.458, 8.282%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>103.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>104.979</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n5_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n5_6</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R7C21[1][A]</td>
<td>n5_s2/F</td>
</tr>
<tr>
<td>101.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>101.675</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>100</td>
<td>R15C39[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>103.216</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>103.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>103.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>103.971</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1216</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>104.937</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>104.967</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>104.979</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C42[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.595</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.541, 82.212%; tC2Q: 0.333, 17.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.971, 80.433%; route: 0.966, 19.567%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>103.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>104.979</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n5_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n5_6</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R7C21[1][A]</td>
<td>n5_s2/F</td>
</tr>
<tr>
<td>101.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>101.675</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>100</td>
<td>R15C39[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>103.216</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>103.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>103.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>103.971</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1216</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>104.937</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLK</td>
</tr>
<tr>
<td>104.967</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td>104.979</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C42[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.595</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.541, 82.212%; tC2Q: 0.333, 17.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.971, 80.433%; route: 0.966, 19.567%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>103.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>104.979</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n5_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n5_6</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R7C21[1][A]</td>
<td>n5_s2/F</td>
</tr>
<tr>
<td>101.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>101.675</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>100</td>
<td>R15C39[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>103.216</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C43[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>103.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>103.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>103.971</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1216</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>104.937</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C43[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLK</td>
</tr>
<tr>
<td>104.967</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td>104.979</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C43[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.595</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.541, 82.212%; tC2Q: 0.333, 17.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.971, 80.433%; route: 0.966, 19.567%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.010</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_sep_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n5_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n5_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R7C21[1][A]</td>
<td>n5_s2/F</td>
</tr>
<tr>
<td>1.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>1.675</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>100</td>
<td>R15C39[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>3.216</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C37[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_1/match_sep_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C37[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_sep_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_sep_s0</td>
</tr>
<tr>
<td>1.010</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C37[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_sep_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.375</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.541, 82.212%; tC2Q: 0.333, 17.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.010</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n5_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n5_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R7C21[1][A]</td>
<td>n5_s2/F</td>
</tr>
<tr>
<td>1.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>1.675</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>100</td>
<td>R15C39[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>3.216</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_0_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_0_s0</td>
</tr>
<tr>
<td>1.010</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.375</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.541, 82.212%; tC2Q: 0.333, 17.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.010</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n5_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n5_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R7C21[1][A]</td>
<td>n5_s2/F</td>
</tr>
<tr>
<td>1.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>1.675</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>100</td>
<td>R15C39[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>3.216</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_1_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_1_s0</td>
</tr>
<tr>
<td>1.010</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C38[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.375</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.541, 82.212%; tC2Q: 0.333, 17.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.010</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n5_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n5_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R7C21[1][A]</td>
<td>n5_s2/F</td>
</tr>
<tr>
<td>1.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>1.675</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>100</td>
<td>R15C39[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>3.216</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_2_s0</td>
</tr>
<tr>
<td>1.010</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C35[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.375</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.541, 82.212%; tC2Q: 0.333, 17.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.010</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n5_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n5_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R7C21[1][A]</td>
<td>n5_s2/F</td>
</tr>
<tr>
<td>1.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>1.675</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>100</td>
<td>R15C39[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>3.216</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_3_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_3_s0</td>
</tr>
<tr>
<td>1.010</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C35[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.375</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.541, 82.212%; tC2Q: 0.333, 17.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.010</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n5_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n5_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R7C21[1][A]</td>
<td>n5_s2/F</td>
</tr>
<tr>
<td>1.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>1.675</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>100</td>
<td>R15C39[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>3.216</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_4_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_4_s0</td>
</tr>
<tr>
<td>1.010</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C36[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.375</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.541, 82.212%; tC2Q: 0.333, 17.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.010</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n5_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n5_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R7C21[1][A]</td>
<td>n5_s2/F</td>
</tr>
<tr>
<td>1.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>1.675</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>100</td>
<td>R15C39[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>3.216</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_5_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_5_s0</td>
</tr>
<tr>
<td>1.010</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C35[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.375</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.541, 82.212%; tC2Q: 0.333, 17.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.010</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n5_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n5_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R7C21[1][A]</td>
<td>n5_s2/F</td>
</tr>
<tr>
<td>1.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>1.675</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>100</td>
<td>R15C39[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>3.216</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_6_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_6_s0</td>
</tr>
<tr>
<td>1.010</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C34[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.375</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.541, 82.212%; tC2Q: 0.333, 17.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.010</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n5_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n5_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R7C21[1][A]</td>
<td>n5_s2/F</td>
</tr>
<tr>
<td>1.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>1.675</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>100</td>
<td>R15C39[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>3.216</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_7_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_7_s0</td>
</tr>
<tr>
<td>1.010</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C35[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.375</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.541, 82.212%; tC2Q: 0.333, 17.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.010</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n5_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n5_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R7C21[1][A]</td>
<td>n5_s2/F</td>
</tr>
<tr>
<td>1.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>1.675</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>100</td>
<td>R15C39[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>3.216</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_8_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_8_s0</td>
</tr>
<tr>
<td>1.010</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C38[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.375</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.541, 82.212%; tC2Q: 0.333, 17.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.010</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n5_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n5_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R7C21[1][A]</td>
<td>n5_s2/F</td>
</tr>
<tr>
<td>1.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>1.675</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>100</td>
<td>R15C39[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>3.216</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_9_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_9_s0</td>
</tr>
<tr>
<td>1.010</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C34[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.375</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.541, 82.212%; tC2Q: 0.333, 17.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.010</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n5_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n5_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R7C21[1][A]</td>
<td>n5_s2/F</td>
</tr>
<tr>
<td>1.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>1.675</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>100</td>
<td>R15C39[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>3.216</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_10_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_10_s0</td>
</tr>
<tr>
<td>1.010</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C34[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.375</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.541, 82.212%; tC2Q: 0.333, 17.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.010</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n5_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n5_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R7C21[1][A]</td>
<td>n5_s2/F</td>
</tr>
<tr>
<td>1.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>1.675</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>100</td>
<td>R15C39[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>3.216</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_11_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_11_s0</td>
</tr>
<tr>
<td>1.010</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.375</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.541, 82.212%; tC2Q: 0.333, 17.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.010</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n5_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n5_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R7C21[1][A]</td>
<td>n5_s2/F</td>
</tr>
<tr>
<td>1.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>1.675</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>100</td>
<td>R15C39[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>3.216</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_12_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_12_s0</td>
</tr>
<tr>
<td>1.010</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C36[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.375</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.541, 82.212%; tC2Q: 0.333, 17.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.010</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n5_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n5_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R7C21[1][A]</td>
<td>n5_s2/F</td>
</tr>
<tr>
<td>1.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>1.675</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>100</td>
<td>R15C39[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>3.216</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_13_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_13_s0</td>
</tr>
<tr>
<td>1.010</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C36[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.375</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.541, 82.212%; tC2Q: 0.333, 17.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.010</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n5_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n5_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R7C21[1][A]</td>
<td>n5_s2/F</td>
</tr>
<tr>
<td>1.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>1.675</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>100</td>
<td>R15C39[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>3.216</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_14_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_14_s0</td>
</tr>
<tr>
<td>1.010</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C39[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.375</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.541, 82.212%; tC2Q: 0.333, 17.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.010</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n5_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n5_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R7C21[1][A]</td>
<td>n5_s2/F</td>
</tr>
<tr>
<td>1.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>1.675</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>100</td>
<td>R15C39[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>3.216</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_15_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_15_s0</td>
</tr>
<tr>
<td>1.010</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.375</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.541, 82.212%; tC2Q: 0.333, 17.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.010</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n5_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n5_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R7C21[1][A]</td>
<td>n5_s2/F</td>
</tr>
<tr>
<td>1.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>1.675</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>100</td>
<td>R15C39[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>3.216</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_16_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_16_s0</td>
</tr>
<tr>
<td>1.010</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C36[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.375</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.541, 82.212%; tC2Q: 0.333, 17.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.010</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n5_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n5_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R7C21[1][A]</td>
<td>n5_s2/F</td>
</tr>
<tr>
<td>1.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>1.675</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>100</td>
<td>R15C39[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>3.216</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C39[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C39[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_17_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_17_s0</td>
</tr>
<tr>
<td>1.010</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C39[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.375</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.541, 82.212%; tC2Q: 0.333, 17.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.010</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n5_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n5_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R7C21[1][A]</td>
<td>n5_s2/F</td>
</tr>
<tr>
<td>1.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>1.675</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>100</td>
<td>R15C39[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>3.216</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_18_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_18_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_18_s0</td>
</tr>
<tr>
<td>1.010</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.375</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.541, 82.212%; tC2Q: 0.333, 17.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.010</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n5_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n5_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R7C21[1][A]</td>
<td>n5_s2/F</td>
</tr>
<tr>
<td>1.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>1.675</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>100</td>
<td>R15C39[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>3.216</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_19_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_19_s0</td>
</tr>
<tr>
<td>1.010</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C38[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.375</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.541, 82.212%; tC2Q: 0.333, 17.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.010</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n5_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n5_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R7C21[1][A]</td>
<td>n5_s2/F</td>
</tr>
<tr>
<td>1.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>1.675</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>100</td>
<td>R15C39[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>3.216</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2670</td>
<td>R2C33[1][A]</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_20_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_20_s0</td>
</tr>
<tr>
<td>1.010</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_1/match_bitwise_pre_reg_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.375</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.541, 82.212%; tC2Q: 0.333, 17.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clk_p_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>clk_p_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>clk_p_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>imem/sp_inst_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>imem/sp_inst_0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>imem/sp_inst_0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>imem/sp_inst_2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>imem/sp_inst_2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>imem/sp_inst_2/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>imem/sp_inst_1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>imem/sp_inst_1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>imem/sp_inst_1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>imem/sp_inst_3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>imem/sp_inst_3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>imem/sp_inst_3/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.987</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>btn_sync_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>11.730</td>
<td>1.730</td>
<td>tNET</td>
<td>FF</td>
<td>btn_sync_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>20.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>btn_sync_6_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.987</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>11.730</td>
<td>1.730</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>20.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.987</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_461_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>11.730</td>
<td>1.730</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_461_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>20.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_461_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.987</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_397_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>11.730</td>
<td>1.730</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_397_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>20.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_397_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.987</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_269_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>11.730</td>
<td>1.730</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_269_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_p_s0/Q</td>
</tr>
<tr>
<td>20.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_269_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2670</td>
<td>clk_p</td>
<td>-13.887</td>
<td>2.670</td>
</tr>
<tr>
<td>1537</td>
<td>riscv_356_6</td>
<td>13.109</td>
<td>4.068</td>
</tr>
<tr>
<td>1216</td>
<td>control0[0]</td>
<td>-3.290</td>
<td>1.726</td>
</tr>
<tr>
<td>517</td>
<td>riscv_43</td>
<td>-22.807</td>
<td>5.674</td>
</tr>
<tr>
<td>515</td>
<td>riscv_48</td>
<td>-21.284</td>
<td>4.954</td>
</tr>
<tr>
<td>507</td>
<td>n20_3</td>
<td>43.676</td>
<td>3.117</td>
</tr>
<tr>
<td>489</td>
<td>n3437_5</td>
<td>31.118</td>
<td>2.365</td>
</tr>
<tr>
<td>485</td>
<td>n3437_9</td>
<td>38.330</td>
<td>4.358</td>
</tr>
<tr>
<td>485</td>
<td>data_out_shift_reg_484_9</td>
<td>31.118</td>
<td>3.479</td>
</tr>
<tr>
<td>259</td>
<td>riscv_47</td>
<td>-21.030</td>
<td>6.896</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R14C12</td>
<td>93.06%</td>
</tr>
<tr>
<td>R14C15</td>
<td>93.06%</td>
</tr>
<tr>
<td>R5C4</td>
<td>90.28%</td>
</tr>
<tr>
<td>R5C10</td>
<td>90.28%</td>
</tr>
<tr>
<td>R4C37</td>
<td>88.89%</td>
</tr>
<tr>
<td>R13C9</td>
<td>88.89%</td>
</tr>
<tr>
<td>R14C9</td>
<td>88.89%</td>
</tr>
<tr>
<td>R5C39</td>
<td>87.50%</td>
</tr>
<tr>
<td>R6C11</td>
<td>87.50%</td>
</tr>
<tr>
<td>R6C37</td>
<td>87.50%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
