5 a 1 * 0
8 /ptmp/cvs/covered/diags/verilog -t main -vcd fsm9.vcd -o fsm9.cdd -v fsm9.v -F main
3 0 $root $root NA 0 0 1
3 0 main main fsm9.v 1 59 1
2 1 16 34003d 5 1 c 0 0 next_state
2 2 16 270030 1 32 4 0 0 STATE_IDLE
2 3 16 1f0030 7 1a 200cc 1 2 2 2 330a
2 4 16 1f0023 2 1 c 0 0 reset
2 5 16 1f003d 7 19 201cc 3 4 2 2 330a
2 6 16 16001a 0 1 400 0 0 state
2 7 16 16003d 12 38 600e 5 6
2 8 16 110013 24 1 c 0 0 clk
2 9 16 9000f 0 2a 20000 0 0 1 2 2
2 10 16 90013 37 27 2100a 8 9 1 2 2
2 11 20 20006 c 3d 12600a 0 0 1 2 1102 $u0
2 12 19 230026 3 1 c 0 0 tail
2 13 19 230026 0 2a 20000 0 0 1 2 2
2 14 19 230026 3 29 20008 12 13 1 2 2
2 15 19 1a001e 3 1 c 0 0 valid
2 16 19 1a001e 0 2a 20000 0 0 1 2 2
2 17 19 1a001e 3 29 20008 15 16 1 2 2
2 18 19 120015 3 1 c 0 0 head
2 19 19 120015 0 2a 20000 0 0 1 2 2
2 20 19 120015 3 29 20008 18 19 1 2 2
2 21 19 9000d 5 1 c 0 0 state
2 22 19 9000d 0 2a 20000 0 0 1 2 2
2 23 19 9000d 5 29 20008 21 22 1 2 2
2 24 19 90015 6 2b 20008 20 23 1 2 2
2 25 19 9001e 6 2b 20008 17 24 1 2 2
2 26 19 90026 d 2b 2100a 14 25 1 2 2
2 27 54 8000c 1 3d 121002 0 0 1 2 102 $u2
2 28 0 0 5 1 f00e 0 0 next_state
2 29 0 0 5 1 f00e 0 0 state
2 30 0 0 5 1 f00e 0 0 next_state
2 31 0 0 5 1 f00e 0 0 state
1 STATE_IDLE 0 80000 1 0 31 0 2 1 0
1 STATE_HEAD 0 80000 1 0 31 0 2 1 1
1 STATE_DATA 0 80000 1 0 31 0 2 1 4
1 STATE_TAIL 0 80000 1 0 31 0 2 1 5
1 clk 8 83000b 1 0 0 0 1 1 1102
1 reset 9 3000b 1 0 0 0 1 1 1002
1 head 10 3000b 1 0 0 0 1 1 1102
1 tail 11 3000b 1 0 0 0 1 1 1102
1 valid 12 3000b 1 0 0 0 1 1 1102
1 state 13 3000b 1 0 1 0 2 1 330a
1 next_state 14 83000b 1 0 1 0 2 1 330a
4 31 31 31
4 30 30 30
4 29 29 29
4 28 28 28
4 7 10 10
4 10 7 0
4 11 26 0
4 26 11 0
4 27 0 0
6 29 28 1 02,04,04,,01,81,81030106
6 31 30 1 02,04,04,,01,81,81030106
3 1 main.$u0 main.$u0 fsm9.v 0 27 1
2 32 22 3d0046 1 32 4 0 0 STATE_IDLE
2 33 22 300039 1 32 8 0 0 STATE_HEAD
2 34 22 1f0039 3 1a 2010c 32 33 2 2 130a
2 35 22 28002b 3 1 c 0 0 head
2 36 22 200024 3 1 c 0 0 valid
2 37 22 20002b 3 8 2024c 35 36 1 2 11102
2 38 22 1f0046 3 19 2024c 34 37 2 2 130a
2 39 22 12001b 0 1 400 0 0 next_state
2 40 22 120046 3 37 e 38 39
2 41 23 3d0046 1 32 8 0 0 STATE_DATA
2 42 23 300039 1 32 8 0 0 STATE_TAIL
2 43 23 1f0039 1 1a 20208 41 42 2 2 300a
2 44 23 28002b 1 1 18 0 0 tail
2 45 23 200024 1 1 18 0 0 valid
2 46 23 20002b 1 8 20238 44 45 1 2 10002
2 47 23 1f0046 1 19 20238 43 46 2 2 300a
2 48 23 12001b 0 1 400 0 0 next_state
2 49 23 120046 1 37 2a 47 48
2 50 24 3d0046 0 32 10 0 0 STATE_DATA
2 51 24 300039 0 32 10 0 0 STATE_TAIL
2 52 24 1f0039 0 1a 20030 50 51 2 2 a
2 53 24 28002b 0 1 10 0 0 tail
2 54 24 200024 0 1 10 0 0 valid
2 55 24 20002b 0 8 20030 53 54 1 2 2
2 56 24 1f0046 0 19 20030 52 55 2 2 a
2 57 24 12001b 0 1 400 0 0 next_state
2 58 24 120046 0 37 22 56 57
2 59 25 3d0046 1 32 4 0 0 STATE_IDLE
2 60 25 300039 1 32 8 0 0 STATE_HEAD
2 61 25 1f0039 1 1a 20104 59 60 2 2 30a
2 62 25 28002b 1 1 4 0 0 head
2 63 25 200024 1 1 4 0 0 valid
2 64 25 20002b 1 8 20044 62 63 1 2 1102
2 65 25 1f0046 1 19 20044 61 64 2 2 30a
2 66 25 12001b 0 1 400 0 0 next_state
2 67 25 120046 1 37 6 65 66
2 68 25 5000e 1 32 8 0 0 STATE_TAIL
2 69 21 9000d d 1 e 0 0 state
2 70 25 0 2 2d 2020e 68 69 1 2 1102
2 71 24 5000e 1 32 8 0 0 STATE_DATA
2 72 24 0 2 2d 20206 71 69 1 2 102
2 73 23 5000e 1 32 8 0 0 STATE_HEAD
2 74 23 0 3 2d 2020e 73 69 1 2 1102
2 75 22 5000e 1 32 4 0 0 STATE_IDLE
2 76 22 0 6 2d 3114e 75 69 1 2 1102
4 67 0 0
4 70 67 0
4 58 0 0
4 72 58 70
4 49 0 0
4 74 49 72
4 40 0 0
4 76 40 74
3 1 main.$u1 main.$u1 fsm9.v 0 52 1
3 1 main.$u2 main.$u2 fsm9.v 0 57 1
2 77 55 7000a 1 0 20004 0 0 1 4 0
2 78 55 10003 0 1 400 0 0 clk
2 79 55 1000a 1 37 11006 77 78
2 80 56 1c001e 23 1 1c 0 0 clk
2 81 56 1b001b 23 1b 2002c 80 0 1 2 1102
2 82 56 150017 0 1 400 0 0 clk
2 83 56 15001e 23 37 602e 81 82
2 84 56 120012 1 0 20008 0 0 32 64 4 0 0 0 0 0 0 0
2 85 56 100013 47 2c 22000a 84 0 32 2 aa aa aa aa aa aa aa aa
4 83 85 85
4 85 83 0
4 79 85 85
