# set the working dir, where all compiled verilog goes
vlib work
vlog drop_keys.v
vlog vga_adapter.v
vlog note_register.v
vsim -L altera_mf_ver drop_keys -t ns

#log all signals
log {/*}
# add all waves
add wave {/*}

force {CLOCK_50}	0 0ns, 1 {5ns} -r 10ns
force {SW} 		000000000 0ns, 000010001 10ns, 000000000 1800ns
force {KEY} 		1110 0ns, 0111 20ns, 1111 30ns
run 70000ns


# Stock formats
#force {}  ns, 1 {20ns}
#force {}  ns,  ns
#force {}  ns
#run ns