// Seed: 940059724
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(negedge (id_12) or posedge id_12);
  wire id_13, id_14;
  wire id_15;
  integer id_16, id_17;
  wire id_18;
  wire id_19, id_20;
  assign id_18 = 1;
  assign {id_2, 1, 1} = 1;
  assign id_20 = id_8;
endmodule
module module_1 (
    input logic id_0,
    output wand id_1,
    input tri id_2,
    output wand id_3,
    output tri0 id_4,
    output logic id_5,
    input uwire id_6,
    input tri0 id_7,
    output supply1 id_8,
    input wand id_9,
    inout wand id_10,
    input supply0 id_11,
    input tri1 id_12
);
  assign id_1 = 1;
  if (id_2) wire id_14;
  else wire id_15, id_16 = 1, id_17, id_18 = id_15 - 1, id_19;
  xor primCall (
      id_10, id_17, id_20, id_7, id_15, id_9, id_19, id_2, id_0, id_14, id_18, id_6, id_11
  );
  wire id_20;
  assign id_18 = 1'd0;
  initial if (1) id_5 <= id_0;
  wire id_21;
  module_0 modCall_1 (
      id_19,
      id_16,
      id_15,
      id_17,
      id_20,
      id_19,
      id_15,
      id_19,
      id_15,
      id_17,
      id_15,
      id_16
  );
  assign modCall_1.type_23 = 0;
  assign id_20 = id_20;
  rpmos (1);
  wire id_22, id_23;
  assign id_1 = id_21;
  wire id_24, id_25;
  wire id_26, id_27;
  wire id_28;
endmodule
