// Seed: 2299136230
module module_0 #(
    parameter id_6 = 32'd81
) (
    input tri1 id_0,
    output tri1 id_1,
    input supply0 id_2,
    input uwire id_3,
    output wand id_4
);
  logic _id_6;
  ;
  wire ["" : id_6] id_7;
  always @(id_0) begin : LABEL_0
    $signed(3);
    ;
  end
  assign module_1._id_2 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd61
) (
    output tri1 id_0,
    output uwire id_1,
    input wand _id_2,
    input tri1 id_3,
    input wor id_4,
    output supply1 id_5,
    input wand id_6
);
  wire [-1 : -1 'd0] id_8;
  logic [id_2  &  1  ==  1 : 1] id_9;
  assign id_1 = id_4 ? -1 : -1 + 1'd0;
  wor id_10 = -1, id_11;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4,
      id_6,
      id_5
  );
  assign id_10 = id_2 && -1 && (id_4);
  assign id_10 = id_9 ? id_3 : id_10;
endmodule
