wb_dma_ch_pri_enc/wire_pri27_out 1.793956 -1.070580 -0.610292 0.460807 1.193686 -0.819048 1.826077 -1.427399 0.513667 -0.925576 -2.342920 1.533435 -1.621006 -0.134644 0.477275 -2.363948 -1.599802 -1.389798 0.491208 -0.215435
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 2.242957 0.496467 -2.818092 3.609428 -0.989973 0.790827 2.914040 0.227186 -0.742751 2.018511 -2.309756 2.610972 0.300645 -1.592253 2.394882 1.121641 0.051641 -2.674519 -1.052922 -0.780638
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.500553 1.818400 1.379707 -0.573857 0.299677 -0.064574 0.161916 -0.645990 -0.412010 -2.186272 -0.308489 -0.423989 -1.689610 1.013558 -1.376048 -1.874162 -1.403850 -0.954278 0.379107 0.749164
wb_dma_ch_sel/always_5/stmt_1/expr_1 3.442938 4.557940 -0.472427 1.162168 -1.903102 -0.723262 1.324824 -0.226520 1.572207 -1.749272 -1.792856 2.363997 -1.682963 1.729083 0.039388 3.452330 1.308081 -1.876282 1.205754 1.843806
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond 0.497497 1.865024 1.350806 -0.617050 0.258442 -0.041832 0.112231 -0.593949 -0.457061 -2.232283 -0.288531 -0.403555 -1.736973 1.057454 -1.387588 -1.891285 -1.428752 -1.004678 0.426784 0.719919
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 -1.175070 -1.620637 -1.639228 0.707717 1.154428 1.183714 2.014506 -2.446553 -1.542404 -1.784203 -0.553055 1.621077 -1.952916 -0.352749 -2.235894 -5.541293 0.797360 -1.307878 0.496121 -0.254733
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.844381 -2.736180 -1.799912 0.572583 1.107328 -0.409195 1.452382 -0.494387 -0.619481 0.799863 -1.603395 1.828500 -0.293796 -0.721590 1.270566 -2.894390 1.907917 -1.029163 -0.718977 -1.163713
wb_dma_ch_rf/assign_1_ch_adr0 -3.081589 -0.438305 3.118496 -0.895294 3.464509 -1.542528 -2.126669 0.940049 0.922867 -0.559860 1.046984 0.680397 -0.039820 0.642522 0.932418 -0.743705 5.394136 1.724952 -4.510015 2.446059
wb_dma_ch_rf/reg_ch_busy 0.140003 1.528371 0.958823 -2.470632 -1.148864 -2.732796 -1.759848 -1.877171 -3.939910 -1.589530 3.637377 1.943331 -3.195435 0.769430 -3.007623 0.235290 3.566437 -1.569996 -0.851448 2.574153
wb_dma_wb_slv/always_5 -1.891277 0.198234 3.242044 -0.752542 -2.650402 -1.978535 -0.219925 -1.136199 1.424700 4.598335 -1.736287 -1.955661 2.832237 -0.537330 0.531884 1.238165 1.275274 -0.148521 0.873820 0.936760
wb_dma_wb_slv/always_4 -3.458667 3.719644 4.580957 2.838626 0.738490 4.297106 -5.421877 0.657848 -1.034158 5.017395 -0.436215 -0.308472 3.157648 0.727317 -1.379062 1.986717 1.717669 -3.255757 -4.710494 4.572727
wb_dma_wb_slv/always_3 -2.515576 2.643456 1.815997 1.528095 0.041796 0.108920 0.176820 -0.179994 -3.232846 0.897894 1.156057 1.219896 -0.368162 -1.531376 -1.203324 -2.426141 2.577555 0.386426 -5.895228 0.948371
wb_dma_wb_slv/always_1 -1.550191 5.552965 6.366537 1.410447 -0.916513 1.709712 -3.468358 0.518660 -1.769879 0.388401 0.531044 0.549097 -1.221565 1.182281 -2.861253 -0.991285 0.593037 -1.411626 -5.241145 5.731854
wb_dma_ch_sel/always_44/case_1/cond -4.811309 -1.619631 3.045918 1.259780 1.797531 -1.228526 0.321392 1.907611 1.112655 1.940277 -0.200714 2.220129 0.683376 0.166807 -0.039719 -2.946630 6.263496 -0.619988 -3.851583 2.555427
wb_dma_rf/wire_ch0_csr 0.985590 2.289328 4.592725 0.861877 -1.415700 -1.837663 -1.851708 1.165906 -2.805633 -1.076911 2.470259 -1.180416 -1.630980 1.132522 -1.316821 0.950652 1.222329 0.658670 -4.261918 4.515836
wb_dma_de/wire_done 4.282652 2.276942 -1.368852 -0.399124 -0.471342 0.146153 -0.130239 -2.953146 -2.613580 -0.926627 -1.063081 -0.424126 -1.204632 -1.124446 1.709846 1.436924 -1.637328 -1.042756 -0.061644 0.179282
wb_dma_ch_pri_enc/wire_pri11_out 1.644801 -1.049404 -0.528835 0.508824 1.194088 -0.765954 1.773171 -1.413869 0.544457 -0.843624 -2.320073 1.519389 -1.520694 -0.097076 0.454112 -2.307979 -1.452327 -1.397309 0.341596 -0.168141
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 3.235817 1.914705 -2.812792 -1.054734 -1.518091 1.732280 0.254464 -4.674530 -3.794458 -2.607057 2.073288 -1.771046 -1.288215 -1.729276 -1.313804 0.704606 -1.293409 0.824737 2.406168 -0.045851
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 0.288903 -3.016505 -3.609013 0.621466 -0.148732 1.182303 2.000067 -2.443463 -0.567831 -0.574226 1.209040 0.541486 -0.023314 -1.754849 -1.343518 -1.038422 0.143619 1.329524 2.225454 -1.171168
wb_dma_de/always_13/stmt_1 3.773609 1.604666 -0.722061 0.804416 -0.874972 -2.491911 1.006732 -0.370653 0.935754 -1.430456 -2.474550 3.451377 -2.697833 0.787714 1.326742 2.312490 1.073527 0.015644 -1.595477 1.229365
wb_dma_de/always_4/if_1 3.469651 1.167234 0.069341 -2.317302 -0.367166 -1.518275 -1.217080 -4.208663 -0.831939 -0.818144 -1.258796 0.630689 -1.929990 -0.810736 0.615174 0.210433 -0.790759 0.395322 1.106800 1.338484
wb_dma_ch_arb/input_req -1.133186 -3.277290 0.875484 1.851776 0.077367 -0.996920 4.452457 -2.357838 -4.714601 -1.333214 0.157003 -2.886648 -0.299109 -0.793920 -2.316265 -3.478762 0.909059 -2.645423 -2.866683 0.711691
wb_dma_wb_mast/input_mast_din 1.955421 1.145298 -0.584367 2.293598 0.528233 2.312660 0.576321 1.521496 -2.325116 0.641649 -0.550174 -1.708268 1.388031 -1.463197 2.041109 1.481227 -4.172286 -1.488371 -2.847985 -1.345310
wb_dma_ch_pri_enc/wire_pri20_out 1.614115 -0.905037 -0.467851 0.420418 1.134325 -0.757735 1.691972 -1.384967 0.496505 -0.908492 -2.242360 1.422704 -1.577334 -0.058063 0.364902 -2.285935 -1.464253 -1.361681 0.371536 -0.131442
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.147453 -0.770929 2.705442 -1.016716 -0.571618 -2.847822 -0.093357 -0.551066 2.136085 3.448691 -1.210256 -0.874739 1.877318 -1.062739 2.142174 1.447639 0.858841 0.378382 0.558640 1.011827
wb_dma_ch_rf/always_26/if_1/if_1 0.809900 2.854827 -0.443225 0.891635 -3.860952 -1.329075 0.793050 0.504974 -0.557231 -1.419985 -3.206386 2.832012 -2.525863 2.110042 -1.007923 0.536818 1.857377 -0.155474 -2.010339 0.581327
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 -0.200393 0.023215 -2.389331 0.386500 1.390464 2.859969 -2.786814 0.434193 -2.149268 -2.431741 0.000582 0.822981 -1.323227 2.112712 -1.245458 0.611773 0.792428 -1.250658 -1.690629 0.359612
wb_dma_ch_sel/assign_145_req_p0/expr_1 -0.225944 -0.824379 0.193880 -1.251001 -2.111857 -2.056519 -1.209278 -1.794356 0.774926 3.732261 -2.149879 0.746662 1.371968 -0.497531 1.273645 2.014253 2.207096 -0.069830 0.845436 0.356967
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.231843 -2.327194 -2.384141 -0.065194 0.059758 -0.557773 1.565245 -1.188921 0.125131 0.072623 -0.242162 0.343838 0.067693 -1.190729 1.063093 0.025325 -0.224057 0.695719 1.482232 -1.380620
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 0.504890 0.985500 0.111570 0.364600 0.018792 0.949899 -0.776208 0.402048 0.205660 -1.660814 -0.083504 0.004403 -0.457971 2.033441 -1.934789 1.597795 -0.303849 -1.782413 0.704617 1.072288
wb_dma_ch_sel/wire_ch_sel -0.725614 0.931557 2.516478 -0.493471 -0.152609 -2.449898 0.325781 -1.685380 -1.284043 -1.132891 2.802266 1.152559 -2.107422 -0.149843 -2.013104 -0.884454 3.954426 1.378981 -2.919461 3.121119
wb_dma_rf/inst_u19 1.347201 -1.560608 2.295527 -0.529499 0.609790 -3.467781 1.490358 -1.871263 2.412570 2.286652 -3.311042 0.568838 0.223428 -0.959985 2.292345 -0.851048 -0.407153 -1.002964 0.698020 0.979963
wb_dma_rf/inst_u18 1.395034 -1.693940 2.208792 -0.516540 0.624402 -3.580985 1.588870 -1.889895 2.526758 2.378293 -3.397703 0.622272 0.253527 -1.010590 2.388975 -0.837438 -0.429290 -0.969903 0.774357 0.915046
wb_dma_rf/inst_u17 1.463806 -1.658005 2.204591 -0.593400 0.626697 -3.580691 1.586613 -1.919378 2.588084 2.368419 -3.457961 0.636041 0.179440 -1.023542 2.382148 -0.944545 -0.609652 -1.011130 0.894290 0.915087
wb_dma_rf/inst_u16 1.446151 -1.687305 2.225390 -0.576124 0.616481 -3.544145 1.604660 -1.937150 2.489094 2.291274 -3.392962 0.538966 0.190521 -1.075675 2.350780 -0.921785 -0.516061 -0.947563 0.835645 0.936792
wb_dma_rf/inst_u15 1.456095 -1.571618 2.057600 -0.489436 0.542291 -3.404347 1.568095 -1.999896 2.300401 2.256912 -3.323639 0.544247 0.155021 -1.057495 2.298446 -0.820876 -0.490884 -0.972715 0.749318 0.958828
wb_dma_rf/inst_u14 1.401370 -1.633366 2.141240 -0.530719 0.591910 -3.483693 1.501353 -1.934900 2.458644 2.383426 -3.373495 0.576415 0.266586 -1.070400 2.378287 -0.764591 -0.473572 -0.957533 0.786549 0.929021
wb_dma_rf/inst_u13 1.316051 -1.680990 2.217644 -0.522378 0.656422 -3.516241 1.579951 -1.876469 2.483045 2.282956 -3.431535 0.613635 0.161291 -0.970219 2.337554 -0.945366 -0.465937 -1.026005 0.740359 0.933997
wb_dma_rf/inst_u12 1.410135 -1.643326 2.318958 -0.578922 0.566685 -3.608464 1.549010 -2.019528 2.499865 2.395350 -3.371260 0.509592 0.233640 -1.106579 2.389597 -0.855453 -0.400907 -0.917568 0.755255 0.998206
wb_dma_rf/inst_u11 1.441671 -1.742080 2.021634 -0.509997 0.633287 -3.481522 1.613194 -1.896074 2.501911 2.272933 -3.359488 0.669709 0.184563 -1.035935 2.334502 -0.926811 -0.552337 -0.988818 0.896587 0.839904
wb_dma_rf/inst_u10 1.534166 -1.596257 2.125690 -0.612390 0.474644 -3.464114 1.541034 -2.066510 2.376932 2.389189 -3.302465 0.483393 0.249509 -1.139391 2.387351 -0.733691 -0.615569 -0.879215 0.952353 0.910038
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 2.203084 0.640022 2.299214 -2.499919 0.032819 1.172180 -4.053262 -6.229354 0.133261 0.902531 0.203090 -2.280101 0.889773 -3.227139 -0.346241 0.862754 -3.089165 5.257188 -0.136989 2.823008
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 -1.471675 -6.129355 -3.007324 2.327072 3.659605 -0.227723 -0.402445 0.580819 0.880482 1.542597 -3.181313 1.822447 0.941048 2.507993 1.163743 2.383883 2.430259 -3.399958 -2.316939 -1.463354
wb_dma/input_wb1_ack_i -0.254038 1.468832 1.587472 0.251697 -1.194261 -1.236651 -0.066506 -0.762120 -3.172899 -1.963330 -2.466867 -0.260274 -2.064496 1.204451 -1.832445 -0.946521 -0.335972 -3.779878 -1.738055 1.417696
wb_dma/wire_slv0_we -2.397913 3.301042 1.249333 1.085065 -0.464994 0.286811 -0.598274 -0.512017 -3.758964 0.899648 1.687534 1.648283 -0.544687 -1.596398 -1.267735 -1.936973 3.579980 0.844483 -5.833588 1.151664
wb_dma_ch_rf/reg_ch_sz_inf 0.587543 1.832313 -1.114277 -1.725850 -0.479837 0.477648 -2.711167 -0.089373 -1.463105 -1.869550 1.551388 0.764216 -1.451070 1.041091 -0.876633 1.366226 1.136115 0.597024 0.197992 0.332870
wb_dma_ch_rf -1.815277 2.921238 0.733240 1.065493 -0.142578 1.892648 -2.780346 -0.440505 -4.591892 -1.286484 1.938708 -0.334236 -1.109116 1.809807 -2.783608 0.497756 4.330284 -1.144789 -4.954787 2.653108
wb_dma_ch_sel/wire_gnt_p1_d 0.560162 1.755708 1.303943 -0.570585 0.256320 -0.150939 0.184935 -0.620082 -0.295995 -2.069297 -0.352622 -0.389300 -1.642344 0.957683 -1.248277 -1.833269 -1.423603 -0.965637 0.474905 0.686441
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 2.842219 1.617819 -3.318846 1.694284 -2.465646 1.763212 0.535467 -3.685997 -2.488236 1.756633 0.066459 1.879011 0.071291 -2.963532 0.341922 2.492468 1.014453 -0.258199 0.245115 0.805948
wb_dma_ch_sel/input_ch1_txsz 1.361385 2.531737 0.319771 2.287277 0.918274 1.335028 1.140546 0.885679 -1.524159 -1.242572 -1.857029 0.232555 -1.064298 0.846099 0.471960 -1.005913 -2.028651 -3.428565 -2.257384 0.116297
wb_dma/wire_ch3_txsz 1.199198 -2.956463 -1.947287 1.109658 0.904659 -0.732733 1.702529 -0.843645 0.937736 1.333519 -2.074953 1.921232 0.132072 -1.186827 1.865730 -0.490273 -0.104753 -0.375344 -0.020947 -0.901283
wb_dma_ch_sel/assign_7_pri2 1.216930 -2.304593 -2.387426 -0.143549 0.034630 -0.529101 1.541062 -1.180944 0.090405 0.082958 -0.165650 0.243650 0.110201 -1.167550 0.985785 0.011193 -0.191778 0.726025 1.523121 -1.359464
wb_dma_ch_pri_enc/inst_u30 1.714619 -1.025329 -0.630233 0.487403 1.165741 -0.739620 1.768355 -1.343484 0.544269 -0.851727 -2.370753 1.558393 -1.574754 -0.106573 0.486842 -2.313603 -1.561185 -1.437766 0.414389 -0.206042
wb_dma/assign_3_dma_nd 2.464077 -1.964484 -0.513134 -1.142007 -1.069792 -1.868700 1.324018 -4.031620 0.449768 2.271322 -0.843317 -1.379557 1.262067 -3.065799 2.258616 1.237051 -0.645298 1.891511 2.109388 -0.149555
wb_dma_ch_rf/assign_6_pointer 0.352428 -4.822949 -4.900202 1.491595 2.690597 3.168863 -2.381353 -0.653495 -2.530196 -3.065178 -0.143409 2.889554 -2.292650 1.609835 -2.716358 -0.249453 0.016575 -0.900216 -2.239647 0.153986
wb_dma_ch_rf/wire_ch_adr0_dewe -1.436246 -1.101512 0.909548 -0.005121 0.498128 -1.574440 0.112657 2.249527 1.834364 1.227975 -0.524509 0.739208 0.676440 0.831131 0.888770 0.261760 1.331431 -0.782496 -0.006607 -0.182035
wb_dma_ch_pri_enc/always_2/if_1/cond 1.678944 -1.056704 -0.570781 0.418004 1.117447 -0.795466 1.821411 -1.461982 0.490053 -0.854509 -2.268658 1.461984 -1.562924 -0.130458 0.466796 -2.307833 -1.491293 -1.320392 0.440136 -0.162064
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond 1.419788 -5.073441 -2.055100 1.095924 2.091448 -1.063670 0.245989 -0.190836 -0.200874 -0.180926 -1.945432 2.621162 -1.208240 -0.134857 0.677101 -0.410483 -0.826646 -0.491609 -2.306678 -0.433905
wb_dma_ch_sel/input_ch0_txsz 3.849474 2.718547 -1.951968 0.807711 -2.455661 -0.018758 -0.080026 -2.405054 -1.986526 2.158683 -1.230802 1.648860 -0.000081 -2.209367 2.562844 3.631073 0.765807 -0.872789 -0.400418 0.774525
wb_dma_ch_sel/always_2 2.541754 -2.068549 -0.582876 -1.172497 -1.050987 -1.900833 1.384470 -4.055598 0.479122 2.310715 -0.904037 -1.392470 1.265800 -3.121460 2.299146 1.240959 -0.655503 1.893234 2.138533 -0.176814
wb_dma_ch_sel/always_3 2.100269 -1.929431 -2.686873 2.485153 -0.530914 1.532495 2.674794 -3.708197 -1.535611 2.256704 -0.671726 -0.577695 1.682502 -3.713310 1.324520 0.945406 -0.747359 0.161309 -0.015901 -0.395048
wb_dma_rf/input_de_txsz_we 3.770397 0.964921 -2.942517 -1.050906 -1.592551 0.181290 -0.331907 -2.956394 -2.851346 0.241978 0.864643 -1.631552 0.512889 -2.191917 2.359376 3.814167 -0.196220 1.118211 0.992868 -0.828188
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.920279 -2.708309 -1.826152 0.616128 1.087518 -0.312663 1.452840 -0.506395 -0.687665 0.726989 -1.511452 1.823837 -0.338387 -0.678787 1.170583 -2.900370 1.937451 -1.007980 -0.758125 -1.151354
wb_dma_ch_sel/assign_145_req_p0 -0.340204 -0.804802 0.246276 -1.301252 -2.184187 -1.999179 -1.174598 -1.811346 0.799742 3.828007 -2.092943 0.661779 1.502874 -0.529570 1.205262 1.957227 2.283932 0.043553 0.941687 0.311094
wb_dma_de/always_3/if_1/if_1/cond -1.624738 0.852494 0.560174 0.233641 -2.157096 0.714265 0.010583 -0.557208 -0.483037 1.376777 -0.677841 -1.053950 1.043849 0.419174 -1.432781 -0.184014 0.319592 -0.542048 0.546406 -0.185274
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.776115 -2.698907 -1.739238 0.655071 1.113463 -0.351120 1.493809 -0.529010 -0.541014 0.828504 -1.604725 1.801448 -0.262682 -0.737018 1.258517 -2.779613 1.784801 -0.993687 -0.715497 -1.082122
wb_dma_rf/always_1/case_1 -0.699746 4.759328 3.910824 1.049254 -2.180648 2.230507 -5.061117 1.118284 -4.159367 -3.548776 2.494393 2.435596 -3.202638 2.047460 -5.031828 0.009668 2.999296 -1.635950 -2.893235 8.078944
wb_dma_rf/always_2/if_1/if_1/stmt_1 -0.381123 1.383348 1.666342 -0.470530 -1.193624 -0.609090 -2.117591 1.055237 -0.591970 0.229323 -0.572676 2.303775 -1.062303 1.302952 -2.385709 -0.041043 0.243330 -2.553036 -0.036805 2.413692
wb_dma_ch_sel/assign_99_valid/expr_1 -2.849905 0.870259 -0.364136 1.535233 0.620116 1.382051 -0.075480 -3.472547 1.752000 1.520444 0.207458 0.110537 2.032404 -0.175441 0.079537 2.313712 7.722057 2.662815 -1.705455 1.821781
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.078981 -0.657953 2.747815 -1.041117 -0.614164 -2.827286 -0.120407 -0.739952 2.064492 3.432023 -1.229027 -0.939772 1.850424 -1.098275 2.110755 1.513566 0.855093 0.411564 0.509271 1.090794
wb_dma_wb_slv/reg_slv_adr -1.398137 5.428056 6.067666 1.464274 -0.796052 1.771156 -3.184931 0.483512 -1.699661 -0.096180 0.712847 0.556279 -1.488229 1.308617 -2.915087 -1.099606 0.656502 -1.267058 -5.011199 5.672350
wb_dma_ch_sel/assign_8_pri2 1.211652 -2.326994 -2.398562 -0.096997 0.080128 -0.549853 1.542815 -1.205210 0.116444 0.101139 -0.210159 0.284680 0.061295 -1.178937 1.010091 0.020852 -0.229605 0.703447 1.507955 -1.360291
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond 0.560772 1.770478 -1.150266 -1.733748 -0.456886 0.455712 -2.650537 -0.115098 -1.459063 -1.813341 1.549836 0.794578 -1.392292 1.003745 -0.812450 1.360337 1.194816 0.623366 0.192074 0.288288
wb_dma_wb_mast/wire_wb_cyc_o 0.563995 1.869121 1.383973 -0.630081 0.281777 -0.060854 0.129338 -0.634253 -0.414466 -2.245120 -0.309810 -0.405994 -1.713520 1.061740 -1.389878 -1.929102 -1.457124 -1.019319 0.472669 0.718948
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 -1.759535 1.373138 -0.993487 0.474389 0.459813 1.166291 -0.779237 0.855546 -2.304666 -0.894793 0.873564 0.243709 -0.324086 0.284652 -1.002237 -0.781770 1.969151 -0.218927 -2.688975 -0.455608
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.696887 -0.960752 -0.572940 0.425633 1.120786 -0.754223 1.731396 -1.422683 0.472406 -0.928844 -2.263563 1.461104 -1.548839 -0.087355 0.405011 -2.265442 -1.531403 -1.364805 0.433435 -0.166731
wb_dma/wire_paused 0.554967 1.017197 0.116559 0.412640 -0.042753 0.946969 -0.757414 0.343185 0.158276 -1.629903 -0.131685 0.031857 -0.435978 2.009700 -1.860917 1.684179 -0.280246 -1.825043 0.611640 1.156119
wb_dma_ch_rf/always_8/stmt_1/expr_1 0.259707 1.452854 0.994503 -2.669860 -1.161833 -2.888310 -1.828017 -1.912076 -3.872784 -1.551670 3.732356 1.918720 -3.177002 0.719151 -2.937689 0.385393 3.550836 -1.463023 -0.647689 2.655147
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 0.573240 1.739049 1.331375 -0.623475 0.276868 -0.152139 0.243077 -0.650046 -0.320928 -2.122411 -0.365764 -0.386025 -1.656198 0.936383 -1.253260 -1.875739 -1.467837 -0.992519 0.514120 0.667290
wb_dma_de/assign_67_dma_done_all 3.739689 0.630883 -2.440846 -0.024443 -0.845255 0.080079 -0.543187 -2.553476 -2.175064 1.213480 -0.721707 -0.032715 0.391406 -2.045707 2.954503 3.378824 -0.085018 0.104087 -0.518837 -0.263248
wb_dma_ch_rf/always_6/if_1/if_1/block_1 -0.298064 0.317371 0.893062 1.933580 2.581433 1.224089 0.569758 -2.570673 -0.315188 -2.515112 1.932934 -1.955928 0.119768 2.223869 -2.546890 3.713285 2.894415 -1.139410 -2.810410 2.274890
wb_dma_ch_arb/always_2/block_1/case_1/if_3 -1.705036 -3.408361 -3.055963 1.354518 0.826260 1.353512 1.921498 -1.897462 -1.329576 0.211466 -0.189968 2.037426 -0.382980 -1.336515 -1.053528 -3.801980 2.234123 -0.416307 0.034524 -0.911598
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.258684 0.684700 4.215746 0.117121 -2.596226 -1.756200 1.692153 -1.376586 0.599054 4.008563 -0.633324 -4.511610 3.182778 -1.394399 1.100895 0.816466 0.606502 0.828300 -0.127434 1.043440
wb_dma_ch_arb/always_2/block_1/case_1/if_1 -2.721600 -2.878124 0.943407 1.328000 -1.593614 -0.428229 3.553673 -3.044031 -0.732027 3.910952 -0.655164 -2.321409 2.636874 -2.765542 0.060653 -2.980938 2.458555 0.466867 0.097502 0.006507
wb_dma_ch_arb/always_2/block_1/case_1/if_4 -0.828614 -2.618445 -1.657905 0.541340 1.022186 -0.428502 1.405994 -0.564573 -0.558012 0.887069 -1.597349 1.802251 -0.280306 -0.726835 1.241038 -2.747270 1.884126 -0.993585 -0.715941 -1.039240
wb_dma_ch_sel/always_39/case_1/stmt_4 1.249975 -2.337613 -2.395708 -0.154260 0.037695 -0.559434 1.588780 -1.233352 0.167389 0.121587 -0.211719 0.301030 0.089300 -1.225007 1.066137 0.031781 -0.239081 0.698542 1.557176 -1.378311
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.667520 -0.989419 -0.508173 0.469146 1.172827 -0.788544 1.750222 -1.422866 0.504091 -0.887049 -2.302855 1.505886 -1.565674 -0.096933 0.412298 -2.313668 -1.453092 -1.391416 0.361071 -0.100491
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.111568 0.527797 4.117982 0.051955 -2.553572 -1.905962 1.687032 -1.445305 0.755410 4.151509 -0.829994 -4.366991 3.255161 -1.477022 1.260311 0.890899 0.503324 0.792831 0.034333 0.986003
wb_dma_ch_pri_enc/wire_pri14_out 1.620654 -0.940256 -0.548345 0.492092 1.142230 -0.762519 1.731455 -1.403564 0.454057 -0.882302 -2.253351 1.447771 -1.534751 -0.082628 0.383524 -2.237539 -1.401087 -1.365902 0.317005 -0.150917
wb_dma_ch_sel/always_39/case_1/stmt_1 2.409874 -1.975468 -0.573442 -1.095110 -1.004275 -1.758238 1.311734 -3.953634 0.381881 2.141871 -0.790271 -1.406075 1.213107 -2.999298 2.158547 1.202395 -0.622365 1.892010 2.033717 -0.160101
wb_dma_rf/wire_ch6_csr -1.530466 1.436182 -0.585474 1.104650 0.887670 1.985586 -1.650467 -1.182706 -2.221967 -1.627718 -0.498011 -1.338639 -0.428340 1.964500 -0.420572 1.046808 3.994137 0.922594 -4.585010 0.513112
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 1.280374 0.327825 1.867376 -1.025608 -1.101308 -1.300845 -0.230563 -2.839190 0.332651 2.223106 -0.702899 -1.673886 1.207611 -1.910525 1.241831 1.241679 -0.454067 1.195327 0.530630 1.231863
wb_dma_wb_if/input_wb_we_i 0.139093 1.529688 5.545270 -2.569651 0.576198 -1.697487 -2.203378 -1.768587 0.731973 3.071770 -1.975362 -4.793369 2.802016 -0.763137 1.400570 1.167165 -4.748134 -0.250461 -1.128453 0.144300
wb_dma_ch_sel/assign_141_req_p0 -0.491660 -0.840162 0.207700 -1.195863 -2.144792 -1.967953 -1.154058 -1.684018 0.771466 3.718481 -2.083555 0.680459 1.434270 -0.414078 1.081759 1.851633 2.329015 -0.060800 0.859736 0.311144
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.479402 -0.395299 3.663063 -0.216589 -0.618563 -2.771986 1.847705 -0.901767 1.457084 3.060125 -0.190680 -3.497024 2.364717 -2.018907 2.783686 1.156714 0.187876 1.448678 -0.279349 1.047321
wb_dma_ch_sel_checker 0.003759 -0.666848 0.422112 1.254127 0.899127 -0.207430 0.147953 0.385282 0.890907 1.273021 -1.955912 1.686034 0.036624 -0.022334 0.893555 -0.480961 0.030237 -1.143473 -1.562193 0.476999
wb_dma_ch_rf/reg_ch_dis 2.043579 2.048440 -0.269289 1.076075 -2.856742 -1.774199 0.953096 -0.757816 0.445083 0.258415 -2.943717 2.456950 -1.386495 0.975261 0.044895 2.118867 1.247400 -0.564231 -1.063251 0.990316
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 0.510265 -5.729883 -3.252074 1.835439 1.785441 0.644157 0.740890 -1.569709 -0.806720 -0.644036 -0.617597 2.844712 -1.242778 -0.763924 -1.649284 -1.364795 -0.488269 0.110813 -1.437234 -0.175219
wb_dma_rf/wire_ch0_am1 -0.015977 1.651132 -0.741397 0.582314 -1.889930 -0.646517 1.889512 0.721528 0.833218 -2.538954 -1.238273 1.566080 -1.812429 1.281498 -0.448216 -0.804263 2.081581 2.236454 -1.041767 -0.269895
wb_dma_ch_rf/wire_pointer_we -1.690026 1.248127 -1.036360 0.379769 0.402562 1.069457 -0.688894 0.828835 -2.132054 -0.777930 0.804268 0.305063 -0.292089 0.191611 -0.913332 -0.862306 1.823411 -0.206665 -2.445855 -0.539911
wb_dma_ch_sel/always_46/case_1/stmt_1 0.521178 -0.408591 0.686641 -1.976886 2.404545 -0.554451 -2.039500 -0.520310 0.523500 0.031077 0.630531 -1.874184 1.023141 -0.110175 1.465217 1.716577 -1.468259 1.234103 -0.839650 -1.002716
wb_dma_wb_slv/always_3/stmt_1 -2.478745 2.731295 1.447228 1.622901 0.050672 0.485965 -0.029821 -0.090531 -3.554557 0.668729 1.307860 1.331787 -0.483214 -1.413437 -1.407300 -2.423355 2.637485 0.230808 -5.950034 0.984435
wb_dma_ch_rf/always_2/if_1/if_1 0.540006 -5.716604 -3.299434 1.880168 1.805560 0.704889 0.819184 -1.570525 -0.867536 -0.754771 -0.552610 2.857566 -1.304473 -0.793892 -1.685712 -1.457349 -0.547862 0.107708 -1.457559 -0.195350
wb_dma_pri_enc_sub/assign_1_pri_out 1.715629 -1.046181 -0.605050 0.455821 1.155027 -0.761811 1.780509 -1.410418 0.503195 -0.850841 -2.309116 1.512091 -1.542270 -0.115057 0.477674 -2.272214 -1.512924 -1.347586 0.377902 -0.152344
wb_dma_ch_sel/input_ch0_adr0 -3.410485 -0.654445 3.241737 2.124992 0.977617 -0.196721 -0.979491 2.737829 4.426470 5.116672 -1.975283 2.305428 2.315469 -0.266924 2.130144 -0.466942 3.229315 0.787474 -2.637654 1.885244
wb_dma_ch_sel/input_ch0_adr1 -1.719200 0.924749 0.523494 0.268578 -2.160193 0.810561 0.020895 -0.510328 -0.602013 1.284926 -0.582973 -1.065051 1.045994 0.445474 -1.522593 -0.251751 0.381990 -0.571233 0.453027 -0.151526
wb_dma_wb_slv/assign_4 -1.632439 0.948155 2.808520 1.248443 -1.188710 -0.239551 -0.122881 0.431233 -5.437541 -3.433576 3.991331 -4.461763 -0.314177 0.800985 -3.151604 0.767270 1.577619 -2.104093 -1.151842 3.113998
wb_dma_wb_mast/input_wb_data_i -1.757193 0.475862 0.609473 0.666331 -0.395478 1.105983 -2.343707 1.335558 -4.381731 -2.484579 -1.069315 -0.481693 -0.863179 2.061977 -1.828012 1.636352 1.704592 -1.156715 -6.578180 0.603528
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 -1.617463 -3.314243 -2.998852 1.277170 0.776857 1.260525 1.832378 -1.963687 -1.384246 0.276205 -0.231186 1.992067 -0.393139 -1.382841 -0.982341 -3.671550 2.277781 -0.371187 -0.025948 -0.836000
wb_dma_de/wire_adr1_cnt_next1 0.722496 0.161358 -0.919855 1.975365 -0.931408 0.831161 4.405469 -1.950149 1.411758 -1.713176 1.688990 -1.311153 0.090118 -1.593293 -0.917541 -0.781763 0.804982 4.132987 0.668282 0.005872
wb_dma_ch_sel/inst_u2 0.575695 1.789252 1.323995 -0.630782 0.243727 -0.162961 0.232273 -0.645198 -0.385503 -2.188753 -0.341986 -0.386542 -1.728802 0.982614 -1.341318 -1.952456 -1.486245 -1.000983 0.518375 0.690642
wb_dma_ch_sel/inst_u1 -2.052681 -3.929278 0.217736 4.038137 -0.836837 -0.544263 6.149729 -2.148360 -0.944548 1.538416 -0.723409 -2.097803 1.914293 -1.985910 -0.462425 -1.871152 3.599403 1.643881 -4.004045 0.240063
wb_dma_ch_sel/inst_u0 1.754907 -1.069834 -0.562932 0.451503 1.143386 -0.846851 1.810956 -1.420112 0.590059 -0.818470 -2.354136 1.535380 -1.544753 -0.141275 0.515255 -2.346768 -1.524730 -1.408902 0.468668 -0.174160
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.725887 -0.920165 -0.462988 0.444109 1.136034 -0.796585 1.724084 -1.400595 0.511413 -0.895916 -2.315179 1.458608 -1.598041 -0.075092 0.400673 -2.343467 -1.537240 -1.424239 0.375790 -0.109533
wb_dma/wire_adr0 -4.905346 -1.576455 3.079928 1.260329 1.783046 -1.235668 0.229360 2.034229 1.047216 2.107023 -0.295123 2.255423 0.737350 0.213770 0.080595 -2.949508 6.342056 -0.711685 -3.996207 2.506180
wb_dma/wire_adr1 -2.413746 -0.022456 -0.898816 0.961511 -2.175192 2.464093 0.464483 -1.836424 -1.202277 0.551917 0.741415 -0.626603 0.779310 -0.188363 -3.707322 -1.264668 0.605694 0.087763 1.178356 -0.006846
wb_dma_ch_sel/assign_131_req_p0/expr_1 -2.356503 -1.568752 -0.040596 -0.203560 -2.033308 -0.195687 1.291620 -2.882491 -1.528645 2.696054 0.375522 -1.661675 1.603476 -1.824019 -0.414913 -1.858672 3.302063 1.032916 0.438919 -0.034218
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.896022 -2.617697 -1.812826 0.651022 1.082013 -0.298571 1.431234 -0.511821 -0.716583 0.782922 -1.543825 1.826114 -0.289373 -0.675778 1.194244 -2.859366 1.896666 -1.018645 -0.810639 -1.116889
wb_dma_ch_rf/assign_18_pointer_we -1.659173 1.280171 -1.038350 0.399931 0.439942 1.036937 -0.689168 0.777485 -2.212520 -0.793637 0.766611 0.286998 -0.306557 0.196008 -0.907143 -0.847300 1.843675 -0.241436 -2.518306 -0.477789
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 0.468006 -0.280888 0.587000 -1.869157 2.262326 -0.555065 -1.952404 -0.571301 0.327277 0.050845 0.549157 -1.811236 0.994190 -0.074309 1.353224 1.639463 -1.386212 0.999066 -0.872152 -0.985714
wb_dma_ch_sel/wire_req_p0 -1.947475 -4.701861 -0.065161 2.286315 -0.186309 -0.898465 4.019751 -1.649099 -4.653980 0.213618 0.684140 -2.419237 0.958039 -1.404856 -1.661664 -1.846174 2.472716 -1.883871 -3.590651 0.395114
wb_dma_ch_sel/wire_req_p1 0.568220 1.800149 1.343532 -0.602306 0.290767 -0.089826 0.199079 -0.608691 -0.356015 -2.147759 -0.358824 -0.377211 -1.680702 1.001741 -1.298930 -1.901288 -1.473949 -1.011887 0.493295 0.650397
wb_dma/wire_ndnr 2.083246 -1.799574 -2.690238 2.476452 -0.607668 1.542546 2.568314 -3.777965 -1.629857 2.299660 -0.605154 -0.653481 1.763124 -3.708786 1.311472 1.091817 -0.602362 0.132543 -0.035472 -0.332951
wb_dma_de/reg_mast0_drdy_r 0.487956 -2.479855 -2.272546 2.657708 1.151611 -0.566110 2.486830 2.396687 0.628547 2.018177 -2.038350 1.438797 1.326126 -0.466447 3.443333 1.139998 0.591260 -2.322776 -1.279699 -1.943117
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.765067 -1.013420 -0.616787 0.481508 1.170596 -0.791076 1.843911 -1.494445 0.484771 -0.922249 -2.309501 1.530731 -1.613509 -0.127874 0.456988 -2.305986 -1.493311 -1.355132 0.423432 -0.170100
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 -3.035447 -0.392652 3.108118 -0.891219 3.539769 -1.527922 -2.182951 1.042130 0.846319 -0.784744 1.115608 0.805162 -0.196045 0.734553 0.848598 -0.769581 5.436200 1.760712 -4.612867 2.542633
wb_dma_ch_sel/assign_137_req_p0 -0.248505 -0.761521 0.195224 -1.391576 -2.303277 -2.064396 -1.145987 -1.870940 0.788439 3.864873 -2.083523 0.588161 1.482644 -0.540261 1.276964 1.999356 2.167926 0.045357 1.126432 0.274970
wb_dma_rf/wire_pointer2 -0.064373 -0.536793 0.467804 1.199888 0.832207 -0.140370 0.089323 0.396890 0.760493 1.157610 -1.787773 1.605996 0.038719 0.051327 0.747015 -0.444542 0.128897 -1.116526 -1.574550 0.474771
wb_dma_rf/wire_pointer3 1.404699 -5.113734 -1.988098 1.132828 2.149552 -1.108621 0.293403 -0.177454 -0.108377 -0.191211 -2.075108 2.722299 -1.235361 -0.104216 0.681608 -0.445914 -0.799036 -0.544263 -2.368819 -0.358948
wb_dma_rf/wire_pointer0 0.105021 -3.157931 -5.294912 1.399948 1.853435 3.613450 -1.102179 -1.210126 -1.591202 -2.058364 -0.034253 2.187074 -1.110002 0.680376 -1.748758 -0.371547 0.720000 -0.783976 0.020867 -0.536000
wb_dma_rf/wire_pointer1 1.221410 -2.942426 -1.974124 1.030081 0.895715 -0.747431 1.675909 -0.814225 0.961074 1.282543 -2.010290 1.891766 0.124436 -1.166348 1.831580 -0.476066 -0.150145 -0.381062 0.031215 -0.911884
wb_dma_rf/wire_sw_pointer0 -0.688935 1.182301 0.016575 0.164057 -1.282406 -0.073530 0.157283 0.867583 -1.315875 -1.651245 -0.778876 0.744376 -1.467439 1.157882 -0.796732 -1.132379 1.140682 0.119429 -1.675253 0.095871
wb_dma_de/always_21/stmt_1 0.358661 -2.466660 -2.111440 2.656901 1.247054 -0.595224 2.376713 2.573278 0.737535 2.098535 -2.123346 1.591945 1.310027 -0.337271 3.458871 1.066498 0.634599 -2.450690 -1.361587 -1.864826
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 2.306119 -0.149077 -2.254872 3.239790 -2.030130 1.198165 3.118033 -3.581253 -1.131103 3.304695 -1.377051 1.181086 1.331318 -3.899405 1.176281 1.117992 0.086343 -0.805427 0.126133 0.570730
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 1.814140 1.591905 1.111150 -1.502233 -0.658539 -0.979140 -2.796565 -2.472262 -0.445512 1.501801 -0.935187 0.750177 -0.225612 -0.777972 1.102045 2.094537 0.831181 0.672448 -0.921477 2.014021
wb_dma_ch_arb/input_advance 2.403703 -1.945010 -0.506335 -1.153882 -1.018848 -1.833523 1.286079 -3.893177 0.431435 2.229566 -0.797187 -1.352728 1.255346 -3.003586 2.167473 1.165942 -0.668422 1.886855 2.081511 -0.116332
wb_dma_de/always_7/stmt_1 3.717064 1.162915 -2.928237 -1.146854 -1.673567 0.265811 -0.562568 -2.863564 -2.956254 0.053888 1.076737 -1.670191 0.444142 -2.108577 2.272966 3.900530 -0.117352 1.144184 1.012084 -0.747281
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 1.452556 -1.667984 2.133175 -0.561652 0.578589 -3.526210 1.594732 -2.014862 2.431595 2.386245 -3.354767 0.523505 0.250751 -1.114747 2.380891 -0.818451 -0.535096 -0.923017 0.813642 0.916777
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 -0.706323 -2.674059 -1.873104 0.570552 1.033499 -0.379684 1.465567 -0.614646 -0.692640 0.723910 -1.562660 1.792859 -0.366872 -0.749882 1.245536 -2.790650 1.792352 -0.986125 -0.659351 -1.151169
wb_dma_de/always_3/if_1/cond -1.675220 0.874315 0.487054 0.296109 -2.156885 0.775262 0.030506 -0.563189 -0.540621 1.329635 -0.668952 -0.996025 1.007470 0.464176 -1.459158 -0.241174 0.334765 -0.597197 0.500937 -0.180536
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond 0.378389 -0.372833 3.836553 -0.253901 -0.601185 -2.751020 1.868889 -0.866547 1.443067 3.107170 -0.122341 -3.696192 2.459836 -2.027504 2.759666 1.069793 0.172059 1.508531 -0.286094 1.062154
wb_dma_ch_sel/assign_101_valid -2.865747 0.918286 -0.309133 1.418456 0.638997 1.149369 0.155079 -3.565913 1.462170 1.272715 0.319482 0.058923 1.825913 -0.133182 -0.105392 2.110193 7.916849 2.445126 -1.780473 1.898749
wb_dma_ch_sel/assign_98_valid -2.804747 1.065189 -0.235324 1.428946 0.667943 1.216346 -0.025971 -3.514050 1.477312 1.211771 0.343861 0.095063 1.791979 -0.086636 -0.089758 2.179502 7.884085 2.564003 -1.870899 1.993089
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.251792 -0.684343 2.858884 -1.080458 -0.576826 -2.864078 -0.200625 -0.601173 2.089811 3.402073 -1.128548 -0.937222 1.869333 -1.011186 2.057726 1.519863 0.965840 0.454829 0.455956 1.147324
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.129505 0.540595 4.117771 0.124108 -2.568027 -1.887457 1.827256 -1.425911 0.715188 4.074913 -0.692741 -4.500071 3.216348 -1.507256 1.246629 0.867748 0.560852 0.871717 -0.100823 0.962379
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 1.598388 -0.991677 -0.551159 0.515126 1.193723 -0.739754 1.689703 -1.320887 0.483249 -0.895962 -2.264197 1.519846 -1.575967 -0.074227 0.407219 -2.311538 -1.416035 -1.382973 0.293676 -0.104898
wb_dma_rf/wire_ch7_csr -1.291902 1.655166 -0.581498 1.254437 0.937651 2.106185 -1.734623 -1.247363 -2.500246 -1.764736 -0.538134 -1.328299 -0.524590 1.956789 -0.378965 1.260362 4.001727 0.865577 -5.074141 0.680466
wb_dma_ch_sel/reg_csr 1.764355 0.667033 1.779510 -0.799150 1.630336 -0.269772 -3.946436 1.423129 -3.217556 -1.932073 -0.206837 -1.960380 -1.858011 1.235848 2.128709 0.665128 -0.857245 1.413548 -5.883324 1.211171
wb_dma_de/reg_next_state 1.115090 -0.678705 1.771758 1.069479 1.427108 -0.637344 -0.397517 -2.482700 -0.349765 -1.248550 1.540274 -0.430411 -0.133969 1.037701 -3.131719 4.076589 0.453054 -1.388735 -2.031668 3.516098
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 3.042887 -5.037080 2.011218 0.381842 3.470669 0.003127 -3.447904 -3.896856 1.638023 2.879091 -1.675868 0.424451 1.363603 -4.224067 2.227060 1.501753 -3.960188 4.770745 -4.425924 3.067374
wb_dma_de/always_11/stmt_1/expr_1 -1.754142 0.907782 0.539071 0.226211 -2.134021 0.842458 -0.023635 -0.469449 -0.578767 1.260194 -0.608302 -1.057280 1.020107 0.496310 -1.516882 -0.241699 0.340054 -0.545240 0.479445 -0.166197
wb_dma_ch_rf/input_ptr_set 1.169952 -2.834096 -1.876480 1.096172 0.877533 -0.725963 1.632237 -0.792969 0.904805 1.278533 -2.021588 1.891475 0.131657 -1.124299 1.786992 -0.441646 -0.074887 -0.385073 -0.062585 -0.837313
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 -2.548748 0.001488 -0.813442 1.003134 -2.355346 2.441689 0.548875 -1.882472 -1.138766 0.727897 0.699568 -0.792680 0.939569 -0.225113 -3.750904 -1.294549 0.626911 0.130907 1.273159 -0.035300
wb_dma_ch_sel/assign_12_pri3 1.187465 -2.907551 -1.890280 1.144029 0.963791 -0.717865 1.690365 -0.798265 0.977829 1.314774 -2.123259 2.020142 0.103413 -1.151132 1.863366 -0.494535 -0.109388 -0.447362 -0.125966 -0.858231
wb_dma_de/assign_65_done/expr_1/expr_1 3.483255 1.186054 0.224700 -2.299006 -0.382398 -1.604626 -1.182888 -4.241597 -0.676914 -0.602604 -1.339241 0.613421 -1.829104 -0.849851 0.675744 0.291728 -0.807338 0.405041 1.082421 1.395253
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 1.154268 -2.827709 -1.855451 1.071143 0.915745 -0.659863 1.613152 -0.772937 0.940600 1.278279 -2.037660 1.902123 0.128229 -1.137040 1.780491 -0.435803 -0.107142 -0.429340 -0.102380 -0.824372
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 0.532895 1.896098 1.344202 -0.586006 0.274755 -0.041477 0.185255 -0.601275 -0.442471 -2.256035 -0.318037 -0.388684 -1.741699 1.066892 -1.404775 -1.959449 -1.483240 -1.023247 0.491449 0.682235
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.369523 -0.386344 3.750171 -0.230839 -0.643488 -2.790991 1.843435 -0.881800 1.498160 3.165365 -0.227753 -3.457741 2.445371 -1.978374 2.788208 1.121333 0.242414 1.392450 -0.293419 1.100892
assert_wb_dma_ch_sel/input_valid 1.214446 -2.306718 -2.339061 -0.148885 0.027758 -0.550323 1.535146 -1.165312 0.135488 0.086307 -0.207856 0.263401 0.100576 -1.202340 1.023140 0.032425 -0.224279 0.708385 1.584260 -1.346591
wb_dma/input_wb0_stb_i -1.875068 0.156990 3.218202 -0.742714 -2.610495 -2.007443 -0.167823 -1.060059 1.461678 4.589036 -1.784511 -1.871488 2.794399 -0.531041 0.602661 1.261490 1.301725 -0.213681 0.832872 0.935623
wb_dma/wire_ch1_csr -0.394678 3.265846 -0.169118 1.821575 0.342392 2.278668 -2.422287 0.532686 -0.732814 -0.732514 -1.681174 -1.295671 -0.320749 2.764985 1.276000 2.725823 2.478643 1.502260 -5.144716 0.066447
wb_dma_rf/assign_5_pause_req 1.546827 -1.140841 2.422544 -2.087543 0.562972 -4.080426 -2.035037 -1.626271 -2.320154 -2.091383 0.805628 2.294400 -3.782730 2.425905 -3.268464 0.550747 1.080276 -3.703470 -1.125272 3.742775
wb_dma_de/always_12/stmt_1 3.479752 1.040961 0.110323 -2.208634 -0.329696 -1.549829 -1.033443 -4.208464 -0.662705 -0.550219 -1.421104 0.594384 -1.803243 -0.936632 0.744434 0.160182 -0.848954 0.423306 1.098978 1.312490
wb_dma_wb_if/wire_wb_ack_o -1.084509 0.573556 -0.301000 0.689372 -1.435801 -0.330455 -0.191991 0.600287 -3.687827 -1.993676 -0.553305 -0.499732 -1.189415 1.132472 -1.798423 0.687268 0.954768 -2.908759 -1.711313 0.357492
wb_dma_ch_rf/always_5/if_1/block_1 -1.625076 1.193468 -1.065766 0.416731 0.420695 1.028082 -0.585381 0.795791 -2.103136 -0.777121 0.736180 0.262367 -0.275329 0.156483 -0.870301 -0.843982 1.801679 -0.188369 -2.451216 -0.546685
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 1.500904 -1.711328 2.098148 -0.658084 0.503043 -3.568848 1.606436 -2.114820 2.445475 2.348316 -3.294002 0.412141 0.266327 -1.134681 2.413630 -0.782748 -0.510781 -0.829761 0.963766 0.885022
wb_dma_ch_arb/assign_1_gnt -1.331939 -2.946798 0.989286 3.600449 -0.285178 -0.723562 6.280470 -2.817108 -0.981723 -0.040686 -1.304955 -2.153718 0.582542 -1.277314 -1.161641 -3.369156 2.224607 0.872348 -3.572201 0.643393
wb_dma_rf/input_dma_err 1.557602 -1.569144 2.198329 -0.636049 0.504536 -3.529011 1.593886 -2.100907 2.407861 2.312065 -3.353492 0.523050 0.167734 -1.123695 2.356467 -0.861283 -0.581750 -0.905183 0.906408 0.973182
wb_dma/wire_wb0_addr_o -1.706444 0.905831 0.548190 0.215517 -2.285530 0.759979 0.044050 -0.562219 -0.492632 1.439393 -0.685465 -1.072739 1.086892 0.441728 -1.485458 -0.212306 0.351248 -0.597290 0.574683 -0.181554
wb_dma_de/assign_73_dma_busy/expr_1 0.976520 -0.492780 -1.145835 -2.849360 -1.248523 -2.884195 -0.759345 -2.392664 -3.566216 -1.372168 3.578804 2.032956 -2.870672 -0.270095 -2.072070 0.040456 2.765588 -0.778361 1.149385 1.106372
wb_dma/input_dma_nd_i 2.400773 -1.933219 -0.521721 -1.137725 -1.026020 -1.804648 1.311651 -4.028885 0.344351 2.203974 -0.791348 -1.446087 1.262485 -3.003716 2.162547 1.267620 -0.551024 1.936756 2.021756 -0.107170
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 -0.820417 0.718176 -0.231094 -1.759542 0.059386 -1.114372 -2.579386 2.154485 0.336057 -0.656835 0.993530 1.543483 -0.766453 1.857962 -0.000196 1.603157 2.365249 -0.147784 0.231177 0.073761
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 -0.902262 0.597942 -0.168454 -1.800207 0.076335 -1.174427 -2.547391 2.183359 0.457905 -0.535438 0.969558 1.588478 -0.734916 1.869242 0.078229 1.566536 2.400940 -0.109370 0.265151 0.060393
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond 0.614976 1.752556 1.349789 -0.610839 0.246373 -0.161598 0.245928 -0.665972 -0.338979 -2.154906 -0.362886 -0.363544 -1.717715 0.988130 -1.299244 -1.949557 -1.512649 -1.008818 0.537196 0.657834
wb_dma_de/always_14/stmt_1/expr_1/expr_1 1.417991 -1.556836 2.225326 -0.520064 0.602787 -3.481130 1.494642 -1.867024 2.409538 2.330785 -3.350750 0.612327 0.182900 -1.013564 2.340526 -0.838148 -0.531593 -1.023112 0.777986 0.954016
wb_dma_ch_sel/assign_3_pri0 2.420565 -1.939368 -0.475772 -1.100525 -1.019966 -1.827694 1.310295 -3.965618 0.415156 2.211293 -0.832480 -1.402658 1.230888 -3.018643 2.200665 1.206388 -0.650215 1.854342 2.036897 -0.098016
wb_dma_de/always_23/block_1/stmt_8 -1.625088 0.827982 0.523871 0.190801 -2.041781 0.708149 -0.017630 -0.472967 -0.477042 1.277221 -0.637357 -0.985960 1.013269 0.437944 -1.413446 -0.234075 0.287317 -0.540517 0.483413 -0.136286
wb_dma_ch_arb/always_2/block_1/stmt_1 -1.473590 -2.547170 1.304800 3.568406 -0.519897 -0.733299 6.397952 -2.749499 -1.178322 -0.374691 -1.147522 -2.411006 0.443165 -1.095297 -1.551164 -3.509898 2.272244 0.737430 -3.493727 0.768983
wb_dma_de/always_23/block_1/stmt_1 1.074277 -0.701781 1.656385 1.244820 1.499822 -0.569607 -0.220317 -2.628342 -0.338274 -1.310710 1.541160 -0.331525 -0.153658 0.933290 -3.067028 3.991240 0.755793 -1.229527 -2.172722 3.558424
wb_dma_de/always_23/block_1/stmt_2 3.637540 0.724779 -2.372408 0.042122 -0.809871 0.169242 -0.501827 -2.338994 -2.237259 1.182757 -0.723585 -0.049095 0.417648 -2.002774 2.954091 3.301850 -0.122790 -0.009378 -0.635208 -0.245166
wb_dma_de/always_23/block_1/stmt_4 2.616795 -0.626539 -1.250879 0.702312 -0.692295 -1.764004 -1.373006 0.303514 -1.363747 1.792712 -1.576632 2.857829 -0.591865 -0.454362 2.261353 3.792558 1.196248 -1.481723 -2.601510 0.930361
wb_dma_de/always_23/block_1/stmt_5 3.410586 -2.644117 0.632402 0.632512 0.528554 -1.180104 1.123371 -2.893477 0.699861 4.175571 -3.319592 -0.478423 2.035200 -4.192589 3.925660 0.753893 -4.058681 0.567900 -1.156156 -0.100843
wb_dma_de/always_23/block_1/stmt_6 1.321136 0.354140 1.918599 -1.057797 -1.135899 -1.395830 -0.214506 -2.874006 0.345493 2.297138 -0.694700 -1.719953 1.270949 -1.915631 1.269420 1.302593 -0.425790 1.215914 0.613959 1.277445
wb_dma_rf/inst_u25 1.489617 -1.691426 2.116810 -0.542933 0.604334 -3.487392 1.610948 -1.965549 2.474295 2.323086 -3.426318 0.615147 0.160000 -1.074309 2.381995 -0.929522 -0.643735 -1.026760 0.857324 0.888592
wb_dma_wb_mast/input_mast_go 0.520452 1.778713 1.299087 -0.609842 0.257848 -0.085665 0.188369 -0.606930 -0.378709 -2.122065 -0.322267 -0.361536 -1.665123 1.008225 -1.329130 -1.872460 -1.433362 -0.983244 0.472119 0.634991
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 1.201870 2.049793 -0.045561 -2.489842 -1.350024 -0.406819 -2.869326 -1.295493 -1.450165 -0.760540 1.327690 -0.088453 -0.946423 0.113241 -0.371248 1.871326 0.760477 1.204910 0.688321 0.922665
wb_dma_ch_sel/assign_125_de_start/expr_1 1.907961 4.988981 -0.270370 1.353202 -3.712013 -0.045678 1.457407 -0.580273 1.379969 -0.583551 -2.369726 1.495254 -0.610550 2.140378 -1.155962 3.302711 1.686833 -2.137988 1.834381 1.441725
wb_dma_de/always_23/block_1/case_1/block_2/if_1 0.262376 1.117771 1.845479 -0.665685 -0.903830 -1.907680 -0.399901 -1.205125 -2.337583 -1.460317 1.935043 1.111346 -2.171251 1.757812 -3.735928 0.818839 2.003976 -3.451375 -0.186673 3.169997
wb_dma_ch_sel/assign_151_req_p0 -0.149611 -0.574006 0.187940 -1.516131 -2.219270 -2.048694 -1.416939 -1.884586 0.715258 3.645155 -2.033105 0.677925 1.289114 -0.417814 1.171687 2.114941 2.170333 0.037131 1.034497 0.367290
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 2.152213 -0.178416 0.966897 1.070752 0.320027 -1.843596 2.283607 -0.844673 0.412060 1.947258 -2.905978 -0.601884 0.811525 -1.196613 3.168116 0.525474 -1.169510 -2.182875 -0.468618 0.078935
wb_dma_wb_mast/reg_mast_dout -1.698891 0.403360 0.618513 0.784673 -0.404807 1.006257 -2.244562 1.386463 -4.379027 -2.394821 -1.038418 -0.469830 -0.895151 2.078377 -1.847388 1.623245 1.719730 -1.349047 -6.439516 0.633749
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 -3.203899 -0.481660 3.220543 -0.854169 3.439118 -1.548643 -2.195131 1.132637 0.902454 -0.635077 1.073974 0.822541 -0.082161 0.731266 0.851823 -0.796074 5.497047 1.662167 -4.581940 2.618092
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 0.586871 1.867179 1.372947 -0.620783 0.292279 -0.135738 0.197182 -0.635105 -0.394114 -2.217021 -0.340967 -0.400597 -1.776004 1.055538 -1.370934 -1.968242 -1.501098 -1.056076 0.526650 0.700469
wb_dma_ch_sel/assign_100_valid -2.890031 0.698176 -0.381698 1.525666 0.842437 1.230583 0.082716 -3.544636 1.587808 1.325336 0.157308 0.064699 1.877092 -0.057446 0.034087 2.110071 7.762183 2.376986 -1.792456 1.792172
wb_dma_ch_sel/assign_131_req_p0 -2.360483 -1.305575 0.154278 -0.344219 -2.021883 -0.255116 1.088796 -2.783240 -1.573174 2.627544 0.509471 -1.668624 1.574600 -1.744961 -0.380420 -1.749697 3.397712 1.083593 0.367252 0.109745
wb_dma_ch_sel/assign_135_req_p0/expr_1 -0.402831 -0.757479 0.356941 -1.392650 -2.234625 -2.092197 -1.312619 -1.707147 0.980313 3.968493 -2.105598 0.663723 1.602383 -0.487491 1.317888 2.077150 2.317031 0.058350 1.031741 0.301249
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.214227 -0.723369 2.785914 -1.065379 -0.569106 -2.846606 -0.177624 -0.584518 2.100654 3.395014 -1.198824 -0.920002 1.874748 -1.031249 2.084959 1.454956 0.900881 0.377931 0.486337 1.067683
wb_dma_ch_rf/input_dma_done_all 3.608438 0.770768 -2.407061 -0.011831 -0.793011 0.179918 -0.524768 -2.431916 -2.309496 1.022349 -0.573252 -0.112577 0.375387 -1.954757 2.829845 3.317874 0.000995 0.107068 -0.645086 -0.213616
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 4.071165 -3.305819 -0.603687 2.090671 1.301507 -0.072523 0.427358 -1.161648 -2.283986 2.280087 -2.701949 -0.744343 1.193754 -3.071630 3.440996 2.126379 -4.918793 -0.702179 -4.435851 -0.417250
wb_dma_pri_enc_sub/wire_pri_out 1.790370 -1.200458 -0.705597 0.530908 1.139269 -0.868671 1.916119 -1.478632 0.555186 -0.746090 -2.372400 1.579079 -1.528840 -0.208439 0.595154 -2.273445 -1.510414 -1.357006 0.456964 -0.265176
wb_dma_ch_rf/input_wb_rf_din -3.624511 4.572402 2.990822 2.563311 0.939339 5.514079 -5.692104 0.076327 -1.282596 4.971972 0.106308 -1.605800 3.758029 0.564113 0.189710 2.942235 2.412953 -1.397807 -5.078387 2.540083
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 4.119411 2.518114 -1.010345 -0.391068 -0.466990 0.093232 -0.251604 -2.912607 -2.659276 -0.973141 -1.086543 -0.406451 -1.276915 -0.927026 1.570850 1.412221 -1.453336 -1.112936 -0.307541 0.442502
wb_dma_ch_sel/assign_157_req_p0/expr_1 -0.144442 -0.802561 0.092351 -1.399884 -2.270406 -2.065585 -1.204576 -1.963724 0.751336 3.779339 -2.085592 0.667621 1.407658 -0.547212 1.287055 2.030602 2.187936 0.092314 1.088004 0.271825
wb_dma_ch_sel/assign_139_req_p0 -0.293331 -0.988000 0.103038 -1.320543 -2.141386 -2.077230 -1.069238 -1.798194 0.875846 3.862398 -2.100613 0.675307 1.482721 -0.548550 1.298287 1.948147 2.215990 0.012116 1.056495 0.193835
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.574997 1.733934 1.257362 -0.613071 0.274941 -0.099424 0.191510 -0.609814 -0.364180 -2.128726 -0.333807 -0.357702 -1.677517 0.963329 -1.277604 -1.851690 -1.458199 -0.995510 0.510929 0.628048
wb_dma_ch_sel/always_38/case_1 1.986686 4.957264 -0.113084 1.290532 -3.728832 -0.209716 1.533764 -0.653008 1.520299 -0.458307 -2.512026 1.435876 -0.593845 2.045176 -1.065649 3.167698 1.442057 -2.087173 2.007894 1.387033
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 -0.676998 -0.157899 1.163370 2.437184 2.429536 0.473518 2.045770 -2.955884 0.781949 -2.375856 1.459823 -2.021011 0.096629 2.603719 -2.639055 3.040020 3.930230 -1.636429 -1.476777 2.585716
wb_dma/constraint_wb0_cyc_o 0.528247 1.803296 1.308667 -0.610294 0.242473 -0.089712 0.178591 -0.628158 -0.432516 -2.186948 -0.286771 -0.410169 -1.684970 1.028137 -1.384519 -1.918343 -1.430048 -0.977558 0.470879 0.712063
wb_dma/input_wb0_addr_i -1.928469 4.366879 4.897344 1.327742 -1.464832 1.262439 -3.054393 0.174439 -3.476129 -1.418329 0.084715 -0.006312 -1.904247 1.201787 -3.597593 -0.476728 0.733556 -1.773598 -5.476818 4.944006
wb_dma_de/input_mast1_drdy 1.126004 1.388873 2.728180 -0.112749 0.296713 -1.124980 0.150667 -1.462154 0.401695 0.099902 -2.358319 0.367973 -1.130560 0.067451 -0.006338 -1.837765 -1.651644 -1.429585 -0.613846 1.777184
wb_dma_ch_rf/always_19/if_1/block_1/if_1 0.613969 1.822802 -1.153444 -1.788946 -0.465382 0.469300 -2.724571 -0.098512 -1.482171 -1.915012 1.584253 0.839436 -1.474297 1.068362 -0.891202 1.382725 1.126690 0.639122 0.183108 0.330453
wb_dma_wb_if/input_wb_ack_i -1.974462 1.308597 -0.005164 1.401392 -0.945617 0.931656 -1.894522 -1.177243 -5.742187 -2.562715 -2.916488 -1.362894 -1.102920 2.828461 -2.993633 3.029143 2.033612 -4.988158 -5.011543 0.800649
wb_dma_ch_sel/wire_pri_out 1.683240 -0.986933 -0.564779 0.451283 1.177015 -0.744288 1.746278 -1.440274 0.418733 -0.968344 -2.235826 1.504071 -1.589367 -0.105559 0.364197 -2.309243 -1.439203 -1.376805 0.376989 -0.126579
wb_dma_ch_rf/assign_3_ch_am0 0.442510 -0.309154 0.643003 -1.922025 2.322476 -0.577753 -2.018175 -0.505431 0.438006 0.083801 0.593910 -1.861565 1.033947 -0.041930 1.375021 1.673507 -1.464260 1.095866 -0.815018 -1.021412
wb_dma_rf/input_ch_sel 0.637978 -2.938189 -0.995366 -0.622394 0.917523 -3.492909 -1.104138 1.963083 -3.768632 -0.896426 2.163930 3.514447 -2.819409 1.212421 -0.590679 1.049182 2.170943 -3.431667 -2.887375 0.697948
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -2.156731 -0.376520 2.274892 -2.305960 3.728346 -2.517235 -2.708017 1.619099 -0.285759 -2.894521 2.157291 1.435354 -1.457441 1.486635 0.183122 -0.180835 5.174557 0.409230 -3.408770 2.426219
wb_dma_de/always_23/block_1/case_1 1.061252 -0.591652 1.548669 1.193736 1.307720 -0.592840 -0.122173 -2.590853 -0.582952 -1.508144 1.590375 -0.273389 -0.371850 1.031442 -3.317006 3.852336 0.762807 -1.300802 -2.163260 3.490651
wb_dma/wire_pause_req 1.507987 -1.213384 2.267938 -2.089192 0.666125 -4.064692 -2.011234 -1.670592 -2.425659 -2.211733 0.749031 2.286819 -3.885511 2.524889 -3.319247 0.599716 1.301835 -3.725706 -1.308437 3.676607
wb_dma_wb_if/input_mast_go 0.535827 1.750560 1.282801 -0.588742 0.259855 -0.094732 0.178503 -0.627800 -0.407131 -2.109060 -0.335262 -0.359959 -1.654732 0.968095 -1.330331 -1.888641 -1.436522 -0.968955 0.501837 0.665172
wb_dma_ch_rf/input_de_csr 2.060784 -3.687131 -3.212289 2.671202 1.890413 0.583365 0.964050 0.959904 -2.184096 -0.636971 -1.495741 1.475769 -0.694618 -0.175548 1.434071 0.863868 -1.489395 -1.772257 -3.558871 -1.304775
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.741626 -1.120394 -0.631993 0.479673 1.162383 -0.788452 1.870919 -1.433449 0.518310 -0.891245 -2.325342 1.515985 -1.575157 -0.165162 0.483626 -2.368933 -1.571079 -1.375793 0.476783 -0.245840
wb_dma_de/input_mast0_din 1.777878 -4.637132 -1.512690 3.064211 2.960764 -0.302867 0.780835 3.457659 -0.782752 1.321240 -2.672843 1.537081 0.685735 -0.590337 3.232682 1.220173 -3.479783 -2.519794 -5.046258 -1.789091
wb_dma_pri_enc_sub/always_3 1.644128 -0.939533 -0.464966 0.473175 1.196993 -0.779641 1.750308 -1.352236 0.496900 -0.946377 -2.281931 1.505271 -1.611185 -0.039171 0.380065 -2.383247 -1.514575 -1.401780 0.353288 -0.126200
wb_dma_pri_enc_sub/always_1 1.618837 -1.053931 -0.629893 0.496139 1.122718 -0.704555 1.708743 -1.363590 0.438646 -0.876900 -2.207972 1.478734 -1.545344 -0.109453 0.430483 -2.204496 -1.346275 -1.293825 0.326518 -0.167356
wb_dma_ch_sel/reg_adr0 -4.974567 -1.651124 2.979602 1.361130 1.827499 -1.159912 0.360978 2.059470 1.055741 1.927216 -0.243471 2.337746 0.676509 0.274979 -0.072894 -3.009676 6.423806 -0.698887 -3.949819 2.490865
wb_dma_ch_sel/reg_adr1 -2.517354 0.006215 -0.905292 1.019754 -2.338621 2.542524 0.540501 -1.925237 -1.242192 0.706231 0.713312 -0.742827 0.940424 -0.256452 -3.774437 -1.254660 0.666386 0.044648 1.236812 -0.010419
wb_dma_ch_sel/assign_1_pri0 2.433240 -1.949647 -0.555520 -1.086433 -1.019851 -1.839690 1.330727 -3.961573 0.388867 2.204890 -0.823737 -1.332393 1.246319 -3.020648 2.209698 1.240405 -0.546852 1.886863 1.980094 -0.096041
wb_dma_ch_pri_enc/wire_pri26_out 1.687151 -1.068590 -0.630335 0.528407 1.200499 -0.768322 1.788977 -1.460440 0.495978 -0.867722 -2.304793 1.476947 -1.537574 -0.123217 0.503987 -2.306406 -1.463508 -1.332074 0.348761 -0.189081
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.258802 -0.722646 2.849580 -1.070921 -0.572994 -2.908971 -0.184275 -0.580691 2.147086 3.504792 -1.229607 -0.882378 1.894627 -1.030157 2.101461 1.526037 0.975931 0.391712 0.455958 1.123038
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 3.416952 1.188262 0.268708 -2.191166 -0.311430 -1.566419 -1.114925 -4.210489 -0.706996 -0.641664 -1.383012 0.572469 -1.854132 -0.837460 0.694572 0.149178 -0.777187 0.356414 0.980901 1.401719
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 -0.109313 0.202359 6.456499 0.189757 1.206088 -0.776065 -3.476643 -1.111139 1.947751 7.309805 -2.646458 -2.806362 4.716383 -2.937361 4.259265 2.575986 -1.681891 2.219772 -5.667092 2.691227
wb_dma/wire_ptr_set 1.220860 -2.890603 -1.926297 1.046795 0.897061 -0.722120 1.658733 -0.815922 0.945754 1.332442 -2.013277 1.891236 0.149994 -1.184314 1.844556 -0.454327 -0.162902 -0.387045 0.020920 -0.900097
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 1.670712 -0.964437 -0.547942 0.454387 1.160864 -0.743287 1.781214 -1.397830 0.466451 -1.001410 -2.254427 1.495672 -1.616949 -0.100699 0.338605 -2.398293 -1.544185 -1.372110 0.444219 -0.158943
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 4.162502 2.312689 -1.273261 -0.482530 -0.551739 0.018048 -0.209577 -3.017063 -2.618918 -0.862937 -0.964837 -0.443177 -1.136698 -1.106752 1.711373 1.611617 -1.314832 -0.867583 -0.137512 0.309470
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.147300 -0.718112 2.759923 -1.051276 -0.600395 -2.847910 -0.116705 -0.636774 2.096120 3.413285 -1.213385 -0.936524 1.887587 -1.053739 2.085241 1.481381 0.828256 0.431490 0.588908 1.023628
wb_dma_ch_arb/inst_check_wb_dma_ch_arb 1.260962 0.381914 1.895008 -1.070802 -1.090373 -1.347016 -0.212182 -2.818134 0.327405 2.202435 -0.649318 -1.670955 1.221022 -1.885484 1.231824 1.242701 -0.453491 1.203544 0.573135 1.262439
wb_dma_de/reg_ptr_set 1.905813 1.938029 -3.591908 2.334207 -1.485907 -0.883155 2.399355 2.170018 2.055615 0.179488 -1.492222 4.786920 -0.845842 0.407419 2.593558 2.951666 3.691695 -0.083625 -0.286191 -0.915067
wb_dma/wire_dma_nd 2.480300 -1.934037 -0.482907 -1.139089 -1.029038 -1.870368 1.309723 -4.053843 0.408898 2.248085 -0.852353 -1.373836 1.283985 -3.056789 2.206929 1.267569 -0.577535 1.864012 2.015674 -0.045898
wb_dma_rf/assign_3_csr 0.434013 1.024787 0.139106 0.381290 -0.007480 1.076752 -0.816876 0.531698 0.180977 -1.604901 -0.022509 -0.035641 -0.404781 2.076969 -1.953398 1.646941 -0.357249 -1.800156 0.700914 1.073012
wb_dma_rf/assign_4_dma_abort 1.382052 -1.627743 2.251558 -0.659710 0.530960 -3.516093 1.545099 -2.022367 2.461877 2.354213 -3.295244 0.451410 0.268267 -1.115994 2.354475 -0.827369 -0.542989 -0.844258 0.919386 0.923576
wb_dma_ch_sel/assign_123_valid 1.404043 -1.714733 -0.169238 -1.564491 -0.090507 -2.930629 -1.119024 -1.407642 1.503103 2.738587 -1.638155 1.701301 0.538261 -1.024523 2.818023 2.229965 1.914112 0.574144 0.526757 0.481249
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond 1.857956 0.693829 3.012683 -0.222179 -1.095342 -1.305805 1.828773 -3.169085 -0.264654 1.987143 0.324699 -4.497873 1.886394 -2.903349 2.040073 0.888379 -1.132012 2.324620 -0.325961 1.297993
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 0.564590 1.715418 -1.101316 -1.661510 -0.442851 0.370106 -2.556387 -0.135103 -1.371723 -1.658366 1.434278 0.784432 -1.343929 0.991793 -0.757821 1.311775 1.091458 0.595926 0.229115 0.275276
wb_dma_rf/wire_ch4_csr -1.490270 1.486269 -0.607301 1.286181 0.952617 2.135458 -1.621822 -1.086400 -2.479436 -1.768758 -0.349563 -1.438922 -0.485549 1.952054 -0.456262 1.077854 3.958005 0.842067 -4.905230 0.504342
wb_dma_ch_rf/always_1/stmt_1/expr_1 -0.851143 0.793185 -0.237840 -1.741230 0.028452 -1.017855 -2.606252 2.126241 0.257224 -0.706485 1.033878 1.499793 -0.811223 1.906516 -0.061375 1.599115 2.417172 -0.152492 0.166401 0.104892
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 -3.066419 -0.452729 3.242273 -0.992800 3.381755 -1.682334 -2.165907 1.032298 0.903816 -0.536990 0.999853 0.733827 -0.027634 0.675008 0.964551 -0.747397 5.380873 1.649838 -4.394698 2.584590
wb_dma_ch_pri_enc/wire_pri0_out 1.750267 -0.974831 -0.602406 0.445690 1.152010 -0.805300 1.825320 -1.477429 0.473267 -0.917189 -2.345285 1.425244 -1.604710 -0.125762 0.447870 -2.333441 -1.540196 -1.376603 0.448080 -0.204049
wb_dma_ch_rf/assign_10_ch_enable -0.771760 -0.486366 1.036843 2.368454 2.619941 0.473685 2.066457 -3.176877 0.785036 -2.527871 1.466714 -2.031936 0.095049 2.539254 -2.678001 2.864980 4.032153 -1.390944 -1.430659 2.596371
wb_dma_wb_slv/reg_slv_we -2.640089 2.695963 1.576042 1.564947 -0.104432 0.320824 0.077891 0.031076 -3.457186 0.813571 1.324650 1.485322 -0.507325 -1.573953 -1.339086 -2.583080 2.795328 0.410107 -5.981463 1.022713
wb_dma_de/input_txsz 3.441097 3.222185 -2.135408 1.080115 -2.172205 1.519737 0.744270 -4.236987 -2.724927 -0.289248 -0.327416 1.636667 -1.559100 -1.945650 -0.765378 0.671369 -0.248551 -1.180698 0.856009 1.421938
wb_dma_wb_if/wire_mast_dout -1.465576 0.365608 0.460248 0.777642 -0.247672 1.113223 -2.277423 1.310498 -4.396842 -2.414333 -1.068045 -0.326738 -0.908674 1.909230 -1.682733 1.601867 1.495177 -1.218741 -6.538946 0.585961
wb_dma_ch_rf/wire_ch_enable -0.789080 -0.211985 0.955278 2.597871 2.512357 0.657634 2.141777 -3.012189 0.690202 -2.427281 1.531213 -2.109013 0.185179 2.511259 -2.538410 3.006693 4.134214 -1.470547 -1.587444 2.530427
wb_dma_rf/wire_csr_we 1.223988 -1.780795 2.127078 -3.110536 0.055532 -4.566053 -3.817191 -0.334649 -0.744879 1.027789 -2.106170 4.220438 -2.926185 0.271535 -0.023664 -1.270365 -0.134254 -1.108347 -1.466281 2.464080
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 0.546541 1.817474 1.309593 -0.623841 0.234609 -0.095821 0.171626 -0.599140 -0.388445 -2.200794 -0.318797 -0.369641 -1.744094 1.049295 -1.374967 -1.933058 -1.457508 -1.004031 0.522400 0.671515
wb_dma_ch_sel_checker/input_dma_busy -0.086256 -0.584018 0.450375 1.227855 0.896504 -0.174039 0.088150 0.417490 0.794740 1.207874 -1.851752 1.652023 0.057592 0.055934 0.785490 -0.505784 0.122809 -1.106844 -1.607866 0.495128
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.522385 1.729811 1.339632 -0.591919 0.268971 -0.114092 0.195510 -0.614952 -0.335720 -2.073229 -0.350506 -0.382076 -1.596651 1.003919 -1.246819 -1.851138 -1.371621 -0.941992 0.459277 0.663747
wb_dma_ch_rf/assign_9_ch_txsz 1.938995 5.536774 -2.509735 0.690500 -3.800707 2.790668 0.347016 -3.355057 -3.451943 0.079450 -0.207503 3.375184 -2.233856 -1.665319 -2.395819 -0.355006 0.030007 -2.233625 0.863377 0.499482
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.825332 -2.857230 -1.861244 0.562107 1.146470 -0.435458 1.477139 -0.540905 -0.540363 0.893932 -1.650009 1.892114 -0.303488 -0.752964 1.343717 -2.914294 1.892886 -1.004637 -0.660737 -1.209362
wb_dma_de/assign_65_done 4.063166 2.550443 -1.056269 -0.501946 -0.445699 0.103607 -0.320087 -3.122380 -2.733950 -1.093213 -1.029037 -0.439722 -1.314497 -0.912750 1.537154 1.412885 -1.236681 -0.947496 -0.377613 0.505399
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 1.615071 0.902285 0.841777 2.562771 -2.509479 -2.117594 3.157395 -0.695606 1.511869 1.360106 -4.119923 1.757291 -0.424053 0.302233 0.478769 0.972274 0.364383 -1.054372 -1.401046 1.000895
wb_dma_de/always_2/if_1/if_1 -1.957399 1.489642 0.723564 -0.536235 2.133968 -0.566049 0.901191 -0.891536 1.335662 -3.125589 1.283819 -0.817641 -0.721679 0.961020 0.407875 -0.750566 5.150384 4.620104 -3.475557 0.040987
wb_dma_ch_sel/assign_154_req_p0/expr_1 -0.230602 -0.833773 0.082199 -1.318490 -2.147602 -2.039633 -1.216213 -1.778174 0.815518 3.702377 -2.049299 0.737242 1.377104 -0.496359 1.267231 2.003532 2.215342 0.036095 1.014132 0.243037
wb_dma_ch_sel/assign_156_req_p0/expr_1 -0.320162 -0.843020 0.252062 -1.392222 -2.128712 -2.072185 -1.230195 -1.783701 0.902876 3.860293 -2.066086 0.706973 1.446564 -0.501113 1.222719 1.942301 2.178733 0.102462 1.068935 0.284633
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.742288 -1.080669 -0.590302 0.501242 1.151820 -0.829698 1.837106 -1.379457 0.596373 -0.855012 -2.402489 1.597018 -1.578426 -0.128029 0.482854 -2.340803 -1.537223 -1.421363 0.504900 -0.242330
wb_dma_ch_rf/always_9/stmt_1/expr_1 1.463758 -1.625305 2.140144 -0.572867 0.555698 -3.492014 1.584082 -1.983617 2.453780 2.317267 -3.384060 0.538839 0.229079 -1.080788 2.374950 -0.870804 -0.600608 -0.966069 0.919041 0.897099
wb_dma_ch_sel/assign_112_valid 1.403575 -1.700199 -0.217021 -1.626321 -0.097265 -2.958835 -1.236068 -1.396097 1.413439 2.623113 -1.531579 1.702784 0.473643 -1.004238 2.793175 2.262435 1.960892 0.627820 0.541402 0.508388
wb_dma_de/always_23/block_1/case_1/block_8 0.797749 -0.330525 -1.793628 3.450226 -0.505649 -0.684928 2.882966 2.239550 0.860863 3.019510 -2.599345 3.115115 0.945383 -0.719406 3.126308 1.440818 1.383106 -3.232812 -1.104032 -0.881574
wb_dma_de/always_23/block_1/case_1/block_9 0.689239 -0.501789 -1.727524 3.292486 -0.486329 -0.848837 2.812845 2.245834 0.910654 2.967347 -2.562862 3.090659 0.928650 -0.651330 3.078582 1.400802 1.527427 -3.158802 -1.063901 -0.843506
wb_dma_ch_rf/assign_28_this_ptr_set 1.370080 -4.983479 -1.951961 1.043750 2.108560 -1.034800 0.161979 -0.127466 -0.214791 -0.246152 -1.981823 2.646205 -1.289891 -0.047481 0.583296 -0.427192 -0.850076 -0.542296 -2.392246 -0.343634
wb_dma_ch_rf/always_22 0.520966 -0.337229 0.580111 -1.856232 2.286078 -0.549203 -1.976390 -0.529216 0.330393 0.003747 0.562206 -1.810536 0.928050 -0.073060 1.367364 1.661926 -1.434508 1.084782 -0.837227 -0.982182
wb_dma_de/always_23/block_1/case_1/block_1 1.522459 -0.162800 0.869544 2.750629 2.094636 1.819988 -0.134282 -2.470201 1.115944 -1.676938 -0.549053 -1.642327 1.265654 1.160285 -1.893591 5.087629 -0.006539 0.106598 -2.858603 3.020950
wb_dma_de/always_23/block_1/case_1/block_2 0.101096 1.038522 2.009919 -0.774310 -0.868891 -2.025141 -0.447407 -1.129500 -2.474936 -1.453320 2.198999 1.223263 -2.300121 1.729977 -3.891850 0.594699 2.009588 -3.597947 -0.296402 3.252759
wb_dma_de/always_23/block_1/case_1/block_3 3.273306 1.410310 1.944450 0.564782 0.531538 0.550412 1.166164 -4.334804 -0.407364 -1.764128 0.676546 -2.800937 0.451981 -3.007219 0.281775 1.064588 -1.839399 4.499108 -2.670637 2.578534
wb_dma_de/always_23/block_1/case_1/block_4 4.392774 0.866380 1.693435 0.566295 2.086623 -0.039402 1.213776 -3.795617 -0.037354 -2.381870 1.199078 -1.962108 -0.149867 -3.468733 1.639605 1.322805 -1.779417 4.693067 -3.253129 2.874976
wb_dma_ch_rf/always_27 2.125622 2.044286 -0.573950 1.124382 -2.947038 -1.671165 1.140105 -0.858513 0.452692 0.095878 -2.986952 2.545841 -1.495859 0.983845 0.019722 2.115344 1.318802 -0.419056 -0.980246 0.855073
wb_dma_de/always_23/block_1/case_1/block_7 -0.416916 -2.618945 -3.780022 4.529318 1.655493 1.157512 0.894858 1.284177 -0.824104 2.032139 -3.087411 2.330385 1.033652 1.843743 1.543687 3.697900 2.752609 -5.187368 -3.064825 -1.266874
wb_dma/assign_4_dma_rest 0.287156 -2.329090 -0.216248 0.095510 1.279610 -0.358257 -1.380491 0.680948 -1.140428 -1.469685 -0.062526 0.847930 -1.394888 1.051876 -1.098434 0.050822 -0.770076 -0.166804 -2.378928 0.464373
wb_dma_ch_rf/always_23/if_1 -2.384428 -0.097756 -0.921774 0.993530 -2.205297 2.408714 0.542542 -1.923376 -1.185922 0.638814 0.690135 -0.630095 0.839701 -0.243623 -3.657385 -1.301768 0.638110 0.110150 1.221784 -0.009925
wb_dma_ch_sel/reg_ndr_r 2.474119 -1.941316 -0.441217 -1.143075 -1.064639 -1.853276 1.256565 -4.001869 0.436957 2.343434 -0.849821 -1.402855 1.321596 -3.072113 2.217474 1.284891 -0.587802 1.902798 2.012017 -0.043594
wb_dma_de/assign_66_dma_done/expr_1 3.806679 1.539907 -0.892492 0.836082 -1.015797 -2.445025 1.012449 -0.284916 1.016857 -1.203972 -2.406349 3.521305 -2.538415 0.600136 1.428967 2.387101 0.943339 0.019553 -1.361599 1.113519
wb_dma_ch_sel/reg_req_r 1.144894 -2.501280 -1.870994 3.329807 0.552719 -1.175399 1.576183 2.700957 -0.086678 1.688191 -2.624176 3.788161 -0.359335 0.141552 2.068302 1.485258 0.533200 -3.274592 -3.037049 -0.391836
wb_dma_ch_rf/reg_pointer_r -1.574508 1.301189 -2.730378 0.709531 1.560297 3.426799 -3.386182 0.580013 -3.928983 -2.710129 0.543773 0.879524 -1.377273 2.066772 -1.943168 0.131703 2.712226 -1.348524 -4.017394 0.455784
wb_dma_ch_sel/assign_105_valid 1.507388 -1.717225 -0.272468 -1.660625 -0.114809 -2.979535 -1.258483 -1.440319 1.438976 2.705615 -1.632659 1.812428 0.437594 -1.030505 2.872665 2.298951 1.977348 0.602024 0.543673 0.518403
wb_dma_ch_pri_enc/wire_pri5_out 1.623379 -0.979156 -0.534933 0.476211 1.161391 -0.750882 1.760343 -1.352105 0.492139 -0.905001 -2.289071 1.500282 -1.607048 -0.067911 0.378677 -2.332858 -1.486629 -1.389750 0.339607 -0.122833
wb_dma_ch_sel/always_39/case_1 2.447895 -1.997552 -0.560461 -1.134262 -1.027690 -1.827453 1.322944 -3.957397 0.453517 2.222820 -0.863180 -1.332858 1.248559 -3.003081 2.184595 1.216190 -0.650567 1.875444 2.044251 -0.157113
wb_dma_ch_sel/always_6 0.879813 -0.486115 -1.975261 3.434847 -0.488331 -0.682140 2.988451 2.259952 0.862057 2.979547 -2.622423 3.103245 0.923256 -0.778161 3.193631 1.386309 1.252336 -3.283623 -0.960288 -1.037300
wb_dma_ch_sel/always_7 1.962794 -1.543563 -3.206187 2.781346 0.776071 0.921304 2.414366 0.278919 -0.997109 0.927562 -1.734149 0.891884 0.617411 -1.298148 2.703153 0.794765 -0.725052 -1.753667 -1.349260 -1.758615
wb_dma_ch_sel/always_4 1.840823 4.605923 -0.142325 0.916259 -3.872048 -1.317383 2.014699 -1.191349 1.310274 1.113516 -2.819474 1.869117 -0.435009 0.268935 0.958158 2.021426 2.101602 -0.645034 0.997261 0.676576
wb_dma_ch_sel/always_5 3.425612 4.617918 -0.383813 1.028727 -1.891148 -0.798164 1.344461 -0.129171 1.824406 -1.918795 -1.782686 2.452799 -1.767533 1.834083 0.009374 3.325635 1.268429 -1.732641 1.408411 1.771006
wb_dma_ch_sel/assign_126_ch_sel/expr_1 -0.586733 1.177077 2.484730 -0.430587 -0.279689 -2.337242 0.345047 -2.031369 -1.262806 -1.036929 2.643422 1.169827 -2.056164 -0.336493 -1.923343 -0.681399 4.152349 1.641530 -3.049050 3.290659
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 -1.182733 0.570110 4.172930 0.116046 -2.560447 -1.826889 1.740111 -1.383299 0.689604 4.008850 -0.686585 -4.462377 3.209770 -1.437058 1.154675 0.818160 0.524596 0.883739 -0.099874 1.023886
wb_dma_ch_sel/always_1 1.054690 -2.752889 -1.964824 3.246895 0.699203 -1.157756 1.501373 2.809553 -0.164029 1.533375 -2.501734 3.838714 -0.459268 0.255536 1.942390 1.447348 0.566958 -3.210353 -3.130469 -0.444231
wb_dma_ch_arb/always_2/block_1/case_1/cond 1.211085 -2.897283 -1.949654 1.122734 0.910300 -0.724093 1.679834 -0.808609 0.937934 1.314331 -2.078136 1.939636 0.107352 -1.175987 1.806295 -0.497579 -0.151919 -0.406611 -0.054787 -0.878352
wb_dma_ch_sel/always_8 1.275474 -5.050850 -1.903849 1.057711 2.183549 -1.036505 0.077540 -0.044212 -0.250160 -0.298446 -1.860528 2.622783 -1.302781 0.005568 0.488191 -0.434553 -0.847931 -0.503741 -2.444639 -0.317899
wb_dma_ch_sel/always_9 1.244712 -2.974318 -1.992842 1.092356 0.900167 -0.758586 1.721982 -0.857926 0.937243 1.306372 -2.049716 1.915584 0.134661 -1.187080 1.876515 -0.474130 -0.126584 -0.381866 0.031652 -0.919544
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 1.668526 -0.960317 -0.478325 0.466585 1.147432 -0.800359 1.771466 -1.460256 0.472774 -0.882935 -2.278001 1.458696 -1.571078 -0.097734 0.433285 -2.336609 -1.427335 -1.371773 0.336738 -0.085298
wb_dma/wire_ch1_adr1 -0.860704 -0.852059 -1.399449 0.777873 -0.205971 1.716056 0.580601 -1.349003 -0.702691 -0.668863 1.410961 0.274000 -0.111803 -0.678442 -2.295205 -1.058869 0.357950 0.644577 0.752403 0.143954
wb_dma_ch_rf/wire_ch_txsz 1.947993 5.568288 -2.481164 0.703466 -3.734529 2.786114 0.264675 -3.151018 -3.324583 0.153301 -0.216823 3.378464 -2.187575 -1.602179 -2.325214 -0.313463 -0.098810 -2.328264 0.966720 0.500349
wb_dma_ch_sel/assign_99_valid -2.964056 0.937542 -0.311818 1.441680 0.691194 1.288754 -0.052816 -3.627946 1.701168 1.457341 0.294392 -0.034100 2.033685 -0.100158 -0.030924 2.376579 7.850698 2.591636 -1.745454 1.829200
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond -2.523615 -0.103311 -0.964217 1.054867 -2.239867 2.527335 0.506399 -1.929538 -1.189108 0.676275 0.770319 -0.644249 0.907929 -0.257417 -3.793900 -1.312747 0.655565 0.107705 1.257721 0.002305
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 -1.028756 0.686395 2.197248 2.671514 1.973350 0.073005 1.094826 -2.290851 -1.722063 0.020858 2.874524 -1.890754 0.910929 -0.793605 -0.095677 1.055302 4.210512 1.117842 -4.619703 2.524140
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 -0.779481 2.998686 3.669115 -1.776215 -1.974237 -1.750647 -2.373395 -1.285528 0.429120 1.787137 -2.356980 0.114677 -0.204499 1.499632 -0.827398 0.229388 0.982214 -1.631063 0.074528 2.245664
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 -1.771439 -3.341605 -3.001045 1.409445 0.790976 1.447241 1.907306 -1.965814 -1.308273 0.218662 -0.061891 1.961261 -0.334238 -1.370929 -1.176726 -3.754745 2.243479 -0.270937 0.012750 -0.859181
wb_dma/wire_ch2_txsz 2.018157 -1.529759 -3.278013 2.757024 0.712974 0.979461 2.476588 0.330969 -1.084811 0.935150 -1.659910 0.840411 0.679953 -1.316541 2.720253 0.898293 -0.814488 -1.733532 -1.251700 -1.855157
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 4.607543 0.601911 1.425453 0.318727 2.207688 -0.273141 1.368478 -3.985962 -0.024403 -2.665309 1.228207 -1.939563 -0.330221 -3.463320 1.634644 1.316982 -1.740441 4.795615 -2.991050 2.683102
wb_dma_de/always_23/block_1 0.860306 -0.616103 1.740621 1.247579 1.253561 -0.686011 -0.199505 -2.492070 -0.396707 -1.235918 1.550054 -0.309032 -0.159520 1.061926 -3.243972 3.968659 0.972541 -1.340292 -2.208951 3.647479
wb_dma_ch_rf/always_22/if_1 0.457104 -0.325913 0.671115 -1.922116 2.341510 -0.547805 -2.050433 -0.523635 0.415477 0.106158 0.610798 -1.871374 1.061252 -0.068465 1.386339 1.681977 -1.450698 1.130442 -0.838288 -0.970168
wb_dma_de/wire_mast1_dout 1.964481 1.095914 -0.564259 2.348275 0.573572 2.315761 0.562147 1.587259 -2.245300 0.700421 -0.578171 -1.732301 1.449995 -1.451028 2.110497 1.510816 -4.196129 -1.500241 -2.882575 -1.353844
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 -1.810366 1.285563 -1.132512 0.418642 0.505693 1.274105 -0.766224 0.971127 -2.215836 -0.913660 0.939494 0.252311 -0.267283 0.332750 -1.008380 -0.893378 1.846517 -0.211295 -2.550232 -0.566170
wb_dma_de/always_8/stmt_1 3.425522 1.147147 0.141633 -2.206417 -0.343584 -1.509877 -1.199305 -4.218576 -0.767587 -0.683479 -1.323863 0.658572 -1.894488 -0.837004 0.651312 0.253737 -0.672475 0.391306 1.009652 1.362966
wb_dma_ch_rf/assign_18_pointer_we/expr_1 -1.695876 1.244913 -1.009205 0.407750 0.424835 1.111201 -0.656919 0.804238 -2.153559 -0.779142 0.810081 0.300265 -0.298341 0.186555 -0.924613 -0.821793 1.858545 -0.189244 -2.499269 -0.466382
wb_dma_ch_rf/wire_ch_done_we 2.723217 1.263001 -0.230778 -0.614119 -0.001349 -1.485890 -0.200162 -0.909271 -0.773114 0.343136 -1.565713 0.245227 -0.537850 -0.279443 2.513108 1.731958 -0.108700 -1.598054 -0.136294 0.182897
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.196784 -0.708476 2.801189 -1.037524 -0.601730 -2.901445 -0.100518 -0.600284 2.085439 3.430387 -1.257400 -0.932047 1.874492 -1.049495 2.120464 1.505848 0.944793 0.387689 0.500494 1.069989
wb_dma_wb_slv/wire_wb_ack_o -1.085677 0.670215 -0.218348 0.570232 -1.579442 -0.466138 -0.197333 0.491329 -3.711657 -1.965525 -0.480125 -0.600270 -1.198366 1.164328 -1.855245 0.815372 1.098267 -2.836137 -1.706849 0.420141
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 -1.579110 -3.292515 -3.026412 1.305402 0.789395 1.366512 1.825860 -1.920829 -1.380689 0.161097 -0.119105 1.974063 -0.403502 -1.342990 -1.024827 -3.620136 2.108351 -0.350479 0.050829 -0.825756
wb_dma_de/reg_ld_desc_sel 2.418184 -2.722322 -0.325313 -4.626452 1.791346 -3.393336 -3.401609 -3.796913 -0.591800 -2.851960 3.710843 0.899685 -1.361615 -1.627027 -0.549983 3.229988 2.698604 3.370664 1.458875 3.262287
wb_dma_wb_mast/assign_2_mast_pt_out -1.099553 0.540801 -0.316993 0.643103 -1.458491 -0.338611 -0.185565 0.498159 -3.741593 -2.040565 -0.546934 -0.586850 -1.204949 1.177591 -1.868256 0.765108 1.087331 -2.841882 -1.787955 0.371910
wb_dma_de/assign_83_wr_ack 4.167616 2.322692 -1.263378 -0.501184 -0.464807 0.091804 -0.254921 -2.975928 -2.574321 -0.912795 -1.008193 -0.360736 -1.228376 -1.005034 1.674712 1.510963 -1.421651 -0.961101 -0.102123 0.319594
wb_dma/wire_dma_done_all 3.594986 0.574019 -2.448740 0.119210 -0.752461 0.145339 -0.392281 -2.413447 -2.135946 1.208919 -0.770497 0.034321 0.433751 -1.990533 2.968356 3.292752 0.016256 -0.039413 -0.614253 -0.330370
assert_wb_dma_rf/input_ch0_am1 -0.728904 1.064510 -0.040585 0.219994 -1.322973 0.019059 0.191835 0.792298 -1.515769 -1.621333 -0.838131 0.738437 -1.439730 1.119614 -0.819039 -1.261930 1.160779 0.014748 -1.836908 0.059565
wb_dma_ch_arb/reg_state -1.309589 -2.784875 1.055759 3.510717 -0.378239 -0.832615 6.481907 -2.860411 -1.069915 -0.284971 -1.332540 -2.242764 0.459522 -1.230175 -1.270518 -3.417559 2.308731 0.795803 -3.574816 0.660470
wb_dma_ch_sel/input_ch0_csr 2.096002 2.887581 1.677171 0.744113 -1.223801 0.417208 -2.232046 0.989453 -0.347354 -2.013505 -1.621114 -0.577226 -1.542478 2.272040 -0.121433 2.373832 -0.218488 1.639940 -3.978254 2.187544
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 0.849845 -0.395582 -1.861444 3.466001 -0.504158 -0.700900 2.914604 2.213383 0.823465 3.024702 -2.603774 3.179185 0.899720 -0.746257 3.101093 1.437874 1.421406 -3.248328 -1.143994 -0.854041
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 3.123084 1.166590 1.991867 0.665695 0.536825 0.456946 1.281973 -4.374525 -0.331559 -1.411632 0.520907 -2.755118 0.659360 -3.136965 0.450440 1.072909 -1.729957 4.372373 -2.773315 2.603638
wb_dma_ch_sel/assign_153_req_p0/expr_1 -0.216631 -0.842071 0.215103 -1.306587 -2.239276 -2.105510 -1.086171 -1.938473 0.851878 3.897453 -2.191469 0.616289 1.511071 -0.634972 1.288926 1.991506 2.155258 0.029356 1.020956 0.299488
wb_dma_wb_mast -2.399038 1.147932 0.334449 1.818672 -2.191946 1.005167 -1.218306 -1.160511 -5.760969 -1.766705 -2.757262 -2.523914 -0.345420 2.721363 -3.365272 3.252935 1.947400 -4.342246 -5.221351 0.615233
wb_dma_ch_sel/assign_124_valid 1.372471 -1.669667 -0.235029 -1.615825 -0.101468 -2.962896 -1.219303 -1.268508 1.413920 2.570596 -1.541318 1.717368 0.465556 -0.935650 2.754758 2.221947 2.007395 0.532007 0.549732 0.503908
wb_dma_de/always_18/stmt_1 -3.078744 0.299272 -1.666825 2.024180 -0.743501 3.036417 -0.438230 -1.756883 -0.905880 2.300066 -1.912080 -2.179377 2.808534 2.116767 -1.224916 2.481087 2.468002 -3.058324 0.223498 -1.296644
wb_dma_ch_rf/wire_ch_csr_dewe 4.051614 -3.200678 -0.499515 2.152696 1.361708 0.045660 0.333252 -1.174072 -2.317715 2.284442 -2.704884 -0.860608 1.206842 -3.035980 3.361712 2.133823 -4.991493 -0.774733 -4.553382 -0.363381
wb_dma_ch_pri_enc/input_pri2 1.164876 -2.817607 -1.893213 1.048754 0.913764 -0.674357 1.618083 -0.744948 0.943075 1.290107 -1.975426 1.862039 0.110845 -1.142469 1.791106 -0.489087 -0.129434 -0.400469 -0.010823 -0.854158
wb_dma_ch_pri_enc/input_pri3 1.200931 -2.873546 -1.914151 1.099823 0.938982 -0.740203 1.631945 -0.797716 0.958309 1.318452 -2.084751 1.956751 0.096023 -1.161426 1.817006 -0.496656 -0.160458 -0.452962 -0.010437 -0.861674
wb_dma_ch_pri_enc/input_pri0 1.218976 -2.329710 -2.388079 -0.115024 0.073407 -0.569256 1.546583 -1.175275 0.182922 0.122466 -0.211621 0.312970 0.084666 -1.165205 1.061326 0.001911 -0.266925 0.661687 1.572917 -1.378797
wb_dma_ch_pri_enc/input_pri1 1.599780 -0.820556 -0.415953 0.476644 1.183972 -0.695249 1.651483 -1.373801 0.396729 -0.956465 -2.250854 1.450112 -1.609270 -0.026851 0.303425 -2.330195 -1.408375 -1.392806 0.215444 -0.042077
wb_dma_wb_if/input_slv_pt_in -1.125155 0.591652 -0.285006 0.621512 -1.400414 -0.384711 -0.276577 0.468151 -3.761067 -2.069649 -0.466290 -0.486174 -1.260584 1.216744 -1.908857 0.722549 1.176604 -2.812150 -1.825230 0.406890
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 -1.394612 -1.091243 0.906960 -0.028407 0.475019 -1.550328 0.082910 2.116173 1.814836 1.251058 -0.563466 0.720337 0.672293 0.790736 0.889302 0.246926 1.286186 -0.749291 0.048698 -0.173719
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 1.393153 -1.606252 2.312922 -0.546733 0.615985 -3.527887 1.523969 -1.970503 2.524028 2.350166 -3.385131 0.532022 0.226623 -1.068689 2.338666 -0.889747 -0.508832 -0.941924 0.806043 1.007302
wb_dma/wire_de_adr1_we -1.657040 0.881526 0.534537 0.239047 -2.030195 0.750148 -0.040568 -0.469946 -0.498334 1.242839 -0.628422 -1.044503 1.021230 0.458688 -1.413252 -0.190022 0.289113 -0.542578 0.449001 -0.168313
wb_dma_ch_sel/assign_6_pri1 1.716060 -1.095165 -0.615424 0.475363 1.159106 -0.811330 1.821402 -1.469561 0.497655 -0.909375 -2.292319 1.478772 -1.576688 -0.136336 0.437195 -2.358414 -1.453599 -1.355762 0.416047 -0.208907
wb_dma_ch_rf/input_de_csr_we 4.230578 -3.329582 -0.672051 2.217288 1.363453 0.000648 0.542060 -1.194974 -2.272343 2.471301 -2.821240 -0.903649 1.359501 -3.230074 3.599385 2.222594 -5.186440 -0.752001 -4.400581 -0.530531
wb_dma_ch_sel/assign_129_req_p0/expr_1 1.779088 1.102214 0.070993 -1.662745 -3.324322 -0.421747 0.538189 -4.576676 -2.275258 1.160717 1.175272 -4.281472 1.304280 -2.251079 0.452240 1.889607 0.132441 2.854680 1.516356 0.125721
wb_dma_rf/wire_csr 0.535674 1.034638 0.162633 0.342802 -0.014056 0.961746 -0.882145 0.448061 0.254797 -1.693758 -0.036109 0.029233 -0.502549 2.127210 -1.955271 1.678436 -0.323015 -1.819701 0.711205 1.194369
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond -1.394668 -1.055389 0.896806 -0.029809 0.474302 -1.554564 0.135862 2.131846 1.760784 1.184967 -0.559019 0.751359 0.664009 0.809107 0.866208 0.274415 1.255950 -0.776350 0.037272 -0.180200
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 1.340733 1.281862 -0.559094 2.830935 -0.246947 -0.842458 3.066440 1.684066 0.533490 0.995314 -2.961800 2.795830 -0.705191 0.214504 1.868916 -0.413494 -0.014799 -4.244167 -0.542649 -0.216753
wb_dma_ch_sel/always_37/if_1 0.427415 0.598351 2.238669 -0.657739 1.244132 -3.023127 0.463585 -1.403776 -1.035495 -2.053917 3.365441 1.829103 -2.904385 -0.621386 -0.907994 -0.832402 4.072665 1.715446 -3.210719 3.482037
wb_dma_de/always_6/if_1/cond 3.959981 2.652247 -2.106791 0.861616 -2.403423 0.036492 -0.019317 -2.461691 -1.967583 2.218469 -1.360311 1.663067 0.031178 -2.267255 2.648615 3.622576 0.677984 -0.938468 -0.357322 0.662481
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 3.117200 1.146879 2.201087 0.692441 0.749743 0.525930 1.202691 -4.412172 -0.096938 -1.343171 0.563192 -2.898828 0.775979 -3.199786 0.526507 1.047813 -1.817031 4.603284 -2.874394 2.682976
wb_dma_ch_rf/always_8/stmt_1 0.089889 1.385300 1.067961 -2.375573 -1.132447 -2.706123 -1.694056 -1.714664 -3.874110 -1.458176 3.560290 1.806015 -3.034721 0.712351 -2.920250 0.123897 3.395015 -1.535422 -0.831180 2.624416
wb_dma_ch_sel/assign_108_valid 1.524525 -1.631066 -0.306504 -1.638032 -0.142778 -2.887909 -1.223117 -1.517025 1.331856 2.574202 -1.528293 1.684007 0.452247 -1.044105 2.818235 2.315319 2.030938 0.678212 0.476677 0.543109
wb_dma_ch_pri_enc/wire_pri9_out 1.771011 -1.129482 -0.658312 0.485791 1.168476 -0.805155 1.836709 -1.460461 0.522746 -0.821337 -2.320482 1.518333 -1.537409 -0.168154 0.514730 -2.265707 -1.500318 -1.336777 0.458949 -0.231434
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.844283 -2.766618 -1.875396 0.579236 1.101955 -0.378143 1.492283 -0.517832 -0.638790 0.707711 -1.532521 1.814638 -0.348252 -0.745669 1.223077 -2.864938 1.869473 -0.943674 -0.671632 -1.164163
wb_dma_ch_sel/wire_pri2 1.225223 -2.947780 -1.991687 1.109855 0.915662 -0.752634 1.725480 -0.794397 0.989619 1.297850 -2.092859 1.934805 0.081172 -1.177596 1.844450 -0.514442 -0.200044 -0.403399 0.015950 -0.940603
wb_dma_ch_sel/wire_pri3 1.169321 -2.896709 -1.941013 1.057440 0.905835 -0.719703 1.659467 -0.800099 0.937210 1.268970 -2.004082 1.913945 0.141078 -1.148565 1.824435 -0.430237 -0.079310 -0.383855 -0.003419 -0.888596
wb_dma_ch_sel/wire_pri0 2.434758 -1.883980 -0.479203 -1.159124 -1.062739 -1.849110 1.282417 -3.994627 0.395830 2.246133 -0.813857 -1.431740 1.293138 -3.019281 2.205013 1.250789 -0.595597 1.902013 2.052281 -0.067360
wb_dma_ch_sel/wire_pri1 1.765439 -1.137084 -0.648434 0.487681 1.193319 -0.810980 1.826717 -1.381385 0.650730 -0.784659 -2.425583 1.607048 -1.562532 -0.191567 0.536104 -2.341231 -1.631087 -1.440829 0.505073 -0.274958
wb_dma_de/always_4/if_1/if_1/cond/expr_1 2.883543 -0.631960 -1.186007 -1.676009 -0.568899 -1.428165 -1.372061 -3.515511 -0.274060 1.434692 -0.985644 1.061635 -0.195430 -1.809195 1.985676 2.036354 0.593287 1.346037 0.671977 0.634436
wb_dma_rf/input_ptr_set 1.268027 -3.027276 -2.042846 1.108267 0.913858 -0.740932 1.774172 -0.852921 0.965950 1.350347 -2.122871 1.982769 0.153100 -1.204507 1.895932 -0.489683 -0.163137 -0.408843 0.039534 -0.966835
wb_dma_rf/always_2/if_1/if_1 1.427685 -0.910528 2.248579 -2.255615 0.211285 -3.341983 -4.091763 0.089401 -0.548166 -0.358278 -2.194465 3.999459 -3.055643 2.041092 -1.811046 0.190753 -0.222871 -2.867161 -1.140068 3.431722
wb_dma_de/assign_77_read_hold 0.579671 1.785918 1.328917 -0.622900 0.247228 -0.148777 0.221521 -0.674305 -0.363971 -2.180487 -0.371333 -0.357988 -1.731269 1.005510 -1.302988 -1.921113 -1.478619 -0.971157 0.502967 0.674853
wb_dma_wb_slv/always_5/stmt_1 -1.854035 0.113567 3.257926 -0.775379 -2.666154 -2.069546 -0.150440 -1.077650 1.557893 4.664565 -1.853077 -1.898771 2.850072 -0.555345 0.602782 1.270244 1.214988 -0.224035 0.982654 0.899975
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 1.679197 -1.038513 -0.612022 0.506400 1.161225 -0.793807 1.801201 -1.416475 0.522282 -0.845353 -2.345133 1.511281 -1.558222 -0.149783 0.486867 -2.302395 -1.468673 -1.368216 0.366101 -0.159115
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 3.057899 -1.647751 0.556554 -0.331354 -1.094859 -1.809443 3.407068 -4.296718 -0.075773 2.098641 0.114820 -4.105732 1.947933 -4.033514 2.972387 0.872213 -1.341001 2.935405 1.344284 -0.138652
wb_dma_ch_rf/always_27/stmt_1 2.200022 2.136056 -0.361604 1.024747 -2.825088 -1.775022 0.967071 -0.754250 0.382846 -0.130133 -2.914371 2.534770 -1.659310 1.104486 -0.073452 2.063075 1.189719 -0.579769 -1.016738 1.031898
wb_dma_wb_slv/assign_2_pt_sel/expr_1 -0.680547 3.980319 2.967952 1.656118 0.457017 2.024990 -0.086986 -1.007012 -8.678432 -5.052701 3.363916 -6.269391 -1.507828 2.101486 -1.864953 -0.531359 2.306142 -2.997350 -5.557521 3.030863
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 0.828487 -0.361903 -1.797819 3.460308 -0.537925 -0.748191 2.968436 2.224875 0.852561 3.073004 -2.625032 3.100510 0.938072 -0.820325 3.142304 1.428691 1.455148 -3.224439 -1.160582 -0.869928
wb_dma_ch_sel/wire_valid -0.768721 -0.189580 0.994113 2.352030 2.567208 0.547191 1.913461 -3.050508 0.651475 -2.384044 1.521617 -2.187214 0.176730 2.612173 -2.573188 3.173011 3.990024 -1.711167 -1.391478 2.438088
wb_dma_ch_sel/assign_162_req_p1/expr_1 0.545286 1.862526 1.421772 -0.609431 0.267882 -0.124157 0.209199 -0.667564 -0.383011 -2.226416 -0.395134 -0.402917 -1.749351 1.033090 -1.328544 -1.966223 -1.468082 -1.033280 0.459571 0.733878
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 1.240838 -2.397400 -2.434971 -0.145481 0.031800 -0.582925 1.579057 -1.221689 0.160277 0.125897 -0.177357 0.310438 0.083948 -1.210708 1.050327 0.010846 -0.199789 0.747348 1.600223 -1.430351
wb_dma_de/wire_chunk_cnt_is_0_d 3.491441 1.073548 0.135929 -2.206032 -0.317876 -1.588290 -1.092403 -4.198946 -0.627361 -0.549148 -1.415460 0.663209 -1.817384 -0.906776 0.794595 0.193257 -0.791118 0.415797 1.092463 1.324748
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 -0.883649 -2.593808 -1.661794 0.584119 1.092991 -0.313572 1.358388 -0.501932 -0.613870 0.863241 -1.550958 1.765682 -0.254375 -0.685315 1.216072 -2.821838 1.867970 -1.011228 -0.794463 -1.035438
wb_dma_ch_sel/assign_109_valid 1.358261 -1.717895 -0.096366 -1.669909 -0.101707 -3.030973 -1.274703 -1.280361 1.586246 2.809221 -1.586915 1.738737 0.568903 -0.980619 2.879151 2.301833 2.004791 0.628095 0.578787 0.533616
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 1.779136 -1.074534 -0.558489 0.477591 1.161966 -0.806450 1.811850 -1.421489 0.515442 -0.898880 -2.308412 1.527372 -1.616442 -0.141821 0.457182 -2.398614 -1.596292 -1.399262 0.458300 -0.162362
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 -2.536382 0.701005 4.162189 -1.845972 -3.880379 -3.159958 -1.764760 -0.273422 0.409338 5.693272 -2.033663 0.434690 1.784270 -0.998830 -0.170066 -0.473221 1.445904 -0.787706 0.478731 1.922675
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.177530 0.558263 4.238738 0.070735 -2.494263 -1.936185 1.768274 -1.311702 0.707067 4.049078 -0.729234 -4.459634 3.226393 -1.390940 1.273599 0.883268 0.574901 0.818245 -0.147937 1.004949
wb_dma_de/assign_75_mast1_dout 1.888648 1.142715 -0.483414 2.246347 0.545922 2.305479 0.508338 1.522212 -2.229238 0.653962 -0.516035 -1.727630 1.430443 -1.441513 2.045722 1.472499 -4.132294 -1.444994 -2.866177 -1.332152
wb_dma/constraint_csr 0.592118 1.716870 -1.102032 -1.709486 -0.426034 0.436221 -2.602557 -0.084926 -1.417062 -1.772150 1.465277 0.782892 -1.381070 0.998588 -0.803815 1.276040 1.050674 0.618605 0.198493 0.261781
wb_dma_ch_rf/always_5/if_1 -1.790267 1.265216 -0.965075 0.424158 0.412758 1.075790 -0.602485 0.835090 -2.156157 -0.717682 0.779201 0.293992 -0.220992 0.153558 -0.918490 -0.909275 1.918525 -0.170974 -2.554428 -0.487576
wb_dma_ch_pri_enc/wire_pri21_out 1.769906 -1.139410 -0.675143 0.447806 1.145858 -0.844100 1.870906 -1.518424 0.546243 -0.868630 -2.360358 1.494427 -1.532754 -0.218216 0.501582 -2.352800 -1.523966 -1.337168 0.490983 -0.253985
wb_dma_ch_sel/assign_157_req_p0 -0.287228 -0.743977 0.239895 -1.254042 -2.158067 -2.004124 -1.238125 -1.886003 0.723723 3.760747 -2.124184 0.699283 1.452743 -0.472370 1.233052 2.026195 2.343716 -0.007463 0.829927 0.388605
wb_dma_wb_mast/assign_1/expr_1 1.250937 3.805869 2.478625 2.512645 -1.263111 2.642923 2.562723 0.016719 -3.386659 -0.236712 -0.671617 -5.452188 1.327384 -0.971959 -0.009093 -1.098656 -5.772225 -1.861236 -2.552641 -0.659900
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.118776 -0.684149 2.775211 -1.067690 -0.633687 -2.830337 -0.146310 -0.669156 2.091660 3.453020 -1.216962 -0.958128 1.909297 -1.064389 2.095794 1.524419 0.858962 0.450321 0.572982 1.049879
wb_dma_de/reg_mast1_adr 0.087172 -1.013859 0.858455 0.920880 0.210164 -3.417484 5.424729 0.913074 1.598466 -2.705870 1.208852 -0.599799 -0.594291 0.344679 0.095781 -0.144252 3.248256 1.428683 -0.685050 0.410927
wb_dma_ch_pri_enc/wire_pri17_out 1.693493 -0.981826 -0.559691 0.437883 1.131655 -0.779257 1.734334 -1.379241 0.434536 -0.939995 -2.259087 1.509995 -1.629083 -0.099574 0.370074 -2.355889 -1.561317 -1.377308 0.427124 -0.144754
wb_dma_ch_sel/assign_141_req_p0/expr_1 -0.257784 -0.847291 0.149342 -1.357861 -2.179158 -2.077610 -1.198418 -1.817503 0.888429 3.913601 -2.146555 0.719436 1.502545 -0.550139 1.334987 2.019312 2.241768 0.066491 1.030813 0.263612
wb_dma_ch_sel/input_ch2_csr -0.400771 3.220697 -0.282061 1.761330 -0.040937 2.185676 -2.373818 0.753480 -0.735653 -0.620585 -1.826545 -1.249511 -0.279072 2.785391 1.333239 2.735730 2.477130 1.417429 -4.869567 -0.094704
wb_dma_ch_rf/assign_13_ch_txsz_we 2.755766 1.668317 -3.122058 1.586746 -2.488420 1.651666 0.456526 -3.625520 -2.341334 1.791329 0.017238 1.942373 0.046931 -2.842752 0.274380 2.400683 1.057484 -0.272303 0.388252 0.904069
wb_dma_ch_sel/assign_130_req_p0 1.855457 0.999142 0.053605 -1.648112 -3.344217 -0.582473 0.621167 -4.565804 -2.084570 1.300345 1.010450 -4.133256 1.292918 -2.307732 0.597238 1.882618 0.161084 2.827068 1.605258 0.104986
wb_dma_ch_arb/always_1/if_1/stmt_2 -1.376026 -2.656546 1.147920 3.602526 -0.383100 -0.780973 6.582661 -2.857394 -0.957607 -0.293231 -1.330623 -2.284941 0.496152 -1.209109 -1.321859 -3.526060 2.294364 0.874011 -3.469449 0.680808
wb_dma_ch_sel/assign_106_valid 1.473739 -1.558222 -0.348335 -1.659370 -0.113088 -2.878252 -1.335822 -1.400865 1.339574 2.494074 -1.489856 1.776265 0.375063 -0.939720 2.759587 2.325792 2.003746 0.569464 0.491341 0.522937
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 1.159911 1.948333 -0.001522 -2.361437 -1.276254 -0.417750 -2.731984 -1.262508 -1.342549 -0.651044 1.249372 -0.136948 -0.851492 0.073802 -0.331506 1.824970 0.751728 1.193604 0.630736 0.901199
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond 1.195393 -2.298682 -2.367503 -0.119384 0.056056 -0.578236 1.549170 -1.186599 0.127810 0.114641 -0.162193 0.291075 0.072042 -1.191622 1.033971 0.029657 -0.203012 0.692943 1.569151 -1.363553
wb_dma_ch_rf/always_10/if_1/if_1/block_1 1.413063 -1.683850 2.179690 -0.481107 0.622218 -3.526004 1.577430 -1.922259 2.446284 2.338990 -3.397957 0.581252 0.212796 -1.009796 2.385289 -0.832986 -0.455007 -1.000313 0.740231 0.937476
wb_dma_ch_rf/always_11/if_1/if_1 2.988126 -0.024445 1.055239 -1.704827 -0.757222 -1.996911 1.403957 -4.618725 0.072961 0.150038 -1.234847 -1.780324 -0.400273 -1.980070 0.853231 -0.630892 -2.001570 0.846947 2.410194 0.714267
wb_dma_wb_if/wire_slv_adr -1.298820 5.439549 6.214336 1.351390 -0.623252 1.783456 -3.488284 0.216166 -1.895751 0.148888 0.688330 0.354479 -1.344711 1.092011 -2.726668 -0.904254 0.717636 -1.179429 -5.400779 5.830792
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 0.460621 -0.334019 0.630429 -1.844058 2.310978 -0.528200 -1.973029 -0.557408 0.323020 0.025641 0.561935 -1.824055 1.002854 -0.028700 1.377367 1.673676 -1.370635 1.042471 -0.871615 -0.978327
wb_dma_ch_sel/input_ch1_csr -0.421289 3.258832 -0.296738 1.614156 0.143836 2.257062 -2.661370 0.566002 -0.960702 -0.782795 -1.599209 -1.335600 -0.385084 2.839225 1.202288 2.823090 2.561856 1.378194 -4.977015 0.035102
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 0.545028 1.734556 1.297930 -0.602444 0.257423 -0.127710 0.161049 -0.615782 -0.364327 -2.113469 -0.341722 -0.356581 -1.651072 0.970286 -1.295003 -1.829671 -1.409274 -0.956968 0.492521 0.690762
wb_dma/wire_pt1_sel_i 2.455632 1.411643 0.508403 3.007563 0.465206 2.170350 2.510310 1.262835 -2.752337 0.478220 0.400142 -4.275668 1.978837 -2.345211 2.834577 1.163893 -4.644338 -0.437753 -3.544682 -1.325106
wb_dma_ch_sel/always_47/case_1/stmt_1 0.787802 0.613129 -0.752628 0.502687 -0.614131 -0.753262 2.014286 -0.190747 2.521801 -1.104664 -0.415579 1.001860 -0.458023 0.116116 0.402121 0.453739 1.273668 2.523217 0.621453 -0.214461
wb_dma/wire_pt1_sel_o -0.351415 3.376386 0.562867 -0.384754 0.788111 1.893620 -0.660810 -2.676537 -3.689272 -3.495677 -0.160689 -1.714579 -2.547370 3.150123 -1.510495 -2.233886 2.775789 -1.049906 -3.212909 0.982593
wb_dma_ch_sel/assign_127_req_p0/expr_1 2.435335 -1.941892 -0.439790 -1.189910 -1.085299 -1.846819 1.272721 -3.996326 0.427228 2.289854 -0.796017 -1.412564 1.323812 -3.070687 2.189054 1.288679 -0.604900 1.939152 2.077759 -0.085730
wb_dma_ch_pri_enc/inst_u16 1.667239 -1.003472 -0.549470 0.474874 1.147309 -0.795748 1.811624 -1.420489 0.504676 -0.868199 -2.292155 1.463925 -1.523640 -0.128116 0.444485 -2.268533 -1.421944 -1.359300 0.364735 -0.170335
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 1.745573 -1.020341 -0.573739 0.439140 1.135267 -0.838610 1.785804 -1.423336 0.506929 -0.880153 -2.326725 1.482873 -1.580173 -0.122112 0.462616 -2.328068 -1.571692 -1.376844 0.471650 -0.173649
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 -2.500787 -0.026281 -0.825785 1.016178 -2.303766 2.445228 0.542606 -1.890093 -1.174407 0.717994 0.722567 -0.708665 0.936361 -0.265025 -3.693817 -1.218479 0.666000 0.101177 1.256202 0.023516
wb_dma_ch_sel/always_48/case_1 -1.458226 -2.546373 1.317448 3.498794 -0.296234 -0.743466 6.157596 -2.840668 -1.193992 -0.332961 -1.156324 -2.266115 0.452595 -1.156532 -1.405238 -3.356687 2.456544 0.788547 -3.778551 0.938078
wb_dma_ch_sel/input_ch7_csr -1.452239 1.523838 -0.606508 1.268922 1.083180 2.106048 -1.701811 -0.953859 -2.282586 -1.865322 -0.327825 -1.246201 -0.518866 1.955110 -0.420810 1.176756 3.946953 0.982922 -4.972203 0.551624
assert_wb_dma_rf/input_ch0_txsz -0.798104 2.664206 -0.789187 0.103002 -1.976864 1.385701 -0.125719 0.255948 -1.279545 0.571691 -0.377871 2.131193 -0.915233 0.012068 -1.410891 -0.745921 0.418224 -1.387037 -0.421826 -0.681520
assert_wb_dma_rf -1.211137 3.381064 -0.558710 0.243624 -2.912982 1.067169 -0.011717 0.737704 -2.540632 -1.010944 -1.123455 2.484008 -2.171853 1.022185 -1.922538 -1.585375 1.566627 -1.158745 -2.254070 -0.322145
wb_dma_ch_rf/reg_ch_am0_r 0.451078 -0.294893 0.632100 -1.932361 2.336653 -0.542718 -2.016319 -0.489316 0.420312 0.028485 0.580991 -1.857656 1.048422 -0.045376 1.389182 1.675910 -1.475311 1.119063 -0.799252 -1.034941
wb_dma_ch_rf/always_4/if_1 -1.680983 1.295800 -2.704923 0.687219 1.537769 3.334694 -3.393064 0.606387 -3.672040 -2.409177 0.497392 0.990763 -1.228542 1.874838 -1.817125 0.150413 2.753776 -1.151449 -4.000398 0.355817
wb_dma_de/always_4/if_1/if_1/stmt_1 2.832879 -0.688245 -1.072021 -1.490768 -0.543504 -1.447975 -1.211944 -3.501884 -0.248277 1.560798 -1.184006 1.063260 -0.126881 -1.838162 2.012630 1.942568 0.636518 1.271998 0.479400 0.683461
wb_dma_de/always_14/stmt_1/expr_1 1.405602 -1.686662 2.197327 -0.561926 0.618329 -3.545666 1.610334 -1.940950 2.521419 2.393326 -3.417528 0.523541 0.249446 -1.059743 2.367393 -0.869437 -0.531505 -0.902233 0.813223 0.885250
wb_dma_de/wire_use_ed 3.986619 -4.263947 2.959924 -0.293835 3.623914 -1.556570 -3.706384 -2.702702 2.099886 2.914578 -2.779124 0.308472 1.078903 -3.618800 4.296635 2.312423 -4.013977 4.542136 -5.233264 2.996686
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond 0.113310 1.201951 1.783650 -0.476308 -0.825522 -1.698359 -0.415772 -1.092608 -2.500379 -1.547964 2.070048 0.918845 -2.107329 1.885764 -3.803403 0.950259 2.129589 -3.547810 -0.457467 3.157957
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.712595 -0.976908 -0.526167 0.392026 1.110611 -0.807284 1.759063 -1.461759 0.524254 -0.862410 -2.257888 1.406620 -1.550473 -0.131287 0.420447 -2.297971 -1.480695 -1.333043 0.458755 -0.148285
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.217548 -0.798899 2.717232 -0.970234 -0.536366 -2.893005 -0.109323 -0.510699 2.182643 3.466443 -1.289137 -0.799393 1.859424 -1.005088 2.144742 1.485268 0.967652 0.352976 0.495992 1.024460
wb_dma_ch_sel/always_7/stmt_1/expr_1 1.940970 -1.330531 -3.202246 2.790493 0.706568 1.104792 2.366799 0.347698 -1.226599 0.833529 -1.574648 0.697856 0.688162 -1.260212 2.634552 0.949097 -0.784064 -1.750716 -1.370637 -1.813200
wb_dma_ch_sel/input_nd_i 2.447165 -2.022184 -0.630358 -1.135721 -1.022187 -1.819732 1.332554 -3.940392 0.457365 2.205118 -0.831194 -1.321618 1.254783 -3.012035 2.202293 1.176085 -0.677689 1.870736 2.103254 -0.212850
assert_wb_dma_ch_sel/input_req_i 1.274393 -2.419546 -2.466872 -0.149866 0.047656 -0.569757 1.588779 -1.217609 0.170340 0.077455 -0.172701 0.291304 0.105214 -1.234144 1.041486 0.030607 -0.268931 0.724858 1.627031 -1.438467
wb_dma_ch_rf/reg_ch_rl -0.904819 0.623248 -0.161703 -1.733796 0.064333 -1.130030 -2.489170 2.141551 0.421545 -0.527623 0.927267 1.499610 -0.686182 1.836055 0.051039 1.518170 2.371681 -0.177892 0.232724 0.051821
wb_dma_de/reg_paused 0.517003 1.017875 0.133080 0.302842 -0.001310 1.001306 -0.932800 0.540701 0.260846 -1.615757 -0.102372 0.055474 -0.477992 2.097750 -1.909848 1.708140 -0.398129 -1.808746 0.730496 1.069153
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 3.986561 2.584070 -1.138730 -0.511182 -0.498630 0.237313 -0.413164 -2.967339 -2.786421 -1.152489 -0.807375 -0.527389 -1.280968 -0.917391 1.445319 1.450270 -1.255231 -0.865556 -0.285732 0.406862
wb_dma_wb_if/wire_mast_drdy 0.284203 -0.601204 -1.548436 2.595641 1.572137 0.828610 1.772877 -1.710680 -0.174139 2.405625 -3.519242 -1.806086 2.370791 0.729791 2.769814 2.719402 0.956216 -4.563509 -0.232859 -1.360646
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 -0.216408 -3.389823 -1.430488 -0.192967 0.525583 -2.136548 1.698137 0.976848 1.954488 1.335203 -0.709647 1.011662 0.766912 -0.376727 1.892659 0.286027 1.102395 -0.020637 1.592177 -1.569875
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 1.891591 -1.476343 -3.190707 2.723905 0.744017 0.958433 2.383591 0.367531 -1.060142 0.893430 -1.655914 0.855392 0.629334 -1.265836 2.641071 0.805447 -0.824501 -1.745027 -1.278950 -1.826301
wb_dma_ch_sel/assign_100_valid/expr_1 -2.757048 0.811467 -0.407432 1.511526 0.735812 1.164773 0.138483 -3.677070 1.638188 1.254325 0.184281 0.150367 1.804660 -0.116842 0.018036 2.198114 7.911027 2.526671 -1.825884 1.911523
wb_dma_wb_if/inst_u1 -1.993697 2.429725 1.091220 0.743632 0.516275 2.054299 -1.479517 -1.225155 -4.215623 -1.993487 0.828067 -1.389713 -1.083423 2.218483 -2.491263 -0.654898 2.955353 -1.996244 -4.140193 1.978199
wb_dma_wb_if/inst_u0 -2.446970 1.021852 0.448030 1.677048 -2.266227 0.804637 -1.076935 -1.039218 -5.709633 -1.889403 -2.897174 -2.390939 -0.477011 2.571666 -3.297804 2.900581 1.937986 -4.062669 -5.298057 0.546184
wb_dma_ch_sel -0.885688 0.971328 0.826944 0.247192 0.621155 -0.084556 -1.499900 -1.511634 -2.551065 -1.657917 1.361730 -0.699567 -1.322976 2.556341 -2.372191 1.833078 3.965657 -1.312036 -3.376563 2.085735
wb_dma_rf/input_de_csr_we 3.962837 -3.335124 -0.487004 2.124750 1.471670 -0.028766 0.333741 -1.106064 -2.293048 2.178230 -2.669910 -0.751436 1.143279 -2.995033 3.319669 2.047919 -4.937407 -0.721597 -4.636574 -0.320871
wb_dma_rf/wire_ch0_adr0 -1.672135 0.505063 3.329858 -0.047289 2.658371 -0.700788 -3.210700 1.581043 3.975055 2.237660 -0.540751 0.755181 1.431609 0.192016 2.861353 1.651710 2.617305 3.144920 -3.459321 1.975504
wb_dma_rf/wire_ch0_adr1 -2.364054 3.471387 -0.417288 0.364074 -3.962434 2.132638 -0.249243 -0.249131 -1.855734 1.640208 -1.149116 1.332862 -0.055661 0.576507 -2.843631 -0.900951 0.821858 -1.994428 -0.116346 -0.797335
wb_dma_de/always_9/stmt_1/expr_1 2.586798 3.389058 -0.537239 -1.025252 -1.690067 0.751759 -2.024860 -1.670730 -3.030222 0.028824 1.166106 -1.870905 0.333834 -0.976161 1.241287 3.803826 -0.112586 0.374649 -0.478480 0.543003
wb_dma_ch_sel/always_42/case_1/cond 2.441903 -1.178350 -1.188241 -0.251395 1.407915 -1.424773 -1.438002 1.314220 -2.055078 -2.174687 -1.139948 1.775432 -2.481369 1.600196 0.851447 1.093606 -0.974707 -2.235484 -2.394234 -0.037666
wb_dma_wb_slv/input_wb_cyc_i -1.695744 3.436282 2.263125 0.942719 -1.666977 1.571433 -0.413013 -0.436609 -7.108891 -0.915871 1.510535 -5.647666 0.533496 1.171778 -0.071923 -0.290113 2.703596 -1.756829 -4.658722 1.091283
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 -0.842670 -2.865310 -1.892885 0.630733 1.115212 -0.399432 1.555165 -0.462138 -0.544164 0.861685 -1.641690 1.885260 -0.273477 -0.746219 1.274137 -2.865969 1.837360 -0.996992 -0.665717 -1.218279
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 0.469092 -5.638155 -3.209385 1.768472 1.737432 0.690906 0.700725 -1.535321 -0.869508 -0.715258 -0.487937 2.737148 -1.239180 -0.765636 -1.688506 -1.355026 -0.492030 0.176204 -1.429409 -0.158408
wb_dma_de/reg_tsz_cnt 3.368711 3.135278 -2.124704 1.099769 -2.235823 1.502913 0.796655 -4.221687 -2.651344 -0.183526 -0.372176 1.610356 -1.456249 -1.984893 -0.780512 0.637371 -0.325538 -1.230792 0.974301 1.374805
wb_dma_ch_sel/reg_ndr 2.412412 -1.941357 -0.471198 -1.135975 -1.039397 -1.824705 1.271458 -3.986288 0.389777 2.275101 -0.843753 -1.382778 1.285810 -3.029593 2.176304 1.275221 -0.568940 1.876817 1.976604 -0.050528
wb_dma_de/assign_83_wr_ack/expr_1 4.141842 2.489231 -1.140548 -0.476516 -0.509222 0.131406 -0.360535 -2.980768 -2.642065 -0.996711 -1.025712 -0.396931 -1.286090 -0.960115 1.573890 1.493436 -1.381982 -1.007288 -0.202607 0.424021
wb_dma_de/reg_de_txsz_we 3.643846 1.118379 -2.871351 -1.053909 -1.582636 0.294202 -0.548593 -2.764485 -2.969789 -0.035129 1.017331 -1.585501 0.333143 -2.009161 2.132273 3.745404 -0.152383 1.032763 0.907138 -0.780186
wb_dma_ch_rf/reg_pointer_sr -1.668567 1.287710 -0.928762 0.418881 0.364484 1.039733 -0.665154 0.753015 -2.183743 -0.748570 0.809543 0.211722 -0.270978 0.195727 -0.895079 -0.762266 1.960093 -0.203578 -2.585453 -0.427378
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 1.256136 -2.414250 -2.475555 -0.125285 0.046856 -0.592598 1.594552 -1.223388 0.174703 0.114191 -0.173334 0.289110 0.081582 -1.232061 1.077328 0.004985 -0.266472 0.744966 1.604963 -1.445544
wb_dma_rf/input_de_adr1_we -1.699315 0.870402 0.587257 0.201509 -2.096672 0.782217 -0.048113 -0.439993 -0.535813 1.293802 -0.585868 -1.041852 1.030572 0.487152 -1.467043 -0.264602 0.303349 -0.569901 0.489925 -0.159334
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 4.447243 0.584635 1.672325 0.582051 2.271081 -0.034339 1.173098 -3.832003 -0.103707 -2.370518 1.259932 -1.942886 -0.142020 -3.548515 1.584302 1.314792 -1.858623 4.625962 -3.294611 2.895292
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.692200 -1.020640 -0.600299 0.449866 1.134785 -0.743875 1.765380 -1.425481 0.476573 -0.863631 -2.265871 1.474475 -1.516334 -0.149621 0.463834 -2.261087 -1.430298 -1.353485 0.418229 -0.170223
wb_dma_ch_sel/always_43/case_1/cond 3.500099 3.222925 -2.080928 1.002108 -2.196509 1.460763 0.805415 -4.358484 -2.631509 -0.264000 -0.351644 1.576451 -1.552359 -2.039923 -0.735910 0.666895 -0.387502 -1.136026 0.989572 1.380983
wb_dma_ch_rf/reg_ch_adr0_r -3.118848 -0.482111 3.356834 -0.987597 3.580221 -1.666080 -2.257141 1.047583 0.952977 -0.497633 1.059886 0.719780 -0.029977 0.627534 0.976052 -0.821669 5.348722 1.721231 -4.587448 2.582902
wb_dma_ch_pri_enc/input_valid 0.558380 1.791530 1.322338 -0.613170 0.265954 -0.107435 0.193426 -0.629248 -0.372680 -2.130840 -0.321198 -0.365949 -1.679257 0.990165 -1.323855 -1.882235 -1.444986 -0.961947 0.490906 0.691365
wb_dma_ch_pri_enc/reg_pri_out1 1.734570 -1.000720 -0.562929 0.446092 1.188778 -0.801477 1.782871 -1.437422 0.449115 -0.963546 -2.322624 1.491613 -1.619402 -0.083448 0.412307 -2.391592 -1.550532 -1.409581 0.401047 -0.139106
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 -1.596130 -0.446423 -2.278699 1.713528 1.278909 2.389611 -0.452650 -1.252499 -0.529850 0.882335 -1.101416 -1.224165 1.716335 1.782825 -0.031976 2.661910 2.333155 -2.563444 -0.190835 -1.120548
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 -1.425155 -1.079104 0.969747 -0.072783 0.500527 -1.561790 0.114844 2.159863 1.820581 1.249270 -0.498470 0.713076 0.713814 0.789733 0.898407 0.265863 1.312965 -0.723661 0.022234 -0.146726
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 0.323038 -2.496463 -0.290109 0.094522 1.358357 -0.384291 -1.272667 0.652738 -1.062952 -1.474984 -0.126626 0.938142 -1.391503 1.047294 -1.048231 0.001405 -0.777056 -0.140516 -2.372769 0.378744
wb_dma_ch_arb/always_2/block_1/case_1/if_2 -1.054011 -1.494795 -1.652879 0.705045 1.008269 1.232954 2.004871 -2.651965 -1.648368 -1.756110 -0.485794 1.524905 -1.927375 -0.422722 -2.231073 -5.359622 0.847099 -1.251920 0.559062 -0.143223
wb_dma_ch_sel/input_req_i 1.086584 -2.419845 -1.793716 3.397420 0.618450 -1.059070 1.469749 2.701769 -0.313081 1.525849 -2.481164 3.760651 -0.448488 0.187787 1.852403 1.449325 0.625178 -3.209332 -3.352421 -0.233128
wb_dma_rf/assign_4_dma_abort/expr_1 1.417151 -1.508517 2.090917 -0.512686 0.604598 -3.364954 1.516164 -1.935126 2.311918 2.228313 -3.262145 0.571679 0.163243 -1.019833 2.235530 -0.839749 -0.470408 -0.963664 0.692391 0.962298
wb_dma_rf/always_1/case_1/stmt_8 1.851100 0.521357 1.556503 -0.873124 0.610794 -0.811094 -2.625639 -0.348351 1.160623 -1.298524 0.497566 2.154412 -1.459441 -0.601013 0.479412 0.987057 0.820943 2.264858 -0.399955 3.786859
wb_dma_ch_rf/wire_ptr_inv 0.305477 -3.134648 -3.723474 0.637344 -0.203422 1.188105 2.059527 -2.572538 -0.563569 -0.565784 1.270389 0.517818 -0.008897 -1.879296 -1.379653 -1.067087 0.143976 1.354293 2.372731 -1.211641
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond 1.064905 1.406218 2.557102 0.342326 0.960415 -0.618565 0.155954 -1.756488 0.636177 0.116075 -2.544420 0.466333 -0.989443 0.168759 0.043841 -1.696439 -1.416639 -1.542375 -1.093603 1.750721
wb_dma_ch_sel/assign_138_req_p0 -0.212594 -0.850052 0.100308 -1.330525 -2.184822 -2.077272 -1.160181 -1.899657 0.797316 3.783981 -2.114730 0.696820 1.431552 -0.537472 1.308201 2.044488 2.290874 0.021163 0.976042 0.288673
wb_dma_rf/always_1/case_1/stmt_1 0.453908 1.005804 0.085767 0.389934 0.040335 1.036317 -0.789178 0.475740 0.178920 -1.639278 -0.050240 -0.039137 -0.433618 2.050111 -1.939349 1.628827 -0.325454 -1.801854 0.675987 1.062986
wb_dma_rf/always_1/case_1/stmt_6 -1.292810 1.429364 4.668945 -0.703342 -1.085839 -1.217186 -1.984692 0.747115 -2.949914 -0.523982 4.451752 -1.790202 -0.315992 -0.320203 -2.452327 -1.429047 0.856334 -0.405637 0.315107 4.330268
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.283342 0.559045 4.209470 0.070167 -2.662893 -1.848549 1.757178 -1.417011 0.707358 4.210553 -0.747006 -4.481039 3.307209 -1.480490 1.182186 0.814659 0.641570 0.840542 0.010634 0.971447
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 1.298220 -2.450853 -2.496338 -0.130714 0.044377 -0.582984 1.643636 -1.256656 0.189812 0.104283 -0.218211 0.303089 0.113116 -1.254735 1.098511 -0.003226 -0.290416 0.713589 1.630159 -1.438697
wb_dma_ch_sel/always_43/case_1 3.346981 3.283662 -2.082076 1.043443 -2.175976 1.619347 0.743580 -4.362495 -2.860917 -0.385195 -0.207866 1.434080 -1.552006 -1.955306 -0.894094 0.653347 -0.242023 -1.138241 0.831496 1.426283
wb_dma_ch_sel/assign_9_pri2 1.211093 -2.866035 -1.904754 1.094846 0.942941 -0.675679 1.634240 -0.783103 0.957914 1.269172 -2.046983 1.947358 0.100428 -1.134706 1.810273 -0.475785 -0.147105 -0.450132 -0.024973 -0.871940
wb_dma_pri_enc_sub/always_1/case_1 1.797666 -1.125969 -0.594887 0.480784 1.183994 -0.888164 1.912554 -1.529373 0.620049 -0.782016 -2.421459 1.510764 -1.525557 -0.202198 0.585798 -2.361935 -1.590357 -1.354118 0.504089 -0.231193
wb_dma_rf/always_2/if_1 1.302886 -0.774666 2.123017 -2.182997 0.123242 -3.046920 -3.974205 0.250569 -0.665390 -0.564877 -2.038623 3.756255 -3.013177 2.117790 -1.980474 0.085296 -0.424811 -2.868326 -1.064757 3.249473
wb_dma/wire_dma_abort 1.485600 -1.571677 2.185860 -0.570475 0.584111 -3.466085 1.644969 -2.064049 2.421520 2.236178 -3.330082 0.486216 0.176186 -1.091906 2.296829 -0.954422 -0.636254 -0.947880 0.856036 0.912984
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 0.900577 -0.459808 -1.934777 3.417882 -0.476617 -0.710442 2.938886 2.344944 0.824289 2.920024 -2.628468 3.127791 0.884328 -0.734786 3.131720 1.418119 1.250677 -3.312096 -0.971087 -0.976609
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.930546 -2.650153 -1.776419 0.593130 1.115858 -0.289436 1.407643 -0.505173 -0.755911 0.698434 -1.542348 1.803163 -0.375180 -0.643565 1.145061 -2.939560 1.970171 -1.054787 -0.807124 -1.136710
wb_dma_wb_if/input_wb_stb_i -1.931630 0.218128 3.279746 -0.783153 -2.668217 -1.988511 -0.217084 -1.040171 1.438080 4.602129 -1.715310 -1.928028 2.822432 -0.500650 0.497484 1.256606 1.323070 -0.160106 0.866782 0.978494
wb_dma_rf/input_de_txsz 3.663300 1.221885 -2.835991 -1.097516 -1.653623 0.336698 -0.553770 -2.851321 -3.051154 0.003115 1.089790 -1.716490 0.401316 -2.092031 2.169067 3.873080 -0.192624 1.109046 0.863043 -0.748801
wb_dma_ch_pri_enc/wire_pri3_out 1.678092 -0.981234 -0.569723 0.431755 1.099948 -0.753344 1.728161 -1.415959 0.455225 -0.911689 -2.223871 1.448869 -1.574952 -0.135714 0.403940 -2.264925 -1.478567 -1.365495 0.439001 -0.177568
wb_dma_ch_sel/wire_gnt_p1 0.535086 1.883655 1.385841 -0.598068 0.262368 -0.089484 0.159814 -0.629451 -0.408480 -2.253071 -0.335810 -0.426987 -1.728563 1.032229 -1.373596 -1.938977 -1.456544 -1.017761 0.450394 0.742705
wb_dma_ch_sel/wire_gnt_p0 -2.077861 -3.848963 0.096524 4.125337 -0.803542 -0.536395 6.168720 -2.114239 -0.994591 1.425439 -0.753266 -1.973688 1.882375 -1.925272 -0.466750 -1.751387 3.722619 1.687999 -4.153400 0.261104
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.169047 0.500180 4.188067 0.034594 -2.482749 -1.885601 1.766252 -1.350068 0.759599 4.082583 -0.685275 -4.478307 3.248681 -1.509447 1.281846 0.808127 0.480373 0.887274 -0.072070 0.986286
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 1.305225 -2.396404 -2.461977 -0.132732 0.077149 -0.547397 1.601243 -1.206510 0.142945 0.088534 -0.239063 0.296852 0.090927 -1.244741 1.041704 -0.005242 -0.266066 0.703740 1.561373 -1.407340
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 0.538388 1.033019 0.167509 0.285024 -0.011365 0.904097 -0.877636 0.463945 0.227476 -1.659815 -0.091776 0.056517 -0.531265 2.103762 -1.954198 1.623653 -0.367249 -1.807077 0.756890 1.100522
wb_dma/input_wb0_err_i 1.412170 -1.646496 2.198103 -0.494037 0.620117 -3.499399 1.585327 -1.959015 2.455514 2.300553 -3.409013 0.582232 0.212586 -1.029817 2.329635 -0.881333 -0.457674 -0.974082 0.725241 0.970054
wb_dma_ch_sel/always_44/case_1/stmt_4 -1.779463 -1.257853 -0.266702 -0.681019 0.875601 -1.140614 1.469589 -0.589546 -3.232366 -2.872957 1.447322 0.310165 -1.638080 0.593466 -2.034510 -2.810839 3.528982 -1.741413 -1.348334 0.503944
wb_dma_ch_sel/always_44/case_1/stmt_1 -3.443758 -0.701332 3.179463 2.036900 0.986026 -0.250108 -0.862711 2.599762 4.450382 5.127801 -1.931418 2.172699 2.397867 -0.348306 2.194788 -0.522150 3.234615 0.929995 -2.596618 1.730257
wb_dma_wb_mast/wire_wb_data_o 1.878768 1.091566 -0.465154 2.221809 0.564842 2.196797 0.530140 1.607093 -2.160542 0.799603 -0.588421 -1.690427 1.497334 -1.490890 2.138350 1.510707 -4.155456 -1.452088 -2.819434 -1.344784
wb_dma_de/always_6/if_1/if_1/stmt_1 3.363663 1.746702 -3.063080 -0.943725 -1.513235 1.729861 0.364505 -4.761866 -3.721696 -2.506030 1.980593 -1.558275 -1.307894 -1.829939 -1.244364 0.764718 -1.254969 0.851199 2.423585 -0.059276
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 0.538003 1.807138 1.354909 -0.616932 0.234466 -0.085629 0.169139 -0.623282 -0.388853 -2.182086 -0.323951 -0.392398 -1.706373 0.996986 -1.338804 -1.903010 -1.426646 -0.998139 0.465683 0.679218
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 1.261483 -2.317565 -2.390795 -0.084398 0.070536 -0.574601 1.575221 -1.185739 0.118958 0.112675 -0.224636 0.312580 0.086341 -1.207175 1.020950 -0.001975 -0.232847 0.689682 1.535705 -1.353169
wb_dma_ch_sel/always_38/case_1/cond 1.794921 4.790811 0.137836 0.958768 -4.173787 -1.427765 2.004441 -1.370387 1.402390 1.463149 -2.979755 1.798621 -0.282657 0.185310 0.941469 2.141572 2.191503 -0.641958 0.949629 0.848896
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 2.226626 0.526155 -2.723119 3.446588 -0.968705 0.680019 2.834817 0.193375 -0.762828 2.001238 -2.225346 2.491730 0.324276 -1.585585 2.409132 1.177661 0.069184 -2.617588 -1.003740 -0.757924
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 3.627988 1.258360 -2.856801 -1.125735 -1.631591 0.350057 -0.631364 -2.783252 -3.052296 -0.005933 1.097987 -1.644247 0.378067 -1.974295 2.121099 3.854527 -0.092460 1.059396 0.880612 -0.744034
wb_dma_de/assign_4_use_ed 3.958220 -4.379089 3.008226 -0.327229 3.740909 -1.685421 -3.658733 -2.705069 2.248064 3.059796 -2.879927 0.264089 1.217530 -3.605162 4.401098 2.301566 -4.130282 4.483121 -5.200583 2.849044
assert_wb_dma_wb_if/assert_a_wb_stb -0.703004 1.995984 -0.566378 -0.254933 0.427167 2.136199 -0.870466 -1.610079 -3.309633 -2.027683 0.357831 -1.500089 -1.399502 2.539280 -0.568010 -1.154476 3.000503 -0.396567 -2.771089 0.069573
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 2.910162 0.020215 -1.604130 -2.835943 -1.458162 -1.246572 -1.487582 -3.914061 -1.151343 0.237948 0.823972 -0.591892 -0.240525 -1.803400 1.170478 2.550552 0.547530 2.398801 2.107992 0.245488
wb_dma_ch_sel/assign_132_req_p0 -2.345943 -1.527725 -0.189015 -0.174473 -1.863181 -0.034069 1.231071 -2.951497 -1.702423 2.398558 0.557157 -1.506181 1.430715 -1.777695 -0.597957 -1.901083 3.429717 1.116494 0.279165 0.056930
wb_dma_ch_rf/always_25/if_1 -0.126930 1.608246 -0.679148 0.596431 -1.828426 -0.595708 1.858841 0.772383 0.799444 -2.589771 -1.145039 1.432826 -1.709708 1.324754 -0.468323 -0.744234 2.187870 2.308969 -1.160677 -0.229126
wb_dma_de/wire_rd_ack 4.194294 2.467332 -1.184256 -0.476793 -0.538737 0.178635 -0.328291 -3.000835 -2.698444 -0.839883 -0.988742 -0.499720 -1.124622 -1.039565 1.681430 1.617889 -1.447575 -0.932613 -0.235581 0.344235
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.153427 -0.635295 2.756433 -1.051047 -0.625909 -2.793866 -0.168676 -0.678834 2.006966 3.359844 -1.196184 -0.973732 1.855706 -1.060159 2.018655 1.492991 0.858127 0.406485 0.486194 1.102410
wb_dma/wire_slv0_adr -1.381201 6.117819 5.835550 0.942528 -1.000635 1.778735 -4.212276 0.157177 -2.244131 -0.085341 1.237187 0.863895 -1.610377 1.347738 -2.945802 -0.504526 1.747307 -0.717040 -5.495327 5.908689
wb_dma_rf/input_dma_busy 0.102228 1.476250 0.970771 -2.517646 -1.168137 -2.665899 -1.767471 -1.713425 -3.920093 -1.407136 3.630482 1.866679 -3.054015 0.679128 -2.882653 0.098037 3.368383 -1.527031 -0.711989 2.503485
wb_dma_ch_sel/assign_96_valid/expr_1 -0.572253 1.716351 1.631361 1.591773 1.110353 0.530204 -1.681613 -2.237677 3.896730 1.238386 -2.440202 -0.236663 0.890811 1.744297 1.343470 3.458238 3.819741 3.337379 -3.049010 2.064314
wb_dma_ch_sel/always_4/stmt_1 1.854488 4.689119 -0.196619 1.034914 -4.056223 -1.285317 2.092502 -1.263690 1.157322 1.116750 -2.804181 1.814292 -0.456449 0.260124 0.909263 2.074552 2.170218 -0.638283 0.964001 0.667706
wb_dma_rf/wire_pointer2_s -1.601826 1.159539 -1.131198 0.267260 0.476343 1.118755 -0.771923 0.901184 -2.094745 -0.900191 0.841037 0.237437 -0.336000 0.319485 -0.896310 -0.754881 1.636558 -0.244878 -2.220569 -0.596348
wb_dma_de/reg_chunk_dec 3.427600 1.150586 0.265433 -2.284055 -0.372609 -1.599041 -1.101161 -4.162538 -0.625673 -0.549048 -1.406553 0.596981 -1.813180 -0.883769 0.712508 0.141467 -0.866918 0.334226 1.142412 1.391061
wb_dma_de/reg_chunk_cnt_is_0_r 2.961542 -0.711885 -1.284234 -1.607153 -0.619034 -1.464407 -1.240077 -3.642574 -0.307638 1.475495 -1.066428 1.051139 -0.202665 -1.903806 2.060090 2.029915 0.626269 1.350418 0.598103 0.633832
wb_dma_ch_sel/assign_158_req_p1/expr_1 0.556718 1.851957 1.377562 -0.609235 0.240908 -0.081232 0.137109 -0.620775 -0.409490 -2.172184 -0.286947 -0.423933 -1.711192 1.033426 -1.337328 -1.897544 -1.420732 -0.968337 0.417941 0.726502
wb_dma/wire_wb0_cyc_o 0.570470 1.859758 1.406803 -0.600277 0.258186 -0.140596 0.147725 -0.672101 -0.417082 -2.192272 -0.322449 -0.435609 -1.731184 1.024327 -1.369794 -1.929444 -1.417426 -1.006192 0.427169 0.750752
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 -0.917706 -2.625619 -1.734461 0.613377 1.105068 -0.330831 1.358738 -0.442737 -0.651673 0.794909 -1.578422 1.846628 -0.346465 -0.641670 1.166454 -2.873235 1.946318 -1.058736 -0.779045 -1.100912
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond -0.952218 -0.596966 1.245318 2.210531 2.640726 0.514520 1.888188 -2.399459 -0.455469 -1.294726 1.615738 -2.126190 0.461561 0.675726 -1.315946 1.651854 2.083764 -0.702633 -3.069048 1.421418
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 -0.443146 -2.982612 0.421952 1.661705 1.600371 -0.538814 3.067052 -2.296054 -3.481351 -1.303715 0.857555 -1.957081 -0.643966 -1.141172 -0.686024 -2.761328 2.024373 -0.085913 -4.089279 0.962577
wb_dma_ch_rf/always_23/if_1/block_1/if_1 -2.452291 -0.163268 -0.927491 0.971638 -2.234082 2.440721 0.503801 -1.982300 -1.114943 0.755437 0.701164 -0.614724 0.938336 -0.325086 -3.675025 -1.229901 0.587583 0.137230 1.338211 -0.026130
wb_dma_ch_rf/reg_ch_adr1_r -2.435321 -0.050106 -0.809500 0.975198 -2.285846 2.365252 0.616845 -1.895305 -1.058968 0.781277 0.627385 -0.695975 0.951503 -0.274852 -3.631773 -1.263504 0.614240 0.131641 1.355534 -0.056938
wb_dma/input_wb0_cyc_i -0.858460 1.892664 3.114459 2.368640 -3.079900 0.003657 1.534117 0.953820 -6.076150 0.404272 1.684247 -6.652183 2.427914 -1.884050 0.267628 1.393180 -0.853132 -1.205348 -3.412802 0.988444
wb_dma_ch_sel/always_8/stmt_1 1.398878 -5.075888 -1.983545 1.143227 2.173468 -1.107673 0.234094 -0.135307 -0.146286 -0.162875 -2.070781 2.736032 -1.242114 -0.101133 0.662477 -0.439290 -0.836097 -0.539995 -2.414210 -0.337444
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 2.165619 -3.673351 -3.125011 2.661307 1.919004 0.455329 0.956582 0.885815 -2.096588 -0.503211 -1.595270 1.519833 -0.671162 -0.218816 1.517344 0.938707 -1.495013 -1.748739 -3.575946 -1.232855
wb_dma_wb_slv -2.000000 2.221296 0.744886 0.717936 0.714419 2.031523 -1.373612 -1.480951 -4.209989 -2.114001 0.736667 -1.366990 -1.117521 2.314060 -2.536646 -0.467266 3.015888 -1.967222 -4.350795 1.733365
wb_dma_de/inst_u0 -1.872460 1.315329 0.666123 -0.578220 2.196297 -0.733143 1.022037 -0.928847 1.362846 -3.160393 1.293363 -0.743660 -0.774917 0.915968 0.389077 -0.787583 5.106422 4.552406 -3.379606 0.002539
wb_dma_de/inst_u1 0.690934 0.204358 -0.977597 1.973362 -0.848049 0.895390 4.348699 -1.983907 1.211444 -1.897469 1.816245 -1.310134 -0.043972 -1.528210 -1.069498 -0.795377 0.825753 4.136439 0.552257 0.059464
wb_dma_pri_enc_sub/input_pri_in 1.730558 -1.108338 -0.642626 0.491035 1.188207 -0.823395 1.795790 -1.429386 0.502355 -0.829502 -2.342279 1.582468 -1.543015 -0.160748 0.494835 -2.339048 -1.496577 -1.372179 0.385160 -0.177305
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond 3.735128 1.035145 -3.052994 -1.175090 -1.673356 0.218352 -0.446560 -2.842805 -2.964817 0.059389 1.090956 -1.600794 0.410804 -2.132408 2.298575 3.822408 -0.158363 1.154978 1.078970 -0.871595
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 -0.829983 -2.661597 -1.807405 0.593821 1.072039 -0.331577 1.473418 -0.514062 -0.615185 0.785290 -1.585023 1.830259 -0.304640 -0.706999 1.199424 -2.849129 1.832294 -1.037704 -0.673760 -1.159537
wb_dma_ch_sel/assign_146_req_p0/expr_1 -0.214332 -0.876852 0.147855 -1.344698 -2.180640 -2.116879 -1.185817 -1.906047 0.876360 3.899243 -2.184938 0.755410 1.482156 -0.561219 1.341835 2.017910 2.202560 0.088604 0.977541 0.310508
wb_dma_ch_sel/assign_101_valid/expr_1 -2.885379 0.894904 -0.087229 1.578719 0.814331 1.263720 0.054267 -3.491069 1.747671 1.432286 0.242900 -0.212872 2.139578 -0.135019 0.168681 2.443096 7.831465 2.683274 -2.066346 1.916794
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 1.246645 -2.356876 -2.425464 -0.128338 0.037477 -0.527893 1.553440 -1.195407 0.144149 0.115104 -0.186549 0.266981 0.111211 -1.185149 1.025264 0.029810 -0.271044 0.716814 1.595599 -1.387360
wb_dma_de/reg_de_adr1_we -1.670799 0.854549 0.569407 0.193965 -2.177917 0.707600 0.024369 -0.534018 -0.457082 1.364088 -0.676685 -1.021344 1.034144 0.429069 -1.417483 -0.221457 0.296926 -0.518477 0.575311 -0.153297
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 1.604148 0.654735 0.677893 2.536677 -2.524971 -2.077662 3.265279 -0.771001 1.554898 1.575718 -4.152354 1.729994 -0.276903 0.090938 0.635765 1.018233 0.387952 -0.987315 -1.250564 0.819595
wb_dma_ch_sel/always_46/case_1 0.484004 -0.311541 0.616259 -1.857890 2.326960 -0.504197 -1.976878 -0.481866 0.437542 0.002304 0.613712 -1.864214 1.000912 -0.053523 1.383751 1.669845 -1.430702 1.132049 -0.815892 -0.930187
wb_dma_ch_rf/assign_11_ch_csr_we -0.945419 0.458781 1.849103 2.711215 2.233710 0.314692 1.005766 -2.380860 -1.657252 -0.107147 2.759522 -1.728265 0.869546 -0.816251 -0.071487 0.965395 4.081494 1.201884 -4.653170 2.371919
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 2.593912 0.714581 -4.879158 -0.050017 -0.554229 1.556314 -0.219180 -0.094041 -3.279728 -2.076168 1.593774 0.073768 -0.770385 -0.318804 1.116103 2.651332 0.132851 -0.072339 0.434029 -2.072051
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.903766 -2.673059 -1.747975 0.607596 1.102244 -0.361143 1.467637 -0.511712 -0.620316 0.789593 -1.620634 1.833105 -0.326466 -0.723547 1.216889 -2.942773 1.863204 -1.062753 -0.776502 -1.126014
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 -1.300453 0.495225 4.105970 0.142533 -2.660399 -1.770022 1.747597 -1.449734 0.665639 4.219745 -0.850750 -4.521076 3.359500 -1.483917 1.130924 0.805947 0.480394 0.774050 -0.008787 0.902930
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.107208 -0.624546 2.794363 -1.039353 -0.610190 -2.779630 -0.156383 -0.762050 1.965133 3.367146 -1.177626 -0.989697 1.834751 -1.065239 2.065254 1.511426 0.850851 0.436383 0.435168 1.122209
wb_dma/wire_de_adr0_we -1.470801 -1.080593 0.970705 -0.063089 0.505032 -1.558968 0.060990 2.207659 1.857919 1.214536 -0.492463 0.701175 0.713910 0.816181 0.887494 0.236079 1.301057 -0.721243 0.033170 -0.173173
wb_dma_wb_slv/wire_rf_sel -3.338206 0.438740 2.616500 -1.507667 -4.110682 -2.388594 -1.598185 0.516686 -3.799042 0.466546 -0.113437 -1.708041 -0.031337 1.422838 -3.340954 0.423843 1.585116 -3.728291 0.608451 1.696445
assert_wb_dma_wb_if -0.724080 2.003308 -0.680307 -0.279375 0.550648 2.239021 -0.977061 -1.645538 -3.313946 -2.118700 0.416861 -1.385428 -1.441157 2.601936 -0.530130 -1.124774 3.195107 -0.333984 -2.788039 0.061595
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 1.240905 -2.337748 -2.437589 -0.148391 0.054296 -0.550446 1.557269 -1.190969 0.158615 0.108362 -0.216462 0.309047 0.087822 -1.195767 1.031536 0.008268 -0.257647 0.686112 1.578951 -1.381304
wb_dma_ch_sel/assign_120_valid 1.482160 -1.666692 -0.270859 -1.634831 -0.090849 -2.946391 -1.189627 -1.412205 1.379752 2.638520 -1.568415 1.743780 0.483554 -1.004943 2.832485 2.310115 1.978716 0.613859 0.519829 0.495920
wb_dma/wire_wb1s_data_o 1.901755 1.224218 -0.508262 2.319788 0.504223 2.324828 0.465513 1.591683 -2.313118 0.697509 -0.495900 -1.797234 1.462244 -1.433647 2.079963 1.592458 -4.133807 -1.504210 -2.925068 -1.354968
wb_dma_de/wire_adr0_cnt_next1 -1.972527 1.539331 0.721973 -0.566391 2.200598 -0.603537 0.879574 -0.931152 1.113269 -3.323565 1.433132 -0.822367 -0.878011 1.044060 0.267320 -0.698650 5.287461 4.558163 -3.613249 0.104926
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 1.208672 -2.315155 -2.358338 -0.117344 0.054030 -0.543157 1.533727 -1.198574 0.127968 0.091243 -0.201544 0.302540 0.094203 -1.180256 1.047038 0.028956 -0.239508 0.671943 1.544880 -1.372667
wb_dma/wire_pt0_sel_o 2.401917 1.396366 0.547577 2.978031 0.437371 2.210008 2.536903 1.160355 -2.713128 0.506510 0.451424 -4.382806 2.081777 -2.396955 2.770131 1.100825 -4.676270 -0.345451 -3.484610 -1.284920
wb_dma/wire_pt0_sel_i -0.398356 3.165754 0.396384 -0.518259 0.734340 1.702739 -0.633757 -2.625262 -3.473650 -3.255548 -0.394027 -1.430581 -2.529825 3.181950 -1.287086 -2.300242 2.933362 -1.116055 -2.940647 0.843243
wb_dma_ch_rf/always_11 2.982934 -0.206061 0.843138 -1.732760 -0.843381 -2.039081 1.459933 -4.634708 0.065196 0.211203 -1.157520 -1.783164 -0.375410 -2.073605 0.920478 -0.605474 -2.008929 0.936654 2.528896 0.595106
wb_dma_ch_rf/always_10 1.373332 -1.586400 2.228936 -0.538813 0.616587 -3.464012 1.561663 -1.936056 2.379341 2.233319 -3.322282 0.533912 0.165792 -0.995847 2.276293 -0.903533 -0.504466 -0.963482 0.742179 0.979160
wb_dma_ch_rf/always_17 3.299233 3.136441 -2.078707 1.256188 -2.150685 1.651980 0.886928 -4.352006 -2.725996 -0.172102 -0.349419 1.448950 -1.379408 -2.029469 -0.812246 0.658008 -0.255997 -1.200628 0.708857 1.405586
wb_dma_ch_rf/always_19 0.605008 1.840556 -1.188787 -1.807731 -0.470398 0.491512 -2.756768 -0.053413 -1.499410 -1.942770 1.625904 0.824901 -1.527666 1.091403 -0.893585 1.371129 1.161718 0.630597 0.232183 0.317950
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 1.275195 -2.403200 -2.438678 -0.077763 0.084199 -0.590375 1.606099 -1.200825 0.151085 0.073239 -0.240029 0.303072 0.080049 -1.190551 1.063064 -0.041073 -0.270377 0.708556 1.567668 -1.394668
wb_dma_ch_sel/assign_147_req_p0 -0.180464 -0.807740 0.236292 -1.417998 -2.244767 -2.177059 -1.190824 -1.945347 0.916892 3.893642 -2.136269 0.705883 1.454449 -0.609215 1.333436 2.044849 2.245925 0.087999 1.092178 0.348107
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.226418 0.516392 4.147965 0.148374 -2.519656 -1.831780 1.812000 -1.277419 0.677167 4.078390 -0.769670 -4.463573 3.222829 -1.429661 1.242133 0.807944 0.539270 0.729561 -0.104722 0.935546
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 0.664386 0.218051 1.066480 -0.809548 -0.876365 -0.936963 -0.189544 -1.276387 0.070595 1.110197 -0.218099 -0.950624 0.511083 -0.989319 0.541111 0.522787 -0.375132 0.650685 0.560296 0.621006
wb_dma_wb_if/wire_slv_dout -3.506877 3.879279 4.443193 2.912539 0.699898 4.549765 -5.400531 0.736035 -1.054411 4.992251 -0.637876 -0.411654 3.233151 0.859887 -1.368880 1.936761 1.589617 -3.188219 -4.812314 4.342899
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond 2.900614 4.009863 0.270314 0.506294 -1.444436 -0.339854 -0.503076 -0.118562 -0.442761 -0.577241 -1.525473 1.626483 -1.237832 1.545463 -0.168377 3.059558 0.191949 -4.100759 1.030190 2.031901
wb_dma/wire_pointer 0.514367 -5.714708 -3.244517 1.844587 1.807419 0.663246 0.719310 -1.577609 -0.899723 -0.747757 -0.601696 2.806702 -1.302306 -0.745863 -1.656290 -1.369410 -0.435025 0.138488 -1.497363 -0.160596
wb_dma_de/assign_75_mast1_dout/expr_1 1.871483 1.126432 -0.554733 2.295509 0.511490 2.256160 0.563715 1.542511 -2.179392 0.758494 -0.556919 -1.765936 1.505307 -1.437080 2.143840 1.504725 -4.118994 -1.458173 -2.805518 -1.373092
wb_dma/wire_ch3_csr -0.517667 3.383615 -0.129133 1.778102 -0.072627 2.203147 -2.320171 0.681339 -0.521003 -0.420630 -1.700624 -1.274982 -0.137426 2.671238 1.244327 2.803839 2.531953 1.483773 -4.721017 -0.003672
wb_dma_ch_rf/assign_27_ptr_inv 0.348406 -3.099779 -3.727348 0.597615 -0.185756 1.163390 2.057622 -2.507355 -0.612879 -0.586472 1.218315 0.551958 -0.044114 -1.810839 -1.271893 -1.018549 0.171723 1.331073 2.274133 -1.188543
wb_dma_de/reg_adr1_inc -1.735084 0.893602 0.518027 0.285960 -2.187387 0.848792 0.027095 -0.479106 -0.567403 1.301272 -0.600775 -1.091890 1.077078 0.475195 -1.510898 -0.254182 0.321107 -0.585659 0.535456 -0.189226
wb_dma_ch_sel/input_ch6_csr -1.385094 1.623673 -0.638608 1.091872 0.959892 1.965033 -1.515334 -1.117182 -2.340942 -2.070579 -0.332320 -1.281111 -0.700557 2.044377 -0.523229 0.990612 4.016458 0.920433 -4.767843 0.507270
wb_dma_de/input_mast0_err 1.432387 -1.594182 2.184638 -0.569277 0.590274 -3.482998 1.568453 -1.860128 2.462086 2.257825 -3.346495 0.611756 0.185227 -0.976954 2.302316 -0.912742 -0.570979 -0.996838 0.878820 0.919840
wb_dma_de/assign_68_de_txsz/expr_1 3.989281 2.961693 -2.631207 -0.217637 -3.173027 0.145576 -0.003424 -2.861398 -2.708482 1.110577 0.351018 0.157288 0.028440 -2.296605 1.976434 4.126931 0.687919 0.149136 1.023974 0.154482
wb_dma/wire_ch2_csr -0.438099 3.310431 -0.148084 1.787398 0.220768 2.272555 -2.633539 0.659199 -0.744307 -0.461047 -1.680183 -1.197290 -0.101269 2.666348 1.370490 2.934175 2.470009 1.375775 -5.146205 0.077865
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 1.599742 -0.915545 -0.515765 0.495397 1.172768 -0.701029 1.678601 -1.326967 0.436885 -0.937856 -2.246324 1.489787 -1.560560 -0.055065 0.362182 -2.305957 -1.428698 -1.362716 0.293365 -0.088309
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 1.177976 -2.300089 -2.381493 -0.128691 0.068498 -0.517949 1.521971 -1.208195 0.109933 0.077347 -0.189840 0.283269 0.079639 -1.182003 0.990361 0.034958 -0.197636 0.704468 1.472825 -1.355016
wb_dma_rf/input_ndnr 2.058293 -1.903269 -2.725114 2.428090 -0.510625 1.502020 2.612146 -3.679346 -1.538314 2.234010 -0.618811 -0.574524 1.685897 -3.662652 1.328856 0.914551 -0.726900 0.102929 0.007769 -0.400257
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 1.246657 -2.396851 -2.433301 -0.148416 0.064140 -0.575446 1.598976 -1.218943 0.150450 0.066620 -0.187141 0.312158 0.092079 -1.221290 1.028607 0.011883 -0.234564 0.723951 1.581441 -1.424926
wb_dma_de/always_19/stmt_1 0.049964 -1.194607 0.920448 0.819041 0.363427 -3.421169 5.206648 0.926365 1.520495 -2.551598 1.186730 -0.738920 -0.464457 0.264559 0.173922 -0.152466 3.027932 1.251812 -0.717021 0.362743
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 1.124797 1.377303 0.004781 -0.867075 0.183000 -0.070385 -2.716388 -1.171298 -0.400332 0.332732 -0.629818 1.677398 -0.791474 0.219919 0.537238 1.513055 1.082148 0.091003 -1.224269 1.276844
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 1.914458 1.271080 3.078020 0.268299 2.959960 1.117092 -2.832500 -3.385780 3.245060 1.630482 -2.163941 1.056749 0.745967 -2.008744 1.113652 0.475486 -2.491133 3.871729 -3.775408 2.784556
wb_dma_ch_sel/assign_139_req_p0/expr_1 -0.239357 -0.679591 0.284535 -1.331914 -2.180164 -2.057785 -1.265275 -1.949338 0.758324 3.752562 -2.056450 0.598924 1.409065 -0.555314 1.234084 2.078619 2.279622 0.102041 0.877382 0.455639
wb_dma_de/assign_78_mast0_go/expr_1 0.602465 1.838393 1.366163 -0.664214 0.273186 -0.124658 0.193967 -0.664096 -0.380051 -2.203874 -0.334661 -0.369689 -1.763400 1.026749 -1.358249 -1.973223 -1.478231 -1.002010 0.521871 0.728725
wb_dma/assign_6_pt1_sel_i 2.371630 1.473257 0.625017 2.957806 0.392698 2.220955 2.442050 1.236111 -2.693462 0.594311 0.412180 -4.362591 2.087394 -2.420284 2.820989 1.154840 -4.763355 -0.408195 -3.498153 -1.265301
wb_dma/wire_mast1_adr -0.053576 -0.971541 0.817334 0.923699 0.213916 -3.325454 5.348018 0.967655 1.545132 -2.766073 1.251913 -0.612837 -0.631339 0.383157 -0.016469 -0.260984 3.296908 1.386817 -0.749957 0.391014
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.625210 1.734341 1.278589 -0.629355 0.279858 -0.169955 0.256259 -0.623365 -0.319331 -2.116657 -0.374298 -0.349642 -1.678231 0.977373 -1.263754 -1.929286 -1.523565 -0.991581 0.563720 0.660949
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond 1.367803 -1.601976 2.243385 -0.507651 0.633234 -3.488138 1.551001 -1.931743 2.481490 2.361668 -3.444205 0.593267 0.237591 -1.048343 2.368886 -0.890988 -0.528723 -0.980897 0.720178 0.982606
wb_dma_wb_slv/input_wb_stb_i -1.947670 0.288673 3.178675 -0.671808 -2.682089 -1.851989 -0.150457 -1.074475 1.287639 4.492498 -1.752497 -1.959029 2.781490 -0.486532 0.427756 1.217904 1.275581 -0.277503 0.780831 0.912104
wb_dma_de/reg_adr1_cnt -0.969933 1.106274 -0.311391 2.120743 -2.821428 1.561100 4.077943 -2.339406 0.652016 -0.640537 1.074342 -2.235219 0.931034 -0.987546 -2.448753 -0.942702 1.162434 3.455043 0.841948 -0.012827
wb_dma_ch_sel/always_42/case_1/stmt_4 2.163142 -3.850293 -3.296980 2.817982 2.048254 0.549211 1.033997 0.950146 -2.173549 -0.575695 -1.679471 1.629171 -0.693260 -0.195784 1.597179 0.898931 -1.570485 -1.816848 -3.726125 -1.336297
wb_dma_ch_sel/always_42/case_1/stmt_2 2.352211 0.442795 -1.737021 2.131011 0.975267 0.871633 2.505816 -0.292590 -1.512785 -1.293537 -1.893948 0.406732 -1.013746 -0.202389 1.247219 -0.991591 -2.003148 -2.705582 -0.936644 -0.986750
wb_dma_ch_sel/always_42/case_1/stmt_3 1.864848 -1.417208 -3.104306 2.706151 0.713672 1.002993 2.357235 0.268036 -1.093770 0.878797 -1.547120 0.713616 0.661366 -1.239698 2.598796 0.894547 -0.710134 -1.673243 -1.314685 -1.757775
wb_dma_ch_sel/always_42/case_1/stmt_1 1.101634 1.383393 0.779236 -0.664443 0.537395 0.449253 -3.494397 1.741830 -2.701746 0.064938 0.688503 -2.053959 0.107897 -0.231758 3.399899 1.907605 0.601086 1.938906 -4.470119 0.445900
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -1.499755 1.234789 -2.773118 0.667072 1.575799 3.267486 -3.122017 0.595883 -3.833812 -2.710391 0.522496 1.025457 -1.454803 1.914920 -1.880235 -0.032931 2.704147 -1.236929 -3.924621 0.321544
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 -1.747614 1.670343 4.038530 0.029737 -2.747210 -0.699102 0.018245 -1.953785 1.197504 4.920679 -0.535348 -4.310722 3.533781 -1.345110 1.510830 1.587666 2.072288 3.082057 -1.249558 1.271760
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.559782 1.818943 1.333674 -0.600208 0.254302 -0.085062 0.195627 -0.645780 -0.407403 -2.175796 -0.369085 -0.361756 -1.719480 0.987889 -1.324653 -1.922207 -1.484776 -0.979960 0.503094 0.702508
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 2.479811 1.551571 3.994593 0.938770 2.703969 1.049461 -1.083463 -3.463315 2.634131 1.370767 -1.280481 -0.986046 1.071053 -2.821439 1.613131 -0.069600 -3.046438 4.535097 -4.146558 2.942971
wb_dma_ch_sel/always_3/stmt_1/expr_1 2.023013 -1.872661 -2.768133 2.457425 -0.566451 1.579737 2.611815 -3.717614 -1.573883 2.198779 -0.524905 -0.627611 1.723162 -3.659678 1.250528 0.954932 -0.621784 0.197599 0.049563 -0.376205
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.864174 -2.713298 -1.837497 0.586152 1.071160 -0.342833 1.451469 -0.506696 -0.642342 0.789710 -1.492152 1.769950 -0.307931 -0.705270 1.190874 -2.773843 1.899373 -0.941832 -0.681107 -1.152553
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond 1.862794 0.692107 2.968578 -0.176385 -1.129700 -1.270160 1.799866 -3.126920 -0.263973 2.018288 0.274647 -4.428267 1.859636 -2.869274 1.982399 0.903175 -1.235217 2.257502 -0.253372 1.231941
wb_dma/wire_txsz 3.315186 3.180288 -2.001751 1.075063 -2.143108 1.559971 0.729852 -4.234017 -2.722661 -0.286894 -0.267905 1.497103 -1.501119 -1.968571 -0.864110 0.622864 -0.307721 -1.169848 0.807881 1.445464
wb_dma_de/always_14/stmt_1 1.483941 -1.558100 2.202645 -0.481782 0.551279 -3.451605 1.552454 -2.065627 2.377279 2.309826 -3.376268 0.524437 0.218863 -1.080622 2.330618 -0.821294 -0.530098 -0.926068 0.693755 1.016349
wb_dma_wb_slv/reg_rf_ack -1.766909 0.173747 3.217842 -0.794040 -2.680684 -2.037263 -0.133307 -1.192389 1.404289 4.586664 -1.790514 -1.891877 2.792449 -0.593971 0.571564 1.238480 1.188478 -0.191689 0.974496 0.943033
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 1.948988 4.521150 -0.241975 0.988590 -4.050781 -1.342811 2.241693 -1.388857 1.324995 1.177907 -2.872642 1.741076 -0.367033 0.107519 0.999916 2.055339 2.120547 -0.405409 1.088261 0.598242
wb_dma/wire_de_csr_we 4.190754 -3.204997 -0.631478 2.249674 1.429125 0.142378 0.429471 -1.096200 -2.414330 2.268890 -2.764895 -0.809345 1.241170 -3.110129 3.453765 2.127460 -5.183558 -0.932996 -4.593823 -0.439821
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.195942 0.552853 4.199252 0.087639 -2.568028 -1.930994 1.805363 -1.421408 0.785005 4.213448 -0.778397 -4.531966 3.337205 -1.522041 1.298515 0.899526 0.570651 0.891087 -0.021401 0.990266
wb_dma_wb_slv/assign_1_rf_sel/expr_1 -3.338217 0.498622 2.314276 -1.367180 -4.047596 -2.066407 -1.545241 0.462219 -4.050435 0.226009 -0.062268 -1.840393 -0.076942 1.430685 -3.358424 0.554028 1.691076 -3.699275 0.499071 1.542017
wb_dma/wire_ch1_txsz 1.316140 2.647351 0.339557 2.365724 0.937553 1.431903 1.109606 0.891027 -1.701703 -1.345259 -1.737410 0.185502 -1.107354 0.898213 0.364214 -0.956299 -1.932262 -3.437859 -2.425027 0.198135
wb_dma_rf/inst_u9 1.221306 -1.456095 2.357943 -0.539580 0.600436 -3.426921 1.416721 -1.911380 2.401416 2.328693 -3.215708 0.449014 0.280845 -0.969706 2.232477 -0.772731 -0.301818 -0.923965 0.602978 1.074981
wb_dma_rf/inst_u8 1.493539 -1.602994 2.198165 -0.583809 0.546423 -3.502252 1.564808 -2.029799 2.455993 2.346772 -3.373756 0.511300 0.235385 -1.059412 2.362909 -0.806494 -0.502023 -0.911772 0.853939 0.969584
wb_dma_rf/inst_u7 -1.374937 1.593945 -0.697701 1.126046 1.006157 2.038580 -1.678978 -0.938655 -2.004908 -1.642790 -0.510603 -1.363966 -0.408948 1.997433 -0.198644 1.206713 3.717216 1.028065 -4.590819 0.283022
wb_dma_rf/inst_u6 -1.384314 1.815894 -0.559205 1.161813 0.909390 2.202568 -1.852889 -1.180114 -2.331388 -1.606956 -0.590284 -1.409946 -0.457301 2.064210 -0.409756 1.210678 3.810397 0.769179 -4.766031 0.536534
wb_dma_rf/inst_u5 -1.246628 1.723782 -0.631558 1.182333 0.920919 2.176768 -1.848575 -0.879547 -2.235114 -1.699128 -0.473313 -1.328460 -0.501860 2.013425 -0.188106 1.252789 3.743170 0.969562 -4.807195 0.517660
wb_dma_rf/inst_u4 -1.353534 1.810181 -0.681819 1.340408 0.693692 2.279297 -1.647012 -1.115694 -2.642244 -1.847763 -0.359246 -1.393014 -0.561922 1.965591 -0.512677 1.172036 3.953671 0.795827 -4.939900 0.592290
wb_dma_rf/inst_u3 -1.591187 1.579039 -0.399072 1.279373 0.958929 2.067213 -1.645459 -1.019025 -2.371545 -1.764551 -0.381114 -1.308463 -0.491209 2.031639 -0.596919 0.980168 4.040325 0.682392 -4.886692 0.736513
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.146996 -0.702068 2.766919 -1.091083 -0.649627 -2.849670 -0.104273 -0.653238 2.089257 3.441092 -1.170589 -0.981187 1.878426 -1.091154 2.057536 1.449184 0.805736 0.473029 0.632954 1.037438
wb_dma_rf/inst_u1 -1.587448 1.616079 -0.563414 1.238700 0.869949 2.109670 -1.688254 -0.953597 -2.486061 -1.812839 -0.366267 -1.331734 -0.537665 2.039481 -0.484486 1.032278 4.101622 0.886733 -4.951184 0.576110
wb_dma_rf/inst_u0 -1.147928 2.306726 1.183690 1.072966 -0.569046 1.629599 -2.383817 -0.961851 -3.923748 -1.373100 1.513741 -0.426100 -1.404066 2.214475 -2.544547 0.747567 3.859049 -1.120395 -4.026167 2.959772
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 3.213675 1.126258 1.834583 0.608505 0.734491 0.515847 1.036805 -4.284703 -0.396023 -1.612397 0.706487 -2.497421 0.486082 -3.069209 0.378247 1.059921 -1.649376 4.361525 -2.762497 2.705923
wb_dma_inc30r/assign_2_out 1.986481 1.484152 -0.698285 1.178621 -0.936977 0.630558 3.401364 -2.202379 1.729569 -4.012753 2.558253 -1.114967 -1.299618 -1.246585 -0.901608 0.046164 1.129154 6.158313 0.871608 1.322969
wb_dma/wire_mast1_din 1.970901 1.221026 -0.500259 2.338831 0.575543 2.398745 0.510790 1.541791 -2.351784 0.677018 -0.490191 -1.852128 1.524264 -1.489971 2.108933 1.585168 -4.306048 -1.467361 -2.975228 -1.326203
wb_dma_ch_sel/assign_2_pri0 2.508024 -1.984006 -0.539157 -1.118953 -1.041223 -1.883361 1.349749 -4.016204 0.406971 2.247241 -0.864269 -1.398826 1.284298 -3.077755 2.241739 1.249466 -0.643940 1.886426 2.040418 -0.126813
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.105344 0.528133 4.167668 0.115535 -2.529237 -1.886575 1.934207 -1.422321 0.756730 4.111031 -0.699647 -4.540883 3.278085 -1.577608 1.288790 0.825575 0.488496 0.948207 -0.017336 0.954248
wb_dma_rf/input_de_adr0_we -1.403953 -1.095733 0.954769 -0.048651 0.479526 -1.602876 0.130779 2.171233 1.881643 1.278064 -0.566027 0.737514 0.690315 0.797832 0.932464 0.270509 1.283538 -0.748973 0.044138 -0.214234
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.810646 -2.819884 -1.892328 0.655095 1.104516 -0.322945 1.495495 -0.486960 -0.643660 0.753724 -1.539453 1.888410 -0.331716 -0.715231 1.183509 -2.850986 1.843201 -1.021893 -0.719118 -1.190265
wb_dma_wb_mast/always_1/if_1/stmt_1 -1.597332 0.325452 0.598745 0.704372 -0.260148 0.968625 -2.208949 1.487645 -4.204871 -2.351253 -1.011301 -0.383478 -0.850092 2.026910 -1.636698 1.590480 1.601769 -1.242879 -6.418471 0.580896
wb_dma_ch_sel/always_48/case_1/cond 1.655651 -0.931006 -0.477352 0.501337 1.194486 -0.767630 1.766136 -1.476179 0.460263 -0.974414 -2.332738 1.484178 -1.651853 -0.071122 0.397265 -2.385071 -1.435138 -1.386303 0.305006 -0.083727
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.148575 0.496789 4.265938 0.097888 -2.633060 -1.952012 1.832879 -1.493660 0.752200 4.251408 -0.798555 -4.573862 3.354398 -1.564388 1.331967 0.852536 0.501147 0.873914 -0.017853 0.997463
wb_dma_rf/input_wb_rf_we -2.630189 3.221534 1.299760 1.109890 -0.450824 0.387564 -0.708929 -0.151810 -3.803186 0.767474 1.799301 1.447670 -0.496520 -1.370367 -1.311279 -1.815605 3.661905 0.979098 -5.998090 1.046048
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.726595 -0.990458 -0.472898 0.418518 1.182603 -0.827192 1.759994 -1.421543 0.545647 -0.897315 -2.353658 1.538085 -1.618713 -0.111303 0.436761 -2.385148 -1.591197 -1.444759 0.452223 -0.121842
wb_dma/assign_7_pt0_sel_i -0.340911 3.385021 0.555835 -0.310708 0.778027 1.946674 -0.582778 -2.677028 -3.687603 -3.497781 -0.156452 -1.733922 -2.550179 3.139245 -1.427494 -2.239726 2.731778 -0.974861 -3.302609 0.988225
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 0.289562 -3.097585 -3.716779 0.639969 -0.247439 1.283027 2.060771 -2.589880 -0.646206 -0.594104 1.368278 0.459085 -0.028087 -1.872423 -1.411127 -1.059935 0.163513 1.391072 2.383724 -1.189205
wb_dma_wb_mast/wire_mast_pt_out -1.096474 0.561946 -0.410114 0.614281 -1.367424 -0.272437 -0.143596 0.445734 -3.731980 -2.126964 -0.382503 -0.653086 -1.234459 1.182150 -1.871853 0.656482 1.028937 -2.720530 -1.718144 0.300843
assert_wb_dma_ch_arb/input_state 1.274870 0.413299 1.933463 -1.070629 -1.150479 -1.325093 -0.243237 -2.830162 0.323473 2.221455 -0.656157 -1.696373 1.227256 -1.862437 1.244091 1.257839 -0.436687 1.203680 0.577424 1.248599
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 1.230100 -2.328287 -2.432103 -0.105936 0.068305 -0.557221 1.570903 -1.202956 0.142018 0.069979 -0.198933 0.314232 0.075398 -1.200560 1.048414 0.021001 -0.248140 0.716161 1.537536 -1.384280
wb_dma/wire_ch0_csr 2.362885 2.608495 1.474629 0.349143 -1.201745 -1.233702 -1.043942 -0.068451 -1.249776 -1.730497 -0.840576 -0.016153 -2.246554 2.011701 -0.035685 2.480778 1.263824 1.233287 -5.033348 1.786525
wb_dma_de/assign_69_de_adr0/expr_1 -3.325880 -0.542010 3.269858 -0.848542 3.418659 -1.625012 -2.034071 1.159725 1.043379 -0.548747 1.108604 0.778154 0.019795 0.699758 0.832575 -0.866433 5.649908 1.739233 -4.519279 2.590678
wb_dma_wb_slv/wire_pt_sel -0.860731 3.948596 2.853290 1.600590 0.415857 1.989718 -0.186332 -0.980347 -8.790519 -4.980514 3.457295 -6.216431 -1.443150 2.113084 -1.928140 -0.526483 2.522362 -2.985874 -5.578822 2.973058
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond 2.293605 -1.266165 0.891390 -1.568508 1.393206 -1.926074 -2.831061 -0.624403 0.165761 -2.469295 -1.691438 1.662175 -2.629767 2.916162 -1.568894 1.747849 -0.752949 -2.130324 -0.403720 2.289577
wb_dma_ch_sel/wire_de_start 2.080818 5.048450 -0.046587 1.207788 -3.872524 -0.286703 1.398591 -0.715541 1.450606 -0.429546 -2.496301 1.583922 -0.686211 2.066839 -1.159195 3.324379 1.549676 -2.163618 1.929468 1.581115
wb_dma_wb_mast/assign_3_mast_drdy 0.314176 -0.472555 -1.408844 2.550536 1.595162 0.739788 1.700141 -1.738296 -0.233164 2.232864 -3.521920 -1.733076 2.174809 0.832830 2.621902 2.596917 1.017786 -4.637437 -0.325491 -1.194128
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 3.582889 0.699351 -2.387067 0.101857 -0.742718 0.202461 -0.479664 -2.277953 -2.225291 1.149042 -0.759381 0.043162 0.382402 -1.947795 2.921782 3.318301 -0.039914 -0.072321 -0.676615 -0.277626
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.198751 -0.659031 2.742719 -1.009479 -0.568184 -2.787265 -0.157157 -0.618127 2.046553 3.314229 -1.150056 -0.930739 1.860371 -1.005724 2.038709 1.504024 0.899116 0.454331 0.469052 1.067299
wb_dma_de/always_5/stmt_1 2.966866 -0.792783 -1.207605 -1.621371 -0.614940 -1.553322 -1.147815 -3.690372 -0.198982 1.641062 -1.201225 1.029830 -0.108717 -1.992204 2.164017 2.055664 0.616428 1.381104 0.641434 0.641158
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.526015 1.877367 1.341289 -0.617615 0.246201 -0.076878 0.145798 -0.621967 -0.423637 -2.208669 -0.307388 -0.383378 -1.751419 1.060870 -1.362516 -1.930980 -1.480184 -0.976259 0.455875 0.706399
wb_dma_de/input_mast1_err 1.419210 -1.602376 2.202900 -0.581172 0.564233 -3.487815 1.560716 -2.005772 2.449634 2.367818 -3.347433 0.499452 0.247027 -1.104496 2.374254 -0.797683 -0.529662 -0.867376 0.799456 0.974432
wb_dma_de/reg_mast0_adr -3.213748 0.433112 -1.746868 1.993309 -0.853867 3.123871 -0.446287 -1.833414 -1.035456 2.241352 -1.826139 -2.237221 2.787369 2.189844 -1.379410 2.500731 2.652035 -3.079211 0.203170 -1.269592
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond 0.548652 -2.326637 -2.211324 2.669920 1.179703 -0.498549 2.427749 2.393386 0.577523 1.979825 -2.068784 1.494359 1.267112 -0.427761 3.395709 1.132519 0.524425 -2.441612 -1.342291 -1.865516
wb_dma_ch_rf/assign_15_ch_am0_we 0.482366 -0.303933 0.685519 -1.966281 2.357929 -0.536516 -2.032063 -0.493646 0.481161 0.062501 0.610575 -1.909403 1.060766 -0.075711 1.421110 1.709109 -1.508305 1.150390 -0.823950 -0.993941
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 1.220283 -2.954780 -1.976752 1.030516 0.917182 -0.709467 1.668408 -0.751882 0.998096 1.319454 -2.044606 1.917333 0.137016 -1.153638 1.831429 -0.523817 -0.186151 -0.414777 0.091444 -0.959287
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 1.267950 -2.353781 -2.402095 -0.125621 0.037632 -0.580214 1.608384 -1.199762 0.146649 0.090376 -0.223507 0.281644 0.093991 -1.209263 1.049064 -0.003755 -0.274400 0.715823 1.610973 -1.382171
wb_dma_rf/inst_u2 -2.071320 2.461365 -1.140680 1.088215 1.229082 2.422472 -2.143103 -0.662644 -2.861698 -1.531430 -0.273981 -1.094422 -0.268005 1.506104 -0.435095 0.763712 4.371271 1.207042 -5.917875 0.030161
wb_dma_ch_rf/wire_ch_adr1_dewe -1.793584 0.965887 0.525606 0.283778 -2.195992 0.866697 -0.027195 -0.502866 -0.643688 1.215192 -0.591333 -1.047477 0.994796 0.528864 -1.623490 -0.252836 0.346736 -0.634809 0.407070 -0.183244
wb_dma_ch_rf/always_17/if_1 3.226761 3.302055 -2.032489 1.153486 -2.201503 1.617792 0.693136 -4.229321 -2.884766 -0.367531 -0.165944 1.459246 -1.521603 -1.903817 -0.944940 0.683363 -0.079439 -1.134221 0.669057 1.477869
wb_dma_de/assign_71_de_csr 2.131539 -3.686656 -3.234362 2.709126 1.893817 0.536060 0.948002 0.855234 -2.249626 -0.626409 -1.509121 1.499990 -0.695678 -0.207549 1.446465 0.977310 -1.392669 -1.680690 -3.658725 -1.227321
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 0.488631 1.862286 1.318941 -0.579894 0.273774 -0.033381 0.116674 -0.595171 -0.475054 -2.210206 -0.298721 -0.394843 -1.702544 1.070212 -1.375268 -1.904701 -1.413967 -0.992953 0.428601 0.680632
wb_dma_ch_sel/always_42/case_1 1.725030 0.442825 1.832782 -1.065731 1.379191 -0.485594 -3.936584 1.537368 -2.950127 -1.598312 -0.248259 -1.978538 -1.667883 1.006226 2.237124 0.577127 -1.161871 1.456285 -5.308424 1.021765
wb_dma_ch_sel/always_1/stmt_1/expr_1 1.187196 -2.504169 -1.925764 3.366192 0.593722 -1.078977 1.582229 2.759698 -0.249474 1.684125 -2.531305 3.654778 -0.323143 0.129943 2.066942 1.556457 0.536661 -3.254471 -3.155699 -0.473965
wb_dma_ch_sel/always_6/stmt_1 0.786179 -0.376904 -1.751938 3.433653 -0.481324 -0.733199 2.917203 2.410074 0.963444 3.105389 -2.632509 3.122844 0.967125 -0.725177 3.172044 1.413890 1.332619 -3.273706 -1.017391 -0.937856
wb_dma_ch_rf/reg_ch_chk_sz_r 3.368687 1.185742 0.195941 -2.301670 -0.376861 -1.505779 -1.276135 -4.052323 -0.705385 -0.688693 -1.247532 0.625606 -1.868435 -0.774868 0.619537 0.236880 -0.764066 0.375369 1.080966 1.364546
wb_dma_ch_sel/always_3/stmt_1 2.046952 -1.805419 -2.561274 2.479271 -0.509099 1.493533 2.546136 -3.606377 -1.466980 2.317115 -0.758192 -0.461662 1.692577 -3.610468 1.302182 0.923345 -0.698727 0.032009 -0.094816 -0.281797
wb_dma/wire_pointer2_s -1.737375 1.295690 -1.015906 0.394183 0.413798 1.150953 -0.780504 0.857146 -2.234765 -0.873424 0.854452 0.239454 -0.310065 0.258415 -0.967935 -0.783387 1.914759 -0.199589 -2.565795 -0.472398
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.664440 -1.081851 -0.623843 0.489599 1.123311 -0.780417 1.748520 -1.384547 0.505247 -0.815965 -2.282500 1.473786 -1.498326 -0.133977 0.509459 -2.205606 -1.426155 -1.345136 0.379677 -0.203555
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 -1.428455 0.438090 0.472956 0.221944 -1.000611 -0.029836 -0.538383 0.638305 -4.237204 -3.790751 1.757425 -2.434888 -1.289535 2.130552 -3.357669 1.338133 0.708764 -3.335339 -0.379235 1.189761
wb_dma_ch_rf/input_de_txsz 3.728999 1.232192 -3.070711 -1.047299 -1.626706 0.449699 -0.516601 -2.777594 -3.139009 -0.093123 1.098828 -1.645929 0.335213 -2.037815 2.190089 3.832080 -0.225031 1.065631 0.873813 -0.869136
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.891063 -2.752418 -1.854366 0.539902 1.076908 -0.388497 1.509789 -0.509188 -0.622956 0.857813 -1.599120 1.865207 -0.319165 -0.745177 1.252161 -2.955372 1.849356 -1.070071 -0.587929 -1.231396
wb_dma_wb_if/input_pt_sel_i 0.735442 4.134557 0.762384 1.024749 1.278695 2.956570 0.342591 -1.484815 -5.166477 -3.020206 0.596684 -3.418612 -1.467571 1.627783 0.353635 -1.472136 0.873713 -1.046794 -5.559528 0.350586
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.278075 -0.604266 2.850885 -1.042581 -0.598611 -2.764139 -0.240783 -0.569259 2.000783 3.327885 -1.107977 -0.992290 1.838812 -1.010117 1.950794 1.446851 0.922153 0.447153 0.472963 1.117510
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 1.223428 -2.905241 -1.984872 1.082622 0.921954 -0.735503 1.674977 -0.830568 0.902486 1.277632 -2.042916 1.910638 0.129429 -1.186335 1.821056 -0.437941 -0.073949 -0.374119 -0.042216 -0.904987
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond 0.332254 -1.636019 -5.077854 4.077536 1.762303 3.149745 1.805735 -0.945256 -1.623260 1.555748 -2.384621 -0.405014 2.164078 0.397952 2.412861 3.148215 1.469794 -3.909172 -1.303313 -2.719118
wb_dma/wire_mast0_go 0.579369 1.787520 1.358026 -0.601002 0.255047 -0.091393 0.208997 -0.665256 -0.402409 -2.175773 -0.345747 -0.371735 -1.700136 1.028719 -1.313399 -1.928077 -1.430777 -0.972921 0.458908 0.715948
wb_dma_ch_rf/always_1/stmt_1 -0.817464 0.627173 -0.239195 -1.746909 0.044376 -1.162722 -2.486016 2.075046 0.427631 -0.498895 0.918859 1.531584 -0.712586 1.828127 0.085261 1.612172 2.420574 -0.137572 0.243102 0.037893
wb_dma_ch_rf/always_10/if_1 1.359403 -1.421562 2.401588 -0.593945 0.519770 -3.502222 1.481320 -2.015438 2.390087 2.330099 -3.317690 0.458812 0.231653 -1.004878 2.269790 -0.796458 -0.399662 -0.901917 0.707185 1.112997
wb_dma_ch_sel/assign_165_req_p1 0.505805 1.800215 1.309475 -0.591834 0.244384 -0.119548 0.169825 -0.605101 -0.390428 -2.111348 -0.316704 -0.372243 -1.656445 0.997970 -1.324778 -1.866063 -1.437492 -0.991480 0.460679 0.656577
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond 3.420628 1.078897 0.087752 -2.205501 -0.344446 -1.525872 -1.112271 -4.117343 -0.688380 -0.633282 -1.349113 0.640450 -1.805920 -0.875428 0.689899 0.184124 -0.799845 0.379615 1.101929 1.290397
wb_dma_de/always_23/block_1/case_1/block_8/if_2 2.006358 -1.020392 -3.758579 1.591832 -0.095478 1.138124 2.341050 -0.133190 -1.922305 -0.352318 0.172799 -0.747045 0.577152 -1.282936 1.867910 1.295683 -0.831009 -0.628462 0.244008 -2.315191
wb_dma_de/always_23/block_1/case_1/block_8/if_3 0.723413 -0.368613 -1.707387 3.396223 -0.518184 -0.817229 2.828479 2.379998 0.990390 3.100751 -2.633501 3.246024 0.926081 -0.684453 3.088525 1.372354 1.429963 -3.290735 -1.061375 -0.828495
wb_dma_de/always_23/block_1/case_1/block_8/if_1 1.913280 -1.450701 -3.215998 2.781961 0.747746 0.969484 2.430463 0.287276 -1.069011 0.917041 -1.668350 0.837745 0.633425 -1.276801 2.669435 0.872467 -0.746374 -1.742323 -1.357697 -1.774130
wb_dma_ch_sel/always_2/stmt_1 2.512172 -2.034147 -0.569461 -1.120562 -1.053519 -1.903971 1.389519 -3.993320 0.515125 2.308759 -0.909448 -1.367931 1.260590 -3.088168 2.270847 1.245530 -0.643986 1.888230 2.120185 -0.158503
wb_dma_ch_sel/assign_115_valid 1.476582 -1.641620 -0.315110 -1.731837 -0.151592 -2.949777 -1.305831 -1.433357 1.374952 2.592540 -1.479862 1.712176 0.453988 -1.004886 2.841426 2.386244 1.975282 0.639221 0.618566 0.508630
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 5.895457 -1.574448 -0.560404 -1.347332 3.357708 -1.320155 -2.077167 -2.880191 -1.459009 -5.453609 0.931225 1.612409 -3.098214 -1.448947 -0.141902 2.554089 -2.877322 2.771158 -3.270399 2.959238
wb_dma/wire_de_txsz 4.009166 2.924285 -2.535937 -0.244907 -3.161903 0.019160 -0.032941 -2.864213 -2.604339 1.186435 0.306981 0.096672 0.069996 -2.383154 2.023996 4.089625 0.587902 0.121440 1.151798 0.178505
wb_dma_wb_slv/input_slv_pt_in -0.933983 0.456342 -0.521709 0.655744 -1.427108 -0.344542 -0.058241 0.464407 -3.569799 -1.962275 -0.596133 -0.472468 -1.192353 1.038032 -1.688579 0.677468 0.823848 -2.795441 -1.501868 0.161854
assert_wb_dma_ch_sel/input_ch0_csr 1.233712 -2.343707 -2.383766 -0.125971 0.027811 -0.558461 1.541229 -1.223278 0.145724 0.076344 -0.153902 0.274165 0.103209 -1.190238 1.022682 0.028557 -0.203376 0.703163 1.577665 -1.356167
wb_dma_de/always_23/block_1/case_1/block_7/if_1 0.412731 0.390411 -4.664922 4.884133 0.159496 3.119628 2.156243 -1.004108 -1.390624 2.588818 -2.894630 1.203684 1.841280 0.300119 1.905133 3.448978 2.315988 -4.877158 -1.031142 -1.701205
wb_dma_ch_sel/assign_149_req_p0 -0.483932 -0.916125 0.253414 -1.371294 -2.193101 -2.086508 -1.183568 -1.739850 0.922563 3.897177 -2.050195 0.648725 1.575450 -0.502723 1.236936 1.953055 2.340694 0.084436 1.005740 0.265271
wb_dma_de/wire_adr0_cnt_next -1.921861 1.554368 0.827340 -0.514138 2.085451 -0.622105 0.907625 -0.876955 1.248881 -3.164671 1.383450 -0.817285 -0.755856 0.977890 0.332184 -0.696016 5.165921 4.530554 -3.531305 0.122527
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 1.472662 -0.178349 0.647553 2.637341 2.089504 1.678148 -0.196534 -2.439789 1.256665 -1.690709 -0.660654 -1.325837 1.150139 1.286077 -1.747881 5.113774 0.325588 0.010991 -2.595351 2.952249
wb_dma_ch_rf/always_23/if_1/block_1 -2.528529 -0.039033 -0.913126 1.049970 -2.223798 2.479888 0.555532 -1.867813 -1.182696 0.641709 0.729223 -0.669601 0.879545 -0.210357 -3.733615 -1.328240 0.693390 0.085402 1.203120 -0.030956
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.789019 -2.799298 -1.854354 0.668200 1.092391 -0.371784 1.551431 -0.577672 -0.602726 0.790455 -1.579749 1.828849 -0.304108 -0.755099 1.242357 -2.838021 1.830006 -0.984670 -0.680719 -1.158021
wb_dma_rf/wire_ch0_txsz 2.118610 4.977314 -2.662044 0.482800 -3.899990 1.752849 -0.623726 -1.198036 -2.776580 2.141291 -0.797940 3.447468 -0.758338 -1.740182 0.483113 2.291647 0.901275 -2.029931 -0.143633 -0.233902
wb_dma_ch_sel/assign_134_req_p0/expr_1 -2.168076 -1.474608 -0.193910 -0.250840 -1.965626 -0.076328 1.206613 -3.142730 -1.799790 2.504546 0.506477 -1.604841 1.460946 -1.836197 -0.526617 -1.742395 3.338653 1.111774 0.347371 0.028460
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 0.329900 -4.064077 -0.632054 1.750079 0.891292 -2.711176 0.745883 1.808825 1.830191 1.973131 -2.959729 4.890179 -0.933711 0.370299 1.152026 0.153361 1.152507 -1.998479 -1.973784 0.475129
wb_dma_de/always_6/if_1/if_1 3.347222 3.331056 -1.953454 1.077951 -2.256588 1.602422 0.692464 -4.408064 -2.766178 -0.247852 -0.315070 1.558512 -1.509121 -1.963463 -0.990219 0.631010 -0.276983 -1.252174 0.827330 1.556402
wb_dma_ch_sel/assign_128_req_p0 1.777560 1.061076 -0.052552 -1.679000 -3.457628 -0.436156 0.595406 -4.645875 -2.233740 1.247445 1.104529 -4.195684 1.362237 -2.303233 0.470794 1.895836 0.180814 2.870471 1.656707 0.067996
wb_dma_de/assign_77_read_hold/expr_1 0.619480 1.857569 1.381841 -0.660063 0.244695 -0.136428 0.203915 -0.668185 -0.394807 -2.208674 -0.337125 -0.390662 -1.763397 0.996206 -1.374210 -1.938660 -1.507667 -0.985561 0.519984 0.687307
wb_dma_de/wire_de_adr0 -3.133559 -0.508879 3.259911 -0.927760 3.524087 -1.709910 -2.173636 1.193838 1.146860 -0.498585 1.072105 0.863363 -0.041163 0.648099 1.002558 -0.782425 5.478699 1.836892 -4.474757 2.610962
wb_dma_de/wire_de_adr1 -0.909954 -0.860771 -1.410761 0.776980 -0.201224 1.773726 0.557072 -1.380821 -0.738082 -0.691446 1.473993 0.262048 -0.137373 -0.673392 -2.378781 -1.131132 0.404661 0.674042 0.800953 0.162577
wb_dma_wb_mast/always_4 0.557295 1.760875 1.299936 -0.588815 0.271427 -0.142416 0.192047 -0.624808 -0.378986 -2.088371 -0.331429 -0.376805 -1.658235 0.968807 -1.265972 -1.819971 -1.428066 -0.954380 0.486904 0.656480
wb_dma_wb_mast/always_1 -1.523116 0.261632 0.470254 0.486477 -0.375486 0.819882 -2.154729 1.273085 -4.079364 -2.375424 -1.048038 -0.304530 -0.938850 1.889431 -1.616839 1.425531 1.601978 -0.990122 -6.088944 0.495902
wb_dma_rf/wire_ch3_csr -0.291971 3.202310 -0.344142 1.824917 0.248120 2.288958 -2.394070 0.515531 -0.806883 -0.771667 -1.555038 -1.339265 -0.257680 2.697578 1.315489 2.966416 2.518423 1.448537 -4.982741 0.080387
wb_dma_ch_rf/reg_ptr_valid 0.532626 -5.621096 -3.117207 1.734579 1.764661 0.658225 0.549204 -1.559387 -0.918965 -0.777078 -0.525743 2.788926 -1.303502 -0.701384 -1.756691 -1.329043 -0.523165 0.087636 -1.527974 -0.049402
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.670730 -1.014127 -0.606847 0.515383 1.178044 -0.720147 1.769581 -1.342861 0.474579 -0.943163 -2.280532 1.538008 -1.599234 -0.095277 0.394403 -2.367959 -1.490594 -1.410661 0.382300 -0.158004
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.179414 0.468605 4.184096 0.138878 -2.534456 -1.879478 1.864835 -1.419001 0.725136 4.181139 -0.753750 -4.512234 3.293837 -1.506328 1.272534 0.814063 0.536157 0.869011 -0.066834 0.938848
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 -1.221509 0.538125 4.218566 0.022132 -2.572989 -1.889925 1.729796 -1.450297 0.791290 4.168503 -0.703920 -4.558756 3.339318 -1.519216 1.223051 0.861649 0.516682 0.994201 0.046404 0.993358
wb_dma_ch_sel/always_9/stmt_1 1.218108 -2.939835 -1.930029 1.107061 0.959500 -0.725538 1.683491 -0.826265 0.961262 1.358875 -2.134943 1.981909 0.147526 -1.160611 1.895579 -0.494804 -0.083985 -0.423543 -0.081362 -0.882383
wb_dma_rf/assign_6_csr_we/expr_1 1.220264 -1.765627 2.146631 -3.061482 0.139840 -4.534388 -3.831790 -0.362405 -0.813928 0.894907 -2.106611 4.143237 -2.954137 0.380822 -0.197605 -1.186760 -0.135690 -1.270677 -1.506142 2.551937
wb_dma_ch_sel/assign_154_req_p0 -0.413511 -0.739400 0.334550 -1.245937 -2.194890 -2.054969 -1.220841 -1.793069 0.751798 3.892104 -2.094187 0.578670 1.530727 -0.478113 1.205729 2.080605 2.424939 -0.040203 0.712782 0.402867
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 3.726085 1.086938 -3.023991 -1.117924 -1.603797 0.278521 -0.474186 -2.789875 -2.940497 0.015126 1.073046 -1.568965 0.402530 -2.084666 2.222166 3.827421 -0.161083 1.129253 1.016575 -0.854744
wb_dma/wire_ch5_csr -1.424850 1.572342 -0.749508 1.197780 0.883962 2.039680 -1.725784 -0.901910 -2.297040 -1.685112 -0.426099 -1.236284 -0.488081 2.003538 -0.274845 1.335062 4.056154 0.933959 -4.818041 0.466457
wb_dma_ch_pri_enc/wire_pri10_out 1.655793 -1.006130 -0.496269 0.483918 1.182387 -0.790635 1.736299 -1.429868 0.499315 -0.889232 -2.317614 1.492029 -1.564588 -0.108474 0.435457 -2.313590 -1.440906 -1.382655 0.331719 -0.110100
wb_dma_ch_rf/assign_20_ch_done_we 2.768775 1.360718 -0.277702 -0.577253 -0.040748 -1.494795 -0.241027 -0.864565 -0.774664 0.351180 -1.574910 0.395289 -0.539450 -0.220622 2.544559 1.823014 -0.047638 -1.631690 -0.197391 0.238912
wb_dma_wb_mast/input_wb_ack_i -2.148341 1.432922 0.045452 1.427934 -0.988780 0.997730 -2.097139 -0.973398 -5.701517 -2.468838 -2.832627 -1.195258 -1.069367 2.802523 -3.018080 3.055264 2.123212 -4.878106 -5.211909 0.859617
wb_dma_ch_rf/always_17/if_1/block_1/if_1 3.315655 3.348698 -2.034772 0.952364 -2.225350 1.544744 0.524098 -4.239459 -2.795952 -0.384882 -0.181874 1.659749 -1.634290 -1.858002 -0.986213 0.656793 -0.186868 -1.208218 0.892823 1.477258
wb_dma_rf/input_dma_rest 0.214093 -2.542216 -0.255820 0.108661 1.455095 -0.389261 -1.377234 0.783193 -1.110631 -1.572119 -0.059016 0.931214 -1.468368 1.143653 -1.158363 -0.039710 -0.761694 -0.160557 -2.485076 0.393828
wb_dma_ch_sel/always_5/stmt_1 3.468548 4.285018 -0.556978 1.107027 -1.799109 -0.834100 1.493576 -0.348794 1.927845 -1.800889 -1.875838 2.414874 -1.642437 1.685682 0.121121 3.343321 1.415605 -1.546775 1.388527 1.695692
wb_dma_ch_sel/always_40/case_1 0.474221 -5.620828 -3.159979 1.793253 1.809834 0.735932 0.512482 -1.516783 -1.023041 -0.910364 -0.467846 2.784195 -1.414720 -0.614786 -1.832127 -1.337048 -0.448164 0.129507 -1.652394 -0.059347
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 -0.952975 -0.902476 -1.439617 0.822389 -0.190275 1.799615 0.613917 -1.398163 -0.729192 -0.690038 1.482699 0.231013 -0.124548 -0.706305 -2.434399 -1.139146 0.378109 0.664479 0.826338 0.110230
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.202395 -0.714955 2.857119 -1.098344 -0.626291 -2.960902 -0.173792 -0.604141 2.169244 3.570199 -1.243902 -0.952097 1.958385 -1.067517 2.135204 1.490460 0.867193 0.467249 0.591162 1.085844
wb_dma/wire_de_csr 2.140245 -3.702281 -3.322121 2.848326 1.980745 0.639713 1.013424 0.990483 -2.284785 -0.601175 -1.600525 1.541474 -0.677172 -0.199223 1.559430 0.969209 -1.485924 -1.868548 -3.759266 -1.350191
wb_dma_de/always_23/block_1/case_1/block_1/if_1 1.528045 -0.112759 0.534580 2.776282 1.935779 1.970141 -0.400207 -2.277474 1.063271 -1.680074 -0.647105 -1.278864 1.081164 1.227007 -1.754245 5.043501 0.171679 0.180548 -2.827350 2.954491
wb_dma_ch_sel/always_37/if_1/if_1 0.514175 0.806528 2.388317 -0.652851 1.098556 -3.062509 0.387391 -1.356164 -1.015660 -2.025873 3.343338 1.877285 -2.922196 -0.637039 -1.018973 -0.736069 3.868098 1.740632 -3.285572 3.510017
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.479769 1.812998 1.324963 -0.553079 0.241529 -0.017857 0.101017 -0.562731 -0.461432 -2.174834 -0.225559 -0.387794 -1.682942 1.024494 -1.369961 -1.793368 -1.306216 -0.961036 0.346607 0.716362
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 1.241478 -2.975146 -1.982323 1.152994 0.937229 -0.749443 1.720522 -0.812865 0.999847 1.375482 -2.169769 1.995177 0.133090 -1.187730 1.912424 -0.468242 -0.117578 -0.461707 -0.050087 -0.925438
wb_dma_de/always_23/block_1/case_1/block_9/if_2 0.993310 -0.457530 -1.957974 3.438927 -0.568276 -0.787954 3.111245 2.216052 0.930285 3.094190 -2.705507 3.243752 0.894158 -0.849572 3.240897 1.375314 1.295192 -3.284871 -0.907447 -0.994156
wb_dma_ch_rf/always_10/if_1/if_1 1.470052 -1.688395 2.126571 -0.541439 0.631737 -3.500708 1.615751 -1.941852 2.468653 2.316478 -3.394417 0.593834 0.210576 -1.059816 2.393161 -0.924398 -0.625933 -0.957737 0.898283 0.889915
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 1.693213 -1.169198 -0.657704 0.492033 1.136991 -0.797653 1.841008 -1.418418 0.552345 -0.794354 -2.307728 1.460228 -1.453652 -0.222861 0.544171 -2.221752 -1.425036 -1.277219 0.454160 -0.225518
wb_dma_ch_sel/input_ch3_adr0 -1.844189 -1.339777 -0.277323 -0.671313 0.838795 -1.183360 1.553934 -0.540898 -3.226301 -2.959646 1.484196 0.320889 -1.701131 0.623158 -2.093210 -2.895712 3.549644 -1.762100 -1.337703 0.489212
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 1.095956 -2.690792 -1.885168 3.404546 0.747622 -1.138891 1.493179 2.804584 -0.249130 1.581950 -2.626970 3.851879 -0.450789 0.276621 1.977663 1.480742 0.597531 -3.298820 -3.411646 -0.337028
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 1.204234 -2.888499 -1.933527 1.083747 0.925685 -0.703464 1.626811 -0.760251 0.967202 1.332204 -2.097366 1.944668 0.133670 -1.143577 1.848636 -0.448288 -0.127631 -0.445766 -0.048538 -0.863422
wb_dma_de/wire_de_txsz 3.879913 3.059368 -2.478775 -0.187049 -3.199232 0.126820 -0.017268 -2.781119 -2.637317 1.146093 0.383850 0.117989 0.072868 -2.310189 1.909179 4.078201 0.648180 0.070524 1.044734 0.222958
wb_dma_rf/input_de_adr1 -0.881134 -0.815079 -1.384721 0.767142 -0.205815 1.781213 0.517005 -1.418289 -0.717537 -0.675344 1.456836 0.268218 -0.117985 -0.653687 -2.358988 -1.024983 0.387239 0.619050 0.768828 0.203785
wb_dma_rf/input_de_adr0 -2.136255 -0.139580 2.320823 -2.403563 3.547932 -2.453133 -2.937893 1.673525 -0.288723 -2.804700 2.153439 1.446756 -1.503773 1.506367 0.170123 -0.115177 5.057783 0.341170 -3.184082 2.464984
wb_dma_de/always_2/if_1 -2.028815 0.455029 2.364115 -0.465260 2.613572 -2.198767 -0.594955 0.697812 2.697268 -1.474572 0.381788 1.826668 -0.617542 0.859628 1.157617 -0.098913 6.247152 3.409091 -3.931620 2.392746
wb_dma_ch_sel/assign_102_valid 1.368312 -1.647730 -0.297418 -1.646232 -0.105931 -2.869678 -1.214015 -1.457752 1.321129 2.537475 -1.456332 1.616422 0.453881 -1.005832 2.744317 2.286190 2.053953 0.659457 0.493709 0.536416
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 -1.135960 0.053256 2.798693 3.344824 2.380859 0.140597 2.058633 -2.267352 -1.506463 0.145486 2.382285 -2.296704 1.142045 -1.126057 -0.207370 0.273748 3.169575 0.752165 -4.970387 2.591822
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.854113 -2.716732 -1.804098 0.571953 1.109423 -0.349684 1.476333 -0.502595 -0.644533 0.754325 -1.525377 1.827622 -0.308174 -0.717376 1.193360 -2.890438 1.900171 -0.962504 -0.694078 -1.157821
wb_dma_wb_mast/assign_4_mast_err 1.615840 -1.597944 2.145189 -0.593081 0.486086 -3.559341 1.661489 -2.125529 2.412056 2.336248 -3.401475 0.493127 0.214521 -1.173600 2.408717 -0.861533 -0.645074 -0.912382 0.998784 0.898384
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond 0.497912 -2.553982 -2.285649 2.658352 1.184772 -0.634745 2.495207 2.453695 0.713900 2.034025 -2.051394 1.495287 1.303340 -0.438342 3.459876 1.106863 0.581639 -2.408724 -1.241464 -2.010604
wb_dma_ch_rf/always_2/if_1 0.542670 -5.495553 -3.168798 1.773636 1.701491 0.695130 0.556439 -1.521315 -0.988687 -0.791239 -0.499245 2.703796 -1.318229 -0.668871 -1.722338 -1.222859 -0.518116 0.081818 -1.564704 -0.090486
wb_dma/input_wb1_err_i 1.483647 -1.628367 2.330403 -0.590251 0.533308 -3.626704 1.527867 -2.040810 2.560465 2.505924 -3.400776 0.492693 0.339006 -1.130677 2.456898 -0.781365 -0.535801 -0.907439 0.851952 1.016378
wb_dma_ch_sel/assign_133_req_p0/expr_1 -2.103354 -1.446277 -0.112792 -0.290417 -2.023242 -0.164478 1.225009 -3.108010 -1.654999 2.616398 0.407804 -1.565781 1.541866 -1.910132 -0.420336 -1.742384 3.309190 1.078568 0.470202 0.055690
wb_dma_ch_sel/assign_136_req_p0/expr_1 -0.312683 -0.883254 0.112245 -1.316531 -2.165881 -2.102518 -1.208912 -1.741386 0.898368 3.781387 -2.088644 0.810432 1.424357 -0.485784 1.290639 2.012640 2.299903 0.019227 1.002789 0.281937
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.231450 -0.725278 2.791256 -1.033460 -0.597751 -2.905498 -0.111407 -0.502679 2.114918 3.461644 -1.207117 -0.923346 1.871112 -0.999948 2.112424 1.466248 0.894052 0.356210 0.541201 1.027090
wb_dma_ch_sel/input_dma_busy 1.278988 -2.369397 -2.420369 -0.104475 0.037359 -0.579514 1.609970 -1.199683 0.171169 0.117802 -0.232391 0.287061 0.079065 -1.206878 1.100737 0.012333 -0.300722 0.707826 1.621340 -1.430354
wb_dma_ch_sel/assign_4_pri1 1.783897 -0.495964 -0.993064 -0.711806 0.316472 -0.672567 1.697869 -1.808691 -0.272036 -2.067794 -0.481894 -0.108243 -1.609837 -0.151188 -0.323879 -1.854663 -1.653861 -0.262216 2.000111 -0.617234
wb_dma_de/always_2/if_1/cond -0.578895 -0.402241 0.062799 0.512269 -0.128336 -2.212820 2.140273 1.963715 4.122558 0.078024 -0.924553 1.727499 0.162957 0.900600 1.234386 0.732422 2.535780 1.712966 0.624012 -0.426371
wb_dma_ch_rf/reg_ch_csr_r -0.377858 -0.642985 1.587756 2.482908 3.011001 0.772652 1.830711 -2.494354 0.301492 -2.063121 1.302013 -2.409518 0.582701 1.737799 -2.251101 2.846383 1.836855 -1.516486 -2.604074 2.212798
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.796871 -1.083441 -0.554594 0.442712 1.159017 -0.837450 1.853543 -1.429573 0.581910 -0.859251 -2.392222 1.531256 -1.588700 -0.135727 0.517014 -2.341314 -1.563225 -1.399732 0.497831 -0.189224
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.111187 0.530337 4.216559 0.084112 -2.604034 -1.945658 1.822660 -1.404791 0.763702 4.165493 -0.776625 -4.462085 3.287422 -1.518566 1.317011 0.899344 0.546015 0.852004 -0.041697 1.014701
wb_dma_wb_if/wire_slv_we -2.658030 2.785771 1.903086 1.622789 -0.126225 0.213876 0.117546 -0.105234 -3.364507 0.806859 1.326393 1.274391 -0.433107 -1.486278 -1.374885 -2.506094 2.897234 0.432581 -6.040355 1.226784
wb_dma_de/assign_70_de_adr1 -0.857186 -0.928813 -1.424802 0.772281 -0.191669 1.759786 0.645030 -1.431480 -0.669028 -0.633043 1.420332 0.310856 -0.109576 -0.700829 -2.343897 -1.129948 0.372681 0.711080 0.842589 0.126239
wb_dma_ch_sel/always_38/case_1/stmt_4 1.998924 -1.462262 -3.208814 2.776014 0.734397 0.928921 2.462199 0.318575 -1.044960 0.957507 -1.722046 0.879499 0.665325 -1.311235 2.754692 0.908488 -0.746075 -1.756437 -1.302347 -1.809978
wb_dma_ch_sel/reg_ch_sel_r 0.464331 0.513502 2.476376 -0.819187 1.296386 -3.390181 0.435712 -1.105680 -0.924973 -1.989662 3.253916 1.962536 -2.978656 -0.526699 -0.841005 -0.921504 3.884573 1.444021 -3.151807 3.443151
wb_dma_ch_sel/always_38/case_1/stmt_1 1.409379 3.580652 -1.295908 1.837958 -3.932320 0.113489 1.124218 0.154094 1.623321 1.050814 -1.840202 1.957621 0.663861 1.357480 -0.258194 4.823054 2.809771 -1.222931 1.393659 0.924110
wb_dma_ch_sel/always_38/case_1/stmt_3 1.915431 -1.396370 -3.161623 2.810826 0.740163 0.966735 2.415204 0.343521 -1.095618 0.920347 -1.649660 0.864145 0.668152 -1.249924 2.721728 0.874779 -0.683969 -1.779610 -1.405944 -1.755249
wb_dma_ch_sel/always_38/case_1/stmt_2 2.495141 0.280306 -1.916399 2.170075 0.994316 0.807356 2.621216 -0.360699 -1.452884 -1.184207 -1.994196 0.486044 -0.982888 -0.283236 1.385929 -1.045102 -2.132860 -2.659794 -0.812993 -1.105218
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.475949 1.896599 1.459972 -0.625448 0.250294 -0.099552 0.125530 -0.630072 -0.415104 -2.234055 -0.286852 -0.456206 -1.719523 1.067379 -1.401803 -1.913302 -1.385631 -0.965866 0.386835 0.754216
wb_dma_ch_pri_enc/wire_pri30_out 1.750054 -1.052754 -0.610999 0.383175 1.107560 -0.805879 1.769197 -1.420458 0.497159 -0.875296 -2.244065 1.437840 -1.524835 -0.187519 0.476921 -2.249587 -1.588713 -1.300103 0.566787 -0.245930
wb_dma_ch_sel/reg_ch_sel_d -1.439372 -2.934914 1.096928 3.532932 -0.348655 -0.785647 6.456032 -2.728246 -1.011789 -0.118085 -1.316038 -2.272644 0.583136 -1.283023 -1.219014 -3.504090 2.206921 0.786384 -3.478284 0.574650
wb_dma_ch_rf/assign_14_ch_adr0_we -3.250507 -0.574796 3.331066 -0.923501 3.411315 -1.738390 -2.037714 1.085028 1.005295 -0.560716 1.082844 0.758225 0.011164 0.667857 0.829191 -0.768426 5.488338 1.636078 -4.435010 2.613716
wb_dma_rf/wire_ch1_csr -0.370848 3.270957 -0.056541 1.675878 0.147820 2.141848 -2.463117 0.619049 -0.598004 -0.599504 -1.789349 -1.309872 -0.233903 2.704153 1.307550 2.746367 2.333175 1.509299 -5.002655 0.023824
wb_dma_inc30r/always_1/stmt_1/expr_1 -2.542717 0.886425 -1.004894 3.259546 -0.851599 2.601309 2.895371 -0.878238 3.741100 1.290998 -0.148782 1.006578 1.138857 -0.699687 -0.881124 -1.281364 3.242583 4.474818 -0.691190 -0.459961
wb_dma_rf/wire_pause_req 1.532840 -1.112704 2.330539 -2.071867 0.466024 -4.099725 -1.955674 -1.723652 -2.287152 -1.908749 0.592130 2.299242 -3.732939 2.413018 -3.170507 0.607867 1.232642 -3.698549 -1.170975 3.630883
wb_dma_ch_sel/assign_95_valid -0.006243 4.698830 0.618475 2.637558 0.453955 1.988424 -0.068993 -1.714771 3.109670 1.870480 -1.802527 -1.687875 2.434730 0.589712 3.327768 4.545092 4.072146 2.399666 -2.153584 0.898814
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 0.334823 -3.077450 -3.697345 0.624634 -0.143572 1.232248 2.013573 -2.573570 -0.602164 -0.577221 1.239670 0.549650 -0.029763 -1.831634 -1.334737 -1.024155 0.113593 1.307233 2.269151 -1.170481
wb_dma_ch_rf/reg_ch_stop 1.424299 -1.699311 2.069123 -0.572097 0.619348 -3.457289 1.571321 -1.986449 2.428308 2.248218 -3.289254 0.543789 0.194584 -1.083132 2.315777 -0.914196 -0.581862 -0.916728 0.880231 0.867629
wb_dma_ch_sel/assign_146_req_p0 -0.203304 -0.790882 0.144965 -1.266016 -2.187557 -2.049921 -1.145742 -1.905017 0.740715 3.768513 -2.167674 0.733784 1.371878 -0.532782 1.228433 2.006307 2.270096 -0.017368 0.860989 0.360594
wb_dma_ch_sel/always_45/case_1/stmt_1 -1.729129 0.893523 0.562545 0.258192 -2.163512 0.813939 -0.034792 -0.531482 -0.533961 1.328804 -0.623741 -1.018597 1.056338 0.475962 -1.513732 -0.247478 0.358215 -0.590715 0.503562 -0.168764
wb_dma_de/input_dma_abort 1.456649 -1.636113 2.283271 -0.530762 0.598280 -3.556248 1.518741 -1.982230 2.481079 2.366657 -3.402309 0.573309 0.220806 -1.071486 2.373416 -0.917461 -0.563499 -0.980193 0.812324 0.996476
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.711504 -1.021903 -0.557142 0.468962 1.146475 -0.790714 1.815722 -1.442310 0.518637 -0.902432 -2.346763 1.504301 -1.582711 -0.104783 0.443668 -2.324385 -1.524360 -1.369431 0.460117 -0.182461
wb_dma_de/input_adr1 -1.705223 0.940182 0.522911 0.279215 -2.125001 0.835190 -0.013286 -0.462654 -0.606722 1.221066 -0.614899 -1.052386 1.024878 0.498476 -1.521652 -0.216868 0.376666 -0.592852 0.434123 -0.152761
wb_dma_de/input_adr0 -4.827720 -1.667148 3.062317 1.184435 1.949676 -1.276993 0.101540 1.968222 0.927808 1.888689 -0.194442 2.336659 0.618130 0.191521 0.042351 -2.944125 6.360118 -0.758070 -4.120785 2.637967
wb_dma_ch_arb/reg_next_state -1.364546 -2.617826 1.250480 3.428050 -0.289988 -0.742568 6.286928 -2.951509 -1.118279 -0.326154 -1.215922 -2.437161 0.477647 -1.207127 -1.348781 -3.443521 2.254333 0.887777 -3.580238 0.768898
wb_dma_wb_mast/input_wb_err_i 1.443994 -1.686009 2.202751 -0.635075 0.566872 -3.539798 1.546959 -2.008034 2.527450 2.422585 -3.306247 0.475774 0.286608 -1.117574 2.396599 -0.871886 -0.589577 -0.830207 0.972415 0.935458
wb_dma_wb_if/wire_wbs_data_o 2.010368 0.983501 -0.550195 2.229653 0.595972 2.213840 0.595487 1.511108 -2.117693 0.726105 -0.625604 -1.687770 1.450676 -1.531152 2.132955 1.458736 -4.285407 -1.450584 -2.766371 -1.353315
wb_dma_de/assign_73_dma_busy 1.031643 -0.386656 -1.102673 -2.747234 -1.370534 -3.041054 -0.565765 -2.497644 -3.611635 -1.165308 3.563031 2.043599 -2.832631 -0.322477 -2.048845 0.048564 2.917210 -0.894978 1.064958 1.117984
wb_dma_de/always_22/if_1 1.208367 -0.489716 1.667396 1.005609 1.384489 -0.595536 -0.320783 -2.672464 -0.485038 -1.350900 1.516185 -0.517044 -0.224605 0.972504 -3.038211 4.007835 0.503161 -1.311417 -2.015928 3.431758
wb_dma_rf/wire_ch2_csr -0.488269 3.303958 0.012154 1.704654 0.157037 2.203095 -2.485970 0.611515 -0.786511 -0.474938 -1.590549 -1.469684 -0.098731 2.597512 1.345779 2.761592 2.412732 1.570037 -5.129113 0.075064
wb_dma_de/input_de_start 1.984980 5.040019 -0.045276 1.336823 -3.785116 -0.260874 1.435709 -0.751773 1.397205 -0.354636 -2.560559 1.658685 -0.682208 2.097079 -1.098868 3.324728 1.713521 -2.272464 1.792314 1.628852
wb_dma_pri_enc_sub/always_3/if_1 1.711118 -0.987551 -0.499621 0.470249 1.139567 -0.822573 1.773749 -1.400120 0.543162 -0.859861 -2.344020 1.540919 -1.568149 -0.096963 0.423196 -2.331429 -1.503013 -1.392843 0.418859 -0.126198
wb_dma_ch_pri_enc/wire_pri28_out 1.643072 -1.049807 -0.654415 0.496689 1.157278 -0.757812 1.771622 -1.426772 0.482265 -0.821247 -2.237459 1.463726 -1.483037 -0.157119 0.486302 -2.197370 -1.348216 -1.277615 0.341942 -0.195015
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.274623 0.523977 4.210608 0.017317 -2.591896 -1.924950 1.680532 -1.393571 0.846764 4.236915 -0.764090 -4.345826 3.273536 -1.481953 1.196785 0.879766 0.667084 0.831585 0.050484 1.002159
wb_dma_ch_sel/assign_132_req_p0/expr_1 -2.349878 -1.531865 -0.141671 -0.301856 -2.021797 -0.135871 1.167382 -2.960683 -1.646301 2.566204 0.619106 -1.653532 1.604492 -1.816246 -0.509593 -1.690215 3.480312 1.225614 0.486636 -0.013896
wb_dma_ch_rf/always_25/if_1/if_1 -0.031328 1.690885 -0.728093 0.550481 -1.847755 -0.615527 1.820192 0.673449 0.813416 -2.562596 -1.192967 1.601843 -1.849164 1.293569 -0.487676 -0.761832 2.156021 2.223350 -1.091836 -0.209184
wb_dma_ch_sel/assign_98_valid/expr_1 -2.910896 0.771025 -0.292615 1.502524 0.615638 1.240814 0.221142 -3.587054 1.659543 1.522841 0.184551 -0.022931 2.000059 -0.243081 0.017751 2.048867 7.665136 2.587945 -1.640408 1.729741
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 -0.228542 0.455298 0.883330 1.825279 2.616506 1.151855 0.534419 -2.785935 -0.278612 -2.308368 1.717868 -2.032893 0.171946 2.262192 -2.356050 3.762559 2.724417 -1.365188 -2.644595 2.086570
wb_dma_ch_sel/reg_pointer 0.441891 -5.771556 -3.254392 1.843073 1.832588 0.688279 0.689361 -1.507592 -0.944169 -0.798906 -0.498028 2.826167 -1.330667 -0.692825 -1.702732 -1.396847 -0.426034 0.170327 -1.611249 -0.146644
wb_dma_wb_if/input_wb_err_i 1.412033 -1.636731 2.152538 -0.490287 0.646127 -3.473366 1.584577 -1.905329 2.408229 2.252353 -3.387421 0.671914 0.151480 -0.993838 2.321606 -0.888744 -0.482763 -1.006712 0.714404 0.919083
wb_dma_rf/input_de_csr 2.060539 -3.607358 -3.095497 2.617096 1.922831 0.542727 0.886649 0.969776 -2.137671 -0.552933 -1.529863 1.488239 -0.681466 -0.193592 1.462183 0.927588 -1.416254 -1.756847 -3.571218 -1.207255
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 0.488549 1.803852 1.299709 -0.572383 0.257579 -0.067548 0.128324 -0.591060 -0.409829 -2.127007 -0.302742 -0.383446 -1.655659 0.982405 -1.327750 -1.808403 -1.333417 -0.970376 0.435533 0.715264
wb_dma_ch_rf/always_5/if_1/block_1/if_1 -1.582741 1.132177 -1.053280 0.365427 0.409038 0.967053 -0.604805 0.766400 -2.100716 -0.713983 0.723761 0.282449 -0.269828 0.117403 -0.818317 -0.856917 1.742309 -0.202568 -2.360670 -0.540959
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.675597 -1.122252 -0.682989 0.460681 1.150146 -0.764699 1.773334 -1.388292 0.491337 -0.848280 -2.258357 1.521396 -1.521147 -0.146900 0.465240 -2.212829 -1.411794 -1.308258 0.411555 -0.207461
wb_dma_ch_sel/assign_165_req_p1/expr_1 0.493208 1.873047 1.317903 -0.576988 0.275834 -0.071793 0.131703 -0.587977 -0.432636 -2.199796 -0.236467 -0.379063 -1.686227 1.038991 -1.391441 -1.868409 -1.393079 -0.985501 0.439180 0.705783
wb_dma_ch_rf/input_de_adr0_we -1.470667 -1.163435 0.940063 -0.068536 0.534896 -1.628338 0.118772 2.302691 1.904288 1.313659 -0.573472 0.808349 0.721418 0.862512 0.962408 0.256915 1.361116 -0.783809 0.032888 -0.206583
wb_dma_ch_sel/assign_161_req_p1 0.535797 1.843419 1.352607 -0.579203 0.263831 -0.063884 0.131587 -0.592697 -0.441588 -2.225799 -0.296872 -0.378758 -1.725635 1.050183 -1.396055 -1.901425 -1.440676 -0.997611 0.429284 0.717657
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 -0.677990 -0.219019 1.654179 2.515962 2.626709 1.035745 1.583561 -2.385162 0.070395 -1.873057 1.333284 -2.228997 0.585448 1.808496 -2.506988 2.738344 2.048553 -1.868500 -2.600503 2.354002
wb_dma_ch_sel/assign_129_req_p0 1.767920 1.179590 0.010081 -1.727290 -3.549380 -0.468804 0.583013 -4.629622 -2.257233 1.220315 1.245748 -4.378802 1.346824 -2.329676 0.478563 1.890179 0.163623 2.945041 1.719771 0.077643
wb_dma_de/wire_de_ack 1.140935 -2.554715 -1.863664 3.327917 0.627652 -1.135056 1.592743 2.676419 -0.139387 1.633673 -2.594267 3.807428 -0.396956 0.138760 2.064444 1.410620 0.553802 -3.220241 -3.198756 -0.365649
wb_dma_ch_arb -0.799173 -1.651771 0.080073 2.122558 -0.763440 -0.583406 4.478479 -2.843064 -1.785262 -1.228835 -0.385160 -1.759263 -0.312679 -0.546427 -1.431546 -2.208684 2.968172 1.558093 -3.159420 0.523519
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 -0.822678 -2.788650 -1.830905 0.624463 1.108776 -0.378837 1.446875 -0.569941 -0.618774 0.862550 -1.622571 1.861915 -0.304217 -0.757481 1.297056 -2.844656 1.887577 -1.043186 -0.760556 -1.137309
wb_dma_pri_enc_sub/always_3/if_1/cond 0.582923 1.819769 1.383483 -0.627044 0.295497 -0.117148 0.227538 -0.688175 -0.419379 -2.219754 -0.348345 -0.420003 -1.724095 1.021244 -1.349636 -1.970592 -1.469854 -0.989765 0.485732 0.713408
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 0.328796 -3.164650 -3.842338 0.651973 -0.163399 1.267756 2.188600 -2.614268 -0.573621 -0.612203 1.305280 0.481296 -0.029361 -1.875555 -1.390958 -1.126978 0.101177 1.371182 2.387375 -1.249833
wb_dma/wire_de_txsz_we 3.786110 1.032750 -2.922258 -1.078355 -1.639976 0.155256 -0.442932 -2.962575 -2.848154 0.213348 0.909331 -1.555066 0.440917 -2.164235 2.321677 3.872613 -0.179992 1.117943 1.061776 -0.811160
wb_dma_ch_pri_enc/wire_pri16_out 1.754875 -1.085000 -0.630290 0.478615 1.172133 -0.800297 1.793574 -1.428935 0.540857 -0.833473 -2.327041 1.478465 -1.548758 -0.146269 0.480557 -2.298486 -1.544336 -1.349915 0.455423 -0.215999
wb_dma_ch_pri_enc 1.732026 -1.095438 -0.609960 0.447249 1.155280 -0.812512 1.826100 -1.417731 0.494917 -0.924473 -2.288549 1.498479 -1.591264 -0.109272 0.428121 -2.353833 -1.540682 -1.381875 0.458654 -0.189584
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 1.237437 -2.323626 -2.373200 -0.124271 0.084369 -0.537960 1.563179 -1.188085 0.133469 0.079787 -0.206036 0.316676 0.085705 -1.159188 1.020226 0.025311 -0.207090 0.693635 1.516347 -1.361505
wb_dma_ch_rf/always_11/if_1/if_1/cond 3.079121 -0.204250 0.792161 -1.721239 -0.761949 -1.963523 1.515224 -4.594605 0.037886 0.111786 -1.186771 -1.760573 -0.425250 -2.047435 0.947077 -0.655745 -2.115539 0.906414 2.558612 0.529681
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.116762 0.465237 4.191713 0.017258 -2.605119 -1.946054 1.804501 -1.448795 0.933443 4.318396 -0.793695 -4.519204 3.394148 -1.600498 1.378803 0.914502 0.445445 0.929214 0.203594 0.905457
wb_dma_ch_pri_enc/wire_pri7_out 1.756867 -1.024971 -0.542639 0.454466 1.169852 -0.798826 1.761922 -1.375789 0.596457 -0.848993 -2.353123 1.505561 -1.571692 -0.126425 0.447955 -2.395811 -1.622181 -1.436479 0.456373 -0.169463
wb_dma_ch_sel/always_6/stmt_1/expr_1 0.820079 -0.594987 -1.810128 3.397953 -0.402799 -0.847937 2.955359 2.266878 1.064758 3.172889 -2.765677 3.211244 0.952045 -0.823720 3.199826 1.280044 1.290468 -3.222885 -0.985258 -0.940607
wb_dma_wb_if/wire_mast_err 1.322815 -1.618800 2.139449 -0.560417 0.595179 -3.450021 1.520530 -1.849768 2.386780 2.173046 -3.218556 0.560529 0.179863 -0.942573 2.261419 -0.872599 -0.491083 -0.976471 0.840775 0.899090
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 2.881882 1.677933 -3.340650 1.624498 -2.490154 1.782622 0.500425 -3.708975 -2.502112 1.717020 0.130833 1.823274 0.104026 -2.923996 0.393868 2.525129 1.104160 -0.230134 0.359798 0.809007
wb_dma_wb_if/input_wb_cyc_i -1.631987 3.250941 2.355950 1.006405 -1.642987 1.404071 -0.181954 -0.342320 -7.104332 -1.069413 1.644929 -5.870147 0.567403 1.024662 -0.075363 -0.365049 2.467594 -1.645266 -4.561895 1.070348
wb_dma_ch_sel/assign_97_valid -1.286682 2.582441 0.363097 2.052111 -0.170229 1.109123 -0.898465 -2.006179 4.405062 3.707282 -1.926575 -0.274609 3.047800 0.250708 3.103575 4.982112 6.019936 3.684535 -1.722488 1.192150
wb_dma/wire_mast0_drdy 0.272006 0.603740 -3.462128 1.807761 2.117726 1.821893 -0.411064 -0.600060 -1.129194 0.159569 -2.337005 -0.063649 0.762716 2.519146 1.884932 3.580536 2.311006 -4.734409 -0.510240 -1.720579
wb_dma_ch_pri_enc/wire_pri8_out 1.746652 -1.037659 -0.601996 0.433601 1.182397 -0.795680 1.777071 -1.368640 0.497656 -0.955953 -2.302348 1.557240 -1.648891 -0.115983 0.397874 -2.411753 -1.595470 -1.407475 0.517436 -0.194762
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.665693 -0.962079 -0.485647 0.505532 1.175581 -0.730040 1.745049 -1.389803 0.455001 -0.955136 -2.312019 1.536382 -1.587743 -0.031293 0.382583 -2.346511 -1.498184 -1.409895 0.318177 -0.125446
wb_dma_wb_if/wire_pt_sel_o 0.694015 3.994627 0.681040 0.931504 1.135781 2.814053 0.394818 -1.359805 -5.134773 -3.028310 0.603765 -3.247074 -1.570746 1.597973 0.248928 -1.529869 0.883637 -1.091704 -5.322801 0.294625
wb_dma_de/assign_77_read_hold/expr_1/expr_1 0.509256 1.867970 1.355808 -0.587786 0.241798 -0.081844 0.137531 -0.608774 -0.471976 -2.204407 -0.252057 -0.380648 -1.713373 1.029156 -1.378843 -1.878375 -1.412599 -1.006137 0.425136 0.706928
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.797214 -2.722897 -1.839644 0.623465 1.092170 -0.382932 1.512662 -0.563056 -0.644152 0.860889 -1.686226 1.870245 -0.298389 -0.717384 1.294872 -2.825971 1.878640 -1.065761 -0.710814 -1.105345
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.664157 -1.033707 -0.527281 0.491423 1.164866 -0.781957 1.739192 -1.397295 0.492716 -0.810536 -2.288773 1.459437 -1.534362 -0.112544 0.433318 -2.276412 -1.433555 -1.363364 0.322725 -0.163316
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 -2.455382 -0.129437 -0.897641 0.986565 -2.238006 2.417909 0.518130 -1.915682 -1.112247 0.679666 0.679588 -0.670796 0.921155 -0.288773 -3.653159 -1.294446 0.590091 0.139243 1.252245 -0.037231
wb_dma_ch_pri_enc/wire_pri22_out 1.701588 -1.116916 -0.631703 0.471872 1.151916 -0.800509 1.813674 -1.443593 0.550350 -0.808935 -2.281589 1.484966 -1.510120 -0.194916 0.506244 -2.266259 -1.485620 -1.293873 0.476616 -0.190831
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.871157 -2.575771 -1.725165 0.623734 1.061254 -0.297531 1.380655 -0.506893 -0.655212 0.739575 -1.522056 1.812292 -0.320777 -0.644872 1.141729 -2.752071 1.889206 -0.984860 -0.835870 -1.045336
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.175585 -0.657258 2.801749 -1.076918 -0.624267 -2.825927 -0.179204 -0.670555 2.087564 3.427956 -1.173629 -0.984514 1.877305 -1.042613 2.050268 1.511218 0.900291 0.448482 0.494752 1.075388
wb_dma_ch_sel/assign_143_req_p0/expr_1 -0.191666 -0.925919 0.170804 -1.325086 -2.205846 -2.135974 -1.092714 -1.984439 0.851135 3.891508 -2.148746 0.665087 1.507451 -0.617187 1.365978 2.020294 2.223160 0.094899 1.037469 0.272680
wb_dma_ch_sel/assign_135_req_p0 -0.245545 -0.878891 0.181912 -1.317367 -2.094142 -2.084156 -1.189949 -1.766487 0.827809 3.769721 -2.077491 0.736808 1.407128 -0.488390 1.281615 2.028668 2.310259 0.053731 0.966651 0.300927
wb_dma_ch_sel/wire_gnt_p0_d -1.920086 -3.924343 0.100139 4.034310 -0.846146 -0.631103 6.166790 -2.328999 -0.779537 1.516083 -0.804723 -1.875972 1.834473 -2.044015 -0.468604 -1.840285 3.602125 1.825932 -3.870772 0.315525
wb_dma_de/assign_20_adr0_cnt_next 0.549532 -0.329263 0.620133 -1.908240 2.331234 -0.559500 -1.975090 -0.579709 0.398830 0.033567 0.597125 -1.829585 1.019691 -0.106177 1.428236 1.723309 -1.442675 1.155504 -0.847736 -0.988419
wb_dma_wb_if/inst_check_wb_dma_wb_if -0.552377 2.066721 -0.698529 -0.178699 0.522180 2.217346 -0.878502 -1.713917 -3.328401 -2.126392 0.283748 -1.284789 -1.552642 2.575122 -0.482231 -1.137649 3.083378 -0.328794 -2.910838 0.100461
wb_dma_ch_sel/assign_153_req_p0 -0.237407 -0.732998 0.156069 -1.404727 -2.177787 -2.043485 -1.308277 -1.798293 0.733100 3.662829 -2.015945 0.781461 1.339602 -0.428179 1.163562 2.026580 2.273532 0.003622 1.015774 0.318985
wb_dma_de/assign_82_rd_ack/expr_1 4.180367 2.274871 -1.224758 -0.405798 -0.480286 0.032101 -0.171807 -2.958327 -2.521149 -0.841858 -1.155205 -0.332378 -1.182994 -1.034997 1.751646 1.482479 -1.450943 -0.983357 -0.158723 0.278422
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 2.610808 1.533668 -0.132655 -0.642377 -0.032084 -1.366045 -0.314903 -0.810981 -0.975109 0.005690 -1.359971 0.235099 -0.723058 -0.043503 2.252979 1.627931 -0.144392 -1.659725 -0.200047 0.245453
wb_dma_de/reg_de_csr_we 3.995008 -3.088088 -0.449100 2.099988 1.363982 0.075428 0.270075 -1.086845 -2.384402 2.134062 -2.642083 -0.826852 1.117248 -2.930968 3.231128 2.116520 -4.925639 -0.802341 -4.586754 -0.333583
wb_dma/wire_wb0_ack_o -0.913770 0.480172 -0.666113 0.697140 -1.392474 -0.198190 -0.061840 0.354190 -3.873874 -2.254520 -0.532844 -0.473955 -1.321791 1.189598 -1.837672 0.659097 1.044749 -2.806171 -1.787191 0.228733
wb_dma_ch_sel/always_9/stmt_1/expr_1 1.196160 -2.869517 -1.897684 1.130733 0.951684 -0.740469 1.655323 -0.795040 0.982057 1.357552 -2.094159 1.965492 0.114685 -1.158349 1.865734 -0.462475 -0.106791 -0.435696 -0.101018 -0.865002
wb_dma_ch_pri_enc/wire_pri23_out 1.735680 -1.025004 -0.580847 0.479402 1.207699 -0.789932 1.860943 -1.432031 0.485929 -1.004485 -2.320160 1.544561 -1.651890 -0.110611 0.384415 -2.446026 -1.602434 -1.400526 0.418328 -0.181676
wb_dma_ch_sel/assign_103_valid 1.511581 -1.733172 -0.481862 -1.609603 -0.110200 -2.873535 -1.119418 -1.452103 1.356069 2.531062 -1.511775 1.714852 0.401298 -1.032430 2.833924 2.241138 1.878330 0.646193 0.642535 0.358584
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 -0.846696 0.660870 -0.227515 -1.743190 0.048844 -1.163491 -2.556163 2.169209 0.389407 -0.570923 0.933546 1.583123 -0.762635 1.868547 0.098524 1.602154 2.493862 -0.148066 0.216790 0.048775
wb_dma_rf/wire_ch1_txsz 1.263024 2.574438 0.381409 2.374412 0.942371 1.438438 1.080618 0.901672 -1.621949 -1.283455 -1.783351 0.216564 -1.044292 0.854099 0.416395 -0.984513 -1.902058 -3.443398 -2.421436 0.189747
wb_dma_de/always_23/block_1/stmt_13 1.027061 4.009767 -1.482436 2.367601 -1.492000 -0.394247 0.825646 3.249728 1.884584 0.238714 -1.460440 4.601453 -0.857733 1.454636 1.859778 3.108820 3.703015 -0.898426 -1.671063 0.278932
wb_dma_de/always_23/block_1/stmt_14 3.347259 -2.055981 -0.940978 -4.505326 1.477887 -2.043671 -3.428466 -5.637142 -1.741078 -3.615273 4.120753 0.284457 -1.768207 -2.384491 -1.276586 2.783736 1.682790 4.204939 1.503701 3.445649
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 3.071893 1.290953 -2.501480 0.272961 -0.632439 1.752101 0.410802 -4.310052 -2.997750 -1.395748 0.266225 -0.108338 -1.239471 -1.713759 -0.699622 0.150575 -1.121689 -0.234191 0.811189 0.427767
wb_dma_ch_rf/assign_25_ch_adr0_dewe -1.470517 -1.049335 0.976458 -0.043211 0.474357 -1.543972 0.071631 2.212080 1.809872 1.195329 -0.481306 0.680183 0.694769 0.833161 0.848418 0.229906 1.314829 -0.729368 0.014252 -0.164480
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 -1.666826 0.877350 0.571595 0.231568 -2.064648 0.764344 0.009275 -0.473669 -0.498936 1.270895 -0.579513 -1.039687 1.013273 0.423151 -1.437124 -0.210206 0.308619 -0.552013 0.504449 -0.157240
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 2.938107 -0.672486 -1.184215 -1.625318 -0.619209 -1.452005 -1.349050 -3.588609 -0.283900 1.538222 -1.092952 1.036870 -0.187525 -1.863741 2.060645 2.057762 0.636577 1.349502 0.597586 0.680031
wb_dma_ch_rf/input_ch_sel 0.779151 -2.927006 -1.069423 -0.612381 0.921735 -3.455559 -1.019928 1.987093 -3.688781 -1.033291 2.380198 3.258640 -2.716448 1.235938 -0.594109 1.248790 2.028227 -3.396988 -2.528496 0.682338
wb_dma_ch_sel/always_45/case_1/stmt_2 -0.913558 -0.905887 -1.411286 0.791352 -0.153019 1.784030 0.480455 -1.354180 -0.700374 -0.659606 1.445507 0.294257 -0.118598 -0.656293 -2.365656 -1.104601 0.374449 0.675631 0.785210 0.164413
wb_dma_wb_if/wire_wb_addr_o -1.014869 1.171400 1.638961 1.005944 -2.119298 0.768014 1.902195 -0.855990 -1.089472 1.154897 0.273100 -3.670856 1.619654 -0.558038 -0.623942 -0.533642 -0.424030 0.492076 -0.373641 -0.104985
wb_dma_ch_rf/wire_ch_txsz_we 2.956674 1.414151 -3.372845 1.598948 -2.447635 1.569956 0.634875 -3.770593 -2.343617 1.691235 -0.047896 2.027426 -0.051449 -2.955663 0.389730 2.302325 0.912899 -0.262231 0.524312 0.771842
wb_dma_de/assign_70_de_adr1/expr_1 -0.807630 -0.907186 -1.446153 0.791215 -0.187724 1.715507 0.615102 -1.402158 -0.694990 -0.642182 1.381737 0.323062 -0.117922 -0.711454 -2.309216 -1.089141 0.322428 0.619244 0.835422 0.104253
wb_dma_ch_sel/assign_116_valid 1.503520 -1.545402 -0.421339 -1.604060 -0.099710 -2.716539 -1.285439 -1.418356 1.148490 2.322100 -1.391576 1.718850 0.278149 -0.952238 2.635341 2.221981 1.894237 0.559922 0.484126 0.470907
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 0.117087 -1.863585 -0.622227 1.789600 -0.256588 -2.316048 2.102932 1.180514 2.821058 3.383565 -3.063196 4.222149 0.365324 -0.625987 2.260807 0.077532 1.946917 -2.011319 0.114590 -0.037438
wb_dma_ch_rf/always_22/if_1/if_1/cond 0.426546 -0.326360 0.674912 -1.931739 2.385635 -0.540369 -2.016094 -0.490619 0.461327 0.094387 0.635558 -1.915342 1.071582 -0.085722 1.390304 1.687315 -1.487951 1.176122 -0.851943 -1.000146
wb_dma_wb_mast/wire_wb_addr_o -1.027713 1.191269 1.548559 1.088494 -2.009732 0.846366 1.839534 -0.810598 -1.179695 0.953030 0.266368 -3.529031 1.478639 -0.480293 -0.737872 -0.595207 -0.311465 0.393991 -0.499154 -0.040547
wb_dma_ch_rf/reg_ch_csr_r2 2.930470 -0.077278 0.844465 -1.746532 -0.776480 -1.920092 1.397917 -4.541468 -0.072042 0.031482 -1.107740 -1.789783 -0.453840 -1.939220 0.795195 -0.599799 -2.025813 0.852791 2.428883 0.613182
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 -0.052651 1.588529 -0.704706 0.581559 -1.843176 -0.635845 1.883578 0.671099 0.910666 -2.435703 -1.265604 1.449331 -1.698276 1.187913 -0.405268 -0.706008 2.154488 2.255994 -1.049710 -0.247652
wb_dma_ch_sel/assign_11_pri3 1.216922 -2.333245 -2.394355 -0.098121 0.042712 -0.544611 1.552884 -1.201426 0.109490 0.067295 -0.172012 0.271183 0.063044 -1.202544 1.018659 -0.000460 -0.188518 0.726947 1.559690 -1.359423
wb_dma_de -0.862757 0.200967 1.609770 1.036136 1.828108 0.006957 -0.444201 -1.928843 -0.528650 -0.943780 1.583877 -0.148424 -0.206438 1.422050 -2.550359 2.247900 2.863877 -1.161124 -2.869063 2.719108
wb_dma_wb_slv/wire_wb_data_o -0.910998 0.964092 3.609172 0.118480 0.070147 0.205810 -0.464325 0.307073 -2.119378 -2.177323 5.423996 -4.293428 0.509138 0.177092 -2.162152 -0.157810 0.340113 0.450752 1.106697 3.071656
wb_dma_inc30r/always_1/stmt_1 -0.780433 2.304338 0.303695 3.255589 -0.860613 2.346979 3.607927 -1.391453 3.079246 -1.068482 1.472539 -1.398496 0.294979 -1.164108 -0.184140 -0.851049 2.791384 6.826145 -1.412724 0.872929
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.605052 1.802025 1.362883 -0.595386 0.290692 -0.111058 0.232197 -0.632802 -0.375888 -2.227294 -0.325548 -0.380358 -1.764264 1.025876 -1.355075 -1.946457 -1.501361 -1.004360 0.513556 0.691890
wb_dma_ch_sel/assign_127_req_p0 2.400097 -1.959304 -0.555978 -1.103527 -0.995934 -1.847016 1.319991 -3.923950 0.417601 2.220784 -0.817614 -1.352049 1.261507 -3.021544 2.164138 1.211446 -0.625335 1.856719 2.032084 -0.143752
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 1.703692 -0.954269 -0.537878 0.492628 1.150086 -0.754276 1.790770 -1.429502 0.484221 -0.942437 -2.309598 1.481618 -1.594633 -0.093810 0.413526 -2.340580 -1.500833 -1.409380 0.398948 -0.174262
wb_dma_ch_sel/assign_94_valid 1.868666 5.103419 -0.040884 1.251657 -3.858862 -0.213412 1.363618 -0.470074 1.470197 -0.404035 -2.405415 1.571836 -0.634008 2.138709 -1.113438 3.241762 1.620033 -2.116514 1.884513 1.485041
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 3.341547 3.362392 -1.999785 1.052996 -2.201285 1.536374 0.694209 -4.172313 -2.755490 -0.386204 -0.290614 1.531767 -1.594972 -1.869687 -0.855998 0.622716 -0.215091 -1.190196 0.742602 1.423938
wb_dma_ch_pri_enc/wire_pri12_out 1.713149 -1.064506 -0.551643 0.475988 1.197436 -0.791659 1.809202 -1.428381 0.544948 -0.901542 -2.354390 1.529326 -1.575262 -0.114877 0.475575 -2.312961 -1.511498 -1.407112 0.393633 -0.185366
wb_dma_ch_rf/always_20/if_1/block_1 -3.302272 -0.624746 3.195649 -0.913842 3.554681 -1.670237 -2.064921 1.104114 0.884754 -0.628814 1.073137 0.788055 -0.115282 0.765935 0.799816 -1.014466 5.507649 1.556643 -4.580774 2.413625
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.845504 -2.779118 -1.802491 0.598442 1.122574 -0.443984 1.478046 -0.612041 -0.636105 0.804733 -1.615383 1.800692 -0.282819 -0.725976 1.281183 -2.845855 1.929527 -1.000845 -0.712226 -1.134483
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 2.867316 -0.647358 1.266352 -0.542978 0.083021 -2.022781 1.497067 -4.143149 0.792986 1.198817 -2.907738 -0.156154 -0.394525 -1.907427 1.564570 -1.110907 -1.883688 -0.190749 0.922065 1.056318
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 0.599748 1.799536 -1.085054 -1.747409 -0.458325 0.414639 -2.690244 -0.074528 -1.453148 -1.817282 1.532050 0.793572 -1.434508 1.015913 -0.875004 1.355445 1.070886 0.586814 0.201214 0.281048
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 1.476452 -5.150131 -2.045401 1.112692 2.145288 -1.128624 0.302772 -0.223170 -0.193800 -0.180278 -2.032163 2.631931 -1.259185 -0.152027 0.704296 -0.454325 -0.921475 -0.523537 -2.309266 -0.405626
wb_dma_wb_if/input_slv_din -0.864511 0.921545 3.452760 0.175701 0.084384 0.281694 -0.367008 0.305713 -2.092472 -2.217221 5.244822 -4.211586 0.510453 0.166479 -2.121610 -0.211574 0.379791 0.522364 1.073555 2.995854
wb_dma_ch_sel/assign_94_valid/expr_1 2.060097 4.986261 -0.251745 1.141155 -3.867660 -0.284712 1.618632 -0.714460 1.619613 -0.584294 -2.445029 1.681181 -0.764762 1.952610 -1.128531 2.949345 1.453718 -1.908509 2.193482 1.370091
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 1.686690 1.565818 1.198845 -1.460755 -0.616918 -0.906184 -2.717988 -2.429039 -0.353567 1.487206 -0.947036 0.675787 -0.175718 -0.773316 1.051053 2.013753 0.786193 0.663215 -0.936865 1.972485
wb_dma_de/always_21 0.673907 -2.505558 -2.325386 2.673320 1.161286 -0.631701 2.572096 2.362909 0.724532 2.127860 -2.178061 1.540305 1.332198 -0.576455 3.648983 1.185599 0.486236 -2.406437 -1.220343 -1.997837
wb_dma_de/always_22 0.803300 -0.672164 1.856932 1.129136 1.364168 -0.514346 -0.600478 -2.580743 -0.298299 -1.092715 1.477942 -0.307660 -0.049605 1.012314 -3.259147 4.084179 0.759225 -1.229535 -2.236744 3.660970
wb_dma_de/always_23 0.883700 -0.798045 1.652657 1.298242 1.361727 -0.426071 -0.312388 -2.570475 -0.329841 -1.070873 1.367376 -0.359270 -0.056149 0.986926 -3.226137 3.958398 0.632895 -1.377587 -2.204016 3.447096
wb_dma_ch_pri_enc/wire_pri1_out 1.754842 -1.104587 -0.650556 0.481391 1.156560 -0.854386 1.894629 -1.482457 0.549532 -0.865894 -2.400026 1.537313 -1.579390 -0.163531 0.528958 -2.378437 -1.585297 -1.352596 0.514150 -0.251106
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.588953 1.826183 1.349735 -0.639201 0.275176 -0.142279 0.221748 -0.650381 -0.392807 -2.216354 -0.359196 -0.366768 -1.762715 1.027523 -1.344792 -1.981111 -1.488530 -1.024390 0.539293 0.718287
wb_dma_de/assign_78_mast0_go 0.576233 1.753688 1.323165 -0.621299 0.283535 -0.099577 0.159338 -0.615133 -0.357647 -2.139466 -0.311360 -0.375858 -1.662825 0.981341 -1.302253 -1.880193 -1.446924 -0.982754 0.518040 0.667717
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond -1.738704 0.930437 0.558817 0.253447 -2.139696 0.815920 -0.037439 -0.458212 -0.588441 1.263988 -0.607229 -1.050188 1.013814 0.533014 -1.543865 -0.245266 0.338134 -0.592643 0.423596 -0.145346
wb_dma_de/wire_dma_done 3.799824 1.707084 -0.802590 0.736336 -1.011485 -2.421466 0.910010 -0.297459 0.773660 -1.313087 -2.259867 3.405659 -2.593237 0.682834 1.314636 2.409390 0.943331 -0.130955 -1.383427 1.208876
wb_dma_ch_sel/assign_150_req_p0/expr_1 -0.319228 -0.860840 0.253929 -1.293409 -2.122766 -2.097731 -1.138899 -1.690413 0.967886 3.865322 -2.156466 0.691624 1.504437 -0.526025 1.317155 1.899297 2.175217 0.017241 0.994419 0.265185
wb_dma_rf/input_wb_rf_adr -1.241154 6.073975 5.666063 0.775372 -1.161292 1.671401 -4.093693 -0.128392 -2.427636 -0.213738 1.159411 0.742746 -1.717239 1.404251 -3.045351 -0.481406 1.617135 -0.907344 -5.198391 5.784753
wb_dma_wb_if -2.380208 1.774197 1.164510 0.712477 0.012278 2.298249 -2.101561 -0.701889 -4.681806 -2.334747 0.110909 -1.432657 -0.825732 2.262240 -2.721358 0.301776 2.745215 -1.742860 -5.253074 1.614632
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 4.170737 -3.292871 -0.631338 2.147438 1.442732 0.049209 0.355727 -1.127835 -2.402984 2.168139 -2.699615 -0.797401 1.141298 -3.033144 3.432766 2.127651 -5.094183 -0.779689 -4.613179 -0.419040
wb_dma_ch_pri_enc/wire_pri25_out 1.750275 -1.059214 -0.604596 0.436205 1.126024 -0.841032 1.796094 -1.438819 0.558804 -0.817258 -2.341305 1.546341 -1.556692 -0.148959 0.530489 -2.319543 -1.563165 -1.371951 0.492899 -0.224513
wb_dma_wb_mast/reg_mast_cyc 0.538761 1.885333 1.403870 -0.595390 0.268960 -0.105009 0.187036 -0.638690 -0.394678 -2.173994 -0.322640 -0.425894 -1.720220 1.039844 -1.363380 -1.906842 -1.399922 -0.975582 0.441750 0.758596
wb_dma_ch_rf/input_wb_rf_we -2.193439 3.178607 0.674501 1.712368 0.377786 1.176635 0.152922 -0.796197 -3.211745 -0.187798 1.989738 0.238702 -0.223650 -0.835932 -0.923394 -0.757829 3.840191 1.091072 -5.858429 0.473081
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond -2.956691 -0.557988 3.198194 -1.030437 3.609377 -1.656040 -2.188008 0.877256 1.036823 -0.541688 1.039317 0.696662 -0.014418 0.544753 1.077331 -0.756236 5.260850 1.899801 -4.457967 2.493752
wb_dma_ch_rf/always_20 -2.926691 -0.674205 3.144483 -0.941801 3.637338 -1.689003 -1.980304 0.905276 0.984822 -0.649127 1.053566 0.761292 -0.055370 0.513563 0.978506 -0.826022 5.237868 1.774322 -4.491049 2.511086
wb_dma_de/always_6/if_1 3.425862 3.142741 -2.023292 0.983711 -2.284461 1.427979 0.836636 -4.318602 -2.565106 -0.140447 -0.369933 1.574776 -1.484375 -2.053288 -0.762353 0.588598 -0.444336 -1.200206 1.139582 1.391966
wb_dma_wb_slv/always_4/stmt_1 -3.449226 3.694147 4.387141 2.901276 0.707928 4.484435 -5.356591 0.745908 -0.995057 5.029888 -0.639836 -0.158389 3.104007 0.658283 -1.385071 1.688715 1.401068 -3.221660 -4.641996 4.366508
wb_dma_de/assign_3_ptr_valid 0.505423 -5.813185 -3.271177 1.891812 1.867437 0.739078 0.718559 -1.590370 -0.864195 -0.806535 -0.515853 2.850073 -1.328764 -0.750972 -1.760348 -1.433173 -0.474493 0.150171 -1.551322 -0.148872
wb_dma_wb_mast/input_pt_sel 3.076122 2.976280 1.793087 2.394959 0.758486 1.997386 2.775681 0.544211 -2.881454 -1.418624 -0.077783 -4.599451 0.452421 -1.515369 1.707109 -0.711489 -6.218498 -1.366434 -2.912551 -0.700663
wb_dma_ch_pri_enc/wire_pri15_out 1.808766 -1.167616 -0.639183 0.474015 1.195919 -0.855457 1.872494 -1.418154 0.599295 -0.856278 -2.423301 1.584970 -1.618161 -0.162737 0.505784 -2.369316 -1.599222 -1.428473 0.482639 -0.249651
wb_dma_wb_slv/input_wb_we_i 0.244812 1.434301 5.548198 -2.458264 0.698596 -1.722468 -2.035722 -1.574652 0.822152 2.822929 -1.987212 -4.588516 2.630790 -0.738238 1.394328 0.884728 -4.952222 -0.301322 -1.124268 0.179633
wb_dma_de/reg_tsz_cnt_is_0_r 3.728039 1.235922 -2.893039 -1.205909 -1.655907 0.270909 -0.651204 -2.894117 -2.976789 0.009406 1.031978 -1.591383 0.366478 -2.046280 2.187938 3.865505 -0.151583 1.102095 0.958657 -0.734977
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 6.128541 1.707680 -0.369403 -1.147338 2.005285 0.241925 -2.089088 -3.605258 0.704495 -2.644591 0.170416 0.785519 -1.258554 -2.871911 2.217404 2.887724 -3.260729 4.468284 -1.126470 2.172478
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 1.693192 -1.012691 -0.553861 0.454261 1.144744 -0.792065 1.769119 -1.430221 0.474001 -0.871406 -2.271824 1.464679 -1.564554 -0.106085 0.415386 -2.297499 -1.480902 -1.349532 0.445397 -0.175229
wb_dma/wire_mast1_drdy 1.210615 1.392455 2.795251 -0.217308 0.212603 -1.232284 0.176693 -1.495919 0.503073 0.165681 -2.376611 0.343294 -1.130179 0.014157 0.061283 -1.833736 -1.757710 -1.441910 -0.466349 1.789420
wb_dma_ch_rf/wire_ch_csr_we -0.968607 0.676098 2.178348 2.672060 2.009742 0.154121 1.050116 -2.211771 -1.825675 -0.089236 2.915648 -1.851583 0.818228 -0.793346 -0.122832 0.963492 4.099434 1.303422 -4.816763 2.490491
wb_dma_ch_pri_enc/inst_u9 1.704374 -1.144429 -0.717998 0.464489 1.156325 -0.766138 1.778831 -1.412229 0.460239 -0.887346 -2.259208 1.537685 -1.530506 -0.166027 0.467468 -2.261043 -1.429546 -1.357101 0.433545 -0.249018
wb_dma_ch_rf/assign_8_ch_csr -0.839248 1.132928 2.545194 1.208522 0.758199 -0.296629 -1.490287 -1.020209 -3.516562 -1.553998 3.141144 -2.027797 -0.706514 1.804318 -2.115782 1.481374 4.148329 -0.959432 -3.587167 3.613685
wb_dma_ch_rf/wire_this_ptr_set 1.457083 -5.172462 -2.028468 1.090020 2.139964 -1.135865 0.318104 -0.197325 -0.076398 -0.084887 -2.075681 2.691530 -1.182708 -0.137079 0.734117 -0.416134 -0.860902 -0.507913 -2.256917 -0.375579
wb_dma_ch_pri_enc/inst_u5 1.682798 -1.058442 -0.636203 0.471410 1.153064 -0.774122 1.769917 -1.423792 0.495256 -0.885123 -2.299305 1.537523 -1.543337 -0.117009 0.463470 -2.328574 -1.493035 -1.397023 0.406955 -0.188989
wb_dma_ch_pri_enc/inst_u4 1.693785 -1.048722 -0.587899 0.450659 1.155295 -0.779126 1.804192 -1.451893 0.524562 -0.856301 -2.294078 1.459134 -1.544336 -0.135764 0.481413 -2.303057 -1.440170 -1.295864 0.406642 -0.166975
wb_dma_ch_pri_enc/inst_u7 1.754588 -0.964229 -0.573105 0.432330 1.127967 -0.760737 1.798579 -1.420996 0.487335 -0.960661 -2.263559 1.487063 -1.609899 -0.093942 0.375380 -2.354029 -1.600807 -1.396787 0.523460 -0.178470
wb_dma_ch_pri_enc/inst_u6 1.669202 -0.980519 -0.545601 0.506811 1.186835 -0.750023 1.805820 -1.433104 0.445817 -0.993553 -2.329039 1.532678 -1.632183 -0.061831 0.378342 -2.360858 -1.458768 -1.430130 0.288351 -0.096037
wb_dma_ch_pri_enc/inst_u1 1.730889 -1.146608 -0.647411 0.497380 1.194901 -0.799151 1.868329 -1.400003 0.531877 -0.874898 -2.339113 1.556693 -1.608676 -0.175192 0.487109 -2.388572 -1.524022 -1.395476 0.500193 -0.232192
wb_dma_ch_pri_enc/inst_u0 1.732036 -1.023116 -0.574788 0.467198 1.169130 -0.780718 1.800310 -1.447977 0.447491 -0.983270 -2.272478 1.497214 -1.631506 -0.094932 0.386026 -2.391996 -1.521287 -1.416070 0.389522 -0.141282
wb_dma_ch_pri_enc/inst_u3 1.823183 -1.149463 -0.603770 0.484372 1.193276 -0.875161 1.886927 -1.523071 0.521192 -0.838548 -2.400951 1.556798 -1.563634 -0.215082 0.517776 -2.362036 -1.563235 -1.383113 0.485673 -0.211841
wb_dma_ch_pri_enc/inst_u2 1.731708 -1.048958 -0.565725 0.474173 1.133477 -0.818468 1.820640 -1.425560 0.586990 -0.812885 -2.382662 1.543455 -1.551647 -0.156701 0.497906 -2.305889 -1.504801 -1.387522 0.427120 -0.199149
wb_dma/wire_de_start 1.940239 4.978868 -0.044692 1.393192 -3.717893 -0.249511 1.546612 -0.568936 1.508089 -0.467494 -2.527916 1.557399 -0.640109 2.095362 -1.048623 3.177346 1.608699 -2.200432 1.776975 1.465493
wb_dma_ch_sel/assign_130_req_p0/expr_1 1.895266 1.021751 0.023963 -1.709834 -3.325759 -0.473593 0.528369 -4.569401 -2.176664 1.174438 1.112065 -4.231453 1.332807 -2.315122 0.543678 1.908835 0.034198 2.888453 1.643595 0.085092
wb_dma_rf/wire_ch_stop 1.455295 -1.600795 2.178797 -0.494603 0.671476 -3.435240 1.568025 -1.980607 2.381729 2.222011 -3.343788 0.570948 0.180277 -1.015936 2.311109 -0.963438 -0.607292 -0.975667 0.733507 0.939145
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 1.262866 -2.322663 -2.410178 -0.127713 0.019784 -0.558217 1.585647 -1.219300 0.129779 0.123026 -0.205151 0.302040 0.088122 -1.182959 1.051482 0.021882 -0.286973 0.686053 1.594475 -1.379626
wb_dma_ch_rf/input_de_adr0 -2.291885 -0.213058 2.203719 -2.360795 3.539575 -2.351385 -2.799742 1.609197 -0.543530 -2.996733 2.199356 1.363985 -1.529224 1.583011 0.084952 -0.350890 5.244708 0.346135 -3.356374 2.343815
wb_dma_ch_rf/input_de_adr1 -0.832581 -0.886420 -1.414646 0.752990 -0.243821 1.712625 0.634814 -1.461343 -0.689623 -0.609931 1.403344 0.240640 -0.085199 -0.767255 -2.274475 -1.088654 0.340531 0.684734 0.851668 0.116054
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.498948 1.786984 1.326086 -0.550144 0.269437 -0.093804 0.170572 -0.590158 -0.408471 -2.076432 -0.293306 -0.389249 -1.629947 1.001749 -1.304614 -1.779417 -1.329905 -0.940443 0.399772 0.708628
wb_dma_wb_if/input_wbs_data_i -1.653973 0.371010 0.525084 0.532135 -0.736815 0.794447 -2.020980 1.279642 -4.060814 -2.210259 -1.127715 -0.398332 -0.763629 2.023104 -1.701211 1.619023 1.804186 -1.264173 -5.785958 0.453102
wb_dma_de/reg_tsz_dec 2.627449 3.443744 -0.665758 -1.015747 -1.685583 0.821795 -2.056881 -1.648738 -3.133624 -0.066086 1.146805 -1.840720 0.275284 -0.941594 1.239138 3.845027 -0.075777 0.340220 -0.487572 0.501245
wb_dma_ch_sel/input_ch0_am0 0.551048 -0.226995 0.603593 -1.912977 2.249137 -0.547870 -1.986437 -0.605068 0.279908 0.033309 0.524736 -1.881258 0.996385 -0.063212 1.361509 1.726018 -1.462041 0.978627 -0.855753 -0.975761
wb_dma_ch_sel/input_ch0_am1 0.843304 0.659874 -0.784570 0.524487 -0.674065 -0.777514 2.053310 -0.258214 2.495609 -1.075249 -0.473636 1.073362 -0.481477 0.079544 0.400753 0.494420 1.304780 2.523948 0.626447 -0.225598
wb_dma_ch_sel/assign_162_req_p1 0.539500 1.861701 1.403495 -0.597273 0.249483 -0.136673 0.169905 -0.672345 -0.416650 -2.213804 -0.315431 -0.397862 -1.712220 1.047605 -1.371533 -1.914818 -1.405665 -0.968352 0.416603 0.721734
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 1.987800 -0.905481 -3.733316 1.580804 -0.158214 1.122477 2.298771 -0.042789 -1.869926 -0.274363 0.206082 -0.823294 0.680805 -1.299869 1.936357 1.374526 -0.868588 -0.615136 0.287474 -2.327576
wb_dma_rf/wire_ch5_csr -1.295572 1.850967 -0.409211 1.223423 0.974088 2.170675 -1.825248 -1.077434 -2.487817 -1.696933 -0.372808 -1.419184 -0.496073 1.862801 -0.310154 1.258973 3.842823 0.902837 -5.072474 0.701492
wb_dma_ch_rf/wire_ch_am1_we 0.014050 1.678814 -0.723059 0.524895 -1.896124 -0.710949 1.879431 0.755384 0.875084 -2.577273 -1.258625 1.609247 -1.831274 1.300734 -0.479720 -0.804035 2.042884 2.179245 -0.976201 -0.275827
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 0.602410 1.760846 1.336468 -0.606628 0.237705 -0.120359 0.208383 -0.618560 -0.376275 -2.157498 -0.362141 -0.375524 -1.679338 0.988057 -1.303754 -1.894561 -1.508046 -0.987179 0.534587 0.671799
wb_dma_ch_rf/always_2/if_1/if_1/block_1 0.462380 -5.794658 -3.274172 1.768647 1.845870 0.660449 0.758210 -1.492259 -0.907927 -0.918722 -0.454295 2.741909 -1.385663 -0.711106 -1.773674 -1.510614 -0.575705 0.220978 -1.501900 -0.219528
wb_dma_inc30r/wire_out -1.900817 1.172839 0.863425 0.774276 1.825343 0.684744 2.835554 -2.408069 0.141648 -3.415094 3.039231 -2.923215 -0.242607 -0.524808 -0.731483 -1.629237 4.562210 5.569327 -3.512856 0.481271
wb_dma_ch_pri_enc/reg_pri_out 1.682399 -0.843031 -0.409251 0.405860 1.117926 -0.786669 1.688001 -1.402830 0.430194 -0.984773 -2.287245 1.424933 -1.640789 -0.052550 0.305585 -2.366643 -1.521717 -1.391982 0.388674 -0.078417
wb_dma/input_wb0_we_i 0.136574 1.563148 5.419731 -2.494519 0.471511 -1.661643 -2.035821 -1.587458 0.688152 2.860568 -1.986656 -4.595400 2.636667 -0.669512 1.231004 0.961580 -4.830423 -0.404266 -0.978111 0.109665
wb_dma_de/always_2/if_1/if_1/stmt_1 -1.846003 1.786602 0.864912 -0.542008 2.054691 -0.563859 0.691493 -0.923924 1.203640 -3.153426 1.373197 -0.802646 -0.839521 0.989514 0.377619 -0.589449 5.179062 4.623668 -3.570406 0.253776
wb_dma_ch_rf/wire_ch_txsz_dewe 3.775413 0.994829 -3.016672 -1.087528 -1.596479 0.185334 -0.415551 -2.897794 -2.874980 0.143992 0.937241 -1.539744 0.409504 -2.151098 2.338039 3.795930 -0.198487 1.085394 1.052859 -0.830621
wb_dma_de/always_22/if_1/stmt_2 1.008797 -0.860657 1.588859 1.210828 1.479188 -0.602450 -0.237763 -2.381931 -0.107193 -1.067732 1.403410 -0.202289 -0.027953 0.890998 -2.956948 3.920122 0.637797 -1.219752 -1.964597 3.389115
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 1.198232 -2.306189 -2.345746 -0.098823 0.072818 -0.529239 1.521873 -1.159925 0.143114 0.055329 -0.179473 0.316035 0.064840 -1.135674 1.027234 0.003491 -0.211143 0.661694 1.459384 -1.369009
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.689296 -0.947579 -0.565974 0.453212 1.165455 -0.756841 1.725973 -1.369550 0.425054 -0.970958 -2.267923 1.492798 -1.625728 -0.057937 0.359629 -2.357058 -1.492856 -1.397390 0.352671 -0.140534
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 -0.067685 1.632299 -0.733618 0.549452 -1.857545 -0.611626 1.931432 0.779384 0.900169 -2.569222 -1.214279 1.549465 -1.758973 1.300635 -0.466363 -0.830240 2.125151 2.281442 -1.041984 -0.297377
wb_dma_ch_sel/assign_149_req_p0/expr_1 -0.245333 -0.990076 0.081342 -1.419520 -2.087428 -2.131651 -1.148246 -1.765631 0.927307 3.763017 -2.018648 0.730890 1.417901 -0.543124 1.353242 1.976488 2.227375 0.111350 1.134305 0.177263
wb_dma/wire_de_ack 0.849805 -2.744079 -1.766380 3.270431 0.857195 -1.110121 1.389298 2.899748 -0.165097 1.463182 -2.413898 3.748268 -0.426295 0.353004 1.896278 1.289390 0.649938 -3.139970 -3.397099 -0.321270
wb_dma_wb_mast/always_1/if_1 -1.661399 0.472541 0.470395 0.699769 -0.448263 1.007689 -2.247131 1.226196 -4.277515 -2.374875 -1.020584 -0.401278 -0.890120 2.042405 -1.784443 1.674980 1.791788 -1.227850 -6.262186 0.596380
wb_dma_wb_if/wire_wb_cyc_o 0.559562 1.774810 1.358304 -0.572686 0.278414 -0.084866 0.205516 -0.640760 -0.403663 -2.147729 -0.298039 -0.408232 -1.678291 0.986850 -1.336269 -1.884141 -1.421016 -0.990147 0.444780 0.669758
wb_dma_ch_sel/assign_143_req_p0 -0.265661 -0.767649 0.193452 -1.372975 -2.199774 -2.051557 -1.293146 -1.817712 0.826905 3.771533 -2.089785 0.713292 1.404117 -0.451735 1.212343 2.020980 2.254588 0.017994 1.000012 0.334466
wb_dma_wb_mast/wire_mast_err 1.262016 -1.549727 2.229696 -0.552881 0.610751 -3.416514 1.430051 -1.785568 2.407515 2.285528 -3.277056 0.559208 0.231165 -0.971649 2.220418 -0.871811 -0.454616 -0.988258 0.748340 0.983580
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 1.231935 -2.336484 -2.358660 -0.111456 0.083098 -0.554877 1.573342 -1.158256 0.125063 0.056676 -0.207259 0.281448 0.061664 -1.171585 1.031295 0.021262 -0.215210 0.701042 1.523119 -1.341589
wb_dma/wire_slv0_dout -3.205607 4.154226 3.839704 2.173530 0.433397 4.385158 -6.223782 0.373708 -1.468424 4.693270 -0.001006 -0.065800 2.841256 0.983780 -1.550954 2.641121 2.222899 -2.827104 -4.555777 4.319052
wb_dma_ch_sel/reg_am1 0.836087 0.655639 -0.773050 0.473362 -0.674806 -0.766532 2.043882 -0.242656 2.481549 -1.085850 -0.489494 1.022254 -0.508334 0.082331 0.410239 0.443093 1.265995 2.518282 0.695241 -0.246638
wb_dma_ch_sel/input_next_ch 3.862262 1.552102 -0.718880 0.673526 -1.046822 -2.527843 0.994329 -0.541938 0.896043 -1.281469 -2.267079 3.278822 -2.517639 0.523426 1.368158 2.415125 0.965657 0.163920 -1.348448 1.249562
wb_dma_de/always_9 2.564172 3.377769 -0.586936 -1.034652 -1.693473 0.811990 -2.057207 -1.689143 -3.087660 0.030031 1.210848 -1.896188 0.358149 -0.966908 1.253323 3.824107 -0.038375 0.459414 -0.498225 0.524487
wb_dma_de/always_8 3.474483 1.111551 0.045533 -2.312417 -0.391843 -1.580504 -1.112085 -4.170029 -0.687484 -0.654118 -1.299648 0.603479 -1.841152 -0.897042 0.728999 0.219103 -0.814173 0.428008 1.198248 1.266235
wb_dma_wb_mast/always_1/if_1/cond -1.591843 0.477801 0.508029 0.721269 -0.325673 0.962994 -2.340758 1.416216 -4.296495 -2.410962 -1.021975 -0.288881 -0.939970 2.171244 -1.701055 1.834128 1.811063 -1.361158 -6.419608 0.631404
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.181904 0.471663 4.060303 0.129307 -2.505348 -1.814799 1.804197 -1.373804 0.683280 4.055192 -0.773602 -4.366368 3.174223 -1.436975 1.174232 0.783190 0.615468 0.775303 -0.106903 0.959437
wb_dma_rf/always_1/case_1/stmt_12 -0.179061 0.019568 -2.445101 0.384084 1.290254 2.778805 -2.763947 0.387713 -2.097035 -2.337923 -0.022944 0.738472 -1.228632 2.099283 -1.190850 0.757595 0.818893 -1.282749 -1.585237 0.310056
wb_dma_rf/always_1/case_1/stmt_13 -0.670701 1.188248 -0.053173 0.186053 -1.381272 -0.134135 0.327546 0.911669 -1.092605 -1.636775 -0.847838 0.967827 -1.514685 1.096731 -0.764062 -1.272194 1.222527 0.261528 -1.583072 0.043211
wb_dma_de/always_3 -0.838920 0.889628 -0.435535 2.144040 -2.762935 1.517733 4.424776 -2.481326 0.824932 -0.567317 1.066460 -2.263707 0.996195 -1.187117 -2.282063 -1.011985 1.121411 3.687837 0.961428 -0.113684
wb_dma_de/always_2 -2.125044 0.319440 2.297076 -0.385422 2.582323 -2.248348 -0.389960 0.830564 2.861343 -1.351024 0.287951 1.930565 -0.576084 0.797095 1.292458 -0.244963 6.230803 3.359219 -3.798454 2.239027
wb_dma_de/always_5 2.937598 -0.734774 -1.234942 -1.614231 -0.579641 -1.462741 -1.243272 -3.618718 -0.269152 1.501202 -1.102527 1.053328 -0.176335 -1.891661 2.065144 2.032794 0.645992 1.374863 0.674220 0.631511
wb_dma_de/always_4 3.421793 1.166864 0.173334 -2.282076 -0.316241 -1.529207 -1.141334 -4.259576 -0.705389 -0.737384 -1.353348 0.598875 -1.863893 -0.807606 0.634098 0.161616 -0.708498 0.406633 1.050637 1.341961
wb_dma_de/always_7 3.713547 1.179384 -2.940810 -1.031891 -1.669541 0.350070 -0.475378 -2.832458 -3.043167 0.084500 1.030082 -1.687129 0.459126 -2.094562 2.255265 3.902168 -0.162128 1.097255 0.931907 -0.837088
wb_dma_de/always_6 3.376123 3.253344 -2.199813 1.080934 -2.240318 1.608264 0.693408 -4.205148 -2.740707 -0.235070 -0.301300 1.706228 -1.551902 -1.971972 -0.869650 0.683200 -0.234296 -1.222761 0.948777 1.380249
wb_dma_ch_sel/input_ch3_txsz 1.194454 -2.838184 -1.896579 1.023744 0.887066 -0.699867 1.626819 -0.782224 0.925682 1.287896 -1.990946 1.856590 0.118518 -1.154004 1.800266 -0.488728 -0.116970 -0.403114 0.005095 -0.869603
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond 0.633108 1.759344 -1.175867 -1.775980 -0.477470 0.411401 -2.650507 -0.138144 -1.436168 -1.813461 1.492457 0.788966 -1.422777 1.009383 -0.826337 1.344701 1.069532 0.627347 0.271546 0.262967
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 0.519570 1.795914 1.302716 -0.605030 0.261679 -0.079777 0.109838 -0.543714 -0.442581 -2.171871 -0.250278 -0.395882 -1.707217 1.016316 -1.376831 -1.861373 -1.401860 -0.996521 0.435109 0.680466
wb_dma_ch_rf/always_11/if_1 2.935442 -0.064412 0.858988 -1.749746 -0.748312 -1.907236 1.393300 -4.591178 -0.084000 0.001653 -1.037017 -1.840664 -0.436923 -1.932875 0.778445 -0.611517 -1.943312 0.909309 2.415996 0.656921
wb_dma_ch_sel/assign_147_req_p0/expr_1 -0.304745 -0.786199 0.173291 -1.381937 -2.190498 -2.009748 -1.248802 -1.730934 0.761470 3.652369 -2.031443 0.677800 1.388397 -0.447273 1.157836 1.971779 2.238800 0.044785 1.009828 0.308841
wb_dma_ch_sel/always_45/case_1/cond -2.485379 -0.089653 -0.894592 1.002785 -2.330007 2.471971 0.553623 -1.991916 -1.153508 0.692027 0.711036 -0.713966 0.922368 -0.308267 -3.731387 -1.261957 0.573436 0.143181 1.369081 -0.022294
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 -1.702605 0.900106 0.523917 0.250462 -2.063477 0.818016 -0.009409 -0.481205 -0.602941 1.183548 -0.612545 -1.017611 0.956934 0.493016 -1.535446 -0.235810 0.336609 -0.582016 0.419036 -0.162745
wb_dma_de/assign_68_de_txsz 3.927283 3.081941 -2.584146 -0.190882 -3.175883 0.163935 -0.040938 -2.785528 -2.733709 1.041015 0.360263 0.176862 -0.030334 -2.278263 1.864242 4.021559 0.666810 0.056333 1.043073 0.204245
wb_dma_de/always_23/block_1/case_1/block_10/if_2 0.802938 -0.495413 -1.815832 3.322229 -0.513721 -0.856658 2.914184 2.261212 0.927584 3.047003 -2.584092 3.110971 0.930776 -0.720119 3.110504 1.365226 1.388943 -3.195646 -0.964463 -0.919550
wb_dma_ch_rf/always_20/if_1 -3.088968 -0.500995 3.239092 -0.939904 3.637132 -1.561087 -2.193117 0.914847 1.031360 -0.647914 1.172222 0.571764 0.028106 0.571812 1.068940 -0.691070 5.470210 2.068317 -4.689440 2.572185
wb_dma/input_wb0s_data_i -1.503776 0.159248 0.467966 0.655846 -0.208049 0.837969 -2.232902 1.421765 -4.258770 -2.436775 -1.052350 -0.302666 -0.996020 2.018233 -1.588804 1.509580 1.627750 -1.185432 -6.409638 0.532490
wb_dma_de/reg_dma_done_d 3.028977 0.929451 -0.056125 0.361178 -0.443607 -1.955308 -0.965541 -0.135086 -1.401179 0.033269 -2.107241 2.744218 -2.109072 0.569929 1.123410 2.044722 -0.036189 -2.635434 -2.088284 1.487219
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 -1.438470 -1.112872 0.940532 -0.039565 0.485698 -1.561507 0.117532 2.137170 1.834188 1.271380 -0.562336 0.749631 0.703294 0.787937 0.872199 0.218572 1.266422 -0.747278 0.060460 -0.167572
wb_dma_wb_slv/assign_1_rf_sel -3.388311 0.381134 2.401586 -1.524537 -4.152159 -2.301279 -1.700778 0.592162 -4.026432 0.397956 -0.146152 -1.700670 -0.107579 1.474691 -3.320516 0.466223 1.674856 -3.760455 0.570806 1.537194
wb_dma_ch_rf/assign_23_ch_csr_dewe 4.091016 -3.230292 -0.423243 2.060776 1.365755 -0.028306 0.255574 -1.191235 -2.274063 2.292564 -2.722565 -0.889512 1.227185 -3.044001 3.391503 2.152843 -5.045055 -0.681139 -4.567127 -0.306566
wb_dma_de/always_4/if_1/if_1/cond 3.324296 1.205511 0.404071 -2.145906 -0.298015 -1.527362 -1.127830 -4.220971 -0.689616 -0.573882 -1.424091 0.516764 -1.796714 -0.879917 0.655480 0.151424 -0.712859 0.335009 0.871989 1.498309
wb_dma_ch_sel/assign_376_gnt_p1 0.493987 1.904184 1.377769 -0.593059 0.271689 -0.065729 0.074926 -0.606506 -0.468127 -2.233270 -0.268561 -0.414342 -1.736445 1.053915 -1.392784 -1.860010 -1.319126 -0.963636 0.399683 0.768273
wb_dma_de/wire_wr_ack 4.178314 2.468506 -1.183361 -0.440762 -0.482406 0.188587 -0.277087 -2.970277 -2.656617 -0.871066 -1.030525 -0.447652 -1.159089 -1.038461 1.729041 1.558094 -1.521207 -0.994211 -0.240312 0.306299
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 1.931650 -0.911345 -3.710387 1.601385 -0.096330 1.189925 2.296644 -0.041401 -1.980603 -0.369517 0.263765 -0.796144 0.580437 -1.253830 1.831503 1.311431 -0.803853 -0.656043 0.154690 -2.279193
wb_dma_ch_arb/always_1 -1.432498 -2.693764 1.270762 3.509724 -0.397477 -0.805785 6.405820 -2.763844 -0.999522 -0.214359 -1.267773 -2.319379 0.466547 -1.184869 -1.287989 -3.477211 2.292736 0.934116 -3.550180 0.718502
wb_dma_ch_arb/always_2 -1.567442 -2.779552 1.275907 3.528217 -0.427048 -0.880188 6.541453 -2.826191 -0.987149 -0.226838 -1.219715 -2.360942 0.555134 -1.169133 -1.499068 -3.534224 2.432431 0.869164 -3.469878 0.712529
wb_dma/wire_ch0_txsz 3.839460 2.630414 -2.004536 0.857597 -2.338074 0.038085 -0.084696 -2.443870 -2.000257 2.134049 -1.268768 1.623058 -0.020858 -2.153511 2.534745 3.612472 0.819996 -0.891110 -0.546715 0.764387
wb_dma_de/always_19 0.162213 -1.097780 0.820597 0.955991 0.265005 -3.514034 5.456097 0.955462 1.707152 -2.598694 1.095313 -0.560316 -0.553403 0.293134 0.276866 -0.102382 3.182242 1.401771 -0.727022 0.368830
wb_dma_de/always_18 -3.158803 0.396115 -1.698099 1.995194 -0.778722 3.134058 -0.409261 -1.789955 -0.891991 2.368852 -1.863752 -2.251539 2.849881 2.205899 -1.324962 2.498643 2.546293 -3.150517 0.342241 -1.328843
wb_dma_de/always_15 3.535036 0.642454 -2.411482 0.252506 -0.719422 0.192718 -0.299235 -2.326646 -2.236821 1.146061 -0.735006 -0.042006 0.456400 -1.988293 2.892853 3.215388 -0.042509 -0.119076 -0.739822 -0.295408
wb_dma_de/always_14 1.307332 -1.491964 2.324074 -0.554625 0.551887 -3.467856 1.481534 -1.935834 2.369453 2.289223 -3.222421 0.457035 0.238060 -1.008432 2.251216 -0.793345 -0.338831 -0.874017 0.718461 1.051993
wb_dma_de/always_11 -1.653639 0.916514 0.533965 0.224382 -2.080304 0.786371 -0.037558 -0.477725 -0.540210 1.225725 -0.653909 -0.967870 0.971816 0.462763 -1.463999 -0.239623 0.311987 -0.579359 0.397628 -0.128693
wb_dma_de/always_13 3.775801 1.532209 -0.656788 0.672682 -0.947097 -2.556468 0.749822 -0.338304 0.845281 -1.268782 -2.315299 3.407372 -2.593205 0.687693 1.380700 2.415554 0.960357 0.096525 -1.590319 1.292726
wb_dma_de/always_12 3.328657 1.016079 0.107160 -2.157562 -0.312301 -1.503474 -1.061055 -4.121528 -0.674804 -0.579338 -1.386400 0.614103 -1.767028 -0.878090 0.706732 0.159807 -0.722521 0.401018 0.993679 1.271798
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 0.007974 2.638870 4.490418 -2.915726 -1.031553 -3.792721 -3.772728 -0.112199 0.071069 2.091134 -2.046504 3.309343 -1.907140 0.400086 0.038807 -1.306602 1.061101 -1.764276 -0.919946 3.516474
wb_dma_ch_sel/assign_155_req_p0/expr_1 -0.168671 -0.800675 0.163325 -1.386982 -2.055431 -2.094839 -1.236597 -1.862547 0.810690 3.679915 -2.104035 0.795536 1.355780 -0.477653 1.267277 1.992005 2.223620 0.043765 0.941412 0.330346
wb_dma_ch_pri_enc/wire_pri13_out 1.716111 -0.905164 -0.458500 0.479897 1.138041 -0.782834 1.750022 -1.453179 0.439992 -0.937338 -2.311069 1.432682 -1.598068 -0.067352 0.415830 -2.320892 -1.497694 -1.396860 0.326311 -0.123259
wb_dma_de/reg_read_r 3.589016 0.718135 -2.433329 0.063423 -0.794271 0.199760 -0.583018 -2.415511 -2.253609 1.184452 -0.734764 -0.037506 0.391687 -1.981000 2.923677 3.395022 0.019833 0.008923 -0.671890 -0.235433
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 3.513206 0.754460 0.102228 1.261374 -0.070688 -0.357812 2.265864 -2.936413 -1.220112 0.884873 -2.548299 -1.171773 0.159295 -2.001878 2.472346 0.198621 -2.397248 -1.559989 -0.576228 0.215694
wb_dma/assign_9_slv0_pt_in -1.141093 0.576136 -0.304464 0.517219 -1.513003 -0.451873 -0.286029 0.550690 -3.702105 -2.005965 -0.479936 -0.567336 -1.212774 1.191226 -1.870298 0.775297 1.091226 -2.810242 -1.610956 0.342084
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 0.827820 -0.425072 -1.773723 3.346763 -0.533859 -0.785383 2.931866 2.156978 0.964211 3.108716 -2.638060 3.153773 0.945036 -0.800385 3.141209 1.353400 1.353151 -3.173067 -0.944382 -0.845501
wb_dma_ch_rf/always_17/if_1/block_1 3.329588 3.266906 -1.982577 1.115399 -2.184241 1.517104 0.789175 -4.145379 -2.654894 -0.193799 -0.385247 1.643946 -1.518672 -1.940877 -0.800707 0.587988 -0.387581 -1.356802 0.867527 1.408461
wb_dma_ch_rf/assign_10_ch_enable/expr_1 -0.842705 -0.245575 1.178341 2.449043 2.595344 0.529715 1.975838 -3.068912 0.563253 -2.559396 1.420224 -2.125508 0.057332 2.774115 -2.766789 2.975886 3.983438 -1.833275 -1.733812 2.646722
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 2.830588 -0.640757 -1.048963 -1.542132 -0.562634 -1.453916 -1.265172 -3.508420 -0.263209 1.561591 -1.148922 1.070915 -0.179068 -1.822604 1.998509 2.031702 0.677413 1.240604 0.448462 0.736634
wb_dma_de/assign_20_adr0_cnt_next/expr_1 0.444295 -0.288190 0.617261 -1.903860 2.301719 -0.554177 -2.011974 -0.502538 0.412934 0.062329 0.617053 -1.883518 1.005992 -0.044200 1.380038 1.696738 -1.451858 1.123712 -0.820039 -0.995554
wb_dma_ch_pri_enc/wire_pri2_out 1.694448 -0.955367 -0.573142 0.381602 1.111408 -0.726259 1.737139 -1.423333 0.440650 -1.021405 -2.184525 1.418476 -1.633363 -0.068990 0.329670 -2.310619 -1.499972 -1.334447 0.486475 -0.170549
wb_dma_de/always_11/stmt_1 -1.724660 0.876160 0.547657 0.236146 -2.138354 0.755977 0.020503 -0.472858 -0.484047 1.309291 -0.611461 -1.080449 1.053203 0.451709 -1.468530 -0.243389 0.315881 -0.562363 0.559296 -0.194570
wb_dma_ch_rf/wire_ch_adr1_we -2.457682 0.010512 -0.870522 1.007477 -2.319900 2.496257 0.548115 -1.933209 -1.231225 0.634859 0.780879 -0.746259 0.869610 -0.253629 -3.750934 -1.242914 0.631164 0.154786 1.277826 0.016856
wb_dma_ch_sel_checker/input_ch_sel -0.025695 -0.612280 0.422672 1.262131 0.884461 -0.128665 0.104795 0.394918 0.808170 1.206295 -1.849258 1.670601 0.038942 0.034129 0.829832 -0.481517 0.138556 -1.103935 -1.637584 0.477441
wb_dma_ch_sel/input_ch1_adr1 -0.838665 -1.001445 -1.452204 0.783895 -0.141384 1.717630 0.601929 -1.361871 -0.634091 -0.602912 1.332580 0.308603 -0.093067 -0.702322 -2.236664 -1.077777 0.313514 0.652159 0.840882 0.067961
wb_dma/wire_slv0_pt_in -1.015072 0.424254 -0.487045 0.537177 -1.448331 -0.479197 -0.111202 0.430564 -3.589119 -2.024531 -0.555411 -0.497714 -1.212716 1.093582 -1.746024 0.699873 1.041845 -2.724154 -1.543933 0.253082
wb_dma_rf/always_2/if_1/if_1/cond 1.185300 -1.850957 2.265959 -3.076576 0.141857 -4.653167 -3.690519 -0.334919 -0.693614 0.981196 -2.206279 4.308689 -2.997803 0.347928 -0.148378 -1.347242 -0.098990 -1.263726 -1.546270 2.569798
wb_dma_pri_enc_sub/reg_pri_out_d 1.737378 -1.043848 -0.635670 0.400029 1.151004 -0.771894 1.752074 -1.413964 0.430634 -0.962759 -2.203344 1.499471 -1.582749 -0.145771 0.380365 -2.298210 -1.525250 -1.326641 0.481314 -0.245691
wb_dma_ch_pri_enc/always_4/case_1 1.704655 -1.075412 -0.564815 0.474305 1.166199 -0.832958 1.841841 -1.454036 0.571066 -0.873260 -2.312116 1.521276 -1.584498 -0.131131 0.444025 -2.382874 -1.503932 -1.368134 0.448173 -0.176369
wb_dma_ch_pri_enc/wire_pri29_out 1.652409 -0.998915 -0.533956 0.451251 1.126808 -0.789129 1.725904 -1.421232 0.471110 -0.852655 -2.241705 1.437688 -1.525934 -0.135431 0.435788 -2.258768 -1.454824 -1.316112 0.415901 -0.158607
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 1.975517 -1.450757 -3.264031 2.725208 0.683220 0.976164 2.437296 0.304240 -1.136972 0.821922 -1.567456 0.772628 0.661463 -1.255148 2.660102 0.866844 -0.782223 -1.744648 -1.239800 -1.841303
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 3.297673 3.344769 -1.963145 0.946698 -2.146108 1.547329 0.543882 -4.161385 -2.784174 -0.398896 -0.180489 1.505689 -1.565754 -1.846472 -0.862788 0.706730 -0.218670 -1.134892 0.752996 1.496541
wb_dma_de/wire_read_hold 0.573674 1.746621 1.273507 -0.601890 0.274913 -0.088960 0.185233 -0.587289 -0.331542 -2.122967 -0.355852 -0.372892 -1.639481 1.000774 -1.257220 -1.838094 -1.450929 -0.976848 0.524002 0.643057
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 -2.306276 -0.112365 -0.919728 0.969099 -2.186751 2.361720 0.555579 -1.909362 -1.145839 0.646749 0.679374 -0.569810 0.848793 -0.296097 -3.569535 -1.224862 0.597934 0.098953 1.251742 0.010257
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 1.244079 -2.400097 -2.465331 -0.135718 0.043575 -0.543824 1.611299 -1.212120 0.125151 0.047087 -0.203772 0.308427 0.084465 -1.236194 1.020499 0.025667 -0.218369 0.721348 1.597737 -1.412526
wb_dma_ch_rf/wire_sw_pointer 0.882403 2.888093 -0.199259 0.948986 -3.763958 -1.354413 0.586130 0.439216 -0.854606 -1.530625 -3.117261 2.657450 -2.594442 2.221953 -1.043712 0.828734 1.936580 -0.294395 -2.451951 0.872724
wb_dma/wire_slv0_din -0.051201 1.864342 4.296815 0.918309 0.680884 1.474052 -5.532967 0.672744 -2.958341 -3.275879 3.778935 0.479865 -1.757571 1.530494 -3.875162 1.112144 2.535439 -1.022073 -1.884200 8.832382
wb_dma_ch_rf/input_dma_err 1.394972 -1.789409 2.142586 -0.506124 0.632427 -3.502593 1.614855 -1.936842 2.555724 2.453650 -3.409045 0.599776 0.292417 -1.121282 2.466758 -0.837684 -0.489411 -0.871940 0.808814 0.886650
wb_dma_ch_sel/assign_158_req_p1 0.528448 1.755979 1.294728 -0.582333 0.272116 -0.162213 0.201422 -0.664535 -0.306051 -2.012089 -0.385177 -0.388047 -1.586588 0.942855 -1.196541 -1.809067 -1.390850 -0.949631 0.487462 0.670281
wb_dma_ch_rf/assign_17_ch_am1_we -0.011633 1.702187 -0.718865 0.625757 -1.854844 -0.602204 1.922535 0.711803 0.906393 -2.554178 -1.288918 1.560878 -1.765987 1.266503 -0.451926 -0.727987 2.146118 2.267386 -1.062370 -0.244707
wb_dma_ch_rf/assign_7_pointer_s -1.615841 1.213149 -1.109031 0.375093 0.412254 1.138431 -0.665917 0.868057 -2.132751 -0.859752 0.810563 0.269824 -0.308328 0.271761 -0.951865 -0.831631 1.656170 -0.270600 -2.288867 -0.591922
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 1.678695 -0.976847 -0.521519 0.486689 1.181370 -0.777849 1.726901 -1.434252 0.489021 -0.831163 -2.356593 1.491812 -1.532302 -0.093803 0.437571 -2.317198 -1.464617 -1.397652 0.337908 -0.116474
wb_dma_pri_enc_sub/input_valid 0.491963 1.867428 1.350973 -0.597917 0.273829 -0.036975 0.102858 -0.593370 -0.454297 -2.215575 -0.269727 -0.403761 -1.713726 1.043020 -1.368970 -1.854698 -1.386967 -0.972252 0.410323 0.721444
wb_dma_ch_sel/assign_161_req_p1/expr_1 0.610743 1.742035 1.316171 -0.592920 0.266653 -0.137497 0.193850 -0.660053 -0.340586 -2.050940 -0.397878 -0.370532 -1.668461 0.943495 -1.233791 -1.868663 -1.451444 -0.979541 0.514688 0.640483
wb_dma_ch_rf/input_dma_rest 0.298039 -2.419423 -0.308945 0.144453 1.320450 -0.388076 -1.266484 0.711735 -0.977804 -1.384505 -0.117473 0.900093 -1.334608 1.027136 -0.981196 0.044731 -0.766342 -0.164758 -2.293232 0.350852
wb_dma_ch_sel/input_de_ack 1.077952 -2.601454 -1.892174 3.307631 0.747037 -1.091285 1.441441 2.750978 -0.337131 1.422148 -2.451651 3.713699 -0.484228 0.295205 1.873692 1.391214 0.546754 -3.210723 -3.316935 -0.340270
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.287437 0.536222 4.186062 0.085794 -2.600672 -1.829872 1.768758 -1.455285 0.668407 4.184761 -0.732672 -4.551218 3.309938 -1.480270 1.149983 0.815721 0.562324 0.848784 -0.012088 0.993127
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 2.465863 -1.965840 -0.516598 -1.134941 -1.019143 -1.881251 1.337322 -4.048856 0.456461 2.261900 -0.868551 -1.404084 1.290377 -3.043390 2.232426 1.250745 -0.609631 1.918783 2.025593 -0.091105
wb_dma_ch_sel/reg_valid_sel 2.175361 5.007894 -0.232083 1.318285 -3.851930 -0.227174 1.475487 -0.589831 1.443049 -0.564863 -2.582016 1.623480 -0.733266 2.173152 -1.133588 3.352988 1.375269 -2.394129 2.071100 1.459757
wb_dma_de/assign_63_chunk_cnt_is_0_d 3.359413 1.136941 0.233178 -2.193887 -0.359432 -1.511197 -1.172456 -4.188382 -0.743165 -0.608843 -1.297439 0.559512 -1.770523 -0.903053 0.655253 0.226471 -0.695967 0.451886 0.970256 1.412451
wb_dma_de/assign_64_tsz_cnt_is_0_d 3.301464 1.420072 -2.595156 0.286215 -0.704265 1.732609 0.377713 -4.388846 -3.093843 -1.387646 0.288774 -0.105761 -1.241814 -1.794919 -0.526023 0.409326 -1.120242 -0.274413 0.755667 0.422906
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond -1.709638 1.250374 -1.103578 0.419361 0.456468 1.154605 -0.668136 0.870465 -2.224994 -0.884999 0.893946 0.285870 -0.342122 0.209963 -0.998422 -0.936171 1.819744 -0.240892 -2.491558 -0.551872
wb_dma_wb_mast/always_4/stmt_1 0.577975 1.820637 1.351493 -0.625793 0.290485 -0.125310 0.196567 -0.651170 -0.365345 -2.224235 -0.339091 -0.398421 -1.729559 1.019163 -1.358210 -1.952106 -1.509858 -1.007794 0.500958 0.671005
wb_dma_ch_sel/assign_375_gnt_p0 -1.932549 -3.879847 0.057078 4.059694 -0.672123 -0.466815 5.892015 -2.090953 -0.982543 1.265430 -0.678241 -1.762933 1.701040 -1.865887 -0.528795 -1.718984 3.665030 1.728449 -4.246317 0.373230
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.606937 1.821756 1.365932 -0.627792 0.255069 -0.158100 0.244611 -0.671076 -0.414280 -2.243044 -0.327378 -0.393185 -1.797641 1.040997 -1.362672 -1.990461 -1.576303 -1.012797 0.540713 0.695930
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.282094 0.623323 4.132407 0.065243 -2.561500 -1.828197 1.728508 -1.300814 0.678487 4.020848 -0.664176 -4.411215 3.163809 -1.403225 1.091808 0.782302 0.591688 0.803537 -0.051324 0.983304
wb_dma/inst_u2 -0.722092 0.237554 1.413399 0.960304 1.611653 0.045017 -0.353923 -1.939274 -0.600088 -1.120766 1.543887 -0.154896 -0.293056 1.377813 -2.574740 2.161945 2.619004 -1.093570 -2.585781 2.581675
wb_dma/inst_u1 -0.829643 1.022513 0.849897 0.283627 0.742095 -0.023799 -1.573986 -1.376462 -2.494930 -1.641999 1.218647 -0.738742 -1.321271 2.521549 -2.111174 1.802902 3.800738 -1.182822 -3.633977 1.998283
wb_dma/inst_u0 -1.907426 2.703851 0.779810 0.882262 -0.061576 1.747479 -2.773484 -0.496582 -4.206151 -1.089780 1.862671 -0.388136 -0.957017 1.766648 -2.627934 0.495177 4.181729 -0.981509 -4.664387 2.466633
wb_dma/inst_u4 -0.788505 2.318368 0.825887 0.040097 -1.288371 0.787252 0.682096 -1.525053 -5.374660 -1.201375 -1.595202 -3.708966 -0.742370 1.667406 -0.009072 -1.458383 1.103733 -2.708117 -3.564456 -0.471258
wb_dma_ch_rf/assign_2_ch_adr1 -2.895272 2.610322 -1.561486 1.165753 -4.165452 3.448787 0.498613 -1.855157 -2.386243 1.310607 -0.140407 1.478089 -0.088067 -0.282879 -4.576396 -1.681799 1.204685 -1.131689 0.328614 -0.591871
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.885129 -2.676671 -1.745078 0.583035 1.066664 -0.340966 1.426332 -0.600603 -0.707832 0.835022 -1.578858 1.789549 -0.311491 -0.714958 1.225143 -2.863832 1.913112 -1.058914 -0.817328 -1.102679
wb_dma_de/wire_de_csr 2.117478 -3.573312 -3.216649 2.713363 1.904996 0.541772 1.014786 0.953947 -2.171585 -0.568868 -1.577411 1.551541 -0.699341 -0.195571 1.517484 0.878881 -1.373822 -1.827614 -3.613780 -1.247485
wb_dma_ch_sel/always_40/case_1/stmt_1 0.211694 -3.611088 -3.146640 1.806977 0.726949 1.071260 2.046786 -2.086277 0.239433 0.648091 -0.551085 2.147131 0.025004 -1.772831 -0.583227 -1.537958 0.247450 0.277939 0.662762 -0.646569
wb_dma_ch_sel/always_40/case_1/stmt_2 1.206901 -2.931656 -1.961231 1.050351 0.924204 -0.704789 1.694465 -0.784353 0.942802 1.257897 -2.015697 1.901279 0.123864 -1.174512 1.808763 -0.490237 -0.116581 -0.373797 0.064937 -0.952661
wb_dma_ch_sel/always_40/case_1/stmt_3 -0.017768 -0.596097 0.393456 1.204670 0.863808 -0.141220 0.141389 0.386118 0.816178 1.187750 -1.821373 1.617839 0.052357 0.030120 0.824904 -0.486791 0.063782 -1.079227 -1.503250 0.424999
wb_dma_ch_sel/always_40/case_1/stmt_4 1.374524 -4.969262 -1.978368 1.049891 2.070119 -1.064930 0.212942 -0.164611 -0.227706 -0.274085 -1.949467 2.608928 -1.282523 -0.038684 0.580621 -0.438128 -0.870644 -0.543553 -2.325381 -0.333965
wb_dma_pri_enc_sub 1.692614 -1.052969 -0.634075 0.463884 1.146706 -0.777262 1.816433 -1.469470 0.430781 -0.938684 -2.224545 1.487832 -1.599745 -0.114510 0.405016 -2.335282 -1.495843 -1.322798 0.456713 -0.184107
wb_dma_ch_rf/reg_ch_am1_r -0.117492 1.712947 -0.606302 0.605708 -1.884920 -0.645600 1.887098 0.727139 0.894663 -2.406553 -1.233303 1.565199 -1.713135 1.285178 -0.492674 -0.708663 2.252197 2.250954 -1.100841 -0.174896
wb_dma_de/assign_72_dma_err 1.403667 -1.555179 2.233650 -0.630552 0.508544 -3.550257 1.516671 -1.970979 2.489833 2.348595 -3.331465 0.514686 0.247492 -1.033290 2.315285 -0.827923 -0.566162 -0.953403 0.893093 0.943389
wb_dma_de/reg_ptr_adr_low -1.482181 -0.560798 -2.331954 1.764023 1.280484 2.309485 -0.367080 -1.313451 -0.377765 1.061639 -1.290658 -1.157226 1.781298 1.724558 0.160237 2.713704 2.263716 -2.559394 -0.109145 -1.175128
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.724262 -2.637441 -1.757540 0.572877 1.043160 -0.384360 1.427726 -0.589563 -0.646914 0.802119 -1.577755 1.776844 -0.315083 -0.739421 1.266345 -2.777141 1.736771 -1.007382 -0.648656 -1.096274
wb_dma_de/reg_state 0.976124 -0.529874 1.581297 1.243035 1.361124 -0.448070 -0.554852 -2.665285 -0.569800 -1.293039 1.557789 -0.256427 -0.192304 1.084031 -3.167290 4.284907 1.050070 -1.200398 -2.468007 3.647737
wb_dma_ch_rf/always_26/if_1 0.891895 2.924107 -0.313504 0.907046 -3.848233 -1.440201 0.770819 0.531713 -0.609473 -1.455899 -3.212176 2.713289 -2.539234 2.212162 -0.937091 0.706531 1.911836 -0.214554 -2.120496 0.627392
wb_dma_de/always_23/block_1/case_1/block_5/if_1 5.782568 -1.492821 -0.589990 -1.378587 3.354552 -1.243954 -2.021358 -3.043361 -1.382453 -5.648339 1.102179 1.618948 -3.141404 -1.381871 -0.327854 2.582528 -2.609477 3.046638 -3.206331 2.995134
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 0.952942 -0.379891 -1.802341 3.360991 -0.550239 -0.842268 2.937428 2.038079 0.909200 3.013538 -2.625574 3.137880 0.835503 -0.853601 3.124501 1.352975 1.294693 -3.155213 -0.945861 -0.823587
wb_dma_ch_sel/assign_113_valid 1.606103 -1.764830 -0.293058 -1.585991 -0.164090 -3.034451 -1.053262 -1.573024 1.468406 2.765975 -1.705451 1.695983 0.526725 -1.180787 2.974951 2.301271 1.890072 0.596452 0.589007 0.473730
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 -1.368090 -1.096077 0.884175 -0.047205 0.493969 -1.618887 0.117646 2.168030 1.853132 1.268377 -0.614970 0.752146 0.686251 0.806292 0.937463 0.245612 1.235263 -0.801436 0.052692 -0.220212
wb_dma_inc30r/always_1 -0.817489 2.325222 0.327758 3.212887 -0.867339 2.409190 3.574895 -1.279534 3.174213 -1.070103 1.528477 -1.462101 0.354148 -1.116222 -0.179890 -0.874493 2.708134 6.923558 -1.385711 0.794992
wb_dma_de/always_23/block_1/case_1/cond 0.854961 -0.692298 1.697236 1.194592 1.488994 -0.542318 -0.525404 -2.677938 -0.439782 -1.156932 1.640963 -0.459939 -0.010176 1.023463 -3.131372 4.318858 1.044789 -1.100921 -2.488546 3.556952
wb_dma_ch_sel/assign_128_req_p0/expr_1 1.784870 0.979939 -0.077023 -1.785074 -3.547010 -0.559260 0.599929 -4.652931 -2.096681 1.325635 1.109841 -4.175643 1.388045 -2.316254 0.533440 1.940458 0.226583 2.916525 1.826067 0.055417
wb_dma_de/always_8/stmt_1/expr_1/expr_1 2.879368 -0.678613 -1.126177 -1.616765 -0.601996 -1.513159 -1.307232 -3.648747 -0.296397 1.612866 -1.135463 1.045121 -0.121120 -1.922584 2.101494 2.136730 0.764601 1.376562 0.523288 0.730557
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 1.236164 -2.964833 -1.959695 1.064131 0.905269 -0.730247 1.729066 -0.840071 0.973818 1.300219 -2.063023 1.954434 0.096967 -1.184259 1.845610 -0.499634 -0.157960 -0.405973 0.009947 -0.925461
wb_dma_de/always_9/stmt_1/expr_1/expr_1 1.352842 3.000341 -2.524869 0.023073 -0.587382 2.090575 -1.788019 1.030081 -3.344047 -2.139350 1.779901 -0.158289 -0.858688 0.866056 0.115088 2.654445 0.450582 -0.730006 -1.034032 -0.712090
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 -2.836237 -2.936679 0.995625 1.320839 -1.622317 -0.445209 3.519206 -2.917006 -0.595358 3.989709 -0.747730 -2.315472 2.678189 -2.646757 0.035901 -3.037960 2.428605 0.475159 0.103455 -0.089824
wb_dma_ch_sel/assign_148_req_p0 -0.119738 -0.860738 0.050551 -1.448790 -2.210973 -2.078880 -1.267124 -1.912436 0.800854 3.777710 -2.060981 0.773600 1.405400 -0.550030 1.331332 2.064917 2.228632 0.100096 1.100934 0.257648
wb_dma/wire_ndr 2.467203 -1.987320 -0.534616 -1.159408 -1.027390 -1.863868 1.360085 -3.999396 0.465322 2.271822 -0.853280 -1.370904 1.275491 -3.077117 2.237173 1.194268 -0.678180 1.883275 2.110926 -0.136608
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 1.233255 -3.008058 -2.039194 1.055441 0.917813 -0.702723 1.706287 -0.836227 0.954684 1.267209 -2.038862 1.921325 0.110663 -1.192370 1.882974 -0.481549 -0.185305 -0.365736 0.070533 -0.960334
wb_dma_pri_enc_sub/always_3/if_1/if_1 1.685192 -1.112976 -0.630270 0.432339 1.150741 -0.807272 1.801839 -1.461690 0.497381 -0.866076 -2.252036 1.447772 -1.522981 -0.157647 0.463080 -2.316536 -1.438353 -1.296899 0.453788 -0.207000
wb_dma_ch_sel/always_8/stmt_1/expr_1 1.448679 -5.149046 -2.045450 1.058968 2.108281 -1.093330 0.305391 -0.230940 -0.242635 -0.214471 -2.001258 2.656014 -1.303261 -0.146437 0.638290 -0.388980 -0.839434 -0.476701 -2.293917 -0.375029
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 -1.705670 -3.343422 -2.979466 1.294417 0.782401 1.322485 1.857874 -1.937469 -1.305279 0.239029 -0.203702 2.006672 -0.371994 -1.333842 -1.059176 -3.707271 2.257090 -0.359725 0.012764 -0.855801
wb_dma_rf/input_dma_done_all 3.612216 0.473393 -2.441763 0.169132 -0.761698 0.062729 -0.362906 -2.466348 -2.107423 1.348704 -0.900408 0.050814 0.491501 -2.070788 3.041488 3.282705 0.094065 -0.014646 -0.727116 -0.256837
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 -1.588162 1.161898 -1.209792 0.386055 0.476261 1.166148 -0.708566 0.939311 -2.234309 -0.937894 0.814634 0.273160 -0.371934 0.287367 -0.931442 -0.875150 1.632010 -0.316117 -2.360866 -0.678329
wb_dma_de/assign_66_dma_done 3.732435 1.523727 -0.798322 0.769474 -0.923675 -2.534957 0.839035 -0.306820 0.934073 -1.296211 -2.414599 3.635416 -2.687066 0.782493 1.299895 2.390969 1.079649 -0.059889 -1.531247 1.242471
wb_dma/wire_ch4_csr -1.434693 1.604233 -0.656228 1.378954 0.961949 2.114860 -1.585596 -1.073013 -2.240558 -1.835883 -0.470060 -1.362349 -0.512888 2.065392 -0.336904 1.284060 4.156837 1.052139 -5.009944 0.564090
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.560496 1.855852 1.381786 -0.604980 0.235517 -0.104803 0.129796 -0.639420 -0.410099 -2.141663 -0.270863 -0.374146 -1.701110 0.988997 -1.349402 -1.870277 -1.411091 -0.955689 0.473868 0.718239
wb_dma_ch_sel/input_ch3_csr -0.388009 3.455573 0.053791 1.765548 0.196880 2.332289 -2.747308 0.601655 -0.837422 -0.683566 -1.647097 -1.395826 -0.215764 2.730729 1.238487 2.879640 2.397990 1.434175 -5.193576 0.304249
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.904546 -2.686635 -1.818581 0.610633 1.106229 -0.358227 1.454923 -0.513697 -0.724665 0.763619 -1.563720 1.851326 -0.349786 -0.668106 1.215909 -2.918589 1.998380 -1.058396 -0.814395 -1.118555
wb_dma_de/wire_adr1_cnt_next 0.613966 0.092923 -0.884023 1.914006 -0.826360 0.762505 4.331936 -1.935318 1.344088 -1.687228 1.704975 -1.251524 0.037823 -1.577930 -0.970602 -0.792310 0.914109 4.143818 0.582028 0.069507
wb_dma/wire_de_adr0 -3.140183 -0.696451 3.186496 -0.861724 3.524922 -1.635117 -2.053270 1.061596 0.955120 -0.441000 0.941180 0.799543 -0.005094 0.571830 0.926152 -0.903191 5.239709 1.547113 -4.452167 2.508116
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.640071 -1.055984 -0.588940 0.547535 1.228435 -0.708326 1.775936 -1.338732 0.476947 -0.924635 -2.311964 1.510532 -1.552336 -0.067198 0.426164 -2.353827 -1.405070 -1.391993 0.262103 -0.170183
wb_dma_de/reg_adr0_cnt -2.181205 0.377811 2.446476 -0.504177 2.655181 -2.250575 -0.576337 0.830417 2.731538 -1.432002 0.407566 1.811384 -0.579785 0.843780 1.159206 -0.208609 6.310620 3.294961 -3.891844 2.377369
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 1.671052 -1.027353 -0.575424 0.456541 1.139300 -0.766559 1.779665 -1.420141 0.500084 -0.881459 -2.276187 1.458729 -1.517035 -0.144535 0.439939 -2.235497 -1.409868 -1.342711 0.365740 -0.188183
wb_dma/wire_am0 0.504970 -0.228737 0.624406 -1.939721 2.267980 -0.546874 -2.019737 -0.590419 0.299535 0.060104 0.563317 -1.908243 0.991376 -0.024872 1.349456 1.754420 -1.419837 1.017192 -0.878649 -1.019676
wb_dma/wire_am1 0.819623 0.653760 -0.742565 0.506333 -0.630681 -0.738212 2.050077 -0.197824 2.494687 -1.131768 -0.460264 1.030731 -0.463761 0.110162 0.374833 0.446784 1.273192 2.550290 0.585965 -0.236015
wb_dma_ch_sel/assign_137_req_p0/expr_1 -0.294236 -0.931827 0.066054 -1.316977 -2.089158 -2.111372 -1.159931 -1.783903 0.802746 3.727975 -2.072329 0.792728 1.399204 -0.485007 1.239718 1.963441 2.318299 0.008503 1.005224 0.243800
wb_dma_ch_sel/assign_140_req_p0/expr_1 -0.418924 -0.764237 0.257494 -1.385093 -2.192988 -2.009745 -1.274258 -1.785948 0.773998 3.776224 -1.994919 0.644655 1.420598 -0.471820 1.160061 2.025745 2.399632 0.088533 0.896547 0.366360
wb_dma_ch_rf/always_22/if_1/if_1 0.471744 -0.305074 0.657787 -1.917284 2.374976 -0.497277 -2.052509 -0.466459 0.402491 0.004076 0.650995 -1.904521 0.992762 -0.071133 1.381946 1.717050 -1.473710 1.173453 -0.839649 -0.977275
wb_dma_de/assign_69_de_adr0 -3.021036 -0.464898 3.252691 -0.885215 3.562233 -1.526671 -2.192281 0.941944 0.914131 -0.675452 1.131449 0.696680 -0.071325 0.592736 0.838569 -0.821144 5.272324 1.847271 -4.599178 2.613887
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.122818 -0.668275 2.781311 -1.087577 -0.609310 -2.883466 -0.126815 -0.719917 2.086202 3.430293 -1.193161 -0.995823 1.866906 -1.075416 2.109442 1.505846 0.850193 0.440661 0.553566 1.117732
wb_dma_de/wire_mast0_go 0.558405 1.859093 1.370246 -0.588985 0.281086 -0.092690 0.152477 -0.644355 -0.406518 -2.159335 -0.317927 -0.410282 -1.711519 1.043049 -1.338599 -1.893557 -1.410999 -0.975265 0.440227 0.728229
wb_dma_wb_slv/input_slv_din -0.996165 1.073130 3.575115 0.187185 0.060370 0.320705 -0.496923 0.283693 -2.298695 -2.258590 5.436734 -4.284072 0.464989 0.196653 -2.206741 -0.185333 0.534585 0.556441 0.874819 3.088898
wb_dma_de/always_3/if_1/if_1 -0.861059 0.935472 -0.454686 2.184167 -2.860164 1.576472 4.279010 -2.452782 0.760302 -0.445682 0.939720 -2.236063 1.010565 -1.130418 -2.340532 -1.023419 1.012941 3.442158 0.991931 -0.153055
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.758473 -2.609166 -1.707873 0.593210 1.026004 -0.439931 1.391872 -0.571187 -0.627950 0.876189 -1.658528 1.855163 -0.316876 -0.700958 1.269344 -2.760663 1.892998 -1.085127 -0.759302 -1.017860
wb_dma_ch_sel/always_47/case_1 0.779089 0.716821 -0.810607 0.541770 -0.693103 -0.728230 2.105338 -0.174526 2.563917 -1.180529 -0.426410 1.047861 -0.504089 0.135625 0.368104 0.443015 1.305311 2.599934 0.681160 -0.233971
wb_dma_ch_sel/assign_152_req_p0 -0.227733 -0.690545 0.141294 -1.310052 -2.238555 -1.945533 -1.198413 -1.974067 0.619345 3.718522 -2.051766 0.576470 1.427173 -0.533365 1.129167 2.018134 2.202583 0.042566 0.965117 0.330687
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 0.885033 -0.497243 -1.973023 3.521429 -0.496327 -0.800319 3.055766 2.335207 0.958132 3.127279 -2.812552 3.283291 0.928822 -0.787832 3.258778 1.409335 1.359890 -3.426367 -0.998437 -0.942201
wb_dma_de/reg_de_adr0_we -1.419597 -1.094956 0.896493 -0.013184 0.503605 -1.569005 0.103848 2.232791 1.806207 1.263276 -0.589296 0.741812 0.676673 0.814761 0.923463 0.290728 1.302782 -0.806085 0.046251 -0.205337
wb_dma_ch_sel/assign_114_valid 1.477772 -1.704223 -0.270685 -1.582776 -0.105884 -2.996676 -1.208370 -1.385719 1.408894 2.717691 -1.595479 1.758866 0.465563 -0.996692 2.892272 2.345547 2.029461 0.551053 0.475661 0.508919
wb_dma_ch_rf/assign_4_ch_am1 0.035171 1.743956 -0.809928 0.608284 -1.931037 -0.637405 1.927442 0.805064 0.944174 -2.649879 -1.285923 1.609922 -1.831899 1.351913 -0.413767 -0.687722 2.140838 2.269933 -0.991151 -0.300068
wb_dma_de/wire_dma_done_all 3.642606 0.622400 -2.402938 0.039443 -0.783296 0.061412 -0.445708 -2.402634 -2.117385 1.272792 -0.821824 0.034709 0.463587 -2.029828 2.980799 3.336929 0.001998 0.023731 -0.575048 -0.257428
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.182322 0.569976 4.058908 0.143092 -2.498721 -1.789086 1.705801 -1.382594 0.657427 4.020157 -0.787630 -4.321180 3.169669 -1.422127 1.148479 0.883694 0.580758 0.746737 -0.104696 0.976703
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 1.726664 5.312029 -0.107170 1.535524 -3.879889 0.050996 1.439063 -0.470671 1.325582 -0.483642 -2.464915 1.515740 -0.602154 2.225623 -1.265395 3.234105 1.784442 -2.304416 1.691774 1.515807
wb_dma_wb_slv/input_wb_data_i -3.480052 3.537332 4.418993 2.732663 0.719478 4.269137 -5.393353 0.703690 -0.937839 4.941473 -0.665418 -0.239141 3.132397 0.775517 -1.390873 1.804527 1.481761 -3.090036 -4.643448 4.325912
wb_dma_de/input_nd 2.453801 -1.988484 -0.488666 -1.130983 -1.039592 -1.855431 1.334621 -4.000136 0.432955 2.251692 -0.823783 -1.424451 1.295094 -3.058117 2.230891 1.250847 -0.628312 1.899497 2.084124 -0.107185
wb_dma_ch_sel/assign_126_ch_sel -0.534824 0.931703 2.635522 -0.490469 -0.293190 -2.647581 0.358725 -1.875501 -1.087255 -0.925168 2.475786 1.400649 -2.154806 -0.394163 -1.844358 -0.950504 4.014380 1.507112 -2.901859 3.409963
wb_dma/wire_mast1_err 1.409436 -1.660294 2.184491 -0.597814 0.561661 -3.598489 1.609931 -1.935709 2.518595 2.322928 -3.402769 0.558103 0.189906 -0.997478 2.338786 -0.882684 -0.516749 -1.003428 0.912531 0.888798
wb_dma_de/wire_ptr_valid 0.496521 -5.624727 -3.208493 1.765927 1.717862 0.676952 0.689455 -1.577469 -0.983542 -0.836501 -0.466352 2.724565 -1.348177 -0.722031 -1.803622 -1.364949 -0.454324 0.175464 -1.533890 -0.099915
wb_dma/wire_ch_sel 0.715776 -2.694751 -1.024426 -0.555211 0.795019 -3.375095 -0.970254 1.999950 -3.914894 -1.000359 2.377888 3.220116 -2.745619 1.230555 -0.634086 1.118402 2.064171 -3.500488 -2.712186 0.665373
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 -1.701812 -3.281850 -2.965905 1.375431 0.853105 1.389167 1.812672 -1.918213 -1.444283 0.125187 -0.112131 2.016053 -0.407447 -1.272231 -1.168588 -3.703606 2.219192 -0.424528 -0.095623 -0.808478
wb_dma_de/always_12/stmt_1/expr_1 3.304379 1.188057 0.155976 -2.188655 -0.340371 -1.463858 -1.146338 -4.141635 -0.788751 -0.731597 -1.257052 0.558829 -1.867562 -0.806774 0.593545 0.132305 -0.699313 0.367548 0.975050 1.364907
wb_dma/wire_dma_req 1.003248 -2.485949 -1.711062 3.282308 0.695221 -1.165280 1.427001 2.748401 -0.238947 1.544310 -2.473965 3.634819 -0.412392 0.258006 1.934315 1.465271 0.673182 -3.221439 -3.323370 -0.274914
wb_dma_ch_sel/assign_136_req_p0 -0.274990 -0.776698 0.191025 -1.305374 -2.218700 -2.027474 -1.187985 -1.880448 0.745969 3.793911 -2.106643 0.708449 1.461767 -0.515319 1.233345 2.064881 2.371762 0.024040 0.869719 0.358444
wb_dma_ch_rf/assign_5_sw_pointer 1.080587 2.716433 -0.423535 0.911709 -3.797326 -1.504671 0.952273 0.413774 -0.554032 -1.356249 -3.358262 2.812513 -2.541390 2.022159 -0.722419 0.642061 1.735244 -0.149050 -2.113797 0.542113
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 1.900832 -1.449300 -3.168613 2.751702 0.711388 0.988104 2.390792 0.375662 -1.107966 0.885232 -1.603195 0.825360 0.662411 -1.281253 2.682679 0.848659 -0.761630 -1.715887 -1.293680 -1.786407
wb_dma_ch_rf/always_25/if_1/if_1/cond -0.043052 1.642096 -0.711000 0.611770 -1.906250 -0.685349 1.916639 0.687669 0.909395 -2.510714 -1.298688 1.593387 -1.790251 1.234440 -0.408259 -0.749290 2.238940 2.272153 -1.120822 -0.205430
wb_dma_ch_sel/assign_97_valid/expr_1 -1.230762 2.654014 0.370374 2.011791 -0.038354 1.270507 -1.022210 -2.244537 4.265185 3.568775 -1.768623 -0.524577 3.052862 0.257832 3.048856 5.160750 6.031485 3.795792 -1.818906 1.272912
wb_dma_de/always_9/stmt_1 2.581861 3.343786 -0.547904 -1.054857 -1.681022 0.702777 -2.063778 -1.779165 -2.990344 0.074708 1.117095 -1.831220 0.360655 -1.013723 1.287222 3.871644 0.042764 0.488790 -0.476611 0.600132
wb_dma_de/input_pause_req 1.543265 -1.288526 2.171777 -1.972073 0.594064 -4.057336 -1.804840 -1.671502 -2.282031 -2.006547 0.579908 2.263581 -3.732265 2.427758 -3.086185 0.595291 1.197371 -3.751251 -1.172314 3.546535
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 0.951223 -0.513276 -1.977500 3.447479 -0.500393 -0.779527 3.000875 2.257110 0.938872 3.131494 -2.795518 3.246894 0.959625 -0.790525 3.322181 1.464245 1.274317 -3.359412 -0.944707 -1.001968
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 2.157958 -3.540115 -3.245176 2.744255 1.831810 0.647878 0.984485 0.921927 -2.314034 -0.650809 -1.502089 1.488539 -0.749262 -0.159110 1.418510 1.018754 -1.405954 -1.790444 -3.677843 -1.230491
wb_dma_de/wire_dma_busy 1.048737 -0.526053 -1.042607 -2.828656 -1.256743 -3.145724 -0.568787 -2.583436 -3.744658 -1.491072 3.768165 1.965160 -3.029177 -0.222293 -2.196801 0.097872 3.027400 -0.862126 1.025682 1.271918
wb_dma_ch_sel/always_37/if_1/if_1/cond 1.966232 -1.406994 -3.207037 2.733360 0.697794 0.993328 2.405213 0.316373 -1.122465 0.834987 -1.588523 0.799529 0.630328 -1.238051 2.658223 0.899944 -0.724159 -1.709732 -1.292455 -1.780150
wb_dma_ch_pri_enc/always_2/if_1 1.684096 -1.014240 -0.580618 0.495906 1.156507 -0.778478 1.766807 -1.461485 0.458680 -0.903355 -2.285868 1.477645 -1.588441 -0.148912 0.411886 -2.295334 -1.394880 -1.327770 0.333595 -0.116187
wb_dma_de/always_6/if_1/stmt_1 2.940292 2.050645 -3.845538 0.507940 -3.263510 1.752301 0.443169 -3.996745 -3.204995 0.500162 1.712422 0.500363 -0.090635 -2.856973 -0.310893 2.920415 0.996506 0.695862 1.815332 0.321025
wb_dma_ch_rf/input_de_txsz_we 3.720554 1.102963 -2.964977 -1.009001 -1.657127 0.263381 -0.432534 -2.881527 -2.997301 0.139479 0.938492 -1.647285 0.462580 -2.114262 2.293760 3.904545 -0.117775 1.088938 0.860713 -0.774832
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.500194 1.746041 1.258380 -0.554104 0.236908 -0.083852 0.131816 -0.588363 -0.407569 -2.078558 -0.299534 -0.395189 -1.607915 0.962185 -1.284458 -1.792183 -1.387611 -0.933171 0.435164 0.635939
wb_dma_wb_if/input_wb_addr_i -2.004309 4.300524 4.786779 1.428559 -1.550805 1.209996 -2.793975 0.285947 -3.523370 -1.400889 0.102773 -0.160850 -1.810309 1.169591 -3.453777 -0.448178 0.906761 -1.780103 -5.446601 4.724898
wb_dma_ch_sel/always_7/stmt_1 1.904587 -1.511909 -3.270748 2.746353 0.735176 0.973540 2.443828 0.359399 -1.130549 0.858152 -1.568930 0.833090 0.643510 -1.252973 2.669278 0.849464 -0.695796 -1.681658 -1.296115 -1.877661
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 -0.612234 -0.182590 0.977328 2.289334 2.643591 0.518241 1.938574 -3.110459 0.664567 -2.589068 1.599256 -1.997183 0.011161 2.549375 -2.578442 3.036412 3.954366 -1.574546 -1.459112 2.569586
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 4.590452 -1.596045 0.791734 1.559482 1.792053 -0.026578 0.407550 -1.655302 -2.658530 0.139761 -3.064126 -1.159179 -0.453054 -1.962780 2.070696 0.224175 -6.588348 -1.793970 -4.144710 0.268164
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.328724 0.526945 4.222118 0.037916 -2.611638 -1.935936 1.709049 -1.211203 0.846685 4.261643 -0.816876 -4.382690 3.285531 -1.379894 1.255265 0.840389 0.557397 0.758649 -0.013991 0.988396
wb_dma_ch_rf/always_4/if_1/block_1 -1.562128 1.289007 -2.750187 0.717429 1.614060 3.430965 -3.356043 0.573807 -3.871291 -2.718714 0.520261 1.043607 -1.453604 2.034733 -1.980862 0.066623 2.754112 -1.297246 -4.089494 0.450348
wb_dma_de/reg_dma_abort_r 1.463917 -1.502388 2.194643 -0.561080 0.549177 -3.451077 1.527175 -1.969740 2.342429 2.237506 -3.277894 0.498897 0.217412 -1.008398 2.312001 -0.813174 -0.508408 -0.947999 0.784717 0.944205
wb_dma_ch_sel/input_ch2_txsz 1.843520 -1.455394 -3.142673 2.758506 0.725343 0.973995 2.315052 0.297915 -1.063222 0.952124 -1.652658 0.877181 0.689494 -1.219126 2.644001 0.859677 -0.695368 -1.675231 -1.366011 -1.743449
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.523586 1.969477 1.442080 -0.629227 0.258841 -0.063959 0.138403 -0.638682 -0.483551 -2.309796 -0.246935 -0.415916 -1.796950 1.090195 -1.468071 -1.966590 -1.381572 -1.002712 0.382953 0.760008
wb_dma_ch_sel/input_ch5_csr -1.281617 1.690767 -0.408412 1.324618 1.035659 2.109960 -1.764840 -0.959721 -2.422722 -1.657692 -0.487669 -1.434660 -0.457261 1.967685 -0.360257 1.229671 3.652334 0.667454 -5.030355 0.616168
wb_dma_ch_sel/assign_150_req_p0 -0.266599 -0.781187 0.211820 -1.346927 -2.142766 -2.067285 -1.204135 -1.872724 0.873523 3.833696 -2.105738 0.664958 1.465569 -0.527372 1.297588 2.044920 2.273335 0.063624 0.951334 0.309495
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.508483 1.896068 1.330913 -0.612759 0.263475 -0.032468 0.079736 -0.587495 -0.447439 -2.213595 -0.233446 -0.427526 -1.717534 1.084734 -1.416127 -1.881969 -1.404469 -1.001523 0.402403 0.704685
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond -1.378486 -1.091673 0.919211 -0.021432 0.498362 -1.557815 0.119856 2.184937 1.831333 1.229465 -0.567242 0.752558 0.691346 0.789575 0.922842 0.278738 1.272435 -0.742100 0.027462 -0.194860
wb_dma_ch_sel/assign_155_req_p0 -0.142732 -0.743003 0.221303 -1.347712 -2.183362 -2.081093 -1.232982 -1.932550 0.781886 3.781779 -2.119897 0.703314 1.399464 -0.540196 1.329624 2.039700 2.206469 0.016350 0.929257 0.366450
wb_dma_ch_sel/always_43/case_1/stmt_4 1.215009 -2.975360 -1.980320 1.103792 0.917387 -0.709025 1.696673 -0.821807 0.943018 1.288871 -2.066399 1.957079 0.096492 -1.190656 1.830155 -0.472258 -0.092125 -0.407870 -0.050768 -0.926813
wb_dma_ch_sel/always_43/case_1/stmt_3 2.012089 -1.513798 -3.236635 2.728097 0.680108 0.931635 2.439733 0.274492 -1.025685 0.997631 -1.701137 0.835898 0.710574 -1.353691 2.784460 0.903629 -0.827579 -1.671889 -1.241527 -1.856188
wb_dma_ch_sel/always_43/case_1/stmt_2 1.379955 2.466574 0.343193 2.295790 0.940157 1.362048 1.177866 0.848420 -1.538118 -1.298112 -1.835595 0.223782 -1.101130 0.808667 0.452434 -1.009279 -2.035399 -3.435477 -2.210577 0.132382
wb_dma_ch_sel/always_43/case_1/stmt_1 3.842055 2.698936 -1.933259 1.042313 -2.395847 0.023973 0.013163 -2.439104 -1.956709 2.335761 -1.467902 1.684300 0.133837 -2.237480 2.674757 3.645791 0.794412 -1.071834 -0.575054 0.780045
wb_dma_de/always_19/stmt_1/expr_1 -0.013230 -1.162946 0.839826 0.885993 0.249758 -3.498003 5.425256 0.988184 1.515866 -2.597987 1.193958 -0.626582 -0.534577 0.300794 0.131806 -0.235713 3.221493 1.216869 -0.683047 0.329147
wb_dma_ch_rf/wire_ch_err_we 1.498224 -1.612667 2.133164 -0.631169 0.548589 -3.548611 1.629559 -1.923326 2.443524 2.198858 -3.340070 0.538164 0.135065 -1.020050 2.275737 -0.915934 -0.669706 -0.969125 0.983898 0.851273
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 -0.287038 0.053079 1.723163 -1.476161 -0.866970 -2.917470 -0.054108 -1.324296 -2.628736 -0.410018 2.480951 1.252117 -2.106258 0.129502 -2.385540 -0.939745 2.036448 -1.941826 -0.388905 2.176665
wb_dma_rf/wire_ch1_adr1 -0.862337 -0.863293 -1.369801 0.798701 -0.201441 1.738088 0.579349 -1.452802 -0.695008 -0.622405 1.404278 0.255491 -0.093915 -0.729874 -2.312620 -1.038661 0.377737 0.693754 0.781323 0.187900
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 -0.275177 -3.046367 0.631973 0.321746 3.631639 2.162936 -5.350978 -3.944982 1.291158 1.920817 -2.540050 -0.515042 1.744728 0.327842 -0.160712 3.138268 -1.003726 1.369353 -3.165325 1.853866
assert_wb_dma_wb_if/input_pt_sel_i -0.832018 2.092532 -0.524723 -0.193361 0.439853 2.092916 -0.915149 -1.585213 -3.348945 -2.113760 0.306298 -1.352036 -1.516562 2.695080 -0.675223 -1.143209 3.290739 -0.515731 -2.949882 0.182503
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond 0.498709 -0.332229 3.786342 -0.226229 -0.610726 -2.663245 1.833089 -1.038920 1.362041 3.133020 -0.181903 -3.723719 2.518675 -2.100421 2.765858 1.146399 0.091876 1.543103 -0.288918 1.082915
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.569582 1.820605 1.340112 -0.608542 0.280791 -0.090949 0.194417 -0.611589 -0.362220 -2.180024 -0.364018 -0.372287 -1.701153 1.001590 -1.354238 -1.899623 -1.426966 -0.968424 0.449193 0.682360
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 1.229414 -2.870593 -1.914740 1.076787 0.900207 -0.728375 1.674950 -0.825604 0.978353 1.280377 -2.090305 1.916725 0.122014 -1.153420 1.822774 -0.467489 -0.176632 -0.401223 0.011388 -0.903409
wb_dma_rf/input_paused 0.508774 0.986258 0.126368 0.338633 0.016681 0.973208 -0.790387 0.463848 0.182341 -1.666164 -0.029018 0.038876 -0.474727 2.058406 -1.980788 1.630140 -0.356512 -1.860942 0.727205 1.118750
wb_dma/wire_mast0_adr -3.166989 0.353800 -1.814911 2.055328 -0.765462 3.171435 -0.385211 -1.710033 -0.976071 2.257669 -1.874476 -2.166703 2.729519 2.201664 -1.368778 2.485394 2.526465 -3.189782 0.305597 -1.385106
wb_dma_ch_pri_enc/inst_u8 1.684624 -1.013211 -0.524542 0.445052 1.144107 -0.792279 1.779206 -1.416247 0.470051 -0.914949 -2.309559 1.520812 -1.603563 -0.094729 0.412447 -2.364892 -1.503415 -1.376496 0.399949 -0.137598
wb_dma_ch_sel/assign_148_req_p0/expr_1 -0.140087 -0.861521 0.128816 -1.500105 -2.211812 -2.178998 -1.268677 -1.948260 0.802801 3.781396 -2.014246 0.657320 1.422333 -0.597784 1.376395 2.131044 2.276595 0.155321 1.091083 0.297906
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 1.227471 1.967665 -0.005343 -2.423146 -1.324766 -0.474865 -2.734051 -1.351288 -1.356496 -0.648175 1.241930 -0.146322 -0.874976 0.041944 -0.234870 1.872048 0.782264 1.210265 0.670064 0.923409
wb_dma_ch_arb/always_2/block_1 -1.234727 -2.661369 1.092983 3.482546 -0.351930 -0.766835 6.246231 -2.933481 -0.974476 -0.375853 -1.248515 -2.156796 0.350858 -1.200416 -1.358761 -3.276070 2.284096 0.954772 -3.543447 0.829857
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 3.591350 0.753347 -2.539600 0.056963 -0.727280 0.281652 -0.587506 -2.341509 -2.367293 0.990359 -0.575725 -0.020500 0.325230 -1.881186 2.793707 3.328462 -0.006082 0.019972 -0.685101 -0.285966
wb_dma_ch_sel/always_40/case_1/cond 0.495404 -5.762913 -3.127357 1.779748 1.872371 0.643397 0.574727 -1.445085 -0.895979 -0.758310 -0.599296 2.841044 -1.332776 -0.669297 -1.664632 -1.304884 -0.492079 0.115862 -1.696885 -0.120857
wb_dma_ch_rf/assign_22_ch_err_we 1.494137 -1.618676 2.096430 -0.548636 0.607659 -3.416026 1.609197 -2.062695 2.323833 2.187574 -3.286319 0.433632 0.175442 -1.083892 2.302883 -0.902006 -0.611644 -0.890149 0.870987 0.846322
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.187150 0.475234 4.138349 0.152869 -2.523923 -1.869836 1.869703 -1.337829 0.722010 4.100069 -0.781510 -4.452069 3.265158 -1.441906 1.266706 0.793626 0.533142 0.758927 -0.072611 0.911245
wb_dma_ch_rf/wire_pointer 0.424681 -4.937628 -5.103117 1.335271 2.618184 3.073347 -2.315145 -0.618336 -2.541866 -3.191096 -0.080624 2.832140 -2.356592 1.576405 -2.658178 -0.297064 -0.101242 -0.879432 -1.937687 -0.041380
wb_dma_ch_pri_enc/always_2/if_1/if_1 1.686050 -1.026412 -0.611975 0.456964 1.118258 -0.726868 1.729532 -1.351684 0.424394 -0.903529 -2.210344 1.463513 -1.530433 -0.122358 0.411222 -2.264607 -1.519088 -1.314803 0.460970 -0.203515
wb_dma_ch_pri_enc/wire_pri19_out 1.699236 -1.012125 -0.510698 0.496215 1.217363 -0.806628 1.838281 -1.410405 0.496786 -0.954994 -2.333154 1.533197 -1.633750 -0.092748 0.419868 -2.422146 -1.511868 -1.429364 0.369853 -0.161271
wb_dma_ch_sel/assign_5_pri1 1.732187 -0.497191 -1.080481 -0.721853 0.295796 -0.614879 1.713534 -1.822805 -0.310057 -2.154932 -0.448259 -0.093336 -1.625330 -0.130237 -0.338255 -1.866537 -1.629565 -0.247610 2.024998 -0.663851
wb_dma_rf/inst_u26 1.573156 -1.621337 2.190087 -0.600431 0.515359 -3.543077 1.567462 -2.164068 2.503503 2.449167 -3.425754 0.482943 0.267911 -1.191316 2.446853 -0.797952 -0.637446 -0.894867 0.941927 0.954270
wb_dma_rf/inst_u27 1.312077 -1.514699 2.235897 -0.591164 0.567612 -3.410612 1.426077 -1.802966 2.387151 2.220112 -3.191226 0.527728 0.224023 -0.934770 2.198069 -0.861942 -0.490542 -0.961643 0.738355 0.990931
wb_dma_de/always_23/block_1/case_1/block_10 0.721983 -0.424396 -1.741303 3.444000 -0.505307 -0.799493 2.932189 2.316341 0.953478 3.139194 -2.627863 3.185939 0.952144 -0.712349 3.137001 1.392732 1.474257 -3.280818 -1.088730 -0.843868
wb_dma_de/always_23/block_1/case_1/block_11 0.478185 -2.388630 -2.222304 2.657373 1.145728 -0.593057 2.428125 2.460237 0.640384 2.034662 -2.025419 1.377548 1.324198 -0.394980 3.473256 1.221900 0.646423 -2.357587 -1.327723 -1.937372
wb_dma_rf/inst_u22 1.456322 -1.572071 2.214658 -0.590022 0.567299 -3.477334 1.552448 -1.958529 2.411039 2.217922 -3.317159 0.529424 0.176986 -1.041943 2.304271 -0.921710 -0.570220 -0.959735 0.852450 0.959962
wb_dma_rf/inst_u23 1.512715 -1.659672 2.208756 -0.618732 0.584517 -3.548870 1.616849 -2.021856 2.496917 2.303829 -3.362792 0.520403 0.152190 -1.096537 2.305919 -0.968161 -0.696071 -0.930160 1.000887 0.901035
wb_dma_rf/inst_u20 1.459361 -1.584441 2.282148 -0.537296 0.635261 -3.553791 1.623532 -1.937900 2.527797 2.324575 -3.485857 0.648736 0.147284 -0.991493 2.380710 -0.961447 -0.573429 -1.056138 0.819926 0.962739
wb_dma_de/assign_86_de_ack 1.189175 -2.742999 -1.905305 3.398080 0.666365 -1.194465 1.555666 2.699276 -0.227855 1.635824 -2.619478 3.797126 -0.422464 0.176585 2.006006 1.512906 0.536657 -3.261376 -3.340652 -0.364664
wb_dma_rf/inst_u28 1.417925 -1.693747 2.200901 -0.548111 0.584339 -3.600841 1.565054 -1.928596 2.462012 2.352755 -3.368945 0.575429 0.245186 -1.039217 2.367918 -0.883954 -0.489896 -0.969697 0.822923 0.958978
wb_dma_rf/inst_u29 1.396133 -1.643746 2.225776 -0.524153 0.551225 -3.553126 1.516270 -1.871942 2.570899 2.561695 -3.457070 0.579606 0.328330 -1.061730 2.464754 -0.730092 -0.471312 -0.981979 0.778511 0.951078
wb_dma_ch_sel/always_1/stmt_1 1.069499 -2.770326 -1.906479 3.352841 0.717722 -1.214752 1.536025 2.870090 -0.092742 1.684871 -2.583991 3.852231 -0.353174 0.205902 2.084388 1.477782 0.565559 -3.211466 -3.239383 -0.439544
wb_dma_de/always_6/if_1/if_1/cond/expr_1 1.273853 3.005247 -2.360658 0.032947 -0.580615 2.068336 -1.804425 1.063298 -3.296049 -2.104183 1.809794 -0.224717 -0.834964 0.870125 0.081854 2.622795 0.486040 -0.765393 -1.071445 -0.648919
wb_dma_ch_sel/assign_142_req_p0/expr_1 -0.192074 -1.033991 0.055196 -1.295746 -2.183696 -2.180040 -1.005435 -1.861927 0.975723 3.921569 -2.230362 0.721854 1.495725 -0.598750 1.398739 1.965309 2.213326 0.064028 1.127577 0.191340
wb_dma_rf/inst_check_wb_dma_rf -1.213074 3.342121 -0.554188 0.214671 -2.972569 1.011865 0.057346 0.727172 -2.357073 -0.866479 -1.138663 2.471394 -2.097634 0.929819 -1.872014 -1.571115 1.602163 -1.056305 -2.093551 -0.359932
wb_dma_rf/reg_wb_rf_dout -0.699266 4.611212 3.874354 1.063135 -2.175791 2.128979 -4.957316 1.057570 -3.839109 -3.183039 2.318601 2.439901 -2.974185 1.845011 -4.763066 0.071204 3.049409 -1.527661 -2.711132 7.981463
wb_dma/input_dma_req_i 1.094500 -2.536199 -1.871068 3.400834 0.713617 -1.050798 1.531335 2.857964 -0.220745 1.643262 -2.551612 3.693069 -0.334548 0.235759 2.058035 1.527709 0.571064 -3.273415 -3.353872 -0.434626
wb_dma_de/input_am1 0.791975 0.620014 -0.763971 0.517875 -0.663559 -0.740817 2.084612 -0.205631 2.458705 -1.091043 -0.471669 1.049238 -0.474329 0.113716 0.410297 0.437355 1.250959 2.512193 0.643568 -0.230126
wb_dma_de/input_am0 0.440881 -0.309418 0.673545 -1.927164 2.336331 -0.564244 -2.036771 -0.457192 0.426759 0.059496 0.622612 -1.814622 1.019825 -0.028164 1.377535 1.699668 -1.406297 1.108231 -0.838344 -0.968928
wb_dma_ch_sel/reg_next_start 3.417764 4.416902 -0.558188 1.048610 -1.880618 -0.840017 1.399675 0.007016 2.016837 -1.748638 -1.921433 2.532712 -1.633085 1.794158 0.238363 3.386286 1.341317 -1.652488 1.470008 1.580155
wb_dma_ch_sel/input_ch4_csr -1.475103 1.631309 -0.682608 1.246713 0.954346 2.195319 -1.775951 -0.884148 -2.270656 -1.646906 -0.524150 -1.480798 -0.425208 2.034472 -0.152591 1.116130 3.881445 0.980755 -4.867806 0.367596
wb_dma/wire_mast0_dout -1.538727 0.213861 0.376101 0.727126 -0.307165 0.907320 -2.318571 1.548199 -4.296154 -2.358862 -0.912781 -0.279962 -0.895485 2.027694 -1.601914 1.738551 1.682357 -1.197031 -6.411030 0.499546
wb_dma_ch_sel/assign_107_valid 1.366271 -1.577732 -0.237510 -1.667053 -0.121077 -2.859374 -1.325866 -1.323283 1.353614 2.514471 -1.379487 1.635966 0.460251 -0.926147 2.707710 2.274194 2.062167 0.657358 0.488791 0.544286
wb_dma/wire_next_ch 3.801071 1.544644 -0.818486 0.872203 -0.908252 -2.490051 1.022954 -0.313303 0.898233 -1.300503 -2.326749 3.506730 -2.578081 0.705507 1.370566 2.363371 1.067613 0.039583 -1.610392 1.245025
wb_dma_rf/wire_ch2_txsz 1.953371 -1.504101 -3.263200 2.803541 0.719325 0.958532 2.417521 0.289467 -1.128537 0.877083 -1.651302 0.822715 0.670363 -1.254382 2.702586 0.919885 -0.671353 -1.724035 -1.335870 -1.785135
wb_dma_ch_rf/wire_ch_am0 0.509522 -0.280343 0.646519 -1.968694 2.346335 -0.576867 -2.080485 -0.565121 0.387259 0.101256 0.571446 -1.923506 1.059078 -0.095601 1.421955 1.756433 -1.487384 1.094706 -0.870800 -1.024039
wb_dma_ch_rf/wire_ch_am1 -0.140386 1.615017 -0.668994 0.590259 -1.766745 -0.618775 1.877085 0.721424 0.930001 -2.474739 -1.123387 1.527894 -1.720197 1.255822 -0.478600 -0.799000 2.251165 2.277548 -1.087703 -0.186798
wb_dma/wire_ch6_csr -1.382517 1.430113 -0.795503 1.144586 0.825187 1.982652 -1.654595 -1.153917 -2.309935 -1.661486 -0.429661 -1.151470 -0.558106 1.923729 -0.399664 1.140998 4.126781 0.881209 -4.571723 0.551103
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.735203 -0.998686 -0.507436 0.455827 1.124334 -0.803831 1.797790 -1.469614 0.499502 -0.899679 -2.313108 1.394997 -1.561338 -0.111814 0.460695 -2.310994 -1.522370 -1.321678 0.417596 -0.161408
wb_dma_de/input_csr 4.173509 -2.124949 4.563951 1.309722 4.119456 -1.535352 -0.881402 -0.313480 1.115955 1.462752 -2.142714 -2.715958 1.288476 -2.803450 5.292488 1.715749 -5.086773 2.548932 -6.215742 2.386225
wb_dma_de/reg_read 4.119331 2.599979 -1.160928 -0.604470 -0.557078 0.135079 -0.522338 -2.949016 -2.762563 -1.109490 -0.864353 -0.431912 -1.341623 -0.906996 1.498886 1.561454 -1.373124 -0.911170 -0.209134 0.423045
wb_dma/input_wb1_cyc_i -0.627707 2.052935 -0.589621 -0.170845 0.446099 2.131791 -0.829815 -1.744979 -3.358637 -2.007559 0.173258 -1.394250 -1.491234 2.526906 -0.474602 -1.200974 3.104776 -0.389632 -2.954758 0.130176
wb_dma_ch_rf/wire_ch_adr0_we -3.238096 -0.388766 3.328575 -0.973875 3.505545 -1.619115 -2.268028 1.096899 0.860591 -0.660982 1.165099 0.749011 -0.090396 0.734084 0.795654 -0.744875 5.622821 1.665749 -4.575872 2.660823
wb_dma_ch_sel/assign_140_req_p0 -0.137563 -0.817424 0.173657 -1.377620 -2.194745 -2.133419 -1.182522 -1.969450 0.857979 3.835810 -2.135682 0.708785 1.454957 -0.601195 1.319353 2.043846 2.198388 0.075340 1.071447 0.300901
wb_dma_rf/wire_ch3_txsz 1.172863 -2.818026 -1.885022 1.058584 0.927979 -0.718341 1.629939 -0.803689 0.947322 1.282888 -2.038142 1.895916 0.119624 -1.108546 1.796322 -0.437013 -0.104519 -0.460693 -0.066811 -0.830620
wb_dma_rf/input_wb_rf_din -3.349598 4.294239 4.063099 2.145478 0.422227 4.342580 -6.319768 0.370240 -1.499624 4.862317 -0.028524 0.070644 2.854293 0.880628 -1.503395 2.509325 2.346048 -2.687563 -4.845928 4.403072
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 -3.043916 -0.282675 3.183726 -0.868827 3.423316 -1.433304 -2.283056 0.953672 0.783302 -0.493796 0.930166 0.793954 -0.073899 0.703814 0.871990 -0.764480 5.287997 1.525736 -4.618608 2.581549
wb_dma_de/always_18/stmt_1/expr_1/expr_2 -1.704675 0.947919 0.508574 0.242284 -2.113785 0.844374 0.004994 -0.463068 -0.581262 1.182999 -0.552227 -1.040686 0.984997 0.505554 -1.522102 -0.264515 0.377216 -0.581580 0.441007 -0.161004
wb_dma_pri_enc_sub/reg_pri_out_d1 1.630362 -0.891357 -0.421293 0.499286 1.152893 -0.751185 1.671524 -1.379564 0.428963 -0.909409 -2.311987 1.487327 -1.593479 -0.057031 0.375231 -2.312429 -1.451822 -1.416858 0.212639 -0.020504
wb_dma_ch_rf/always_19/if_1/block_1 0.590165 1.790639 -1.075116 -1.716528 -0.433720 0.444664 -2.648416 -0.098025 -1.437925 -1.804665 1.521673 0.802557 -1.411003 1.004141 -0.866070 1.346693 1.111666 0.596515 0.153951 0.322642
wb_dma_ch_rf/always_2 0.403005 -5.546608 -3.056085 1.747169 1.788385 0.616401 0.627519 -1.526328 -0.951887 -0.851419 -0.427288 2.685745 -1.315731 -0.640256 -1.748683 -1.383421 -0.387930 0.178158 -1.594628 -0.054948
wb_dma_ch_rf/always_1 -0.850910 0.608475 -0.196342 -1.733588 0.038326 -1.137841 -2.486325 2.066813 0.422194 -0.493567 0.898843 1.562480 -0.695021 1.834859 0.072898 1.555078 2.389044 -0.190585 0.191872 0.067135
wb_dma_de/input_mast0_drdy 0.421265 0.678660 -3.524859 1.693981 2.028048 1.814159 -0.510228 -0.792518 -1.280240 0.091731 -2.197950 -0.137627 0.730980 2.471991 1.851080 3.667873 2.310097 -4.575900 -0.470409 -1.696391
wb_dma_ch_rf/always_6 -0.586398 -0.267492 1.737181 2.575197 2.774338 1.111366 1.571942 -2.466598 0.043509 -2.033091 1.512723 -2.450262 0.591360 1.775743 -2.580932 2.849361 1.855879 -1.725035 -2.694678 2.396370
wb_dma_ch_rf/always_5 -1.580667 1.197920 -1.144455 0.289724 0.417085 1.084398 -0.742573 0.817200 -2.142813 -0.875343 0.796518 0.232431 -0.349410 0.290305 -0.890989 -0.783315 1.704339 -0.254005 -2.313844 -0.587690
wb_dma_ch_rf/always_4 -1.507401 1.167710 -2.950809 0.577445 1.654540 3.382497 -3.272142 0.679919 -3.799079 -2.894653 0.588751 0.990975 -1.508884 2.063591 -1.939055 -0.001064 2.530005 -1.270827 -3.671663 0.201048
wb_dma_ch_rf/always_9 1.469691 -1.649470 2.212659 -0.604373 0.584065 -3.566311 1.610231 -2.011619 2.441867 2.238582 -3.368413 0.564927 0.137154 -1.041140 2.298645 -0.964769 -0.597969 -1.002837 0.924871 0.941508
wb_dma_ch_rf/always_8 0.174429 1.476520 0.924253 -2.441457 -1.200265 -2.695948 -1.717251 -1.856690 -3.881811 -1.505461 3.559294 1.848353 -3.087590 0.708183 -2.890688 0.301935 3.562861 -1.508860 -0.775842 2.549389
assert_wb_dma_rf/input_wb_rf_dout -1.200333 3.277609 -0.495248 0.200582 -2.932199 0.910111 0.170959 0.702179 -2.466925 -1.042615 -1.120172 2.428055 -2.224148 0.942534 -1.870175 -1.720154 1.569417 -0.948963 -2.216852 -0.348429
wb_dma/wire_wb1_addr_o 0.641952 0.314641 1.187690 0.765410 -0.013705 -0.021144 2.019226 -0.351399 -0.441406 -0.088265 0.928326 -2.792045 0.723609 -1.047410 0.885859 -0.355174 -0.804296 1.171275 -0.789337 0.041319
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.785818 -1.036176 -0.590823 0.449146 1.145571 -0.807197 1.809044 -1.447434 0.481060 -0.946330 -2.333407 1.477691 -1.634633 -0.139539 0.420800 -2.358142 -1.538030 -1.393677 0.446757 -0.144539
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.215847 -0.711826 2.836573 -1.014703 -0.559029 -2.928747 -0.128099 -0.556051 2.192583 3.515811 -1.225731 -0.895455 1.921787 -1.032969 2.144757 1.514795 0.958703 0.402061 0.498713 1.082828
wb_dma_wb_slv/always_5/stmt_1/expr_1 -1.938918 0.226425 3.279353 -0.726783 -2.685459 -1.939297 -0.147817 -1.033178 1.407721 4.573308 -1.745546 -1.957540 2.827070 -0.503310 0.468692 1.210377 1.309430 -0.228597 0.882615 0.952645
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 -2.482177 2.762224 1.998897 1.478691 0.008748 0.144106 -0.004737 -0.197251 -3.237044 0.856712 1.384419 1.149995 -0.395784 -1.598553 -1.292831 -2.429178 2.605592 0.537779 -5.873294 1.194913
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 -1.244767 1.843657 4.376369 -1.322900 -2.284004 -2.070869 -0.041931 -1.609399 1.078294 2.401814 -2.089114 -2.187141 1.104063 0.411534 -0.676415 -0.604717 -0.278104 -1.142106 1.424268 1.531405
wb_dma_ch_sel/inst_check_wb_dma_ch_sel 1.286069 -2.349581 -2.423502 -0.113166 0.032328 -0.591541 1.615587 -1.251798 0.133502 0.143855 -0.194846 0.257191 0.125595 -1.207418 1.101965 0.030172 -0.272184 0.693854 1.614394 -1.410872
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.548469 1.783229 1.336393 -0.594490 0.244533 -0.106701 0.132854 -0.624783 -0.405224 -2.141434 -0.290770 -0.408152 -1.680075 0.988633 -1.307159 -1.841585 -1.389847 -0.950387 0.459765 0.700644
assert_wb_dma_ch_arb/input_advance 1.242432 0.373141 1.870479 -1.001061 -1.063562 -1.282251 -0.243271 -2.796124 0.299875 2.155941 -0.662622 -1.686119 1.187530 -1.824933 1.157823 1.230851 -0.382809 1.206572 0.461381 1.250436
wb_dma_wb_slv/reg_slv_dout -3.447259 3.688800 4.377643 2.830411 0.792047 4.392792 -5.253650 0.753642 -0.999007 4.608480 -0.431633 -0.187871 2.937393 0.972622 -1.645723 1.878228 1.617673 -3.237875 -4.604012 4.426447
wb_dma_ch_pri_enc/always_2 1.669214 -1.079145 -0.578116 0.528668 1.159114 -0.765018 1.767216 -1.451123 0.533924 -0.827651 -2.338087 1.495341 -1.512687 -0.132388 0.472537 -2.256390 -1.390834 -1.347697 0.351360 -0.179095
wb_dma_ch_pri_enc/always_4 1.689591 -1.007098 -0.578393 0.424191 1.123188 -0.787365 1.779759 -1.420033 0.465709 -0.904481 -2.276929 1.473262 -1.558166 -0.123157 0.447076 -2.281359 -1.520059 -1.334690 0.457071 -0.220583
wb_dma/inst_u3 -2.411868 1.810496 1.111186 0.706472 -0.045899 2.273430 -1.932383 -0.814709 -4.725484 -2.301241 0.143727 -1.324336 -0.917214 2.266175 -2.816218 0.063174 2.791211 -1.672066 -5.367463 1.546130
wb_dma_wb_slv/always_1/stmt_1 -1.248551 5.447421 6.032682 1.307828 -0.859135 1.710982 -3.351941 0.191378 -1.842452 -0.003558 0.473256 0.629515 -1.568740 1.156494 -2.839549 -1.232223 0.551278 -1.117049 -5.143869 5.685065
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.351351 0.425633 4.014186 0.149540 -2.623836 -1.818246 1.782416 -1.431251 0.697075 4.235043 -0.799522 -4.384740 3.279530 -1.415387 1.168940 0.841779 0.662635 0.730836 0.011740 0.918451
wb_dma_rf/wire_ch0_am0 0.532302 -0.306108 0.589091 -1.916383 2.338151 -0.483082 -2.037300 -0.512441 0.366916 0.004259 0.598213 -1.889452 0.962266 -0.070907 1.352479 1.685644 -1.539348 1.058023 -0.849151 -0.988776
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.054255 0.517709 4.123825 0.094734 -2.577045 -1.911559 1.873996 -1.455533 0.732845 4.079710 -0.708124 -4.541988 3.251705 -1.533507 1.292829 0.835387 0.474188 0.905831 -0.050153 0.958216
wb_dma_wb_mast/wire_mast_drdy 0.342958 -0.661133 -1.403128 2.558988 1.587287 0.646846 1.850143 -1.886168 -0.090176 2.419526 -3.628338 -1.731199 2.298390 0.687077 2.798290 2.654943 1.085016 -4.521230 -0.247019 -1.210375
wb_dma_wb_if/wire_mast_pt_out -1.159879 0.457822 -0.555954 0.593820 -1.398713 -0.328563 -0.133241 0.462994 -3.860417 -2.193600 -0.418083 -0.627760 -1.239761 1.192886 -1.940607 0.705645 1.117316 -2.791943 -1.741962 0.213950
wb_dma_ch_sel/assign_95_valid/expr_1 -0.238587 4.646747 0.680700 2.663724 0.405926 1.903623 0.144869 -1.658314 3.350507 2.048886 -2.111169 -1.588085 2.482979 0.759945 3.341010 4.365308 4.107861 2.183956 -2.039377 0.752812
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.712166 -0.945503 -0.556504 0.452011 1.162378 -0.780774 1.795975 -1.449319 0.496227 -0.926836 -2.310010 1.466300 -1.621491 -0.087900 0.437432 -2.361084 -1.537113 -1.378713 0.375334 -0.149167
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.684680 -1.054341 -0.685189 0.519839 1.165844 -0.708723 1.783951 -1.415602 0.479573 -0.922330 -2.247735 1.500285 -1.533351 -0.123537 0.463077 -2.286336 -1.467301 -1.367460 0.378503 -0.215085
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 1.640797 -0.930856 -0.524239 0.469147 1.120727 -0.721479 1.729345 -1.387854 0.463724 -0.907378 -2.237927 1.479374 -1.563234 -0.064203 0.390158 -2.290681 -1.413834 -1.324112 0.312605 -0.126428
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 -2.862522 -2.819630 1.179308 1.263291 -1.611259 -0.532931 3.412453 -2.914942 -0.496778 4.169899 -0.801008 -2.331293 2.783712 -2.627792 0.144240 -2.890321 2.543803 0.429233 0.038078 0.041971
wb_dma/constraint_slv0_din -0.228375 1.448131 1.745391 -0.470188 -1.187649 -0.716935 -2.165204 0.958703 -0.464559 0.363835 -0.764756 2.452923 -1.082887 1.291764 -2.257888 0.187748 0.335250 -2.574062 -0.167588 2.581183
wb_dma_de/always_4/if_1/if_1 3.466861 1.152634 0.123941 -2.273180 -0.372331 -1.555427 -1.130027 -4.220194 -0.684791 -0.686389 -1.320262 0.590019 -1.838763 -0.866612 0.653138 0.202688 -0.795375 0.407512 1.129500 1.306302
wb_dma_rf/always_2 1.347841 -1.129521 2.185288 -2.227832 0.341910 -3.278413 -4.017018 0.270457 -0.608929 -0.583941 -2.072160 3.907978 -3.097680 2.153908 -1.950601 0.017171 -0.418068 -2.879280 -1.078305 3.291137
wb_dma_rf/inst_u24 1.445930 -1.763470 2.134242 -0.565812 0.587130 -3.584713 1.610142 -1.953850 2.553745 2.408839 -3.455340 0.631818 0.262988 -1.094300 2.447486 -0.900962 -0.580320 -0.946849 0.951072 0.858478
wb_dma_rf/always_1 -0.756396 4.245537 3.803582 0.998408 -2.045346 2.177459 -5.164037 1.145360 -3.856818 -3.172757 2.247313 2.709319 -3.007128 1.811243 -4.828747 -0.142693 2.958150 -1.512145 -2.700859 8.059119
wb_dma_ch_sel/always_38 2.017674 5.068227 -0.121687 1.268620 -3.923619 -0.277311 1.504360 -0.571419 1.537292 -0.413946 -2.581761 1.638313 -0.699272 2.086121 -1.154758 3.201922 1.511883 -2.197832 1.985353 1.448975
wb_dma_ch_sel/always_39 2.428965 -1.948549 -0.498917 -1.173905 -1.032953 -1.827790 1.290887 -3.985587 0.455015 2.257233 -0.799050 -1.399287 1.283097 -3.070931 2.231616 1.223460 -0.658914 1.899910 2.102469 -0.135444
wb_dma_ch_sel/always_37 0.365488 0.733395 2.443168 -0.620645 1.267936 -2.980029 0.367517 -1.366764 -1.269706 -2.075224 3.366991 1.784823 -2.942073 -0.618220 -0.972448 -0.935640 4.068020 1.674653 -3.598100 3.574802
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.218285 -0.737425 2.824767 -1.076369 -0.594960 -2.910872 -0.173665 -0.550035 2.196998 3.536749 -1.208041 -0.913855 1.964878 -1.032614 2.109659 1.473630 0.860715 0.400835 0.592599 1.073179
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 4.483607 0.741955 1.647393 0.580138 2.344244 -0.076622 1.217970 -3.745476 -0.005244 -2.548785 1.189755 -1.980984 -0.265501 -3.388075 1.754972 1.218950 -1.817330 4.754393 -3.305772 2.816485
wb_dma/wire_ch0_adr0 -2.792484 -0.654034 3.607625 0.380076 2.929290 -0.731808 -2.812287 2.081196 4.118565 4.926887 -1.526605 0.599256 3.063330 -0.150041 3.250281 1.249992 2.022126 1.237811 -3.564842 0.941189
wb_dma_rf/inst_u21 1.480918 -1.734960 2.049023 -0.603124 0.532512 -3.517970 1.590070 -1.951135 2.443285 2.316957 -3.274642 0.565670 0.235513 -1.083753 2.348339 -0.810325 -0.558531 -0.893866 0.952400 0.848538
wb_dma_rf/wire_ch3_adr0 -2.067468 -1.115980 -0.138768 -0.751046 0.848552 -1.151354 1.342487 -0.393570 -3.435503 -3.023668 1.592917 0.245012 -1.773357 0.854917 -2.273075 -2.941355 3.703939 -1.947066 -1.501711 0.566580
wb_dma_ch_rf/input_dma_busy 0.030678 1.568634 1.091919 -2.556891 -1.303692 -2.697574 -2.073076 -1.665517 -3.857147 -1.322977 3.422888 1.996577 -3.093487 0.861738 -2.992648 0.236790 3.496161 -1.657843 -0.740119 2.670870
wb_dma_ch_sel/assign_134_req_p0 -2.329613 -1.308590 -0.022346 -0.315963 -2.015775 -0.122148 1.035808 -3.015235 -1.758441 2.524038 0.434995 -1.544969 1.440726 -1.718993 -0.549315 -1.798398 3.465079 1.016320 0.268219 0.107521
wb_dma/wire_wb0m_data_o -1.024506 0.964141 3.500134 0.192807 0.030128 0.270297 -0.437466 0.309172 -2.221582 -2.268958 5.366894 -4.253641 0.454430 0.245094 -2.287542 -0.233584 0.536674 0.540092 0.941763 3.033728
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.177150 -0.749290 2.815763 -1.080838 -0.563208 -2.894969 -0.110187 -0.642253 2.160086 3.460747 -1.222786 -0.930866 1.916835 -1.070619 2.107697 1.493661 0.920631 0.445228 0.571237 1.072366
wb_dma_ch_rf/always_6/if_1 -0.434205 -0.357502 1.515419 2.482360 2.924428 0.986080 1.656355 -2.418886 0.362036 -2.144011 1.329347 -2.192921 0.445062 1.935681 -2.534944 2.886234 1.844289 -1.713821 -2.461756 2.266106
wb_dma -2.247374 2.195332 0.726007 0.304747 -0.698804 2.106734 -2.717038 -0.530096 -5.614170 -2.417996 0.412057 -1.684563 -1.415589 2.753252 -2.439740 0.073438 3.618824 -1.264036 -5.471487 1.398563
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 3.204520 1.535036 -2.432506 0.181624 -0.717327 1.701449 0.319690 -4.309060 -3.148893 -1.424356 0.395349 -0.195964 -1.262260 -1.724547 -0.637498 0.367265 -1.072702 -0.245672 0.774765 0.463613
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 0.586613 1.817803 -1.082154 -1.724418 -0.447319 0.423431 -2.685488 -0.058461 -1.443935 -1.796922 1.521303 0.790139 -1.415933 1.060884 -0.896221 1.328568 1.099475 0.553740 0.214917 0.313106
assert_wb_dma_rf/input_wb_rf_adr -1.381491 3.400473 -0.508174 0.293312 -2.970474 1.160367 -0.033904 0.700713 -2.543650 -0.792768 -1.172341 2.509047 -2.053517 0.917604 -1.951305 -1.648666 1.622962 -1.153912 -2.299418 -0.388985
wb_dma_ch_rf/always_6/if_1/if_1 -0.576638 -0.348116 1.394094 2.516779 2.782791 1.203160 1.742332 -2.473799 0.132228 -2.019273 1.369362 -2.453893 0.649545 1.773190 -2.441027 2.716650 1.803572 -1.610676 -2.542845 2.024618
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.715886 -0.993697 -0.604537 0.429820 1.138758 -0.712557 1.714377 -1.384085 0.478092 -0.922771 -2.212827 1.463038 -1.548678 -0.101543 0.433208 -2.281246 -1.517340 -1.317611 0.506849 -0.194586
wb_dma_ch_arb/wire_gnt -1.466135 -2.505268 1.425224 3.458906 -0.352435 -0.792721 6.172575 -2.886044 -1.097117 -0.274382 -1.286145 -2.400065 0.490224 -1.069905 -1.361793 -3.367551 2.446164 0.922519 -3.803349 0.912707
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 1.485929 -1.631487 2.214872 -0.515123 0.619249 -3.545730 1.647903 -1.978456 2.554526 2.347694 -3.469504 0.619141 0.177013 -1.085594 2.396565 -0.926078 -0.590572 -0.975357 0.887501 0.902926
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 0.497330 1.050460 0.124990 0.337830 0.017609 0.978785 -0.875998 0.478976 0.208019 -1.624617 -0.045527 0.012170 -0.461473 2.054569 -1.914664 1.677101 -0.357806 -1.799828 0.724894 1.140539
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 2.466964 -1.954403 -0.475348 -1.167204 -1.052510 -1.818079 1.280005 -3.987950 0.422769 2.259568 -0.843722 -1.400782 1.253646 -3.027838 2.208519 1.255088 -0.674706 1.870358 2.059106 -0.095292
wb_dma_rf/always_1/case_1/cond -0.707185 4.371860 3.975946 1.068753 -2.077670 2.060398 -4.921199 1.033351 -3.873318 -3.263679 2.330276 2.495165 -3.018843 1.814129 -4.873674 -0.091392 3.048743 -1.509749 -2.817063 8.119243
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.767159 -1.003748 -0.542653 0.413137 1.144920 -0.836458 1.795494 -1.483446 0.529358 -0.920672 -2.321663 1.471355 -1.598096 -0.110298 0.460788 -2.309929 -1.572653 -1.403316 0.522217 -0.148398
wb_dma_wb_slv/assign_4/expr_1 -1.723201 0.917868 2.632977 1.298172 -1.146387 -0.199001 -0.146874 0.478914 -5.627991 -3.645921 3.972814 -4.478765 -0.409782 0.901698 -3.160335 0.804332 1.664231 -2.194299 -1.264238 3.038805
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 1.973024 -1.572039 -3.318560 2.707459 0.698332 0.995119 2.446147 0.273496 -1.087842 0.895485 -1.621938 0.789097 0.691526 -1.318088 2.692902 0.821330 -0.847971 -1.643114 -1.188947 -1.908711
wb_dma_de/always_3/if_1/stmt_1 -1.641638 0.847804 0.594089 0.204724 -2.113297 0.691109 -0.023096 -0.529755 -0.429659 1.411589 -0.648293 -1.033103 1.086406 0.396042 -1.395908 -0.209225 0.305597 -0.548361 0.550394 -0.143419
wb_dma_ch_sel/assign_104_valid 1.499340 -1.756308 -0.254566 -1.560692 -0.104482 -2.969299 -1.097101 -1.406518 1.465767 2.750547 -1.671108 1.728485 0.488963 -1.039131 2.863898 2.223235 1.842991 0.495235 0.560395 0.486248
wb_dma_ch_rf/always_9/stmt_1 1.414815 -1.703414 2.191563 -0.589413 0.567964 -3.546756 1.553527 -1.956459 2.538637 2.458627 -3.371295 0.558534 0.297992 -1.083310 2.394078 -0.796678 -0.505296 -0.940571 0.884597 0.945760
wb_dma_wb_if/input_mast_adr -0.894207 1.153079 1.609845 0.959722 -1.954887 0.669286 1.908443 -0.867923 -1.004623 1.028554 0.281561 -3.624947 1.529065 -0.590959 -0.529561 -0.536814 -0.491868 0.607188 -0.431331 -0.103386
assert_wb_dma_ch_arb/input_req 1.253904 0.375257 1.924689 -1.048077 -1.149105 -1.337822 -0.243120 -2.854262 0.309749 2.280690 -0.683430 -1.753683 1.265403 -1.907617 1.275429 1.280111 -0.403797 1.235836 0.546419 1.280291
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.810639 -2.712608 -1.873298 0.588579 1.028172 -0.350426 1.492835 -0.563643 -0.659679 0.776697 -1.541484 1.798781 -0.307749 -0.751667 1.241029 -2.796604 1.846609 -0.950351 -0.632834 -1.158891
wb_dma_wb_if/input_wbm_data_i -3.490528 3.737000 4.613333 2.830383 0.716442 4.341519 -5.335969 0.761797 -0.972563 4.982295 -0.504962 -0.369987 3.155715 0.774975 -1.451927 1.734833 1.367908 -3.139410 -4.618129 4.394159
wb_dma_de/wire_tsz_cnt_is_0_d 3.022506 1.340228 -2.542080 0.272930 -0.672786 1.904599 0.317995 -4.261654 -3.135091 -1.524096 0.463703 -0.160288 -1.234295 -1.729691 -0.805885 0.216536 -1.079436 -0.158000 0.731897 0.406910
wb_dma/wire_dma_err 1.379034 -1.661806 2.211671 -0.576928 0.606667 -3.568748 1.569638 -1.908611 2.485934 2.304104 -3.354291 0.554758 0.208364 -1.021801 2.313156 -0.932815 -0.545470 -0.980455 0.878260 0.928888
wb_dma_ch_sel_checker/input_ch_sel_r 0.000153 -0.582272 0.409707 1.182550 0.880117 -0.162265 0.126451 0.378094 0.788304 1.172525 -1.814144 1.615370 0.049593 0.005789 0.814815 -0.460000 0.092003 -1.109745 -1.528851 0.461805
wb_dma_ch_sel/assign_119_valid 1.554192 -1.579172 -0.262330 -1.709703 -0.179526 -2.982858 -1.277270 -1.455832 1.374354 2.637485 -1.577565 1.732421 0.475351 -1.058927 2.847622 2.346723 1.944176 0.640982 0.612289 0.539538
wb_dma_inc30r/input_in -4.070415 -0.254389 -0.889623 2.504226 0.067722 1.339793 3.944800 -1.516866 0.581199 -1.202584 1.087524 1.111668 -0.328647 -0.125125 -2.610638 -3.694643 6.410397 2.673688 -2.287598 0.270575
wb_dma_ch_pri_enc/inst_u15 1.690968 -0.969913 -0.535266 0.456318 1.129285 -0.780325 1.757077 -1.442128 0.494286 -0.908326 -2.297148 1.428304 -1.587871 -0.128414 0.420527 -2.357546 -1.497470 -1.347509 0.424354 -0.127104
wb_dma_ch_pri_enc/inst_u14 1.755508 -1.075234 -0.625484 0.455896 1.118574 -0.831550 1.796611 -1.445004 0.592057 -0.781978 -2.336850 1.481537 -1.492088 -0.167323 0.552813 -2.247999 -1.529883 -1.325727 0.473768 -0.250314
wb_dma_ch_pri_enc/inst_u17 1.753709 -0.975079 -0.526064 0.458686 1.197644 -0.804338 1.795869 -1.408674 0.517673 -0.903641 -2.340537 1.537642 -1.616970 -0.085942 0.448844 -2.393969 -1.547073 -1.420767 0.440088 -0.174363
wb_dma_de/wire_dma_err 1.480119 -1.557783 2.249929 -0.588727 0.558986 -3.456039 1.526569 -2.009239 2.357502 2.184705 -3.309238 0.523026 0.117915 -1.020937 2.235707 -0.979385 -0.652344 -0.976786 0.854415 0.986644
wb_dma_ch_pri_enc/inst_u11 1.689489 -0.981761 -0.463444 0.470089 1.158349 -0.801686 1.737494 -1.413398 0.500561 -0.901469 -2.330267 1.480753 -1.588090 -0.118443 0.401625 -2.332942 -1.440697 -1.383313 0.334622 -0.102756
wb_dma_ch_pri_enc/inst_u10 1.626613 -0.993893 -0.499359 0.475431 1.144910 -0.783913 1.739790 -1.358272 0.542094 -0.850216 -2.272945 1.476718 -1.517569 -0.133581 0.423198 -2.275207 -1.466002 -1.347761 0.402403 -0.175167
wb_dma_ch_pri_enc/inst_u13 1.704092 -1.055276 -0.621688 0.492167 1.120019 -0.774031 1.766937 -1.444195 0.490839 -0.813397 -2.275696 1.460688 -1.466968 -0.169942 0.489927 -2.203743 -1.398345 -1.299763 0.414002 -0.190093
wb_dma_ch_pri_enc/inst_u12 1.697277 -1.020698 -0.617977 0.451103 1.176009 -0.783985 1.789595 -1.441677 0.505286 -0.920671 -2.281051 1.487019 -1.597180 -0.100612 0.431572 -2.314224 -1.503109 -1.378871 0.444818 -0.179768
wb_dma_ch_pri_enc/inst_u19 1.769639 -0.992153 -0.558891 0.422651 1.133369 -0.820266 1.796968 -1.516036 0.499102 -0.917634 -2.321981 1.473465 -1.598063 -0.146947 0.412221 -2.313046 -1.488314 -1.342075 0.455655 -0.165009
wb_dma_ch_pri_enc/inst_u18 1.776525 -1.063291 -0.602708 0.427013 1.193511 -0.843374 1.837245 -1.483546 0.507936 -0.963298 -2.308005 1.487445 -1.615959 -0.165124 0.436923 -2.435130 -1.571574 -1.374660 0.505780 -0.202338
wb_dma_ch_sel/assign_110_valid 1.372156 -1.670104 -0.257844 -1.529470 -0.093332 -2.930996 -1.192033 -1.346716 1.392148 2.641584 -1.584700 1.707215 0.479428 -0.979328 2.812136 2.288405 2.049139 0.559770 0.422262 0.508973
wb_dma_rf/inst_u30 1.364246 -1.670531 2.156839 -0.520504 0.623678 -3.487651 1.593352 -1.889973 2.475879 2.338634 -3.363051 0.557820 0.253282 -1.010348 2.362514 -0.859526 -0.502803 -0.986790 0.776178 0.873948
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 0.140492 -1.861317 -0.624704 1.832755 -0.302065 -2.386890 2.225639 1.118824 2.910609 3.526359 -3.184204 4.267815 0.361590 -0.653962 2.321169 0.073497 1.973313 -2.010345 0.205794 -0.040475
wb_dma_ch_pri_enc/wire_pri6_out 1.671659 -0.825527 -0.441571 0.408644 1.103064 -0.767054 1.663364 -1.430980 0.422562 -0.997763 -2.164012 1.384231 -1.592574 -0.060699 0.303633 -2.294608 -1.456050 -1.335220 0.391402 -0.061291
wb_dma_rf/assign_6_csr_we 1.127721 -1.828693 2.154325 -2.975976 0.083226 -4.543060 -3.729609 -0.339492 -0.828131 1.003033 -2.145745 4.137225 -2.894623 0.304628 -0.124670 -1.184396 -0.038116 -1.213743 -1.593319 2.532777
wb_dma_de/assign_82_rd_ack 4.119132 2.417349 -1.095783 -0.578287 -0.426525 0.036387 -0.418017 -2.990893 -2.516219 -0.990976 -1.055208 -0.240601 -1.336578 -0.916276 1.566450 1.395838 -1.404956 -0.974660 -0.120469 0.408698
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 1.403199 -5.136833 -1.967389 1.136621 2.172743 -1.115715 0.240096 -0.113763 -0.204439 -0.201061 -2.060585 2.717059 -1.293118 -0.047796 0.636131 -0.459511 -0.875589 -0.586371 -2.450213 -0.392364
wb_dma_ch_sel/assign_96_valid -0.489533 1.468980 1.433066 1.591350 1.267505 0.506386 -1.590500 -2.360437 3.992141 1.517179 -2.669125 -0.215265 1.097309 1.627680 1.553398 3.591830 3.612489 3.169137 -2.924092 1.798611
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.699930 -1.071406 -0.501035 0.485506 1.209259 -0.825381 1.791720 -1.321646 0.589353 -0.808580 -2.407747 1.584190 -1.576814 -0.095030 0.491969 -2.380329 -1.589356 -1.457294 0.424375 -0.151620
wb_dma_de/reg_next_ch 3.794485 1.549922 -0.798301 0.824116 -0.940388 -2.406663 0.933498 -0.401290 0.774561 -1.168011 -2.325912 3.421385 -2.517551 0.589466 1.404901 2.451589 1.048608 -0.022691 -1.634991 1.271435
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.521927 1.921394 1.388991 -0.608339 0.311787 -0.087629 0.171594 -0.656772 -0.455069 -2.308011 -0.276832 -0.402644 -1.745660 1.067979 -1.429093 -1.956687 -1.405691 -1.028420 0.396465 0.775555
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.498175 1.834339 1.316727 -0.605592 0.284420 -0.079496 0.115518 -0.609562 -0.446022 -2.200918 -0.292743 -0.397993 -1.680427 1.020391 -1.371448 -1.866806 -1.381951 -1.003927 0.400233 0.711823
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 1.467338 -5.044734 -1.978855 1.107764 2.157300 -1.067465 0.192966 -0.125472 -0.162336 -0.206035 -2.070877 2.710008 -1.276163 -0.049546 0.679822 -0.423830 -0.919087 -0.573578 -2.361440 -0.334149
wb_dma_ch_rf/assign_24_ch_txsz_dewe 3.657512 1.294010 -2.891487 -1.107959 -1.648741 0.353504 -0.640063 -2.752175 -3.080209 0.000132 1.100594 -1.649590 0.371906 -1.975605 2.164043 3.946400 -0.110517 1.058424 0.867206 -0.713873
assert_wb_dma_ch_arb 1.303192 0.336434 1.886069 -1.038021 -1.093385 -1.379856 -0.224876 -2.879179 0.365195 2.297944 -0.734961 -1.709465 1.273678 -1.915832 1.280570 1.299086 -0.403822 1.179269 0.544235 1.269985
wb_dma/wire_csr 1.726629 0.677199 1.942766 -1.045467 1.621415 -0.362215 -4.154017 1.602430 -3.077301 -1.848549 -0.023232 -1.972484 -1.779962 1.122322 2.086438 0.694932 -1.007949 1.493266 -5.644627 1.235709
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.548426 1.732981 1.311049 -0.566461 0.267564 -0.113959 0.194160 -0.644407 -0.393963 -2.089437 -0.320255 -0.405073 -1.616306 0.996741 -1.299380 -1.835258 -1.376033 -0.961982 0.455452 0.701368
wb_dma_wb_if/input_mast_din 1.993717 1.169197 -0.514682 2.282597 0.535250 2.304652 0.599153 1.519291 -2.256884 0.684796 -0.516821 -1.786166 1.472238 -1.535804 2.143167 1.504335 -4.245049 -1.463673 -2.845326 -1.353523
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond -1.425337 -1.093720 0.920408 -0.043922 0.492677 -1.577590 0.117233 2.190137 1.815402 1.259228 -0.575645 0.782674 0.650633 0.821083 0.941979 0.258649 1.351010 -0.773842 -0.017666 -0.188003
wb_dma_ch_rf/reg_sw_pointer_r 0.760474 3.010531 -0.271508 0.994012 -3.885023 -1.223561 0.808740 0.422459 -0.781034 -1.453193 -3.150662 2.619042 -2.534499 2.112509 -1.036427 0.579365 1.905082 -0.213154 -2.301750 0.674375
wb_dma_ch_sel/assign_142_req_p0 -0.372348 -0.729094 0.209371 -1.373901 -2.182722 -1.975369 -1.375556 -1.816578 0.740320 3.750709 -2.036367 0.688532 1.409895 -0.444980 1.157455 1.995868 2.322804 0.058234 0.887520 0.352465
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.134218 0.547046 4.216890 0.108217 -2.623898 -1.895799 1.790478 -1.451808 0.716061 4.214459 -0.763571 -4.565032 3.311368 -1.520992 1.265704 0.877921 0.473229 0.849052 -0.034220 0.949174
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 1.242582 -2.418607 -2.425496 -0.085698 0.085220 -0.568646 1.604709 -1.198928 0.152056 0.089068 -0.237381 0.307218 0.085317 -1.183128 1.037342 0.001071 -0.239991 0.696938 1.581075 -1.415662
wb_dma_rf -1.738455 2.792902 0.701927 0.944074 -0.013332 1.873833 -2.874743 -0.542836 -4.310729 -1.251099 1.799157 -0.441037 -1.077993 1.832608 -2.528380 0.521197 4.189611 -0.826691 -4.946135 2.484383
wb_dma_de/assign_6_adr0_cnt_next/expr_1 1.240934 1.184298 0.124231 -0.724876 0.136510 -0.158392 -0.925971 -0.282150 0.456282 -2.539067 1.079884 0.200301 -1.483108 0.308441 -0.031987 0.713691 0.463925 2.330794 0.151386 1.273889
wb_dma_de/reg_chunk_cnt 3.445645 1.077135 -0.010374 -2.213703 -0.280831 -1.509757 -1.135828 -4.098217 -0.741821 -0.753707 -1.358150 0.750018 -1.921845 -0.838996 0.668173 0.137874 -0.810406 0.373396 1.063133 1.263845
wb_dma_de/always_23/block_1/case_1/block_4/if_1 4.617222 0.738333 1.522214 0.602961 2.229417 -0.007701 1.200659 -3.868027 -0.239857 -2.560159 1.145474 -2.056993 -0.266002 -3.411200 1.680200 1.404257 -1.954877 4.591016 -3.333077 2.809406
wb_dma_de/always_23/block_1/case_1/block_3/if_1 3.171590 1.413111 2.025239 0.651967 0.578569 0.642377 1.138102 -4.315573 -0.468364 -1.585427 0.761419 -2.932453 0.666759 -3.099742 0.308554 1.187280 -1.793020 4.400063 -2.861613 2.685410
wb_dma/input_wb0m_data_i -3.468840 3.576625 4.449788 2.821398 0.769973 4.357794 -5.290008 0.839484 -0.826214 4.881546 -0.655195 -0.174736 3.084123 0.875778 -1.462774 1.660760 1.430133 -3.230481 -4.433013 4.366513
wb_dma_de/always_15/stmt_1 3.595980 0.706929 -2.415559 -0.070939 -0.764137 0.105739 -0.570440 -2.413846 -2.200574 1.130681 -0.678895 0.003004 0.357797 -1.964596 2.911535 3.309663 -0.005626 0.070417 -0.557337 -0.222352
wb_dma/wire_ch7_csr -1.390117 1.549719 -0.538302 1.238281 0.936850 1.954638 -1.431727 -1.104654 -2.146723 -1.725708 -0.450320 -1.214081 -0.507983 1.877387 -0.395611 1.018527 3.994589 0.992206 -4.729906 0.615428
wb_dma/input_wb0_ack_i -1.490217 1.768506 -0.019137 1.688749 0.308895 2.077254 -2.050124 -1.153432 -4.337545 -1.976903 -2.313921 -0.502127 -0.795395 2.908674 -2.293575 2.575714 2.264550 -3.802132 -5.522232 0.878525
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.170026 0.500268 4.196779 0.117966 -2.507481 -1.862257 1.811425 -1.385912 0.791537 4.133376 -0.749620 -4.492972 3.293326 -1.493022 1.257957 0.834967 0.527334 0.925926 -0.052324 0.968197
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 -1.307292 0.644335 4.076647 0.172963 -2.610888 -1.728287 1.759427 -1.370041 0.580492 3.986180 -0.650976 -4.459124 3.163194 -1.352543 1.070008 0.808989 0.612292 0.781269 -0.113839 0.964546
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.061623 0.545292 4.118099 0.115564 -2.521873 -1.876932 1.771494 -1.397922 0.690420 4.044080 -0.726915 -4.452081 3.192993 -1.511658 1.261286 0.885216 0.494199 0.834526 -0.059843 0.965605
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 1.272030 0.395560 1.931792 -1.058913 -1.114339 -1.284002 -0.239058 -2.826102 0.271058 2.227487 -0.618258 -1.748345 1.238782 -1.874196 1.175695 1.249070 -0.444363 1.221220 0.564839 1.296498
wb_dma_ch_sel/assign_125_de_start 2.136463 5.216036 -0.284927 1.307916 -3.892106 -0.149949 1.472059 -0.694117 1.342014 -0.631632 -2.460103 1.743820 -0.855548 2.064705 -1.123933 3.213568 1.616410 -2.126634 1.895493 1.490291
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 1.391821 -4.933972 -1.928308 1.019443 2.100898 -1.087562 0.137095 -0.175729 -0.266020 -0.262767 -1.874948 2.544258 -1.270751 -0.076978 0.569050 -0.344808 -0.802469 -0.462074 -2.336883 -0.295565
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 -0.173039 0.014217 1.594294 -1.464963 -0.753956 -2.892344 0.003687 -1.405690 -2.601497 -0.561337 2.535306 1.113698 -2.118749 0.209839 -2.358193 -0.756361 2.074710 -1.994141 -0.321526 2.070990
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.504872 1.899193 1.398164 -0.599355 0.277450 -0.074732 0.111154 -0.625602 -0.430718 -2.191945 -0.314500 -0.416746 -1.700699 1.018592 -1.360335 -1.859888 -1.388160 -0.979310 0.412720 0.733701
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 0.819975 -0.463731 -1.827376 3.498875 -0.480660 -0.765882 2.962219 2.385754 1.043212 3.144527 -2.735409 3.262219 0.954154 -0.760385 3.228846 1.371445 1.294659 -3.339301 -1.040596 -0.909895
wb_dma_ch_sel/assign_121_valid 1.378861 -1.719314 -0.295387 -1.516831 -0.036334 -2.963586 -1.145922 -1.322105 1.435728 2.685923 -1.632946 1.843339 0.478852 -0.950338 2.855492 2.267797 2.024677 0.499291 0.370626 0.472142
wb_dma_inc30r -1.808090 1.251100 0.792789 0.690034 1.994048 0.752124 2.601637 -2.299945 0.238882 -3.606391 3.200281 -2.845466 -0.288745 -0.393529 -0.742558 -1.442544 4.509578 5.687826 -3.557734 0.524876
wb_dma_ch_sel/always_45/case_1 -2.540894 0.088543 -0.843851 0.983159 -2.335236 2.532797 0.437912 -1.961930 -1.253570 0.652864 0.819054 -0.685149 0.858185 -0.219113 -3.875466 -1.237242 0.735002 0.066012 1.246955 0.059166
wb_dma_ch_sel/assign_117_valid 1.431391 -1.630753 -0.210341 -1.650155 -0.089193 -2.919106 -1.225096 -1.321015 1.449781 2.578527 -1.537193 1.737687 0.446677 -0.989534 2.782315 2.218446 1.949377 0.562597 0.506408 0.527429
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 0.796603 -0.439214 -1.932359 3.433077 -0.552330 -0.730219 2.931901 2.370625 0.973171 3.159274 -2.656644 3.172537 0.999101 -0.767711 3.228036 1.512843 1.384313 -3.323876 -0.936063 -0.996898
wb_dma/wire_ch3_adr0 -1.849056 -1.251906 -0.174837 -0.732698 0.816670 -1.239289 1.479837 -0.489044 -3.213766 -2.922441 1.491202 0.252799 -1.668932 0.678076 -2.103280 -2.830341 3.537553 -1.796917 -1.315530 0.543967
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 -1.735556 0.911836 0.534879 0.243053 -2.190390 0.801393 -0.007326 -0.528813 -0.528432 1.364335 -0.617506 -1.065921 1.066713 0.464931 -1.491200 -0.204700 0.346606 -0.592799 0.548296 -0.182695
wb_dma_de/always_6/if_1/if_1/cond 2.538823 3.333173 -0.663708 -0.947348 -1.631845 0.845395 -2.051738 -1.628294 -3.051912 0.026207 1.187097 -1.813000 0.340286 -0.913261 1.258685 3.868934 -0.004450 0.402379 -0.551843 0.510779
wb_dma/wire_mast1_pt_out -1.096211 0.512729 -0.376074 0.613963 -1.489576 -0.453832 -0.169983 0.510831 -3.710315 -1.998490 -0.549245 -0.401350 -1.242195 1.160895 -1.840855 0.720252 1.121195 -2.879070 -1.700749 0.368467
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.127116 -0.687948 2.762870 -1.045172 -0.644385 -2.840393 -0.139196 -0.637268 2.002445 3.391080 -1.206855 -0.954109 1.844370 -1.054697 2.077949 1.484239 0.845877 0.407549 0.520530 1.077078
wb_dma_de/always_23/block_1/case_1/block_9/if_1 -1.384240 -1.027581 0.913562 -0.085778 0.482949 -1.584331 0.129093 2.125866 1.784011 1.189420 -0.498293 0.673872 0.657824 0.780243 0.854109 0.262580 1.278094 -0.702209 0.089105 -0.170089
wb_dma_ch_sel/always_48 -1.439436 -2.637214 1.166598 3.483835 -0.341804 -0.743355 6.337905 -2.766924 -1.012537 -0.427676 -1.214518 -2.243240 0.396968 -1.088004 -1.478851 -3.495118 2.255870 0.937921 -3.546087 0.750817
wb_dma_ch_sel/always_43 3.215709 3.313882 -2.044051 1.110819 -2.144792 1.629799 0.751339 -4.258714 -2.788450 -0.397469 -0.245266 1.562407 -1.545027 -1.887854 -0.960805 0.570343 -0.149725 -1.213359 0.778133 1.466696
wb_dma_ch_sel/always_42 1.952027 0.532088 1.738515 -0.930575 1.552903 -0.418614 -3.896695 1.495720 -3.013945 -1.840552 -0.153041 -1.717558 -1.860191 1.036866 2.229318 0.570912 -0.999814 1.418279 -5.458592 1.231486
wb_dma_ch_sel/always_40 0.560400 -5.871564 -3.364305 1.846103 1.892270 0.655972 0.809545 -1.488806 -0.845035 -0.802963 -0.599114 2.927795 -1.341497 -0.743162 -1.650570 -1.445581 -0.592737 0.066117 -1.520206 -0.293108
wb_dma_ch_sel/always_47 0.776045 0.680901 -0.779093 0.522469 -0.665137 -0.729023 2.087623 -0.175590 2.570014 -1.135005 -0.417527 1.050957 -0.469335 0.140512 0.354735 0.431254 1.328792 2.592981 0.643228 -0.252780
wb_dma_ch_sel/always_46 0.484711 -0.248333 0.571628 -1.837313 2.219036 -0.535464 -1.952735 -0.581558 0.290754 0.050753 0.564311 -1.813954 0.968425 -0.021067 1.347760 1.691608 -1.404346 1.033723 -0.834340 -0.977343
wb_dma_ch_sel/always_45 -2.530759 -0.154137 -0.941647 0.965641 -2.260216 2.462664 0.593621 -1.930307 -1.082636 0.742580 0.771203 -0.658231 0.936406 -0.310165 -3.698462 -1.338812 0.627174 0.168395 1.405431 -0.047489
wb_dma_ch_sel/always_44 -4.908018 -1.488378 3.077549 1.278969 1.756777 -1.131664 0.250304 1.983837 0.912597 1.998789 -0.244604 2.202424 0.639829 0.266913 -0.022412 -3.003771 6.312304 -0.761503 -4.039536 2.448304
wb_dma_ch_sel/assign_152_req_p0/expr_1 -0.354060 -0.764275 0.276932 -1.311095 -2.132412 -2.070486 -1.261383 -1.673571 0.800472 3.736411 -2.054962 0.765398 1.350860 -0.372791 1.240815 2.041910 2.365888 -0.084452 0.845114 0.373306
wb_dma_ch_rf/input_ndnr 2.157784 -1.979117 -2.765960 2.465371 -0.502207 1.467081 2.670346 -3.734518 -1.487194 2.272674 -0.697317 -0.494899 1.667156 -3.748225 1.333533 0.920729 -0.780104 0.126307 0.073596 -0.426139
wb_dma_de/always_4/if_1/stmt_1 3.000054 -0.770740 -1.295732 -1.691233 -0.594294 -1.515615 -1.238719 -3.649610 -0.261690 1.501607 -1.091407 1.070469 -0.186066 -1.939823 2.092761 2.053586 0.574776 1.412542 0.670818 0.609548
wb_dma_ch_pri_enc/wire_pri4_out 1.678513 -1.050636 -0.618872 0.524033 1.170872 -0.762328 1.753600 -1.406630 0.478042 -0.831797 -2.332164 1.560106 -1.540727 -0.106120 0.483223 -2.304713 -1.433129 -1.375681 0.297680 -0.179391
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 -1.696980 0.832014 0.572417 0.248643 -2.161536 0.719109 0.020666 -0.538257 -0.501839 1.369897 -0.666189 -1.046655 1.089777 0.401834 -1.435007 -0.246503 0.329519 -0.541899 0.511216 -0.128263
wb_dma_ch_sel/assign_111_valid 1.487612 -1.736937 -0.360746 -1.629387 -0.108794 -2.958178 -1.120510 -1.460702 1.388088 2.637329 -1.541159 1.725415 0.499292 -1.080275 2.874481 2.318331 2.025260 0.660500 0.507804 0.482074
wb_dma_wb_slv/assign_2_pt_sel -0.764319 4.097828 3.089342 1.731784 0.546046 2.157991 -0.154227 -1.067511 -8.785209 -4.973536 3.450760 -6.329488 -1.486256 2.248340 -1.926578 -0.595882 2.399641 -3.080557 -5.751597 3.112006
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 1.279696 2.786143 -1.367474 1.474395 -4.299517 -1.273266 1.938644 -0.826568 1.586667 3.159947 -2.491807 2.143177 1.127867 -0.782851 2.054715 3.689344 3.535441 0.445325 0.522657 0.072984
wb_dma_ch_sel/assign_144_req_p0 -0.216438 -0.941959 0.288660 -1.329934 -2.152740 -2.195501 -1.115619 -1.852731 1.004115 3.958250 -2.214422 0.702005 1.530428 -0.618366 1.413203 1.993382 2.160788 0.029327 1.058520 0.288209
wb_dma_de/input_pointer 0.554183 -5.743543 -3.249344 1.810250 1.817676 0.632187 0.658493 -1.546825 -0.970994 -0.832946 -0.551515 2.864615 -1.399646 -0.695761 -1.700261 -1.367611 -0.489443 0.120056 -1.617604 -0.146107
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond 0.643121 -2.449341 -2.370719 2.662984 1.210714 -0.516305 2.535576 2.308132 0.547519 1.928727 -2.075468 1.459423 1.251995 -0.487240 3.464025 1.108810 0.464277 -2.376051 -1.239587 -1.987305
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 0.291311 -3.964796 -0.725882 1.861997 0.879490 -2.591682 0.744597 1.783521 1.625173 1.878064 -2.929821 4.896946 -0.991338 0.462592 1.013825 0.230570 1.269811 -2.078581 -2.211404 0.522273
wb_dma_ch_rf/input_wb_rf_adr -1.568110 6.360142 4.383015 0.012291 -1.515758 0.055916 -0.104466 -1.863211 -0.046478 5.046997 -1.617616 0.204800 0.665326 -1.167456 0.487475 -0.873843 0.121083 -0.165390 -5.500659 -0.367784
wb_dma_ch_sel/input_pointer0 0.286615 -3.751154 -3.375388 1.843967 0.725370 1.089149 2.212937 -2.198092 0.239845 0.631924 -0.560573 2.156034 0.018091 -1.853246 -0.555767 -1.558703 0.162578 0.246354 0.821335 -0.773863
wb_dma_ch_sel/input_pointer1 1.207173 -2.862490 -1.928769 1.068261 0.947337 -0.679149 1.630794 -0.798168 0.955332 1.274637 -2.007654 1.935666 0.102286 -1.130043 1.785620 -0.460021 -0.162013 -0.396118 -0.005694 -0.919208
wb_dma_ch_sel/input_pointer2 0.026397 -0.657253 0.370056 1.242579 0.910626 -0.178969 0.184063 0.367518 0.834196 1.185647 -1.906583 1.694124 0.038282 0.019598 0.853923 -0.496376 0.078348 -1.137456 -1.543126 0.444110
wb_dma_ch_sel/input_pointer3 1.368174 -5.104174 -2.014450 1.144393 2.188807 -1.004026 0.269482 -0.143236 -0.205001 -0.263780 -1.991204 2.678386 -1.278470 -0.093845 0.579536 -0.521076 -0.835734 -0.529721 -2.430959 -0.387494
wb_dma_de/reg_chunk_0 3.358181 1.111409 0.041260 -2.223413 -0.376471 -1.486331 -1.176271 -4.247213 -0.745684 -0.611516 -1.255378 0.595660 -1.785596 -0.860832 0.707919 0.327053 -0.566622 0.518622 1.004941 1.312744
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 1.259851 0.378595 1.905132 -1.062568 -1.098745 -1.352823 -0.219406 -2.861549 0.330053 2.262750 -0.661323 -1.698952 1.225444 -1.913624 1.224839 1.263876 -0.463338 1.192791 0.556404 1.287013
wb_dma_ch_sel/assign_151_req_p0/expr_1 -0.214907 -0.804998 0.164061 -1.415593 -2.101749 -2.068366 -1.298709 -1.828023 0.762839 3.698684 -2.021253 0.709147 1.366317 -0.523869 1.275270 2.064050 2.193408 0.069865 1.023568 0.312708
wb_dma_ch_sel/assign_138_req_p0/expr_1 -0.397561 -0.919448 0.157125 -1.404097 -2.186040 -2.164023 -1.204897 -1.649692 0.994176 3.888856 -2.138805 0.806896 1.488324 -0.450688 1.332249 1.992764 2.287431 -0.007892 1.131181 0.205301
wb_dma_ch_sel/reg_am0 0.497088 -0.376456 0.628619 -1.892863 2.310906 -0.530601 -1.962423 -0.519798 0.426590 0.022494 0.568381 -1.833186 1.024462 -0.086153 1.416845 1.628247 -1.413482 1.133214 -0.816905 -0.981924
wb_dma/assign_2_dma_req 1.040460 -2.516124 -1.819522 3.254550 0.585476 -1.148003 1.482848 2.753885 -0.144300 1.577779 -2.443176 3.732029 -0.369294 0.229017 1.926491 1.465827 0.638331 -3.133907 -3.137783 -0.348044
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 -1.096698 -1.719402 -1.710645 0.723080 1.063044 1.180816 2.043166 -2.599993 -1.599152 -1.711398 -0.547464 1.621462 -1.895464 -0.454682 -2.256287 -5.467217 0.835752 -1.276409 0.505181 -0.183108
wb_dma_ch_rf/wire_ch_csr -1.000857 1.057826 2.336826 1.298029 0.600604 -0.221249 -1.374586 -0.967085 -3.452970 -1.140458 2.969893 -2.018100 -0.508530 1.746958 -1.978749 1.402752 4.200823 -0.989984 -3.539862 3.306700
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 -2.810117 0.992412 1.101129 2.193665 0.094678 1.816830 0.612711 0.751525 2.141644 2.866661 -0.899943 -0.430680 1.839980 -0.103770 0.898370 -0.916466 1.775911 1.681271 -2.168159 -0.484050
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 0.539912 1.867014 1.357368 -0.615330 0.262197 -0.096563 0.195841 -0.638698 -0.430221 -2.214940 -0.336660 -0.395149 -1.730105 1.062019 -1.369623 -1.955444 -1.462438 -1.003406 0.444648 0.729533
wb_dma_ch_sel/assign_118_valid 1.399803 -1.630742 -0.274219 -1.749631 -0.111854 -2.957411 -1.351925 -1.310333 1.399184 2.564029 -1.478814 1.748094 0.441113 -0.934681 2.721104 2.300534 2.014834 0.592149 0.559034 0.482452
wb_dma_ch_rf/input_de_adr1_we -1.760935 0.925648 0.566993 0.265323 -2.190793 0.840182 -0.001546 -0.504357 -0.592646 1.347643 -0.604763 -1.100825 1.075554 0.477783 -1.539343 -0.255441 0.370284 -0.598990 0.462340 -0.151835
wb_dma_de/always_8/stmt_1/expr_1 3.516733 1.024428 0.120026 -2.177393 -0.308130 -1.587807 -0.993850 -4.195422 -0.615051 -0.579464 -1.521393 0.655317 -1.834709 -0.929325 0.781922 0.067109 -0.944598 0.291122 1.165714 1.272247
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 -2.763524 2.114426 1.142632 1.950597 -0.613697 0.437093 -0.112597 0.613839 -3.505845 1.607255 1.928556 1.564800 0.215494 -2.020415 -0.959990 -1.276692 3.459084 1.096653 -6.452031 0.993169
wb_dma_de/always_2/if_1/stmt_1 -4.878892 -1.613932 3.048687 1.317043 1.868536 -1.026824 0.083588 2.022362 0.989279 1.975135 -0.215075 2.274075 0.664620 0.181730 -0.088159 -3.021631 6.163155 -0.735616 -4.004163 2.559982
wb_dma_de/assign_65_done/expr_1 4.210858 2.251525 -1.296426 -0.460130 -0.476655 0.029425 -0.207188 -3.131547 -2.564570 -0.894216 -1.111253 -0.344906 -1.253891 -1.093522 1.734094 1.501776 -1.420747 -0.906682 -0.163892 0.299242
wb_dma_ch_sel/reg_de_start_r 1.857925 4.675767 -0.373265 1.134629 -4.129111 -1.207526 2.120796 -1.259572 1.169447 1.231775 -2.875444 1.939394 -0.369530 0.216934 0.958985 2.228823 2.327957 -0.571738 0.868792 0.645932
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.519932 1.885857 1.417461 -0.623729 0.261990 -0.121813 0.151455 -0.679289 -0.444246 -2.250574 -0.320486 -0.439746 -1.760152 1.048017 -1.396790 -1.971161 -1.410547 -0.967159 0.425305 0.767847
wb_dma_wb_mast/assign_1 1.360391 3.958482 2.440007 2.533267 -1.245448 2.635779 2.619073 0.026998 -3.430596 -0.290279 -0.563296 -5.533110 1.335871 -0.982820 0.128456 -0.976406 -5.626630 -1.882736 -2.558480 -0.651616
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 0.386269 -5.508687 -3.079134 1.766126 1.760477 0.726214 0.615786 -1.588322 -0.938159 -0.783853 -0.462198 2.693182 -1.268848 -0.676674 -1.759442 -1.365119 -0.368666 0.145585 -1.583481 -0.036851
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 -0.870784 -2.579692 -1.760411 0.553663 1.063342 -0.332149 1.399819 -0.500506 -0.708820 0.765720 -1.552847 1.823456 -0.326717 -0.703971 1.191410 -2.895443 1.877226 -1.049535 -0.717411 -1.089329
wb_dma_ch_rf/wire_pointer_s -1.689822 1.156411 -1.065128 0.401987 0.439215 1.097891 -0.621757 0.824895 -2.064966 -0.776983 0.783232 0.287835 -0.234424 0.196965 -0.905599 -0.854127 1.797112 -0.180149 -2.433091 -0.578238
wb_dma_ch_sel/reg_ndnr 2.105325 -1.925542 -2.637280 2.383427 -0.518764 1.318113 2.674869 -3.581750 -1.412409 2.276603 -0.705844 -0.594264 1.674626 -3.644407 1.512805 0.938965 -0.721811 0.132503 0.108259 -0.453876
wb_dma_ch_rf/assign_26_ch_adr1_dewe -1.637570 0.902225 0.534067 0.228609 -2.170071 0.756779 0.036471 -0.567428 -0.522523 1.313127 -0.638254 -1.028097 1.049110 0.402994 -1.425964 -0.195217 0.327674 -0.550687 0.506594 -0.147469
wb_dma_ch_sel/reg_txsz 3.301630 3.205435 -1.977882 1.112098 -2.145088 1.571316 0.808826 -4.245538 -2.677000 -0.275992 -0.368225 1.548074 -1.523666 -1.953232 -0.878664 0.475601 -0.393191 -1.282120 0.921141 1.432019
wb_dma_rf/always_1/case_1/stmt_10 -0.782709 2.521105 -0.780601 0.130218 -1.844428 1.343932 -0.079658 0.336397 -1.170444 0.465147 -0.433392 2.156376 -0.891344 0.058408 -1.391060 -0.787282 0.401684 -1.349978 -0.438520 -0.688732
wb_dma_ch_pri_enc/inst_u28 1.637183 -0.931030 -0.468943 0.436110 1.120587 -0.794949 1.704052 -1.348062 0.456686 -0.944590 -2.232882 1.462479 -1.604005 -0.039622 0.355898 -2.347732 -1.472775 -1.370960 0.376456 -0.098151
wb_dma_ch_pri_enc/inst_u29 1.684726 -0.981802 -0.511610 0.419013 1.149095 -0.795298 1.783655 -1.435184 0.545725 -0.885185 -2.274663 1.481777 -1.580461 -0.129807 0.401010 -2.346690 -1.529460 -1.373634 0.444598 -0.156630
wb_dma/wire_de_adr1 -0.845720 -0.842453 -1.405735 0.787658 -0.208500 1.772691 0.549895 -1.434637 -0.741272 -0.632400 1.439077 0.292774 -0.120488 -0.704003 -2.355531 -1.023373 0.331275 0.613174 0.824224 0.134742
wb_dma_ch_arb/always_2/block_1/case_1 -1.602521 -2.480421 1.227810 3.545457 -0.594583 -0.732180 6.362307 -2.653661 -1.022873 -0.117355 -1.213082 -2.376326 0.613262 -1.083100 -1.409393 -3.251363 2.491498 0.788313 -3.439099 0.704068
wb_dma_de/always_18/stmt_1/expr_1 -3.114534 0.384611 -1.702861 1.875988 -0.820585 3.027300 -0.477319 -1.801992 -0.929506 2.250637 -1.846554 -2.163116 2.694278 2.162738 -1.354622 2.448090 2.544875 -3.024837 0.337440 -1.288009
wb_dma_ch_arb/always_1/if_1 -1.402914 -2.785557 1.165967 3.560907 -0.332789 -0.768758 6.437159 -2.800372 -0.948981 -0.211754 -1.269906 -2.247715 0.520168 -1.177810 -1.297189 -3.508225 2.281471 0.917456 -3.553870 0.659688
wb_dma_ch_pri_enc/inst_u20 1.628286 -0.944837 -0.509412 0.454458 1.145083 -0.735488 1.710050 -1.378671 0.456947 -0.919720 -2.262013 1.489889 -1.545250 -0.066855 0.394148 -2.271273 -1.481907 -1.384725 0.358869 -0.130115
wb_dma_ch_pri_enc/inst_u21 1.706701 -0.915563 -0.522757 0.428013 1.112051 -0.716210 1.719593 -1.390979 0.442415 -0.997292 -2.237416 1.446598 -1.601284 -0.055990 0.344447 -2.342295 -1.543906 -1.380751 0.427905 -0.166874
wb_dma_ch_pri_enc/inst_u22 1.653645 -1.050643 -0.589945 0.515311 1.170309 -0.753064 1.747260 -1.360770 0.528378 -0.861421 -2.359855 1.569985 -1.561977 -0.091453 0.452242 -2.319747 -1.461385 -1.392981 0.311898 -0.176911
wb_dma_ch_pri_enc/inst_u23 1.725261 -0.972886 -0.523578 0.462024 1.157199 -0.802863 1.786583 -1.437331 0.503841 -0.902655 -2.327881 1.528980 -1.625852 -0.100502 0.393276 -2.384611 -1.552921 -1.425485 0.391197 -0.137344
wb_dma_ch_pri_enc/inst_u24 1.760381 -1.071411 -0.588149 0.410748 1.123062 -0.820041 1.808776 -1.408846 0.567447 -0.826142 -2.358268 1.505055 -1.504321 -0.197929 0.515220 -2.304159 -1.567871 -1.333618 0.525400 -0.252751
wb_dma_ch_pri_enc/inst_u25 1.698914 -1.085731 -0.608608 0.459631 1.147827 -0.805311 1.758544 -1.401856 0.521234 -0.834117 -2.254918 1.477861 -1.532668 -0.131740 0.491517 -2.295958 -1.518968 -1.325248 0.463024 -0.187250
wb_dma_ch_pri_enc/inst_u26 1.706102 -0.991805 -0.585000 0.471425 1.139808 -0.760754 1.741285 -1.402391 0.434775 -0.909552 -2.267606 1.451842 -1.552229 -0.134130 0.403199 -2.266311 -1.473987 -1.363531 0.346570 -0.167604
wb_dma_ch_pri_enc/inst_u27 1.759331 -1.015725 -0.516330 0.448009 1.137108 -0.832336 1.796649 -1.434573 0.557050 -0.869415 -2.360016 1.509638 -1.572542 -0.148720 0.497011 -2.313174 -1.545781 -1.397990 0.431970 -0.159210
wb_dma/wire_dma_busy 1.065717 -0.642490 -1.122786 -2.748730 -1.165391 -3.016977 -0.575500 -2.530932 -3.626213 -1.273291 3.602860 1.981540 -2.847553 -0.305496 -2.052142 0.129346 2.914763 -0.866947 1.018879 1.122572
wb_dma_ch_sel/reg_ack_o 1.029888 -2.675163 -1.808263 3.393862 0.764194 -1.193225 1.537471 2.906542 -0.185694 1.630111 -2.552457 3.693274 -0.301334 0.236013 2.116246 1.493259 0.572333 -3.264025 -3.344660 -0.404952
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 1.268864 -2.448231 -2.480954 -0.111687 0.046195 -0.574545 1.612147 -1.253317 0.150803 0.141311 -0.201284 0.299869 0.069107 -1.245356 1.070687 0.009076 -0.217449 0.724028 1.568512 -1.422744
wb_dma_rf/reg_csr_r 1.399861 -1.101138 1.970762 -2.267352 0.139477 -3.272088 -3.809264 0.190523 -0.678242 -0.542478 -2.049883 3.910509 -3.087582 1.916132 -1.858015 -0.101728 -0.431650 -2.674613 -0.965548 3.142268
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.183064 -0.592553 2.732002 -0.996918 -0.620717 -2.739376 -0.169303 -0.655118 1.932794 3.312882 -1.117105 -1.002644 1.836190 -0.996931 1.980437 1.526902 0.896087 0.418034 0.429411 1.109932
assert_wb_dma_ch_sel 1.252346 -2.387161 -2.450919 -0.130174 0.053182 -0.550478 1.586081 -1.231054 0.160567 0.091057 -0.197977 0.268628 0.095119 -1.222084 1.080639 0.025025 -0.238132 0.739148 1.582629 -1.386926
wb_dma_ch_rf/always_27/stmt_1/expr_1 1.994600 2.302216 -0.201379 1.008912 -2.908365 -1.782625 0.951382 -0.679338 0.593735 0.060298 -2.923427 2.518915 -1.540242 1.134982 -0.055964 2.087680 1.343237 -0.514311 -0.974209 1.017140
wb_dma_ch_sel/inst_ch2 -0.020453 -0.580848 0.433789 1.202399 0.868653 -0.126512 0.137521 0.412579 0.821146 1.187594 -1.871256 1.613210 0.051837 0.039840 0.819852 -0.511158 0.092539 -1.095195 -1.556014 0.460047
assert_wb_dma_ch_arb/input_grant0 1.213544 0.361158 1.909333 -1.028762 -1.126486 -1.333865 -0.266252 -2.793136 0.279343 2.199408 -0.623631 -1.689546 1.197516 -1.884525 1.202471 1.223117 -0.415587 1.210015 0.530905 1.291660
wb_dma_ch_sel/assign_122_valid 1.398488 -1.615318 -0.185109 -1.623560 -0.096004 -2.929686 -1.279713 -1.404322 1.431289 2.716295 -1.577581 1.694708 0.492229 -0.982829 2.846662 2.343269 1.999926 0.623090 0.456101 0.544618
wb_dma_rf/wire_dma_abort 1.570942 -1.649287 2.039688 -0.591259 0.539707 -3.518289 1.604760 -2.097616 2.400414 2.329359 -3.361444 0.530741 0.217985 -1.134027 2.393716 -0.824584 -0.663675 -0.921741 0.964013 0.897664
wb_dma_de/assign_67_dma_done_all/expr_1 3.675616 0.630061 -2.516062 0.074536 -0.739248 0.166568 -0.468471 -2.478192 -2.167600 1.199553 -0.810589 0.007838 0.421776 -2.023522 2.969268 3.367799 0.065664 0.059148 -0.649103 -0.294141
wb_dma_de/always_4/if_1/cond 3.495635 0.965390 0.105638 -2.149749 -0.313081 -1.595777 -0.937889 -4.137586 -0.595738 -0.558707 -1.538567 0.687086 -1.823824 -0.912081 0.786108 0.054551 -0.947728 0.268592 1.132048 1.254599
wb_dma_de/always_3/if_1/if_1/stmt_1 0.615963 0.126539 -0.945646 1.949429 -0.818560 0.899715 4.380618 -1.931090 1.229947 -1.822177 1.791532 -1.301366 0.011233 -1.529021 -1.065222 -0.888697 0.796908 4.095651 0.625583 0.057636
wb_dma_wb_slv/always_3/stmt_1/expr_1 -2.652338 2.985685 1.870006 1.596137 -0.107638 0.311956 0.063944 -0.051821 -3.504191 0.650559 1.391808 1.226476 -0.514676 -1.408436 -1.471560 -2.401102 2.940329 0.341447 -6.014081 1.248587
wb_dma_ch_sel/assign_156_req_p0 -0.173537 -0.740755 0.197466 -1.401276 -2.175562 -2.129907 -1.289734 -1.777626 0.918866 3.793295 -2.122568 0.799816 1.394436 -0.508789 1.302762 2.049724 2.208465 0.033450 1.057767 0.307071
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.771055 -2.660125 -1.820411 0.509507 1.013495 -0.412605 1.406393 -0.632489 -0.625445 0.833120 -1.509593 1.722004 -0.266865 -0.778188 1.254478 -2.743802 1.850735 -0.938702 -0.584733 -1.139360
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 -1.461002 -1.096051 0.963836 -0.043287 0.492854 -1.551347 0.085715 2.199241 1.809390 1.238142 -0.536082 0.719696 0.722677 0.783897 0.858884 0.222197 1.298085 -0.694136 0.039758 -0.197741
wb_dma_ch_rf/reg_ch_tot_sz_r 3.054115 2.058415 -3.905515 0.599879 -3.427645 1.794915 0.613346 -4.149992 -3.085706 0.751953 1.707382 0.511171 0.062674 -3.113504 -0.323150 2.993015 0.897580 0.789407 2.065384 0.346222
wb_dma_ch_rf/wire_ch_adr0 -3.017308 -0.514865 3.113974 -0.895881 3.526786 -1.518956 -2.155210 0.899538 0.888137 -0.536793 0.969888 0.741877 -0.050043 0.562550 0.978042 -0.786681 5.298292 1.719612 -4.548289 2.473060
wb_dma_ch_rf/wire_ch_adr1 -2.810862 2.436432 -1.656383 1.033284 -4.064559 3.306103 0.528680 -1.832594 -2.206448 1.315250 -0.159500 1.501296 -0.040404 -0.270675 -4.524027 -1.656778 1.133123 -1.146686 0.536940 -0.706338
wb_dma_ch_sel/assign_10_pri3 1.290364 -2.439802 -2.489140 -0.126603 0.059073 -0.557685 1.646623 -1.208396 0.168454 0.115600 -0.248412 0.339693 0.088981 -1.229747 1.083389 -0.000591 -0.283841 0.711410 1.579133 -1.410596
wb_dma/wire_ch0_adr1 -1.678916 0.896288 0.571358 0.239437 -2.096205 0.787576 -0.013007 -0.504263 -0.515861 1.265178 -0.627905 -1.061599 1.039865 0.478633 -1.464525 -0.231526 0.299708 -0.549105 0.472460 -0.184665
wb_dma_ch_pri_enc/wire_pri24_out 1.675948 -0.918449 -0.468191 0.478878 1.172761 -0.762609 1.722249 -1.363493 0.482156 -0.923727 -2.292734 1.504402 -1.634828 -0.059389 0.367250 -2.370671 -1.553041 -1.457416 0.366059 -0.103341
wb_dma/input_dma_rest_i 0.350093 -2.383145 -0.277519 0.106376 1.323045 -0.416144 -1.236568 0.623884 -1.037741 -1.423641 -0.142650 0.941172 -1.372684 1.005387 -0.987271 -0.008624 -0.782325 -0.204840 -2.287069 0.411197
wb_dma_inc30r/assign_1_out 0.482886 -0.280248 0.651182 -1.881080 2.272778 -0.522569 -2.027555 -0.491647 0.370203 0.006700 0.608667 -1.861647 0.979120 -0.027464 1.384592 1.681363 -1.467362 1.077930 -0.816274 -0.950986
wb_dma_ch_sel/assign_133_req_p0 -2.203966 -1.488338 -0.125621 -0.349754 -1.997018 -0.110445 1.194706 -3.166196 -1.685827 2.491639 0.618367 -1.716333 1.545648 -1.919669 -0.522033 -1.743852 3.391577 1.244078 0.491657 0.046777
wb_dma_ch_rf/always_23 -2.569368 -0.023106 -0.859091 1.039039 -2.308048 2.498209 0.585097 -1.854862 -1.208837 0.680618 0.766255 -0.764064 0.940793 -0.235772 -3.766428 -1.347648 0.699495 0.132188 1.260415 -0.035994
wb_dma_inc30r/reg_out_r -0.937856 2.501796 0.169963 3.365976 -0.977880 2.529879 3.769470 -1.265018 3.141401 -1.340922 1.672383 -1.484988 0.283999 -1.063704 -0.402918 -0.954792 3.006632 7.075731 -1.433413 0.788088
wb_dma/wire_pointer2 -0.046484 -0.562813 0.406879 1.200123 0.873575 -0.139242 0.104989 0.401105 0.809977 1.214354 -1.830399 1.639296 0.030985 0.049740 0.810078 -0.508179 0.051286 -1.110223 -1.570353 0.463713
wb_dma/wire_pointer3 1.394600 -5.182714 -2.035358 1.169650 2.172479 -1.113335 0.270353 -0.092337 -0.135523 -0.124376 -2.079774 2.729995 -1.238874 -0.086603 0.725662 -0.387863 -0.852729 -0.528304 -2.417820 -0.432898
wb_dma/wire_pointer0 0.185924 -3.654371 -3.278717 1.836615 0.727621 1.115138 2.104962 -2.168846 0.135353 0.510885 -0.422946 2.068768 0.014093 -1.765319 -0.653789 -1.535029 0.290929 0.299953 0.740483 -0.692871
wb_dma/wire_pointer1 1.222708 -2.914938 -1.940541 1.088691 0.902545 -0.708054 1.663360 -0.811048 0.944174 1.306008 -2.067772 1.940730 0.117768 -1.153922 1.815626 -0.449510 -0.098683 -0.422080 -0.038177 -0.885351
wb_dma/wire_mast0_err 1.466350 -1.636741 2.148139 -0.494119 0.604370 -3.486788 1.581308 -2.046537 2.338357 2.316264 -3.364600 0.569122 0.187483 -1.046462 2.365478 -0.807179 -0.366859 -0.957220 0.678788 0.954708
wb_dma_ch_rf/always_26 0.940610 2.733351 -0.363981 0.975195 -3.815785 -1.377072 0.928692 0.369946 -0.723724 -1.291801 -3.349661 2.515306 -2.363996 2.046115 -0.789056 0.656992 1.689888 -0.348884 -2.087169 0.544230
wb_dma_de/always_23/block_1/case_1/block_5 5.703360 -1.523936 -0.194601 -1.531507 3.507125 -1.326808 -2.319803 -3.012870 -1.480537 -5.513292 1.120740 1.414698 -3.077785 -1.384871 -0.362323 2.596032 -2.791192 2.999704 -3.471001 3.131355
wb_dma_ch_sel/assign_144_req_p0/expr_1 -0.380855 -0.862880 0.164873 -1.303650 -2.121888 -2.052032 -1.167629 -1.749618 0.824446 3.763275 -2.066521 0.777696 1.418957 -0.430924 1.259039 1.983356 2.382129 -0.003409 0.897817 0.305881
wb_dma_ch_rf/wire_ch_am0_we 0.550946 -0.282356 0.597465 -1.913753 2.291432 -0.538392 -1.992765 -0.562422 0.312877 0.036789 0.552123 -1.850352 0.984370 -0.066463 1.380209 1.677141 -1.467585 1.014060 -0.838669 -1.031225
wb_dma_ch_rf/always_25 0.011611 1.710014 -0.652256 0.581867 -1.884640 -0.676807 1.885108 0.665381 0.910991 -2.537182 -1.252796 1.601573 -1.783457 1.285565 -0.441026 -0.689861 2.220837 2.263999 -1.129151 -0.178309
wb_dma/wire_dma_rest 0.260415 -2.528328 -0.278014 0.090951 1.392637 -0.401221 -1.334655 0.727590 -1.055574 -1.475306 -0.076273 0.939133 -1.439539 1.090607 -1.104568 -0.024179 -0.778436 -0.219600 -2.371182 0.394789
wb_dma_wb_mast/input_mast_adr -0.987421 1.161309 1.611495 1.025136 -1.998507 0.726099 1.908387 -0.885926 -1.090960 1.021976 0.284411 -3.635851 1.569631 -0.518553 -0.620902 -0.545441 -0.404525 0.559280 -0.415806 -0.090243
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.843921 -2.613854 -1.737744 0.564404 1.077082 -0.360187 1.408251 -0.524991 -0.715705 0.753211 -1.527835 1.775360 -0.300015 -0.707318 1.180587 -2.834106 1.927633 -0.998957 -0.745306 -1.106521
wb_dma_ch_sel/always_44/case_1 -4.851614 -1.647687 3.117057 1.157170 1.839592 -1.258328 0.249993 2.091276 1.209255 2.091096 -0.187363 2.254442 0.753635 0.189073 0.103472 -2.932570 6.179523 -0.706564 -3.778230 2.504180
wb_dma/wire_ch0_am0 0.541092 -0.319029 0.588152 -1.923346 2.329477 -0.549987 -1.966036 -0.563402 0.355178 0.028129 0.591583 -1.875045 1.008653 -0.111703 1.440792 1.726741 -1.473606 1.116447 -0.861232 -1.010322
wb_dma/wire_ch0_am1 0.827563 0.674473 -0.776752 0.466693 -0.626355 -0.760509 2.066104 -0.170938 2.597049 -1.106283 -0.419992 1.032264 -0.479345 0.080052 0.403906 0.476461 1.297410 2.624991 0.698673 -0.219016
wb_dma_ch_rf/always_19/if_1 0.551132 1.757165 -1.052520 -1.695104 -0.467278 0.417231 -2.635038 -0.075730 -1.416403 -1.779285 1.490421 0.779776 -1.395669 0.997596 -0.824545 1.326070 1.127820 0.585005 0.166449 0.326304
wb_dma_ch_rf/always_20/if_1/block_1/if_1 -3.146515 -0.580403 3.218775 -0.847505 3.498974 -1.548064 -2.114492 0.956209 0.897632 -0.481727 0.998659 0.705321 0.012332 0.583869 0.953478 -0.863034 5.439736 1.684002 -4.583365 2.514889
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 -0.463399 -2.832099 0.669233 0.340589 3.213130 2.164642 -5.201527 -3.946736 1.079431 2.063586 -2.459580 -0.542790 1.789453 0.305650 -0.345651 3.035187 -0.728337 1.213355 -2.953526 1.879058
wb_dma_de/always_18/stmt_1/expr_1/expr_1 -1.540776 -0.419644 -2.264600 1.790786 1.244678 2.385096 -0.443531 -1.194373 -0.529589 0.949547 -1.158354 -1.172022 1.741837 1.770671 0.050395 2.682565 2.212632 -2.606545 -0.211284 -1.166343
wb_dma_de/always_3/if_1 -0.801707 1.091622 -0.392100 2.131433 -2.873728 1.598441 4.208886 -2.428068 0.724622 -0.527687 1.045702 -2.245193 0.963777 -1.075401 -2.348332 -0.948396 1.032013 3.468299 0.958336 -0.082230
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 0.574999 1.870391 1.331586 -0.634694 0.242191 -0.094099 0.161469 -0.617580 -0.456063 -2.250295 -0.309665 -0.350029 -1.769612 1.031098 -1.418577 -1.952287 -1.457747 -1.016332 0.491376 0.716386
wb_dma_ch_rf/assign_16_ch_adr1_we -2.492023 -0.115010 -0.936847 1.023311 -2.308269 2.503963 0.607113 -1.935228 -1.111454 0.710171 0.767257 -0.735800 0.951027 -0.339464 -3.715062 -1.312195 0.597472 0.168652 1.383617 -0.045108
wb_dma_wb_if/wire_wbm_data_o -0.906981 0.864225 3.549145 0.332198 0.202595 0.282035 -0.289922 0.205286 -2.182369 -2.269444 5.399589 -4.302790 0.475543 0.157431 -2.182675 -0.218225 0.478275 0.529991 0.858772 3.092416
wb_dma_ch_pri_enc/wire_pri_out_tmp 1.744228 -0.953299 -0.554030 0.475170 1.153656 -0.790753 1.771180 -1.359212 0.512522 -0.895319 -2.349077 1.567822 -1.604834 -0.083870 0.445629 -2.371133 -1.557087 -1.445353 0.402927 -0.143541
wb_dma_ch_sel/always_2/stmt_1/expr_1 2.429686 -2.028716 -0.520289 -1.190078 -1.053893 -1.870738 1.316681 -3.962790 0.431590 2.229786 -0.793201 -1.369689 1.243548 -3.022088 2.211306 1.204603 -0.639062 1.924512 2.111871 -0.139988
wb_dma_ch_sel/always_48/case_1/stmt_1 -2.018838 -3.861676 0.053523 4.107173 -0.819798 -0.449719 6.160129 -2.127071 -1.023605 1.463538 -0.696183 -2.077826 1.907528 -1.992746 -0.426543 -1.754199 3.610107 1.693767 -4.050716 0.202283
wb_dma_ch_sel/always_48/case_1/stmt_2 0.541483 1.806445 1.342777 -0.631734 0.254962 -0.090053 0.147520 -0.622453 -0.426102 -2.207023 -0.296026 -0.376878 -1.697181 1.037434 -1.362596 -1.912676 -1.422524 -1.019520 0.465022 0.723092
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond 1.272250 -2.398541 -2.447260 -0.102781 0.058613 -0.591248 1.612555 -1.207568 0.151765 0.123294 -0.229774 0.324066 0.086823 -1.223108 1.074768 0.023063 -0.233536 0.702529 1.560858 -1.386923
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond 0.571967 1.729968 1.250664 -0.571387 0.278607 -0.108149 0.212145 -0.617940 -0.300182 -2.087982 -0.368822 -0.336992 -1.641921 0.949951 -1.226569 -1.857409 -1.466856 -0.987931 0.536227 0.630064
wb_dma_ch_pri_enc/wire_pri18_out 1.717253 -0.941812 -0.501514 0.444787 1.110241 -0.763745 1.738599 -1.414918 0.460602 -0.987507 -2.275078 1.461858 -1.641825 -0.076442 0.386423 -2.328842 -1.525522 -1.394674 0.431721 -0.137669
wb_dma_de/assign_6_adr0_cnt_next 1.355070 1.268461 0.028845 -0.659062 -0.004186 -0.092894 -0.870182 -0.338810 0.277794 -2.610748 1.019720 0.243018 -1.538390 0.304546 -0.113143 0.691888 0.403431 2.201496 0.148689 1.240797
wb_dma_ch_rf/reg_ch_err 1.326593 -1.593229 2.211113 -0.541234 0.641615 -3.418734 1.459886 -1.828018 2.376777 2.177388 -3.268628 0.538873 0.152680 -0.962228 2.224049 -0.981119 -0.616397 -1.000711 0.765467 0.954478
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 1.247867 -2.339837 -2.424837 -0.072035 0.073604 -0.563362 1.580159 -1.172952 0.156034 0.081837 -0.232907 0.339127 0.049562 -1.198596 1.045967 0.003647 -0.249320 0.690816 1.549700 -1.410448
wb_dma_wb_slv/input_wb_addr_i -2.068382 4.430627 4.939711 1.380489 -1.598607 1.030733 -2.891067 0.485274 -3.312192 -1.492115 0.191752 -0.257876 -1.812107 1.368971 -3.508628 -0.357220 0.972166 -1.692545 -5.264192 4.861796
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.528195 1.870104 1.358152 -0.612416 0.257581 -0.078464 0.166326 -0.627579 -0.424641 -2.228633 -0.301472 -0.398118 -1.691618 1.071411 -1.402048 -1.896305 -1.415383 -0.986742 0.432119 0.724315
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.549033 1.752731 1.309378 -0.609967 0.273503 -0.135234 0.221689 -0.598209 -0.358979 -2.116321 -0.352530 -0.365492 -1.666499 0.972717 -1.274194 -1.911965 -1.448129 -0.971819 0.474381 0.657532
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.490637 1.887083 1.361821 -0.619823 0.277315 -0.089067 0.123273 -0.633821 -0.451240 -2.178503 -0.263615 -0.412135 -1.698836 1.071050 -1.394461 -1.895993 -1.368106 -1.010286 0.407254 0.732276
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 3.628543 0.612268 -2.358319 0.069942 -0.762421 0.142679 -0.358158 -2.470124 -2.144540 1.279405 -0.717945 -0.148282 0.513572 -2.098822 2.989301 3.299971 -0.110672 0.039427 -0.546077 -0.306728
