set a(0-2084) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(14,32) QUANTITY 1 NAME p:io_read(p:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-2073 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-24 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-2633 {}}} SUCCS {{66 0 0 0-2087 {}} {258 0 0 0-2074 {}} {256 0 0 0-2633 {}}} CYCLES {}}
set a(0-2085) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(15,32) QUANTITY 1 NAME r:io_read(r:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-2073 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-25 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-2630 {}}} SUCCS {{66 0 0 0-2087 {}} {130 0 0 0-2074 {}} {256 0 0 0-2630 {}}} CYCLES {}}
set a(0-2086) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-2073 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-26 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{130 0 0 0-2074 {}}} CYCLES {}}
set a(0-2087) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_in_wait(12) QUANTITY 1 NAME io_read(run) TYPE {SYNC IN} DELAY {0.00 ns} PAR 0-2073 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-27 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{66 0 0 0-2085 {}} {66 0 0 0-2084 {}}} SUCCS {{66 0 0 0-2624 {}} {66 0 0 0-2627 {}} {66 0 0 0-2630 {}} {66 0 0 0-2633 {}} {66 0 0 0-2636 {}}} CYCLES {}}
set a(0-2088) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-2073 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-28 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{259 0 0 0-2089 {}} {130 0 0 0-2074 {}}} CYCLES {}}
set a(0-2089) {AREA_SCORE {} NAME sel TYPE SELECT PAR 0-2073 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-29 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{259 0 0 0-2088 {}}} SUCCS {{131 0 0 0-2090 {}} {130 0 0 0-2074 {}} {130 0 0 0-2620 {}} {130 0 0 0-2621 {}} {146 0 0 0-2622 {}}} CYCLES {}}
set a(0-2090) {AREA_SCORE {} NAME STAGE_LOOP:i:asn(STAGE_LOOP:i(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2073 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-30 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-2089 {}} {772 0 0 0-2074 {}}} SUCCS {{259 0 0 0-2074 {}}} CYCLES {}}
set a(0-2091) {AREA_SCORE {} NAME STAGE_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-2074 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-31 LOC {0 1.0 1 0.9312499999999999 1 0.9312499999999999 1 0.9312499999999999 1 0.9312499999999999} PREDS {{774 0 0 0-2619 {}}} SUCCS {{259 0 0 0-2092 {}} {130 0 0 0-2075 {}} {256 0 0 0-2619 {}}} CYCLES {}}
set a(0-2092) {AREA_SCORE 9.60 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,11) QUANTITY 1 NAME STAGE_LOOP:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-2074 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-32 LOC {1 0.0 1 0.9312499999999999 1 0.9312499999999999 1 0.9999998749999999 1 0.9999998749999999} PREDS {{259 0 0 0-2091 {}}} SUCCS {{258 0 0 0-2075 {}}} CYCLES {}}
set a(0-2093) {AREA_SCORE {} NAME COMP_LOOP:k:asn(COMP_LOOP:k(10:3)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2074 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-33 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-2075 {}}} SUCCS {{258 0 0 0-2075 {}}} CYCLES {}}
set a(0-2094) {AREA_SCORE {} NAME COMP_LOOP:asn(exit:COMP_LOOP.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2074 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-34 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-2075 {}}} SUCCS {{259 0 0 0-2075 {}}} CYCLES {}}
set a(0-2095) {AREA_SCORE {} NAME COMP_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-35 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{774 0 0 0-2610 {}}} SUCCS {{259 0 0 0-2096 {}} {256 0 0 0-2610 {}}} CYCLES {}}
set a(0-2096) {AREA_SCORE {} NAME COMP_LOOP-1:break(COMP_LOOP) TYPE TERMINATE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-36 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-2095 {}}} SUCCS {{128 0 0 0-2108 {}} {64 0 0 0-2076 {}}} CYCLES {}}
set a(0-2097) {AREA_SCORE {} NAME STAGE_LOOP:i:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-37 LOC {0 1.0 1 0.09905939999999999 1 0.09905939999999999 1 0.09905939999999999 1 0.09905939999999999} PREDS {} SUCCS {{259 0 0 0-2098 {}} {130 0 0 0-2076 {}}} CYCLES {}}
set a(0-2098) {AREA_SCORE {} NAME COMP_LOOP-1:STAGE_LOOP:i:not#1 TYPE NOT PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-38 LOC {0 1.0 1 0.09905939999999999 1 0.09905939999999999 1 0.09905939999999999} PREDS {{259 0 0 0-2097 {}}} SUCCS {{259 0 0 0-2099 {}} {130 0 0 0-2076 {}}} CYCLES {}}
set a(0-2099) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,4,0,4) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:acc TYPE ACCU DELAY {0.95 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-39 LOC {1 0.0 1 0.09905939999999999 1 0.09905939999999999 1 0.21718427499999998 1 0.21718427499999998} PREDS {{259 0 0 0-2098 {}}} SUCCS {{259 0 0 0-2100 {}} {130 0 0 0-2076 {}} {258 0 0 0-2165 {}}} CYCLES {}}
set a(0-2100) {AREA_SCORE 8.74 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,10) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-40 LOC {1 0.118125 1 0.2171844 1 0.2171844 1 0.285934275 1 0.285934275} PREDS {{259 0 0 0-2099 {}}} SUCCS {{258 0 0 0-2103 {}} {130 0 0 0-2076 {}}} CYCLES {}}
set a(0-2101) {AREA_SCORE {} NAME COMP_LOOP:k:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-41 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.2859344} PREDS {{774 0 0 0-2602 {}}} SUCCS {{259 0 0 0-2102 {}} {130 0 0 0-2076 {}} {256 0 0 0-2602 {}}} CYCLES {}}
set a(0-2102) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0) TYPE READSLICE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-42 LOC {0 1.0 1 0.0 1 0.0 1 0.2859344} PREDS {{259 0 0 0-2101 {}}} SUCCS {{259 0 0 0-2103 {}} {130 0 0 0-2076 {}}} CYCLES {}}
set a(0-2103) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(8,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-43 LOC {1 0.18687499999999999 1 0.2859344 1 0.2859344 1 0.7499998775 1 0.7499998775} PREDS {{259 0 0 0-2102 {}} {258 0 0 0-2100 {}}} SUCCS {{259 0 0 0-2104 {}} {258 0 0 0-2106 {}} {130 0 0 0-2076 {}}} CYCLES {}}
set a(0-2104) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc TYPE CONCATENATE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-44 LOC {1 0.6509406 1 0.75 1 0.75 1 0.75} PREDS {{259 0 0 0-2103 {}}} SUCCS {{259 0 1.500 0-2105 {}} {130 0 0 0-2076 {}}} CYCLES {}}
set a(0-2105) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-45 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 1.500 0-2104 {}}} SUCCS {{258 0 0 0-2076 {}}} CYCLES {}}
set a(0-2106) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc TYPE CONCATENATE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-46 LOC {1 0.6509406 1 0.75 1 0.75 1 0.75} PREDS {{258 0 0 0-2103 {}}} SUCCS {{259 0 1.500 0-2107 {}} {130 0 0 0-2076 {}}} CYCLES {}}
set a(0-2107) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-47 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 1.500 0-2106 {}}} SUCCS {{258 0 0 0-2076 {}}} CYCLES {}}
set a(0-2108) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:asn(VEC_LOOP:j)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-48 LOC {0 1.0 2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{128 0 0 0-2096 {}} {772 0 0 0-2076 {}}} SUCCS {{259 0 0 0-2076 {}}} CYCLES {}}
set a(0-2109) {AREA_SCORE {} NAME VEC_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-2076 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-49 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52875005} PREDS {{774 0 0 0-2154 {}}} SUCCS {{259 0 0 0-2110 {}} {130 0 0 0-2153 {}} {256 0 0 0-2154 {}}} CYCLES {}}
set a(0-2110) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j#1)(11-3) TYPE READSLICE PAR 0-2076 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-50 LOC {0 1.0 1 0.0 1 0.0 1 0.52875005} PREDS {{259 0 0 0-2109 {}}} SUCCS {{258 0 0 0-2112 {}} {130 0 0 0-2153 {}}} CYCLES {}}
set a(0-2111) {AREA_SCORE {} NAME VEC_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2076 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-51 LOC {0 1.0 1 0.52875005 1 0.52875005 1 0.52875005 1 0.52875005} PREDS {} SUCCS {{259 0 0 0-2112 {}} {130 0 0 0-2153 {}}} CYCLES {}}
set a(0-2112) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,8,0,9) QUANTITY 1 NAME VEC_LOOP:acc TYPE ACCU DELAY {1.02 ns} PAR 0-2076 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-52 LOC {1 0.0 1 0.52875005 1 0.52875005 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-2111 {}} {258 0 0 0-2110 {}}} SUCCS {{258 0 0 0-2115 {}} {258 0 0 0-2132 {}} {130 0 0 0-2153 {}}} CYCLES {}}
set a(0-2113) {AREA_SCORE {} NAME VEC_LOOP:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2076 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-53 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.6562500499999999} PREDS {{774 0 0 0-2154 {}}} SUCCS {{259 0 0 0-2114 {}} {130 0 0 0-2153 {}} {256 0 0 0-2154 {}}} CYCLES {}}
set a(0-2114) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j#1)(2-0)#1 TYPE READSLICE PAR 0-2076 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-54 LOC {0 1.0 1 0.0 1 0.0 1 0.6562500499999999} PREDS {{259 0 0 0-2113 {}}} SUCCS {{259 0 0 0-2115 {}} {130 0 0 0-2153 {}}} CYCLES {}}
set a(0-2115) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-2076 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-55 LOC {1 0.1275 1 0.6562500499999999 1 0.6562500499999999 1 0.6562500499999999} PREDS {{259 0 0 0-2114 {}} {258 0 0 0-2112 {}}} SUCCS {{259 0 2.250 0-2116 {}} {130 0 0 0-2153 {}}} CYCLES {}}
set a(0-2116) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2076 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-56 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-2115 {}} {774 0 2.250 0-2146 {}} {774 0 2.250 0-2133 {}}} SUCCS {{258 0 0 0-2125 {}} {256 0 0 0-2133 {}} {258 0 0 0-2135 {}} {256 0 0 0-2146 {}} {130 0 0 0-2153 {}}} CYCLES {}}
set a(0-2117) {AREA_SCORE {} NAME VEC_LOOP:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2076 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-57 LOC {0 1.0 1 0.39187505 1 0.39187505 1 0.39187505 1 0.39187505} PREDS {} SUCCS {{259 0 0 0-2118 {}} {130 0 0 0-2153 {}}} CYCLES {}}
set a(0-2118) {AREA_SCORE {} NAME VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-2076 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-58 LOC {0 1.0 1 0.39187505 1 0.39187505 1 0.39187505} PREDS {{259 0 0 0-2117 {}}} SUCCS {{258 0 0 0-2120 {}} {130 0 0 0-2153 {}}} CYCLES {}}
set a(0-2119) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-2076 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-59 LOC {0 1.0 1 0.39187505 1 0.39187505 1 0.39187505} PREDS {} SUCCS {{259 0 0 0-2120 {}} {130 0 0 0-2153 {}}} CYCLES {}}
set a(0-2120) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 5 NAME VEC_LOOP:acc#14 TYPE ACCU DELAY {1.05 ns} PAR 0-2076 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-60 LOC {1 0.0 1 0.39187505 1 0.39187505 1 0.5231249250000001 1 0.5231249250000001} PREDS {{259 0 0 0-2119 {}} {258 0 0 0-2118 {}}} SUCCS {{258 0 0 0-2123 {}} {130 0 0 0-2153 {}}} CYCLES {}}
set a(0-2121) {AREA_SCORE {} NAME VEC_LOOP:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2076 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-61 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52312505} PREDS {{774 0 0 0-2154 {}}} SUCCS {{259 0 0 0-2122 {}} {130 0 0 0-2153 {}} {256 0 0 0-2154 {}}} CYCLES {}}
set a(0-2122) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:j)(11-0)#5 TYPE READSLICE PAR 0-2076 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-62 LOC {0 1.0 1 0.0 1 0.0 1 0.52312505} PREDS {{259 0 0 0-2121 {}}} SUCCS {{259 0 0 0-2123 {}} {130 0 0 0-2153 {}}} CYCLES {}}
set a(0-2123) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,11,0,12) QUANTITY 2 NAME COMP_LOOP-1:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-2076 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-63 LOC {1 0.13125 1 0.52312505 1 0.52312505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-2122 {}} {258 0 0 0-2120 {}}} SUCCS {{259 0 2.250 0-2124 {}} {258 0 2.250 0-2146 {}} {130 0 0 0-2153 {}}} CYCLES {}}
set a(0-2124) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2076 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-64 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-2123 {}} {774 0 2.250 0-2146 {}} {774 0 2.250 0-2133 {}}} SUCCS {{259 0 0 0-2125 {}} {256 0 0 0-2133 {}} {258 0 0 0-2134 {}} {256 0 0 0-2146 {}} {130 0 0 0-2153 {}}} CYCLES {}}
set a(0-2125) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-1:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-2076 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-65 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-2124 {}} {258 0 0 0-2116 {}}} SUCCS {{259 0 0 0-2126 {}} {130 0 0 0-2153 {}}} CYCLES {}}
set a(0-2126) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.base TYPE {C-CORE PORT} PAR 0-2076 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-66 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-2125 {}} {128 0 0 0-2128 {}}} SUCCS {{258 0 0 0-2128 {}} {130 0 0 0-2153 {}}} CYCLES {}}
set a(0-2127) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.m TYPE {C-CORE PORT} PAR 0-2076 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-67 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-2128 {}}} SUCCS {{259 0 0 0-2128 {}} {130 0 0 0-2153 {}}} CYCLES {}}
set a(0-2128) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-1:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-2076 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-68 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-2127 {}} {258 0 0 0-2126 {}}} SUCCS {{128 0 0 0-2126 {}} {128 0 0 0-2127 {}} {259 0 0 0-2129 {}}} CYCLES {}}
set a(0-2129) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.return TYPE {C-CORE PORT} PAR 0-2076 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-69 LOC {3 0.04 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-2128 {}}} SUCCS {{258 0 2.250 0-2133 {}} {130 0 0 0-2153 {}}} CYCLES {}}
set a(0-2130) {AREA_SCORE {} NAME VEC_LOOP:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2076 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-70 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.6562500499999999} PREDS {{774 0 0 0-2154 {}}} SUCCS {{259 0 0 0-2131 {}} {130 0 0 0-2153 {}} {256 0 0 0-2154 {}}} CYCLES {}}
set a(0-2131) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j#1)(2-0) TYPE READSLICE PAR 0-2076 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-71 LOC {0 1.0 1 0.0 1 0.0 5 0.6562500499999999} PREDS {{259 0 0 0-2130 {}}} SUCCS {{259 0 0 0-2132 {}} {130 0 0 0-2153 {}}} CYCLES {}}
set a(0-2132) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-2076 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-72 LOC {1 0.1275 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-2131 {}} {258 0 0 0-2112 {}}} SUCCS {{259 0 2.250 0-2133 {}} {130 0 0 0-2153 {}}} CYCLES {}}
set a(0-2133) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2076 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-73 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-2133 {}} {259 0 2.250 0-2132 {}} {258 0 2.250 0-2129 {}} {256 0 0 0-2124 {}} {256 0 0 0-2116 {}} {774 0 0 0-2146 {}}} SUCCS {{774 0 2.250 0-2116 {}} {774 0 2.250 0-2124 {}} {774 0 0 0-2133 {}} {258 0 0 0-2146 {}} {130 0 0 0-2153 {}}} CYCLES {}}
set a(0-2134) {AREA_SCORE {} NAME COMP_LOOP-1:factor2:not TYPE NOT PAR 0-2076 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-74 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-2124 {}}} SUCCS {{259 0 0 0-2135 {}} {130 0 0 0-2153 {}}} CYCLES {}}
set a(0-2135) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-1:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-2076 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-75 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-2134 {}} {258 0 0 0-2116 {}}} SUCCS {{259 0 0 0-2136 {}} {130 0 0 0-2153 {}}} CYCLES {}}
set a(0-2136) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.base TYPE {C-CORE PORT} PAR 0-2076 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-76 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-2135 {}} {128 0 0 0-2138 {}}} SUCCS {{258 0 0 0-2138 {}} {130 0 0 0-2153 {}}} CYCLES {}}
set a(0-2137) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.m TYPE {C-CORE PORT} PAR 0-2076 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-77 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-2138 {}}} SUCCS {{259 0 0 0-2138 {}} {130 0 0 0-2153 {}}} CYCLES {}}
set a(0-2138) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-1:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-2076 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-78 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-2137 {}} {258 0 0 0-2136 {}}} SUCCS {{128 0 0 0-2136 {}} {128 0 0 0-2137 {}} {259 0 0 0-2139 {}}} CYCLES {}}
set a(0-2139) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.return TYPE {C-CORE PORT} PAR 0-2076 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-79 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-2138 {}}} SUCCS {{259 0 0 0-2140 {}} {130 0 0 0-2153 {}}} CYCLES {}}
set a(0-2140) {AREA_SCORE {} NAME COMP_LOOP-1:mult.x TYPE {C-CORE PORT} PAR 0-2076 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-80 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-2139 {}} {128 0 0 0-2144 {}}} SUCCS {{258 0 0 0-2144 {}} {130 0 0 0-2153 {}}} CYCLES {}}
set a(0-2141) {AREA_SCORE {} NAME COMP_LOOP-1:mult.y TYPE {C-CORE PORT} PAR 0-2076 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-81 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-2144 {}}} SUCCS {{258 0 0 0-2144 {}} {130 0 0 0-2153 {}}} CYCLES {}}
set a(0-2142) {AREA_SCORE {} NAME COMP_LOOP-1:mult.y_ TYPE {C-CORE PORT} PAR 0-2076 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-82 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-2144 {}}} SUCCS {{258 0 0 0-2144 {}} {130 0 0 0-2153 {}}} CYCLES {}}
set a(0-2143) {AREA_SCORE {} NAME COMP_LOOP-1:mult.p TYPE {C-CORE PORT} PAR 0-2076 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-83 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-2144 {}}} SUCCS {{259 0 0 0-2144 {}} {130 0 0 0-2153 {}}} CYCLES {}}
set a(0-2144) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-1:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-2076 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-84 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-2143 {}} {258 0 0 0-2142 {}} {258 0 0 0-2141 {}} {258 0 0 0-2140 {}}} SUCCS {{128 0 0 0-2140 {}} {128 0 0 0-2141 {}} {128 0 0 0-2142 {}} {128 0 0 0-2143 {}} {259 0 0 0-2145 {}}} CYCLES {}}
set a(0-2145) {AREA_SCORE {} NAME COMP_LOOP-1:mult.return TYPE {C-CORE PORT} PAR 0-2076 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-85 LOC {6 0.04 6 0.6562500499999999 6 0.6562500499999999 6 0.6562500499999999} PREDS {{259 0 0 0-2144 {}}} SUCCS {{259 0 2.250 0-2146 {}} {130 0 0 0-2153 {}}} CYCLES {}}
set a(0-2146) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2076 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-86 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-2146 {}} {259 0 2.250 0-2145 {}} {258 0 0 0-2133 {}} {256 0 0 0-2124 {}} {258 0 2.250 0-2123 {}} {256 0 0 0-2116 {}}} SUCCS {{774 0 2.250 0-2116 {}} {774 0 2.250 0-2124 {}} {774 0 0 0-2133 {}} {774 0 0 0-2146 {}} {130 0 0 0-2153 {}}} CYCLES {}}
set a(0-2147) {AREA_SCORE {} NAME VEC_LOOP:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2076 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-87 LOC {0 1.0 1 0.6812500499999999 1 0.6812500499999999 1 0.6812500499999999 7 0.6812500499999999} PREDS {{774 0 0 0-2154 {}}} SUCCS {{259 0 0 0-2148 {}} {130 0 0 0-2153 {}} {256 0 0 0-2154 {}}} CYCLES {}}
set a(0-2148) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-1:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.36 ns} PAR 0-2076 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-88 LOC {1 0.0 1 0.6812500499999999 1 0.6812500499999999 1 0.851874925 7 0.851874925} PREDS {{259 0 0 0-2147 {}}} SUCCS {{259 0 0 0-2149 {}} {130 0 0 0-2153 {}} {258 0 0 0-2154 {}}} CYCLES {}}
set a(0-2149) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:j)(31-12) TYPE READSLICE PAR 0-2076 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-89 LOC {1 0.170625 1 0.85187505 1 0.85187505 7 0.85187505} PREDS {{259 0 0 0-2148 {}}} SUCCS {{259 0 0 0-2150 {}} {130 0 0 0-2153 {}}} CYCLES {}}
set a(0-2150) {AREA_SCORE 20.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(20,0,1,1,21) QUANTITY 1 NAME COMP_LOOP-1:VEC_LOOP:acc TYPE ACCU DELAY {1.18 ns} PAR 0-2076 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-90 LOC {1 0.170625 1 0.85187505 1 0.85187505 1 0.999999925 7 0.999999925} PREDS {{259 0 0 0-2149 {}}} SUCCS {{259 0 0 0-2151 {}} {130 0 0 0-2153 {}}} CYCLES {}}
set a(0-2151) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:acc)(20) TYPE READSLICE PAR 0-2076 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-91 LOC {1 0.31874995 1 1.0 1 1.0 7 1.0} PREDS {{259 0 0 0-2150 {}}} SUCCS {{259 0 0 0-2152 {}} {130 0 0 0-2153 {}}} CYCLES {}}
set a(0-2152) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:not TYPE NOT PAR 0-2076 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-92 LOC {1 0.31874995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-2151 {}}} SUCCS {{259 0 0 0-2153 {}}} CYCLES {}}
set a(0-2153) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-2076 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-93 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-2152 {}} {130 0 0 0-2151 {}} {130 0 0 0-2150 {}} {130 0 0 0-2149 {}} {130 0 0 0-2148 {}} {130 0 0 0-2147 {}} {130 0 0 0-2146 {}} {130 0 0 0-2145 {}} {130 0 0 0-2143 {}} {130 0 0 0-2142 {}} {130 0 0 0-2141 {}} {130 0 0 0-2140 {}} {130 0 0 0-2139 {}} {130 0 0 0-2137 {}} {130 0 0 0-2136 {}} {130 0 0 0-2135 {}} {130 0 0 0-2134 {}} {130 0 0 0-2133 {}} {130 0 0 0-2132 {}} {130 0 0 0-2131 {}} {130 0 0 0-2130 {}} {130 0 0 0-2129 {}} {130 0 0 0-2127 {}} {130 0 0 0-2126 {}} {130 0 0 0-2125 {}} {130 0 0 0-2124 {}} {130 0 0 0-2123 {}} {130 0 0 0-2122 {}} {130 0 0 0-2121 {}} {130 0 0 0-2120 {}} {130 0 0 0-2119 {}} {130 0 0 0-2118 {}} {130 0 0 0-2117 {}} {130 0 0 0-2116 {}} {130 0 0 0-2115 {}} {130 0 0 0-2114 {}} {130 0 0 0-2113 {}} {130 0 0 0-2112 {}} {130 0 0 0-2111 {}} {130 0 0 0-2110 {}} {130 0 0 0-2109 {}}} SUCCS {{129 0 0 0-2154 {}}} CYCLES {}}
set a(0-2154) {AREA_SCORE {} NAME asn(VEC_LOOP:j#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2076 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-2154 {}} {129 0 0 0-2153 {}} {258 0 0 0-2148 {}} {256 0 0 0-2147 {}} {256 0 0 0-2130 {}} {256 0 0 0-2121 {}} {256 0 0 0-2113 {}} {256 0 0 0-2109 {}}} SUCCS {{774 0 0 0-2109 {}} {774 0 0 0-2113 {}} {774 0 0 0-2121 {}} {774 0 0 0-2130 {}} {774 0 0 0-2147 {}} {772 0 0 0-2154 {}}} CYCLES {}}
set a(0-2076) {CHI {0-2109 0-2110 0-2111 0-2112 0-2113 0-2114 0-2115 0-2116 0-2117 0-2118 0-2119 0-2120 0-2121 0-2122 0-2123 0-2124 0-2125 0-2126 0-2127 0-2128 0-2129 0-2130 0-2131 0-2132 0-2133 0-2134 0-2135 0-2136 0-2137 0-2138 0-2139 0-2140 0-2141 0-2142 0-2143 0-2144 0-2145 0-2146 0-2147 0-2148 0-2149 0-2150 0-2151 0-2152 0-2153 0-2154} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {9030 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 9030 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 9030 NAME COMP_LOOP-1:VEC_LOOP TYPE LOOP DELAY {90310.00 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-94 LOC {2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2108 {}} {258 0 0 0-2107 {}} {130 0 0 0-2106 {}} {258 0 0 0-2105 {}} {130 0 0 0-2104 {}} {130 0 0 0-2103 {}} {130 0 0 0-2102 {}} {130 0 0 0-2101 {}} {130 0 0 0-2100 {}} {130 0 0 0-2099 {}} {130 0 0 0-2098 {}} {130 0 0 0-2097 {}} {64 0 0 0-2096 {}} {774 0 0 0-2602 {}}} SUCCS {{772 0 0 0-2108 {}} {131 0 0 0-2155 {}} {130 0 0 0-2156 {}} {130 0 0 0-2157 {}} {130 0 0 0-2158 {}} {130 0 0 0-2159 {}} {130 0 0 0-2160 {}} {130 0 0 0-2161 {}} {130 0 0 0-2162 {}} {130 0 0 0-2163 {}} {130 0 0 0-2164 {}} {64 0 0 0-2077 {}} {256 0 0 0-2602 {}}} CYCLES {}}
set a(0-2155) {AREA_SCORE {} NAME COMP_LOOP-2:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-95 LOC {2 1.0 3 0.8687499999999999 3 0.8687499999999999 3 0.8687499999999999} PREDS {{131 0 0 0-2076 {}}} SUCCS {{259 0 0 0-2156 {}} {130 0 0 0-2164 {}}} CYCLES {}}
set a(0-2156) {AREA_SCORE {} NAME COMP_LOOP-2:not#3 TYPE NOT PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-96 LOC {2 1.0 3 0.8687499999999999 3 0.8687499999999999 3 0.8687499999999999} PREDS {{259 0 0 0-2155 {}} {130 0 0 0-2076 {}}} SUCCS {{259 0 0 0-2157 {}} {130 0 0 0-2164 {}}} CYCLES {}}
set a(0-2157) {AREA_SCORE {} NAME COMP_LOOP-2:COMP_LOOP:conc TYPE CONCATENATE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-97 LOC {2 1.0 3 0.8687499999999999 3 0.8687499999999999 3 0.8687499999999999} PREDS {{259 0 0 0-2156 {}} {130 0 0 0-2076 {}}} SUCCS {{258 0 0 0-2161 {}} {130 0 0 0-2164 {}}} CYCLES {}}
set a(0-2158) {AREA_SCORE {} NAME COMP_LOOP:k:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-98 LOC {2 1.0 3 0.0 3 0.0 3 0.0 3 0.8687499999999999} PREDS {{130 0 0 0-2076 {}} {774 0 0 0-2602 {}}} SUCCS {{259 0 0 0-2159 {}} {130 0 0 0-2164 {}} {256 0 0 0-2602 {}}} CYCLES {}}
set a(0-2159) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#2 TYPE READSLICE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-99 LOC {2 1.0 3 0.0 3 0.0 3 0.8687499999999999} PREDS {{259 0 0 0-2158 {}} {130 0 0 0-2076 {}}} SUCCS {{259 0 0 0-2160 {}} {130 0 0 0-2164 {}}} CYCLES {}}
set a(0-2160) {AREA_SCORE {} NAME COMP_LOOP:conc#3 TYPE CONCATENATE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-100 LOC {2 1.0 3 0.8687499999999999 3 0.8687499999999999 3 0.8687499999999999} PREDS {{259 0 0 0-2159 {}} {130 0 0 0-2076 {}}} SUCCS {{259 0 0 0-2161 {}} {130 0 0 0-2164 {}}} CYCLES {}}
set a(0-2161) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 5 NAME COMP_LOOP-2:acc TYPE ACCU DELAY {1.05 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-101 LOC {3 0.0 3 0.8687499999999999 3 0.8687499999999999 3 0.9999998749999999 3 0.9999998749999999} PREDS {{259 0 0 0-2160 {}} {258 0 0 0-2157 {}} {130 0 0 0-2076 {}}} SUCCS {{259 0 0 0-2162 {}} {130 0 0 0-2164 {}}} CYCLES {}}
set a(0-2162) {AREA_SCORE {} NAME COMP_LOOP-2:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-102 LOC {3 0.13125 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-2161 {}} {130 0 0 0-2076 {}}} SUCCS {{259 0 0 0-2163 {}} {130 0 0 0-2164 {}}} CYCLES {}}
set a(0-2163) {AREA_SCORE {} NAME COMP_LOOP-2:not TYPE NOT PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-103 LOC {3 0.13125 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-2162 {}} {130 0 0 0-2076 {}}} SUCCS {{259 0 0 0-2164 {}}} CYCLES {}}
set a(0-2164) {AREA_SCORE {} NAME COMP_LOOP-2:break(COMP_LOOP) TYPE TERMINATE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-104 LOC {3 0.13125 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-2163 {}} {130 0 0 0-2162 {}} {130 0 0 0-2161 {}} {130 0 0 0-2160 {}} {130 0 0 0-2159 {}} {130 0 0 0-2158 {}} {130 0 0 0-2157 {}} {130 0 0 0-2156 {}} {130 0 0 0-2155 {}} {130 0 0 0-2076 {}}} SUCCS {{128 0 0 0-2172 {}} {64 0 0 0-2077 {}}} CYCLES {}}
set a(0-2165) {AREA_SCORE 8.74 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,10) QUANTITY 1 NAME COMP_LOOP-2:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-105 LOC {1 0.118125 2 0.20753054999999998 2 0.20753054999999998 2 0.276280425 2 0.276280425} PREDS {{258 0 0 0-2099 {}}} SUCCS {{258 0 0 0-2169 {}} {130 0 0 0-2077 {}} {258 0 0 0-2229 {}} {258 0 0 0-2297 {}} {258 0 0 0-2357 {}} {258 0 0 0-2425 {}} {258 0 0 0-2485 {}} {258 0 0 0-2552 {}}} CYCLES {}}
set a(0-2166) {AREA_SCORE {} NAME COMP_LOOP:k:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-106 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.27628055} PREDS {{774 0 0 0-2602 {}}} SUCCS {{259 0 0 0-2167 {}} {130 0 0 0-2077 {}} {256 0 0 0-2602 {}}} CYCLES {}}
set a(0-2167) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#3 TYPE READSLICE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-107 LOC {0 1.0 2 0.0 2 0.0 2 0.27628055} PREDS {{259 0 0 0-2166 {}}} SUCCS {{259 0 0 0-2168 {}} {130 0 0 0-2077 {}}} CYCLES {}}
set a(0-2168) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#3 TYPE CONCATENATE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-108 LOC {0 1.0 2 0.27628055 2 0.27628055 2 0.27628055} PREDS {{259 0 0 0-2167 {}}} SUCCS {{259 0 0 0-2169 {}} {130 0 0 0-2077 {}}} CYCLES {}}
set a(0-2169) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,12) QUANTITY 1 NAME COMP_LOOP-2:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-109 LOC {1 0.18687499999999999 2 0.27628055 2 0.27628055 2 0.7499998775000001 2 0.7499998775000001} PREDS {{259 0 0 0-2168 {}} {258 0 0 0-2165 {}}} SUCCS {{259 0 1.500 0-2170 {}} {258 0 1.500 0-2171 {}} {130 0 0 0-2077 {}}} CYCLES {}}
set a(0-2170) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-110 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 1.500 0-2169 {}}} SUCCS {{258 0 0 0-2077 {}}} CYCLES {}}
set a(0-2171) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-111 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{258 0 1.500 0-2169 {}}} SUCCS {{258 0 0 0-2077 {}}} CYCLES {}}
set a(0-2172) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:asn(VEC_LOOP:j)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-112 LOC {3 0.0 3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{128 0 0 0-2164 {}} {772 0 0 0-2077 {}}} SUCCS {{259 0 0 0-2077 {}}} CYCLES {}}
set a(0-2173) {AREA_SCORE {} NAME VEC_LOOP:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2077 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-113 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52312505} PREDS {{774 0 0 0-2215 {}}} SUCCS {{259 0 0 0-2174 {}} {130 0 0 0-2214 {}} {256 0 0 0-2215 {}}} CYCLES {}}
set a(0-2174) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:slc(VEC_LOOP:j)(11-0) TYPE READSLICE PAR 0-2077 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-114 LOC {0 1.0 1 0.0 1 0.0 1 0.52312505} PREDS {{259 0 0 0-2173 {}}} SUCCS {{258 0 0 0-2178 {}} {130 0 0 0-2214 {}}} CYCLES {}}
set a(0-2175) {AREA_SCORE {} NAME COMP_LOOP:k:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2077 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-115 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52312505} PREDS {} SUCCS {{259 0 0 0-2176 {}} {130 0 0 0-2214 {}}} CYCLES {}}
set a(0-2176) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#4 TYPE READSLICE PAR 0-2077 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-116 LOC {0 1.0 1 0.0 1 0.0 1 0.52312505} PREDS {{259 0 0 0-2175 {}}} SUCCS {{259 0 0 0-2177 {}} {130 0 0 0-2214 {}}} CYCLES {}}
set a(0-2177) {AREA_SCORE {} NAME VEC_LOOP:conc#2 TYPE CONCATENATE PAR 0-2077 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-117 LOC {0 1.0 1 0.52312505 1 0.52312505 1 0.52312505} PREDS {{259 0 0 0-2176 {}}} SUCCS {{259 0 0 0-2178 {}} {130 0 0 0-2214 {}}} CYCLES {}}
set a(0-2178) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,11,0,12) QUANTITY 2 NAME COMP_LOOP-2:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-2077 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-118 LOC {1 0.0 1 0.52312505 1 0.52312505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-2177 {}} {258 0 0 0-2174 {}}} SUCCS {{259 0 2.250 0-2179 {}} {258 0 2.250 0-2194 {}} {130 0 0 0-2214 {}}} CYCLES {}}
set a(0-2179) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2077 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-119 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-2178 {}} {774 0 2.250 0-2207 {}} {774 0 2.250 0-2194 {}}} SUCCS {{258 0 0 0-2189 {}} {256 0 0 0-2194 {}} {258 0 0 0-2196 {}} {256 0 0 0-2207 {}} {130 0 0 0-2214 {}}} CYCLES {}}
set a(0-2180) {AREA_SCORE {} NAME COMP_LOOP:k:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2077 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-120 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.39375004999999996} PREDS {} SUCCS {{259 0 0 0-2181 {}} {130 0 0 0-2214 {}}} CYCLES {}}
set a(0-2181) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#5 TYPE READSLICE PAR 0-2077 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-121 LOC {0 1.0 1 0.0 1 0.0 1 0.39375004999999996} PREDS {{259 0 0 0-2180 {}}} SUCCS {{259 0 0 0-2182 {}} {130 0 0 0-2214 {}}} CYCLES {}}
set a(0-2182) {AREA_SCORE {} NAME VEC_LOOP:conc#3 TYPE CONCATENATE PAR 0-2077 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-122 LOC {0 1.0 1 0.39375004999999996 1 0.39375004999999996 1 0.39375004999999996} PREDS {{259 0 0 0-2181 {}}} SUCCS {{258 0 0 0-2184 {}} {130 0 0 0-2214 {}}} CYCLES {}}
set a(0-2183) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-2077 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-123 LOC {0 1.0 1 0.39375004999999996 1 0.39375004999999996 1 0.39375004999999996} PREDS {} SUCCS {{259 0 0 0-2184 {}} {130 0 0 0-2214 {}}} CYCLES {}}
set a(0-2184) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,11) QUANTITY 2 NAME VEC_LOOP:acc#15 TYPE ACCU DELAY {1.03 ns} PAR 0-2077 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-124 LOC {1 0.0 1 0.39375004999999996 1 0.39375004999999996 1 0.523124925 1 0.523124925} PREDS {{259 0 0 0-2183 {}} {258 0 0 0-2182 {}}} SUCCS {{258 0 0 0-2187 {}} {130 0 0 0-2214 {}}} CYCLES {}}
set a(0-2185) {AREA_SCORE {} NAME VEC_LOOP:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2077 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-125 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52312505} PREDS {{774 0 0 0-2215 {}}} SUCCS {{259 0 0 0-2186 {}} {130 0 0 0-2214 {}} {256 0 0 0-2215 {}}} CYCLES {}}
set a(0-2186) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:slc(VEC_LOOP:j)(11-0)#5 TYPE READSLICE PAR 0-2077 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-126 LOC {0 1.0 1 0.0 1 0.0 1 0.52312505} PREDS {{259 0 0 0-2185 {}}} SUCCS {{259 0 0 0-2187 {}} {130 0 0 0-2214 {}}} CYCLES {}}
set a(0-2187) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,11,0,12) QUANTITY 2 NAME COMP_LOOP-2:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-2077 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-127 LOC {1 0.129375 1 0.52312505 1 0.52312505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-2186 {}} {258 0 0 0-2184 {}}} SUCCS {{259 0 2.250 0-2188 {}} {258 0 2.250 0-2207 {}} {130 0 0 0-2214 {}}} CYCLES {}}
set a(0-2188) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2077 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-128 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-2187 {}} {774 0 2.250 0-2207 {}} {774 0 2.250 0-2194 {}}} SUCCS {{259 0 0 0-2189 {}} {256 0 0 0-2194 {}} {258 0 0 0-2195 {}} {256 0 0 0-2207 {}} {130 0 0 0-2214 {}}} CYCLES {}}
set a(0-2189) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-2077 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-129 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-2188 {}} {258 0 0 0-2179 {}}} SUCCS {{259 0 0 0-2190 {}} {130 0 0 0-2214 {}}} CYCLES {}}
set a(0-2190) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.base TYPE {C-CORE PORT} PAR 0-2077 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-130 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-2189 {}} {128 0 0 0-2192 {}}} SUCCS {{258 0 0 0-2192 {}} {130 0 0 0-2214 {}}} CYCLES {}}
set a(0-2191) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.m TYPE {C-CORE PORT} PAR 0-2077 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-131 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-2192 {}}} SUCCS {{259 0 0 0-2192 {}} {130 0 0 0-2214 {}}} CYCLES {}}
set a(0-2192) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-2:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-2077 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-132 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-2191 {}} {258 0 0 0-2190 {}}} SUCCS {{128 0 0 0-2190 {}} {128 0 0 0-2191 {}} {259 0 0 0-2193 {}}} CYCLES {}}
set a(0-2193) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.return TYPE {C-CORE PORT} PAR 0-2077 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-133 LOC {3 0.04 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-2192 {}}} SUCCS {{259 0 2.250 0-2194 {}} {130 0 0 0-2214 {}}} CYCLES {}}
set a(0-2194) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2077 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-134 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-2194 {}} {259 0 2.250 0-2193 {}} {256 0 0 0-2188 {}} {256 0 0 0-2179 {}} {258 0 2.250 0-2178 {}} {774 0 0 0-2207 {}}} SUCCS {{774 0 2.250 0-2179 {}} {774 0 2.250 0-2188 {}} {774 0 0 0-2194 {}} {258 0 0 0-2207 {}} {130 0 0 0-2214 {}}} CYCLES {}}
set a(0-2195) {AREA_SCORE {} NAME COMP_LOOP-2:factor2:not TYPE NOT PAR 0-2077 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-135 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-2188 {}}} SUCCS {{259 0 0 0-2196 {}} {130 0 0 0-2214 {}}} CYCLES {}}
set a(0-2196) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-2077 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-136 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-2195 {}} {258 0 0 0-2179 {}}} SUCCS {{259 0 0 0-2197 {}} {130 0 0 0-2214 {}}} CYCLES {}}
set a(0-2197) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.base TYPE {C-CORE PORT} PAR 0-2077 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-137 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-2196 {}} {128 0 0 0-2199 {}}} SUCCS {{258 0 0 0-2199 {}} {130 0 0 0-2214 {}}} CYCLES {}}
set a(0-2198) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.m TYPE {C-CORE PORT} PAR 0-2077 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-138 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-2199 {}}} SUCCS {{259 0 0 0-2199 {}} {130 0 0 0-2214 {}}} CYCLES {}}
set a(0-2199) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-2:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-2077 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-139 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-2198 {}} {258 0 0 0-2197 {}}} SUCCS {{128 0 0 0-2197 {}} {128 0 0 0-2198 {}} {259 0 0 0-2200 {}}} CYCLES {}}
set a(0-2200) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.return TYPE {C-CORE PORT} PAR 0-2077 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-140 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-2199 {}}} SUCCS {{259 0 0 0-2201 {}} {130 0 0 0-2214 {}}} CYCLES {}}
set a(0-2201) {AREA_SCORE {} NAME COMP_LOOP-2:mult.x TYPE {C-CORE PORT} PAR 0-2077 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-141 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-2200 {}} {128 0 0 0-2205 {}}} SUCCS {{258 0 0 0-2205 {}} {130 0 0 0-2214 {}}} CYCLES {}}
set a(0-2202) {AREA_SCORE {} NAME COMP_LOOP-2:mult.y TYPE {C-CORE PORT} PAR 0-2077 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-142 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-2205 {}}} SUCCS {{258 0 0 0-2205 {}} {130 0 0 0-2214 {}}} CYCLES {}}
set a(0-2203) {AREA_SCORE {} NAME COMP_LOOP-2:mult.y_ TYPE {C-CORE PORT} PAR 0-2077 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-143 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-2205 {}}} SUCCS {{258 0 0 0-2205 {}} {130 0 0 0-2214 {}}} CYCLES {}}
set a(0-2204) {AREA_SCORE {} NAME COMP_LOOP-2:mult.p TYPE {C-CORE PORT} PAR 0-2077 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-144 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-2205 {}}} SUCCS {{259 0 0 0-2205 {}} {130 0 0 0-2214 {}}} CYCLES {}}
set a(0-2205) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-2:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-2077 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-145 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-2204 {}} {258 0 0 0-2203 {}} {258 0 0 0-2202 {}} {258 0 0 0-2201 {}}} SUCCS {{128 0 0 0-2201 {}} {128 0 0 0-2202 {}} {128 0 0 0-2203 {}} {128 0 0 0-2204 {}} {259 0 0 0-2206 {}}} CYCLES {}}
set a(0-2206) {AREA_SCORE {} NAME COMP_LOOP-2:mult.return TYPE {C-CORE PORT} PAR 0-2077 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-146 LOC {6 0.04 6 0.6562500499999999 6 0.6562500499999999 6 0.6562500499999999} PREDS {{259 0 0 0-2205 {}}} SUCCS {{259 0 2.250 0-2207 {}} {130 0 0 0-2214 {}}} CYCLES {}}
set a(0-2207) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2077 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-147 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-2207 {}} {259 0 2.250 0-2206 {}} {258 0 0 0-2194 {}} {256 0 0 0-2188 {}} {258 0 2.250 0-2187 {}} {256 0 0 0-2179 {}}} SUCCS {{774 0 2.250 0-2179 {}} {774 0 2.250 0-2188 {}} {774 0 0 0-2194 {}} {774 0 0 0-2207 {}} {130 0 0 0-2214 {}}} CYCLES {}}
set a(0-2208) {AREA_SCORE {} NAME VEC_LOOP:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2077 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-148 LOC {0 1.0 1 0.6812500499999999 1 0.6812500499999999 1 0.6812500499999999 7 0.6812500499999999} PREDS {{774 0 0 0-2215 {}}} SUCCS {{259 0 0 0-2209 {}} {130 0 0 0-2214 {}} {256 0 0 0-2215 {}}} CYCLES {}}
set a(0-2209) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.36 ns} PAR 0-2077 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-149 LOC {1 0.0 1 0.6812500499999999 1 0.6812500499999999 1 0.851874925 7 0.851874925} PREDS {{259 0 0 0-2208 {}}} SUCCS {{259 0 0 0-2210 {}} {130 0 0 0-2214 {}} {258 0 0 0-2215 {}}} CYCLES {}}
set a(0-2210) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:slc(VEC_LOOP:j)(31-12) TYPE READSLICE PAR 0-2077 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-150 LOC {1 0.170625 1 0.85187505 1 0.85187505 7 0.85187505} PREDS {{259 0 0 0-2209 {}}} SUCCS {{259 0 0 0-2211 {}} {130 0 0 0-2214 {}}} CYCLES {}}
set a(0-2211) {AREA_SCORE 20.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(20,0,1,1,21) QUANTITY 1 NAME COMP_LOOP-2:VEC_LOOP:acc TYPE ACCU DELAY {1.18 ns} PAR 0-2077 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-151 LOC {1 0.170625 1 0.85187505 1 0.85187505 1 0.999999925 7 0.999999925} PREDS {{259 0 0 0-2210 {}}} SUCCS {{259 0 0 0-2212 {}} {130 0 0 0-2214 {}}} CYCLES {}}
set a(0-2212) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:slc(VEC_LOOP:acc)(20) TYPE READSLICE PAR 0-2077 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-152 LOC {1 0.31874995 1 1.0 1 1.0 7 1.0} PREDS {{259 0 0 0-2211 {}}} SUCCS {{259 0 0 0-2213 {}} {130 0 0 0-2214 {}}} CYCLES {}}
set a(0-2213) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:not TYPE NOT PAR 0-2077 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-153 LOC {1 0.31874995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-2212 {}}} SUCCS {{259 0 0 0-2214 {}}} CYCLES {}}
set a(0-2214) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-2077 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-154 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-2213 {}} {130 0 0 0-2212 {}} {130 0 0 0-2211 {}} {130 0 0 0-2210 {}} {130 0 0 0-2209 {}} {130 0 0 0-2208 {}} {130 0 0 0-2207 {}} {130 0 0 0-2206 {}} {130 0 0 0-2204 {}} {130 0 0 0-2203 {}} {130 0 0 0-2202 {}} {130 0 0 0-2201 {}} {130 0 0 0-2200 {}} {130 0 0 0-2198 {}} {130 0 0 0-2197 {}} {130 0 0 0-2196 {}} {130 0 0 0-2195 {}} {130 0 0 0-2194 {}} {130 0 0 0-2193 {}} {130 0 0 0-2191 {}} {130 0 0 0-2190 {}} {130 0 0 0-2189 {}} {130 0 0 0-2188 {}} {130 0 0 0-2187 {}} {130 0 0 0-2186 {}} {130 0 0 0-2185 {}} {130 0 0 0-2184 {}} {130 0 0 0-2183 {}} {130 0 0 0-2182 {}} {130 0 0 0-2181 {}} {130 0 0 0-2180 {}} {130 0 0 0-2179 {}} {130 0 0 0-2178 {}} {130 0 0 0-2177 {}} {130 0 0 0-2176 {}} {130 0 0 0-2175 {}} {130 0 0 0-2174 {}} {130 0 0 0-2173 {}}} SUCCS {{129 0 0 0-2215 {}}} CYCLES {}}
set a(0-2215) {AREA_SCORE {} NAME asn(VEC_LOOP:j#2.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2077 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-2215 {}} {129 0 0 0-2214 {}} {258 0 0 0-2209 {}} {256 0 0 0-2208 {}} {256 0 0 0-2185 {}} {256 0 0 0-2173 {}}} SUCCS {{774 0 0 0-2173 {}} {774 0 0 0-2185 {}} {774 0 0 0-2208 {}} {772 0 0 0-2215 {}}} CYCLES {}}
set a(0-2077) {CHI {0-2173 0-2174 0-2175 0-2176 0-2177 0-2178 0-2179 0-2180 0-2181 0-2182 0-2183 0-2184 0-2185 0-2186 0-2187 0-2188 0-2189 0-2190 0-2191 0-2192 0-2193 0-2194 0-2195 0-2196 0-2197 0-2198 0-2199 0-2200 0-2201 0-2202 0-2203 0-2204 0-2205 0-2206 0-2207 0-2208 0-2209 0-2210 0-2211 0-2212 0-2213 0-2214 0-2215} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {9030 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 9030 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 9030 NAME COMP_LOOP-2:VEC_LOOP TYPE LOOP DELAY {90310.00 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-155 LOC {3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-2172 {}} {258 0 0 0-2171 {}} {258 0 0 0-2170 {}} {130 0 0 0-2169 {}} {130 0 0 0-2168 {}} {130 0 0 0-2167 {}} {130 0 0 0-2166 {}} {130 0 0 0-2165 {}} {64 0 0 0-2164 {}} {64 0 0 0-2076 {}} {774 0 0 0-2602 {}}} SUCCS {{772 0 0 0-2172 {}} {131 0 0 0-2216 {}} {130 0 0 0-2217 {}} {130 0 0 0-2218 {}} {130 0 0 0-2219 {}} {130 0 0 0-2220 {}} {130 0 0 0-2221 {}} {130 0 0 0-2222 {}} {130 0 0 0-2223 {}} {130 0 0 0-2224 {}} {130 0 0 0-2225 {}} {64 0 0 0-2078 {}} {256 0 0 0-2602 {}}} CYCLES {}}
set a(0-2216) {AREA_SCORE {} NAME COMP_LOOP-3:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-156 LOC {3 1.0 4 0.8687499999999999 4 0.8687499999999999 4 0.8687499999999999} PREDS {{131 0 0 0-2077 {}}} SUCCS {{259 0 0 0-2217 {}} {130 0 0 0-2225 {}}} CYCLES {}}
set a(0-2217) {AREA_SCORE {} NAME COMP_LOOP-3:not#3 TYPE NOT PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-157 LOC {3 1.0 4 0.8687499999999999 4 0.8687499999999999 4 0.8687499999999999} PREDS {{259 0 0 0-2216 {}} {130 0 0 0-2077 {}}} SUCCS {{259 0 0 0-2218 {}} {130 0 0 0-2225 {}}} CYCLES {}}
set a(0-2218) {AREA_SCORE {} NAME COMP_LOOP-3:COMP_LOOP:conc TYPE CONCATENATE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-158 LOC {3 1.0 4 0.8687499999999999 4 0.8687499999999999 4 0.8687499999999999} PREDS {{259 0 0 0-2217 {}} {130 0 0 0-2077 {}}} SUCCS {{258 0 0 0-2222 {}} {130 0 0 0-2225 {}}} CYCLES {}}
set a(0-2219) {AREA_SCORE {} NAME COMP_LOOP:k:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-159 LOC {3 1.0 4 0.0 4 0.0 4 0.0 4 0.8687499999999999} PREDS {{130 0 0 0-2077 {}} {774 0 0 0-2602 {}}} SUCCS {{259 0 0 0-2220 {}} {130 0 0 0-2225 {}} {256 0 0 0-2602 {}}} CYCLES {}}
set a(0-2220) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#6 TYPE READSLICE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-160 LOC {3 1.0 4 0.0 4 0.0 4 0.8687499999999999} PREDS {{259 0 0 0-2219 {}} {130 0 0 0-2077 {}}} SUCCS {{259 0 0 0-2221 {}} {130 0 0 0-2225 {}}} CYCLES {}}
set a(0-2221) {AREA_SCORE {} NAME COMP_LOOP:conc#6 TYPE CONCATENATE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-161 LOC {3 1.0 4 0.8687499999999999 4 0.8687499999999999 4 0.8687499999999999} PREDS {{259 0 0 0-2220 {}} {130 0 0 0-2077 {}}} SUCCS {{259 0 0 0-2222 {}} {130 0 0 0-2225 {}}} CYCLES {}}
set a(0-2222) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 5 NAME COMP_LOOP-3:acc TYPE ACCU DELAY {1.05 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-162 LOC {4 0.0 4 0.8687499999999999 4 0.8687499999999999 4 0.9999998749999999 4 0.9999998749999999} PREDS {{259 0 0 0-2221 {}} {258 0 0 0-2218 {}} {130 0 0 0-2077 {}}} SUCCS {{259 0 0 0-2223 {}} {130 0 0 0-2225 {}}} CYCLES {}}
set a(0-2223) {AREA_SCORE {} NAME COMP_LOOP-3:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-163 LOC {4 0.13125 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-2222 {}} {130 0 0 0-2077 {}}} SUCCS {{259 0 0 0-2224 {}} {130 0 0 0-2225 {}}} CYCLES {}}
set a(0-2224) {AREA_SCORE {} NAME COMP_LOOP-3:not TYPE NOT PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-164 LOC {4 0.13125 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-2223 {}} {130 0 0 0-2077 {}}} SUCCS {{259 0 0 0-2225 {}}} CYCLES {}}
set a(0-2225) {AREA_SCORE {} NAME COMP_LOOP-3:break(COMP_LOOP) TYPE TERMINATE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-165 LOC {4 0.13125 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-2224 {}} {130 0 0 0-2223 {}} {130 0 0 0-2222 {}} {130 0 0 0-2221 {}} {130 0 0 0-2220 {}} {130 0 0 0-2219 {}} {130 0 0 0-2218 {}} {130 0 0 0-2217 {}} {130 0 0 0-2216 {}} {130 0 0 0-2077 {}}} SUCCS {{128 0 0 0-2234 {}} {64 0 0 0-2078 {}}} CYCLES {}}
set a(0-2226) {AREA_SCORE {} NAME COMP_LOOP:k:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-166 LOC {0 1.0 3 0.0 3 0.0 3 0.0 3 0.27628055} PREDS {{774 0 0 0-2602 {}}} SUCCS {{259 0 0 0-2227 {}} {130 0 0 0-2078 {}} {256 0 0 0-2602 {}}} CYCLES {}}
set a(0-2227) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#7 TYPE READSLICE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-167 LOC {0 1.0 3 0.0 3 0.0 3 0.27628055} PREDS {{259 0 0 0-2226 {}}} SUCCS {{259 0 0 0-2228 {}} {130 0 0 0-2078 {}}} CYCLES {}}
set a(0-2228) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#4 TYPE CONCATENATE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-168 LOC {0 1.0 3 0.27628055 3 0.27628055 3 0.27628055} PREDS {{259 0 0 0-2227 {}}} SUCCS {{259 0 0 0-2229 {}} {130 0 0 0-2078 {}}} CYCLES {}}
set a(0-2229) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,12) QUANTITY 1 NAME COMP_LOOP-3:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-169 LOC {1 0.18687499999999999 3 0.27628055 3 0.27628055 3 0.7499998775000001 3 0.7499998775000001} PREDS {{259 0 0 0-2228 {}} {258 0 0 0-2165 {}}} SUCCS {{259 0 0 0-2230 {}} {258 0 0 0-2232 {}} {130 0 0 0-2078 {}}} CYCLES {}}
set a(0-2230) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#21 TYPE CONCATENATE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-170 LOC {1 0.6605944499999999 3 0.75 3 0.75 3 0.75} PREDS {{259 0 0 0-2229 {}}} SUCCS {{259 0 1.500 0-2231 {}} {130 0 0 0-2078 {}}} CYCLES {}}
set a(0-2231) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-171 LOC {1 1.0 3 0.95 3 1.0 4 0.2999998749999999 4 0.2999998749999999} PREDS {{259 0 1.500 0-2230 {}}} SUCCS {{258 0 0 0-2078 {}}} CYCLES {}}
set a(0-2232) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#4 TYPE CONCATENATE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-172 LOC {1 0.6605944499999999 3 0.75 3 0.75 3 0.75} PREDS {{258 0 0 0-2229 {}}} SUCCS {{259 0 1.500 0-2233 {}} {130 0 0 0-2078 {}}} CYCLES {}}
set a(0-2233) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-173 LOC {1 1.0 3 0.95 3 1.0 4 0.2999998749999999 4 0.2999998749999999} PREDS {{259 0 1.500 0-2232 {}}} SUCCS {{258 0 0 0-2078 {}}} CYCLES {}}
set a(0-2234) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:asn(VEC_LOOP:j)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-174 LOC {4 0.0 4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{128 0 0 0-2225 {}} {772 0 0 0-2078 {}}} SUCCS {{259 0 0 0-2078 {}}} CYCLES {}}
set a(0-2235) {AREA_SCORE {} NAME VEC_LOOP:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2078 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-175 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.5250000499999999} PREDS {{774 0 0 0-2283 {}}} SUCCS {{259 0 0 0-2236 {}} {130 0 0 0-2282 {}} {256 0 0 0-2283 {}}} CYCLES {}}
set a(0-2236) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j#3)(11-1) TYPE READSLICE PAR 0-2078 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-176 LOC {0 1.0 1 0.0 1 0.0 1 0.5250000499999999} PREDS {{259 0 0 0-2235 {}}} SUCCS {{258 0 0 0-2240 {}} {130 0 0 0-2282 {}}} CYCLES {}}
set a(0-2237) {AREA_SCORE {} NAME COMP_LOOP:k:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2078 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-177 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.5250000499999999} PREDS {} SUCCS {{259 0 0 0-2238 {}} {130 0 0 0-2282 {}}} CYCLES {}}
set a(0-2238) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#8 TYPE READSLICE PAR 0-2078 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-178 LOC {0 1.0 1 0.0 1 0.0 1 0.5250000499999999} PREDS {{259 0 0 0-2237 {}}} SUCCS {{259 0 0 0-2239 {}} {130 0 0 0-2282 {}}} CYCLES {}}
set a(0-2239) {AREA_SCORE {} NAME VEC_LOOP:conc#4 TYPE CONCATENATE PAR 0-2078 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-179 LOC {0 1.0 1 0.5250000499999999 1 0.5250000499999999 1 0.5250000499999999} PREDS {{259 0 0 0-2238 {}}} SUCCS {{259 0 0 0-2240 {}} {130 0 0 0-2282 {}}} CYCLES {}}
set a(0-2240) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 5 NAME VEC_LOOP:acc#11 TYPE ACCU DELAY {1.05 ns} PAR 0-2078 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-180 LOC {1 0.0 1 0.5250000499999999 1 0.5250000499999999 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-2239 {}} {258 0 0 0-2236 {}}} SUCCS {{258 0 0 0-2243 {}} {258 0 0 0-2261 {}} {130 0 0 0-2282 {}}} CYCLES {}}
set a(0-2241) {AREA_SCORE {} NAME VEC_LOOP:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2078 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-181 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.6562500499999999} PREDS {{774 0 0 0-2283 {}}} SUCCS {{259 0 0 0-2242 {}} {130 0 0 0-2282 {}} {256 0 0 0-2283 {}}} CYCLES {}}
set a(0-2242) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j#3)(0)#1 TYPE READSLICE PAR 0-2078 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-182 LOC {0 1.0 1 0.0 1 0.0 1 0.6562500499999999} PREDS {{259 0 0 0-2241 {}}} SUCCS {{259 0 0 0-2243 {}} {130 0 0 0-2282 {}}} CYCLES {}}
set a(0-2243) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-2078 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-183 LOC {1 0.13125 1 0.6562500499999999 1 0.6562500499999999 1 0.6562500499999999} PREDS {{259 0 0 0-2242 {}} {258 0 0 0-2240 {}}} SUCCS {{259 0 2.250 0-2244 {}} {130 0 0 0-2282 {}}} CYCLES {}}
set a(0-2244) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2078 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-184 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-2243 {}} {774 0 2.250 0-2275 {}} {774 0 2.250 0-2262 {}}} SUCCS {{258 0 0 0-2254 {}} {256 0 0 0-2262 {}} {258 0 0 0-2264 {}} {256 0 0 0-2275 {}} {130 0 0 0-2282 {}}} CYCLES {}}
set a(0-2245) {AREA_SCORE {} NAME COMP_LOOP:k:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2078 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-185 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.39375004999999996} PREDS {} SUCCS {{259 0 0 0-2246 {}} {130 0 0 0-2282 {}}} CYCLES {}}
set a(0-2246) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#9 TYPE READSLICE PAR 0-2078 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-186 LOC {0 1.0 1 0.0 1 0.0 1 0.39375004999999996} PREDS {{259 0 0 0-2245 {}}} SUCCS {{259 0 0 0-2247 {}} {130 0 0 0-2282 {}}} CYCLES {}}
set a(0-2247) {AREA_SCORE {} NAME VEC_LOOP:conc#5 TYPE CONCATENATE PAR 0-2078 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-187 LOC {0 1.0 1 0.39375004999999996 1 0.39375004999999996 1 0.39375004999999996} PREDS {{259 0 0 0-2246 {}}} SUCCS {{258 0 0 0-2249 {}} {130 0 0 0-2282 {}}} CYCLES {}}
set a(0-2248) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-2078 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-188 LOC {0 1.0 1 0.39375004999999996 1 0.39375004999999996 1 0.39375004999999996} PREDS {} SUCCS {{259 0 0 0-2249 {}} {130 0 0 0-2282 {}}} CYCLES {}}
set a(0-2249) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,11) QUANTITY 2 NAME VEC_LOOP:acc#16 TYPE ACCU DELAY {1.03 ns} PAR 0-2078 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-189 LOC {1 0.0 1 0.39375004999999996 1 0.39375004999999996 1 0.523124925 1 0.523124925} PREDS {{259 0 0 0-2248 {}} {258 0 0 0-2247 {}}} SUCCS {{258 0 0 0-2252 {}} {130 0 0 0-2282 {}}} CYCLES {}}
set a(0-2250) {AREA_SCORE {} NAME VEC_LOOP:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2078 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-190 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52312505} PREDS {{774 0 0 0-2283 {}}} SUCCS {{259 0 0 0-2251 {}} {130 0 0 0-2282 {}} {256 0 0 0-2283 {}}} CYCLES {}}
set a(0-2251) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:slc(VEC_LOOP:j)(11-0)#5 TYPE READSLICE PAR 0-2078 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-191 LOC {0 1.0 1 0.0 1 0.0 1 0.52312505} PREDS {{259 0 0 0-2250 {}}} SUCCS {{259 0 0 0-2252 {}} {130 0 0 0-2282 {}}} CYCLES {}}
set a(0-2252) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,11,0,12) QUANTITY 2 NAME COMP_LOOP-3:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-2078 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-192 LOC {1 0.129375 1 0.52312505 1 0.52312505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-2251 {}} {258 0 0 0-2249 {}}} SUCCS {{259 0 2.250 0-2253 {}} {258 0 2.250 0-2275 {}} {130 0 0 0-2282 {}}} CYCLES {}}
set a(0-2253) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2078 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-193 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-2252 {}} {774 0 2.250 0-2275 {}} {774 0 2.250 0-2262 {}}} SUCCS {{259 0 0 0-2254 {}} {256 0 0 0-2262 {}} {258 0 0 0-2263 {}} {256 0 0 0-2275 {}} {130 0 0 0-2282 {}}} CYCLES {}}
set a(0-2254) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-3:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-2078 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-194 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-2253 {}} {258 0 0 0-2244 {}}} SUCCS {{259 0 0 0-2255 {}} {130 0 0 0-2282 {}}} CYCLES {}}
set a(0-2255) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.base TYPE {C-CORE PORT} PAR 0-2078 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-195 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-2254 {}} {128 0 0 0-2257 {}}} SUCCS {{258 0 0 0-2257 {}} {130 0 0 0-2282 {}}} CYCLES {}}
set a(0-2256) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.m TYPE {C-CORE PORT} PAR 0-2078 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-196 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-2257 {}}} SUCCS {{259 0 0 0-2257 {}} {130 0 0 0-2282 {}}} CYCLES {}}
set a(0-2257) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-3:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-2078 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-197 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-2256 {}} {258 0 0 0-2255 {}}} SUCCS {{128 0 0 0-2255 {}} {128 0 0 0-2256 {}} {259 0 0 0-2258 {}}} CYCLES {}}
set a(0-2258) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.return TYPE {C-CORE PORT} PAR 0-2078 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-198 LOC {3 0.04 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-2257 {}}} SUCCS {{258 0 2.250 0-2262 {}} {130 0 0 0-2282 {}}} CYCLES {}}
set a(0-2259) {AREA_SCORE {} NAME VEC_LOOP:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2078 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-199 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.6562500499999999} PREDS {{774 0 0 0-2283 {}}} SUCCS {{259 0 0 0-2260 {}} {130 0 0 0-2282 {}} {256 0 0 0-2283 {}}} CYCLES {}}
set a(0-2260) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j#3)(0) TYPE READSLICE PAR 0-2078 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-200 LOC {0 1.0 1 0.0 1 0.0 5 0.6562500499999999} PREDS {{259 0 0 0-2259 {}}} SUCCS {{259 0 0 0-2261 {}} {130 0 0 0-2282 {}}} CYCLES {}}
set a(0-2261) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-2078 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-201 LOC {1 0.13125 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-2260 {}} {258 0 0 0-2240 {}}} SUCCS {{259 0 2.250 0-2262 {}} {130 0 0 0-2282 {}}} CYCLES {}}
set a(0-2262) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2078 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-202 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-2262 {}} {259 0 2.250 0-2261 {}} {258 0 2.250 0-2258 {}} {256 0 0 0-2253 {}} {256 0 0 0-2244 {}} {774 0 0 0-2275 {}}} SUCCS {{774 0 2.250 0-2244 {}} {774 0 2.250 0-2253 {}} {774 0 0 0-2262 {}} {258 0 0 0-2275 {}} {130 0 0 0-2282 {}}} CYCLES {}}
set a(0-2263) {AREA_SCORE {} NAME COMP_LOOP-3:factor2:not TYPE NOT PAR 0-2078 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-203 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-2253 {}}} SUCCS {{259 0 0 0-2264 {}} {130 0 0 0-2282 {}}} CYCLES {}}
set a(0-2264) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-3:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-2078 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-204 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-2263 {}} {258 0 0 0-2244 {}}} SUCCS {{259 0 0 0-2265 {}} {130 0 0 0-2282 {}}} CYCLES {}}
set a(0-2265) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.base TYPE {C-CORE PORT} PAR 0-2078 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-205 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-2264 {}} {128 0 0 0-2267 {}}} SUCCS {{258 0 0 0-2267 {}} {130 0 0 0-2282 {}}} CYCLES {}}
set a(0-2266) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.m TYPE {C-CORE PORT} PAR 0-2078 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-206 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-2267 {}}} SUCCS {{259 0 0 0-2267 {}} {130 0 0 0-2282 {}}} CYCLES {}}
set a(0-2267) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-3:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-2078 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-207 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-2266 {}} {258 0 0 0-2265 {}}} SUCCS {{128 0 0 0-2265 {}} {128 0 0 0-2266 {}} {259 0 0 0-2268 {}}} CYCLES {}}
set a(0-2268) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.return TYPE {C-CORE PORT} PAR 0-2078 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-208 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-2267 {}}} SUCCS {{259 0 0 0-2269 {}} {130 0 0 0-2282 {}}} CYCLES {}}
set a(0-2269) {AREA_SCORE {} NAME COMP_LOOP-3:mult.x TYPE {C-CORE PORT} PAR 0-2078 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-209 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-2268 {}} {128 0 0 0-2273 {}}} SUCCS {{258 0 0 0-2273 {}} {130 0 0 0-2282 {}}} CYCLES {}}
set a(0-2270) {AREA_SCORE {} NAME COMP_LOOP-3:mult.y TYPE {C-CORE PORT} PAR 0-2078 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-210 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-2273 {}}} SUCCS {{258 0 0 0-2273 {}} {130 0 0 0-2282 {}}} CYCLES {}}
set a(0-2271) {AREA_SCORE {} NAME COMP_LOOP-3:mult.y_ TYPE {C-CORE PORT} PAR 0-2078 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-211 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-2273 {}}} SUCCS {{258 0 0 0-2273 {}} {130 0 0 0-2282 {}}} CYCLES {}}
set a(0-2272) {AREA_SCORE {} NAME COMP_LOOP-3:mult.p TYPE {C-CORE PORT} PAR 0-2078 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-212 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-2273 {}}} SUCCS {{259 0 0 0-2273 {}} {130 0 0 0-2282 {}}} CYCLES {}}
set a(0-2273) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-3:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-2078 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-213 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-2272 {}} {258 0 0 0-2271 {}} {258 0 0 0-2270 {}} {258 0 0 0-2269 {}}} SUCCS {{128 0 0 0-2269 {}} {128 0 0 0-2270 {}} {128 0 0 0-2271 {}} {128 0 0 0-2272 {}} {259 0 0 0-2274 {}}} CYCLES {}}
set a(0-2274) {AREA_SCORE {} NAME COMP_LOOP-3:mult.return TYPE {C-CORE PORT} PAR 0-2078 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-214 LOC {6 0.04 6 0.6562500499999999 6 0.6562500499999999 6 0.6562500499999999} PREDS {{259 0 0 0-2273 {}}} SUCCS {{259 0 2.250 0-2275 {}} {130 0 0 0-2282 {}}} CYCLES {}}
set a(0-2275) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2078 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-215 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-2275 {}} {259 0 2.250 0-2274 {}} {258 0 0 0-2262 {}} {256 0 0 0-2253 {}} {258 0 2.250 0-2252 {}} {256 0 0 0-2244 {}}} SUCCS {{774 0 2.250 0-2244 {}} {774 0 2.250 0-2253 {}} {774 0 0 0-2262 {}} {774 0 0 0-2275 {}} {130 0 0 0-2282 {}}} CYCLES {}}
set a(0-2276) {AREA_SCORE {} NAME VEC_LOOP:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2078 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-216 LOC {0 1.0 1 0.6812500499999999 1 0.6812500499999999 1 0.6812500499999999 7 0.6812500499999999} PREDS {{774 0 0 0-2283 {}}} SUCCS {{259 0 0 0-2277 {}} {130 0 0 0-2282 {}} {256 0 0 0-2283 {}}} CYCLES {}}
set a(0-2277) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-3:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.36 ns} PAR 0-2078 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-217 LOC {1 0.0 1 0.6812500499999999 1 0.6812500499999999 1 0.851874925 7 0.851874925} PREDS {{259 0 0 0-2276 {}}} SUCCS {{259 0 0 0-2278 {}} {130 0 0 0-2282 {}} {258 0 0 0-2283 {}}} CYCLES {}}
set a(0-2278) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:slc(VEC_LOOP:j)(31-12) TYPE READSLICE PAR 0-2078 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-218 LOC {1 0.170625 1 0.85187505 1 0.85187505 7 0.85187505} PREDS {{259 0 0 0-2277 {}}} SUCCS {{259 0 0 0-2279 {}} {130 0 0 0-2282 {}}} CYCLES {}}
set a(0-2279) {AREA_SCORE 20.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(20,0,1,1,21) QUANTITY 1 NAME COMP_LOOP-3:VEC_LOOP:acc TYPE ACCU DELAY {1.18 ns} PAR 0-2078 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-219 LOC {1 0.170625 1 0.85187505 1 0.85187505 1 0.999999925 7 0.999999925} PREDS {{259 0 0 0-2278 {}}} SUCCS {{259 0 0 0-2280 {}} {130 0 0 0-2282 {}}} CYCLES {}}
set a(0-2280) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:slc(VEC_LOOP:acc)(20) TYPE READSLICE PAR 0-2078 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-220 LOC {1 0.31874995 1 1.0 1 1.0 7 1.0} PREDS {{259 0 0 0-2279 {}}} SUCCS {{259 0 0 0-2281 {}} {130 0 0 0-2282 {}}} CYCLES {}}
set a(0-2281) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:not TYPE NOT PAR 0-2078 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-221 LOC {1 0.31874995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-2280 {}}} SUCCS {{259 0 0 0-2282 {}}} CYCLES {}}
set a(0-2282) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-2078 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-222 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-2281 {}} {130 0 0 0-2280 {}} {130 0 0 0-2279 {}} {130 0 0 0-2278 {}} {130 0 0 0-2277 {}} {130 0 0 0-2276 {}} {130 0 0 0-2275 {}} {130 0 0 0-2274 {}} {130 0 0 0-2272 {}} {130 0 0 0-2271 {}} {130 0 0 0-2270 {}} {130 0 0 0-2269 {}} {130 0 0 0-2268 {}} {130 0 0 0-2266 {}} {130 0 0 0-2265 {}} {130 0 0 0-2264 {}} {130 0 0 0-2263 {}} {130 0 0 0-2262 {}} {130 0 0 0-2261 {}} {130 0 0 0-2260 {}} {130 0 0 0-2259 {}} {130 0 0 0-2258 {}} {130 0 0 0-2256 {}} {130 0 0 0-2255 {}} {130 0 0 0-2254 {}} {130 0 0 0-2253 {}} {130 0 0 0-2252 {}} {130 0 0 0-2251 {}} {130 0 0 0-2250 {}} {130 0 0 0-2249 {}} {130 0 0 0-2248 {}} {130 0 0 0-2247 {}} {130 0 0 0-2246 {}} {130 0 0 0-2245 {}} {130 0 0 0-2244 {}} {130 0 0 0-2243 {}} {130 0 0 0-2242 {}} {130 0 0 0-2241 {}} {130 0 0 0-2240 {}} {130 0 0 0-2239 {}} {130 0 0 0-2238 {}} {130 0 0 0-2237 {}} {130 0 0 0-2236 {}} {130 0 0 0-2235 {}}} SUCCS {{129 0 0 0-2283 {}}} CYCLES {}}
set a(0-2283) {AREA_SCORE {} NAME asn(VEC_LOOP:j#3.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2078 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-2283 {}} {129 0 0 0-2282 {}} {258 0 0 0-2277 {}} {256 0 0 0-2276 {}} {256 0 0 0-2259 {}} {256 0 0 0-2250 {}} {256 0 0 0-2241 {}} {256 0 0 0-2235 {}}} SUCCS {{774 0 0 0-2235 {}} {774 0 0 0-2241 {}} {774 0 0 0-2250 {}} {774 0 0 0-2259 {}} {774 0 0 0-2276 {}} {772 0 0 0-2283 {}}} CYCLES {}}
set a(0-2078) {CHI {0-2235 0-2236 0-2237 0-2238 0-2239 0-2240 0-2241 0-2242 0-2243 0-2244 0-2245 0-2246 0-2247 0-2248 0-2249 0-2250 0-2251 0-2252 0-2253 0-2254 0-2255 0-2256 0-2257 0-2258 0-2259 0-2260 0-2261 0-2262 0-2263 0-2264 0-2265 0-2266 0-2267 0-2268 0-2269 0-2270 0-2271 0-2272 0-2273 0-2274 0-2275 0-2276 0-2277 0-2278 0-2279 0-2280 0-2281 0-2282 0-2283} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {9030 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 9030 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 9030 NAME COMP_LOOP-3:VEC_LOOP TYPE LOOP DELAY {90310.00 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-223 LOC {4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-2234 {}} {258 0 0 0-2233 {}} {130 0 0 0-2232 {}} {258 0 0 0-2231 {}} {130 0 0 0-2230 {}} {130 0 0 0-2229 {}} {130 0 0 0-2228 {}} {130 0 0 0-2227 {}} {130 0 0 0-2226 {}} {64 0 0 0-2225 {}} {64 0 0 0-2077 {}} {774 0 0 0-2602 {}}} SUCCS {{772 0 0 0-2234 {}} {131 0 0 0-2284 {}} {130 0 0 0-2285 {}} {130 0 0 0-2286 {}} {130 0 0 0-2287 {}} {130 0 0 0-2288 {}} {130 0 0 0-2289 {}} {130 0 0 0-2290 {}} {130 0 0 0-2291 {}} {130 0 0 0-2292 {}} {130 0 0 0-2293 {}} {64 0 0 0-2079 {}} {256 0 0 0-2602 {}}} CYCLES {}}
set a(0-2284) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(10-3) TYPE READSLICE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-224 LOC {4 1.0 5 0.8724999999999999 5 0.8724999999999999 5 0.8724999999999999} PREDS {{131 0 0 0-2078 {}}} SUCCS {{259 0 0 0-2285 {}} {130 0 0 0-2293 {}}} CYCLES {}}
set a(0-2285) {AREA_SCORE {} NAME COMP_LOOP-4:not#3 TYPE NOT PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-225 LOC {4 1.0 5 0.8724999999999999 5 0.8724999999999999 5 0.8724999999999999} PREDS {{259 0 0 0-2284 {}} {130 0 0 0-2078 {}}} SUCCS {{259 0 0 0-2286 {}} {130 0 0 0-2293 {}}} CYCLES {}}
set a(0-2286) {AREA_SCORE {} NAME COMP_LOOP-4:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-226 LOC {4 1.0 5 0.8724999999999999 5 0.8724999999999999 5 0.8724999999999999} PREDS {{259 0 0 0-2285 {}} {130 0 0 0-2078 {}}} SUCCS {{258 0 0 0-2290 {}} {130 0 0 0-2293 {}}} CYCLES {}}
set a(0-2287) {AREA_SCORE {} NAME COMP_LOOP:k:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-227 LOC {4 1.0 5 0.0 5 0.0 5 0.0 5 0.8724999999999999} PREDS {{130 0 0 0-2078 {}} {774 0 0 0-2602 {}}} SUCCS {{259 0 0 0-2288 {}} {130 0 0 0-2293 {}} {256 0 0 0-2602 {}}} CYCLES {}}
set a(0-2288) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#11 TYPE READSLICE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-228 LOC {4 1.0 5 0.0 5 0.0 5 0.8724999999999999} PREDS {{259 0 0 0-2287 {}} {130 0 0 0-2078 {}}} SUCCS {{259 0 0 0-2289 {}} {130 0 0 0-2293 {}}} CYCLES {}}
set a(0-2289) {AREA_SCORE {} NAME COMP_LOOP:conc#9 TYPE CONCATENATE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-229 LOC {4 1.0 5 0.8724999999999999 5 0.8724999999999999 5 0.8724999999999999} PREDS {{259 0 0 0-2288 {}} {130 0 0 0-2078 {}}} SUCCS {{259 0 0 0-2290 {}} {130 0 0 0-2293 {}}} CYCLES {}}
set a(0-2290) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,8,0,9) QUANTITY 1 NAME COMP_LOOP:acc TYPE ACCU DELAY {1.02 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-230 LOC {5 0.0 5 0.8724999999999999 5 0.8724999999999999 5 0.999999875 5 0.999999875} PREDS {{259 0 0 0-2289 {}} {258 0 0 0-2286 {}} {130 0 0 0-2078 {}}} SUCCS {{259 0 0 0-2291 {}} {130 0 0 0-2293 {}}} CYCLES {}}
set a(0-2291) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc)(8) TYPE READSLICE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-231 LOC {5 0.1275 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-2290 {}} {130 0 0 0-2078 {}}} SUCCS {{259 0 0 0-2292 {}} {130 0 0 0-2293 {}}} CYCLES {}}
set a(0-2292) {AREA_SCORE {} NAME COMP_LOOP-4:not TYPE NOT PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-232 LOC {5 0.1275 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-2291 {}} {130 0 0 0-2078 {}}} SUCCS {{259 0 0 0-2293 {}}} CYCLES {}}
set a(0-2293) {AREA_SCORE {} NAME COMP_LOOP-4:break(COMP_LOOP) TYPE TERMINATE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-233 LOC {5 0.1275 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-2292 {}} {130 0 0 0-2291 {}} {130 0 0 0-2290 {}} {130 0 0 0-2289 {}} {130 0 0 0-2288 {}} {130 0 0 0-2287 {}} {130 0 0 0-2286 {}} {130 0 0 0-2285 {}} {130 0 0 0-2284 {}} {130 0 0 0-2078 {}}} SUCCS {{128 0 0 0-2300 {}} {64 0 0 0-2079 {}}} CYCLES {}}
set a(0-2294) {AREA_SCORE {} NAME COMP_LOOP:k:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-234 LOC {0 1.0 4 0.0 4 0.0 4 0.0 4 0.27628055} PREDS {{774 0 0 0-2602 {}}} SUCCS {{259 0 0 0-2295 {}} {130 0 0 0-2079 {}} {256 0 0 0-2602 {}}} CYCLES {}}
set a(0-2295) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#1 TYPE READSLICE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-235 LOC {0 1.0 4 0.0 4 0.0 4 0.27628055} PREDS {{259 0 0 0-2294 {}}} SUCCS {{259 0 0 0-2296 {}} {130 0 0 0-2079 {}}} CYCLES {}}
set a(0-2296) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#7 TYPE CONCATENATE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-236 LOC {0 1.0 4 0.27628055 4 0.27628055 4 0.27628055} PREDS {{259 0 0 0-2295 {}}} SUCCS {{259 0 0 0-2297 {}} {130 0 0 0-2079 {}}} CYCLES {}}
set a(0-2297) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,12) QUANTITY 1 NAME COMP_LOOP-4:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-237 LOC {1 0.18687499999999999 4 0.27628055 4 0.27628055 4 0.7499998775000001 4 0.7499998775000001} PREDS {{259 0 0 0-2296 {}} {258 0 0 0-2165 {}}} SUCCS {{259 0 1.500 0-2298 {}} {258 0 1.500 0-2299 {}} {130 0 0 0-2079 {}}} CYCLES {}}
set a(0-2298) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-238 LOC {1 1.0 4 0.95 4 1.0 5 0.2999998749999999 5 0.2999998749999999} PREDS {{259 0 1.500 0-2297 {}}} SUCCS {{258 0 0 0-2079 {}}} CYCLES {}}
set a(0-2299) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-239 LOC {1 1.0 4 0.95 4 1.0 5 0.2999998749999999 5 0.2999998749999999} PREDS {{258 0 1.500 0-2297 {}}} SUCCS {{258 0 0 0-2079 {}}} CYCLES {}}
set a(0-2300) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:asn(VEC_LOOP:j)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-240 LOC {5 0.0 5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{128 0 0 0-2293 {}} {772 0 0 0-2079 {}}} SUCCS {{259 0 0 0-2079 {}}} CYCLES {}}
set a(0-2301) {AREA_SCORE {} NAME VEC_LOOP:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2079 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-241 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52312505} PREDS {{774 0 0 0-2343 {}}} SUCCS {{259 0 0 0-2302 {}} {130 0 0 0-2342 {}} {256 0 0 0-2343 {}}} CYCLES {}}
set a(0-2302) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:slc(VEC_LOOP:j)(11-0) TYPE READSLICE PAR 0-2079 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-242 LOC {0 1.0 1 0.0 1 0.0 1 0.52312505} PREDS {{259 0 0 0-2301 {}}} SUCCS {{258 0 0 0-2306 {}} {130 0 0 0-2342 {}}} CYCLES {}}
set a(0-2303) {AREA_SCORE {} NAME COMP_LOOP:k:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2079 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-243 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52312505} PREDS {} SUCCS {{259 0 0 0-2304 {}} {130 0 0 0-2342 {}}} CYCLES {}}
set a(0-2304) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#12 TYPE READSLICE PAR 0-2079 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-244 LOC {0 1.0 1 0.0 1 0.0 1 0.52312505} PREDS {{259 0 0 0-2303 {}}} SUCCS {{259 0 0 0-2305 {}} {130 0 0 0-2342 {}}} CYCLES {}}
set a(0-2305) {AREA_SCORE {} NAME VEC_LOOP:conc#6 TYPE CONCATENATE PAR 0-2079 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-245 LOC {0 1.0 1 0.52312505 1 0.52312505 1 0.52312505} PREDS {{259 0 0 0-2304 {}}} SUCCS {{259 0 0 0-2306 {}} {130 0 0 0-2342 {}}} CYCLES {}}
set a(0-2306) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,11,0,12) QUANTITY 2 NAME COMP_LOOP-4:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-2079 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-246 LOC {1 0.0 1 0.52312505 1 0.52312505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-2305 {}} {258 0 0 0-2302 {}}} SUCCS {{259 0 2.250 0-2307 {}} {258 0 2.250 0-2322 {}} {130 0 0 0-2342 {}}} CYCLES {}}
set a(0-2307) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2079 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-247 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-2306 {}} {774 0 2.250 0-2335 {}} {774 0 2.250 0-2322 {}}} SUCCS {{258 0 0 0-2317 {}} {256 0 0 0-2322 {}} {258 0 0 0-2324 {}} {256 0 0 0-2335 {}} {130 0 0 0-2342 {}}} CYCLES {}}
set a(0-2308) {AREA_SCORE {} NAME COMP_LOOP:k:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2079 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-248 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.39375004999999996} PREDS {} SUCCS {{259 0 0 0-2309 {}} {130 0 0 0-2342 {}}} CYCLES {}}
set a(0-2309) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#13 TYPE READSLICE PAR 0-2079 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-249 LOC {0 1.0 1 0.0 1 0.0 1 0.39375004999999996} PREDS {{259 0 0 0-2308 {}}} SUCCS {{259 0 0 0-2310 {}} {130 0 0 0-2342 {}}} CYCLES {}}
set a(0-2310) {AREA_SCORE {} NAME VEC_LOOP:conc#7 TYPE CONCATENATE PAR 0-2079 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-250 LOC {0 1.0 1 0.39375004999999996 1 0.39375004999999996 1 0.39375004999999996} PREDS {{259 0 0 0-2309 {}}} SUCCS {{258 0 0 0-2312 {}} {130 0 0 0-2342 {}}} CYCLES {}}
set a(0-2311) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-2079 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-251 LOC {0 1.0 1 0.39375004999999996 1 0.39375004999999996 1 0.39375004999999996} PREDS {} SUCCS {{259 0 0 0-2312 {}} {130 0 0 0-2342 {}}} CYCLES {}}
set a(0-2312) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,11) QUANTITY 2 NAME VEC_LOOP:acc#17 TYPE ACCU DELAY {1.03 ns} PAR 0-2079 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-252 LOC {1 0.0 1 0.39375004999999996 1 0.39375004999999996 1 0.523124925 1 0.523124925} PREDS {{259 0 0 0-2311 {}} {258 0 0 0-2310 {}}} SUCCS {{258 0 0 0-2315 {}} {130 0 0 0-2342 {}}} CYCLES {}}
set a(0-2313) {AREA_SCORE {} NAME VEC_LOOP:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2079 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-253 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52312505} PREDS {{774 0 0 0-2343 {}}} SUCCS {{259 0 0 0-2314 {}} {130 0 0 0-2342 {}} {256 0 0 0-2343 {}}} CYCLES {}}
set a(0-2314) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:slc(VEC_LOOP:j)(11-0)#5 TYPE READSLICE PAR 0-2079 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-254 LOC {0 1.0 1 0.0 1 0.0 1 0.52312505} PREDS {{259 0 0 0-2313 {}}} SUCCS {{259 0 0 0-2315 {}} {130 0 0 0-2342 {}}} CYCLES {}}
set a(0-2315) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,11,0,12) QUANTITY 2 NAME COMP_LOOP-4:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-2079 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-255 LOC {1 0.129375 1 0.52312505 1 0.52312505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-2314 {}} {258 0 0 0-2312 {}}} SUCCS {{259 0 2.250 0-2316 {}} {258 0 2.250 0-2335 {}} {130 0 0 0-2342 {}}} CYCLES {}}
set a(0-2316) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2079 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-256 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-2315 {}} {774 0 2.250 0-2335 {}} {774 0 2.250 0-2322 {}}} SUCCS {{259 0 0 0-2317 {}} {256 0 0 0-2322 {}} {258 0 0 0-2323 {}} {256 0 0 0-2335 {}} {130 0 0 0-2342 {}}} CYCLES {}}
set a(0-2317) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-2079 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-257 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-2316 {}} {258 0 0 0-2307 {}}} SUCCS {{259 0 0 0-2318 {}} {130 0 0 0-2342 {}}} CYCLES {}}
set a(0-2318) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.base TYPE {C-CORE PORT} PAR 0-2079 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-258 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-2317 {}} {128 0 0 0-2320 {}}} SUCCS {{258 0 0 0-2320 {}} {130 0 0 0-2342 {}}} CYCLES {}}
set a(0-2319) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.m TYPE {C-CORE PORT} PAR 0-2079 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-259 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-2320 {}}} SUCCS {{259 0 0 0-2320 {}} {130 0 0 0-2342 {}}} CYCLES {}}
set a(0-2320) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-4:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-2079 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-260 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-2319 {}} {258 0 0 0-2318 {}}} SUCCS {{128 0 0 0-2318 {}} {128 0 0 0-2319 {}} {259 0 0 0-2321 {}}} CYCLES {}}
set a(0-2321) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.return TYPE {C-CORE PORT} PAR 0-2079 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-261 LOC {3 0.04 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-2320 {}}} SUCCS {{259 0 2.250 0-2322 {}} {130 0 0 0-2342 {}}} CYCLES {}}
set a(0-2322) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2079 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-262 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-2322 {}} {259 0 2.250 0-2321 {}} {256 0 0 0-2316 {}} {256 0 0 0-2307 {}} {258 0 2.250 0-2306 {}} {774 0 0 0-2335 {}}} SUCCS {{774 0 2.250 0-2307 {}} {774 0 2.250 0-2316 {}} {774 0 0 0-2322 {}} {258 0 0 0-2335 {}} {130 0 0 0-2342 {}}} CYCLES {}}
set a(0-2323) {AREA_SCORE {} NAME COMP_LOOP-4:factor2:not TYPE NOT PAR 0-2079 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-263 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-2316 {}}} SUCCS {{259 0 0 0-2324 {}} {130 0 0 0-2342 {}}} CYCLES {}}
set a(0-2324) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-2079 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-264 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-2323 {}} {258 0 0 0-2307 {}}} SUCCS {{259 0 0 0-2325 {}} {130 0 0 0-2342 {}}} CYCLES {}}
set a(0-2325) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.base TYPE {C-CORE PORT} PAR 0-2079 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-265 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-2324 {}} {128 0 0 0-2327 {}}} SUCCS {{258 0 0 0-2327 {}} {130 0 0 0-2342 {}}} CYCLES {}}
set a(0-2326) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.m TYPE {C-CORE PORT} PAR 0-2079 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-266 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-2327 {}}} SUCCS {{259 0 0 0-2327 {}} {130 0 0 0-2342 {}}} CYCLES {}}
set a(0-2327) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-4:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-2079 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-267 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-2326 {}} {258 0 0 0-2325 {}}} SUCCS {{128 0 0 0-2325 {}} {128 0 0 0-2326 {}} {259 0 0 0-2328 {}}} CYCLES {}}
set a(0-2328) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.return TYPE {C-CORE PORT} PAR 0-2079 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-268 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-2327 {}}} SUCCS {{259 0 0 0-2329 {}} {130 0 0 0-2342 {}}} CYCLES {}}
set a(0-2329) {AREA_SCORE {} NAME COMP_LOOP-4:mult.x TYPE {C-CORE PORT} PAR 0-2079 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-269 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-2328 {}} {128 0 0 0-2333 {}}} SUCCS {{258 0 0 0-2333 {}} {130 0 0 0-2342 {}}} CYCLES {}}
set a(0-2330) {AREA_SCORE {} NAME COMP_LOOP-4:mult.y TYPE {C-CORE PORT} PAR 0-2079 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-270 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-2333 {}}} SUCCS {{258 0 0 0-2333 {}} {130 0 0 0-2342 {}}} CYCLES {}}
set a(0-2331) {AREA_SCORE {} NAME COMP_LOOP-4:mult.y_ TYPE {C-CORE PORT} PAR 0-2079 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-271 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-2333 {}}} SUCCS {{258 0 0 0-2333 {}} {130 0 0 0-2342 {}}} CYCLES {}}
set a(0-2332) {AREA_SCORE {} NAME COMP_LOOP-4:mult.p TYPE {C-CORE PORT} PAR 0-2079 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-272 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-2333 {}}} SUCCS {{259 0 0 0-2333 {}} {130 0 0 0-2342 {}}} CYCLES {}}
set a(0-2333) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-4:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-2079 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-273 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-2332 {}} {258 0 0 0-2331 {}} {258 0 0 0-2330 {}} {258 0 0 0-2329 {}}} SUCCS {{128 0 0 0-2329 {}} {128 0 0 0-2330 {}} {128 0 0 0-2331 {}} {128 0 0 0-2332 {}} {259 0 0 0-2334 {}}} CYCLES {}}
set a(0-2334) {AREA_SCORE {} NAME COMP_LOOP-4:mult.return TYPE {C-CORE PORT} PAR 0-2079 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-274 LOC {6 0.04 6 0.6562500499999999 6 0.6562500499999999 6 0.6562500499999999} PREDS {{259 0 0 0-2333 {}}} SUCCS {{259 0 2.250 0-2335 {}} {130 0 0 0-2342 {}}} CYCLES {}}
set a(0-2335) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2079 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-275 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-2335 {}} {259 0 2.250 0-2334 {}} {258 0 0 0-2322 {}} {256 0 0 0-2316 {}} {258 0 2.250 0-2315 {}} {256 0 0 0-2307 {}}} SUCCS {{774 0 2.250 0-2307 {}} {774 0 2.250 0-2316 {}} {774 0 0 0-2322 {}} {774 0 0 0-2335 {}} {130 0 0 0-2342 {}}} CYCLES {}}
set a(0-2336) {AREA_SCORE {} NAME VEC_LOOP:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2079 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-276 LOC {0 1.0 1 0.6812500499999999 1 0.6812500499999999 1 0.6812500499999999 7 0.6812500499999999} PREDS {{774 0 0 0-2343 {}}} SUCCS {{259 0 0 0-2337 {}} {130 0 0 0-2342 {}} {256 0 0 0-2343 {}}} CYCLES {}}
set a(0-2337) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.36 ns} PAR 0-2079 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-277 LOC {1 0.0 1 0.6812500499999999 1 0.6812500499999999 1 0.851874925 7 0.851874925} PREDS {{259 0 0 0-2336 {}}} SUCCS {{259 0 0 0-2338 {}} {130 0 0 0-2342 {}} {258 0 0 0-2343 {}}} CYCLES {}}
set a(0-2338) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:slc(VEC_LOOP:j)(31-12) TYPE READSLICE PAR 0-2079 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-278 LOC {1 0.170625 1 0.85187505 1 0.85187505 7 0.85187505} PREDS {{259 0 0 0-2337 {}}} SUCCS {{259 0 0 0-2339 {}} {130 0 0 0-2342 {}}} CYCLES {}}
set a(0-2339) {AREA_SCORE 20.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(20,0,1,1,21) QUANTITY 1 NAME COMP_LOOP-4:VEC_LOOP:acc TYPE ACCU DELAY {1.18 ns} PAR 0-2079 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-279 LOC {1 0.170625 1 0.85187505 1 0.85187505 1 0.999999925 7 0.999999925} PREDS {{259 0 0 0-2338 {}}} SUCCS {{259 0 0 0-2340 {}} {130 0 0 0-2342 {}}} CYCLES {}}
set a(0-2340) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:slc(VEC_LOOP:acc)(20) TYPE READSLICE PAR 0-2079 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-280 LOC {1 0.31874995 1 1.0 1 1.0 7 1.0} PREDS {{259 0 0 0-2339 {}}} SUCCS {{259 0 0 0-2341 {}} {130 0 0 0-2342 {}}} CYCLES {}}
set a(0-2341) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:not TYPE NOT PAR 0-2079 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-281 LOC {1 0.31874995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-2340 {}}} SUCCS {{259 0 0 0-2342 {}}} CYCLES {}}
set a(0-2342) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-2079 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-282 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-2341 {}} {130 0 0 0-2340 {}} {130 0 0 0-2339 {}} {130 0 0 0-2338 {}} {130 0 0 0-2337 {}} {130 0 0 0-2336 {}} {130 0 0 0-2335 {}} {130 0 0 0-2334 {}} {130 0 0 0-2332 {}} {130 0 0 0-2331 {}} {130 0 0 0-2330 {}} {130 0 0 0-2329 {}} {130 0 0 0-2328 {}} {130 0 0 0-2326 {}} {130 0 0 0-2325 {}} {130 0 0 0-2324 {}} {130 0 0 0-2323 {}} {130 0 0 0-2322 {}} {130 0 0 0-2321 {}} {130 0 0 0-2319 {}} {130 0 0 0-2318 {}} {130 0 0 0-2317 {}} {130 0 0 0-2316 {}} {130 0 0 0-2315 {}} {130 0 0 0-2314 {}} {130 0 0 0-2313 {}} {130 0 0 0-2312 {}} {130 0 0 0-2311 {}} {130 0 0 0-2310 {}} {130 0 0 0-2309 {}} {130 0 0 0-2308 {}} {130 0 0 0-2307 {}} {130 0 0 0-2306 {}} {130 0 0 0-2305 {}} {130 0 0 0-2304 {}} {130 0 0 0-2303 {}} {130 0 0 0-2302 {}} {130 0 0 0-2301 {}}} SUCCS {{129 0 0 0-2343 {}}} CYCLES {}}
set a(0-2343) {AREA_SCORE {} NAME asn(VEC_LOOP:j#4.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2079 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-2343 {}} {129 0 0 0-2342 {}} {258 0 0 0-2337 {}} {256 0 0 0-2336 {}} {256 0 0 0-2313 {}} {256 0 0 0-2301 {}}} SUCCS {{774 0 0 0-2301 {}} {774 0 0 0-2313 {}} {774 0 0 0-2336 {}} {772 0 0 0-2343 {}}} CYCLES {}}
set a(0-2079) {CHI {0-2301 0-2302 0-2303 0-2304 0-2305 0-2306 0-2307 0-2308 0-2309 0-2310 0-2311 0-2312 0-2313 0-2314 0-2315 0-2316 0-2317 0-2318 0-2319 0-2320 0-2321 0-2322 0-2323 0-2324 0-2325 0-2326 0-2327 0-2328 0-2329 0-2330 0-2331 0-2332 0-2333 0-2334 0-2335 0-2336 0-2337 0-2338 0-2339 0-2340 0-2341 0-2342 0-2343} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {9030 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 9030 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 9030 NAME COMP_LOOP-4:VEC_LOOP TYPE LOOP DELAY {90310.00 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-283 LOC {5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-2300 {}} {258 0 0 0-2299 {}} {258 0 0 0-2298 {}} {130 0 0 0-2297 {}} {130 0 0 0-2296 {}} {130 0 0 0-2295 {}} {130 0 0 0-2294 {}} {64 0 0 0-2293 {}} {64 0 0 0-2078 {}} {774 0 0 0-2602 {}}} SUCCS {{772 0 0 0-2300 {}} {131 0 0 0-2344 {}} {130 0 0 0-2345 {}} {130 0 0 0-2346 {}} {130 0 0 0-2347 {}} {130 0 0 0-2348 {}} {130 0 0 0-2349 {}} {130 0 0 0-2350 {}} {130 0 0 0-2351 {}} {130 0 0 0-2352 {}} {130 0 0 0-2353 {}} {64 0 0 0-2080 {}} {256 0 0 0-2602 {}}} CYCLES {}}
set a(0-2344) {AREA_SCORE {} NAME COMP_LOOP-5:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-284 LOC {5 1.0 6 0.8687499999999999 6 0.8687499999999999 6 0.8687499999999999} PREDS {{131 0 0 0-2079 {}}} SUCCS {{259 0 0 0-2345 {}} {130 0 0 0-2353 {}}} CYCLES {}}
set a(0-2345) {AREA_SCORE {} NAME COMP_LOOP-5:not#3 TYPE NOT PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-285 LOC {5 1.0 6 0.8687499999999999 6 0.8687499999999999 6 0.8687499999999999} PREDS {{259 0 0 0-2344 {}} {130 0 0 0-2079 {}}} SUCCS {{259 0 0 0-2346 {}} {130 0 0 0-2353 {}}} CYCLES {}}
set a(0-2346) {AREA_SCORE {} NAME COMP_LOOP-5:COMP_LOOP:conc TYPE CONCATENATE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-286 LOC {5 1.0 6 0.8687499999999999 6 0.8687499999999999 6 0.8687499999999999} PREDS {{259 0 0 0-2345 {}} {130 0 0 0-2079 {}}} SUCCS {{258 0 0 0-2350 {}} {130 0 0 0-2353 {}}} CYCLES {}}
set a(0-2347) {AREA_SCORE {} NAME COMP_LOOP:k:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-287 LOC {5 1.0 6 0.0 6 0.0 6 0.0 6 0.8687499999999999} PREDS {{130 0 0 0-2079 {}} {774 0 0 0-2602 {}}} SUCCS {{259 0 0 0-2348 {}} {130 0 0 0-2353 {}} {256 0 0 0-2602 {}}} CYCLES {}}
set a(0-2348) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#14 TYPE READSLICE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-288 LOC {5 1.0 6 0.0 6 0.0 6 0.8687499999999999} PREDS {{259 0 0 0-2347 {}} {130 0 0 0-2079 {}}} SUCCS {{259 0 0 0-2349 {}} {130 0 0 0-2353 {}}} CYCLES {}}
set a(0-2349) {AREA_SCORE {} NAME COMP_LOOP:conc#12 TYPE CONCATENATE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-289 LOC {5 1.0 6 0.8687499999999999 6 0.8687499999999999 6 0.8687499999999999} PREDS {{259 0 0 0-2348 {}} {130 0 0 0-2079 {}}} SUCCS {{259 0 0 0-2350 {}} {130 0 0 0-2353 {}}} CYCLES {}}
set a(0-2350) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 5 NAME COMP_LOOP-5:acc TYPE ACCU DELAY {1.05 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-290 LOC {6 0.0 6 0.8687499999999999 6 0.8687499999999999 6 0.9999998749999999 6 0.9999998749999999} PREDS {{259 0 0 0-2349 {}} {258 0 0 0-2346 {}} {130 0 0 0-2079 {}}} SUCCS {{259 0 0 0-2351 {}} {130 0 0 0-2353 {}}} CYCLES {}}
set a(0-2351) {AREA_SCORE {} NAME COMP_LOOP-5:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-291 LOC {6 0.13125 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-2350 {}} {130 0 0 0-2079 {}}} SUCCS {{259 0 0 0-2352 {}} {130 0 0 0-2353 {}}} CYCLES {}}
set a(0-2352) {AREA_SCORE {} NAME COMP_LOOP-5:not TYPE NOT PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-292 LOC {6 0.13125 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-2351 {}} {130 0 0 0-2079 {}}} SUCCS {{259 0 0 0-2353 {}}} CYCLES {}}
set a(0-2353) {AREA_SCORE {} NAME COMP_LOOP-5:break(COMP_LOOP) TYPE TERMINATE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-293 LOC {6 0.13125 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-2352 {}} {130 0 0 0-2351 {}} {130 0 0 0-2350 {}} {130 0 0 0-2349 {}} {130 0 0 0-2348 {}} {130 0 0 0-2347 {}} {130 0 0 0-2346 {}} {130 0 0 0-2345 {}} {130 0 0 0-2344 {}} {130 0 0 0-2079 {}}} SUCCS {{128 0 0 0-2362 {}} {64 0 0 0-2080 {}}} CYCLES {}}
set a(0-2354) {AREA_SCORE {} NAME COMP_LOOP:k:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-294 LOC {0 1.0 5 0.0 5 0.0 5 0.0 5 0.27628055} PREDS {{774 0 0 0-2602 {}}} SUCCS {{259 0 0 0-2355 {}} {130 0 0 0-2080 {}} {256 0 0 0-2602 {}}} CYCLES {}}
set a(0-2355) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#15 TYPE READSLICE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-295 LOC {0 1.0 5 0.0 5 0.0 5 0.27628055} PREDS {{259 0 0 0-2354 {}}} SUCCS {{259 0 0 0-2356 {}} {130 0 0 0-2080 {}}} CYCLES {}}
set a(0-2356) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#8 TYPE CONCATENATE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-296 LOC {0 1.0 5 0.27628055 5 0.27628055 5 0.27628055} PREDS {{259 0 0 0-2355 {}}} SUCCS {{259 0 0 0-2357 {}} {130 0 0 0-2080 {}}} CYCLES {}}
set a(0-2357) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,12) QUANTITY 1 NAME COMP_LOOP-5:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-297 LOC {1 0.18687499999999999 5 0.27628055 5 0.27628055 5 0.7499998775000001 5 0.7499998775000001} PREDS {{259 0 0 0-2356 {}} {258 0 0 0-2165 {}}} SUCCS {{259 0 0 0-2358 {}} {258 0 0 0-2360 {}} {130 0 0 0-2080 {}}} CYCLES {}}
set a(0-2358) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#22 TYPE CONCATENATE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-298 LOC {1 0.6605944499999999 5 0.75 5 0.75 5 0.75} PREDS {{259 0 0 0-2357 {}}} SUCCS {{259 0 1.500 0-2359 {}} {130 0 0 0-2080 {}}} CYCLES {}}
set a(0-2359) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-299 LOC {1 1.0 5 0.95 5 1.0 6 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 1.500 0-2358 {}}} SUCCS {{258 0 0 0-2080 {}}} CYCLES {}}
set a(0-2360) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#5 TYPE CONCATENATE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-300 LOC {1 0.6605944499999999 5 0.75 5 0.75 5 0.75} PREDS {{258 0 0 0-2357 {}}} SUCCS {{259 0 1.500 0-2361 {}} {130 0 0 0-2080 {}}} CYCLES {}}
set a(0-2361) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-301 LOC {1 1.0 5 0.95 5 1.0 6 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 1.500 0-2360 {}}} SUCCS {{258 0 0 0-2080 {}}} CYCLES {}}
set a(0-2362) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:j:asn(VEC_LOOP:j)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-302 LOC {6 0.0 6 1.0 6 1.0 6 1.0 6 1.0} PREDS {{128 0 0 0-2353 {}} {772 0 0 0-2080 {}}} SUCCS {{259 0 0 0-2080 {}}} CYCLES {}}
set a(0-2363) {AREA_SCORE {} NAME VEC_LOOP:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2080 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-303 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52687505} PREDS {{774 0 0 0-2411 {}}} SUCCS {{259 0 0 0-2364 {}} {130 0 0 0-2410 {}} {256 0 0 0-2411 {}}} CYCLES {}}
set a(0-2364) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j#5)(11-2) TYPE READSLICE PAR 0-2080 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-304 LOC {0 1.0 1 0.0 1 0.0 1 0.52687505} PREDS {{259 0 0 0-2363 {}}} SUCCS {{258 0 0 0-2368 {}} {130 0 0 0-2410 {}}} CYCLES {}}
set a(0-2365) {AREA_SCORE {} NAME COMP_LOOP:k:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2080 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-305 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52687505} PREDS {} SUCCS {{259 0 0 0-2366 {}} {130 0 0 0-2410 {}}} CYCLES {}}
set a(0-2366) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#16 TYPE READSLICE PAR 0-2080 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-306 LOC {0 1.0 1 0.0 1 0.0 1 0.52687505} PREDS {{259 0 0 0-2365 {}}} SUCCS {{259 0 0 0-2367 {}} {130 0 0 0-2410 {}}} CYCLES {}}
set a(0-2367) {AREA_SCORE {} NAME VEC_LOOP:conc#8 TYPE CONCATENATE PAR 0-2080 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-307 LOC {0 1.0 1 0.52687505 1 0.52687505 1 0.52687505} PREDS {{259 0 0 0-2366 {}}} SUCCS {{259 0 0 0-2368 {}} {130 0 0 0-2410 {}}} CYCLES {}}
set a(0-2368) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,11) QUANTITY 2 NAME VEC_LOOP:acc#12 TYPE ACCU DELAY {1.03 ns} PAR 0-2080 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-308 LOC {1 0.0 1 0.52687505 1 0.52687505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-2367 {}} {258 0 0 0-2364 {}}} SUCCS {{258 0 0 0-2371 {}} {258 0 0 0-2389 {}} {130 0 0 0-2410 {}}} CYCLES {}}
set a(0-2369) {AREA_SCORE {} NAME VEC_LOOP:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2080 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-309 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.6562500499999999} PREDS {{774 0 0 0-2411 {}}} SUCCS {{259 0 0 0-2370 {}} {130 0 0 0-2410 {}} {256 0 0 0-2411 {}}} CYCLES {}}
set a(0-2370) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j#5)(1-0)#1 TYPE READSLICE PAR 0-2080 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-310 LOC {0 1.0 1 0.0 1 0.0 1 0.6562500499999999} PREDS {{259 0 0 0-2369 {}}} SUCCS {{259 0 0 0-2371 {}} {130 0 0 0-2410 {}}} CYCLES {}}
set a(0-2371) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-2080 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-311 LOC {1 0.129375 1 0.6562500499999999 1 0.6562500499999999 1 0.6562500499999999} PREDS {{259 0 0 0-2370 {}} {258 0 0 0-2368 {}}} SUCCS {{259 0 2.250 0-2372 {}} {130 0 0 0-2410 {}}} CYCLES {}}
set a(0-2372) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#8 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2080 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-312 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-2371 {}} {774 0 2.250 0-2403 {}} {774 0 2.250 0-2390 {}}} SUCCS {{258 0 0 0-2382 {}} {256 0 0 0-2390 {}} {258 0 0 0-2392 {}} {256 0 0 0-2403 {}} {130 0 0 0-2410 {}}} CYCLES {}}
set a(0-2373) {AREA_SCORE {} NAME COMP_LOOP:k:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2080 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-313 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.39375004999999996} PREDS {} SUCCS {{259 0 0 0-2374 {}} {130 0 0 0-2410 {}}} CYCLES {}}
set a(0-2374) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#17 TYPE READSLICE PAR 0-2080 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-314 LOC {0 1.0 1 0.0 1 0.0 1 0.39375004999999996} PREDS {{259 0 0 0-2373 {}}} SUCCS {{259 0 0 0-2375 {}} {130 0 0 0-2410 {}}} CYCLES {}}
set a(0-2375) {AREA_SCORE {} NAME VEC_LOOP:conc#9 TYPE CONCATENATE PAR 0-2080 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-315 LOC {0 1.0 1 0.39375004999999996 1 0.39375004999999996 1 0.39375004999999996} PREDS {{259 0 0 0-2374 {}}} SUCCS {{258 0 0 0-2377 {}} {130 0 0 0-2410 {}}} CYCLES {}}
set a(0-2376) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-2080 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-316 LOC {0 1.0 1 0.39375004999999996 1 0.39375004999999996 1 0.39375004999999996} PREDS {} SUCCS {{259 0 0 0-2377 {}} {130 0 0 0-2410 {}}} CYCLES {}}
set a(0-2377) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,11) QUANTITY 2 NAME VEC_LOOP:acc#18 TYPE ACCU DELAY {1.03 ns} PAR 0-2080 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-317 LOC {1 0.0 1 0.39375004999999996 1 0.39375004999999996 1 0.523124925 1 0.523124925} PREDS {{259 0 0 0-2376 {}} {258 0 0 0-2375 {}}} SUCCS {{258 0 0 0-2380 {}} {130 0 0 0-2410 {}}} CYCLES {}}
set a(0-2378) {AREA_SCORE {} NAME VEC_LOOP:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2080 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-318 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52312505} PREDS {{774 0 0 0-2411 {}}} SUCCS {{259 0 0 0-2379 {}} {130 0 0 0-2410 {}} {256 0 0 0-2411 {}}} CYCLES {}}
set a(0-2379) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:slc(VEC_LOOP:j)(11-0)#5 TYPE READSLICE PAR 0-2080 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-319 LOC {0 1.0 1 0.0 1 0.0 1 0.52312505} PREDS {{259 0 0 0-2378 {}}} SUCCS {{259 0 0 0-2380 {}} {130 0 0 0-2410 {}}} CYCLES {}}
set a(0-2380) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,11,0,12) QUANTITY 2 NAME COMP_LOOP-5:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-2080 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-320 LOC {1 0.129375 1 0.52312505 1 0.52312505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-2379 {}} {258 0 0 0-2377 {}}} SUCCS {{259 0 2.250 0-2381 {}} {258 0 2.250 0-2403 {}} {130 0 0 0-2410 {}}} CYCLES {}}
set a(0-2381) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#9 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2080 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-321 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-2380 {}} {774 0 2.250 0-2403 {}} {774 0 2.250 0-2390 {}}} SUCCS {{259 0 0 0-2382 {}} {256 0 0 0-2390 {}} {258 0 0 0-2391 {}} {256 0 0 0-2403 {}} {130 0 0 0-2410 {}}} CYCLES {}}
set a(0-2382) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-5:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-2080 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-322 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-2381 {}} {258 0 0 0-2372 {}}} SUCCS {{259 0 0 0-2383 {}} {130 0 0 0-2410 {}}} CYCLES {}}
set a(0-2383) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_add.base TYPE {C-CORE PORT} PAR 0-2080 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-323 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-2382 {}} {128 0 0 0-2385 {}}} SUCCS {{258 0 0 0-2385 {}} {130 0 0 0-2410 {}}} CYCLES {}}
set a(0-2384) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_add.m TYPE {C-CORE PORT} PAR 0-2080 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-324 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-2385 {}}} SUCCS {{259 0 0 0-2385 {}} {130 0 0 0-2410 {}}} CYCLES {}}
set a(0-2385) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-5:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-2080 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-325 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-2384 {}} {258 0 0 0-2383 {}}} SUCCS {{128 0 0 0-2383 {}} {128 0 0 0-2384 {}} {259 0 0 0-2386 {}}} CYCLES {}}
set a(0-2386) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_add.return TYPE {C-CORE PORT} PAR 0-2080 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-326 LOC {3 0.04 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-2385 {}}} SUCCS {{258 0 2.250 0-2390 {}} {130 0 0 0-2410 {}}} CYCLES {}}
set a(0-2387) {AREA_SCORE {} NAME VEC_LOOP:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2080 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-327 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.6562500499999999} PREDS {{774 0 0 0-2411 {}}} SUCCS {{259 0 0 0-2388 {}} {130 0 0 0-2410 {}} {256 0 0 0-2411 {}}} CYCLES {}}
set a(0-2388) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j#5)(1-0) TYPE READSLICE PAR 0-2080 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-328 LOC {0 1.0 1 0.0 1 0.0 5 0.6562500499999999} PREDS {{259 0 0 0-2387 {}}} SUCCS {{259 0 0 0-2389 {}} {130 0 0 0-2410 {}}} CYCLES {}}
set a(0-2389) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-2080 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-329 LOC {1 0.129375 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-2388 {}} {258 0 0 0-2368 {}}} SUCCS {{259 0 2.250 0-2390 {}} {130 0 0 0-2410 {}}} CYCLES {}}
set a(0-2390) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#8 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2080 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-330 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-2390 {}} {259 0 2.250 0-2389 {}} {258 0 2.250 0-2386 {}} {256 0 0 0-2381 {}} {256 0 0 0-2372 {}} {774 0 0 0-2403 {}}} SUCCS {{774 0 2.250 0-2372 {}} {774 0 2.250 0-2381 {}} {774 0 0 0-2390 {}} {258 0 0 0-2403 {}} {130 0 0 0-2410 {}}} CYCLES {}}
set a(0-2391) {AREA_SCORE {} NAME COMP_LOOP-5:factor2:not TYPE NOT PAR 0-2080 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-331 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-2381 {}}} SUCCS {{259 0 0 0-2392 {}} {130 0 0 0-2410 {}}} CYCLES {}}
set a(0-2392) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-5:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-2080 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-332 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-2391 {}} {258 0 0 0-2372 {}}} SUCCS {{259 0 0 0-2393 {}} {130 0 0 0-2410 {}}} CYCLES {}}
set a(0-2393) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_sub.base TYPE {C-CORE PORT} PAR 0-2080 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-333 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-2392 {}} {128 0 0 0-2395 {}}} SUCCS {{258 0 0 0-2395 {}} {130 0 0 0-2410 {}}} CYCLES {}}
set a(0-2394) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_sub.m TYPE {C-CORE PORT} PAR 0-2080 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-334 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-2395 {}}} SUCCS {{259 0 0 0-2395 {}} {130 0 0 0-2410 {}}} CYCLES {}}
set a(0-2395) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-5:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-2080 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-335 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-2394 {}} {258 0 0 0-2393 {}}} SUCCS {{128 0 0 0-2393 {}} {128 0 0 0-2394 {}} {259 0 0 0-2396 {}}} CYCLES {}}
set a(0-2396) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_sub.return TYPE {C-CORE PORT} PAR 0-2080 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-336 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-2395 {}}} SUCCS {{259 0 0 0-2397 {}} {130 0 0 0-2410 {}}} CYCLES {}}
set a(0-2397) {AREA_SCORE {} NAME COMP_LOOP-5:mult.x TYPE {C-CORE PORT} PAR 0-2080 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-337 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-2396 {}} {128 0 0 0-2401 {}}} SUCCS {{258 0 0 0-2401 {}} {130 0 0 0-2410 {}}} CYCLES {}}
set a(0-2398) {AREA_SCORE {} NAME COMP_LOOP-5:mult.y TYPE {C-CORE PORT} PAR 0-2080 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-338 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-2401 {}}} SUCCS {{258 0 0 0-2401 {}} {130 0 0 0-2410 {}}} CYCLES {}}
set a(0-2399) {AREA_SCORE {} NAME COMP_LOOP-5:mult.y_ TYPE {C-CORE PORT} PAR 0-2080 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-339 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-2401 {}}} SUCCS {{258 0 0 0-2401 {}} {130 0 0 0-2410 {}}} CYCLES {}}
set a(0-2400) {AREA_SCORE {} NAME COMP_LOOP-5:mult.p TYPE {C-CORE PORT} PAR 0-2080 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-340 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-2401 {}}} SUCCS {{259 0 0 0-2401 {}} {130 0 0 0-2410 {}}} CYCLES {}}
set a(0-2401) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-5:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-2080 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-341 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-2400 {}} {258 0 0 0-2399 {}} {258 0 0 0-2398 {}} {258 0 0 0-2397 {}}} SUCCS {{128 0 0 0-2397 {}} {128 0 0 0-2398 {}} {128 0 0 0-2399 {}} {128 0 0 0-2400 {}} {259 0 0 0-2402 {}}} CYCLES {}}
set a(0-2402) {AREA_SCORE {} NAME COMP_LOOP-5:mult.return TYPE {C-CORE PORT} PAR 0-2080 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-342 LOC {6 0.04 6 0.6562500499999999 6 0.6562500499999999 6 0.6562500499999999} PREDS {{259 0 0 0-2401 {}}} SUCCS {{259 0 2.250 0-2403 {}} {130 0 0 0-2410 {}}} CYCLES {}}
set a(0-2403) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#9 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2080 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-343 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-2403 {}} {259 0 2.250 0-2402 {}} {258 0 0 0-2390 {}} {256 0 0 0-2381 {}} {258 0 2.250 0-2380 {}} {256 0 0 0-2372 {}}} SUCCS {{774 0 2.250 0-2372 {}} {774 0 2.250 0-2381 {}} {774 0 0 0-2390 {}} {774 0 0 0-2403 {}} {130 0 0 0-2410 {}}} CYCLES {}}
set a(0-2404) {AREA_SCORE {} NAME VEC_LOOP:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2080 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-344 LOC {0 1.0 1 0.6812500499999999 1 0.6812500499999999 1 0.6812500499999999 7 0.6812500499999999} PREDS {{774 0 0 0-2411 {}}} SUCCS {{259 0 0 0-2405 {}} {130 0 0 0-2410 {}} {256 0 0 0-2411 {}}} CYCLES {}}
set a(0-2405) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-5:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.36 ns} PAR 0-2080 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-345 LOC {1 0.0 1 0.6812500499999999 1 0.6812500499999999 1 0.851874925 7 0.851874925} PREDS {{259 0 0 0-2404 {}}} SUCCS {{259 0 0 0-2406 {}} {130 0 0 0-2410 {}} {258 0 0 0-2411 {}}} CYCLES {}}
set a(0-2406) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:slc(VEC_LOOP:j)(31-12) TYPE READSLICE PAR 0-2080 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-346 LOC {1 0.170625 1 0.85187505 1 0.85187505 7 0.85187505} PREDS {{259 0 0 0-2405 {}}} SUCCS {{259 0 0 0-2407 {}} {130 0 0 0-2410 {}}} CYCLES {}}
set a(0-2407) {AREA_SCORE 20.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(20,0,1,1,21) QUANTITY 1 NAME COMP_LOOP-5:VEC_LOOP:acc TYPE ACCU DELAY {1.18 ns} PAR 0-2080 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-347 LOC {1 0.170625 1 0.85187505 1 0.85187505 1 0.999999925 7 0.999999925} PREDS {{259 0 0 0-2406 {}}} SUCCS {{259 0 0 0-2408 {}} {130 0 0 0-2410 {}}} CYCLES {}}
set a(0-2408) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:slc(VEC_LOOP:acc)(20) TYPE READSLICE PAR 0-2080 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-348 LOC {1 0.31874995 1 1.0 1 1.0 7 1.0} PREDS {{259 0 0 0-2407 {}}} SUCCS {{259 0 0 0-2409 {}} {130 0 0 0-2410 {}}} CYCLES {}}
set a(0-2409) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:not TYPE NOT PAR 0-2080 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-349 LOC {1 0.31874995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-2408 {}}} SUCCS {{259 0 0 0-2410 {}}} CYCLES {}}
set a(0-2410) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-2080 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-350 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-2409 {}} {130 0 0 0-2408 {}} {130 0 0 0-2407 {}} {130 0 0 0-2406 {}} {130 0 0 0-2405 {}} {130 0 0 0-2404 {}} {130 0 0 0-2403 {}} {130 0 0 0-2402 {}} {130 0 0 0-2400 {}} {130 0 0 0-2399 {}} {130 0 0 0-2398 {}} {130 0 0 0-2397 {}} {130 0 0 0-2396 {}} {130 0 0 0-2394 {}} {130 0 0 0-2393 {}} {130 0 0 0-2392 {}} {130 0 0 0-2391 {}} {130 0 0 0-2390 {}} {130 0 0 0-2389 {}} {130 0 0 0-2388 {}} {130 0 0 0-2387 {}} {130 0 0 0-2386 {}} {130 0 0 0-2384 {}} {130 0 0 0-2383 {}} {130 0 0 0-2382 {}} {130 0 0 0-2381 {}} {130 0 0 0-2380 {}} {130 0 0 0-2379 {}} {130 0 0 0-2378 {}} {130 0 0 0-2377 {}} {130 0 0 0-2376 {}} {130 0 0 0-2375 {}} {130 0 0 0-2374 {}} {130 0 0 0-2373 {}} {130 0 0 0-2372 {}} {130 0 0 0-2371 {}} {130 0 0 0-2370 {}} {130 0 0 0-2369 {}} {130 0 0 0-2368 {}} {130 0 0 0-2367 {}} {130 0 0 0-2366 {}} {130 0 0 0-2365 {}} {130 0 0 0-2364 {}} {130 0 0 0-2363 {}}} SUCCS {{129 0 0 0-2411 {}}} CYCLES {}}
set a(0-2411) {AREA_SCORE {} NAME asn(VEC_LOOP:j#5.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2080 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-2411 {}} {129 0 0 0-2410 {}} {258 0 0 0-2405 {}} {256 0 0 0-2404 {}} {256 0 0 0-2387 {}} {256 0 0 0-2378 {}} {256 0 0 0-2369 {}} {256 0 0 0-2363 {}}} SUCCS {{774 0 0 0-2363 {}} {774 0 0 0-2369 {}} {774 0 0 0-2378 {}} {774 0 0 0-2387 {}} {774 0 0 0-2404 {}} {772 0 0 0-2411 {}}} CYCLES {}}
set a(0-2080) {CHI {0-2363 0-2364 0-2365 0-2366 0-2367 0-2368 0-2369 0-2370 0-2371 0-2372 0-2373 0-2374 0-2375 0-2376 0-2377 0-2378 0-2379 0-2380 0-2381 0-2382 0-2383 0-2384 0-2385 0-2386 0-2387 0-2388 0-2389 0-2390 0-2391 0-2392 0-2393 0-2394 0-2395 0-2396 0-2397 0-2398 0-2399 0-2400 0-2401 0-2402 0-2403 0-2404 0-2405 0-2406 0-2407 0-2408 0-2409 0-2410 0-2411} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {9030 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 9030 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 9030 NAME COMP_LOOP-5:VEC_LOOP TYPE LOOP DELAY {90310.00 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-351 LOC {6 1.0 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-2362 {}} {258 0 0 0-2361 {}} {130 0 0 0-2360 {}} {258 0 0 0-2359 {}} {130 0 0 0-2358 {}} {130 0 0 0-2357 {}} {130 0 0 0-2356 {}} {130 0 0 0-2355 {}} {130 0 0 0-2354 {}} {64 0 0 0-2353 {}} {64 0 0 0-2079 {}} {774 0 0 0-2602 {}}} SUCCS {{772 0 0 0-2362 {}} {131 0 0 0-2412 {}} {130 0 0 0-2413 {}} {130 0 0 0-2414 {}} {130 0 0 0-2415 {}} {130 0 0 0-2416 {}} {130 0 0 0-2417 {}} {130 0 0 0-2418 {}} {130 0 0 0-2419 {}} {130 0 0 0-2420 {}} {130 0 0 0-2421 {}} {64 0 0 0-2081 {}} {256 0 0 0-2602 {}}} CYCLES {}}
set a(0-2412) {AREA_SCORE {} NAME COMP_LOOP-6:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-352 LOC {6 1.0 7 0.8687499999999999 7 0.8687499999999999 7 0.8687499999999999} PREDS {{131 0 0 0-2080 {}}} SUCCS {{259 0 0 0-2413 {}} {130 0 0 0-2421 {}}} CYCLES {}}
set a(0-2413) {AREA_SCORE {} NAME COMP_LOOP-6:not#3 TYPE NOT PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-353 LOC {6 1.0 7 0.8687499999999999 7 0.8687499999999999 7 0.8687499999999999} PREDS {{259 0 0 0-2412 {}} {130 0 0 0-2080 {}}} SUCCS {{259 0 0 0-2414 {}} {130 0 0 0-2421 {}}} CYCLES {}}
set a(0-2414) {AREA_SCORE {} NAME COMP_LOOP-6:COMP_LOOP:conc TYPE CONCATENATE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-354 LOC {6 1.0 7 0.8687499999999999 7 0.8687499999999999 7 0.8687499999999999} PREDS {{259 0 0 0-2413 {}} {130 0 0 0-2080 {}}} SUCCS {{258 0 0 0-2418 {}} {130 0 0 0-2421 {}}} CYCLES {}}
set a(0-2415) {AREA_SCORE {} NAME COMP_LOOP:k:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-355 LOC {6 1.0 7 0.0 7 0.0 7 0.0 7 0.8687499999999999} PREDS {{130 0 0 0-2080 {}} {774 0 0 0-2602 {}}} SUCCS {{259 0 0 0-2416 {}} {130 0 0 0-2421 {}} {256 0 0 0-2602 {}}} CYCLES {}}
set a(0-2416) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#18 TYPE READSLICE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-356 LOC {6 1.0 7 0.0 7 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-2415 {}} {130 0 0 0-2080 {}}} SUCCS {{259 0 0 0-2417 {}} {130 0 0 0-2421 {}}} CYCLES {}}
set a(0-2417) {AREA_SCORE {} NAME COMP_LOOP:conc#15 TYPE CONCATENATE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-357 LOC {6 1.0 7 0.8687499999999999 7 0.8687499999999999 7 0.8687499999999999} PREDS {{259 0 0 0-2416 {}} {130 0 0 0-2080 {}}} SUCCS {{259 0 0 0-2418 {}} {130 0 0 0-2421 {}}} CYCLES {}}
set a(0-2418) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 5 NAME COMP_LOOP-6:acc TYPE ACCU DELAY {1.05 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-358 LOC {7 0.0 7 0.8687499999999999 7 0.8687499999999999 7 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-2417 {}} {258 0 0 0-2414 {}} {130 0 0 0-2080 {}}} SUCCS {{259 0 0 0-2419 {}} {130 0 0 0-2421 {}}} CYCLES {}}
set a(0-2419) {AREA_SCORE {} NAME COMP_LOOP-6:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-359 LOC {7 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-2418 {}} {130 0 0 0-2080 {}}} SUCCS {{259 0 0 0-2420 {}} {130 0 0 0-2421 {}}} CYCLES {}}
set a(0-2420) {AREA_SCORE {} NAME COMP_LOOP-6:not TYPE NOT PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-360 LOC {7 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-2419 {}} {130 0 0 0-2080 {}}} SUCCS {{259 0 0 0-2421 {}}} CYCLES {}}
set a(0-2421) {AREA_SCORE {} NAME COMP_LOOP-6:break(COMP_LOOP) TYPE TERMINATE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-361 LOC {7 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-2420 {}} {130 0 0 0-2419 {}} {130 0 0 0-2418 {}} {130 0 0 0-2417 {}} {130 0 0 0-2416 {}} {130 0 0 0-2415 {}} {130 0 0 0-2414 {}} {130 0 0 0-2413 {}} {130 0 0 0-2412 {}} {130 0 0 0-2080 {}}} SUCCS {{128 0 0 0-2428 {}} {64 0 0 0-2081 {}}} CYCLES {}}
set a(0-2422) {AREA_SCORE {} NAME COMP_LOOP:k:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-362 LOC {0 1.0 6 0.0 6 0.0 6 0.0 6 0.27628055} PREDS {{774 0 0 0-2602 {}}} SUCCS {{259 0 0 0-2423 {}} {130 0 0 0-2081 {}} {256 0 0 0-2602 {}}} CYCLES {}}
set a(0-2423) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#19 TYPE READSLICE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-363 LOC {0 1.0 6 0.0 6 0.0 6 0.27628055} PREDS {{259 0 0 0-2422 {}}} SUCCS {{259 0 0 0-2424 {}} {130 0 0 0-2081 {}}} CYCLES {}}
set a(0-2424) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#11 TYPE CONCATENATE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-364 LOC {0 1.0 6 0.27628055 6 0.27628055 6 0.27628055} PREDS {{259 0 0 0-2423 {}}} SUCCS {{259 0 0 0-2425 {}} {130 0 0 0-2081 {}}} CYCLES {}}
set a(0-2425) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,12) QUANTITY 1 NAME COMP_LOOP-6:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-365 LOC {1 0.18687499999999999 6 0.27628055 6 0.27628055 6 0.7499998775000001 6 0.7499998775000001} PREDS {{259 0 0 0-2424 {}} {258 0 0 0-2165 {}}} SUCCS {{259 0 1.500 0-2426 {}} {258 0 1.500 0-2427 {}} {130 0 0 0-2081 {}}} CYCLES {}}
set a(0-2426) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-366 LOC {1 1.0 6 0.95 6 1.0 7 0.2999998749999999 7 0.2999998749999999} PREDS {{259 0 1.500 0-2425 {}}} SUCCS {{258 0 0 0-2081 {}}} CYCLES {}}
set a(0-2427) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-367 LOC {1 1.0 6 0.95 6 1.0 7 0.2999998749999999 7 0.2999998749999999} PREDS {{258 0 1.500 0-2425 {}}} SUCCS {{258 0 0 0-2081 {}}} CYCLES {}}
set a(0-2428) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:j:asn(VEC_LOOP:j)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-368 LOC {7 0.0 7 1.0 7 1.0 7 1.0 7 1.0} PREDS {{128 0 0 0-2421 {}} {772 0 0 0-2081 {}}} SUCCS {{259 0 0 0-2081 {}}} CYCLES {}}
set a(0-2429) {AREA_SCORE {} NAME VEC_LOOP:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2081 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-369 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52312505} PREDS {{774 0 0 0-2471 {}}} SUCCS {{259 0 0 0-2430 {}} {130 0 0 0-2470 {}} {256 0 0 0-2471 {}}} CYCLES {}}
set a(0-2430) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:slc(VEC_LOOP:j)(11-0) TYPE READSLICE PAR 0-2081 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-370 LOC {0 1.0 1 0.0 1 0.0 1 0.52312505} PREDS {{259 0 0 0-2429 {}}} SUCCS {{258 0 0 0-2434 {}} {130 0 0 0-2470 {}}} CYCLES {}}
set a(0-2431) {AREA_SCORE {} NAME COMP_LOOP:k:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2081 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-371 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52312505} PREDS {} SUCCS {{259 0 0 0-2432 {}} {130 0 0 0-2470 {}}} CYCLES {}}
set a(0-2432) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#20 TYPE READSLICE PAR 0-2081 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-372 LOC {0 1.0 1 0.0 1 0.0 1 0.52312505} PREDS {{259 0 0 0-2431 {}}} SUCCS {{259 0 0 0-2433 {}} {130 0 0 0-2470 {}}} CYCLES {}}
set a(0-2433) {AREA_SCORE {} NAME VEC_LOOP:conc#10 TYPE CONCATENATE PAR 0-2081 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-373 LOC {0 1.0 1 0.52312505 1 0.52312505 1 0.52312505} PREDS {{259 0 0 0-2432 {}}} SUCCS {{259 0 0 0-2434 {}} {130 0 0 0-2470 {}}} CYCLES {}}
set a(0-2434) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,11,0,12) QUANTITY 2 NAME COMP_LOOP-6:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-2081 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-374 LOC {1 0.0 1 0.52312505 1 0.52312505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-2433 {}} {258 0 0 0-2430 {}}} SUCCS {{259 0 2.250 0-2435 {}} {258 0 2.250 0-2450 {}} {130 0 0 0-2470 {}}} CYCLES {}}
set a(0-2435) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#10 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2081 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-375 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-2434 {}} {774 0 2.250 0-2463 {}} {774 0 2.250 0-2450 {}}} SUCCS {{258 0 0 0-2445 {}} {256 0 0 0-2450 {}} {258 0 0 0-2452 {}} {256 0 0 0-2463 {}} {130 0 0 0-2470 {}}} CYCLES {}}
set a(0-2436) {AREA_SCORE {} NAME COMP_LOOP:k:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2081 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-376 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.39375004999999996} PREDS {} SUCCS {{259 0 0 0-2437 {}} {130 0 0 0-2470 {}}} CYCLES {}}
set a(0-2437) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#21 TYPE READSLICE PAR 0-2081 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-377 LOC {0 1.0 1 0.0 1 0.0 1 0.39375004999999996} PREDS {{259 0 0 0-2436 {}}} SUCCS {{259 0 0 0-2438 {}} {130 0 0 0-2470 {}}} CYCLES {}}
set a(0-2438) {AREA_SCORE {} NAME VEC_LOOP:conc#11 TYPE CONCATENATE PAR 0-2081 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-378 LOC {0 1.0 1 0.39375004999999996 1 0.39375004999999996 1 0.39375004999999996} PREDS {{259 0 0 0-2437 {}}} SUCCS {{258 0 0 0-2440 {}} {130 0 0 0-2470 {}}} CYCLES {}}
set a(0-2439) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-2081 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-379 LOC {0 1.0 1 0.39375004999999996 1 0.39375004999999996 1 0.39375004999999996} PREDS {} SUCCS {{259 0 0 0-2440 {}} {130 0 0 0-2470 {}}} CYCLES {}}
set a(0-2440) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,11) QUANTITY 2 NAME VEC_LOOP:acc#19 TYPE ACCU DELAY {1.03 ns} PAR 0-2081 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-380 LOC {1 0.0 1 0.39375004999999996 1 0.39375004999999996 1 0.523124925 1 0.523124925} PREDS {{259 0 0 0-2439 {}} {258 0 0 0-2438 {}}} SUCCS {{258 0 0 0-2443 {}} {130 0 0 0-2470 {}}} CYCLES {}}
set a(0-2441) {AREA_SCORE {} NAME VEC_LOOP:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2081 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-381 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52312505} PREDS {{774 0 0 0-2471 {}}} SUCCS {{259 0 0 0-2442 {}} {130 0 0 0-2470 {}} {256 0 0 0-2471 {}}} CYCLES {}}
set a(0-2442) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:slc(VEC_LOOP:j)(11-0)#5 TYPE READSLICE PAR 0-2081 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-382 LOC {0 1.0 1 0.0 1 0.0 1 0.52312505} PREDS {{259 0 0 0-2441 {}}} SUCCS {{259 0 0 0-2443 {}} {130 0 0 0-2470 {}}} CYCLES {}}
set a(0-2443) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,11,0,12) QUANTITY 2 NAME COMP_LOOP-6:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-2081 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-383 LOC {1 0.129375 1 0.52312505 1 0.52312505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-2442 {}} {258 0 0 0-2440 {}}} SUCCS {{259 0 2.250 0-2444 {}} {258 0 2.250 0-2463 {}} {130 0 0 0-2470 {}}} CYCLES {}}
set a(0-2444) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#11 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2081 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-384 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-2443 {}} {774 0 2.250 0-2463 {}} {774 0 2.250 0-2450 {}}} SUCCS {{259 0 0 0-2445 {}} {256 0 0 0-2450 {}} {258 0 0 0-2451 {}} {256 0 0 0-2463 {}} {130 0 0 0-2470 {}}} CYCLES {}}
set a(0-2445) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-6:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-2081 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-385 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-2444 {}} {258 0 0 0-2435 {}}} SUCCS {{259 0 0 0-2446 {}} {130 0 0 0-2470 {}}} CYCLES {}}
set a(0-2446) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_add.base TYPE {C-CORE PORT} PAR 0-2081 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-386 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-2445 {}} {128 0 0 0-2448 {}}} SUCCS {{258 0 0 0-2448 {}} {130 0 0 0-2470 {}}} CYCLES {}}
set a(0-2447) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_add.m TYPE {C-CORE PORT} PAR 0-2081 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-387 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-2448 {}}} SUCCS {{259 0 0 0-2448 {}} {130 0 0 0-2470 {}}} CYCLES {}}
set a(0-2448) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-6:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-2081 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-388 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-2447 {}} {258 0 0 0-2446 {}}} SUCCS {{128 0 0 0-2446 {}} {128 0 0 0-2447 {}} {259 0 0 0-2449 {}}} CYCLES {}}
set a(0-2449) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_add.return TYPE {C-CORE PORT} PAR 0-2081 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-389 LOC {3 0.04 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-2448 {}}} SUCCS {{259 0 2.250 0-2450 {}} {130 0 0 0-2470 {}}} CYCLES {}}
set a(0-2450) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#10 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2081 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-390 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-2450 {}} {259 0 2.250 0-2449 {}} {256 0 0 0-2444 {}} {256 0 0 0-2435 {}} {258 0 2.250 0-2434 {}} {774 0 0 0-2463 {}}} SUCCS {{774 0 2.250 0-2435 {}} {774 0 2.250 0-2444 {}} {774 0 0 0-2450 {}} {258 0 0 0-2463 {}} {130 0 0 0-2470 {}}} CYCLES {}}
set a(0-2451) {AREA_SCORE {} NAME COMP_LOOP-6:factor2:not TYPE NOT PAR 0-2081 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-391 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-2444 {}}} SUCCS {{259 0 0 0-2452 {}} {130 0 0 0-2470 {}}} CYCLES {}}
set a(0-2452) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-6:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-2081 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-392 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-2451 {}} {258 0 0 0-2435 {}}} SUCCS {{259 0 0 0-2453 {}} {130 0 0 0-2470 {}}} CYCLES {}}
set a(0-2453) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_sub.base TYPE {C-CORE PORT} PAR 0-2081 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-393 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-2452 {}} {128 0 0 0-2455 {}}} SUCCS {{258 0 0 0-2455 {}} {130 0 0 0-2470 {}}} CYCLES {}}
set a(0-2454) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_sub.m TYPE {C-CORE PORT} PAR 0-2081 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-394 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-2455 {}}} SUCCS {{259 0 0 0-2455 {}} {130 0 0 0-2470 {}}} CYCLES {}}
set a(0-2455) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-6:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-2081 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-395 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-2454 {}} {258 0 0 0-2453 {}}} SUCCS {{128 0 0 0-2453 {}} {128 0 0 0-2454 {}} {259 0 0 0-2456 {}}} CYCLES {}}
set a(0-2456) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_sub.return TYPE {C-CORE PORT} PAR 0-2081 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-396 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-2455 {}}} SUCCS {{259 0 0 0-2457 {}} {130 0 0 0-2470 {}}} CYCLES {}}
set a(0-2457) {AREA_SCORE {} NAME COMP_LOOP-6:mult.x TYPE {C-CORE PORT} PAR 0-2081 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-397 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-2456 {}} {128 0 0 0-2461 {}}} SUCCS {{258 0 0 0-2461 {}} {130 0 0 0-2470 {}}} CYCLES {}}
set a(0-2458) {AREA_SCORE {} NAME COMP_LOOP-6:mult.y TYPE {C-CORE PORT} PAR 0-2081 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-398 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-2461 {}}} SUCCS {{258 0 0 0-2461 {}} {130 0 0 0-2470 {}}} CYCLES {}}
set a(0-2459) {AREA_SCORE {} NAME COMP_LOOP-6:mult.y_ TYPE {C-CORE PORT} PAR 0-2081 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-399 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-2461 {}}} SUCCS {{258 0 0 0-2461 {}} {130 0 0 0-2470 {}}} CYCLES {}}
set a(0-2460) {AREA_SCORE {} NAME COMP_LOOP-6:mult.p TYPE {C-CORE PORT} PAR 0-2081 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-400 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-2461 {}}} SUCCS {{259 0 0 0-2461 {}} {130 0 0 0-2470 {}}} CYCLES {}}
set a(0-2461) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-6:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-2081 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-401 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-2460 {}} {258 0 0 0-2459 {}} {258 0 0 0-2458 {}} {258 0 0 0-2457 {}}} SUCCS {{128 0 0 0-2457 {}} {128 0 0 0-2458 {}} {128 0 0 0-2459 {}} {128 0 0 0-2460 {}} {259 0 0 0-2462 {}}} CYCLES {}}
set a(0-2462) {AREA_SCORE {} NAME COMP_LOOP-6:mult.return TYPE {C-CORE PORT} PAR 0-2081 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-402 LOC {6 0.04 6 0.6562500499999999 6 0.6562500499999999 6 0.6562500499999999} PREDS {{259 0 0 0-2461 {}}} SUCCS {{259 0 2.250 0-2463 {}} {130 0 0 0-2470 {}}} CYCLES {}}
set a(0-2463) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#11 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2081 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-403 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-2463 {}} {259 0 2.250 0-2462 {}} {258 0 0 0-2450 {}} {256 0 0 0-2444 {}} {258 0 2.250 0-2443 {}} {256 0 0 0-2435 {}}} SUCCS {{774 0 2.250 0-2435 {}} {774 0 2.250 0-2444 {}} {774 0 0 0-2450 {}} {774 0 0 0-2463 {}} {130 0 0 0-2470 {}}} CYCLES {}}
set a(0-2464) {AREA_SCORE {} NAME VEC_LOOP:asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2081 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-404 LOC {0 1.0 1 0.6812500499999999 1 0.6812500499999999 1 0.6812500499999999 7 0.6812500499999999} PREDS {{774 0 0 0-2471 {}}} SUCCS {{259 0 0 0-2465 {}} {130 0 0 0-2470 {}} {256 0 0 0-2471 {}}} CYCLES {}}
set a(0-2465) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-6:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.36 ns} PAR 0-2081 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-405 LOC {1 0.0 1 0.6812500499999999 1 0.6812500499999999 1 0.851874925 7 0.851874925} PREDS {{259 0 0 0-2464 {}}} SUCCS {{259 0 0 0-2466 {}} {130 0 0 0-2470 {}} {258 0 0 0-2471 {}}} CYCLES {}}
set a(0-2466) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:slc(VEC_LOOP:j)(31-12) TYPE READSLICE PAR 0-2081 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-406 LOC {1 0.170625 1 0.85187505 1 0.85187505 7 0.85187505} PREDS {{259 0 0 0-2465 {}}} SUCCS {{259 0 0 0-2467 {}} {130 0 0 0-2470 {}}} CYCLES {}}
set a(0-2467) {AREA_SCORE 20.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(20,0,1,1,21) QUANTITY 1 NAME COMP_LOOP-6:VEC_LOOP:acc TYPE ACCU DELAY {1.18 ns} PAR 0-2081 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-407 LOC {1 0.170625 1 0.85187505 1 0.85187505 1 0.999999925 7 0.999999925} PREDS {{259 0 0 0-2466 {}}} SUCCS {{259 0 0 0-2468 {}} {130 0 0 0-2470 {}}} CYCLES {}}
set a(0-2468) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:slc(VEC_LOOP:acc)(20) TYPE READSLICE PAR 0-2081 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-408 LOC {1 0.31874995 1 1.0 1 1.0 7 1.0} PREDS {{259 0 0 0-2467 {}}} SUCCS {{259 0 0 0-2469 {}} {130 0 0 0-2470 {}}} CYCLES {}}
set a(0-2469) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:not TYPE NOT PAR 0-2081 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-409 LOC {1 0.31874995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-2468 {}}} SUCCS {{259 0 0 0-2470 {}}} CYCLES {}}
set a(0-2470) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-2081 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-410 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-2469 {}} {130 0 0 0-2468 {}} {130 0 0 0-2467 {}} {130 0 0 0-2466 {}} {130 0 0 0-2465 {}} {130 0 0 0-2464 {}} {130 0 0 0-2463 {}} {130 0 0 0-2462 {}} {130 0 0 0-2460 {}} {130 0 0 0-2459 {}} {130 0 0 0-2458 {}} {130 0 0 0-2457 {}} {130 0 0 0-2456 {}} {130 0 0 0-2454 {}} {130 0 0 0-2453 {}} {130 0 0 0-2452 {}} {130 0 0 0-2451 {}} {130 0 0 0-2450 {}} {130 0 0 0-2449 {}} {130 0 0 0-2447 {}} {130 0 0 0-2446 {}} {130 0 0 0-2445 {}} {130 0 0 0-2444 {}} {130 0 0 0-2443 {}} {130 0 0 0-2442 {}} {130 0 0 0-2441 {}} {130 0 0 0-2440 {}} {130 0 0 0-2439 {}} {130 0 0 0-2438 {}} {130 0 0 0-2437 {}} {130 0 0 0-2436 {}} {130 0 0 0-2435 {}} {130 0 0 0-2434 {}} {130 0 0 0-2433 {}} {130 0 0 0-2432 {}} {130 0 0 0-2431 {}} {130 0 0 0-2430 {}} {130 0 0 0-2429 {}}} SUCCS {{129 0 0 0-2471 {}}} CYCLES {}}
set a(0-2471) {AREA_SCORE {} NAME asn(VEC_LOOP:j#6.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2081 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-2471 {}} {129 0 0 0-2470 {}} {258 0 0 0-2465 {}} {256 0 0 0-2464 {}} {256 0 0 0-2441 {}} {256 0 0 0-2429 {}}} SUCCS {{774 0 0 0-2429 {}} {774 0 0 0-2441 {}} {774 0 0 0-2464 {}} {772 0 0 0-2471 {}}} CYCLES {}}
set a(0-2081) {CHI {0-2429 0-2430 0-2431 0-2432 0-2433 0-2434 0-2435 0-2436 0-2437 0-2438 0-2439 0-2440 0-2441 0-2442 0-2443 0-2444 0-2445 0-2446 0-2447 0-2448 0-2449 0-2450 0-2451 0-2452 0-2453 0-2454 0-2455 0-2456 0-2457 0-2458 0-2459 0-2460 0-2461 0-2462 0-2463 0-2464 0-2465 0-2466 0-2467 0-2468 0-2469 0-2470 0-2471} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {9030 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 9030 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 9030 NAME COMP_LOOP-6:VEC_LOOP TYPE LOOP DELAY {90310.00 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-411 LOC {7 1.0 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-2428 {}} {258 0 0 0-2427 {}} {258 0 0 0-2426 {}} {130 0 0 0-2425 {}} {130 0 0 0-2424 {}} {130 0 0 0-2423 {}} {130 0 0 0-2422 {}} {64 0 0 0-2421 {}} {64 0 0 0-2080 {}} {774 0 0 0-2602 {}}} SUCCS {{772 0 0 0-2428 {}} {131 0 0 0-2472 {}} {130 0 0 0-2473 {}} {130 0 0 0-2474 {}} {130 0 0 0-2475 {}} {130 0 0 0-2476 {}} {130 0 0 0-2477 {}} {130 0 0 0-2478 {}} {130 0 0 0-2479 {}} {130 0 0 0-2480 {}} {130 0 0 0-2481 {}} {64 0 0 0-2082 {}} {256 0 0 0-2602 {}}} CYCLES {}}
set a(0-2472) {AREA_SCORE {} NAME COMP_LOOP-7:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-412 LOC {7 1.0 8 0.8687499999999999 8 0.8687499999999999 8 0.8687499999999999} PREDS {{131 0 0 0-2081 {}}} SUCCS {{259 0 0 0-2473 {}} {130 0 0 0-2481 {}}} CYCLES {}}
set a(0-2473) {AREA_SCORE {} NAME COMP_LOOP-7:not#3 TYPE NOT PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-413 LOC {7 1.0 8 0.8687499999999999 8 0.8687499999999999 8 0.8687499999999999} PREDS {{259 0 0 0-2472 {}} {130 0 0 0-2081 {}}} SUCCS {{259 0 0 0-2474 {}} {130 0 0 0-2481 {}}} CYCLES {}}
set a(0-2474) {AREA_SCORE {} NAME COMP_LOOP-7:COMP_LOOP:conc TYPE CONCATENATE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-414 LOC {7 1.0 8 0.8687499999999999 8 0.8687499999999999 8 0.8687499999999999} PREDS {{259 0 0 0-2473 {}} {130 0 0 0-2081 {}}} SUCCS {{258 0 0 0-2478 {}} {130 0 0 0-2481 {}}} CYCLES {}}
set a(0-2475) {AREA_SCORE {} NAME COMP_LOOP:k:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-415 LOC {7 1.0 8 0.0 8 0.0 8 0.0 8 0.8687499999999999} PREDS {{130 0 0 0-2081 {}} {774 0 0 0-2602 {}}} SUCCS {{259 0 0 0-2476 {}} {130 0 0 0-2481 {}} {256 0 0 0-2602 {}}} CYCLES {}}
set a(0-2476) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#23 TYPE READSLICE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-416 LOC {7 1.0 8 0.0 8 0.0 8 0.8687499999999999} PREDS {{259 0 0 0-2475 {}} {130 0 0 0-2081 {}}} SUCCS {{259 0 0 0-2477 {}} {130 0 0 0-2481 {}}} CYCLES {}}
set a(0-2477) {AREA_SCORE {} NAME COMP_LOOP:conc#18 TYPE CONCATENATE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-417 LOC {7 1.0 8 0.8687499999999999 8 0.8687499999999999 8 0.8687499999999999} PREDS {{259 0 0 0-2476 {}} {130 0 0 0-2081 {}}} SUCCS {{259 0 0 0-2478 {}} {130 0 0 0-2481 {}}} CYCLES {}}
set a(0-2478) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 5 NAME COMP_LOOP-7:acc TYPE ACCU DELAY {1.05 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-418 LOC {8 0.0 8 0.8687499999999999 8 0.8687499999999999 8 0.9999998749999999 8 0.9999998749999999} PREDS {{259 0 0 0-2477 {}} {258 0 0 0-2474 {}} {130 0 0 0-2081 {}}} SUCCS {{259 0 0 0-2479 {}} {130 0 0 0-2481 {}}} CYCLES {}}
set a(0-2479) {AREA_SCORE {} NAME COMP_LOOP-7:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-419 LOC {8 0.13125 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-2478 {}} {130 0 0 0-2081 {}}} SUCCS {{259 0 0 0-2480 {}} {130 0 0 0-2481 {}}} CYCLES {}}
set a(0-2480) {AREA_SCORE {} NAME COMP_LOOP-7:not TYPE NOT PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-420 LOC {8 0.13125 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-2479 {}} {130 0 0 0-2081 {}}} SUCCS {{259 0 0 0-2481 {}}} CYCLES {}}
set a(0-2481) {AREA_SCORE {} NAME COMP_LOOP-7:break(COMP_LOOP) TYPE TERMINATE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-421 LOC {8 0.13125 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-2480 {}} {130 0 0 0-2479 {}} {130 0 0 0-2478 {}} {130 0 0 0-2477 {}} {130 0 0 0-2476 {}} {130 0 0 0-2475 {}} {130 0 0 0-2474 {}} {130 0 0 0-2473 {}} {130 0 0 0-2472 {}} {130 0 0 0-2081 {}}} SUCCS {{128 0 0 0-2490 {}} {64 0 0 0-2082 {}}} CYCLES {}}
set a(0-2482) {AREA_SCORE {} NAME COMP_LOOP:k:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-422 LOC {0 1.0 7 0.0 7 0.0 7 0.0 7 0.27628055} PREDS {{774 0 0 0-2602 {}}} SUCCS {{259 0 0 0-2483 {}} {130 0 0 0-2082 {}} {256 0 0 0-2602 {}}} CYCLES {}}
set a(0-2483) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#10 TYPE READSLICE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-423 LOC {0 1.0 7 0.0 7 0.0 7 0.27628055} PREDS {{259 0 0 0-2482 {}}} SUCCS {{259 0 0 0-2484 {}} {130 0 0 0-2082 {}}} CYCLES {}}
set a(0-2484) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#12 TYPE CONCATENATE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-424 LOC {0 1.0 7 0.27628055 7 0.27628055 7 0.27628055} PREDS {{259 0 0 0-2483 {}}} SUCCS {{259 0 0 0-2485 {}} {130 0 0 0-2082 {}}} CYCLES {}}
set a(0-2485) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,12) QUANTITY 1 NAME COMP_LOOP-7:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-425 LOC {1 0.18687499999999999 7 0.27628055 7 0.27628055 7 0.7499998775000001 7 0.7499998775000001} PREDS {{259 0 0 0-2484 {}} {258 0 0 0-2165 {}}} SUCCS {{259 0 0 0-2486 {}} {258 0 0 0-2488 {}} {130 0 0 0-2082 {}}} CYCLES {}}
set a(0-2486) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#23 TYPE CONCATENATE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-426 LOC {1 0.6605944499999999 7 0.75 7 0.75 7 0.75} PREDS {{259 0 0 0-2485 {}}} SUCCS {{259 0 1.500 0-2487 {}} {130 0 0 0-2082 {}}} CYCLES {}}
set a(0-2487) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-427 LOC {1 1.0 7 0.95 7 1.0 8 0.2999998749999999 8 0.2999998749999999} PREDS {{259 0 1.500 0-2486 {}}} SUCCS {{258 0 0 0-2082 {}}} CYCLES {}}
set a(0-2488) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#6 TYPE CONCATENATE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-428 LOC {1 0.6605944499999999 7 0.75 7 0.75 7 0.75} PREDS {{258 0 0 0-2485 {}}} SUCCS {{259 0 1.500 0-2489 {}} {130 0 0 0-2082 {}}} CYCLES {}}
set a(0-2489) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-429 LOC {1 1.0 7 0.95 7 1.0 8 0.2999998749999999 8 0.2999998749999999} PREDS {{259 0 1.500 0-2488 {}}} SUCCS {{258 0 0 0-2082 {}}} CYCLES {}}
set a(0-2490) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:j:asn(VEC_LOOP:j)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-430 LOC {8 0.0 8 1.0 8 1.0 8 1.0 8 1.0} PREDS {{128 0 0 0-2481 {}} {772 0 0 0-2082 {}}} SUCCS {{259 0 0 0-2082 {}}} CYCLES {}}
set a(0-2491) {AREA_SCORE {} NAME VEC_LOOP:asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2082 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-431 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.5250000499999999} PREDS {{774 0 0 0-2539 {}}} SUCCS {{259 0 0 0-2492 {}} {130 0 0 0-2538 {}} {256 0 0 0-2539 {}}} CYCLES {}}
set a(0-2492) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j#7)(11-1) TYPE READSLICE PAR 0-2082 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-432 LOC {0 1.0 1 0.0 1 0.0 1 0.5250000499999999} PREDS {{259 0 0 0-2491 {}}} SUCCS {{258 0 0 0-2496 {}} {130 0 0 0-2538 {}}} CYCLES {}}
set a(0-2493) {AREA_SCORE {} NAME COMP_LOOP:k:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2082 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-433 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.5250000499999999} PREDS {} SUCCS {{259 0 0 0-2494 {}} {130 0 0 0-2538 {}}} CYCLES {}}
set a(0-2494) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#24 TYPE READSLICE PAR 0-2082 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-434 LOC {0 1.0 1 0.0 1 0.0 1 0.5250000499999999} PREDS {{259 0 0 0-2493 {}}} SUCCS {{259 0 0 0-2495 {}} {130 0 0 0-2538 {}}} CYCLES {}}
set a(0-2495) {AREA_SCORE {} NAME VEC_LOOP:conc#12 TYPE CONCATENATE PAR 0-2082 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-435 LOC {0 1.0 1 0.5250000499999999 1 0.5250000499999999 1 0.5250000499999999} PREDS {{259 0 0 0-2494 {}}} SUCCS {{259 0 0 0-2496 {}} {130 0 0 0-2538 {}}} CYCLES {}}
set a(0-2496) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 5 NAME VEC_LOOP:acc#13 TYPE ACCU DELAY {1.05 ns} PAR 0-2082 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-436 LOC {1 0.0 1 0.5250000499999999 1 0.5250000499999999 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-2495 {}} {258 0 0 0-2492 {}}} SUCCS {{258 0 0 0-2499 {}} {258 0 0 0-2517 {}} {130 0 0 0-2538 {}}} CYCLES {}}
set a(0-2497) {AREA_SCORE {} NAME VEC_LOOP:asn#27 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2082 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-437 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.6562500499999999} PREDS {{774 0 0 0-2539 {}}} SUCCS {{259 0 0 0-2498 {}} {130 0 0 0-2538 {}} {256 0 0 0-2539 {}}} CYCLES {}}
set a(0-2498) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j#7)(0)#1 TYPE READSLICE PAR 0-2082 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-438 LOC {0 1.0 1 0.0 1 0.0 1 0.6562500499999999} PREDS {{259 0 0 0-2497 {}}} SUCCS {{259 0 0 0-2499 {}} {130 0 0 0-2538 {}}} CYCLES {}}
set a(0-2499) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-2082 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-439 LOC {1 0.13125 1 0.6562500499999999 1 0.6562500499999999 1 0.6562500499999999} PREDS {{259 0 0 0-2498 {}} {258 0 0 0-2496 {}}} SUCCS {{259 0 2.250 0-2500 {}} {130 0 0 0-2538 {}}} CYCLES {}}
set a(0-2500) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#12 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2082 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-440 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-2499 {}} {774 0 2.250 0-2531 {}} {774 0 2.250 0-2518 {}}} SUCCS {{258 0 0 0-2510 {}} {256 0 0 0-2518 {}} {258 0 0 0-2520 {}} {256 0 0 0-2531 {}} {130 0 0 0-2538 {}}} CYCLES {}}
set a(0-2501) {AREA_SCORE {} NAME COMP_LOOP:k:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2082 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-441 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.39375004999999996} PREDS {} SUCCS {{259 0 0 0-2502 {}} {130 0 0 0-2538 {}}} CYCLES {}}
set a(0-2502) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#25 TYPE READSLICE PAR 0-2082 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-442 LOC {0 1.0 1 0.0 1 0.0 1 0.39375004999999996} PREDS {{259 0 0 0-2501 {}}} SUCCS {{259 0 0 0-2503 {}} {130 0 0 0-2538 {}}} CYCLES {}}
set a(0-2503) {AREA_SCORE {} NAME VEC_LOOP:conc#13 TYPE CONCATENATE PAR 0-2082 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-443 LOC {0 1.0 1 0.39375004999999996 1 0.39375004999999996 1 0.39375004999999996} PREDS {{259 0 0 0-2502 {}}} SUCCS {{258 0 0 0-2505 {}} {130 0 0 0-2538 {}}} CYCLES {}}
set a(0-2504) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-2082 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-444 LOC {0 1.0 1 0.39375004999999996 1 0.39375004999999996 1 0.39375004999999996} PREDS {} SUCCS {{259 0 0 0-2505 {}} {130 0 0 0-2538 {}}} CYCLES {}}
set a(0-2505) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,11) QUANTITY 2 NAME VEC_LOOP:acc#20 TYPE ACCU DELAY {1.03 ns} PAR 0-2082 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-445 LOC {1 0.0 1 0.39375004999999996 1 0.39375004999999996 1 0.523124925 1 0.523124925} PREDS {{259 0 0 0-2504 {}} {258 0 0 0-2503 {}}} SUCCS {{258 0 0 0-2508 {}} {130 0 0 0-2538 {}}} CYCLES {}}
set a(0-2506) {AREA_SCORE {} NAME VEC_LOOP:asn#28 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2082 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-446 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52312505} PREDS {{774 0 0 0-2539 {}}} SUCCS {{259 0 0 0-2507 {}} {130 0 0 0-2538 {}} {256 0 0 0-2539 {}}} CYCLES {}}
set a(0-2507) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:slc(VEC_LOOP:j)(11-0)#5 TYPE READSLICE PAR 0-2082 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-447 LOC {0 1.0 1 0.0 1 0.0 1 0.52312505} PREDS {{259 0 0 0-2506 {}}} SUCCS {{259 0 0 0-2508 {}} {130 0 0 0-2538 {}}} CYCLES {}}
set a(0-2508) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,11,0,12) QUANTITY 2 NAME COMP_LOOP-7:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-2082 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-448 LOC {1 0.129375 1 0.52312505 1 0.52312505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-2507 {}} {258 0 0 0-2505 {}}} SUCCS {{259 0 2.250 0-2509 {}} {258 0 2.250 0-2531 {}} {130 0 0 0-2538 {}}} CYCLES {}}
set a(0-2509) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#13 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2082 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-449 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-2508 {}} {774 0 2.250 0-2531 {}} {774 0 2.250 0-2518 {}}} SUCCS {{259 0 0 0-2510 {}} {256 0 0 0-2518 {}} {258 0 0 0-2519 {}} {256 0 0 0-2531 {}} {130 0 0 0-2538 {}}} CYCLES {}}
set a(0-2510) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-7:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-2082 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-450 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-2509 {}} {258 0 0 0-2500 {}}} SUCCS {{259 0 0 0-2511 {}} {130 0 0 0-2538 {}}} CYCLES {}}
set a(0-2511) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_add.base TYPE {C-CORE PORT} PAR 0-2082 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-451 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-2510 {}} {128 0 0 0-2513 {}}} SUCCS {{258 0 0 0-2513 {}} {130 0 0 0-2538 {}}} CYCLES {}}
set a(0-2512) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_add.m TYPE {C-CORE PORT} PAR 0-2082 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-452 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-2513 {}}} SUCCS {{259 0 0 0-2513 {}} {130 0 0 0-2538 {}}} CYCLES {}}
set a(0-2513) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-7:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-2082 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-453 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-2512 {}} {258 0 0 0-2511 {}}} SUCCS {{128 0 0 0-2511 {}} {128 0 0 0-2512 {}} {259 0 0 0-2514 {}}} CYCLES {}}
set a(0-2514) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_add.return TYPE {C-CORE PORT} PAR 0-2082 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-454 LOC {3 0.04 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-2513 {}}} SUCCS {{258 0 2.250 0-2518 {}} {130 0 0 0-2538 {}}} CYCLES {}}
set a(0-2515) {AREA_SCORE {} NAME VEC_LOOP:asn#29 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2082 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-455 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.6562500499999999} PREDS {{774 0 0 0-2539 {}}} SUCCS {{259 0 0 0-2516 {}} {130 0 0 0-2538 {}} {256 0 0 0-2539 {}}} CYCLES {}}
set a(0-2516) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j#7)(0) TYPE READSLICE PAR 0-2082 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-456 LOC {0 1.0 1 0.0 1 0.0 5 0.6562500499999999} PREDS {{259 0 0 0-2515 {}}} SUCCS {{259 0 0 0-2517 {}} {130 0 0 0-2538 {}}} CYCLES {}}
set a(0-2517) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-2082 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-457 LOC {1 0.13125 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-2516 {}} {258 0 0 0-2496 {}}} SUCCS {{259 0 2.250 0-2518 {}} {130 0 0 0-2538 {}}} CYCLES {}}
set a(0-2518) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#12 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2082 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-458 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-2518 {}} {259 0 2.250 0-2517 {}} {258 0 2.250 0-2514 {}} {256 0 0 0-2509 {}} {256 0 0 0-2500 {}} {774 0 0 0-2531 {}}} SUCCS {{774 0 2.250 0-2500 {}} {774 0 2.250 0-2509 {}} {774 0 0 0-2518 {}} {258 0 0 0-2531 {}} {130 0 0 0-2538 {}}} CYCLES {}}
set a(0-2519) {AREA_SCORE {} NAME COMP_LOOP-7:factor2:not TYPE NOT PAR 0-2082 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-459 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-2509 {}}} SUCCS {{259 0 0 0-2520 {}} {130 0 0 0-2538 {}}} CYCLES {}}
set a(0-2520) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-7:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-2082 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-460 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-2519 {}} {258 0 0 0-2500 {}}} SUCCS {{259 0 0 0-2521 {}} {130 0 0 0-2538 {}}} CYCLES {}}
set a(0-2521) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_sub.base TYPE {C-CORE PORT} PAR 0-2082 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-461 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-2520 {}} {128 0 0 0-2523 {}}} SUCCS {{258 0 0 0-2523 {}} {130 0 0 0-2538 {}}} CYCLES {}}
set a(0-2522) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_sub.m TYPE {C-CORE PORT} PAR 0-2082 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-462 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-2523 {}}} SUCCS {{259 0 0 0-2523 {}} {130 0 0 0-2538 {}}} CYCLES {}}
set a(0-2523) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-7:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-2082 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-463 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-2522 {}} {258 0 0 0-2521 {}}} SUCCS {{128 0 0 0-2521 {}} {128 0 0 0-2522 {}} {259 0 0 0-2524 {}}} CYCLES {}}
set a(0-2524) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_sub.return TYPE {C-CORE PORT} PAR 0-2082 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-464 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-2523 {}}} SUCCS {{259 0 0 0-2525 {}} {130 0 0 0-2538 {}}} CYCLES {}}
set a(0-2525) {AREA_SCORE {} NAME COMP_LOOP-7:mult.x TYPE {C-CORE PORT} PAR 0-2082 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-465 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-2524 {}} {128 0 0 0-2529 {}}} SUCCS {{258 0 0 0-2529 {}} {130 0 0 0-2538 {}}} CYCLES {}}
set a(0-2526) {AREA_SCORE {} NAME COMP_LOOP-7:mult.y TYPE {C-CORE PORT} PAR 0-2082 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-466 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-2529 {}}} SUCCS {{258 0 0 0-2529 {}} {130 0 0 0-2538 {}}} CYCLES {}}
set a(0-2527) {AREA_SCORE {} NAME COMP_LOOP-7:mult.y_ TYPE {C-CORE PORT} PAR 0-2082 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-467 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-2529 {}}} SUCCS {{258 0 0 0-2529 {}} {130 0 0 0-2538 {}}} CYCLES {}}
set a(0-2528) {AREA_SCORE {} NAME COMP_LOOP-7:mult.p TYPE {C-CORE PORT} PAR 0-2082 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-468 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-2529 {}}} SUCCS {{259 0 0 0-2529 {}} {130 0 0 0-2538 {}}} CYCLES {}}
set a(0-2529) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-7:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-2082 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-469 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-2528 {}} {258 0 0 0-2527 {}} {258 0 0 0-2526 {}} {258 0 0 0-2525 {}}} SUCCS {{128 0 0 0-2525 {}} {128 0 0 0-2526 {}} {128 0 0 0-2527 {}} {128 0 0 0-2528 {}} {259 0 0 0-2530 {}}} CYCLES {}}
set a(0-2530) {AREA_SCORE {} NAME COMP_LOOP-7:mult.return TYPE {C-CORE PORT} PAR 0-2082 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-470 LOC {6 0.04 6 0.6562500499999999 6 0.6562500499999999 6 0.6562500499999999} PREDS {{259 0 0 0-2529 {}}} SUCCS {{259 0 2.250 0-2531 {}} {130 0 0 0-2538 {}}} CYCLES {}}
set a(0-2531) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#13 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2082 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-471 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-2531 {}} {259 0 2.250 0-2530 {}} {258 0 0 0-2518 {}} {256 0 0 0-2509 {}} {258 0 2.250 0-2508 {}} {256 0 0 0-2500 {}}} SUCCS {{774 0 2.250 0-2500 {}} {774 0 2.250 0-2509 {}} {774 0 0 0-2518 {}} {774 0 0 0-2531 {}} {130 0 0 0-2538 {}}} CYCLES {}}
set a(0-2532) {AREA_SCORE {} NAME VEC_LOOP:asn#30 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2082 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-472 LOC {0 1.0 1 0.6812500499999999 1 0.6812500499999999 1 0.6812500499999999 7 0.6812500499999999} PREDS {{774 0 0 0-2539 {}}} SUCCS {{259 0 0 0-2533 {}} {130 0 0 0-2538 {}} {256 0 0 0-2539 {}}} CYCLES {}}
set a(0-2533) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-7:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.36 ns} PAR 0-2082 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-473 LOC {1 0.0 1 0.6812500499999999 1 0.6812500499999999 1 0.851874925 7 0.851874925} PREDS {{259 0 0 0-2532 {}}} SUCCS {{259 0 0 0-2534 {}} {130 0 0 0-2538 {}} {258 0 0 0-2539 {}}} CYCLES {}}
set a(0-2534) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:slc(VEC_LOOP:j)(31-12) TYPE READSLICE PAR 0-2082 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-474 LOC {1 0.170625 1 0.85187505 1 0.85187505 7 0.85187505} PREDS {{259 0 0 0-2533 {}}} SUCCS {{259 0 0 0-2535 {}} {130 0 0 0-2538 {}}} CYCLES {}}
set a(0-2535) {AREA_SCORE 20.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(20,0,1,1,21) QUANTITY 1 NAME COMP_LOOP-7:VEC_LOOP:acc TYPE ACCU DELAY {1.18 ns} PAR 0-2082 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-475 LOC {1 0.170625 1 0.85187505 1 0.85187505 1 0.999999925 7 0.999999925} PREDS {{259 0 0 0-2534 {}}} SUCCS {{259 0 0 0-2536 {}} {130 0 0 0-2538 {}}} CYCLES {}}
set a(0-2536) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:slc(VEC_LOOP:acc)(20) TYPE READSLICE PAR 0-2082 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-476 LOC {1 0.31874995 1 1.0 1 1.0 7 1.0} PREDS {{259 0 0 0-2535 {}}} SUCCS {{259 0 0 0-2537 {}} {130 0 0 0-2538 {}}} CYCLES {}}
set a(0-2537) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:not TYPE NOT PAR 0-2082 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-477 LOC {1 0.31874995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-2536 {}}} SUCCS {{259 0 0 0-2538 {}}} CYCLES {}}
set a(0-2538) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-2082 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-478 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-2537 {}} {130 0 0 0-2536 {}} {130 0 0 0-2535 {}} {130 0 0 0-2534 {}} {130 0 0 0-2533 {}} {130 0 0 0-2532 {}} {130 0 0 0-2531 {}} {130 0 0 0-2530 {}} {130 0 0 0-2528 {}} {130 0 0 0-2527 {}} {130 0 0 0-2526 {}} {130 0 0 0-2525 {}} {130 0 0 0-2524 {}} {130 0 0 0-2522 {}} {130 0 0 0-2521 {}} {130 0 0 0-2520 {}} {130 0 0 0-2519 {}} {130 0 0 0-2518 {}} {130 0 0 0-2517 {}} {130 0 0 0-2516 {}} {130 0 0 0-2515 {}} {130 0 0 0-2514 {}} {130 0 0 0-2512 {}} {130 0 0 0-2511 {}} {130 0 0 0-2510 {}} {130 0 0 0-2509 {}} {130 0 0 0-2508 {}} {130 0 0 0-2507 {}} {130 0 0 0-2506 {}} {130 0 0 0-2505 {}} {130 0 0 0-2504 {}} {130 0 0 0-2503 {}} {130 0 0 0-2502 {}} {130 0 0 0-2501 {}} {130 0 0 0-2500 {}} {130 0 0 0-2499 {}} {130 0 0 0-2498 {}} {130 0 0 0-2497 {}} {130 0 0 0-2496 {}} {130 0 0 0-2495 {}} {130 0 0 0-2494 {}} {130 0 0 0-2493 {}} {130 0 0 0-2492 {}} {130 0 0 0-2491 {}}} SUCCS {{129 0 0 0-2539 {}}} CYCLES {}}
set a(0-2539) {AREA_SCORE {} NAME asn(VEC_LOOP:j#7.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2082 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-2539 {}} {129 0 0 0-2538 {}} {258 0 0 0-2533 {}} {256 0 0 0-2532 {}} {256 0 0 0-2515 {}} {256 0 0 0-2506 {}} {256 0 0 0-2497 {}} {256 0 0 0-2491 {}}} SUCCS {{774 0 0 0-2491 {}} {774 0 0 0-2497 {}} {774 0 0 0-2506 {}} {774 0 0 0-2515 {}} {774 0 0 0-2532 {}} {772 0 0 0-2539 {}}} CYCLES {}}
set a(0-2082) {CHI {0-2491 0-2492 0-2493 0-2494 0-2495 0-2496 0-2497 0-2498 0-2499 0-2500 0-2501 0-2502 0-2503 0-2504 0-2505 0-2506 0-2507 0-2508 0-2509 0-2510 0-2511 0-2512 0-2513 0-2514 0-2515 0-2516 0-2517 0-2518 0-2519 0-2520 0-2521 0-2522 0-2523 0-2524 0-2525 0-2526 0-2527 0-2528 0-2529 0-2530 0-2531 0-2532 0-2533 0-2534 0-2535 0-2536 0-2537 0-2538 0-2539} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {9030 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 9030 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 9030 NAME COMP_LOOP-7:VEC_LOOP TYPE LOOP DELAY {90310.00 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-479 LOC {8 1.0 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-2490 {}} {258 0 0 0-2489 {}} {130 0 0 0-2488 {}} {258 0 0 0-2487 {}} {130 0 0 0-2486 {}} {130 0 0 0-2485 {}} {130 0 0 0-2484 {}} {130 0 0 0-2483 {}} {130 0 0 0-2482 {}} {64 0 0 0-2481 {}} {64 0 0 0-2081 {}} {774 0 0 0-2602 {}}} SUCCS {{772 0 0 0-2490 {}} {131 0 0 0-2540 {}} {130 0 0 0-2541 {}} {130 0 0 0-2542 {}} {130 0 0 0-2543 {}} {130 0 0 0-2544 {}} {130 0 0 0-2545 {}} {130 0 0 0-2546 {}} {130 0 0 0-2547 {}} {130 0 0 0-2548 {}} {64 0 0 0-2083 {}} {256 0 0 0-2602 {}}} CYCLES {}}
set a(0-2540) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(10-4) TYPE READSLICE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-480 LOC {8 1.0 9 0.874375 9 0.874375 9 0.874375} PREDS {{131 0 0 0-2082 {}}} SUCCS {{259 0 0 0-2541 {}} {130 0 0 0-2548 {}}} CYCLES {}}
set a(0-2541) {AREA_SCORE {} NAME COMP_LOOP-8:not#3 TYPE NOT PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-481 LOC {8 1.0 9 0.874375 9 0.874375 9 0.874375} PREDS {{259 0 0 0-2540 {}} {130 0 0 0-2082 {}}} SUCCS {{259 0 0 0-2542 {}} {130 0 0 0-2548 {}}} CYCLES {}}
set a(0-2542) {AREA_SCORE {} NAME COMP_LOOP-8:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-482 LOC {8 1.0 9 0.874375 9 0.874375 9 0.874375} PREDS {{259 0 0 0-2541 {}} {130 0 0 0-2082 {}}} SUCCS {{258 0 0 0-2545 {}} {130 0 0 0-2548 {}}} CYCLES {}}
set a(0-2543) {AREA_SCORE {} NAME COMP_LOOP:k:asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-483 LOC {8 1.0 9 0.0 9 0.0 9 0.0 9 0.874375} PREDS {{130 0 0 0-2082 {}} {774 0 0 0-2602 {}}} SUCCS {{259 0 0 0-2544 {}} {130 0 0 0-2548 {}} {256 0 0 0-2602 {}}} CYCLES {}}
set a(0-2544) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#26 TYPE READSLICE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-484 LOC {8 1.0 9 0.0 9 0.0 9 0.874375} PREDS {{259 0 0 0-2543 {}} {130 0 0 0-2082 {}}} SUCCS {{259 0 0 0-2545 {}} {130 0 0 0-2548 {}}} CYCLES {}}
set a(0-2545) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(8,0,7,0,8) QUANTITY 1 NAME COMP_LOOP:acc#2 TYPE ACCU DELAY {1.01 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-485 LOC {9 0.0 9 0.874375 9 0.874375 9 0.9999998750000001 9 0.9999998750000001} PREDS {{259 0 0 0-2544 {}} {258 0 0 0-2542 {}} {130 0 0 0-2082 {}}} SUCCS {{259 0 0 0-2546 {}} {130 0 0 0-2548 {}}} CYCLES {}}
set a(0-2546) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#2)(7) TYPE READSLICE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-486 LOC {9 0.125625 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-2545 {}} {130 0 0 0-2082 {}}} SUCCS {{259 0 0 0-2547 {}} {130 0 0 0-2548 {}}} CYCLES {}}
set a(0-2547) {AREA_SCORE {} NAME COMP_LOOP-8:not TYPE NOT PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-487 LOC {9 0.125625 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-2546 {}} {130 0 0 0-2082 {}}} SUCCS {{259 0 0 0-2548 {}}} CYCLES {}}
set a(0-2548) {AREA_SCORE {} NAME COMP_LOOP-8:break(COMP_LOOP) TYPE TERMINATE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-488 LOC {9 0.125625 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-2547 {}} {130 0 0 0-2546 {}} {130 0 0 0-2545 {}} {130 0 0 0-2544 {}} {130 0 0 0-2543 {}} {130 0 0 0-2542 {}} {130 0 0 0-2541 {}} {130 0 0 0-2540 {}} {130 0 0 0-2082 {}}} SUCCS {{128 0 0 0-2555 {}} {64 0 0 0-2083 {}}} CYCLES {}}
set a(0-2549) {AREA_SCORE {} NAME COMP_LOOP:k:asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-489 LOC {0 1.0 8 0.0 8 0.0 8 0.0 8 0.27628055} PREDS {{774 0 0 0-2602 {}}} SUCCS {{259 0 0 0-2550 {}} {130 0 0 0-2083 {}} {256 0 0 0-2602 {}}} CYCLES {}}
set a(0-2550) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#27 TYPE READSLICE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-490 LOC {0 1.0 8 0.0 8 0.0 8 0.27628055} PREDS {{259 0 0 0-2549 {}}} SUCCS {{259 0 0 0-2551 {}} {130 0 0 0-2083 {}}} CYCLES {}}
set a(0-2551) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#15 TYPE CONCATENATE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-491 LOC {0 1.0 8 0.27628055 8 0.27628055 8 0.27628055} PREDS {{259 0 0 0-2550 {}}} SUCCS {{259 0 0 0-2552 {}} {130 0 0 0-2083 {}}} CYCLES {}}
set a(0-2552) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,12) QUANTITY 1 NAME COMP_LOOP-8:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-492 LOC {1 0.18687499999999999 8 0.27628055 8 0.27628055 8 0.7499998775000001 8 0.7499998775000001} PREDS {{259 0 0 0-2551 {}} {258 0 0 0-2165 {}}} SUCCS {{259 0 1.500 0-2553 {}} {258 0 1.500 0-2554 {}} {130 0 0 0-2083 {}}} CYCLES {}}
set a(0-2553) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-493 LOC {1 1.0 8 0.95 8 1.0 9 0.2999998749999999 9 0.2999998749999999} PREDS {{259 0 1.500 0-2552 {}}} SUCCS {{258 0 0 0-2083 {}}} CYCLES {}}
set a(0-2554) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-494 LOC {1 1.0 8 0.95 8 1.0 9 0.2999998749999999 9 0.2999998749999999} PREDS {{258 0 1.500 0-2552 {}}} SUCCS {{258 0 0 0-2083 {}}} CYCLES {}}
set a(0-2555) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:j:asn(VEC_LOOP:j)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-495 LOC {9 0.0 9 1.0 9 1.0 9 1.0 9 1.0} PREDS {{128 0 0 0-2548 {}} {772 0 0 0-2083 {}}} SUCCS {{259 0 0 0-2083 {}}} CYCLES {}}
set a(0-2556) {AREA_SCORE {} NAME VEC_LOOP:asn#31 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2083 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-496 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52312505} PREDS {{774 0 0 0-2598 {}}} SUCCS {{259 0 0 0-2557 {}} {130 0 0 0-2597 {}} {256 0 0 0-2598 {}}} CYCLES {}}
set a(0-2557) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:slc(VEC_LOOP:j)(11-0) TYPE READSLICE PAR 0-2083 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-497 LOC {0 1.0 1 0.0 1 0.0 1 0.52312505} PREDS {{259 0 0 0-2556 {}}} SUCCS {{258 0 0 0-2561 {}} {130 0 0 0-2597 {}}} CYCLES {}}
set a(0-2558) {AREA_SCORE {} NAME COMP_LOOP:k:asn#27 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2083 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-498 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52312505} PREDS {} SUCCS {{259 0 0 0-2559 {}} {130 0 0 0-2597 {}}} CYCLES {}}
set a(0-2559) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#28 TYPE READSLICE PAR 0-2083 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-499 LOC {0 1.0 1 0.0 1 0.0 1 0.52312505} PREDS {{259 0 0 0-2558 {}}} SUCCS {{259 0 0 0-2560 {}} {130 0 0 0-2597 {}}} CYCLES {}}
set a(0-2560) {AREA_SCORE {} NAME VEC_LOOP:conc#14 TYPE CONCATENATE PAR 0-2083 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-500 LOC {0 1.0 1 0.52312505 1 0.52312505 1 0.52312505} PREDS {{259 0 0 0-2559 {}}} SUCCS {{259 0 0 0-2561 {}} {130 0 0 0-2597 {}}} CYCLES {}}
set a(0-2561) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,11,0,12) QUANTITY 2 NAME COMP_LOOP-8:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-2083 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-501 LOC {1 0.0 1 0.52312505 1 0.52312505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-2560 {}} {258 0 0 0-2557 {}}} SUCCS {{259 0 2.250 0-2562 {}} {258 0 2.250 0-2577 {}} {130 0 0 0-2597 {}}} CYCLES {}}
set a(0-2562) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#14 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2083 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-502 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-2561 {}} {774 0 2.250 0-2590 {}} {774 0 2.250 0-2577 {}}} SUCCS {{258 0 0 0-2572 {}} {256 0 0 0-2577 {}} {258 0 0 0-2579 {}} {256 0 0 0-2590 {}} {130 0 0 0-2597 {}}} CYCLES {}}
set a(0-2563) {AREA_SCORE {} NAME COMP_LOOP:k:asn#28 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2083 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-503 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.39375004999999996} PREDS {} SUCCS {{259 0 0 0-2564 {}} {130 0 0 0-2597 {}}} CYCLES {}}
set a(0-2564) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#29 TYPE READSLICE PAR 0-2083 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-504 LOC {0 1.0 1 0.0 1 0.0 1 0.39375004999999996} PREDS {{259 0 0 0-2563 {}}} SUCCS {{259 0 0 0-2565 {}} {130 0 0 0-2597 {}}} CYCLES {}}
set a(0-2565) {AREA_SCORE {} NAME VEC_LOOP:conc#15 TYPE CONCATENATE PAR 0-2083 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-505 LOC {0 1.0 1 0.39375004999999996 1 0.39375004999999996 1 0.39375004999999996} PREDS {{259 0 0 0-2564 {}}} SUCCS {{258 0 0 0-2567 {}} {130 0 0 0-2597 {}}} CYCLES {}}
set a(0-2566) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-2083 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-506 LOC {0 1.0 1 0.39375004999999996 1 0.39375004999999996 1 0.39375004999999996} PREDS {} SUCCS {{259 0 0 0-2567 {}} {130 0 0 0-2597 {}}} CYCLES {}}
set a(0-2567) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,11) QUANTITY 2 NAME VEC_LOOP:acc#21 TYPE ACCU DELAY {1.03 ns} PAR 0-2083 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-507 LOC {1 0.0 1 0.39375004999999996 1 0.39375004999999996 1 0.523124925 1 0.523124925} PREDS {{259 0 0 0-2566 {}} {258 0 0 0-2565 {}}} SUCCS {{258 0 0 0-2570 {}} {130 0 0 0-2597 {}}} CYCLES {}}
set a(0-2568) {AREA_SCORE {} NAME VEC_LOOP:asn#32 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2083 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-508 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52312505} PREDS {{774 0 0 0-2598 {}}} SUCCS {{259 0 0 0-2569 {}} {130 0 0 0-2597 {}} {256 0 0 0-2598 {}}} CYCLES {}}
set a(0-2569) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:slc(VEC_LOOP:j)(11-0)#5 TYPE READSLICE PAR 0-2083 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-509 LOC {0 1.0 1 0.0 1 0.0 1 0.52312505} PREDS {{259 0 0 0-2568 {}}} SUCCS {{259 0 0 0-2570 {}} {130 0 0 0-2597 {}}} CYCLES {}}
set a(0-2570) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,11,0,12) QUANTITY 2 NAME COMP_LOOP-8:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-2083 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-510 LOC {1 0.129375 1 0.52312505 1 0.52312505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-2569 {}} {258 0 0 0-2567 {}}} SUCCS {{259 0 2.250 0-2571 {}} {258 0 2.250 0-2590 {}} {130 0 0 0-2597 {}}} CYCLES {}}
set a(0-2571) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#15 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2083 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-511 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-2570 {}} {774 0 2.250 0-2590 {}} {774 0 2.250 0-2577 {}}} SUCCS {{259 0 0 0-2572 {}} {256 0 0 0-2577 {}} {258 0 0 0-2578 {}} {256 0 0 0-2590 {}} {130 0 0 0-2597 {}}} CYCLES {}}
set a(0-2572) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-8:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-2083 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-512 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-2571 {}} {258 0 0 0-2562 {}}} SUCCS {{259 0 0 0-2573 {}} {130 0 0 0-2597 {}}} CYCLES {}}
set a(0-2573) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_add.base TYPE {C-CORE PORT} PAR 0-2083 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-513 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-2572 {}} {128 0 0 0-2575 {}}} SUCCS {{258 0 0 0-2575 {}} {130 0 0 0-2597 {}}} CYCLES {}}
set a(0-2574) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_add.m TYPE {C-CORE PORT} PAR 0-2083 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-514 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-2575 {}}} SUCCS {{259 0 0 0-2575 {}} {130 0 0 0-2597 {}}} CYCLES {}}
set a(0-2575) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-8:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-2083 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-515 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-2574 {}} {258 0 0 0-2573 {}}} SUCCS {{128 0 0 0-2573 {}} {128 0 0 0-2574 {}} {259 0 0 0-2576 {}}} CYCLES {}}
set a(0-2576) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_add.return TYPE {C-CORE PORT} PAR 0-2083 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-516 LOC {3 0.04 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-2575 {}}} SUCCS {{259 0 2.250 0-2577 {}} {130 0 0 0-2597 {}}} CYCLES {}}
set a(0-2577) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#14 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2083 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-517 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-2577 {}} {259 0 2.250 0-2576 {}} {256 0 0 0-2571 {}} {256 0 0 0-2562 {}} {258 0 2.250 0-2561 {}} {774 0 0 0-2590 {}}} SUCCS {{774 0 2.250 0-2562 {}} {774 0 2.250 0-2571 {}} {774 0 0 0-2577 {}} {258 0 0 0-2590 {}} {130 0 0 0-2597 {}}} CYCLES {}}
set a(0-2578) {AREA_SCORE {} NAME COMP_LOOP-8:factor2:not TYPE NOT PAR 0-2083 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-518 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-2571 {}}} SUCCS {{259 0 0 0-2579 {}} {130 0 0 0-2597 {}}} CYCLES {}}
set a(0-2579) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-8:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-2083 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-519 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-2578 {}} {258 0 0 0-2562 {}}} SUCCS {{259 0 0 0-2580 {}} {130 0 0 0-2597 {}}} CYCLES {}}
set a(0-2580) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_sub.base TYPE {C-CORE PORT} PAR 0-2083 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-520 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-2579 {}} {128 0 0 0-2582 {}}} SUCCS {{258 0 0 0-2582 {}} {130 0 0 0-2597 {}}} CYCLES {}}
set a(0-2581) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_sub.m TYPE {C-CORE PORT} PAR 0-2083 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-521 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-2582 {}}} SUCCS {{259 0 0 0-2582 {}} {130 0 0 0-2597 {}}} CYCLES {}}
set a(0-2582) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-8:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-2083 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-522 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-2581 {}} {258 0 0 0-2580 {}}} SUCCS {{128 0 0 0-2580 {}} {128 0 0 0-2581 {}} {259 0 0 0-2583 {}}} CYCLES {}}
set a(0-2583) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_sub.return TYPE {C-CORE PORT} PAR 0-2083 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-523 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-2582 {}}} SUCCS {{259 0 0 0-2584 {}} {130 0 0 0-2597 {}}} CYCLES {}}
set a(0-2584) {AREA_SCORE {} NAME COMP_LOOP-8:mult.x TYPE {C-CORE PORT} PAR 0-2083 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-524 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-2583 {}} {128 0 0 0-2588 {}}} SUCCS {{258 0 0 0-2588 {}} {130 0 0 0-2597 {}}} CYCLES {}}
set a(0-2585) {AREA_SCORE {} NAME COMP_LOOP-8:mult.y TYPE {C-CORE PORT} PAR 0-2083 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-525 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-2588 {}}} SUCCS {{258 0 0 0-2588 {}} {130 0 0 0-2597 {}}} CYCLES {}}
set a(0-2586) {AREA_SCORE {} NAME COMP_LOOP-8:mult.y_ TYPE {C-CORE PORT} PAR 0-2083 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-526 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-2588 {}}} SUCCS {{258 0 0 0-2588 {}} {130 0 0 0-2597 {}}} CYCLES {}}
set a(0-2587) {AREA_SCORE {} NAME COMP_LOOP-8:mult.p TYPE {C-CORE PORT} PAR 0-2083 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-527 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-2588 {}}} SUCCS {{259 0 0 0-2588 {}} {130 0 0 0-2597 {}}} CYCLES {}}
set a(0-2588) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-8:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-2083 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-528 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-2587 {}} {258 0 0 0-2586 {}} {258 0 0 0-2585 {}} {258 0 0 0-2584 {}}} SUCCS {{128 0 0 0-2584 {}} {128 0 0 0-2585 {}} {128 0 0 0-2586 {}} {128 0 0 0-2587 {}} {259 0 0 0-2589 {}}} CYCLES {}}
set a(0-2589) {AREA_SCORE {} NAME COMP_LOOP-8:mult.return TYPE {C-CORE PORT} PAR 0-2083 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-529 LOC {6 0.04 6 0.6562500499999999 6 0.6562500499999999 6 0.6562500499999999} PREDS {{259 0 0 0-2588 {}}} SUCCS {{259 0 2.250 0-2590 {}} {130 0 0 0-2597 {}}} CYCLES {}}
set a(0-2590) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#15 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2083 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-530 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-2590 {}} {259 0 2.250 0-2589 {}} {258 0 0 0-2577 {}} {256 0 0 0-2571 {}} {258 0 2.250 0-2570 {}} {256 0 0 0-2562 {}}} SUCCS {{774 0 2.250 0-2562 {}} {774 0 2.250 0-2571 {}} {774 0 0 0-2577 {}} {774 0 0 0-2590 {}} {130 0 0 0-2597 {}}} CYCLES {}}
set a(0-2591) {AREA_SCORE {} NAME VEC_LOOP:asn#33 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2083 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-531 LOC {0 1.0 1 0.6812500499999999 1 0.6812500499999999 1 0.6812500499999999 7 0.6812500499999999} PREDS {{774 0 0 0-2598 {}}} SUCCS {{259 0 0 0-2592 {}} {130 0 0 0-2597 {}} {256 0 0 0-2598 {}}} CYCLES {}}
set a(0-2592) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-8:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.36 ns} PAR 0-2083 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-532 LOC {1 0.0 1 0.6812500499999999 1 0.6812500499999999 1 0.851874925 7 0.851874925} PREDS {{259 0 0 0-2591 {}}} SUCCS {{259 0 0 0-2593 {}} {130 0 0 0-2597 {}} {258 0 0 0-2598 {}}} CYCLES {}}
set a(0-2593) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:slc(VEC_LOOP:j)(31-12) TYPE READSLICE PAR 0-2083 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-533 LOC {1 0.170625 1 0.85187505 1 0.85187505 7 0.85187505} PREDS {{259 0 0 0-2592 {}}} SUCCS {{259 0 0 0-2594 {}} {130 0 0 0-2597 {}}} CYCLES {}}
set a(0-2594) {AREA_SCORE 20.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(20,0,1,1,21) QUANTITY 1 NAME COMP_LOOP-8:VEC_LOOP:acc TYPE ACCU DELAY {1.18 ns} PAR 0-2083 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-534 LOC {1 0.170625 1 0.85187505 1 0.85187505 1 0.999999925 7 0.999999925} PREDS {{259 0 0 0-2593 {}}} SUCCS {{259 0 0 0-2595 {}} {130 0 0 0-2597 {}}} CYCLES {}}
set a(0-2595) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:slc(VEC_LOOP:acc)(20) TYPE READSLICE PAR 0-2083 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-535 LOC {1 0.31874995 1 1.0 1 1.0 7 1.0} PREDS {{259 0 0 0-2594 {}}} SUCCS {{259 0 0 0-2596 {}} {130 0 0 0-2597 {}}} CYCLES {}}
set a(0-2596) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:not TYPE NOT PAR 0-2083 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-536 LOC {1 0.31874995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-2595 {}}} SUCCS {{259 0 0 0-2597 {}}} CYCLES {}}
set a(0-2597) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-2083 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-537 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-2596 {}} {130 0 0 0-2595 {}} {130 0 0 0-2594 {}} {130 0 0 0-2593 {}} {130 0 0 0-2592 {}} {130 0 0 0-2591 {}} {130 0 0 0-2590 {}} {130 0 0 0-2589 {}} {130 0 0 0-2587 {}} {130 0 0 0-2586 {}} {130 0 0 0-2585 {}} {130 0 0 0-2584 {}} {130 0 0 0-2583 {}} {130 0 0 0-2581 {}} {130 0 0 0-2580 {}} {130 0 0 0-2579 {}} {130 0 0 0-2578 {}} {130 0 0 0-2577 {}} {130 0 0 0-2576 {}} {130 0 0 0-2574 {}} {130 0 0 0-2573 {}} {130 0 0 0-2572 {}} {130 0 0 0-2571 {}} {130 0 0 0-2570 {}} {130 0 0 0-2569 {}} {130 0 0 0-2568 {}} {130 0 0 0-2567 {}} {130 0 0 0-2566 {}} {130 0 0 0-2565 {}} {130 0 0 0-2564 {}} {130 0 0 0-2563 {}} {130 0 0 0-2562 {}} {130 0 0 0-2561 {}} {130 0 0 0-2560 {}} {130 0 0 0-2559 {}} {130 0 0 0-2558 {}} {130 0 0 0-2557 {}} {130 0 0 0-2556 {}}} SUCCS {{129 0 0 0-2598 {}}} CYCLES {}}
set a(0-2598) {AREA_SCORE {} NAME asn(VEC_LOOP:j.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2083 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-2598 {}} {129 0 0 0-2597 {}} {258 0 0 0-2592 {}} {256 0 0 0-2591 {}} {256 0 0 0-2568 {}} {256 0 0 0-2556 {}}} SUCCS {{774 0 0 0-2556 {}} {774 0 0 0-2568 {}} {774 0 0 0-2591 {}} {772 0 0 0-2598 {}}} CYCLES {}}
set a(0-2083) {CHI {0-2556 0-2557 0-2558 0-2559 0-2560 0-2561 0-2562 0-2563 0-2564 0-2565 0-2566 0-2567 0-2568 0-2569 0-2570 0-2571 0-2572 0-2573 0-2574 0-2575 0-2576 0-2577 0-2578 0-2579 0-2580 0-2581 0-2582 0-2583 0-2584 0-2585 0-2586 0-2587 0-2588 0-2589 0-2590 0-2591 0-2592 0-2593 0-2594 0-2595 0-2596 0-2597 0-2598} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {9030 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 9030 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 9030 NAME COMP_LOOP-8:VEC_LOOP TYPE LOOP DELAY {90310.00 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-538 LOC {9 1.0 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-2555 {}} {258 0 0 0-2554 {}} {258 0 0 0-2553 {}} {130 0 0 0-2552 {}} {130 0 0 0-2551 {}} {130 0 0 0-2550 {}} {130 0 0 0-2549 {}} {64 0 0 0-2548 {}} {64 0 0 0-2082 {}} {774 0 0 0-2602 {}}} SUCCS {{772 0 0 0-2555 {}} {131 0 0 0-2599 {}} {130 0 0 0-2600 {}} {130 0 0 0-2601 {}} {130 0 0 0-2602 {}} {130 0 0 0-2603 {}} {130 0 0 0-2604 {}} {130 0 0 0-2605 {}} {130 0 0 0-2606 {}} {130 0 0 0-2607 {}} {130 0 0 0-2608 {}} {130 0 0 0-2609 {}} {130 0 0 0-2610 {}}} CYCLES {}}
set a(0-2599) {AREA_SCORE {} NAME COMP_LOOP:k:asn#29 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-539 LOC {9 1.0 9 1.0 9 1.0 9 1.0 10 0.745} PREDS {{131 0 0 0-2083 {}} {774 0 0 0-2602 {}}} SUCCS {{259 0 0 0-2600 {}} {256 0 0 0-2602 {}}} CYCLES {}}
set a(0-2600) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#22 TYPE READSLICE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-540 LOC {9 1.0 9 1.0 9 1.0 10 0.745} PREDS {{259 0 0 0-2599 {}} {130 0 0 0-2083 {}}} SUCCS {{259 0 0 0-2601 {}}} CYCLES {}}
set a(0-2601) {AREA_SCORE 7.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(7,0,2,1,8) QUANTITY 1 NAME COMP_LOOP:acc#3 TYPE ACCU DELAY {0.99 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-541 LOC {10 0.0 10 0.745 10 0.745 10 0.868749875 10 0.868749875} PREDS {{259 0 0 0-2600 {}} {130 0 0 0-2083 {}}} SUCCS {{259 0 0 0-2602 {}} {258 0 0 0-2603 {}}} CYCLES {}}
set a(0-2602) {AREA_SCORE {} NAME COMP_LOOP:asn(COMP_LOOP:k(10:3).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-542 LOC {10 0.12375 10 0.8687499999999999 10 0.8687499999999999 10 0.8687499999999999 10 1.0} PREDS {{772 0 0 0-2602 {}} {259 0 0 0-2601 {}} {256 0 0 0-2599 {}} {130 0 0 0-2083 {}} {256 0 0 0-2549 {}} {256 0 0 0-2543 {}} {256 0 0 0-2082 {}} {256 0 0 0-2482 {}} {256 0 0 0-2475 {}} {256 0 0 0-2081 {}} {256 0 0 0-2422 {}} {256 0 0 0-2415 {}} {256 0 0 0-2080 {}} {256 0 0 0-2354 {}} {256 0 0 0-2347 {}} {256 0 0 0-2079 {}} {256 0 0 0-2294 {}} {256 0 0 0-2287 {}} {256 0 0 0-2078 {}} {256 0 0 0-2226 {}} {256 0 0 0-2219 {}} {256 0 0 0-2077 {}} {256 0 0 0-2166 {}} {256 0 0 0-2158 {}} {256 0 0 0-2076 {}} {256 0 0 0-2101 {}}} SUCCS {{774 0 0 0-2101 {}} {774 0 0 0-2076 {}} {774 0 0 0-2158 {}} {774 0 0 0-2166 {}} {774 0 0 0-2077 {}} {774 0 0 0-2219 {}} {774 0 0 0-2226 {}} {774 0 0 0-2078 {}} {774 0 0 0-2287 {}} {774 0 0 0-2294 {}} {774 0 0 0-2079 {}} {774 0 0 0-2347 {}} {774 0 0 0-2354 {}} {774 0 0 0-2080 {}} {774 0 0 0-2415 {}} {774 0 0 0-2422 {}} {774 0 0 0-2081 {}} {774 0 0 0-2475 {}} {774 0 0 0-2482 {}} {774 0 0 0-2082 {}} {774 0 0 0-2543 {}} {774 0 0 0-2549 {}} {774 0 0 0-2083 {}} {774 0 0 0-2599 {}} {772 0 0 0-2602 {}}} CYCLES {}}
set a(0-2603) {AREA_SCORE {} NAME COMP_LOOP:conc TYPE CONCATENATE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-543 LOC {10 0.12375 10 0.8687499999999999 10 0.8687499999999999 10 0.8687499999999999} PREDS {{258 0 0 0-2601 {}} {130 0 0 0-2083 {}}} SUCCS {{258 0 0 0-2607 {}}} CYCLES {}}
set a(0-2604) {AREA_SCORE {} NAME COMP_LOOP-1:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-544 LOC {9 1.0 10 0.8687499999999999 10 0.8687499999999999 10 0.8687499999999999} PREDS {{130 0 0 0-2083 {}}} SUCCS {{259 0 0 0-2605 {}}} CYCLES {}}
set a(0-2605) {AREA_SCORE {} NAME COMP_LOOP-1:not#3 TYPE NOT PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-545 LOC {9 1.0 10 0.8687499999999999 10 0.8687499999999999 10 0.8687499999999999} PREDS {{259 0 0 0-2604 {}} {130 0 0 0-2083 {}}} SUCCS {{259 0 0 0-2606 {}}} CYCLES {}}
set a(0-2606) {AREA_SCORE {} NAME COMP_LOOP-1:COMP_LOOP:conc TYPE CONCATENATE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-546 LOC {9 1.0 10 0.8687499999999999 10 0.8687499999999999 10 0.8687499999999999} PREDS {{259 0 0 0-2605 {}} {130 0 0 0-2083 {}}} SUCCS {{259 0 0 0-2607 {}}} CYCLES {}}
set a(0-2607) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 1 NAME COMP_LOOP-1:acc TYPE ACCU DELAY {1.05 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-547 LOC {10 0.12375 10 0.8687499999999999 10 0.8687499999999999 10 0.9999998749999999 10 0.9999998749999999} PREDS {{259 0 0 0-2606 {}} {258 0 0 0-2603 {}} {130 0 0 0-2083 {}}} SUCCS {{259 0 0 0-2608 {}}} CYCLES {}}
set a(0-2608) {AREA_SCORE {} NAME COMP_LOOP-1:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-548 LOC {10 0.255 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-2607 {}} {130 0 0 0-2083 {}}} SUCCS {{259 0 0 0-2609 {}}} CYCLES {}}
set a(0-2609) {AREA_SCORE {} NAME COMP_LOOP-1:not TYPE NOT PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-549 LOC {10 0.255 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-2608 {}} {130 0 0 0-2083 {}}} SUCCS {{259 0 0 0-2610 {}}} CYCLES {}}
set a(0-2610) {AREA_SCORE {} NAME COMP_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2075 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-550 LOC {10 0.255 10 1.0 10 1.0 10 1.0 10 1.0} PREDS {{772 0 0 0-2610 {}} {259 0 0 0-2609 {}} {130 0 0 0-2083 {}} {256 0 0 0-2095 {}}} SUCCS {{774 0 0 0-2095 {}} {772 0 0 0-2610 {}}} CYCLES {}}
set a(0-2075) {CHI {0-2095 0-2096 0-2097 0-2098 0-2099 0-2100 0-2101 0-2102 0-2103 0-2104 0-2105 0-2106 0-2107 0-2108 0-2076 0-2155 0-2156 0-2157 0-2158 0-2159 0-2160 0-2161 0-2162 0-2163 0-2164 0-2165 0-2166 0-2167 0-2168 0-2169 0-2170 0-2171 0-2172 0-2077 0-2216 0-2217 0-2218 0-2219 0-2220 0-2221 0-2222 0-2223 0-2224 0-2225 0-2226 0-2227 0-2228 0-2229 0-2230 0-2231 0-2232 0-2233 0-2234 0-2078 0-2284 0-2285 0-2286 0-2287 0-2288 0-2289 0-2290 0-2291 0-2292 0-2293 0-2294 0-2295 0-2296 0-2297 0-2298 0-2299 0-2300 0-2079 0-2344 0-2345 0-2346 0-2347 0-2348 0-2349 0-2350 0-2351 0-2352 0-2353 0-2354 0-2355 0-2356 0-2357 0-2358 0-2359 0-2360 0-2361 0-2362 0-2080 0-2412 0-2413 0-2414 0-2415 0-2416 0-2417 0-2418 0-2419 0-2420 0-2421 0-2422 0-2423 0-2424 0-2425 0-2426 0-2427 0-2428 0-2081 0-2472 0-2473 0-2474 0-2475 0-2476 0-2477 0-2478 0-2479 0-2480 0-2481 0-2482 0-2483 0-2484 0-2485 0-2486 0-2487 0-2488 0-2489 0-2490 0-2082 0-2540 0-2541 0-2542 0-2543 0-2544 0-2545 0-2546 0-2547 0-2548 0-2549 0-2550 0-2551 0-2552 0-2553 0-2554 0-2555 0-2083 0-2599 0-2600 0-2601 0-2602 0-2603 0-2604 0-2605 0-2606 0-2607 0-2608 0-2609 0-2610} ITERATIONS 129 RESET_LATENCY {0 ?} CSTEPS 10 UNROLL 8 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {85140 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 1290 TOTAL_CYCLES_IN 12900 TOTAL_CYCLES_UNDER 72240 TOTAL_CYCLES 85140 NAME COMP_LOOP TYPE LOOP DELAY {851410.00 ns} PAR 0-2074 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-551 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-2094 {}} {258 0 0 0-2093 {}} {258 0 0 0-2092 {}} {130 0 0 0-2091 {}} {774 0 0 0-2619 {}}} SUCCS {{772 0 0 0-2093 {}} {772 0 0 0-2094 {}} {131 0 0 0-2611 {}} {130 0 0 0-2612 {}} {130 0 0 0-2613 {}} {130 0 0 0-2614 {}} {130 0 0 0-2615 {}} {130 0 0 0-2616 {}} {130 0 0 0-2617 {}} {130 0 0 0-2618 {}} {256 0 0 0-2619 {}}} CYCLES {}}
set a(0-2611) {AREA_SCORE {} NAME STAGE_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2074 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-552 LOC {1 1.0 2 0.761875 2 0.761875 2 0.761875 2 0.761875} PREDS {{131 0 0 0-2075 {}} {774 0 0 0-2619 {}}} SUCCS {{259 0 0 0-2612 {}} {130 0 0 0-2618 {}} {256 0 0 0-2619 {}}} CYCLES {}}
set a(0-2612) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,1,1,4) QUANTITY 1 NAME STAGE_LOOP:acc#1 TYPE ACCU DELAY {0.95 ns} PAR 0-2074 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-553 LOC {2 0.0 2 0.761875 2 0.761875 2 0.879999875 2 0.879999875} PREDS {{259 0 0 0-2611 {}} {130 0 0 0-2075 {}}} SUCCS {{259 0 0 0-2613 {}} {130 0 0 0-2618 {}} {258 0 0 0-2619 {}}} CYCLES {}}
set a(0-2613) {AREA_SCORE {} NAME STAGE_LOOP:i:not TYPE NOT PAR 0-2074 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-554 LOC {2 0.118125 2 0.88 2 0.88 2 0.88} PREDS {{259 0 0 0-2612 {}} {130 0 0 0-2075 {}}} SUCCS {{259 0 0 0-2614 {}} {130 0 0 0-2618 {}}} CYCLES {}}
set a(0-2614) {AREA_SCORE {} NAME STAGE_LOOP:i:conc TYPE CONCATENATE PAR 0-2074 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-555 LOC {2 0.118125 2 0.88 2 0.88 2 0.88} PREDS {{259 0 0 0-2613 {}} {130 0 0 0-2075 {}}} SUCCS {{259 0 0 0-2615 {}} {130 0 0 0-2618 {}}} CYCLES {}}
set a(0-2615) {AREA_SCORE 5.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(5,0,2,1,5) QUANTITY 1 NAME STAGE_LOOP:acc TYPE ACCU DELAY {0.96 ns} PAR 0-2074 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-556 LOC {2 0.118125 2 0.88 2 0.88 2 0.999999875 2 0.999999875} PREDS {{259 0 0 0-2614 {}} {130 0 0 0-2075 {}}} SUCCS {{259 0 0 0-2616 {}} {130 0 0 0-2618 {}}} CYCLES {}}
set a(0-2616) {AREA_SCORE {} NAME STAGE_LOOP:slc(STAGE_LOOP:acc)(4) TYPE READSLICE PAR 0-2074 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-557 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2615 {}} {130 0 0 0-2075 {}}} SUCCS {{259 0 0 0-2617 {}} {130 0 0 0-2618 {}}} CYCLES {}}
set a(0-2617) {AREA_SCORE {} NAME STAGE_LOOP:not TYPE NOT PAR 0-2074 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-558 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2616 {}} {130 0 0 0-2075 {}}} SUCCS {{259 0 0 0-2618 {}}} CYCLES {}}
set a(0-2618) {AREA_SCORE {} NAME STAGE_LOOP:break(STAGE_LOOP) TYPE TERMINATE PAR 0-2074 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-559 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2617 {}} {130 0 0 0-2616 {}} {130 0 0 0-2615 {}} {130 0 0 0-2614 {}} {130 0 0 0-2613 {}} {130 0 0 0-2612 {}} {130 0 0 0-2611 {}} {130 0 0 0-2075 {}}} SUCCS {{129 0 0 0-2619 {}}} CYCLES {}}
set a(0-2619) {AREA_SCORE {} NAME asn(STAGE_LOOP:i(3:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2074 LOC {2 0.118125 2 0.88 2 0.88 2 0.88 2 1.0} PREDS {{772 0 0 0-2619 {}} {129 0 0 0-2618 {}} {258 0 0 0-2612 {}} {256 0 0 0-2611 {}} {256 0 0 0-2075 {}} {256 0 0 0-2091 {}}} SUCCS {{774 0 0 0-2091 {}} {774 0 0 0-2075 {}} {774 0 0 0-2611 {}} {772 0 0 0-2619 {}}} CYCLES {}}
set a(0-2074) {CHI {0-2091 0-2092 0-2093 0-2094 0-2075 0-2611 0-2612 0-2613 0-2614 0-2615 0-2616 0-2617 0-2618 0-2619} ITERATIONS 10 RESET_LATENCY {0 ?} CSTEPS 2 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {85160 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 20 TOTAL_CYCLES_IN 20 TOTAL_CYCLES_UNDER 85140 TOTAL_CYCLES 85160 NAME STAGE_LOOP TYPE LOOP DELAY {851610.00 ns} PAR 0-2073 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-560 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-2090 {}} {130 0 0 0-2089 {}} {130 0 0 0-2088 {}} {130 0 0 0-2086 {}} {130 0 0 0-2085 {}} {258 0 0 0-2084 {}}} SUCCS {{772 0 0 0-2090 {}} {131 0 0 0-2620 {}} {130 0 0 0-2621 {}} {130 0 0 0-2622 {}} {130 0 0 0-2623 {}} {130 0 0 0-2624 {}} {130 0 0 0-2625 {}} {130 0 0 0-2626 {}} {130 0 0 0-2627 {}} {130 0 0 0-2628 {}} {130 0 0 0-2629 {}} {130 0 0 0-2630 {}} {130 0 0 0-2631 {}} {130 0 0 0-2632 {}} {130 0 0 0-2633 {}} {130 0 0 0-2634 {}} {130 0 0 0-2635 {}} {130 0 0 0-2636 {}} {130 0 0 0-2637 {}}} CYCLES {}}
set a(0-2620) {AREA_SCORE {} NAME DataOut TYPE {C-CORE PORT} PAR 0-2073 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-561 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{131 0 0 0-2074 {}} {130 0 0 0-2089 {}}} SUCCS {} CYCLES {}}
set a(0-2621) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_out_wait(18) QUANTITY 1 NAME if:io_write(complete) TYPE {SYNC OUT} DELAY {0.00 ns} PAR 0-2073 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-562 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{130 0 0 0-2074 {}} {130 0 0 0-2089 {}}} SUCCS {{66 0 0 0-2624 {}} {66 0 0 0-2627 {}} {66 0 0 0-2630 {}} {66 0 0 0-2633 {}} {66 0 0 0-2636 {}}} CYCLES {}}
set a(0-2622) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-2073 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-563 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{130 0 0 0-2074 {}} {146 0 0 0-2089 {}}} SUCCS {} CYCLES {}}
set a(0-2623) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-2073 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-564 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-2074 {}} {128 0 0 0-2624 {}}} SUCCS {{259 0 0 0-2624 {}}} CYCLES {}}
set a(0-2624) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME twiddle_h:io_sync(twiddle_h:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-2073 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-565 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-2624 {}} {259 0 0 0-2623 {}} {66 0 0 0-2621 {}} {130 0 0 0-2074 {}} {66 0 0 0-2087 {}}} SUCCS {{128 0 0 0-2623 {}} {772 0 0 0-2624 {}} {259 0 0 0-2625 {}}} CYCLES {}}
set a(0-2625) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-2073 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-566 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-2624 {}} {130 0 0 0-2074 {}}} SUCCS {} CYCLES {}}
set a(0-2626) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-2073 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-567 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-2074 {}} {128 0 0 0-2627 {}}} SUCCS {{259 0 0 0-2627 {}}} CYCLES {}}
set a(0-2627) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME twiddle:io_sync(twiddle:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-2073 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-568 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-2627 {}} {259 0 0 0-2626 {}} {66 0 0 0-2621 {}} {130 0 0 0-2074 {}} {66 0 0 0-2087 {}}} SUCCS {{128 0 0 0-2626 {}} {772 0 0 0-2627 {}} {259 0 0 0-2628 {}}} CYCLES {}}
set a(0-2628) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-2073 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-569 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-2627 {}} {130 0 0 0-2074 {}}} SUCCS {} CYCLES {}}
set a(0-2629) {AREA_SCORE {} NAME CHN#4 TYPE {C-CORE PORT} PAR 0-2073 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-570 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-2074 {}} {128 0 0 0-2630 {}}} SUCCS {{259 0 0 0-2630 {}}} CYCLES {}}
set a(0-2630) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME r:io_sync(r:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-2073 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-571 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-2630 {}} {259 0 0 0-2629 {}} {66 0 0 0-2621 {}} {130 0 0 0-2074 {}} {66 0 0 0-2087 {}} {256 0 0 0-2085 {}}} SUCCS {{774 0 0 0-2085 {}} {128 0 0 0-2629 {}} {772 0 0 0-2630 {}} {259 0 0 0-2631 {}}} CYCLES {}}
set a(0-2631) {AREA_SCORE {} NAME DataInp#3 TYPE {C-CORE PORT} PAR 0-2073 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-572 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-2630 {}} {130 0 0 0-2074 {}}} SUCCS {} CYCLES {}}
set a(0-2632) {AREA_SCORE {} NAME CHN#5 TYPE {C-CORE PORT} PAR 0-2073 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-573 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-2074 {}} {128 0 0 0-2633 {}}} SUCCS {{259 0 0 0-2633 {}}} CYCLES {}}
set a(0-2633) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME p:io_sync(p:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-2073 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-574 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-2633 {}} {259 0 0 0-2632 {}} {66 0 0 0-2621 {}} {130 0 0 0-2074 {}} {66 0 0 0-2087 {}} {256 0 0 0-2084 {}}} SUCCS {{774 0 0 0-2084 {}} {128 0 0 0-2632 {}} {772 0 0 0-2633 {}} {259 0 0 0-2634 {}}} CYCLES {}}
set a(0-2634) {AREA_SCORE {} NAME DataInp#4 TYPE {C-CORE PORT} PAR 0-2073 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-575 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-2633 {}} {130 0 0 0-2074 {}}} SUCCS {} CYCLES {}}
set a(0-2635) {AREA_SCORE {} NAME CHN#6 TYPE {C-CORE PORT} PAR 0-2073 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-576 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-2074 {}} {128 0 0 0-2636 {}}} SUCCS {{259 0 0 0-2636 {}}} CYCLES {}}
set a(0-2636) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME vec:io_sync(vec:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-2073 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-577 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-2636 {}} {259 0 0 0-2635 {}} {66 0 0 0-2621 {}} {130 0 0 0-2074 {}} {66 0 0 0-2087 {}}} SUCCS {{128 0 0 0-2635 {}} {772 0 0 0-2636 {}} {259 0 0 0-2637 {}}} CYCLES {}}
set a(0-2637) {AREA_SCORE {} NAME DataInp#5 TYPE {C-CORE PORT} PAR 0-2073 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-578 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-2636 {}} {130 0 0 0-2074 {}}} SUCCS {} CYCLES {}}
set a(0-2073) {CHI {0-2084 0-2085 0-2086 0-2087 0-2088 0-2089 0-2090 0-2074 0-2620 0-2621 0-2622 0-2623 0-2624 0-2625 0-2626 0-2627 0-2628 0-2629 0-2630 0-2631 0-2632 0-2633 0-2634 0-2635 0-2636 0-2637} ITERATIONS Infinite LATENCY {85157 ?} RESET_LATENCY {0 ?} CSTEPS 3 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {85163 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 3 TOTAL_CYCLES_IN 3 TOTAL_CYCLES_UNDER 85160 TOTAL_CYCLES 85163 NAME main TYPE LOOP DELAY {851640.00 ns} PAR 0-2072 XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-579 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-2072) {CHI 0-2073 ITERATIONS Infinite LATENCY {85157 ?} RESET_LATENCY {0 ?} CSTEPS 0 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {85163 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 85163 TOTAL_CYCLES 85163 NAME core:rlp TYPE LOOP DELAY {851640.00 ns} PAR {} XREFS fffce182-0bef-4f70-8b44-b933250e0d0d-580 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-2072-TOTALCYCLES) {85163}
set a(0-2072-QMOD) {ccs_in(14,32) 0-2084 ccs_in(15,32) 0-2085 ccs_sync_in_wait(12) 0-2087 mgc_shift_l(1,0,4,11) 0-2092 mgc_add(4,0,4,0,4) 0-2099 mgc_shift_l(1,0,4,10) {0-2100 0-2165} mgc_mul(8,0,10,0,10) 0-2103 BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) {0-2105 0-2170 0-2231 0-2298 0-2359 0-2426 0-2487 0-2553} BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) {0-2107 0-2171 0-2233 0-2299 0-2361 0-2427 0-2489 0-2554} mgc_add(9,0,8,0,9) {0-2112 0-2290} BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) {0-2116 0-2124 0-2133 0-2146 0-2179 0-2188 0-2194 0-2207 0-2244 0-2253 0-2262 0-2275 0-2307 0-2316 0-2322 0-2335 0-2372 0-2381 0-2390 0-2403 0-2435 0-2444 0-2450 0-2463 0-2500 0-2509 0-2518 0-2531 0-2562 0-2571 0-2577 0-2590} mgc_add(11,0,10,0,11) {0-2120 0-2161 0-2222 0-2240 0-2350 0-2418 0-2478 0-2496} mgc_add(12,0,11,0,12) {0-2123 0-2178 0-2187 0-2252 0-2306 0-2315 0-2380 0-2434 0-2443 0-2508 0-2561 0-2570} mgc_add(32,0,32,0,32) {0-2125 0-2135 0-2148 0-2189 0-2196 0-2209 0-2254 0-2264 0-2277 0-2317 0-2324 0-2337 0-2382 0-2392 0-2405 0-2445 0-2452 0-2465 0-2510 0-2520 0-2533 0-2572 0-2579 0-2592} modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() {0-2128 0-2192 0-2257 0-2320 0-2385 0-2448 0-2513 0-2575} modulo_sub_221cc38820a0941d4772a0cf032267436375() {0-2138 0-2199 0-2267 0-2327 0-2395 0-2455 0-2523 0-2582} mult_a1e233277d0d5c0cfe721a9995382bef70e4() {0-2144 0-2205 0-2273 0-2333 0-2401 0-2461 0-2529 0-2588} mgc_add(20,0,1,1,21) {0-2150 0-2211 0-2279 0-2339 0-2407 0-2467 0-2535 0-2594} mgc_mul(10,0,10,0,12) {0-2169 0-2229 0-2297 0-2357 0-2425 0-2485 0-2552} mgc_add(10,0,10,0,11) {0-2184 0-2249 0-2312 0-2368 0-2377 0-2440 0-2505 0-2567} mgc_add(8,0,7,0,8) 0-2545 mgc_add(7,0,2,1,8) 0-2601 mgc_add(11,0,11,0,11) 0-2607 mgc_add(4,0,1,1,4) 0-2612 mgc_add(5,0,2,1,5) 0-2615 ccs_sync_out_wait(18) 0-2621 mgc_io_sync(0) {0-2624 0-2627 0-2630 0-2633 0-2636}}
set a(0-2072-PROC_NAME) {core}
set a(0-2072-HIER_NAME) {/inPlaceNTT_DIF_precomp/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-2072}

