<stg><name>prop_hw</name>


<trans_list>

<trans id="1537" from="1" to="2">
<condition id="1312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1538" from="2" to="3">
<condition id="1313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1539" from="3" to="4">
<condition id="1314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1540" from="4" to="5">
<condition id="1315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1541" from="5" to="6">
<condition id="1316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1542" from="6" to="7">
<condition id="1317">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1543" from="7" to="8">
<condition id="1318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1544" from="8" to="9">
<condition id="1319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1545" from="9" to="10">
<condition id="1320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1546" from="10" to="11">
<condition id="1321">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1547" from="11" to="12">
<condition id="1322">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1548" from="12" to="13">
<condition id="1323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1549" from="13" to="14">
<condition id="1324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1550" from="14" to="15">
<condition id="1325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1551" from="15" to="16">
<condition id="1326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1552" from="16" to="17">
<condition id="1327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1553" from="17" to="18">
<condition id="1328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1554" from="18" to="19">
<condition id="1329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1555" from="19" to="20">
<condition id="1330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1556" from="20" to="21">
<condition id="1331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1557" from="21" to="22">
<condition id="1332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1558" from="22" to="23">
<condition id="1333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1559" from="23" to="24">
<condition id="1334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1560" from="24" to="25">
<condition id="1335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1561" from="25" to="26">
<condition id="1336">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1562" from="26" to="27">
<condition id="1337">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1563" from="27" to="28">
<condition id="1338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1564" from="28" to="29">
<condition id="1339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1565" from="29" to="30">
<condition id="1340">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1566" from="30" to="31">
<condition id="1341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1567" from="31" to="32">
<condition id="1342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1568" from="32" to="33">
<condition id="1343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1569" from="33" to="34">
<condition id="1344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1570" from="34" to="35">
<condition id="1345">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1571" from="35" to="36">
<condition id="1346">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1572" from="36" to="37">
<condition id="1347">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1573" from="37" to="38">
<condition id="1348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1574" from="38" to="39">
<condition id="1349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1575" from="39" to="40">
<condition id="1350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1576" from="40" to="41">
<condition id="1351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1577" from="41" to="42">
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1578" from="42" to="43">
<condition id="1353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1579" from="43" to="44">
<condition id="1354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1580" from="44" to="45">
<condition id="1355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1581" from="45" to="46">
<condition id="1356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1582" from="46" to="47">
<condition id="1357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1583" from="47" to="48">
<condition id="1358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1584" from="48" to="49">
<condition id="1359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1585" from="49" to="50">
<condition id="1360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1586" from="50" to="51">
<condition id="1361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1587" from="51" to="52">
<condition id="1362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1588" from="52" to="53">
<condition id="1363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1589" from="53" to="54">
<condition id="1364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1590" from="54" to="55">
<condition id="1365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1591" from="55" to="56">
<condition id="1366">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1592" from="56" to="57">
<condition id="1367">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1593" from="57" to="58">
<condition id="1368">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
ap_fixed_base.exit1380:16  %in_hwSinhEta_V_read = call i14 @_ssdm_op_Read.ap_auto.i14P(i14* %in_hwSinhEta_V)

]]></Node>
<StgValue><ssdm name="in_hwSinhEta_V_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit1380:17  %tmp = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %in_hwSinhEta_V_read, i32 13)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="14">
<![CDATA[
:0  %tmp_17 = sext i14 %in_hwSinhEta_V_read to i32

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_5 = sitofp i32 %tmp_17 to double

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %r_V = xor i14 %in_hwSinhEta_V_read, -8192

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN6ap_intILi14EEC1ILi46ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2  %in_hwZ0_V_read = call i11 @_ssdm_op_Read.ap_auto.i11P(i11* %in_hwZ0_V)

]]></Node>
<StgValue><ssdm name="in_hwZ0_V_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
_ZN6ap_intILi14EEC1ILi46ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:3  %tmp_88 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %in_hwZ0_V_read, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN6ap_intILi14EEC1ILi46ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:4  br i1 %tmp_88, label %19, label %36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="11">
<![CDATA[
:0  %tmp_39 = sext i11 %in_hwZ0_V_read to i32

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_40 = sitofp i32 %tmp_39 to double

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %r_V_1 = xor i11 %in_hwZ0_V_read, -1024

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %op2 = sub i11 0, %r_V_1

]]></Node>
<StgValue><ssdm name="op2"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
ap_fixed_base.exit1489:2  %in_hwPhi_V_read = call i19 @_ssdm_op_Read.ap_auto.i19P(i19* %in_hwPhi_V)

]]></Node>
<StgValue><ssdm name="in_hwPhi_V_read"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit1489:3  %tmp_194 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %in_hwPhi_V_read, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ap_fixed_base.exit1489:4  br i1 %tmp_194, label %53, label %62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="19">
<![CDATA[
:0  %tmp_102 = sext i19 %in_hwPhi_V_read to i32

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_103 = sitofp i32 %tmp_102 to double

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:0  %r_V_2 = xor i19 %in_hwPhi_V_read, -262144

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:1  %op2_1 = sub i19 0, %r_V_2

]]></Node>
<StgValue><ssdm name="op2_1"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
ap_fixed_base.exit1401:1  %in_hwSector_V_read = call i5 @_ssdm_op_Read.ap_auto.i5P(i5* %in_hwSector_V)

]]></Node>
<StgValue><ssdm name="in_hwSector_V_read"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:2  %absInvRinv_V_1 = call i15 @_ssdm_op_Read.ap_auto.i15P(i15* %in_hwRinv_V)

]]></Node>
<StgValue><ssdm name="absInvRinv_V_1"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:3  %tmp_209 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %absInvRinv_V_1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:4  %absInvRinv_V = xor i15 %absInvRinv_V_1, -16384

]]></Node>
<StgValue><ssdm name="absInvRinv_V"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:5  %absInvRinv_V_2 = select i1 %tmp_209, i15 %absInvRinv_V, i15 %absInvRinv_V_1

]]></Node>
<StgValue><ssdm name="absInvRinv_V_2"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:57  %in_hwQ_V_read = call i1 @_ssdm_op_Read.ap_auto.i1P(i1* %in_hwQ_V)

]]></Node>
<StgValue><ssdm name="in_hwQ_V_read"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="84" st_id="2" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_5 = sitofp i32 %tmp_17 to double

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_2 = zext i14 %r_V to i64

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64">
<![CDATA[
:2  %tmp_s = sitofp i64 %tmp_2 to double

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_40 = sitofp i32 %tmp_39 to double

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="11">
<![CDATA[
:2  %tmp_32 = sext i11 %op2 to i32

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_33 = sitofp i32 %tmp_32 to double

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="11">
<![CDATA[
ap_fixed_base.exit1500:1  %tmp_64 = zext i11 %r_V_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit1500:2  %tmp_65 = sitofp i64 %tmp_64 to double

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_103 = sitofp i32 %tmp_102 to double

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="19">
<![CDATA[
:2  %tmp_97 = sext i19 %op2_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_98 = sitofp i32 %tmp_97 to double

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="95" st_id="3" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_5 = sitofp i32 %tmp_17 to double

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64">
<![CDATA[
:2  %tmp_s = sitofp i64 %tmp_2 to double

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_40 = sitofp i32 %tmp_39 to double

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_33 = sitofp i32 %tmp_32 to double

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit1500:2  %tmp_65 = sitofp i64 %tmp_64 to double

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_103 = sitofp i32 %tmp_102 to double

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_98 = sitofp i32 %tmp_97 to double

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="102" st_id="4" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_5 = sitofp i32 %tmp_17 to double

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64">
<![CDATA[
:2  %tmp_s = sitofp i64 %tmp_2 to double

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_40 = sitofp i32 %tmp_39 to double

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_33 = sitofp i32 %tmp_32 to double

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit1500:2  %tmp_65 = sitofp i64 %tmp_64 to double

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_103 = sitofp i32 %tmp_102 to double

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_98 = sitofp i32 %tmp_97 to double

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="109" st_id="5" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_5 = sitofp i32 %tmp_17 to double

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64">
<![CDATA[
:2  %tmp_s = sitofp i64 %tmp_2 to double

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_40 = sitofp i32 %tmp_39 to double

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_33 = sitofp i32 %tmp_32 to double

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit1500:2  %tmp_65 = sitofp i64 %tmp_64 to double

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_103 = sitofp i32 %tmp_102 to double

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_98 = sitofp i32 %tmp_97 to double

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="116" st_id="6" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_5 = sitofp i32 %tmp_17 to double

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64">
<![CDATA[
:2  %tmp_s = sitofp i64 %tmp_2 to double

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_40 = sitofp i32 %tmp_39 to double

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_33 = sitofp i32 %tmp_32 to double

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit1500:2  %tmp_65 = sitofp i64 %tmp_64 to double

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_103 = sitofp i32 %tmp_102 to double

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_98 = sitofp i32 %tmp_97 to double

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="123" st_id="7" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_1 = fmul double %tmp_5, 0x3F600000972ECF2E

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64">
<![CDATA[
:2  %tmp_s = sitofp i64 %tmp_2 to double

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_4 = fmul double %tmp_40, 5.859375e-02

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_33 = sitofp i32 %tmp_32 to double

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit1500:2  %tmp_65 = sitofp i64 %tmp_64 to double

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_6 = fmul double %tmp_103, 4.734500e-06

]]></Node>
<StgValue><ssdm name="v_assign_6"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_98 = sitofp i32 %tmp_97 to double

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="130" st_id="8" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_1 = fmul double %tmp_5, 0x3F600000972ECF2E

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %v_assign = fmul double %tmp_s, 0x3F600000972ECF2E

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_4 = fmul double %tmp_40, 5.859375e-02

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %v_assign_2 = fmul double %tmp_33, 5.859375e-02

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
ap_fixed_base.exit1500:3  %v_assign_3 = fmul double %tmp_65, 5.859375e-02

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_6 = fmul double %tmp_103, 4.734500e-06

]]></Node>
<StgValue><ssdm name="v_assign_6"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %v_assign_5 = fmul double %tmp_98, 4.734500e-06

]]></Node>
<StgValue><ssdm name="v_assign_5"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="137" st_id="9" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_1 = fmul double %tmp_5, 0x3F600000972ECF2E

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %v_assign = fmul double %tmp_s, 0x3F600000972ECF2E

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_4 = fmul double %tmp_40, 5.859375e-02

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %v_assign_2 = fmul double %tmp_33, 5.859375e-02

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
ap_fixed_base.exit1500:3  %v_assign_3 = fmul double %tmp_65, 5.859375e-02

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_6 = fmul double %tmp_103, 4.734500e-06

]]></Node>
<StgValue><ssdm name="v_assign_6"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %v_assign_5 = fmul double %tmp_98, 4.734500e-06

]]></Node>
<StgValue><ssdm name="v_assign_5"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="144" st_id="10" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_1 = fmul double %tmp_5, 0x3F600000972ECF2E

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %v_assign = fmul double %tmp_s, 0x3F600000972ECF2E

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_4 = fmul double %tmp_40, 5.859375e-02

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %v_assign_2 = fmul double %tmp_33, 5.859375e-02

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
ap_fixed_base.exit1500:3  %v_assign_3 = fmul double %tmp_65, 5.859375e-02

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_6 = fmul double %tmp_103, 4.734500e-06

]]></Node>
<StgValue><ssdm name="v_assign_6"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %v_assign_5 = fmul double %tmp_98, 4.734500e-06

]]></Node>
<StgValue><ssdm name="v_assign_5"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="151" st_id="11" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_1 = fmul double %tmp_5, 0x3F600000972ECF2E

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %v_assign = fmul double %tmp_s, 0x3F600000972ECF2E

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_4 = fmul double %tmp_40, 5.859375e-02

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %v_assign_2 = fmul double %tmp_33, 5.859375e-02

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
ap_fixed_base.exit1500:3  %v_assign_3 = fmul double %tmp_65, 5.859375e-02

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_6 = fmul double %tmp_103, 4.734500e-06

]]></Node>
<StgValue><ssdm name="v_assign_6"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %v_assign_5 = fmul double %tmp_98, 4.734500e-06

]]></Node>
<StgValue><ssdm name="v_assign_5"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="158" st_id="12" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_1 = fmul double %tmp_5, 0x3F600000972ECF2E

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %v_assign = fmul double %tmp_s, 0x3F600000972ECF2E

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_4 = fmul double %tmp_40, 5.859375e-02

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %v_assign_2 = fmul double %tmp_33, 5.859375e-02

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
ap_fixed_base.exit1500:3  %v_assign_3 = fmul double %tmp_65, 5.859375e-02

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_6 = fmul double %tmp_103, 4.734500e-06

]]></Node>
<StgValue><ssdm name="v_assign_6"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %v_assign_5 = fmul double %tmp_98, 4.734500e-06

]]></Node>
<StgValue><ssdm name="v_assign_5"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="165" st_id="13" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_1 = fmul double %tmp_5, 0x3F600000972ECF2E

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="166" st_id="13" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %v_assign = fmul double %tmp_s, 0x3F600000972ECF2E

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="167" st_id="13" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_4 = fmul double %tmp_40, 5.859375e-02

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>

<operation id="168" st_id="13" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %v_assign_2 = fmul double %tmp_33, 5.859375e-02

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="169" st_id="13" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
ap_fixed_base.exit1500:3  %v_assign_3 = fmul double %tmp_65, 5.859375e-02

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>

<operation id="170" st_id="13" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_6 = fmul double %tmp_103, 4.734500e-06

]]></Node>
<StgValue><ssdm name="v_assign_6"/></StgValue>
</operation>

<operation id="171" st_id="13" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %v_assign_5 = fmul double %tmp_98, 4.734500e-06

]]></Node>
<StgValue><ssdm name="v_assign_5"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="172" st_id="14" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_1 = fmul double %tmp_5, 0x3F600000972ECF2E

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="173" st_id="14" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %v_assign = fmul double %tmp_s, 0x3F600000972ECF2E

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="174" st_id="14" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_4 = fmul double %tmp_40, 5.859375e-02

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>

<operation id="175" st_id="14" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %v_assign_2 = fmul double %tmp_33, 5.859375e-02

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="176" st_id="14" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
ap_fixed_base.exit1500:3  %v_assign_3 = fmul double %tmp_65, 5.859375e-02

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>

<operation id="177" st_id="14" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_6 = fmul double %tmp_103, 4.734500e-06

]]></Node>
<StgValue><ssdm name="v_assign_6"/></StgValue>
</operation>

<operation id="178" st_id="14" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %v_assign_5 = fmul double %tmp_98, 4.734500e-06

]]></Node>
<StgValue><ssdm name="v_assign_5"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="179" st_id="15" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_1 = fmul double %tmp_5, 0x3F600000972ECF2E

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="180" st_id="15" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %v_assign = fmul double %tmp_s, 0x3F600000972ECF2E

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="181" st_id="15" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_4 = fmul double %tmp_40, 5.859375e-02

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>

<operation id="182" st_id="15" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %v_assign_2 = fmul double %tmp_33, 5.859375e-02

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="183" st_id="15" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
ap_fixed_base.exit1500:3  %v_assign_3 = fmul double %tmp_65, 5.859375e-02

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>

<operation id="184" st_id="15" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_6 = fmul double %tmp_103, 4.734500e-06

]]></Node>
<StgValue><ssdm name="v_assign_6"/></StgValue>
</operation>

<operation id="185" st_id="15" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %v_assign_5 = fmul double %tmp_98, 4.734500e-06

]]></Node>
<StgValue><ssdm name="v_assign_5"/></StgValue>
</operation>

<operation id="186" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="15">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:6  %tmp_135 = sext i15 %absInvRinv_V_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="187" st_id="15" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="32">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:7  %tmp_137 = sitofp i32 %tmp_135 to double

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="188" st_id="16" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_1 = fmul double %tmp_5, 0x3F600000972ECF2E

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="189" st_id="16" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %v_assign = fmul double %tmp_s, 0x3F600000972ECF2E

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="190" st_id="16" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_4 = fmul double %tmp_40, 5.859375e-02

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>

<operation id="191" st_id="16" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %v_assign_2 = fmul double %tmp_33, 5.859375e-02

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="192" st_id="16" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
ap_fixed_base.exit1500:3  %v_assign_3 = fmul double %tmp_65, 5.859375e-02

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>

<operation id="193" st_id="16" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_6 = fmul double %tmp_103, 4.734500e-06

]]></Node>
<StgValue><ssdm name="v_assign_6"/></StgValue>
</operation>

<operation id="194" st_id="16" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %v_assign_5 = fmul double %tmp_98, 4.734500e-06

]]></Node>
<StgValue><ssdm name="v_assign_5"/></StgValue>
</operation>

<operation id="195" st_id="16" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="32">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:7  %tmp_137 = sitofp i32 %tmp_135 to double

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="196" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64">
<![CDATA[
:3  %ireg_V_1 = bitcast double %v_assign_1 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_1"/></StgValue>
</operation>

<operation id="197" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="63" op_0_bw="64">
<![CDATA[
:4  %tmp_31 = trunc i64 %ireg_V_1 to i63

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="198" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:5  %isneg_1 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1, i32 63)

]]></Node>
<StgValue><ssdm name="isneg_1"/></StgValue>
</operation>

<operation id="199" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %exp_tmp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_1"/></StgValue>
</operation>

<operation id="200" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="11">
<![CDATA[
:7  %tmp_6 = zext i11 %exp_tmp_V_1 to i12

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="201" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="52" op_0_bw="64">
<![CDATA[
:8  %tmp_34 = trunc i64 %ireg_V_1 to i52

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="202" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
:9  %tmp_7 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_34)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="203" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="54" op_0_bw="53">
<![CDATA[
:10  %p_Result_1 = zext i53 %tmp_7 to i54

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="204" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:11  %man_V_4 = sub i54 0, %p_Result_1

]]></Node>
<StgValue><ssdm name="man_V_4"/></StgValue>
</operation>

<operation id="205" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
:12  %man_V_5 = select i1 %isneg_1, i54 %man_V_4, i54 %p_Result_1

]]></Node>
<StgValue><ssdm name="man_V_5"/></StgValue>
</operation>

<operation id="206" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
:13  %tmp_9 = icmp eq i63 %tmp_31, 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="207" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %tmp_9, label %ap_fixed_base.exit1338, label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %F2_1 = sub i12 1075, %tmp_6

]]></Node>
<StgValue><ssdm name="F2_1"/></StgValue>
</operation>

<operation id="209" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_13 = icmp sgt i12 %F2_1, 10

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="210" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %tmp_14 = add i12 %F2_1, -10

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="211" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %tmp_15 = sub i12 10, %F2_1

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="212" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:4  %sh_amt_1 = select i1 %tmp_13, i12 %tmp_14, i12 %tmp_15

]]></Node>
<StgValue><ssdm name="sh_amt_1"/></StgValue>
</operation>

<operation id="213" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %tmp_16 = icmp eq i12 %F2_1, 10

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="214" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_16, label %11, label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_13, label %13, label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="17" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %v_assign = fmul double %tmp_s, 0x3F600000972ECF2E

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="217" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64">
<![CDATA[
:3  %ireg_V_4 = bitcast double %v_assign_4 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_4"/></StgValue>
</operation>

<operation id="218" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="63" op_0_bw="64">
<![CDATA[
:4  %tmp_115 = trunc i64 %ireg_V_4 to i63

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="219" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:5  %isneg_3 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_4, i32 63)

]]></Node>
<StgValue><ssdm name="isneg_3"/></StgValue>
</operation>

<operation id="220" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %exp_tmp_V_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_4, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_3"/></StgValue>
</operation>

<operation id="221" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="12" op_0_bw="11">
<![CDATA[
:7  %tmp_41 = zext i11 %exp_tmp_V_3 to i12

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="222" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="52" op_0_bw="64">
<![CDATA[
:8  %tmp_118 = trunc i64 %ireg_V_4 to i52

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="223" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
:9  %tmp_42 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_118)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="224" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="54" op_0_bw="53">
<![CDATA[
:10  %p_Result_5 = zext i53 %tmp_42 to i54

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="225" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:11  %man_V_10 = sub i54 0, %p_Result_5

]]></Node>
<StgValue><ssdm name="man_V_10"/></StgValue>
</operation>

<operation id="226" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
:12  %man_V_11 = select i1 %isneg_3, i54 %man_V_10, i54 %p_Result_5

]]></Node>
<StgValue><ssdm name="man_V_11"/></StgValue>
</operation>

<operation id="227" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
:13  %tmp_43 = icmp eq i63 %tmp_115, 0

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="228" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %F2_3 = sub i12 1075, %tmp_41

]]></Node>
<StgValue><ssdm name="F2_3"/></StgValue>
</operation>

<operation id="229" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_48 = icmp sgt i12 %F2_3, 6

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="230" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %tmp_49 = add i12 -6, %F2_3

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="231" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %tmp_50 = sub i12 6, %F2_3

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="232" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:4  %sh_amt_3 = select i1 %tmp_48, i12 %tmp_49, i12 %tmp_50

]]></Node>
<StgValue><ssdm name="sh_amt_3"/></StgValue>
</operation>

<operation id="233" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="11" op_0_bw="12">
<![CDATA[
:5  %tmp_125 = trunc i12 %sh_amt_3 to i11

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="234" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %tmp_51 = icmp eq i12 %F2_3, 6

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="235" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_51, label %38, label %39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="tmp_43" val="0"/>
<literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_48, label %40, label %43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %F2_5 = sub i12 1075, %tmp_41

]]></Node>
<StgValue><ssdm name="F2_5"/></StgValue>
</operation>

<operation id="238" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_77 = icmp sgt i12 %F2_5, 6

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="239" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %tmp_78 = add i12 -6, %F2_5

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="240" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %tmp_79 = sub i12 6, %F2_5

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="241" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:4  %sh_amt_5 = select i1 %tmp_77, i12 %tmp_78, i12 %tmp_79

]]></Node>
<StgValue><ssdm name="sh_amt_5"/></StgValue>
</operation>

<operation id="242" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="11" op_0_bw="12">
<![CDATA[
:5  %tmp_181 = trunc i12 %sh_amt_5 to i11

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="243" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %tmp_80 = icmp eq i12 %F2_5, 6

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="244" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_80, label %46, label %47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="tmp_43" val="0"/>
<literal name="tmp_80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_77, label %48, label %51

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="17" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %v_assign_2 = fmul double %tmp_33, 5.859375e-02

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="247" st_id="17" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
ap_fixed_base.exit1500:3  %v_assign_3 = fmul double %tmp_65, 5.859375e-02

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>

<operation id="248" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64">
<![CDATA[
:3  %ireg_V_6 = bitcast double %v_assign_6 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_6"/></StgValue>
</operation>

<operation id="249" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="63" op_0_bw="64">
<![CDATA[
:4  %tmp_198 = trunc i64 %ireg_V_6 to i63

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="250" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:5  %isneg_6 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_6, i32 63)

]]></Node>
<StgValue><ssdm name="isneg_6"/></StgValue>
</operation>

<operation id="251" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %exp_tmp_V_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_6, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_6"/></StgValue>
</operation>

<operation id="252" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="12" op_0_bw="11">
<![CDATA[
:7  %tmp_104 = zext i11 %exp_tmp_V_6 to i12

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="253" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="52" op_0_bw="64">
<![CDATA[
:8  %tmp_200 = trunc i64 %ireg_V_6 to i52

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="254" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
:9  %tmp_105 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_200)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="255" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="54" op_0_bw="53">
<![CDATA[
:10  %p_Result_7 = zext i53 %tmp_105 to i54

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="256" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:11  %man_V_20 = sub i54 0, %p_Result_7

]]></Node>
<StgValue><ssdm name="man_V_20"/></StgValue>
</operation>

<operation id="257" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
:12  %man_V_21 = select i1 %isneg_6, i54 %man_V_20, i54 %p_Result_7

]]></Node>
<StgValue><ssdm name="man_V_21"/></StgValue>
</operation>

<operation id="258" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
:13  %tmp_106 = icmp eq i63 %tmp_198, 0

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="259" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %tmp_106, label %ap_fixed_base.exit1401, label %63

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
<literal name="tmp_106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %F2_7 = sub i12 1075, %tmp_104

]]></Node>
<StgValue><ssdm name="F2_7"/></StgValue>
</operation>

<operation id="261" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
<literal name="tmp_106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_111 = icmp sgt i12 %F2_7, 16

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="262" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
<literal name="tmp_106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %tmp_112 = add i12 %F2_7, -16

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="263" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
<literal name="tmp_106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %tmp_113 = sub i12 16, %F2_7

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="264" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
<literal name="tmp_106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:4  %sh_amt_7 = select i1 %tmp_111, i12 %tmp_112, i12 %tmp_113

]]></Node>
<StgValue><ssdm name="sh_amt_7"/></StgValue>
</operation>

<operation id="265" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
<literal name="tmp_106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %tmp_114 = icmp eq i12 %F2_7, 16

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="266" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
<literal name="tmp_106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_114, label %64, label %65

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
<literal name="tmp_106" val="0"/>
<literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_111, label %66, label %69

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="17" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %v_assign_5 = fmul double %tmp_98, 4.734500e-06

]]></Node>
<StgValue><ssdm name="v_assign_5"/></StgValue>
</operation>

<operation id="269" st_id="17" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="32">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:7  %tmp_137 = sitofp i32 %tmp_135 to double

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="270" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="14" op_0_bw="12">
<![CDATA[
:5  %sh_amt_1_cast1 = sext i12 %sh_amt_1 to i14

]]></Node>
<StgValue><ssdm name="sh_amt_1_cast1"/></StgValue>
</operation>

<operation id="271" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="12">
<![CDATA[
:6  %sh_amt_1_cast = sext i12 %sh_amt_1 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_1_cast"/></StgValue>
</operation>

<operation id="272" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="14" op_0_bw="54">
<![CDATA[
:0  %tmp_56 = trunc i54 %man_V_5 to i14

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="273" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_22 = icmp ult i12 %sh_amt_1, 14

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="274" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_22, label %17, label %ap_fixed_base.exit1338

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="18" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_29 = shl i14 %tmp_56, %sh_amt_1_cast1

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="276" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %tmp_21 = icmp ult i12 %sh_amt_1, 54

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="277" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_21, label %14, label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_13" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="54" op_0_bw="32">
<![CDATA[
:0  %tmp_26 = zext i32 %sh_amt_1_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="279" st_id="18" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_13" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:1  %tmp_28 = ashr i54 %man_V_5, %tmp_26

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="280" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_13" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="14" op_0_bw="54">
<![CDATA[
:2  %tmp_63 = trunc i54 %tmp_28 to i14

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="281" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="14" op_0_bw="54">
<![CDATA[
:0  %tmp_53 = trunc i54 %man_V_5 to i14

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="282" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64">
<![CDATA[
:4  %ireg_V = bitcast double %v_assign to i64

]]></Node>
<StgValue><ssdm name="ireg_V"/></StgValue>
</operation>

<operation id="283" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="63" op_0_bw="64">
<![CDATA[
:5  %tmp_20 = trunc i64 %ireg_V to i63

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="284" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:6  %isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)

]]></Node>
<StgValue><ssdm name="isneg"/></StgValue>
</operation>

<operation id="285" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V"/></StgValue>
</operation>

<operation id="286" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="11">
<![CDATA[
:8  %tmp_1 = zext i11 %exp_tmp_V to i12

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="287" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="52" op_0_bw="64">
<![CDATA[
:9  %tmp_27 = trunc i64 %ireg_V to i52

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="288" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
:10  %tmp_3 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_27)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="289" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="54" op_0_bw="53">
<![CDATA[
:11  %p_Result_s = zext i53 %tmp_3 to i54

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="290" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:12  %man_V_1 = sub i54 0, %p_Result_s

]]></Node>
<StgValue><ssdm name="man_V_1"/></StgValue>
</operation>

<operation id="291" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
:13  %man_V_2 = select i1 %isneg, i54 %man_V_1, i54 %p_Result_s

]]></Node>
<StgValue><ssdm name="man_V_2"/></StgValue>
</operation>

<operation id="292" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
:14  %tmp_4 = icmp eq i63 %tmp_20, 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="293" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15  br i1 %tmp_4, label %ap_fixed_base.exit1338, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="529">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %F2 = sub i12 1075, %tmp_1

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="295" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="529">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_8 = icmp sgt i12 %F2, 10

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="296" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="529">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %tmp_10 = add i12 %F2, -10

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="297" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="529">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %tmp_11 = sub i12 10, %F2

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="298" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="529">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:4  %sh_amt = select i1 %tmp_8, i12 %tmp_10, i12 %tmp_11

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="299" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="529">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %tmp_12 = icmp eq i12 %F2, 10

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="300" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="529">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_12, label %2, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="301" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="530">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_8, label %4, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="302" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="12">
<![CDATA[
:6  %sh_amt_3_cast = sext i12 %sh_amt_3 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_3_cast"/></StgValue>
</operation>

<operation id="303" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="tmp_43" val="0"/>
<literal name="tmp_51" val="0"/>
<literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="11" op_0_bw="54">
<![CDATA[
:0  %tmp_150 = trunc i54 %man_V_11 to i11

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="304" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="tmp_43" val="0"/>
<literal name="tmp_51" val="0"/>
<literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_58 = icmp ult i12 %sh_amt_3, 11

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="305" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="tmp_43" val="0"/>
<literal name="tmp_51" val="0"/>
<literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_58, label %44, label %ap_fixed_base.exit1478

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="306" st_id="18" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="tmp_43" val="0"/>
<literal name="tmp_51" val="0"/>
<literal name="tmp_48" val="0"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %tmp_71 = shl i11 %tmp_150, %tmp_125

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="307" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="533">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="tmp_43" val="0"/>
<literal name="tmp_51" val="0"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %tmp_57 = icmp ult i12 %sh_amt_3, 54

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="308" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="533">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="tmp_43" val="0"/>
<literal name="tmp_51" val="0"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_57, label %41, label %42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="309" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="tmp_43" val="0"/>
<literal name="tmp_51" val="0"/>
<literal name="tmp_48" val="1"/>
<literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="54" op_0_bw="32">
<![CDATA[
:0  %tmp_69 = zext i32 %sh_amt_3_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="310" st_id="18" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="tmp_43" val="0"/>
<literal name="tmp_51" val="0"/>
<literal name="tmp_48" val="1"/>
<literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:1  %tmp_70 = ashr i54 %man_V_11, %tmp_69

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="311" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="tmp_43" val="0"/>
<literal name="tmp_51" val="0"/>
<literal name="tmp_48" val="1"/>
<literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="11" op_0_bw="54">
<![CDATA[
:2  %tmp_166 = trunc i54 %tmp_70 to i11

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="312" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="tmp_43" val="0"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="11" op_0_bw="54">
<![CDATA[
:0  %tmp_136 = trunc i54 %man_V_11 to i11

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="313" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="12">
<![CDATA[
:6  %sh_amt_5_cast = sext i12 %sh_amt_5 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_5_cast"/></StgValue>
</operation>

<operation id="314" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="tmp_43" val="0"/>
<literal name="tmp_80" val="0"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="11" op_0_bw="54">
<![CDATA[
:0  %tmp_189 = trunc i54 %man_V_11 to i11

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="315" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="tmp_43" val="0"/>
<literal name="tmp_80" val="0"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_87 = icmp ult i12 %sh_amt_5, 11

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="316" st_id="18" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="tmp_43" val="0"/>
<literal name="tmp_80" val="0"/>
<literal name="tmp_77" val="0"/>
<literal name="tmp_87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %tmp_96 = shl i11 %tmp_189, %tmp_181

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="317" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="tmp_43" val="0"/>
<literal name="tmp_80" val="0"/>
<literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %tmp_86 = icmp ult i12 %sh_amt_5, 54

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="318" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="tmp_43" val="0"/>
<literal name="tmp_80" val="0"/>
<literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_86, label %49, label %50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="319" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="tmp_43" val="0"/>
<literal name="tmp_80" val="0"/>
<literal name="tmp_77" val="1"/>
<literal name="tmp_86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="54" op_0_bw="32">
<![CDATA[
:0  %tmp_94 = zext i32 %sh_amt_5_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="320" st_id="18" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="tmp_43" val="0"/>
<literal name="tmp_80" val="0"/>
<literal name="tmp_77" val="1"/>
<literal name="tmp_86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:1  %tmp_95 = ashr i54 %man_V_11, %tmp_94

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="321" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="tmp_43" val="0"/>
<literal name="tmp_80" val="0"/>
<literal name="tmp_77" val="1"/>
<literal name="tmp_86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="11" op_0_bw="54">
<![CDATA[
:2  %tmp_193 = trunc i54 %tmp_95 to i11

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="322" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="tmp_43" val="0"/>
<literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="11" op_0_bw="54">
<![CDATA[
:0  %tmp_187 = trunc i54 %man_V_11 to i11

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="323" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64">
<![CDATA[
:5  %ireg_V_2 = bitcast double %v_assign_2 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_2"/></StgValue>
</operation>

<operation id="324" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="63" op_0_bw="64">
<![CDATA[
:6  %tmp_93 = trunc i64 %ireg_V_2 to i63

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="325" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:7  %isneg_2 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_2, i32 63)

]]></Node>
<StgValue><ssdm name="isneg_2"/></StgValue>
</operation>

<operation id="326" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %exp_tmp_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_2, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_2"/></StgValue>
</operation>

<operation id="327" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="12" op_0_bw="11">
<![CDATA[
:9  %tmp_35 = zext i11 %exp_tmp_V_2 to i12

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="328" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="52" op_0_bw="64">
<![CDATA[
:10  %tmp_99 = trunc i64 %ireg_V_2 to i52

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="329" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
:11  %tmp_37 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_99)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="330" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="54" op_0_bw="53">
<![CDATA[
:12  %p_Result_2 = zext i53 %tmp_37 to i54

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="331" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:13  %man_V_7 = sub i54 0, %p_Result_2

]]></Node>
<StgValue><ssdm name="man_V_7"/></StgValue>
</operation>

<operation id="332" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
:14  %man_V_8 = select i1 %isneg_2, i54 %man_V_7, i54 %p_Result_2

]]></Node>
<StgValue><ssdm name="man_V_8"/></StgValue>
</operation>

<operation id="333" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
:15  %tmp_38 = icmp eq i63 %tmp_93, 0

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="334" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:16  br i1 %tmp_38, label %ap_fixed_base.exit1500, label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %F2_2 = sub i12 1075, %tmp_35

]]></Node>
<StgValue><ssdm name="F2_2"/></StgValue>
</operation>

<operation id="336" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_44 = icmp sgt i12 %F2_2, 6

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="337" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %tmp_45 = add i12 -6, %F2_2

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="338" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %tmp_46 = sub i12 6, %F2_2

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="339" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:4  %sh_amt_2 = select i1 %tmp_44, i12 %tmp_45, i12 %tmp_46

]]></Node>
<StgValue><ssdm name="sh_amt_2"/></StgValue>
</operation>

<operation id="340" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="11" op_0_bw="12">
<![CDATA[
:5  %tmp_121 = trunc i12 %sh_amt_2 to i11

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="341" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %tmp_47 = icmp eq i12 %F2_2, 6

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="342" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_47, label %21, label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="343" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="538">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_44, label %23, label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="344" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit1500:4  %ireg_V_3 = bitcast double %v_assign_3 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_3"/></StgValue>
</operation>

<operation id="345" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="63" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit1500:5  %tmp_155 = trunc i64 %ireg_V_3 to i63

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="346" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit1500:6  %isneg_4 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_3, i32 63)

]]></Node>
<StgValue><ssdm name="isneg_4"/></StgValue>
</operation>

<operation id="347" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base.exit1500:7  %exp_tmp_V_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_3, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_4"/></StgValue>
</operation>

<operation id="348" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="12" op_0_bw="11">
<![CDATA[
ap_fixed_base.exit1500:8  %tmp_66 = zext i11 %exp_tmp_V_4 to i12

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="349" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="52" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit1500:9  %tmp_164 = trunc i64 %ireg_V_3 to i52

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="350" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
ap_fixed_base.exit1500:10  %tmp_67 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_164)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="351" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="54" op_0_bw="53">
<![CDATA[
ap_fixed_base.exit1500:11  %p_Result_3 = zext i53 %tmp_67 to i54

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="352" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
ap_fixed_base.exit1500:12  %man_V_13 = sub i54 0, %p_Result_3

]]></Node>
<StgValue><ssdm name="man_V_13"/></StgValue>
</operation>

<operation id="353" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
ap_fixed_base.exit1500:13  %man_V_14 = select i1 %isneg_4, i54 %man_V_13, i54 %p_Result_3

]]></Node>
<StgValue><ssdm name="man_V_14"/></StgValue>
</operation>

<operation id="354" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
ap_fixed_base.exit1500:14  %tmp_68 = icmp eq i63 %tmp_155, 0

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="355" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
<literal name="tmp_68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %F2_4 = sub i12 1075, %tmp_66

]]></Node>
<StgValue><ssdm name="F2_4"/></StgValue>
</operation>

<operation id="356" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
<literal name="tmp_68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_73 = icmp sgt i12 %F2_4, 6

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="357" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
<literal name="tmp_68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %tmp_74 = add i12 -6, %F2_4

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="358" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
<literal name="tmp_68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %tmp_75 = sub i12 6, %F2_4

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="359" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
<literal name="tmp_68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:4  %sh_amt_4 = select i1 %tmp_73, i12 %tmp_74, i12 %tmp_75

]]></Node>
<StgValue><ssdm name="sh_amt_4"/></StgValue>
</operation>

<operation id="360" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
<literal name="tmp_68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="11" op_0_bw="12">
<![CDATA[
:5  %tmp_176 = trunc i12 %sh_amt_4 to i11

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="361" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
<literal name="tmp_68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %tmp_76 = icmp eq i12 %F2_4, 6

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="362" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
<literal name="tmp_68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_76, label %29, label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="363" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="542">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
<literal name="tmp_68" val="0"/>
<literal name="tmp_76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_73, label %31, label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="364" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
<literal name="tmp_106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="19" op_0_bw="12">
<![CDATA[
:5  %sh_amt_7_cast1 = sext i12 %sh_amt_7 to i19

]]></Node>
<StgValue><ssdm name="sh_amt_7_cast1"/></StgValue>
</operation>

<operation id="365" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
<literal name="tmp_106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="12">
<![CDATA[
:6  %sh_amt_7_cast = sext i12 %sh_amt_7 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_7_cast"/></StgValue>
</operation>

<operation id="366" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
<literal name="tmp_106" val="0"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="19" op_0_bw="54">
<![CDATA[
:0  %tmp_204 = trunc i54 %man_V_21 to i19

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="367" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
<literal name="tmp_106" val="0"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_120 = icmp ult i12 %sh_amt_7, 19

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="368" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
<literal name="tmp_106" val="0"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_120, label %70, label %ap_fixed_base.exit1401

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="369" st_id="18" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
<literal name="tmp_106" val="0"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_111" val="0"/>
<literal name="tmp_120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:0  %tmp_128 = shl i19 %tmp_204, %sh_amt_7_cast1

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="370" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="545">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
<literal name="tmp_106" val="0"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %tmp_119 = icmp ult i12 %sh_amt_7, 54

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="371" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="545">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
<literal name="tmp_106" val="0"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_119, label %67, label %68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="372" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
<literal name="tmp_106" val="0"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_111" val="1"/>
<literal name="tmp_119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="54" op_0_bw="32">
<![CDATA[
:0  %tmp_126 = zext i32 %sh_amt_7_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="373" st_id="18" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
<literal name="tmp_106" val="0"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_111" val="1"/>
<literal name="tmp_119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:1  %tmp_127 = ashr i54 %man_V_21, %tmp_126

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="374" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
<literal name="tmp_106" val="0"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_111" val="1"/>
<literal name="tmp_119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="19" op_0_bw="54">
<![CDATA[
:2  %tmp_206 = trunc i54 %tmp_127 to i19

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="375" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="526">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
<literal name="tmp_106" val="0"/>
<literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="19" op_0_bw="54">
<![CDATA[
:0  %tmp_202 = trunc i54 %man_V_21 to i19

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="376" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="64">
<![CDATA[
:5  %ireg_V_5 = bitcast double %v_assign_5 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_5"/></StgValue>
</operation>

<operation id="377" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="63" op_0_bw="64">
<![CDATA[
:6  %tmp_195 = trunc i64 %ireg_V_5 to i63

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="378" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:7  %isneg_5 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_5, i32 63)

]]></Node>
<StgValue><ssdm name="isneg_5"/></StgValue>
</operation>

<operation id="379" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %exp_tmp_V_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_5, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_5"/></StgValue>
</operation>

<operation id="380" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="12" op_0_bw="11">
<![CDATA[
:9  %tmp_100 = zext i11 %exp_tmp_V_5 to i12

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="381" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="52" op_0_bw="64">
<![CDATA[
:10  %tmp_197 = trunc i64 %ireg_V_5 to i52

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="382" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
:11  %tmp_91 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_197)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="383" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="54" op_0_bw="53">
<![CDATA[
:12  %p_Result_6 = zext i53 %tmp_91 to i54

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="384" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:13  %man_V_17 = sub i54 0, %p_Result_6

]]></Node>
<StgValue><ssdm name="man_V_17"/></StgValue>
</operation>

<operation id="385" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
:14  %man_V_18 = select i1 %isneg_5, i54 %man_V_17, i54 %p_Result_6

]]></Node>
<StgValue><ssdm name="man_V_18"/></StgValue>
</operation>

<operation id="386" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
:15  %tmp_101 = icmp eq i63 %tmp_195, 0

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="387" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:16  br i1 %tmp_101, label %ap_fixed_base.exit1401, label %54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="388" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
<literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %F2_6 = sub i12 1075, %tmp_100

]]></Node>
<StgValue><ssdm name="F2_6"/></StgValue>
</operation>

<operation id="389" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
<literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_107 = icmp sgt i12 %F2_6, 16

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="390" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
<literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %tmp_108 = add i12 %F2_6, -16

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="391" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
<literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %tmp_109 = sub i12 16, %F2_6

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="392" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
<literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:4  %sh_amt_6 = select i1 %tmp_107, i12 %tmp_108, i12 %tmp_109

]]></Node>
<StgValue><ssdm name="sh_amt_6"/></StgValue>
</operation>

<operation id="393" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
<literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %tmp_110 = icmp eq i12 %F2_6, 16

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="394" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
<literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_110, label %55, label %56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="395" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
<literal name="tmp_101" val="0"/>
<literal name="tmp_110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_107, label %57, label %60

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="396" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="6" op_0_bw="5">
<![CDATA[
ap_fixed_base.exit1401:2  %lhs_V_3_cast = zext i5 %in_hwSector_V_read to i6

]]></Node>
<StgValue><ssdm name="lhs_V_3_cast"/></StgValue>
</operation>

<operation id="397" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
ap_fixed_base.exit1401:3  %r_V_3 = add i6 %lhs_V_3_cast, -1

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="398" st_id="18" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="32">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:7  %tmp_137 = sitofp i32 %tmp_135 to double

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="399" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit1338

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="400" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_13" val="1"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
:0  %p_1 = select i1 %isneg_1, i14 -1, i14 0

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="401" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_13" val="1"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit1338

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="402" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_13" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %ap_fixed_base.exit1338

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="403" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit1338

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="404" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="529">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="14" op_0_bw="12">
<![CDATA[
:5  %sh_amt_cast1 = sext i12 %sh_amt to i14

]]></Node>
<StgValue><ssdm name="sh_amt_cast1"/></StgValue>
</operation>

<operation id="405" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="529">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="12">
<![CDATA[
:6  %sh_amt_cast = sext i12 %sh_amt to i32

]]></Node>
<StgValue><ssdm name="sh_amt_cast"/></StgValue>
</operation>

<operation id="406" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="14" op_0_bw="54">
<![CDATA[
:0  %tmp_54 = trunc i54 %man_V_2 to i14

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="407" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_19 = icmp ult i12 %sh_amt, 14

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="408" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_19, label %8, label %ap_fixed_base.exit1338

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="409" st_id="19" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_25 = shl i14 %tmp_54, %sh_amt_cast1

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="410" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit1338

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="411" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %tmp_18 = icmp ult i12 %sh_amt, 54

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="412" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_18, label %5, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="413" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
:0  %p_2 = select i1 %isneg, i14 -1, i14 0

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="414" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit1338

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="415" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="54" op_0_bw="32">
<![CDATA[
:0  %tmp_23 = zext i32 %sh_amt_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="416" st_id="19" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:1  %tmp_24 = ashr i54 %man_V_2, %tmp_23

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="417" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="14" op_0_bw="54">
<![CDATA[
:2  %tmp_59 = trunc i54 %tmp_24 to i14

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="418" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="14" op_0_bw="54">
<![CDATA[
:0  %tmp_36 = trunc i54 %man_V_2 to i14

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="419" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit1338

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="420" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %tmp_43, label %ap_fixed_base.exit1478, label %37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="421" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="tmp_43" val="0"/>
<literal name="tmp_51" val="0"/>
<literal name="tmp_48" val="0"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit1478

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="422" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="tmp_43" val="0"/>
<literal name="tmp_51" val="0"/>
<literal name="tmp_48" val="1"/>
<literal name="tmp_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:0  %p_9 = select i1 %isneg_3, i11 -1, i11 0

]]></Node>
<StgValue><ssdm name="p_9"/></StgValue>
</operation>

<operation id="423" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="tmp_43" val="0"/>
<literal name="tmp_51" val="0"/>
<literal name="tmp_48" val="1"/>
<literal name="tmp_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit1478

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="424" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="tmp_43" val="0"/>
<literal name="tmp_51" val="0"/>
<literal name="tmp_48" val="1"/>
<literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %ap_fixed_base.exit1478

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="425" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="tmp_43" val="0"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit1478

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="426" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="12">
<![CDATA[
:6  %sh_amt_2_cast = sext i12 %sh_amt_2 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_2_cast"/></StgValue>
</operation>

<operation id="427" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_47" val="0"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="11" op_0_bw="54">
<![CDATA[
:0  %tmp_145 = trunc i54 %man_V_8 to i11

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="428" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_47" val="0"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_55 = icmp ult i12 %sh_amt_2, 11

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="429" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_47" val="0"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_55, label %27, label %ap_fixed_base.exit1500

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="430" st_id="19" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_47" val="0"/>
<literal name="tmp_44" val="0"/>
<literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %tmp_62 = shl i11 %tmp_145, %tmp_121

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="431" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_47" val="0"/>
<literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %tmp_52 = icmp ult i12 %sh_amt_2, 54

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="432" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_47" val="0"/>
<literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_52, label %24, label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="433" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_47" val="0"/>
<literal name="tmp_44" val="1"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="54" op_0_bw="32">
<![CDATA[
:0  %tmp_60 = zext i32 %sh_amt_2_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="434" st_id="19" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_47" val="0"/>
<literal name="tmp_44" val="1"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:1  %tmp_61 = ashr i54 %man_V_8, %tmp_60

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="435" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_47" val="0"/>
<literal name="tmp_44" val="1"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="11" op_0_bw="54">
<![CDATA[
:2  %tmp_153 = trunc i54 %tmp_61 to i11

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="436" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="11" op_0_bw="54">
<![CDATA[
:0  %tmp_129 = trunc i54 %man_V_8 to i11

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="437" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
<literal name="tmp_68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="12">
<![CDATA[
:6  %sh_amt_4_cast = sext i12 %sh_amt_4 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_4_cast"/></StgValue>
</operation>

<operation id="438" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
<literal name="tmp_68" val="0"/>
<literal name="tmp_76" val="0"/>
<literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="11" op_0_bw="54">
<![CDATA[
:0  %tmp_188 = trunc i54 %man_V_14 to i11

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="439" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
<literal name="tmp_68" val="0"/>
<literal name="tmp_76" val="0"/>
<literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_84 = icmp ult i12 %sh_amt_4, 11

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="440" st_id="19" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
<literal name="tmp_68" val="0"/>
<literal name="tmp_76" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %tmp_92 = shl i11 %tmp_188, %tmp_176

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="441" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
<literal name="tmp_68" val="0"/>
<literal name="tmp_76" val="0"/>
<literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %tmp_81 = icmp ult i12 %sh_amt_4, 54

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="442" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
<literal name="tmp_68" val="0"/>
<literal name="tmp_76" val="0"/>
<literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_81, label %32, label %33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="443" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
<literal name="tmp_68" val="0"/>
<literal name="tmp_76" val="0"/>
<literal name="tmp_73" val="1"/>
<literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="54" op_0_bw="32">
<![CDATA[
:0  %tmp_89 = zext i32 %sh_amt_4_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="444" st_id="19" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
<literal name="tmp_68" val="0"/>
<literal name="tmp_76" val="0"/>
<literal name="tmp_73" val="1"/>
<literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:1  %tmp_90 = ashr i54 %man_V_14, %tmp_89

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="445" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
<literal name="tmp_68" val="0"/>
<literal name="tmp_76" val="0"/>
<literal name="tmp_73" val="1"/>
<literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="11" op_0_bw="54">
<![CDATA[
:2  %tmp_191 = trunc i54 %tmp_90 to i11

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="446" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
<literal name="tmp_68" val="0"/>
<literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="11" op_0_bw="54">
<![CDATA[
:0  %tmp_184 = trunc i54 %man_V_14 to i11

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="447" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
<literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="19" op_0_bw="12">
<![CDATA[
:5  %sh_amt_6_cast1 = sext i12 %sh_amt_6 to i19

]]></Node>
<StgValue><ssdm name="sh_amt_6_cast1"/></StgValue>
</operation>

<operation id="448" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
<literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="12">
<![CDATA[
:6  %sh_amt_6_cast = sext i12 %sh_amt_6 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_6_cast"/></StgValue>
</operation>

<operation id="449" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
<literal name="tmp_101" val="0"/>
<literal name="tmp_110" val="0"/>
<literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="19" op_0_bw="54">
<![CDATA[
:0  %tmp_203 = trunc i54 %man_V_18 to i19

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="450" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
<literal name="tmp_101" val="0"/>
<literal name="tmp_110" val="0"/>
<literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_117 = icmp ult i12 %sh_amt_6, 19

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="451" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
<literal name="tmp_101" val="0"/>
<literal name="tmp_110" val="0"/>
<literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_117, label %61, label %ap_fixed_base.exit1401

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="452" st_id="19" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
<literal name="tmp_101" val="0"/>
<literal name="tmp_110" val="0"/>
<literal name="tmp_107" val="0"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:0  %tmp_124 = shl i19 %tmp_203, %sh_amt_6_cast1

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="453" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
<literal name="tmp_101" val="0"/>
<literal name="tmp_110" val="0"/>
<literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %tmp_116 = icmp ult i12 %sh_amt_6, 54

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="454" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
<literal name="tmp_101" val="0"/>
<literal name="tmp_110" val="0"/>
<literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_116, label %58, label %59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="455" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
<literal name="tmp_101" val="0"/>
<literal name="tmp_110" val="0"/>
<literal name="tmp_107" val="1"/>
<literal name="tmp_116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="54" op_0_bw="32">
<![CDATA[
:0  %tmp_122 = zext i32 %sh_amt_6_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="456" st_id="19" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
<literal name="tmp_101" val="0"/>
<literal name="tmp_110" val="0"/>
<literal name="tmp_107" val="1"/>
<literal name="tmp_116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:1  %tmp_123 = ashr i54 %man_V_18, %tmp_122

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="457" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
<literal name="tmp_101" val="0"/>
<literal name="tmp_110" val="0"/>
<literal name="tmp_107" val="1"/>
<literal name="tmp_116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="19" op_0_bw="54">
<![CDATA[
:2  %tmp_205 = trunc i54 %tmp_123 to i19

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="458" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
<literal name="tmp_101" val="0"/>
<literal name="tmp_110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="19" op_0_bw="54">
<![CDATA[
:0  %tmp_201 = trunc i54 %man_V_18 to i19

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="459" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="6">
<![CDATA[
ap_fixed_base.exit1401:4  %tmp_130 = sext i6 %r_V_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="460" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="5" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
ap_fixed_base.exit1401:6  %p_anonymous_namespace = getelementptr [27 x i19]* @p_anonymous_namespace, i64 0, i64 %tmp_130

]]></Node>
<StgValue><ssdm name="p_anonymous_namespace"/></StgValue>
</operation>

<operation id="461" st_id="19" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="19" op_0_bw="5">
<![CDATA[
ap_fixed_base.exit1401:7  %p_Val2_23 = load i19* %p_anonymous_namespace, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_23"/></StgValue>
</operation>

<operation id="462" st_id="19" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="32">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:7  %tmp_137 = sitofp i32 %tmp_135 to double

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="463" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %ap_fixed_base.exit1338

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="464" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0">
<![CDATA[
ap_fixed_base.exit1338:0  %absSinhEta_V = phi i14 [ 0, %0 ], [ %tmp_36, %2 ], [ %tmp_59, %5 ], [ %tmp_25, %8 ], [ 0, %7 ], [ %p_2, %6 ], [ 0, %9 ], [ %tmp_53, %11 ], [ %tmp_63, %14 ], [ %tmp_29, %17 ], [ 0, %16 ], [ %p_1, %15 ]

]]></Node>
<StgValue><ssdm name="absSinhEta_V"/></StgValue>
</operation>

<operation id="465" st_id="20" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="12" op_0_bw="12" op_1_bw="14">
<![CDATA[
ap_fixed_base.exit1338:1  %inhwEta_V_2 = call fastcc i12 @arcsinh(i14 %absSinhEta_V)

]]></Node>
<StgValue><ssdm name="inhwEta_V_2"/></StgValue>
</operation>

<operation id="466" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
ap_fixed_base.exit1478:0  %inhwZ0_V_1 = phi i11 [ 0, %36 ], [ %tmp_136, %38 ], [ %tmp_166, %41 ], [ %tmp_71, %44 ], [ 0, %43 ], [ %p_9, %42 ]

]]></Node>
<StgValue><ssdm name="inhwZ0_V_1"/></StgValue>
</operation>

<operation id="467" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ap_fixed_base.exit1478:1  br i1 %tmp_43, label %ap_fixed_base.exit1489, label %45

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="468" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="tmp_43" val="0"/>
<literal name="tmp_80" val="0"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_87, label %52, label %ap_fixed_base.exit1489

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="469" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_47" val="0"/>
<literal name="tmp_44" val="0"/>
<literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit1500

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="470" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_47" val="0"/>
<literal name="tmp_44" val="1"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:0  %p_5 = select i1 %isneg_2, i11 -1, i11 0

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="471" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_47" val="0"/>
<literal name="tmp_44" val="1"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit1500

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="472" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_47" val="0"/>
<literal name="tmp_44" val="1"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %ap_fixed_base.exit1500

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="473" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit1500

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="474" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
<literal name="tmp_106" val="0"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_111" val="0"/>
<literal name="tmp_120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit1401

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="475" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
<literal name="tmp_106" val="0"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_111" val="1"/>
<literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
:0  %p_13 = select i1 %isneg_6, i19 -1, i19 0

]]></Node>
<StgValue><ssdm name="p_13"/></StgValue>
</operation>

<operation id="476" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
<literal name="tmp_106" val="0"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_111" val="1"/>
<literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit1401

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="477" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
<literal name="tmp_106" val="0"/>
<literal name="tmp_114" val="0"/>
<literal name="tmp_111" val="1"/>
<literal name="tmp_119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %ap_fixed_base.exit1401

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="478" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="526">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
<literal name="tmp_106" val="0"/>
<literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit1401

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="479" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
<literal name="tmp_101" val="0"/>
<literal name="tmp_110" val="0"/>
<literal name="tmp_107" val="0"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit1401

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="480" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
<literal name="tmp_101" val="0"/>
<literal name="tmp_110" val="0"/>
<literal name="tmp_107" val="1"/>
<literal name="tmp_116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
:0  %p_12 = select i1 %isneg_5, i19 -1, i19 0

]]></Node>
<StgValue><ssdm name="p_12"/></StgValue>
</operation>

<operation id="481" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
<literal name="tmp_101" val="0"/>
<literal name="tmp_110" val="0"/>
<literal name="tmp_107" val="1"/>
<literal name="tmp_116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit1401

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="482" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
<literal name="tmp_101" val="0"/>
<literal name="tmp_110" val="0"/>
<literal name="tmp_107" val="1"/>
<literal name="tmp_116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %ap_fixed_base.exit1401

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="483" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
<literal name="tmp_101" val="0"/>
<literal name="tmp_110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit1401

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="484" st_id="20" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="19" op_0_bw="5">
<![CDATA[
ap_fixed_base.exit1401:7  %p_Val2_23 = load i19* %p_anonymous_namespace, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_23"/></StgValue>
</operation>

<operation id="485" st_id="20" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="32">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:7  %tmp_137 = sitofp i32 %tmp_135 to double

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="486" st_id="21" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="12" op_0_bw="12" op_1_bw="14">
<![CDATA[
ap_fixed_base.exit1338:1  %inhwEta_V_2 = call fastcc i12 @arcsinh(i14 %absSinhEta_V)

]]></Node>
<StgValue><ssdm name="inhwEta_V_2"/></StgValue>
</operation>

<operation id="487" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="tmp_43" val="0"/>
<literal name="tmp_80" val="0"/>
<literal name="tmp_77" val="0"/>
<literal name="tmp_87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit1489

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="488" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="tmp_43" val="0"/>
<literal name="tmp_80" val="0"/>
<literal name="tmp_77" val="1"/>
<literal name="tmp_86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:0  %p_11 = select i1 %isneg_3, i11 -1, i11 0

]]></Node>
<StgValue><ssdm name="p_11"/></StgValue>
</operation>

<operation id="489" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="tmp_43" val="0"/>
<literal name="tmp_80" val="0"/>
<literal name="tmp_77" val="1"/>
<literal name="tmp_86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit1489

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="490" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="tmp_43" val="0"/>
<literal name="tmp_80" val="0"/>
<literal name="tmp_77" val="1"/>
<literal name="tmp_86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %ap_fixed_base.exit1489

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="491" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
<literal name="tmp_43" val="0"/>
<literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit1489

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="492" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
ap_fixed_base.exit1500:0  %inhwZ0_V = phi i11 [ 0, %19 ], [ %tmp_129, %21 ], [ %tmp_153, %24 ], [ %tmp_62, %27 ], [ 0, %26 ], [ %p_5, %25 ]

]]></Node>
<StgValue><ssdm name="inhwZ0_V"/></StgValue>
</operation>

<operation id="493" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ap_fixed_base.exit1500:15  br i1 %tmp_68, label %ap_fixed_base.exit1489, label %28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="494" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
<literal name="tmp_68" val="0"/>
<literal name="tmp_76" val="0"/>
<literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_84, label %35, label %ap_fixed_base.exit1489

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="495" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
<literal name="tmp_68" val="0"/>
<literal name="tmp_76" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit1489

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="496" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
<literal name="tmp_68" val="0"/>
<literal name="tmp_76" val="0"/>
<literal name="tmp_73" val="1"/>
<literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:0  %p_10 = select i1 %isneg_4, i11 -1, i11 0

]]></Node>
<StgValue><ssdm name="p_10"/></StgValue>
</operation>

<operation id="497" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
<literal name="tmp_68" val="0"/>
<literal name="tmp_76" val="0"/>
<literal name="tmp_73" val="1"/>
<literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit1489

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="498" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
<literal name="tmp_68" val="0"/>
<literal name="tmp_76" val="0"/>
<literal name="tmp_73" val="1"/>
<literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %ap_fixed_base.exit1489

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="499" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
<literal name="tmp_68" val="0"/>
<literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit1489

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="500" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="19" op_0_bw="19" op_1_bw="0" op_2_bw="19" op_3_bw="0" op_4_bw="19" op_5_bw="0" op_6_bw="19" op_7_bw="0" op_8_bw="19" op_9_bw="0" op_10_bw="19" op_11_bw="0">
<![CDATA[
ap_fixed_base.exit1401:0  %p_Val2_9 = phi i19 [ 0, %53 ], [ %tmp_201, %55 ], [ %tmp_205, %58 ], [ %tmp_124, %61 ], [ 0, %60 ], [ %p_12, %59 ], [ 0, %62 ], [ %tmp_202, %64 ], [ %tmp_206, %67 ], [ %tmp_128, %70 ], [ 0, %69 ], [ %p_13, %68 ]

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="501" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="20" op_0_bw="19">
<![CDATA[
ap_fixed_base.exit1401:5  %tmp_131 = sext i19 %p_Val2_9 to i20

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="502" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="20" op_0_bw="19">
<![CDATA[
ap_fixed_base.exit1401:8  %tmp_132 = sext i19 %p_Val2_23 to i20

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="503" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
ap_fixed_base.exit1401:9  %r_V_4 = add i20 %tmp_131, %tmp_132

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="504" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="39" op_0_bw="20">
<![CDATA[
ap_fixed_base.exit1401:10  %OP1_V_cast = sext i20 %r_V_4 to i39

]]></Node>
<StgValue><ssdm name="OP1_V_cast"/></StgValue>
</operation>

<operation id="505" st_id="21" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
ap_fixed_base.exit1401:11  %r_V_9 = mul i39 %OP1_V_cast, 211216

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="506" st_id="21" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:8  %v_assign_7 = fmul double %tmp_137, 1.262535e-06

]]></Node>
<StgValue><ssdm name="v_assign_7"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="507" st_id="22" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="12" op_0_bw="12" op_1_bw="14">
<![CDATA[
ap_fixed_base.exit1338:1  %inhwEta_V_2 = call fastcc i12 @arcsinh(i14 %absSinhEta_V)

]]></Node>
<StgValue><ssdm name="inhwEta_V_2"/></StgValue>
</operation>

<operation id="508" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0" op_6_bw="11" op_7_bw="0" op_8_bw="11" op_9_bw="0" op_10_bw="11" op_11_bw="0">
<![CDATA[
ap_fixed_base.exit1489:0  %data_V_read_assign_4 = phi i11 [ %inhwZ0_V, %33 ], [ %inhwZ0_V, %35 ], [ %inhwZ0_V, %34 ], [ %inhwZ0_V, %32 ], [ %inhwZ0_V, %29 ], [ %inhwZ0_V, %ap_fixed_base.exit1500 ], [ %inhwZ0_V_1, %50 ], [ %inhwZ0_V_1, %52 ], [ %inhwZ0_V_1, %51 ], [ %inhwZ0_V_1, %49 ], [ %inhwZ0_V_1, %46 ], [ %inhwZ0_V_1, %ap_fixed_base.exit1478 ]

]]></Node>
<StgValue><ssdm name="data_V_read_assign_4"/></StgValue>
</operation>

<operation id="509" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0" op_6_bw="11" op_7_bw="0" op_8_bw="11" op_9_bw="0" op_10_bw="11" op_11_bw="0">
<![CDATA[
ap_fixed_base.exit1489:1  %absInhwZ0_V = phi i11 [ %p_10, %33 ], [ %tmp_92, %35 ], [ 0, %34 ], [ %tmp_191, %32 ], [ %tmp_184, %29 ], [ 0, %ap_fixed_base.exit1500 ], [ %p_11, %50 ], [ %tmp_96, %52 ], [ 0, %51 ], [ %tmp_193, %49 ], [ %tmp_187, %46 ], [ 0, %ap_fixed_base.exit1478 ]

]]></Node>
<StgValue><ssdm name="absInhwZ0_V"/></StgValue>
</operation>

<operation id="510" st_id="22" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
ap_fixed_base.exit1401:11  %r_V_9 = mul i39 %OP1_V_cast, 211216

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="511" st_id="22" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:8  %v_assign_7 = fmul double %tmp_137, 1.262535e-06

]]></Node>
<StgValue><ssdm name="v_assign_7"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="512" st_id="23" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="12" op_0_bw="12" op_1_bw="14">
<![CDATA[
ap_fixed_base.exit1338:1  %inhwEta_V_2 = call fastcc i12 @arcsinh(i14 %absSinhEta_V)

]]></Node>
<StgValue><ssdm name="inhwEta_V_2"/></StgValue>
</operation>

<operation id="513" st_id="23" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
ap_fixed_base.exit1401:11  %r_V_9 = mul i39 %OP1_V_cast, 211216

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="514" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="23" op_0_bw="23" op_1_bw="39" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base.exit1401:12  %tmp_133 = call i23 @_ssdm_op_PartSelect.i23.i39.i32.i32(i39 %r_V_9, i32 16, i32 38)

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="515" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="39" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit1401:13  %tmp_207 = call i1 @_ssdm_op_BitSelect.i1.i39.i32(i39 %r_V_9, i32 38)

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="516" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ap_fixed_base.exit1401:14  br i1 %tmp_207, label %71, label %_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="517" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp><literal name="tmp_207" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="16" op_0_bw="39">
<![CDATA[
:0  %tmp_208 = trunc i39 %r_V_9 to i16

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="518" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp><literal name="tmp_207" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %tmp_134 = icmp eq i16 %tmp_208, 0

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="519" st_id="23" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:8  %v_assign_7 = fmul double %tmp_137, 1.262535e-06

]]></Node>
<StgValue><ssdm name="v_assign_7"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="520" st_id="24" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="12" op_0_bw="12" op_1_bw="14">
<![CDATA[
ap_fixed_base.exit1338:1  %inhwEta_V_2 = call fastcc i12 @arcsinh(i14 %absSinhEta_V)

]]></Node>
<StgValue><ssdm name="inhwEta_V_2"/></StgValue>
</operation>

<operation id="521" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1369">
<or_exp><and_exp><literal name="tmp_207" val="1"/>
<literal name="tmp_134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:2  %ret_V_4 = add i23 1, %tmp_133

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="522" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp><literal name="tmp_207" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
:3  %p_8 = select i1 %tmp_134, i23 %tmp_133, i23 %ret_V_4

]]></Node>
<StgValue><ssdm name="p_8"/></StgValue>
</operation>

<operation id="523" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp><literal name="tmp_207" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="524" st_id="24" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:8  %v_assign_7 = fmul double %tmp_137, 1.262535e-06

]]></Node>
<StgValue><ssdm name="v_assign_7"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="525" st_id="25" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="12" op_0_bw="12" op_1_bw="14">
<![CDATA[
ap_fixed_base.exit1338:1  %inhwEta_V_2 = call fastcc i12 @arcsinh(i14 %absSinhEta_V)

]]></Node>
<StgValue><ssdm name="inhwEta_V_2"/></StgValue>
</operation>

<operation id="526" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="23" op_0_bw="23" op_1_bw="0">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:0  %p_4 = phi i23 [ %p_8, %71 ], [ %tmp_133, %ap_fixed_base.exit1401 ]

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="527" st_id="25" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:8  %v_assign_7 = fmul double %tmp_137, 1.262535e-06

]]></Node>
<StgValue><ssdm name="v_assign_7"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="528" st_id="26" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="12" op_0_bw="12" op_1_bw="14">
<![CDATA[
ap_fixed_base.exit1338:1  %inhwEta_V_2 = call fastcc i12 @arcsinh(i14 %absSinhEta_V)

]]></Node>
<StgValue><ssdm name="inhwEta_V_2"/></StgValue>
</operation>

<operation id="529" st_id="26" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:8  %v_assign_7 = fmul double %tmp_137, 1.262535e-06

]]></Node>
<StgValue><ssdm name="v_assign_7"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="530" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ap_fixed_base.exit1380:18  br i1 %tmp, label %0, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="531" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="13" op_0_bw="12">
<![CDATA[
ap_fixed_base.exit1338:2  %inhwEta_V_3_cast = zext i12 %inhwEta_V_2 to i13

]]></Node>
<StgValue><ssdm name="inhwEta_V_3_cast"/></StgValue>
</operation>

<operation id="532" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1370">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
ap_fixed_base.exit1338:3  %inhwEta_V = sub i13 0, %inhwEta_V_3_cast

]]></Node>
<StgValue><ssdm name="inhwEta_V"/></StgValue>
</operation>

<operation id="533" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
ap_fixed_base.exit1338:4  %p_Val2_3 = select i1 %tmp, i13 %inhwEta_V, i13 %inhwEta_V_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="534" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="13">
<![CDATA[
ap_fixed_base.exit1338:5  %tmp_72 = trunc i13 %p_Val2_3 to i1

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="535" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="12" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base.exit1338:6  %tmp_82 = call i12 @_ssdm_op_PartSelect.i12.i13.i32.i32(i13 %p_Val2_3, i32 1, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="536" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="14" op_0_bw="12">
<![CDATA[
ap_fixed_base.exit1338:7  %ret_V_cast = sext i12 %tmp_82 to i14

]]></Node>
<StgValue><ssdm name="ret_V_cast"/></StgValue>
</operation>

<operation id="537" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit1338:8  %tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %p_Val2_3, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="538" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ap_fixed_base.exit1338:9  br i1 %tmp_83, label %18, label %_ZN6ap_intILi14EEC1ILi46ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="539" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="13">
<![CDATA[
:0  %tmp_85 = trunc i13 %p_Val2_3 to i1

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="540" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="9">
<![CDATA[
:1  %p_Result_4 = call i10 @_ssdm_op_BitConcatenate.i10.i1.i9(i1 %tmp_85, i9 0)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="541" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %tmp_30 = icmp eq i10 %p_Result_4, 0

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="542" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3  %ret_V = add i14 1, %ret_V_cast

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="543" st_id="27" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:8  %v_assign_7 = fmul double %tmp_137, 1.262535e-06

]]></Node>
<StgValue><ssdm name="v_assign_7"/></StgValue>
</operation>

<operation id="544" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:60  %tmp_154 = icmp ult i12 %inhwEta_V_2, 1126

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="545" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:61  br i1 %tmp_154, label %._crit_edge1327, label %72

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="546" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="561">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
:0  %tmp_217 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %data_V_read_assign_4, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="547" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
:4  %p_s = select i1 %tmp_30, i14 %ret_V_cast, i14 %ret_V

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="548" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %_ZN6ap_intILi14EEC1ILi46ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="549" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
_ZN6ap_intILi14EEC1ILi46ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:0  %p_3 = phi i14 [ %p_s, %18 ], [ %ret_V_cast, %ap_fixed_base.exit1338 ]

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="550" st_id="28" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:8  %v_assign_7 = fmul double %tmp_137, 1.262535e-06

]]></Node>
<StgValue><ssdm name="v_assign_7"/></StgValue>
</operation>

<operation id="551" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="561">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_217, label %73, label %74

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="552" st_id="28" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %delta_V_2 = call fastcc i11 @delta_LUT(i11 %data_V_read_assign_4)

]]></Node>
<StgValue><ssdm name="delta_V_2"/></StgValue>
</operation>

<operation id="553" st_id="28" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %delta_V = call fastcc i11 @delta_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="delta_V"/></StgValue>
</operation>

<operation id="554" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %tmp_156 = icmp sgt i14 %p_3, 0

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="555" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_156, label %76, label %79

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="556" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_217, label %80, label %81

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="557" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="570">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_217, label %77, label %78

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="558" st_id="29" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:8  %v_assign_7 = fmul double %tmp_137, 1.262535e-06

]]></Node>
<StgValue><ssdm name="v_assign_7"/></StgValue>
</operation>

<operation id="559" st_id="29" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %delta_V_2 = call fastcc i11 @delta_LUT(i11 %data_V_read_assign_4)

]]></Node>
<StgValue><ssdm name="delta_V_2"/></StgValue>
</operation>

<operation id="560" st_id="29" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %delta_V = call fastcc i11 @delta_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="delta_V"/></StgValue>
</operation>

<operation id="561" st_id="29" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="0"/>
<literal name="tmp_156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_8 = call fastcc i5 @delta_plus_LUT(i11 %data_V_read_assign_4)

]]></Node>
<StgValue><ssdm name="deta_V_8"/></StgValue>
</operation>

<operation id="562" st_id="29" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="1"/>
<literal name="tmp_156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_6 = call fastcc i5 @delta_minus_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="deta_V_6"/></StgValue>
</operation>

<operation id="563" st_id="29" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="0"/>
<literal name="tmp_156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_5 = call fastcc i5 @delta_minus_LUT(i11 %data_V_read_assign_4)

]]></Node>
<StgValue><ssdm name="deta_V_5"/></StgValue>
</operation>

<operation id="564" st_id="29" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="1"/>
<literal name="tmp_156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_2 = call fastcc i5 @delta_plus_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="deta_V_2"/></StgValue>
</operation>

<operation id="565" st_id="29" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp><literal name="tmp_154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
._crit_edge1327:0  %deta_V = call fastcc i5 @deta_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="deta_V"/></StgValue>
</operation>

<operation id="566" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp><literal name="tmp_154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
._crit_edge1327:2  %tmp_216 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %data_V_read_assign_4, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="567" st_id="30" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:8  %v_assign_7 = fmul double %tmp_137, 1.262535e-06

]]></Node>
<StgValue><ssdm name="v_assign_7"/></StgValue>
</operation>

<operation id="568" st_id="30" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %delta_V_2 = call fastcc i11 @delta_LUT(i11 %data_V_read_assign_4)

]]></Node>
<StgValue><ssdm name="delta_V_2"/></StgValue>
</operation>

<operation id="569" st_id="30" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %delta_V = call fastcc i11 @delta_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="delta_V"/></StgValue>
</operation>

<operation id="570" st_id="30" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="0"/>
<literal name="tmp_156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_8 = call fastcc i5 @delta_plus_LUT(i11 %data_V_read_assign_4)

]]></Node>
<StgValue><ssdm name="deta_V_8"/></StgValue>
</operation>

<operation id="571" st_id="30" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="1"/>
<literal name="tmp_156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_6 = call fastcc i5 @delta_minus_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="deta_V_6"/></StgValue>
</operation>

<operation id="572" st_id="30" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="0"/>
<literal name="tmp_156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_5 = call fastcc i5 @delta_minus_LUT(i11 %data_V_read_assign_4)

]]></Node>
<StgValue><ssdm name="deta_V_5"/></StgValue>
</operation>

<operation id="573" st_id="30" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="1"/>
<literal name="tmp_156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_2 = call fastcc i5 @delta_plus_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="deta_V_2"/></StgValue>
</operation>

<operation id="574" st_id="30" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="10" op_0_bw="10" op_1_bw="13">
<![CDATA[
:2  %tanhEta_V = call fastcc i10 @tanh_LUT(i13 %p_Val2_3)

]]></Node>
<StgValue><ssdm name="tanhEta_V"/></StgValue>
</operation>

<operation id="575" st_id="30" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp><literal name="tmp_154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
._crit_edge1327:0  %deta_V = call fastcc i5 @deta_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="deta_V"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="576" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="64">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:9  %ireg_V_7 = bitcast double %v_assign_7 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_7"/></StgValue>
</operation>

<operation id="577" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="63" op_0_bw="64">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:10  %tmp_210 = trunc i64 %ireg_V_7 to i63

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="578" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:11  %isneg_7 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_7, i32 63)

]]></Node>
<StgValue><ssdm name="isneg_7"/></StgValue>
</operation>

<operation id="579" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:12  %exp_tmp_V_7 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_7, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_7"/></StgValue>
</operation>

<operation id="580" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="12" op_0_bw="11">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:13  %tmp_138 = zext i11 %exp_tmp_V_7 to i12

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="581" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="52" op_0_bw="64">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:14  %tmp_212 = trunc i64 %ireg_V_7 to i52

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="582" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:19  %tmp_140 = icmp eq i63 %tmp_210, 0

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="583" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:20  %F2_8 = sub i12 1075, %tmp_138

]]></Node>
<StgValue><ssdm name="F2_8"/></StgValue>
</operation>

<operation id="584" st_id="31" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %delta_V_2 = call fastcc i11 @delta_LUT(i11 %data_V_read_assign_4)

]]></Node>
<StgValue><ssdm name="delta_V_2"/></StgValue>
</operation>

<operation id="585" st_id="31" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %delta_V = call fastcc i11 @delta_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="delta_V"/></StgValue>
</operation>

<operation id="586" st_id="31" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="0"/>
<literal name="tmp_156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_8 = call fastcc i5 @delta_plus_LUT(i11 %data_V_read_assign_4)

]]></Node>
<StgValue><ssdm name="deta_V_8"/></StgValue>
</operation>

<operation id="587" st_id="31" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="1"/>
<literal name="tmp_156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_6 = call fastcc i5 @delta_minus_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="deta_V_6"/></StgValue>
</operation>

<operation id="588" st_id="31" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="0"/>
<literal name="tmp_156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_5 = call fastcc i5 @delta_minus_LUT(i11 %data_V_read_assign_4)

]]></Node>
<StgValue><ssdm name="deta_V_5"/></StgValue>
</operation>

<operation id="589" st_id="31" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="1"/>
<literal name="tmp_156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_2 = call fastcc i5 @delta_plus_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="deta_V_2"/></StgValue>
</operation>

<operation id="590" st_id="31" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="10" op_0_bw="10" op_1_bw="13">
<![CDATA[
:2  %tanhEta_V = call fastcc i10 @tanh_LUT(i13 %p_Val2_3)

]]></Node>
<StgValue><ssdm name="tanhEta_V"/></StgValue>
</operation>

<operation id="591" st_id="31" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp><literal name="tmp_154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
._crit_edge1327:0  %deta_V = call fastcc i5 @deta_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="deta_V"/></StgValue>
</operation>

<operation id="592" st_id="31" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp><literal name="tmp_154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="11" op_0_bw="11" op_1_bw="12">
<![CDATA[
._crit_edge1327:5  %invCoshEta_EtaBarrel = call fastcc i11 @invCosh.1(i12 %inhwEta_V_2)

]]></Node>
<StgValue><ssdm name="invCoshEta_EtaBarrel"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="593" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:15  %tmp_139 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_212)

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="594" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="54" op_0_bw="53">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:16  %p_Result_8 = zext i53 %tmp_139 to i54

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="595" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1371">
<or_exp><and_exp><literal name="isneg_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:17  %man_V_23 = sub i54 0, %p_Result_8

]]></Node>
<StgValue><ssdm name="man_V_23"/></StgValue>
</operation>

<operation id="596" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:18  %man_V_24 = select i1 %isneg_7, i54 %man_V_23, i54 %p_Result_8

]]></Node>
<StgValue><ssdm name="man_V_24"/></StgValue>
</operation>

<operation id="597" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:21  %tmp_141 = icmp sgt i12 %F2_8, 22

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="598" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:22  %tmp_142 = add i12 -22, %F2_8

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="599" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:23  %tmp_143 = sub i12 22, %F2_8

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="600" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:24  %sh_amt_8 = select i1 %tmp_141, i12 %tmp_142, i12 %tmp_143

]]></Node>
<StgValue><ssdm name="sh_amt_8"/></StgValue>
</operation>

<operation id="601" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:26  %tmp_144 = icmp eq i12 %F2_8, 22

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="602" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="24" op_0_bw="54">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:27  %tmp_213 = trunc i54 %man_V_24 to i24

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="603" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:28  %tmp_146 = icmp ult i12 %sh_amt_8, 54

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="604" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:39  %sel_tmp6_demorgan = or i1 %tmp_140, %tmp_144

]]></Node>
<StgValue><ssdm name="sel_tmp6_demorgan"/></StgValue>
</operation>

<operation id="605" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:40  %sel_tmp6 = xor i1 %sel_tmp6_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="606" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:41  %sel_tmp7 = and i1 %tmp_141, %sel_tmp6

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="607" st_id="32" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %delta_V_2 = call fastcc i11 @delta_LUT(i11 %data_V_read_assign_4)

]]></Node>
<StgValue><ssdm name="delta_V_2"/></StgValue>
</operation>

<operation id="608" st_id="32" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %delta_V = call fastcc i11 @delta_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="delta_V"/></StgValue>
</operation>

<operation id="609" st_id="32" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="0"/>
<literal name="tmp_156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_8 = call fastcc i5 @delta_plus_LUT(i11 %data_V_read_assign_4)

]]></Node>
<StgValue><ssdm name="deta_V_8"/></StgValue>
</operation>

<operation id="610" st_id="32" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="1"/>
<literal name="tmp_156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_6 = call fastcc i5 @delta_minus_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="deta_V_6"/></StgValue>
</operation>

<operation id="611" st_id="32" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="0"/>
<literal name="tmp_156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_5 = call fastcc i5 @delta_minus_LUT(i11 %data_V_read_assign_4)

]]></Node>
<StgValue><ssdm name="deta_V_5"/></StgValue>
</operation>

<operation id="612" st_id="32" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="1"/>
<literal name="tmp_156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_2 = call fastcc i5 @delta_plus_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="deta_V_2"/></StgValue>
</operation>

<operation id="613" st_id="32" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="10" op_0_bw="10" op_1_bw="13">
<![CDATA[
:2  %tanhEta_V = call fastcc i10 @tanh_LUT(i13 %p_Val2_3)

]]></Node>
<StgValue><ssdm name="tanhEta_V"/></StgValue>
</operation>

<operation id="614" st_id="32" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp><literal name="tmp_154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
._crit_edge1327:0  %deta_V = call fastcc i5 @deta_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="deta_V"/></StgValue>
</operation>

<operation id="615" st_id="32" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp><literal name="tmp_154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="11" op_0_bw="11" op_1_bw="12">
<![CDATA[
._crit_edge1327:5  %invCoshEta_EtaBarrel = call fastcc i11 @invCosh.1(i12 %inhwEta_V_2)

]]></Node>
<StgValue><ssdm name="invCoshEta_EtaBarrel"/></StgValue>
</operation>

<operation id="616" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="23">
<![CDATA[
_ifconv:30  %tmp_167 = sext i23 %p_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="617" st_id="32" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:31  %tmp_168 = sitofp i32 %tmp_167 to double

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="618" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="12">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:25  %sh_amt_8_cast = sext i12 %sh_amt_8 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_8_cast"/></StgValue>
</operation>

<operation id="619" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:29  %tmp_147 = icmp ult i12 %sh_amt_8, 24

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="620" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="54" op_0_bw="32">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:30  %tmp_148 = zext i32 %sh_amt_8_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="621" st_id="33" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:31  %tmp_149 = ashr i54 %man_V_24, %tmp_148

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="622" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="24" op_0_bw="54">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:32  %tmp_214 = trunc i54 %tmp_149 to i24

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="623" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:37  %sel_tmp1 = xor i1 %tmp_140, true

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="624" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:38  %sel_tmp2 = and i1 %tmp_144, %sel_tmp1

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="625" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:42  %sel_tmp8 = and i1 %sel_tmp7, %tmp_146

]]></Node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="626" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:43  %sel_tmp14_demorgan = or i1 %sel_tmp6_demorgan, %tmp_141

]]></Node>
<StgValue><ssdm name="sel_tmp14_demorgan"/></StgValue>
</operation>

<operation id="627" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:44  %sel_tmp = xor i1 %sel_tmp14_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="628" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:45  %sel_tmp3 = and i1 %tmp_147, %sel_tmp

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="629" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:46  %sel_tmp4 = xor i1 %tmp_146, true

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="630" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:47  %sel_tmp5 = and i1 %sel_tmp7, %sel_tmp4

]]></Node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="631" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:49  %or_cond = or i1 %sel_tmp5, %sel_tmp3

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="632" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:50  %newSel1 = select i1 %sel_tmp8, i24 %tmp_214, i24 %tmp_213

]]></Node>
<StgValue><ssdm name="newSel1"/></StgValue>
</operation>

<operation id="633" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:51  %or_cond1 = or i1 %sel_tmp8, %sel_tmp2

]]></Node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="634" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:53  %or_cond2 = or i1 %or_cond, %or_cond1

]]></Node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="635" st_id="33" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %delta_V_2 = call fastcc i11 @delta_LUT(i11 %data_V_read_assign_4)

]]></Node>
<StgValue><ssdm name="delta_V_2"/></StgValue>
</operation>

<operation id="636" st_id="33" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %delta_V = call fastcc i11 @delta_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="delta_V"/></StgValue>
</operation>

<operation id="637" st_id="33" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="0"/>
<literal name="tmp_156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_8 = call fastcc i5 @delta_plus_LUT(i11 %data_V_read_assign_4)

]]></Node>
<StgValue><ssdm name="deta_V_8"/></StgValue>
</operation>

<operation id="638" st_id="33" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="1"/>
<literal name="tmp_156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_6 = call fastcc i5 @delta_minus_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="deta_V_6"/></StgValue>
</operation>

<operation id="639" st_id="33" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="0"/>
<literal name="tmp_156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_5 = call fastcc i5 @delta_minus_LUT(i11 %data_V_read_assign_4)

]]></Node>
<StgValue><ssdm name="deta_V_5"/></StgValue>
</operation>

<operation id="640" st_id="33" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="1"/>
<literal name="tmp_156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_2 = call fastcc i5 @delta_plus_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="deta_V_2"/></StgValue>
</operation>

<operation id="641" st_id="33" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="10" op_0_bw="10" op_1_bw="13">
<![CDATA[
:2  %tanhEta_V = call fastcc i10 @tanh_LUT(i13 %p_Val2_3)

]]></Node>
<StgValue><ssdm name="tanhEta_V"/></StgValue>
</operation>

<operation id="642" st_id="33" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp><literal name="tmp_154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
._crit_edge1327:0  %deta_V = call fastcc i5 @deta_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="deta_V"/></StgValue>
</operation>

<operation id="643" st_id="33" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp><literal name="tmp_154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="11" op_0_bw="11" op_1_bw="12">
<![CDATA[
._crit_edge1327:5  %invCoshEta_EtaBarrel = call fastcc i11 @invCosh.1(i12 %inhwEta_V_2)

]]></Node>
<StgValue><ssdm name="invCoshEta_EtaBarrel"/></StgValue>
</operation>

<operation id="644" st_id="33" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:31  %tmp_168 = sitofp i32 %tmp_167 to double

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="645" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1383">
<or_exp><and_exp><literal name="sel_tmp5" val="1"/>
<literal name="or_cond" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:33  %p_14 = select i1 %isneg_7, i24 -1, i24 0

]]></Node>
<StgValue><ssdm name="p_14"/></StgValue>
</operation>

<operation id="646" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1386">
<or_exp><and_exp><literal name="sel_tmp5" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="24">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:34  %tmp_151 = sext i24 %tmp_213 to i32

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="647" st_id="34" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1385">
<or_exp><and_exp><literal name="sel_tmp5" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:35  %tmp_152 = shl i32 %tmp_151, %sh_amt_8_cast

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="648" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1384">
<or_exp><and_exp><literal name="sel_tmp5" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="24" op_0_bw="32">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:36  %tmp_215 = trunc i32 %tmp_152 to i24

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="649" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1382">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:48  %newSel = select i1 %sel_tmp5, i24 %p_14, i24 %tmp_215

]]></Node>
<StgValue><ssdm name="newSel"/></StgValue>
</operation>

<operation id="650" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1381">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:52  %newSel2 = select i1 %or_cond, i24 %newSel, i24 %newSel1

]]></Node>
<StgValue><ssdm name="newSel2"/></StgValue>
</operation>

<operation id="651" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:54  %inhwRinv_V = select i1 %or_cond2, i24 %newSel2, i24 0

]]></Node>
<StgValue><ssdm name="inhwRinv_V"/></StgValue>
</operation>

<operation id="652" st_id="34" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="21" op_0_bw="21" op_1_bw="24">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:55  %p_Val2_s = call fastcc i21 @rinvToInvPt(i24 %inhwRinv_V)

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="653" st_id="34" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %delta_V_2 = call fastcc i11 @delta_LUT(i11 %data_V_read_assign_4)

]]></Node>
<StgValue><ssdm name="delta_V_2"/></StgValue>
</operation>

<operation id="654" st_id="34" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %delta_V = call fastcc i11 @delta_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="delta_V"/></StgValue>
</operation>

<operation id="655" st_id="34" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="0"/>
<literal name="tmp_156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_8 = call fastcc i5 @delta_plus_LUT(i11 %data_V_read_assign_4)

]]></Node>
<StgValue><ssdm name="deta_V_8"/></StgValue>
</operation>

<operation id="656" st_id="34" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="1"/>
<literal name="tmp_156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_6 = call fastcc i5 @delta_minus_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="deta_V_6"/></StgValue>
</operation>

<operation id="657" st_id="34" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="0"/>
<literal name="tmp_156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_5 = call fastcc i5 @delta_minus_LUT(i11 %data_V_read_assign_4)

]]></Node>
<StgValue><ssdm name="deta_V_5"/></StgValue>
</operation>

<operation id="658" st_id="34" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="1"/>
<literal name="tmp_156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_2 = call fastcc i5 @delta_plus_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="deta_V_2"/></StgValue>
</operation>

<operation id="659" st_id="34" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="10" op_0_bw="10" op_1_bw="13">
<![CDATA[
:2  %tanhEta_V = call fastcc i10 @tanh_LUT(i13 %p_Val2_3)

]]></Node>
<StgValue><ssdm name="tanhEta_V"/></StgValue>
</operation>

<operation id="660" st_id="34" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp><literal name="tmp_154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
._crit_edge1327:0  %deta_V = call fastcc i5 @deta_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="deta_V"/></StgValue>
</operation>

<operation id="661" st_id="34" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp><literal name="tmp_154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="11" op_0_bw="11" op_1_bw="12">
<![CDATA[
._crit_edge1327:5  %invCoshEta_EtaBarrel = call fastcc i11 @invCosh.1(i12 %inhwEta_V_2)

]]></Node>
<StgValue><ssdm name="invCoshEta_EtaBarrel"/></StgValue>
</operation>

<operation id="662" st_id="34" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:31  %tmp_168 = sitofp i32 %tmp_167 to double

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="663" st_id="35" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="21" op_0_bw="21" op_1_bw="24">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:55  %p_Val2_s = call fastcc i21 @rinvToInvPt(i24 %inhwRinv_V)

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="664" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="12" op_0_bw="11">
<![CDATA[
:1  %p_Val2_10_trunc_ex = zext i11 %delta_V_2 to i12

]]></Node>
<StgValue><ssdm name="p_Val2_10_trunc_ex"/></StgValue>
</operation>

<operation id="665" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %75

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="666" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="12" op_0_bw="11">
<![CDATA[
:1  %delta_V_1_trunc_ext_s = zext i11 %delta_V to i12

]]></Node>
<StgValue><ssdm name="delta_V_1_trunc_ext_s"/></StgValue>
</operation>

<operation id="667" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %delta_V_1 = sub i12 0, %delta_V_1_trunc_ext_s

]]></Node>
<StgValue><ssdm name="delta_V_1"/></StgValue>
</operation>

<operation id="668" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %75

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="669" st_id="35" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="0"/>
<literal name="tmp_156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_8 = call fastcc i5 @delta_plus_LUT(i11 %data_V_read_assign_4)

]]></Node>
<StgValue><ssdm name="deta_V_8"/></StgValue>
</operation>

<operation id="670" st_id="35" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="1"/>
<literal name="tmp_156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_6 = call fastcc i5 @delta_minus_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="deta_V_6"/></StgValue>
</operation>

<operation id="671" st_id="35" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="0"/>
<literal name="tmp_156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_5 = call fastcc i5 @delta_minus_LUT(i11 %data_V_read_assign_4)

]]></Node>
<StgValue><ssdm name="deta_V_5"/></StgValue>
</operation>

<operation id="672" st_id="35" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="1"/>
<literal name="tmp_156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
:0  %deta_V_2 = call fastcc i5 @delta_plus_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="deta_V_2"/></StgValue>
</operation>

<operation id="673" st_id="35" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="10" op_0_bw="10" op_1_bw="13">
<![CDATA[
:2  %tanhEta_V = call fastcc i10 @tanh_LUT(i13 %p_Val2_3)

]]></Node>
<StgValue><ssdm name="tanhEta_V"/></StgValue>
</operation>

<operation id="674" st_id="35" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp><literal name="tmp_154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="5" op_0_bw="5" op_1_bw="11">
<![CDATA[
._crit_edge1327:0  %deta_V = call fastcc i5 @deta_LUT(i11 %absInhwZ0_V)

]]></Node>
<StgValue><ssdm name="deta_V"/></StgValue>
</operation>

<operation id="675" st_id="35" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp><literal name="tmp_154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="11" op_0_bw="11" op_1_bw="12">
<![CDATA[
._crit_edge1327:5  %invCoshEta_EtaBarrel = call fastcc i11 @invCosh.1(i12 %inhwEta_V_2)

]]></Node>
<StgValue><ssdm name="invCoshEta_EtaBarrel"/></StgValue>
</operation>

<operation id="676" st_id="35" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:31  %tmp_168 = sitofp i32 %tmp_167 to double

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="677" st_id="36" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="21" op_0_bw="21" op_1_bw="24">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:55  %p_Val2_s = call fastcc i21 @rinvToInvPt(i24 %inhwRinv_V)

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="678" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
:0  %p_Val2_5 = phi i12 [ %delta_V_1, %73 ], [ %p_Val2_10_trunc_ex, %74 ]

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="679" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="17" op_0_bw="12">
<![CDATA[
:1  %p_Val2_10_cast_cas = sext i12 %p_Val2_5 to i17

]]></Node>
<StgValue><ssdm name="p_Val2_10_cast_cas"/></StgValue>
</operation>

<operation id="680" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:0  %p_Val2_4 = xor i17 %p_Val2_10_cast_cas, -65536

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="681" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="0"/>
<literal name="tmp_156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="6" op_0_bw="5">
<![CDATA[
:1  %deta_V_3_trunc72_ext = zext i5 %deta_V_8 to i6

]]></Node>
<StgValue><ssdm name="deta_V_3_trunc72_ext"/></StgValue>
</operation>

<operation id="682" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="0"/>
<literal name="tmp_156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %82

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="683" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="1"/>
<literal name="tmp_156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="6" op_0_bw="5">
<![CDATA[
:1  %deta_V_7_trunc_ext_c = zext i5 %deta_V_6 to i6

]]></Node>
<StgValue><ssdm name="deta_V_7_trunc_ext_c"/></StgValue>
</operation>

<operation id="684" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="1"/>
<literal name="tmp_156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %deta_V_7 = sub i6 0, %deta_V_7_trunc_ext_c

]]></Node>
<StgValue><ssdm name="deta_V_7"/></StgValue>
</operation>

<operation id="685" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="1"/>
<literal name="tmp_156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %82

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="686" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="570">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:0  %p_Val2_s_40 = sub i17 -65536, %p_Val2_10_cast_cas

]]></Node>
<StgValue><ssdm name="p_Val2_s_40"/></StgValue>
</operation>

<operation id="687" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="0"/>
<literal name="tmp_156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="6" op_0_bw="5">
<![CDATA[
:1  %deta_V_3_trunc_ext_c = zext i5 %deta_V_5 to i6

]]></Node>
<StgValue><ssdm name="deta_V_3_trunc_ext_c"/></StgValue>
</operation>

<operation id="688" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="0"/>
<literal name="tmp_156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %82

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="689" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="1"/>
<literal name="tmp_156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="6" op_0_bw="5">
<![CDATA[
:1  %deta_V_4_trunc_ext_c = zext i5 %deta_V_2 to i6

]]></Node>
<StgValue><ssdm name="deta_V_4_trunc_ext_c"/></StgValue>
</operation>

<operation id="690" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="1"/>
<literal name="tmp_156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %deta_V_4 = sub i6 0, %deta_V_4_trunc_ext_c

]]></Node>
<StgValue><ssdm name="deta_V_4"/></StgValue>
</operation>

<operation id="691" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
<literal name="tmp_217" val="1"/>
<literal name="tmp_156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %82

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="692" st_id="36" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="10" op_0_bw="10" op_1_bw="13">
<![CDATA[
:2  %tanhEta_V = call fastcc i10 @tanh_LUT(i13 %p_Val2_3)

]]></Node>
<StgValue><ssdm name="tanhEta_V"/></StgValue>
</operation>

<operation id="693" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp><literal name="tmp_154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="6" op_0_bw="5">
<![CDATA[
._crit_edge1327:1  %deta_V_9_cast = zext i5 %deta_V to i6

]]></Node>
<StgValue><ssdm name="deta_V_9_cast"/></StgValue>
</operation>

<operation id="694" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1387">
<or_exp><and_exp><literal name="tmp_154" val="1"/>
<literal name="tmp_216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge1327:3  %deta_V_1 = sub i6 0, %deta_V_9_cast

]]></Node>
<StgValue><ssdm name="deta_V_1"/></StgValue>
</operation>

<operation id="695" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp><literal name="tmp_154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge1327:4  %p_Val2_27_call_ret = select i1 %tmp_216, i6 %deta_V_1, i6 %deta_V_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_27_call_ret"/></StgValue>
</operation>

<operation id="696" st_id="36" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp><literal name="tmp_154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="11" op_0_bw="11" op_1_bw="12">
<![CDATA[
._crit_edge1327:5  %invCoshEta_EtaBarrel = call fastcc i11 @invCosh.1(i12 %inhwEta_V_2)

]]></Node>
<StgValue><ssdm name="invCoshEta_EtaBarrel"/></StgValue>
</operation>

<operation id="697" st_id="36" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:31  %tmp_168 = sitofp i32 %tmp_167 to double

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="698" st_id="37" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="21" op_0_bw="21" op_1_bw="24">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:55  %p_Val2_s = call fastcc i21 @rinvToInvPt(i24 %inhwRinv_V)

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="699" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0  %deta_V_3 = phi i6 [ %deta_V_4, %77 ], [ %deta_V_3_trunc_ext_c, %78 ], [ %deta_V_7, %80 ], [ %deta_V_3_trunc72_ext, %81 ]

]]></Node>
<StgValue><ssdm name="deta_V_3"/></StgValue>
</operation>

<operation id="700" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %tmp_157 = phi i17 [ %p_Val2_s_40, %77 ], [ %p_Val2_s_40, %78 ], [ %p_Val2_4, %80 ], [ %p_Val2_4, %81 ]

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="701" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="17" op_0_bw="6">
<![CDATA[
:3  %OP1_V_2_cast_cast = sext i6 %deta_V_3 to i17

]]></Node>
<StgValue><ssdm name="OP1_V_2_cast_cast"/></StgValue>
</operation>

<operation id="702" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="17" op_0_bw="10">
<![CDATA[
:4  %OP2_V_1_cast_cast = zext i10 %tanhEta_V to i17

]]></Node>
<StgValue><ssdm name="OP2_V_1_cast_cast"/></StgValue>
</operation>

<operation id="703" st_id="37" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:5  %p_Val2_8 = mul i17 %OP1_V_2_cast_cast, %OP2_V_1_cast_cast

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="704" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp><literal name="tmp_154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="17" op_0_bw="6">
<![CDATA[
._crit_edge1327:6  %OP1_V_1_cast_cast = sext i6 %p_Val2_27_call_ret to i17

]]></Node>
<StgValue><ssdm name="OP1_V_1_cast_cast"/></StgValue>
</operation>

<operation id="705" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp><literal name="tmp_154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="17" op_0_bw="11">
<![CDATA[
._crit_edge1327:7  %OP2_V_cast_cast = zext i11 %invCoshEta_EtaBarrel to i17

]]></Node>
<StgValue><ssdm name="OP2_V_cast_cast"/></StgValue>
</operation>

<operation id="706" st_id="37" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp><literal name="tmp_154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge1327:8  %p_Val2_6 = mul i17 %OP1_V_1_cast_cast, %OP2_V_cast_cast

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="707" st_id="37" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:31  %tmp_168 = sitofp i32 %tmp_167 to double

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="708" st_id="38" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="21" op_0_bw="21" op_1_bw="24">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:55  %p_Val2_s = call fastcc i21 @rinvToInvPt(i24 %inhwRinv_V)

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="709" st_id="38" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:5  %p_Val2_8 = mul i17 %OP1_V_2_cast_cast, %OP2_V_1_cast_cast

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="710" st_id="38" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp><literal name="tmp_154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge1327:8  %p_Val2_6 = mul i17 %OP1_V_1_cast_cast, %OP2_V_cast_cast

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="711" st_id="38" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:32  %v_assign_8 = fmul double %tmp_168, 4.734500e-06

]]></Node>
<StgValue><ssdm name="v_assign_8"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="712" st_id="39" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="21" op_0_bw="21" op_1_bw="24">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:55  %p_Val2_s = call fastcc i21 @rinvToInvPt(i24 %inhwRinv_V)

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="713" st_id="39" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:5  %p_Val2_8 = mul i17 %OP1_V_2_cast_cast, %OP2_V_1_cast_cast

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="714" st_id="39" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp><literal name="tmp_154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge1327:8  %p_Val2_6 = mul i17 %OP1_V_1_cast_cast, %OP2_V_cast_cast

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="715" st_id="39" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:32  %v_assign_8 = fmul double %tmp_168, 4.734500e-06

]]></Node>
<StgValue><ssdm name="v_assign_8"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="716" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="22" op_0_bw="21">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:56  %p_Val2_28_cast = zext i21 %p_Val2_s to i22

]]></Node>
<StgValue><ssdm name="p_Val2_28_cast"/></StgValue>
</operation>

<operation id="717" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1388">
<or_exp><and_exp><literal name="in_hwQ_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:58  %inhwInvPt_V = sub i22 0, %p_Val2_28_cast

]]></Node>
<StgValue><ssdm name="inhwInvPt_V"/></StgValue>
</operation>

<operation id="718" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:59  %p_Val2_26_call_ret = select i1 %in_hwQ_V_read, i22 %inhwInvPt_V, i22 %p_Val2_28_cast

]]></Node>
<StgValue><ssdm name="p_Val2_26_call_ret"/></StgValue>
</operation>

<operation id="719" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="720" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp><literal name="tmp_154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1327:9  br label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="721" st_id="40" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:32  %v_assign_8 = fmul double %tmp_168, 4.734500e-06

]]></Node>
<StgValue><ssdm name="v_assign_8"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="722" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
_ifconv:0  %data_V_read_assign = phi i12 [ 1126, %._crit_edge1327 ], [ %inhwEta_V_2, %82 ]

]]></Node>
<StgValue><ssdm name="data_V_read_assign"/></StgValue>
</operation>

<operation id="723" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
_ifconv:1  %p_Val2_38_in_in = phi i17 [ %p_Val2_6, %._crit_edge1327 ], [ %p_Val2_8, %82 ]

]]></Node>
<StgValue><ssdm name="p_Val2_38_in_in"/></StgValue>
</operation>

<operation id="724" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
_ifconv:2  %tmp_158 = phi i17 [ -65536, %._crit_edge1327 ], [ %tmp_157, %82 ]

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="725" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="7" op_0_bw="7" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:3  %tmp_218 = call i7 @_ssdm_op_PartSelect.i7.i17.i32.i32(i17 %p_Val2_38_in_in, i32 10, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="726" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:4  %tmp_219 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_38_in_in, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="727" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="15" op_0_bw="13">
<![CDATA[
_ifconv:5  %tmp_159 = sext i13 %p_Val2_3 to i15

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="728" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="15" op_0_bw="7">
<![CDATA[
_ifconv:6  %tmp_160 = sext i7 %tmp_218 to i15

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="729" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:7  %tmp_161 = xor i1 %tmp_219, %tmp_72

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="730" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ifconv:8  %r_V_6 = add i15 %tmp_159, %tmp_160

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="731" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="14" op_0_bw="14" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:9  %tmp_162 = call i14 @_ssdm_op_PartSelect.i14.i15.i32.i32(i15 %r_V_6, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="732" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
_ifconv:10  %tmp_220 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %r_V_6, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="733" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="9">
<![CDATA[
_ifconv:11  %p_Result_s_41 = call i10 @_ssdm_op_BitConcatenate.i10.i1.i9(i1 %tmp_161, i9 0)

]]></Node>
<StgValue><ssdm name="p_Result_s_41"/></StgValue>
</operation>

<operation id="734" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:12  %tmp_163 = icmp eq i10 %p_Result_s_41, 0

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="735" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:13  %ret_V_7 = add i14 1, %tmp_162

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="736" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv:14  %p_6 = select i1 %tmp_163, i14 %tmp_162, i14 %ret_V_7

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="737" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv:15  %p_7 = select i1 %tmp_220, i14 %p_6, i14 %tmp_162

]]></Node>
<StgValue><ssdm name="p_7"/></StgValue>
</operation>

<operation id="738" st_id="41" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="17" op_0_bw="17" op_1_bw="12">
<![CDATA[
_ifconv:16  %invCoshEta_Phi_V = call fastcc i17 @invCosh(i12 %data_V_read_assign)

]]></Node>
<StgValue><ssdm name="invCoshEta_Phi_V"/></StgValue>
</operation>

<operation id="739" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="40" op_0_bw="22">
<![CDATA[
_ifconv:17  %OP2_V_2_cast_cast = sext i22 %p_Val2_26_call_ret to i40

]]></Node>
<StgValue><ssdm name="OP2_V_2_cast_cast"/></StgValue>
</operation>

<operation id="740" st_id="41" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ifconv:18  %p_Val2_10 = mul i40 95944, %OP2_V_2_cast_cast

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="741" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="35" op_0_bw="17">
<![CDATA[
_ifconv:20  %OP2_V_3_cast = zext i17 %tmp_158 to i35

]]></Node>
<StgValue><ssdm name="OP2_V_3_cast"/></StgValue>
</operation>

<operation id="742" st_id="41" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ifconv:21  %p_Val2_13 = mul i35 185356, %OP2_V_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="743" st_id="41" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:32  %v_assign_8 = fmul double %tmp_168, 4.734500e-06

]]></Node>
<StgValue><ssdm name="v_assign_8"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="744" st_id="42" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="17" op_0_bw="17" op_1_bw="12">
<![CDATA[
_ifconv:16  %invCoshEta_Phi_V = call fastcc i17 @invCosh(i12 %data_V_read_assign)

]]></Node>
<StgValue><ssdm name="invCoshEta_Phi_V"/></StgValue>
</operation>

<operation id="745" st_id="42" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ifconv:18  %p_Val2_10 = mul i40 95944, %OP2_V_2_cast_cast

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="746" st_id="42" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ifconv:21  %p_Val2_13 = mul i35 185356, %OP2_V_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="747" st_id="42" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:32  %v_assign_8 = fmul double %tmp_168, 4.734500e-06

]]></Node>
<StgValue><ssdm name="v_assign_8"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="748" st_id="43" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="17" op_0_bw="17" op_1_bw="12">
<![CDATA[
_ifconv:16  %invCoshEta_Phi_V = call fastcc i17 @invCosh(i12 %data_V_read_assign)

]]></Node>
<StgValue><ssdm name="invCoshEta_Phi_V"/></StgValue>
</operation>

<operation id="749" st_id="43" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ifconv:18  %p_Val2_10 = mul i40 95944, %OP2_V_2_cast_cast

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="750" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="18" op_0_bw="18" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:19  %tmp_221 = call i18 @_ssdm_op_PartSelect.i18.i40.i32.i32(i40 %p_Val2_10, i32 22, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="751" st_id="43" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ifconv:21  %p_Val2_13 = mul i35 185356, %OP2_V_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="752" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="19" op_0_bw="19" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:22  %tmp_165 = call i19 @_ssdm_op_PartSelect.i19.i35.i32.i32(i35 %p_Val2_13, i32 16, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="753" st_id="43" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:32  %v_assign_8 = fmul double %tmp_168, 4.734500e-06

]]></Node>
<StgValue><ssdm name="v_assign_8"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="754" st_id="44" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="17" op_0_bw="17" op_1_bw="12">
<![CDATA[
_ifconv:16  %invCoshEta_Phi_V = call fastcc i17 @invCosh(i12 %data_V_read_assign)

]]></Node>
<StgValue><ssdm name="invCoshEta_Phi_V"/></StgValue>
</operation>

<operation id="755" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="38" op_0_bw="18">
<![CDATA[
_ifconv:23  %OP1_V = sext i18 %tmp_221 to i38

]]></Node>
<StgValue><ssdm name="OP1_V"/></StgValue>
</operation>

<operation id="756" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="38" op_0_bw="19">
<![CDATA[
_ifconv:24  %OP2_V = zext i19 %tmp_165 to i38

]]></Node>
<StgValue><ssdm name="OP2_V"/></StgValue>
</operation>

<operation id="757" st_id="44" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
_ifconv:25  %r_V_7 = mul nsw i38 %OP1_V, %OP2_V

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="758" st_id="44" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:32  %v_assign_8 = fmul double %tmp_168, 4.734500e-06

]]></Node>
<StgValue><ssdm name="v_assign_8"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="759" st_id="45" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="17" op_0_bw="17" op_1_bw="12">
<![CDATA[
_ifconv:16  %invCoshEta_Phi_V = call fastcc i17 @invCosh(i12 %data_V_read_assign)

]]></Node>
<StgValue><ssdm name="invCoshEta_Phi_V"/></StgValue>
</operation>

<operation id="760" st_id="45" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
_ifconv:25  %r_V_7 = mul nsw i38 %OP1_V, %OP2_V

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="761" st_id="45" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:32  %v_assign_8 = fmul double %tmp_168, 4.734500e-06

]]></Node>
<StgValue><ssdm name="v_assign_8"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="762" st_id="46" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="17" op_0_bw="17" op_1_bw="12">
<![CDATA[
_ifconv:16  %invCoshEta_Phi_V = call fastcc i17 @invCosh(i12 %data_V_read_assign)

]]></Node>
<StgValue><ssdm name="invCoshEta_Phi_V"/></StgValue>
</operation>

<operation id="763" st_id="46" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
_ifconv:25  %r_V_7 = mul nsw i38 %OP1_V, %OP2_V

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="764" st_id="46" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:32  %v_assign_8 = fmul double %tmp_168, 4.734500e-06

]]></Node>
<StgValue><ssdm name="v_assign_8"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="765" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="51" op_0_bw="38">
<![CDATA[
_ifconv:26  %OP1_V_4_cast = sext i38 %r_V_7 to i51

]]></Node>
<StgValue><ssdm name="OP1_V_4_cast"/></StgValue>
</operation>

<operation id="766" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="51" op_0_bw="17">
<![CDATA[
_ifconv:27  %OP2_V_5_cast = zext i17 %invCoshEta_Phi_V to i51

]]></Node>
<StgValue><ssdm name="OP2_V_5_cast"/></StgValue>
</operation>

<operation id="767" st_id="47" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ifconv:28  %p_Val2_14 = mul i51 %OP2_V_5_cast, %OP1_V_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>

<operation id="768" st_id="47" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:32  %v_assign_8 = fmul double %tmp_168, 4.734500e-06

]]></Node>
<StgValue><ssdm name="v_assign_8"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="769" st_id="48" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ifconv:28  %p_Val2_14 = mul i51 %OP2_V_5_cast, %OP1_V_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>

<operation id="770" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:33  %ireg_V_8 = bitcast double %v_assign_8 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_8"/></StgValue>
</operation>

<operation id="771" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="63" op_0_bw="64">
<![CDATA[
_ifconv:34  %tmp_222 = trunc i64 %ireg_V_8 to i63

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="772" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:35  %isneg_8 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_8, i32 63)

]]></Node>
<StgValue><ssdm name="isneg_8"/></StgValue>
</operation>

<operation id="773" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:36  %exp_tmp_V_8 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_8, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_8"/></StgValue>
</operation>

<operation id="774" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:37  %tmp_169 = zext i11 %exp_tmp_V_8 to i12

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="775" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:38  %tmp_224 = trunc i64 %ireg_V_8 to i52

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="776" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv:43  %tmp_171 = icmp eq i63 %tmp_222, 0

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="777" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:44  %F2_9 = sub i12 1075, %tmp_169

]]></Node>
<StgValue><ssdm name="F2_9"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="778" st_id="49" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ifconv:28  %p_Val2_14 = mul i51 %OP2_V_5_cast, %OP1_V_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>

<operation id="779" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv:39  %tmp_170 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_224)

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="780" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="54" op_0_bw="53">
<![CDATA[
_ifconv:40  %p_Result_9 = zext i53 %tmp_170 to i54

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="781" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1389">
<or_exp><and_exp><literal name="isneg_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:41  %man_V_26 = sub i54 0, %p_Result_9

]]></Node>
<StgValue><ssdm name="man_V_26"/></StgValue>
</operation>

<operation id="782" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv:42  %man_V_27 = select i1 %isneg_8, i54 %man_V_26, i54 %p_Result_9

]]></Node>
<StgValue><ssdm name="man_V_27"/></StgValue>
</operation>

<operation id="783" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:45  %tmp_172 = icmp sgt i12 %F2_9, 20

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="784" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:46  %tmp_173 = add i12 -20, %F2_9

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="785" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:47  %tmp_174 = sub i12 20, %F2_9

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="786" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:48  %sh_amt_9 = select i1 %tmp_172, i12 %tmp_173, i12 %tmp_174

]]></Node>
<StgValue><ssdm name="sh_amt_9"/></StgValue>
</operation>

<operation id="787" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:50  %tmp_175 = icmp eq i12 %F2_9, 20

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="788" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="23" op_0_bw="54">
<![CDATA[
_ifconv:51  %tmp_225 = trunc i54 %man_V_27 to i23

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="789" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:52  %tmp_177 = icmp ult i12 %sh_amt_9, 54

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="790" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:63  %sel_tmp31_demorgan = or i1 %tmp_171, %tmp_175

]]></Node>
<StgValue><ssdm name="sel_tmp31_demorgan"/></StgValue>
</operation>

<operation id="791" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:64  %sel_tmp11 = xor i1 %sel_tmp31_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp11"/></StgValue>
</operation>

<operation id="792" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:65  %sel_tmp12 = and i1 %tmp_172, %sel_tmp11

]]></Node>
<StgValue><ssdm name="sel_tmp12"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="793" st_id="50" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ifconv:28  %p_Val2_14 = mul i51 %OP2_V_5_cast, %OP1_V_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>

<operation id="794" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:49  %sh_amt_9_cast = sext i12 %sh_amt_9 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_9_cast"/></StgValue>
</operation>

<operation id="795" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:53  %tmp_178 = icmp ult i12 %sh_amt_9, 23

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="796" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="54" op_0_bw="32">
<![CDATA[
_ifconv:54  %tmp_179 = zext i32 %sh_amt_9_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="797" st_id="50" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:55  %tmp_180 = ashr i54 %man_V_27, %tmp_179

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="798" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="23" op_0_bw="54">
<![CDATA[
_ifconv:56  %tmp_226 = trunc i54 %tmp_180 to i23

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="799" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:61  %sel_tmp9 = xor i1 %tmp_171, true

]]></Node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="800" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:62  %sel_tmp10 = and i1 %tmp_175, %sel_tmp9

]]></Node>
<StgValue><ssdm name="sel_tmp10"/></StgValue>
</operation>

<operation id="801" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:66  %sel_tmp13 = and i1 %sel_tmp12, %tmp_177

]]></Node>
<StgValue><ssdm name="sel_tmp13"/></StgValue>
</operation>

<operation id="802" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:67  %sel_tmp39_demorgan = or i1 %sel_tmp31_demorgan, %tmp_172

]]></Node>
<StgValue><ssdm name="sel_tmp39_demorgan"/></StgValue>
</operation>

<operation id="803" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:68  %sel_tmp14 = xor i1 %sel_tmp39_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp14"/></StgValue>
</operation>

<operation id="804" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:69  %sel_tmp15 = and i1 %tmp_178, %sel_tmp14

]]></Node>
<StgValue><ssdm name="sel_tmp15"/></StgValue>
</operation>

<operation id="805" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:70  %sel_tmp16 = xor i1 %tmp_177, true

]]></Node>
<StgValue><ssdm name="sel_tmp16"/></StgValue>
</operation>

<operation id="806" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:71  %sel_tmp17 = and i1 %sel_tmp12, %sel_tmp16

]]></Node>
<StgValue><ssdm name="sel_tmp17"/></StgValue>
</operation>

<operation id="807" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:73  %or_cond3 = or i1 %sel_tmp17, %sel_tmp15

]]></Node>
<StgValue><ssdm name="or_cond3"/></StgValue>
</operation>

<operation id="808" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ifconv:74  %newSel5 = select i1 %sel_tmp13, i23 %tmp_226, i23 %tmp_225

]]></Node>
<StgValue><ssdm name="newSel5"/></StgValue>
</operation>

<operation id="809" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:75  %or_cond4 = or i1 %sel_tmp13, %sel_tmp10

]]></Node>
<StgValue><ssdm name="or_cond4"/></StgValue>
</operation>

<operation id="810" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:77  %or_cond5 = or i1 %or_cond3, %or_cond4

]]></Node>
<StgValue><ssdm name="or_cond5"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="811" st_id="51" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ifconv:28  %p_Val2_14 = mul i51 %OP2_V_5_cast, %OP1_V_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>

<operation id="812" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="23" op_0_bw="23" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:29  %p_Val2_15 = call i23 @_ssdm_op_PartSelect.i23.i51.i32.i32(i51 %p_Val2_14, i32 28, i32 50)

]]></Node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>

<operation id="813" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1401">
<or_exp><and_exp><literal name="sel_tmp17" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="or_cond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ifconv:57  %p_15 = select i1 %isneg_8, i23 -1, i23 0

]]></Node>
<StgValue><ssdm name="p_15"/></StgValue>
</operation>

<operation id="814" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1404">
<or_exp><and_exp><literal name="sel_tmp17" val="0"/>
<literal name="or_cond3" val="1"/>
<literal name="or_cond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="23">
<![CDATA[
_ifconv:58  %tmp_182 = sext i23 %tmp_225 to i32

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="815" st_id="51" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1403">
<or_exp><and_exp><literal name="sel_tmp17" val="0"/>
<literal name="or_cond3" val="1"/>
<literal name="or_cond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:59  %tmp_183 = shl i32 %tmp_182, %sh_amt_9_cast

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="816" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1402">
<or_exp><and_exp><literal name="sel_tmp17" val="0"/>
<literal name="or_cond3" val="1"/>
<literal name="or_cond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:60  %tmp_227 = trunc i32 %tmp_183 to i23

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="817" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1400">
<or_exp><and_exp><literal name="or_cond3" val="1"/>
<literal name="or_cond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ifconv:72  %newSel4 = select i1 %sel_tmp17, i23 %p_15, i23 %tmp_227

]]></Node>
<StgValue><ssdm name="newSel4"/></StgValue>
</operation>

<operation id="818" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1399">
<or_exp><and_exp><literal name="or_cond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ifconv:76  %newSel6 = select i1 %or_cond3, i23 %newSel4, i23 %newSel5

]]></Node>
<StgValue><ssdm name="newSel6"/></StgValue>
</operation>

<operation id="819" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ifconv:78  %p_Val2_16 = select i1 %or_cond5, i23 %newSel6, i23 0

]]></Node>
<StgValue><ssdm name="p_Val2_16"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="820" st_id="52" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:79  %p_Val2_18 = sub i23 %p_Val2_16, %p_Val2_15

]]></Node>
<StgValue><ssdm name="p_Val2_18"/></StgValue>
</operation>

<operation id="821" st_id="52" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:80  %p_Val2_19 = add i23 -22848, %p_Val2_18

]]></Node>
<StgValue><ssdm name="p_Val2_19"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="822" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="42" op_0_bw="23">
<![CDATA[
_ifconv:81  %OP1_V_5_cast = sext i23 %p_Val2_19 to i42

]]></Node>
<StgValue><ssdm name="OP1_V_5_cast"/></StgValue>
</operation>

<operation id="823" st_id="53" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ifconv:82  %r_V_10 = mul i42 211216, %OP1_V_5_cast

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="824" st_id="54" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ifconv:82  %r_V_10 = mul i42 211216, %OP1_V_5_cast

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="825" st_id="55" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ifconv:82  %r_V_10 = mul i42 211216, %OP1_V_5_cast

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="826" st_id="56" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ifconv:82  %r_V_10 = mul i42 211216, %OP1_V_5_cast

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="827" st_id="57" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ifconv:82  %r_V_10 = mul i42 211216, %OP1_V_5_cast

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="828" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="22" op_0_bw="22" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:83  %tmp_185 = call i22 @_ssdm_op_PartSelect.i22.i42.i32.i32(i42 %r_V_10, i32 20, i32 41)

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="829" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="20" op_0_bw="42">
<![CDATA[
_ifconv:86  %tmp_229 = trunc i42 %r_V_10 to i20

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="830" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ifconv:87  %tmp_186 = icmp eq i20 %tmp_229, 0

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="831" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="15">
<![CDATA[
ap_fixed_base.exit1380:0  call void (...)* @_ssdm_op_SpecBitsMap(i15* %in_hwRinv_V), !map !383

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="832" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="14">
<![CDATA[
ap_fixed_base.exit1380:1  call void (...)* @_ssdm_op_SpecBitsMap(i14* %in_hwPt_V), !map !387

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="833" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="14">
<![CDATA[
ap_fixed_base.exit1380:2  call void (...)* @_ssdm_op_SpecBitsMap(i14* %in_hwSinhEta_V), !map !391

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="834" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="14">
<![CDATA[
ap_fixed_base.exit1380:3  call void (...)* @_ssdm_op_SpecBitsMap(i14* %in_hwEta_V), !map !395

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="835" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="19">
<![CDATA[
ap_fixed_base.exit1380:4  call void (...)* @_ssdm_op_SpecBitsMap(i19* %in_hwPhi_V), !map !399

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="836" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="23">
<![CDATA[
ap_fixed_base.exit1380:5  call void (...)* @_ssdm_op_SpecBitsMap(i23* %in_hwPhiGlobal_V), !map !403

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="837" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="11">
<![CDATA[
ap_fixed_base.exit1380:6  call void (...)* @_ssdm_op_SpecBitsMap(i11* %in_hwZ0_V), !map !407

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="838" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
ap_fixed_base.exit1380:7  call void (...)* @_ssdm_op_SpecBitsMap(i5* %in_hwSector_V), !map !411

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="839" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
ap_fixed_base.exit1380:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_hwQ_V), !map !415

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="840" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="10">
<![CDATA[
ap_fixed_base.exit1380:9  call void (...)* @_ssdm_op_SpecBitsMap(i10* %in_hwX2_V), !map !419

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="841" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
ap_fixed_base.exit1380:10  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_hwValid_V), !map !423

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="842" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
ap_fixed_base.exit1380:11  call void (...)* @_ssdm_op_SpecBitsMap(i3* %in_hwBX_V), !map !427

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="843" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="14">
<![CDATA[
ap_fixed_base.exit1380:12  call void (...)* @_ssdm_op_SpecBitsMap(i14* %outEtaPhi_first_V), !map !431

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="844" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="23">
<![CDATA[
ap_fixed_base.exit1380:13  call void (...)* @_ssdm_op_SpecBitsMap(i23* %outEtaPhi_second_V), !map !435

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="845" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ap_fixed_base.exit1380:14  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @prop_hw_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="846" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
ap_fixed_base.exit1380:15  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="847" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN6ap_intILi14EEC1ILi46ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1  call void @_ssdm_op_Write.ap_auto.i14P(i14* %in_hwEta_V, i14 %p_3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="848" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:1  call void @_ssdm_op_Write.ap_auto.i23P(i23* %in_hwPhiGlobal_V, i23 %p_4)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="849" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="23" op_0_bw="22">
<![CDATA[
_ifconv:84  %ret_V_1_cast = sext i22 %tmp_185 to i23

]]></Node>
<StgValue><ssdm name="ret_V_1_cast"/></StgValue>
</operation>

<operation id="850" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="1" op_1_bw="42" op_2_bw="32">
<![CDATA[
_ifconv:85  %tmp_228 = call i1 @_ssdm_op_BitSelect.i1.i42.i32(i42 %r_V_10, i32 41)

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="851" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1405">
<or_exp><and_exp><literal name="tmp_186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:88  %ret_V_1 = add i23 1, %ret_V_1_cast

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="852" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ifconv:89  %tmp_190 = select i1 %tmp_186, i23 %ret_V_1_cast, i23 %ret_V_1

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="853" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ifconv:90  %tmp_192 = select i1 %tmp_228, i23 %tmp_190, i23 %ret_V_1_cast

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="854" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv:91  call void @_ssdm_op_Write.ap_auto.i14P(i14* %outEtaPhi_first_V, i14 %p_7)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="855" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ifconv:92  call void @_ssdm_op_Write.ap_auto.i23P(i23* %outEtaPhi_second_V, i23 %tmp_192)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="856" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="0">
<![CDATA[
_ifconv:93  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
