<!DOCTYPE HTML PUBLIC -//W3C//DTD HTML 4.01 Transitional//EN http://www.w3.org/TR/html4/loose.dtd><html>
<head><title>Report QoR Snapshot</title>
</head>
<body> <pre>
--- Snapshot Timing Progress ---
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
QoR Report                                         WNS     TNS     Hold     LogicDRC     RouteDRC     Cell Cnt      Area     Buf/Inv       Util     CPU/Elps(hr)    Mem(Mb)     Host
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="/bks2/PB17061127/DA_VLSI_PD/snapshot/init_design_icc.ss.sum.html">DA_VLSI_PD/snapshot/init_design_icc</a>              0.043     0.0        0            5            0         9151     31708        1088     70.17%        0.00/0.01        254      mgt
<a href="/bks2/PB17061127/DA_VLSI_PD/snapshot/place_opt_icc.ss.sum.html">DA_VLSI_PD/snapshot/place_opt_icc</a>                0.041     0.0        0            1            0         8982     31336         843     69.35%        0.02/0.02        322      mgt
<a href="/bks2/PB17061127/DA_VLSI_PD/snapshot/clock_opt_cts_icc.ss.sum.html">DA_VLSI_PD/snapshot/clock_opt_cts_icc</a>            0.027     0.0        0            6            0         9000     31501         861     69.71%        0.01/0.01        320      mgt
<a href="/bks2/PB17061127/DA_VLSI_PD/snapshot/clock_opt_psyn_icc.ss.sum.html">DA_VLSI_PD/snapshot/clock_opt_psyn_icc</a>           0.093     0.0        0            5            0         9006     31574         866     69.87%        0.01/0.02        352      mgt
<a href="/bks2/PB17061127/DA_VLSI_PD/snapshot/clock_opt_route_icc.ss.sum.html">DA_VLSI_PD/snapshot/clock_opt_route_icc</a>          0.093     0.0        0            4            0         9006     31574         866     69.87%        0.01/0.01        325      mgt
<a href="/bks2/PB17061127/DA_VLSI_PD/snapshot/route_icc.ss.sum.html">DA_VLSI_PD/snapshot/route_icc</a>                    0.008     0.0        0           81            0         9006     31574         866     69.87%        0.07/0.07        425      mgt
<a href="/bks2/PB17061127/DA_VLSI_PD/snapshot/route_opt_icc.ss.sum.html">DA_VLSI_PD/snapshot/route_opt_icc</a>                0.019     0.0        0            1            0         9037     31712         897     70.18%        0.02/0.03        410      mgt
<a href="/bks2/PB17061127/DA_VLSI_PD/snapshot/chip_finish_icc.ss.sum.html">DA_VLSI_PD/snapshot/chip_finish_icc</a>              0.018     0.0        0           21            0         9037     31732         897     70.22%        0.05/0.05        426      mgt
<a href="/bks2/PB17061127/DA_VLSI_PD/snapshot/metal_fill_icc.ss.sum.html">DA_VLSI_PD/snapshot/metal_fill_icc</a>               0.035     0.0        0           21            0         9037     31732         897     70.22%        0.00/0.01        257      mgt
</pre>
</body>
</html>
