# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do Processor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying /home/felipechin/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/felipechin/Escritorio/arch1_proyect_2/VGA/CPU/RAM {/home/felipechin/Escritorio/arch1_proyect_2/VGA/CPU/RAM/RAM.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:43:25 on May 09,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/felipechin/Escritorio/arch1_proyect_2/VGA/CPU/RAM" /home/felipechin/Escritorio/arch1_proyect_2/VGA/CPU/RAM/RAM.v 
# -- Compiling module RAM
# 
# Top level modules:
# 	RAM
# End time: 19:43:25 on May 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/felipechin/Escritorio/arch1_proyect_2/VGA/CPU/VGA {/home/felipechin/Escritorio/arch1_proyect_2/VGA/CPU/VGA/generate_graphic.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:43:25 on May 09,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/felipechin/Escritorio/arch1_proyect_2/VGA/CPU/VGA" /home/felipechin/Escritorio/arch1_proyect_2/VGA/CPU/VGA/generate_graphic.sv 
# -- Compiling module generate_graphic
# 
# Top level modules:
# 	generate_graphic
# End time: 19:43:25 on May 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/felipechin/Escritorio/arch1_proyect_2/VGA/CPU/VGA {/home/felipechin/Escritorio/arch1_proyect_2/VGA/CPU/VGA/generate_rectangle.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:43:25 on May 09,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/felipechin/Escritorio/arch1_proyect_2/VGA/CPU/VGA" /home/felipechin/Escritorio/arch1_proyect_2/VGA/CPU/VGA/generate_rectangle.sv 
# -- Compiling module generate_rectangle
# 
# Top level modules:
# 	generate_rectangle
# End time: 19:43:25 on May 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/felipechin/Escritorio/arch1_proyect_2/VGA/CPU/VGA {/home/felipechin/Escritorio/arch1_proyect_2/VGA/CPU/VGA/pll.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:43:25 on May 09,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/felipechin/Escritorio/arch1_proyect_2/VGA/CPU/VGA" /home/felipechin/Escritorio/arch1_proyect_2/VGA/CPU/VGA/pll.sv 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 19:43:25 on May 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/felipechin/Escritorio/arch1_proyect_2/VGA/CPU/VGA {/home/felipechin/Escritorio/arch1_proyect_2/VGA/CPU/VGA/vga_controller.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:43:25 on May 09,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/felipechin/Escritorio/arch1_proyect_2/VGA/CPU/VGA" /home/felipechin/Escritorio/arch1_proyect_2/VGA/CPU/VGA/vga_controller.sv 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 19:43:25 on May 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/felipechin/Escritorio/arch1_proyect_2/VGA/CPU {/home/felipechin/Escritorio/arch1_proyect_2/VGA/CPU/TopModule.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:43:25 on May 09,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/felipechin/Escritorio/arch1_proyect_2/VGA/CPU" /home/felipechin/Escritorio/arch1_proyect_2/VGA/CPU/TopModule.sv 
# -- Compiling module TopModule
# ** Error (suppressible): /home/felipechin/Escritorio/arch1_proyect_2/VGA/CPU/TopModule.sv(14): (vlog-12003) Variable 'enable' written by continuous and procedural assignments. See /home/felipechin/Escritorio/arch1_proyect_2/VGA/CPU/TopModule.sv(16). 
# End time: 19:43:25 on May 09,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/felipechin/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./Processor_run_msim_rtl_verilog.do line 13
# /home/felipechin/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+/home/felipechin/Escritorio/arch1_proyect_2/VGA/CPU {/home/felipechin/Escritorio/arch1_proyect_2/VGA/CPU/TopModule.sv}"
