{"config":{"output_file":null,"full_docs":false,"pub_only":true,"reachable_only":true,"distro_crate":false,"signatures":false,"borrow_data":false},"version":"0.19.0","compilation":{"directory":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10","program":"/home/jamil/.rustup/toolchains/stable-x86_64-unknown-linux-gnu/bin/rls","arguments":["--crate-name","cortex_m","/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/lib.rs","--json=diagnostic-rendered-ansi","--crate-type","lib","--emit=dep-info,metadata","-C","debuginfo=2","-C","metadata=9b1728f8f327ece7","-C","extra-filename=-9b1728f8f327ece7","--out-dir","/home/jamil/Desktop/STM32WithHC-05 in Rust/target/rls/thumbv7em-none-eabihf/debug/deps","--target","thumbv7em-none-eabihf","-L","dependency=/home/jamil/Desktop/STM32WithHC-05 in Rust/target/rls/thumbv7em-none-eabihf/debug/deps","-L","dependency=/home/jamil/Desktop/STM32WithHC-05 in Rust/target/rls/debug/deps","--extern","aligned=/home/jamil/Desktop/STM32WithHC-05 in Rust/target/rls/thumbv7em-none-eabihf/debug/deps/libaligned-4d19869b3113f6bb.rmeta","--extern","bare_metal=/home/jamil/Desktop/STM32WithHC-05 in Rust/target/rls/thumbv7em-none-eabihf/debug/deps/libbare_metal-a58eea129d1d1fc4.rmeta","--extern","cortex_m_0_6=/home/jamil/Desktop/STM32WithHC-05 in Rust/target/rls/thumbv7em-none-eabihf/debug/deps/libcortex_m-1f38878446f96808.rmeta","--extern","volatile_register=/home/jamil/Desktop/STM32WithHC-05 in Rust/target/rls/thumbv7em-none-eabihf/debug/deps/libvolatile_register-b1815076f1fee3a5.rmeta","--cap-lints","allow","-L","/home/jamil/Desktop/STM32WithHC-05 in Rust/target/rls/thumbv7em-none-eabihf/debug/build/cortex-m-9b35f4d3d84c8818/out","--cfg","cortex_m","--cfg","armv7m","--cfg","has_fpu","-l","static=cortex-m","-L","/home/jamil/Desktop/STM32WithHC-05 in Rust/target/rls/thumbv7em-none-eabihf/debug/build/cortex-m-28bb568ca18a18da/out","--error-format=json","--sysroot","/home/jamil/.rustup/toolchains/stable-x86_64-unknown-linux-gnu"],"output":"/home/jamil/Desktop/STM32WithHC-05 in Rust/target/rls/thumbv7em-none-eabihf/debug/deps/libcortex_m-9b1728f8f327ece7.rmeta"},"prelude":{"crate_id":{"name":"cortex_m","disambiguator":[13459890651797704096,12782332867608257984]},"crate_root":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src","external_crates":[{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/lib.rs","num":1,"id":{"name":"core","disambiguator":[7226769251752203310,10403325149899089777]}},{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/lib.rs","num":2,"id":{"name":"compiler_builtins","disambiguator":[6195645990858765665,9873965441855629695]}},{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/lib.rs","num":3,"id":{"name":"rustc_std_workspace_core","disambiguator":[2335173361734371665,3067072766365332695]}},{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/lib.rs","num":4,"id":{"name":"aligned","disambiguator":[14177415128338979834,14523971006107866980]}},{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/lib.rs","num":5,"id":{"name":"bare_metal","disambiguator":[1609187670740420933,10962578569173670498]}},{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/lib.rs","num":6,"id":{"name":"volatile_register","disambiguator":[7477879215716675197,15439959241680955186]}},{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/lib.rs","num":7,"id":{"name":"vcell","disambiguator":[6539227860549067443,2108563060896296909]}},{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/lib.rs","num":8,"id":{"name":"cortex_m","disambiguator":[9638683616896273073,2246363468174630475]}},{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/lib.rs","num":9,"id":{"name":"aligned","disambiguator":[9099933384118782716,8604207663060704850]}},{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/lib.rs","num":10,"id":{"name":"as_slice","disambiguator":[8224549904147132640,2638271429270557701]}},{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/lib.rs","num":11,"id":{"name":"generic_array","disambiguator":[17761335158828864813,11589020411732916926]}},{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/lib.rs","num":12,"id":{"name":"typenum","disambiguator":[8255688255665131965,9743126589361660004]}},{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/lib.rs","num":13,"id":{"name":"generic_array","disambiguator":[15152512237333043168,15032042589897938298]}},{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/lib.rs","num":14,"id":{"name":"stable_deref_trait","disambiguator":[2746122312693374586,10702962829629610458]}}],"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/lib.rs","byte_start":0,"byte_end":1559,"line_start":1,"line_end":51,"column_start":1,"column_end":33}},"imports":[{"kind":"Use","ref_id":{"krate":8,"index":13},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/lib.rs","byte_start":1431,"byte_end":1434,"line_start":45,"line_end":45,"column_start":24,"column_end":27},"alias_span":null,"name":"asm","value":"","parent":{"krate":0,"index":0}},{"kind":"Use","ref_id":{"krate":8,"index":41},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/lib.rs","byte_start":1436,"byte_end":1445,"line_start":45,"line_end":45,"column_start":29,"column_end":38},"alias_span":null,"name":"interrupt","value":"","parent":{"krate":0,"index":0}},{"kind":"Use","ref_id":{"krate":8,"index":610},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/lib.rs","byte_start":1447,"byte_end":1455,"line_start":45,"line_end":45,"column_start":40,"column_end":48},"alias_span":null,"name":"register","value":"","parent":{"krate":0,"index":0}},{"kind":"Use","ref_id":{"krate":8,"index":55},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/lib.rs","byte_start":1500,"byte_end":1503,"line_start":47,"line_end":47,"column_start":23,"column_end":26},"alias_span":null,"name":"itm","value":"","parent":{"krate":0,"index":0}},{"kind":"Use","ref_id":{"krate":8,"index":183},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/dwt.rs","byte_start":11170,"byte_end":11180,"line_start":35,"line_end":35,"column_start":40,"column_end":50},"alias_span":null,"name":"Comparator","value":"","parent":{"krate":0,"index":23}},{"kind":"Use","ref_id":{"krate":8,"index":694},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":20744,"byte_end":20757,"line_start":99,"line_end":99,"column_start":40,"column_end":53},"alias_span":null,"name":"FpuAccessMode","value":"","parent":{"krate":0,"index":100}},{"kind":"Use","ref_id":{"krate":8,"index":712},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":23888,"byte_end":23897,"line_start":181,"line_end":181,"column_start":41,"column_end":50},"alias_span":null,"name":"Exception","value":"","parent":{"krate":0,"index":100}},{"kind":"Use","ref_id":{"krate":8,"index":742},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":23899,"byte_end":23909,"line_start":181,"line_end":181,"column_start":52,"column_end":62},"alias_span":null,"name":"VectActive","value":"","parent":{"krate":0,"index":100}},{"kind":"Use","ref_id":{"krate":8,"index":762},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":23911,"byte_end":23924,"line_start":181,"line_end":181,"column_start":64,"column_end":77},"alias_span":null,"name":"SystemHandler","value":"","parent":{"krate":0,"index":100}},{"kind":"Use","ref_id":{"krate":8,"index":82},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":7169,"byte_end":7172,"line_start":91,"line_end":91,"column_start":36,"column_end":39},"alias_span":null,"name":"cbp","value":"","parent":{"krate":0,"index":19}},{"kind":"Use","ref_id":{"krate":8,"index":193},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":7174,"byte_end":7177,"line_start":91,"line_end":91,"column_start":41,"column_end":44},"alias_span":null,"name":"fpb","value":"","parent":{"krate":0,"index":19}},{"kind":"Use","ref_id":{"krate":8,"index":218},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":7179,"byte_end":7182,"line_start":91,"line_end":91,"column_start":46,"column_end":49},"alias_span":null,"name":"itm","value":"","parent":{"krate":0,"index":19}},{"kind":"Use","ref_id":{"krate":8,"index":469},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":7184,"byte_end":7188,"line_start":91,"line_end":91,"column_start":51,"column_end":55},"alias_span":null,"name":"tpiu","value":"","parent":{"krate":0,"index":19}},{"kind":"Use","ref_id":{"krate":8,"index":207},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":7321,"byte_end":7324,"line_start":94,"line_end":94,"column_start":35,"column_end":38},"alias_span":null,"name":"fpu","value":"","parent":{"krate":0,"index":19}},{"kind":"Use","ref_id":{"krate":8,"index":112},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":7361,"byte_end":7366,"line_start":95,"line_end":95,"column_start":36,"column_end":41},"alias_span":null,"name":"cpuid","value":"","parent":{"krate":0,"index":19}},{"kind":"Use","ref_id":{"krate":8,"index":144},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":7368,"byte_end":7371,"line_start":95,"line_end":95,"column_start":43,"column_end":46},"alias_span":null,"name":"dcb","value":"","parent":{"krate":0,"index":19}},{"kind":"Use","ref_id":{"krate":8,"index":249},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":7373,"byte_end":7376,"line_start":95,"line_end":95,"column_start":48,"column_end":51},"alias_span":null,"name":"mpu","value":"","parent":{"krate":0,"index":19}},{"kind":"Use","ref_id":{"krate":8,"index":429},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":7378,"byte_end":7382,"line_start":95,"line_end":95,"column_start":53,"column_end":57},"alias_span":null,"name":"syst","value":"","parent":{"krate":0,"index":19}},{"kind":"Use","ref_id":{"krate":8,"index":511},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":9114,"byte_end":9117,"line_start":169,"line_end":169,"column_start":36,"column_end":39},"alias_span":null,"name":"CBP","value":"","parent":{"krate":0,"index":19}},{"kind":"Use","ref_id":{"krate":8,"index":520},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":9119,"byte_end":9124,"line_start":169,"line_end":169,"column_start":41,"column_end":46},"alias_span":null,"name":"CPUID","value":"","parent":{"krate":0,"index":19}},{"kind":"Use","ref_id":{"krate":8,"index":528},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":9126,"byte_end":9129,"line_start":169,"line_end":169,"column_start":48,"column_end":51},"alias_span":null,"name":"DCB","value":"","parent":{"krate":0,"index":19}},{"kind":"Use","ref_id":{"krate":8,"index":544},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":9131,"byte_end":9134,"line_start":169,"line_end":169,"column_start":53,"column_end":56},"alias_span":null,"name":"FPB","value":"","parent":{"krate":0,"index":19}},{"kind":"Use","ref_id":{"krate":8,"index":552},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":9136,"byte_end":9139,"line_start":169,"line_end":169,"column_start":58,"column_end":61},"alias_span":null,"name":"FPU","value":"","parent":{"krate":0,"index":19}},{"kind":"Use","ref_id":{"krate":8,"index":560},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":9141,"byte_end":9144,"line_start":169,"line_end":169,"column_start":63,"column_end":66},"alias_span":null,"name":"ITM","value":"","parent":{"krate":0,"index":19}},{"kind":"Use","ref_id":{"krate":8,"index":570},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":9146,"byte_end":9149,"line_start":169,"line_end":169,"column_start":68,"column_end":71},"alias_span":null,"name":"MPU","value":"","parent":{"krate":0,"index":19}},{"kind":"Use","ref_id":{"krate":8,"index":594},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":9151,"byte_end":9155,"line_start":169,"line_end":169,"column_start":73,"column_end":77},"alias_span":null,"name":"SYST","value":"","parent":{"krate":0,"index":19}},{"kind":"Use","ref_id":{"krate":8,"index":602},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":9157,"byte_end":9161,"line_start":169,"line_end":169,"column_start":79,"column_end":83},"alias_span":null,"name":"TPIU","value":"","parent":{"krate":0,"index":19}},{"kind":"Use","ref_id":{"krate":0,"index":206},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/lib.rs","byte_start":1547,"byte_end":1558,"line_start":51,"line_end":51,"column_start":21,"column_end":32},"alias_span":null,"name":"Peripherals","value":"","parent":{"krate":0,"index":0}}],"defs":[{"kind":"Mod","id":{"krate":0,"index":0},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/lib.rs","byte_start":0,"byte_end":1559,"line_start":1,"line_end":51,"column_start":1,"column_end":33},"name":"","qualname":"::","value":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/lib.rs","parent":null,"children":[{"krate":0,"index":1},{"krate":0,"index":2},{"krate":0,"index":3},{"krate":0,"index":4},{"krate":0,"index":5},{"krate":0,"index":6},{"krate":0,"index":7},{"krate":0,"index":8},{"krate":0,"index":14},{"krate":0,"index":18},{"krate":0,"index":19},{"krate":0,"index":259}],"decl_id":null,"docs":" Low level access to Cortex-M processors","sig":null,"attributes":[{"value":"deny(missing_docs)","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/lib.rs","byte_start":1240,"byte_end":1262,"line_start":34,"line_end":34,"column_start":1,"column_end":23}},{"value":"no_std","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/lib.rs","byte_start":1263,"byte_end":1273,"line_start":35,"line_end":35,"column_start":1,"column_end":11}}]},{"kind":"Mod","id":{"krate":0,"index":19},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":0,"byte_end":0,"line_start":1,"line_end":1,"column_start":1,"column_end":1},"name":"peripheral","qualname":"::peripheral","value":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","parent":null,"children":[{"krate":0,"index":20},{"krate":0,"index":21},{"krate":0,"index":22},{"krate":0,"index":23},{"krate":0,"index":49},{"krate":0,"index":100},{"krate":0,"index":195},{"krate":0,"index":200},{"krate":0,"index":201},{"krate":0,"index":206},{"krate":0,"index":219},{"krate":0,"index":221},{"krate":0,"index":225},{"krate":0,"index":235},{"krate":0,"index":237},{"krate":0,"index":238},{"krate":0,"index":240},{"krate":0,"index":243},{"krate":0,"index":245},{"krate":0,"index":246},{"krate":0,"index":248},{"krate":0,"index":251},{"krate":0,"index":253},{"krate":0,"index":254},{"krate":0,"index":256}],"decl_id":null,"docs":" Core peripherals","sig":null,"attributes":[]},{"kind":"Mod","id":{"krate":0,"index":23},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/dwt.rs","byte_start":0,"byte_end":0,"line_start":1,"line_end":1,"column_start":1,"column_end":1},"name":"dwt","qualname":"::peripheral::dwt","value":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/dwt.rs","parent":null,"children":[{"krate":0,"index":24},{"krate":0,"index":28},{"krate":0,"index":29},{"krate":0,"index":44},{"krate":0,"index":45}],"decl_id":null,"docs":" Data Watchpoint and Trace unit\n","sig":null,"attributes":[]},{"kind":"Struct","id":{"krate":0,"index":29},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/dwt.rs","byte_start":10565,"byte_end":10578,"line_start":9,"line_end":9,"column_start":12,"column_end":25},"name":"RegisterBlock","qualname":"::peripheral::dwt::RegisterBlock","value":"RegisterBlock { ctrl, cyccnt, cpicnt, exccnt, sleepcnt, lsucnt, foldcnt, pcsr, c, lar, lsr }","parent":null,"children":[{"krate":0,"index":30},{"krate":0,"index":31},{"krate":0,"index":32},{"krate":0,"index":33},{"krate":0,"index":34},{"krate":0,"index":35},{"krate":0,"index":36},{"krate":0,"index":37},{"krate":0,"index":38},{"krate":0,"index":40},{"krate":0,"index":42},{"krate":0,"index":43}],"decl_id":null,"docs":" Register block\n","sig":null,"attributes":[{"value":"repr(C)","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/dwt.rs","byte_start":10543,"byte_end":10553,"line_start":8,"line_end":8,"column_start":1,"column_end":11}}]},{"kind":"Field","id":{"krate":0,"index":30},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/dwt.rs","byte_start":10605,"byte_end":10609,"line_start":11,"line_end":11,"column_start":9,"column_end":13},"name":"ctrl","qualname":"::peripheral::dwt::RegisterBlock::ctrl","value":"volatile_register::RW<u32>","parent":{"krate":0,"index":29},"children":[],"decl_id":null,"docs":" Control\n","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":31},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/dwt.rs","byte_start":10648,"byte_end":10654,"line_start":13,"line_end":13,"column_start":9,"column_end":15},"name":"cyccnt","qualname":"::peripheral::dwt::RegisterBlock::cyccnt","value":"volatile_register::RW<u32>","parent":{"krate":0,"index":29},"children":[],"decl_id":null,"docs":" Cycle Count\n","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":32},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/dwt.rs","byte_start":10691,"byte_end":10697,"line_start":15,"line_end":15,"column_start":9,"column_end":15},"name":"cpicnt","qualname":"::peripheral::dwt::RegisterBlock::cpicnt","value":"volatile_register::RW<u32>","parent":{"krate":0,"index":29},"children":[],"decl_id":null,"docs":" CPI Count\n","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":33},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/dwt.rs","byte_start":10749,"byte_end":10755,"line_start":17,"line_end":17,"column_start":9,"column_end":15},"name":"exccnt","qualname":"::peripheral::dwt::RegisterBlock::exccnt","value":"volatile_register::RW<u32>","parent":{"krate":0,"index":29},"children":[],"decl_id":null,"docs":" Exception Overhead Count\n","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":34},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/dwt.rs","byte_start":10794,"byte_end":10802,"line_start":19,"line_end":19,"column_start":9,"column_end":17},"name":"sleepcnt","qualname":"::peripheral::dwt::RegisterBlock::sleepcnt","value":"volatile_register::RW<u32>","parent":{"krate":0,"index":29},"children":[],"decl_id":null,"docs":" Sleep Count\n","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":35},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/dwt.rs","byte_start":10839,"byte_end":10845,"line_start":21,"line_end":21,"column_start":9,"column_end":15},"name":"lsucnt","qualname":"::peripheral::dwt::RegisterBlock::lsucnt","value":"volatile_register::RW<u32>","parent":{"krate":0,"index":29},"children":[],"decl_id":null,"docs":" LSU Count\n","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":36},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/dwt.rs","byte_start":10897,"byte_end":10904,"line_start":23,"line_end":23,"column_start":9,"column_end":16},"name":"foldcnt","qualname":"::peripheral::dwt::RegisterBlock::foldcnt","value":"volatile_register::RW<u32>","parent":{"krate":0,"index":29},"children":[],"decl_id":null,"docs":" Folded-instruction Count\n","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":37},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/dwt.rs","byte_start":10954,"byte_end":10958,"line_start":25,"line_end":25,"column_start":9,"column_end":13},"name":"pcsr","qualname":"::peripheral::dwt::RegisterBlock::pcsr","value":"volatile_register::RO<u32>","parent":{"krate":0,"index":29},"children":[],"decl_id":null,"docs":" Program Counter Sample\n","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":38},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/dwt.rs","byte_start":10997,"byte_end":10998,"line_start":27,"line_end":27,"column_start":9,"column_end":10},"name":"c","qualname":"::peripheral::dwt::RegisterBlock::c","value":"[cortex_m_0_6::peripheral::dwt::Comparator; _]","parent":{"krate":0,"index":29},"children":[],"decl_id":null,"docs":" Comparators\n","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":42},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/dwt.rs","byte_start":11072,"byte_end":11075,"line_start":30,"line_end":30,"column_start":9,"column_end":12},"name":"lar","qualname":"::peripheral::dwt::RegisterBlock::lar","value":"volatile_register::WO<u32>","parent":{"krate":0,"index":29},"children":[],"decl_id":null,"docs":" Lock Access\n","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":43},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/dwt.rs","byte_start":11114,"byte_end":11117,"line_start":32,"line_end":32,"column_start":9,"column_end":12},"name":"lsr","qualname":"::peripheral::dwt::RegisterBlock::lsr","value":"volatile_register::RO<u32>","parent":{"krate":0,"index":29},"children":[],"decl_id":null,"docs":" Lock Status\n","sig":null,"attributes":[]},{"kind":"Method","id":{"krate":0,"index":46},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/dwt.rs","byte_start":11239,"byte_end":11259,"line_start":39,"line_end":39,"column_start":12,"column_end":32},"name":"enable_cycle_counter","qualname":"<DWT>::enable_cycle_counter","value":"fn (&mut self) -> ()","parent":null,"children":[],"decl_id":null,"docs":" Enables the cycle counter\n","sig":null,"attributes":[]},{"kind":"Method","id":{"krate":0,"index":48},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/dwt.rs","byte_start":11384,"byte_end":11399,"line_start":44,"line_end":44,"column_start":12,"column_end":27},"name":"get_cycle_count","qualname":"<DWT>::get_cycle_count","value":"fn () -> u32","parent":null,"children":[],"decl_id":null,"docs":" Returns the current clock cycle count\n","sig":null,"attributes":[]},{"kind":"Mod","id":{"krate":0,"index":49},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/nvic.rs","byte_start":0,"byte_end":0,"line_start":1,"line_end":1,"column_start":1,"column_end":1},"name":"nvic","qualname":"::peripheral::nvic","value":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/nvic.rs","parent":null,"children":[{"krate":0,"index":50},{"krate":0,"index":51},{"krate":0,"index":52},{"krate":0,"index":53},{"krate":0,"index":54},{"krate":0,"index":77}],"decl_id":null,"docs":" Nested Vector Interrupt Controller\n","sig":null,"attributes":[]},{"kind":"Struct","id":{"krate":0,"index":54},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/nvic.rs","byte_start":11723,"byte_end":11736,"line_start":12,"line_end":12,"column_start":12,"column_end":25},"name":"RegisterBlock","qualname":"::peripheral::nvic::RegisterBlock","value":"RegisterBlock { iser, icer, ispr, icpr, iabr, ipr }","parent":null,"children":[{"krate":0,"index":55},{"krate":0,"index":57},{"krate":0,"index":59},{"krate":0,"index":61},{"krate":0,"index":63},{"krate":0,"index":65},{"krate":0,"index":67},{"krate":0,"index":69},{"krate":0,"index":71},{"krate":0,"index":73},{"krate":0,"index":75}],"decl_id":null,"docs":" Register block\n","sig":null,"attributes":[{"value":"repr(C)","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/nvic.rs","byte_start":11701,"byte_end":11711,"line_start":11,"line_end":11,"column_start":1,"column_end":11}}]},{"kind":"Field","id":{"krate":0,"index":55},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/nvic.rs","byte_start":11776,"byte_end":11780,"line_start":14,"line_end":14,"column_start":9,"column_end":13},"name":"iser","qualname":"::peripheral::nvic::RegisterBlock::iser","value":"[volatile_register::RW<u32>; _]","parent":{"krate":0,"index":54},"children":[],"decl_id":null,"docs":" Interrupt Set-Enable\n","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":59},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/nvic.rs","byte_start":11865,"byte_end":11869,"line_start":19,"line_end":19,"column_start":9,"column_end":13},"name":"icer","qualname":"::peripheral::nvic::RegisterBlock::icer","value":"[volatile_register::RW<u32>; _]","parent":{"krate":0,"index":54},"children":[],"decl_id":null,"docs":" Interrupt Clear-Enable\n","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":63},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/nvic.rs","byte_start":11953,"byte_end":11957,"line_start":24,"line_end":24,"column_start":9,"column_end":13},"name":"ispr","qualname":"::peripheral::nvic::RegisterBlock::ispr","value":"[volatile_register::RW<u32>; _]","parent":{"krate":0,"index":54},"children":[],"decl_id":null,"docs":" Interrupt Set-Pending\n","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":67},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/nvic.rs","byte_start":12043,"byte_end":12047,"line_start":29,"line_end":29,"column_start":9,"column_end":13},"name":"icpr","qualname":"::peripheral::nvic::RegisterBlock::icpr","value":"[volatile_register::RW<u32>; _]","parent":{"krate":0,"index":54},"children":[],"decl_id":null,"docs":" Interrupt Clear-Pending\n","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":71},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/nvic.rs","byte_start":12190,"byte_end":12194,"line_start":35,"line_end":35,"column_start":9,"column_end":13},"name":"iabr","qualname":"::peripheral::nvic::RegisterBlock::iabr","value":"[volatile_register::RO<u32>; _]","parent":{"krate":0,"index":54},"children":[],"decl_id":null,"docs":" Interrupt Active Bit (not present on Cortex-M0 variants)\n","sig":null,"attributes":[{"value":"cfg(not (armv6m))","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/nvic.rs","byte_start":12162,"byte_end":12181,"line_start":34,"line_end":34,"column_start":5,"column_end":24}}]},{"kind":"Field","id":{"krate":0,"index":75},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/nvic.rs","byte_start":12872,"byte_end":12875,"line_start":53,"line_end":53,"column_start":9,"column_end":12},"name":"ipr","qualname":"::peripheral::nvic::RegisterBlock::ipr","value":"[volatile_register::RW<u8>; _]","parent":{"krate":0,"index":54},"children":[],"decl_id":null,"docs":" Interrupt Priority","sig":null,"attributes":[{"value":"cfg(not (armv6m))","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/nvic.rs","byte_start":12290,"byte_end":12309,"line_start":41,"line_end":41,"column_start":5,"column_end":24}}]},{"kind":"Method","id":{"krate":0,"index":78},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/nvic.rs","byte_start":13626,"byte_end":13639,"line_start":73,"line_end":73,"column_start":12,"column_end":25},"name":"clear_pending","qualname":"<NVIC>::clear_pending","value":"fn <I> (&mut self, interrupt: I) -> ()","parent":null,"children":[],"decl_id":null,"docs":" Clears `interrupt`'s pending state\n","sig":null,"attributes":[{"value":"deprecated(since = \"0.5.8\", note = \"Use `NVIC::unpend`\")","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/nvic.rs","byte_start":13555,"byte_end":13614,"line_start":72,"line_end":72,"column_start":5,"column_end":64}}]},{"kind":"Method","id":{"krate":0,"index":80},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/nvic.rs","byte_start":13778,"byte_end":13785,"line_start":81,"line_end":81,"column_start":12,"column_end":19},"name":"disable","qualname":"<NVIC>::disable","value":"fn <I> (&mut self, interrupt: I) -> ()","parent":null,"children":[],"decl_id":null,"docs":" Disables `interrupt`\n","sig":null,"attributes":[]},{"kind":"Method","id":{"krate":0,"index":82},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/nvic.rs","byte_start":13998,"byte_end":14004,"line_start":91,"line_end":91,"column_start":12,"column_end":18},"name":"enable","qualname":"<NVIC>::enable","value":"fn <I> (&mut self, interrupt: I) -> ()","parent":null,"children":[],"decl_id":null,"docs":" Enables `interrupt`\n","sig":null,"attributes":[]},{"kind":"Method","id":{"krate":0,"index":84},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/nvic.rs","byte_start":14497,"byte_end":14509,"line_start":105,"line_end":105,"column_start":12,"column_end":24},"name":"get_priority","qualname":"<NVIC>::get_priority","value":"fn <I> (interrupt: I) -> u8","parent":null,"children":[],"decl_id":null,"docs":" Returns the NVIC priority of `interrupt`","sig":null,"attributes":[]},{"kind":"Method","id":{"krate":0,"index":86},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/nvic.rs","byte_start":15169,"byte_end":15178,"line_start":127,"line_end":127,"column_start":12,"column_end":21},"name":"is_active","qualname":"<NVIC>::is_active","value":"fn <I> (interrupt: I) -> bool","parent":null,"children":[],"decl_id":null,"docs":" Is `interrupt` active or pre-empted and stacked\n","sig":null,"attributes":[{"value":"cfg(not (armv6m))","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/nvic.rs","byte_start":15138,"byte_end":15157,"line_start":126,"line_end":126,"column_start":5,"column_end":24}}]},{"kind":"Method","id":{"krate":0,"index":88},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/nvic.rs","byte_start":15505,"byte_end":15515,"line_start":139,"line_end":139,"column_start":12,"column_end":22},"name":"is_enabled","qualname":"<NVIC>::is_enabled","value":"fn <I> (interrupt: I) -> bool","parent":null,"children":[],"decl_id":null,"docs":" Checks if `interrupt` is enabled\n","sig":null,"attributes":[]},{"kind":"Method","id":{"krate":0,"index":90},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/nvic.rs","byte_start":15842,"byte_end":15852,"line_start":151,"line_end":151,"column_start":12,"column_end":22},"name":"is_pending","qualname":"<NVIC>::is_pending","value":"fn <I> (interrupt: I) -> bool","parent":null,"children":[],"decl_id":null,"docs":" Checks if `interrupt` is pending\n","sig":null,"attributes":[]},{"kind":"Method","id":{"krate":0,"index":92},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/nvic.rs","byte_start":16184,"byte_end":16188,"line_start":163,"line_end":163,"column_start":12,"column_end":16},"name":"pend","qualname":"<NVIC>::pend","value":"fn <I> (interrupt: I) -> ()","parent":null,"children":[],"decl_id":null,"docs":" Forces `interrupt` into pending state\n","sig":null,"attributes":[]},{"kind":"Method","id":{"krate":0,"index":94},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/nvic.rs","byte_start":16557,"byte_end":16568,"line_start":175,"line_end":175,"column_start":12,"column_end":23},"name":"set_pending","qualname":"<NVIC>::set_pending","value":"fn <I> (&mut self, interrupt: I) -> ()","parent":null,"children":[],"decl_id":null,"docs":" Forces `interrupt` into pending state\n","sig":null,"attributes":[{"value":"deprecated(since = \"0.5.8\", note = \"Use `NVIC::pend`\")","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/nvic.rs","byte_start":16488,"byte_end":16545,"line_start":174,"line_end":174,"column_start":5,"column_end":62}}]},{"kind":"Method","id":{"krate":0,"index":96},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/nvic.rs","byte_start":17272,"byte_end":17284,"line_start":194,"line_end":194,"column_start":19,"column_end":31},"name":"set_priority","qualname":"<NVIC>::set_priority","value":"fn <I> (&mut self, interrupt: I, prio: u8) -> ()","parent":null,"children":[],"decl_id":null,"docs":" Sets the \"priority\" of `interrupt` to `prio`","sig":null,"attributes":[]},{"kind":"Method","id":{"krate":0,"index":98},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/nvic.rs","byte_start":17861,"byte_end":17867,"line_start":216,"line_end":216,"column_start":12,"column_end":18},"name":"unpend","qualname":"<NVIC>::unpend","value":"fn <I> (interrupt: I) -> ()","parent":null,"children":[],"decl_id":null,"docs":" Clears `interrupt`'s pending state\n","sig":null,"attributes":[]},{"kind":"Mod","id":{"krate":0,"index":100},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":0,"byte_end":0,"line_start":1,"line_end":1,"column_start":1,"column_end":1},"name":"scb","qualname":"::peripheral::scb","value":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","parent":null,"children":[{"krate":0,"index":101},{"krate":0,"index":102},{"krate":0,"index":103},{"krate":0,"index":104},{"krate":0,"index":105},{"krate":0,"index":106},{"krate":0,"index":107},{"krate":0,"index":125},{"krate":0,"index":126},{"krate":0,"index":130},{"krate":0,"index":131},{"krate":0,"index":136},{"krate":0,"index":138},{"krate":0,"index":142},{"krate":0,"index":145},{"krate":0,"index":146},{"krate":0,"index":147},{"krate":0,"index":168},{"krate":0,"index":169},{"krate":0,"index":174},{"krate":0,"index":175},{"krate":0,"index":176},{"krate":0,"index":177},{"krate":0,"index":180},{"krate":0,"index":181},{"krate":0,"index":182},{"krate":0,"index":183},{"krate":0,"index":184},{"krate":0,"index":191},{"krate":0,"index":192}],"decl_id":null,"docs":" System Control Block\n","sig":null,"attributes":[]},{"kind":"Struct","id":{"krate":0,"index":107},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":18664,"byte_end":18677,"line_start":17,"line_end":17,"column_start":12,"column_end":25},"name":"RegisterBlock","qualname":"::peripheral::scb::RegisterBlock","value":"RegisterBlock { icsr, vtor, aircr, scr, ccr, shpr, shcrs, cfsr, hfsr, dfsr, mmfar, bfar, afsr, cpacr }","parent":null,"children":[{"krate":0,"index":108},{"krate":0,"index":109},{"krate":0,"index":110},{"krate":0,"index":111},{"krate":0,"index":112},{"krate":0,"index":113},{"krate":0,"index":115},{"krate":0,"index":116},{"krate":0,"index":117},{"krate":0,"index":118},{"krate":0,"index":119},{"krate":0,"index":120},{"krate":0,"index":121},{"krate":0,"index":122},{"krate":0,"index":124}],"decl_id":null,"docs":" Register block\n","sig":null,"attributes":[{"value":"repr(C)","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":18642,"byte_end":18652,"line_start":16,"line_end":16,"column_start":1,"column_end":11}}]},{"kind":"Field","id":{"krate":0,"index":108},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":18724,"byte_end":18728,"line_start":19,"line_end":19,"column_start":9,"column_end":13},"name":"icsr","qualname":"::peripheral::scb::RegisterBlock::icsr","value":"volatile_register::RW<u32>","parent":{"krate":0,"index":107},"children":[],"decl_id":null,"docs":" Interrupt Control and State\n","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":109},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":18812,"byte_end":18816,"line_start":22,"line_end":22,"column_start":9,"column_end":13},"name":"vtor","qualname":"::peripheral::scb::RegisterBlock::vtor","value":"volatile_register::RW<u32>","parent":{"krate":0,"index":107},"children":[],"decl_id":null,"docs":" Vector Table Offset (not present on Cortex-M0 variants)\n","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":110},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":18884,"byte_end":18889,"line_start":25,"line_end":25,"column_start":9,"column_end":14},"name":"aircr","qualname":"::peripheral::scb::RegisterBlock::aircr","value":"volatile_register::RW<u32>","parent":{"krate":0,"index":107},"children":[],"decl_id":null,"docs":" Application Interrupt and Reset Control\n","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":111},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":18932,"byte_end":18935,"line_start":28,"line_end":28,"column_start":9,"column_end":12},"name":"scr","qualname":"::peripheral::scb::RegisterBlock::scr","value":"volatile_register::RW<u32>","parent":{"krate":0,"index":107},"children":[],"decl_id":null,"docs":" System Control\n","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":112},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":18989,"byte_end":18992,"line_start":31,"line_end":31,"column_start":9,"column_end":12},"name":"ccr","qualname":"::peripheral::scb::RegisterBlock::ccr","value":"volatile_register::RW<u32>","parent":{"krate":0,"index":107},"children":[],"decl_id":null,"docs":" Configuration and Control\n","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":113},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":19221,"byte_end":19225,"line_start":39,"line_end":39,"column_start":9,"column_end":13},"name":"shpr","qualname":"::peripheral::scb::RegisterBlock::shpr","value":"[volatile_register::RW<u8>; _]","parent":{"krate":0,"index":107},"children":[],"decl_id":null,"docs":" System Handler Priority (word accessible only on Cortex-M0 variants)","sig":null,"attributes":[{"value":"cfg(not (armv6m))","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":19193,"byte_end":19212,"line_start":38,"line_end":38,"column_start":5,"column_end":24}}]},{"kind":"Field","id":{"krate":0,"index":115},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":19563,"byte_end":19568,"line_start":51,"line_end":51,"column_start":9,"column_end":14},"name":"shcrs","qualname":"::peripheral::scb::RegisterBlock::shcrs","value":"volatile_register::RW<u32>","parent":{"krate":0,"index":107},"children":[],"decl_id":null,"docs":" System Handler Control and State\n","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":116},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":19682,"byte_end":19686,"line_start":55,"line_end":55,"column_start":9,"column_end":13},"name":"cfsr","qualname":"::peripheral::scb::RegisterBlock::cfsr","value":"volatile_register::RW<u32>","parent":{"krate":0,"index":107},"children":[],"decl_id":null,"docs":" Configurable Fault Status (not present on Cortex-M0 variants)\n","sig":null,"attributes":[{"value":"cfg(not (armv6m))","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":19654,"byte_end":19673,"line_start":54,"line_end":54,"column_start":5,"column_end":24}}]},{"kind":"Field","id":{"krate":0,"index":117},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":19831,"byte_end":19835,"line_start":61,"line_end":61,"column_start":9,"column_end":13},"name":"hfsr","qualname":"::peripheral::scb::RegisterBlock::hfsr","value":"volatile_register::RW<u32>","parent":{"krate":0,"index":107},"children":[],"decl_id":null,"docs":" HardFault Status (not present on Cortex-M0 variants)\n","sig":null,"attributes":[{"value":"cfg(not (armv6m))","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":19803,"byte_end":19822,"line_start":60,"line_end":60,"column_start":5,"column_end":24}}]},{"kind":"Field","id":{"krate":0,"index":118},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":19982,"byte_end":19986,"line_start":67,"line_end":67,"column_start":9,"column_end":13},"name":"dfsr","qualname":"::peripheral::scb::RegisterBlock::dfsr","value":"volatile_register::RW<u32>","parent":{"krate":0,"index":107},"children":[],"decl_id":null,"docs":" Debug Fault Status (not present on Cortex-M0 variants)\n","sig":null,"attributes":[{"value":"cfg(not (armv6m))","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":19954,"byte_end":19973,"line_start":66,"line_end":66,"column_start":5,"column_end":24}}]},{"kind":"Field","id":{"krate":0,"index":119},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":20138,"byte_end":20143,"line_start":73,"line_end":73,"column_start":9,"column_end":14},"name":"mmfar","qualname":"::peripheral::scb::RegisterBlock::mmfar","value":"volatile_register::RW<u32>","parent":{"krate":0,"index":107},"children":[],"decl_id":null,"docs":" MemManage Fault Address (not present on Cortex-M0 variants)\n","sig":null,"attributes":[{"value":"cfg(not (armv6m))","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":20110,"byte_end":20129,"line_start":72,"line_end":72,"column_start":5,"column_end":24}}]},{"kind":"Field","id":{"krate":0,"index":120},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":20288,"byte_end":20292,"line_start":79,"line_end":79,"column_start":9,"column_end":13},"name":"bfar","qualname":"::peripheral::scb::RegisterBlock::bfar","value":"volatile_register::RW<u32>","parent":{"krate":0,"index":107},"children":[],"decl_id":null,"docs":" BusFault Address (not present on Cortex-M0 variants)\n","sig":null,"attributes":[{"value":"cfg(not (armv6m))","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":20260,"byte_end":20279,"line_start":78,"line_end":78,"column_start":5,"column_end":24}}]},{"kind":"Field","id":{"krate":0,"index":121},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":20443,"byte_end":20447,"line_start":85,"line_end":85,"column_start":9,"column_end":13},"name":"afsr","qualname":"::peripheral::scb::RegisterBlock::afsr","value":"volatile_register::RW<u32>","parent":{"krate":0,"index":107},"children":[],"decl_id":null,"docs":" Auxiliary Fault Status (not present on Cortex-M0 variants)\n","sig":null,"attributes":[{"value":"cfg(not (armv6m))","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":20415,"byte_end":20434,"line_start":84,"line_end":84,"column_start":5,"column_end":24}}]},{"kind":"Field","id":{"krate":0,"index":124},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":20630,"byte_end":20635,"line_start":93,"line_end":93,"column_start":9,"column_end":14},"name":"cpacr","qualname":"::peripheral::scb::RegisterBlock::cpacr","value":"volatile_register::RW<u32>","parent":{"krate":0,"index":107},"children":[],"decl_id":null,"docs":" Coprocessor Access Control (not present on Cortex-M0 variants)\n","sig":null,"attributes":[{"value":"cfg(not (armv6m))","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":20602,"byte_end":20621,"line_start":92,"line_end":92,"column_start":5,"column_end":24}}]},{"kind":"Method","id":{"krate":0,"index":132},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":21112,"byte_end":21123,"line_start":114,"line_end":114,"column_start":12,"column_end":23},"name":"disable_fpu","qualname":"<SCB>::disable_fpu","value":"fn (&mut self) -> ()","parent":null,"children":[],"decl_id":null,"docs":" Shorthand for `set_fpu_access_mode(FpuAccessMode::Disabled)`\n","sig":null,"attributes":[]},{"kind":"Method","id":{"krate":0,"index":133},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":21281,"byte_end":21291,"line_start":119,"line_end":119,"column_start":12,"column_end":22},"name":"enable_fpu","qualname":"<SCB>::enable_fpu","value":"fn (&mut self) -> ()","parent":null,"children":[],"decl_id":null,"docs":" Shorthand for `set_fpu_access_mode(FpuAccessMode::Enabled)`\n","sig":null,"attributes":[]},{"kind":"Method","id":{"krate":0,"index":134},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":21409,"byte_end":21424,"line_start":124,"line_end":124,"column_start":12,"column_end":27},"name":"fpu_access_mode","qualname":"<SCB>::fpu_access_mode","value":"fn () -> FpuAccessMode","parent":null,"children":[],"decl_id":null,"docs":" Gets FPU access mode\n","sig":null,"attributes":[]},{"kind":"Method","id":{"krate":0,"index":135},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":22289,"byte_end":22308,"line_start":143,"line_end":143,"column_start":12,"column_end":31},"name":"set_fpu_access_mode","qualname":"<SCB>::set_fpu_access_mode","value":"fn (&mut self, mode: FpuAccessMode) -> ()","parent":null,"children":[],"decl_id":null,"docs":" Sets FPU access mode","sig":null,"attributes":[]},{"kind":"Method","id":{"krate":0,"index":137},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":22762,"byte_end":22773,"line_start":156,"line_end":156,"column_start":12,"column_end":23},"name":"vect_active","qualname":"<SCB>::vect_active","value":"fn () -> VectActive","parent":null,"children":[],"decl_id":null,"docs":" Returns the active exception number\n","sig":null,"attributes":[]},{"kind":"Method","id":{"krate":0,"index":148},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":24293,"byte_end":24306,"line_start":201,"line_end":201,"column_start":12,"column_end":25},"name":"enable_icache","qualname":"<SCB>::enable_icache","value":"fn (&mut self) -> ()","parent":null,"children":[],"decl_id":null,"docs":" Enables I-Cache if currently disabled\n","sig":null,"attributes":[{"value":"inline","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":24272,"byte_end":24281,"line_start":200,"line_end":200,"column_start":5,"column_end":14}}]},{"kind":"Method","id":{"krate":0,"index":150},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":24825,"byte_end":24839,"line_start":222,"line_end":222,"column_start":12,"column_end":26},"name":"disable_icache","qualname":"<SCB>::disable_icache","value":"fn (&mut self) -> ()","parent":null,"children":[],"decl_id":null,"docs":" Disables I-Cache if currently enabled\n","sig":null,"attributes":[{"value":"inline","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":24804,"byte_end":24813,"line_start":221,"line_end":221,"column_start":5,"column_end":14}}]},{"kind":"Method","id":{"krate":0,"index":152},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":25373,"byte_end":25387,"line_start":243,"line_end":243,"column_start":12,"column_end":26},"name":"icache_enabled","qualname":"<SCB>::icache_enabled","value":"fn () -> bool","parent":null,"children":[],"decl_id":null,"docs":" Returns whether the I-Cache is currently enabled\n","sig":null,"attributes":[{"value":"inline","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":25352,"byte_end":25361,"line_start":242,"line_end":242,"column_start":5,"column_end":14}}]},{"kind":"Method","id":{"krate":0,"index":153},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":25644,"byte_end":25661,"line_start":253,"line_end":253,"column_start":12,"column_end":29},"name":"invalidate_icache","qualname":"<SCB>::invalidate_icache","value":"fn (&mut self) -> ()","parent":null,"children":[],"decl_id":null,"docs":" Invalidates I-Cache\n","sig":null,"attributes":[{"value":"inline","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":25623,"byte_end":25632,"line_start":252,"line_end":252,"column_start":5,"column_end":14}}]},{"kind":"Method","id":{"krate":0,"index":154},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":25967,"byte_end":25980,"line_start":266,"line_end":266,"column_start":12,"column_end":25},"name":"enable_dcache","qualname":"<SCB>::enable_dcache","value":"fn (&mut self, cpuid: &mut CPUID) -> ()","parent":null,"children":[],"decl_id":null,"docs":" Enables D-cache if currently disabled\n","sig":null,"attributes":[{"value":"inline","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":25946,"byte_end":25955,"line_start":265,"line_end":265,"column_start":5,"column_end":14}}]},{"kind":"Method","id":{"krate":0,"index":156},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":26451,"byte_end":26465,"line_start":284,"line_end":284,"column_start":12,"column_end":26},"name":"disable_dcache","qualname":"<SCB>::disable_dcache","value":"fn (&mut self, cpuid: &mut CPUID) -> ()","parent":null,"children":[],"decl_id":null,"docs":" Disables D-cache if currently enabled\n","sig":null,"attributes":[{"value":"inline","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":26430,"byte_end":26439,"line_start":283,"line_end":283,"column_start":5,"column_end":14}}]},{"kind":"Method","id":{"krate":0,"index":158},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":26909,"byte_end":26923,"line_start":299,"line_end":299,"column_start":12,"column_end":26},"name":"dcache_enabled","qualname":"<SCB>::dcache_enabled","value":"fn () -> bool","parent":null,"children":[],"decl_id":null,"docs":" Returns whether the D-Cache is currently enabled\n","sig":null,"attributes":[{"value":"inline","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":26888,"byte_end":26897,"line_start":298,"line_end":298,"column_start":5,"column_end":14}}]},{"kind":"Method","id":{"krate":0,"index":160},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":27993,"byte_end":28005,"line_start":333,"line_end":333,"column_start":12,"column_end":24},"name":"clean_dcache","qualname":"<SCB>::clean_dcache","value":"fn (&mut self, cpuid: &mut CPUID) -> ()","parent":null,"children":[],"decl_id":null,"docs":" Cleans D-cache\n","sig":null,"attributes":[{"value":"inline","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":27972,"byte_end":27981,"line_start":332,"line_end":332,"column_start":5,"column_end":14}}]},{"kind":"Method","id":{"krate":0,"index":161},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":28523,"byte_end":28546,"line_start":352,"line_end":352,"column_start":12,"column_end":35},"name":"clean_invalidate_dcache","qualname":"<SCB>::clean_invalidate_dcache","value":"fn (&mut self, cpuid: &mut CPUID) -> ()","parent":null,"children":[],"decl_id":null,"docs":" Cleans and invalidates D-cache\n","sig":null,"attributes":[{"value":"inline","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":28502,"byte_end":28511,"line_start":351,"line_end":351,"column_start":5,"column_end":14}}]},{"kind":"Method","id":{"krate":0,"index":162},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":29363,"byte_end":29391,"line_start":377,"line_end":377,"column_start":12,"column_end":40},"name":"invalidate_dcache_by_address","qualname":"<SCB>::invalidate_dcache_by_address","value":"fn (&mut self, addr: usize, size: usize) -> ()","parent":null,"children":[],"decl_id":null,"docs":" Invalidates D-cache by address","sig":null,"attributes":[{"value":"inline","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":29342,"byte_end":29351,"line_start":376,"line_end":376,"column_start":5,"column_end":14}}]},{"kind":"Method","id":{"krate":0,"index":164},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":30394,"byte_end":30417,"line_start":411,"line_end":411,"column_start":12,"column_end":35},"name":"clean_dcache_by_address","qualname":"<SCB>::clean_dcache_by_address","value":"fn (&mut self, addr: usize, size: usize) -> ()","parent":null,"children":[],"decl_id":null,"docs":" Cleans D-cache by address","sig":null,"attributes":[{"value":"inline","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":30373,"byte_end":30382,"line_start":410,"line_end":410,"column_start":5,"column_end":14}}]},{"kind":"Method","id":{"krate":0,"index":166},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":31491,"byte_end":31525,"line_start":446,"line_end":446,"column_start":12,"column_end":46},"name":"clean_invalidate_dcache_by_address","qualname":"<SCB>::clean_invalidate_dcache_by_address","value":"fn (&mut self, addr: usize, size: usize) -> ()","parent":null,"children":[],"decl_id":null,"docs":" Cleans and invalidates D-cache by address","sig":null,"attributes":[{"value":"inline","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":31470,"byte_end":31479,"line_start":445,"line_end":445,"column_start":5,"column_end":14}}]},{"kind":"Method","id":{"krate":0,"index":170},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":32302,"byte_end":32315,"line_start":477,"line_end":477,"column_start":12,"column_end":25},"name":"set_sleepdeep","qualname":"<SCB>::set_sleepdeep","value":"fn (&mut self) -> ()","parent":null,"children":[],"decl_id":null,"docs":" Set the SLEEPDEEP bit in the SCR register\n","sig":null,"attributes":[]},{"kind":"Method","id":{"krate":0,"index":172},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":32486,"byte_end":32501,"line_start":484,"line_end":484,"column_start":12,"column_end":27},"name":"clear_sleepdeep","qualname":"<SCB>::clear_sleepdeep","value":"fn (&mut self) -> ()","parent":null,"children":[],"decl_id":null,"docs":" Clear the SLEEPDEEP bit in the SCR register\n","sig":null,"attributes":[]},{"kind":"Method","id":{"krate":0,"index":178},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":32827,"byte_end":32839,"line_start":497,"line_end":497,"column_start":12,"column_end":24},"name":"system_reset","qualname":"<SCB>::system_reset","value":"fn (&mut self) -> !","parent":null,"children":[],"decl_id":null,"docs":" Initiate a system reset request to reset the MCU\n","sig":null,"attributes":[]},{"kind":"Method","id":{"krate":0,"index":185},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":33614,"byte_end":33624,"line_start":524,"line_end":524,"column_start":12,"column_end":22},"name":"set_pendsv","qualname":"<SCB>::set_pendsv","value":"fn () -> ()","parent":null,"children":[],"decl_id":null,"docs":" Set the PENDSVSET bit in the ICSR register which will pend the PendSV interrupt\n","sig":null,"attributes":[]},{"kind":"Method","id":{"krate":0,"index":186},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":33828,"byte_end":33845,"line_start":531,"line_end":531,"column_start":12,"column_end":29},"name":"is_pendsv_pending","qualname":"<SCB>::is_pendsv_pending","value":"fn () -> bool","parent":null,"children":[],"decl_id":null,"docs":" Check if PENDSVSET bit in the ICSR register is set meaning PendSV interrupt is pending\n","sig":null,"attributes":[]},{"kind":"Method","id":{"krate":0,"index":187},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":34060,"byte_end":34072,"line_start":536,"line_end":536,"column_start":12,"column_end":24},"name":"clear_pendsv","qualname":"<SCB>::clear_pendsv","value":"fn () -> ()","parent":null,"children":[],"decl_id":null,"docs":" Set the PENDSVCLR bit in the ICSR register which will clear a pending PendSV interrupt\n","sig":null,"attributes":[]},{"kind":"Method","id":{"krate":0,"index":188},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":34291,"byte_end":34301,"line_start":544,"line_end":544,"column_start":12,"column_end":22},"name":"set_pendst","qualname":"<SCB>::set_pendst","value":"fn () -> ()","parent":null,"children":[],"decl_id":null,"docs":" Set the PENDSTCLR bit in the ICSR register which will clear a pending SysTick interrupt\n","sig":null,"attributes":[{"value":"inline","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":34270,"byte_end":34279,"line_start":543,"line_end":543,"column_start":5,"column_end":14}}]},{"kind":"Method","id":{"krate":0,"index":189},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":34520,"byte_end":34537,"line_start":552,"line_end":552,"column_start":12,"column_end":29},"name":"is_pendst_pending","qualname":"<SCB>::is_pendst_pending","value":"fn () -> bool","parent":null,"children":[],"decl_id":null,"docs":" Check if PENDSTSET bit in the ICSR register is set meaning SysTick interrupt is pending\n","sig":null,"attributes":[{"value":"inline","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":34499,"byte_end":34508,"line_start":551,"line_end":551,"column_start":5,"column_end":14}}]},{"kind":"Method","id":{"krate":0,"index":190},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":34767,"byte_end":34779,"line_start":558,"line_end":558,"column_start":12,"column_end":24},"name":"clear_pendst","qualname":"<SCB>::clear_pendst","value":"fn () -> ()","parent":null,"children":[],"decl_id":null,"docs":" Set the PENDSTCLR bit in the ICSR register which will clear a pending SysTick interrupt\n","sig":null,"attributes":[{"value":"inline","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":34746,"byte_end":34755,"line_start":557,"line_end":557,"column_start":5,"column_end":14}}]},{"kind":"Method","id":{"krate":0,"index":193},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":35700,"byte_end":35712,"line_start":588,"line_end":588,"column_start":12,"column_end":24},"name":"get_priority","qualname":"<SCB>::get_priority","value":"fn (system_handler: SystemHandler) -> u8","parent":null,"children":[],"decl_id":null,"docs":" Returns the hardware priority of `system_handler`","sig":null,"attributes":[]},{"kind":"Method","id":{"krate":0,"index":194},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":36946,"byte_end":36958,"line_start":618,"line_end":618,"column_start":19,"column_end":31},"name":"set_priority","qualname":"<SCB>::set_priority","value":"fn (&mut self, system_handler: SystemHandler, prio: u8) -> ()","parent":null,"children":[],"decl_id":null,"docs":" Sets the hardware priority of `system_handler` to `prio`","sig":null,"attributes":[]},{"kind":"Struct","id":{"krate":0,"index":206},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":7564,"byte_end":7575,"line_start":104,"line_end":104,"column_start":12,"column_end":23},"name":"Peripherals","qualname":"::peripheral::Peripherals","value":"Peripherals { CBP, CPUID, DCB, DWT, FPB, FPU, ITM, MPU, NVIC, SCB, SYST, TPIU }","parent":null,"children":[{"krate":0,"index":207},{"krate":0,"index":208},{"krate":0,"index":209},{"krate":0,"index":210},{"krate":0,"index":211},{"krate":0,"index":212},{"krate":0,"index":213},{"krate":0,"index":214},{"krate":0,"index":215},{"krate":0,"index":216},{"krate":0,"index":217},{"krate":0,"index":218}],"decl_id":null,"docs":" Core peripherals\n","sig":null,"attributes":[{"value":"allow(non_snake_case)","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":7528,"byte_end":7552,"line_start":103,"line_end":103,"column_start":1,"column_end":25}}]},{"kind":"Field","id":{"krate":0,"index":207},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":7680,"byte_end":7683,"line_start":106,"line_end":106,"column_start":9,"column_end":12},"name":"CBP","qualname":"::peripheral::Peripherals::CBP","value":"cortex_m_0_6::peripheral::CBP","parent":{"krate":0,"index":206},"children":[],"decl_id":null,"docs":" Cache and branch predictor maintenance operations (not present on Cortex-M0 variants)\n","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":208},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":7713,"byte_end":7718,"line_start":109,"line_end":109,"column_start":9,"column_end":14},"name":"CPUID","qualname":"::peripheral::Peripherals::CPUID","value":"cortex_m_0_6::peripheral::CPUID","parent":{"krate":0,"index":206},"children":[],"decl_id":null,"docs":" CPUID\n","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":209},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":7764,"byte_end":7767,"line_start":112,"line_end":112,"column_start":9,"column_end":12},"name":"DCB","qualname":"::peripheral::Peripherals::DCB","value":"cortex_m_0_6::peripheral::DCB","parent":{"krate":0,"index":206},"children":[],"decl_id":null,"docs":" Debug Control Block\n","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":210},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":7822,"byte_end":7825,"line_start":115,"line_end":115,"column_start":9,"column_end":12},"name":"DWT","qualname":"::peripheral::Peripherals::DWT","value":"peripheral::DWT","parent":{"krate":0,"index":206},"children":[],"decl_id":null,"docs":" Data Watchpoint and Trace unit\n","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":211},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":7917,"byte_end":7920,"line_start":118,"line_end":118,"column_start":9,"column_end":12},"name":"FPB","qualname":"::peripheral::Peripherals::FPB","value":"cortex_m_0_6::peripheral::FPB","parent":{"krate":0,"index":206},"children":[],"decl_id":null,"docs":" Flash Patch and Breakpoint unit (not present on Cortex-M0 variants)\n","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":212},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":8006,"byte_end":8009,"line_start":121,"line_end":121,"column_start":9,"column_end":12},"name":"FPU","qualname":"::peripheral::Peripherals::FPU","value":"cortex_m_0_6::peripheral::FPU","parent":{"krate":0,"index":206},"children":[],"decl_id":null,"docs":" Floating Point Unit (only present on `thumbv7em-none-eabihf`)\n","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":213},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":8101,"byte_end":8104,"line_start":124,"line_end":124,"column_start":9,"column_end":12},"name":"ITM","qualname":"::peripheral::Peripherals::ITM","value":"cortex_m_0_6::peripheral::ITM","parent":{"krate":0,"index":206},"children":[],"decl_id":null,"docs":" Instrumentation Trace Macrocell (not present on Cortex-M0 variants)\n","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":214},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":8151,"byte_end":8154,"line_start":127,"line_end":127,"column_start":9,"column_end":12},"name":"MPU","qualname":"::peripheral::Peripherals::MPU","value":"cortex_m_0_6::peripheral::MPU","parent":{"krate":0,"index":206},"children":[],"decl_id":null,"docs":" Memory Protection Unit\n","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":215},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":8213,"byte_end":8217,"line_start":130,"line_end":130,"column_start":9,"column_end":13},"name":"NVIC","qualname":"::peripheral::Peripherals::NVIC","value":"peripheral::NVIC","parent":{"krate":0,"index":206},"children":[],"decl_id":null,"docs":" Nested Vector Interrupt Controller\n","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":216},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":8263,"byte_end":8266,"line_start":133,"line_end":133,"column_start":9,"column_end":12},"name":"SCB","qualname":"::peripheral::Peripherals::SCB","value":"peripheral::SCB","parent":{"krate":0,"index":206},"children":[],"decl_id":null,"docs":" System Control Block\n","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":217},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":8312,"byte_end":8316,"line_start":136,"line_end":136,"column_start":9,"column_end":13},"name":"SYST","qualname":"::peripheral::Peripherals::SYST","value":"cortex_m_0_6::peripheral::SYST","parent":{"krate":0,"index":206},"children":[],"decl_id":null,"docs":" SysTick: System Timer\n","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":218},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":8403,"byte_end":8407,"line_start":139,"line_end":139,"column_start":9,"column_end":13},"name":"TPIU","qualname":"::peripheral::Peripherals::TPIU","value":"cortex_m_0_6::peripheral::TPIU","parent":{"krate":0,"index":206},"children":[],"decl_id":null,"docs":" Trace Port Interface Unit (not present on Cortex-M0 variants)\n","sig":null,"attributes":[]},{"kind":"Method","id":{"krate":0,"index":222},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":8648,"byte_end":8652,"line_start":150,"line_end":150,"column_start":12,"column_end":16},"name":"take","qualname":"<Peripherals>::take","value":"fn () -> Option<Self>","parent":null,"children":[],"decl_id":null,"docs":" Returns all the core peripherals *once*\n","sig":null,"attributes":[{"value":"inline","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":8627,"byte_end":8636,"line_start":149,"line_end":149,"column_start":5,"column_end":14}}]},{"kind":"Method","id":{"krate":0,"index":224},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":8943,"byte_end":8948,"line_start":161,"line_end":161,"column_start":19,"column_end":24},"name":"steal","qualname":"<Peripherals>::steal","value":"fn () -> Self","parent":null,"children":[],"decl_id":null,"docs":" Unchecked version of `Peripherals::take`\n","sig":null,"attributes":[]},{"kind":"Struct","id":{"krate":0,"index":235},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":9211,"byte_end":9214,"line_start":172,"line_end":172,"column_start":12,"column_end":15},"name":"DWT","qualname":"::peripheral::DWT","value":"DWT {  }","parent":null,"children":[{"krate":0,"index":236}],"decl_id":null,"docs":" Data Watchpoint and Trace unit\n","sig":null,"attributes":[]},{"kind":"Method","id":{"krate":0,"index":239},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":9356,"byte_end":9359,"line_start":180,"line_end":180,"column_start":12,"column_end":15},"name":"ptr","qualname":"<DWT>::ptr","value":"fn () -> *const dwt::RegisterBlock","parent":null,"children":[],"decl_id":null,"docs":" Returns a pointer to the register block\n","sig":null,"attributes":[]},{"kind":"Struct","id":{"krate":0,"index":243},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":9636,"byte_end":9640,"line_start":194,"line_end":194,"column_start":12,"column_end":16},"name":"NVIC","qualname":"::peripheral::NVIC","value":"NVIC {  }","parent":null,"children":[{"krate":0,"index":244}],"decl_id":null,"docs":" Nested Vector Interrupt Controller\n","sig":null,"attributes":[]},{"kind":"Method","id":{"krate":0,"index":247},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":9784,"byte_end":9787,"line_start":202,"line_end":202,"column_start":12,"column_end":15},"name":"ptr","qualname":"<NVIC>::ptr","value":"fn () -> *const nvic::RegisterBlock","parent":null,"children":[],"decl_id":null,"docs":" Returns a pointer to the register block\n","sig":null,"attributes":[]},{"kind":"Struct","id":{"krate":0,"index":251},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":10053,"byte_end":10056,"line_start":216,"line_end":216,"column_start":12,"column_end":15},"name":"SCB","qualname":"::peripheral::SCB","value":"SCB {  }","parent":null,"children":[{"krate":0,"index":252}],"decl_id":null,"docs":" System Control Block\n","sig":null,"attributes":[]},{"kind":"Method","id":{"krate":0,"index":255},"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":10198,"byte_end":10201,"line_start":224,"line_end":224,"column_start":12,"column_end":15},"name":"ptr","qualname":"<SCB>::ptr","value":"fn () -> *const scb::RegisterBlock","parent":null,"children":[],"decl_id":null,"docs":" Returns a pointer to the register block\n","sig":null,"attributes":[]}],"impls":[{"id":0,"kind":"Inherent","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/dwt.rs","byte_start":11188,"byte_end":11191,"line_start":37,"line_end":37,"column_start":6,"column_end":9},"value":"","parent":null,"children":[{"krate":0,"index":46},{"krate":0,"index":48}],"docs":"","sig":null,"attributes":[]},{"id":1,"kind":"Inherent","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/nvic.rs","byte_start":13501,"byte_end":13505,"line_start":70,"line_end":70,"column_start":6,"column_end":10},"value":"","parent":null,"children":[{"krate":0,"index":78},{"krate":0,"index":80},{"krate":0,"index":82},{"krate":0,"index":84},{"krate":0,"index":86},{"krate":0,"index":88},{"krate":0,"index":90},{"krate":0,"index":92},{"krate":0,"index":94},{"krate":0,"index":96},{"krate":0,"index":98}],"docs":"","sig":null,"attributes":[]},{"id":2,"kind":"Inherent","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":21026,"byte_end":21029,"line_start":112,"line_end":112,"column_start":6,"column_end":9},"value":"","parent":null,"children":[{"krate":0,"index":132},{"krate":0,"index":133},{"krate":0,"index":134},{"krate":0,"index":135}],"docs":"","sig":null,"attributes":[]},{"id":3,"kind":"Inherent","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":22701,"byte_end":22704,"line_start":154,"line_end":154,"column_start":6,"column_end":9},"value":"","parent":null,"children":[{"krate":0,"index":137}],"docs":"","sig":null,"attributes":[]},{"id":4,"kind":"Inherent","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":24216,"byte_end":24219,"line_start":198,"line_end":198,"column_start":6,"column_end":9},"value":"","parent":null,"children":[{"krate":0,"index":148},{"krate":0,"index":150},{"krate":0,"index":152},{"krate":0,"index":153},{"krate":0,"index":154},{"krate":0,"index":156},{"krate":0,"index":158},{"krate":0,"index":159},{"krate":0,"index":160},{"krate":0,"index":161},{"krate":0,"index":162},{"krate":0,"index":164},{"krate":0,"index":166}],"docs":"","sig":null,"attributes":[]},{"id":5,"kind":"Inherent","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":32235,"byte_end":32238,"line_start":475,"line_end":475,"column_start":6,"column_end":9},"value":"","parent":null,"children":[{"krate":0,"index":170},{"krate":0,"index":172}],"docs":"","sig":null,"attributes":[]},{"id":6,"kind":"Inherent","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":32753,"byte_end":32756,"line_start":495,"line_end":495,"column_start":6,"column_end":9},"value":"","parent":null,"children":[{"krate":0,"index":178}],"docs":"","sig":null,"attributes":[]},{"id":7,"kind":"Inherent","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":33509,"byte_end":33512,"line_start":522,"line_end":522,"column_start":6,"column_end":9},"value":"","parent":null,"children":[{"krate":0,"index":185},{"krate":0,"index":186},{"krate":0,"index":187},{"krate":0,"index":188},{"krate":0,"index":189},{"krate":0,"index":190}],"docs":"","sig":null,"attributes":[]},{"id":8,"kind":"Inherent","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":35445,"byte_end":35448,"line_start":583,"line_end":583,"column_start":6,"column_end":9},"value":"","parent":null,"children":[{"krate":0,"index":193},{"krate":0,"index":194}],"docs":"","sig":null,"attributes":[]},{"id":9,"kind":"Inherent","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":8561,"byte_end":8572,"line_start":147,"line_end":147,"column_start":6,"column_end":17},"value":"","parent":null,"children":[{"krate":0,"index":222},{"krate":0,"index":224}],"docs":"","sig":null,"attributes":[]},{"id":10,"kind":"Direct","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":9278,"byte_end":9281,"line_start":176,"line_end":176,"column_start":22,"column_end":25},"value":"","parent":null,"children":[],"docs":"","sig":null,"attributes":[]},{"id":11,"kind":"Inherent","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":9291,"byte_end":9294,"line_start":178,"line_end":178,"column_start":6,"column_end":9},"value":"","parent":null,"children":[{"krate":0,"index":239}],"docs":"","sig":null,"attributes":[]},{"id":12,"kind":"Direct","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":9454,"byte_end":9457,"line_start":185,"line_end":185,"column_start":21,"column_end":24},"value":"","parent":null,"children":[{"krate":0,"index":241},{"krate":0,"index":242}],"docs":"","sig":null,"attributes":[]},{"id":13,"kind":"Direct","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":9704,"byte_end":9708,"line_start":198,"line_end":198,"column_start":22,"column_end":26},"value":"","parent":null,"children":[],"docs":"","sig":null,"attributes":[]},{"id":14,"kind":"Inherent","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":9718,"byte_end":9722,"line_start":200,"line_end":200,"column_start":6,"column_end":10},"value":"","parent":null,"children":[{"krate":0,"index":247}],"docs":"","sig":null,"attributes":[]},{"id":15,"kind":"Direct","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":9883,"byte_end":9887,"line_start":207,"line_end":207,"column_start":21,"column_end":25},"value":"","parent":null,"children":[{"krate":0,"index":249},{"krate":0,"index":250}],"docs":"","sig":null,"attributes":[]},{"id":16,"kind":"Direct","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":10120,"byte_end":10123,"line_start":220,"line_end":220,"column_start":22,"column_end":25},"value":"","parent":null,"children":[],"docs":"","sig":null,"attributes":[]},{"id":17,"kind":"Inherent","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":10133,"byte_end":10136,"line_start":222,"line_end":222,"column_start":6,"column_end":9},"value":"","parent":null,"children":[{"krate":0,"index":255}],"docs":"","sig":null,"attributes":[]},{"id":18,"kind":"Direct","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":10296,"byte_end":10299,"line_start":229,"line_end":229,"column_start":21,"column_end":24},"value":"","parent":null,"children":[{"krate":0,"index":257},{"krate":0,"index":258}],"docs":"","sig":null,"attributes":[]}],"refs":[{"kind":"Mod","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/lib.rs","byte_start":1514,"byte_end":1524,"line_start":49,"line_end":49,"column_start":9,"column_end":19},"ref_id":{"krate":0,"index":19}},{"kind":"Mod","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":7081,"byte_end":7084,"line_start":86,"line_end":86,"column_start":9,"column_end":12},"ref_id":{"krate":0,"index":23}},{"kind":"Mod","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":7094,"byte_end":7098,"line_start":87,"line_end":87,"column_start":9,"column_end":13},"ref_id":{"krate":0,"index":49}},{"kind":"Mod","span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":7108,"byte_end":7111,"line_start":88,"line_end":88,"column_start":9,"column_end":12},"ref_id":{"krate":0,"index":100}}],"macro_refs":[],"relations":[{"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/dwt.rs","byte_start":11188,"byte_end":11191,"line_start":37,"line_end":37,"column_start":6,"column_end":9},"kind":{"Impl":{"id":0}},"from":{"krate":0,"index":235},"to":{"krate":4294967295,"index":4294967295}},{"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/nvic.rs","byte_start":13501,"byte_end":13505,"line_start":70,"line_end":70,"column_start":6,"column_end":10},"kind":{"Impl":{"id":1}},"from":{"krate":0,"index":243},"to":{"krate":4294967295,"index":4294967295}},{"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":21026,"byte_end":21029,"line_start":112,"line_end":112,"column_start":6,"column_end":9},"kind":{"Impl":{"id":2}},"from":{"krate":0,"index":251},"to":{"krate":4294967295,"index":4294967295}},{"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":22701,"byte_end":22704,"line_start":154,"line_end":154,"column_start":6,"column_end":9},"kind":{"Impl":{"id":3}},"from":{"krate":0,"index":251},"to":{"krate":4294967295,"index":4294967295}},{"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":24216,"byte_end":24219,"line_start":198,"line_end":198,"column_start":6,"column_end":9},"kind":{"Impl":{"id":4}},"from":{"krate":0,"index":251},"to":{"krate":4294967295,"index":4294967295}},{"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":32235,"byte_end":32238,"line_start":475,"line_end":475,"column_start":6,"column_end":9},"kind":{"Impl":{"id":5}},"from":{"krate":0,"index":251},"to":{"krate":4294967295,"index":4294967295}},{"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":32753,"byte_end":32756,"line_start":495,"line_end":495,"column_start":6,"column_end":9},"kind":{"Impl":{"id":6}},"from":{"krate":0,"index":251},"to":{"krate":4294967295,"index":4294967295}},{"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":33509,"byte_end":33512,"line_start":522,"line_end":522,"column_start":6,"column_end":9},"kind":{"Impl":{"id":7}},"from":{"krate":0,"index":251},"to":{"krate":4294967295,"index":4294967295}},{"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs","byte_start":35445,"byte_end":35448,"line_start":583,"line_end":583,"column_start":6,"column_end":9},"kind":{"Impl":{"id":8}},"from":{"krate":0,"index":251},"to":{"krate":4294967295,"index":4294967295}},{"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":8561,"byte_end":8572,"line_start":147,"line_end":147,"column_start":6,"column_end":17},"kind":{"Impl":{"id":9}},"from":{"krate":0,"index":206},"to":{"krate":4294967295,"index":4294967295}},{"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":9278,"byte_end":9281,"line_start":176,"line_end":176,"column_start":22,"column_end":25},"kind":{"Impl":{"id":10}},"from":{"krate":0,"index":235},"to":{"krate":1,"index":1533}},{"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":9291,"byte_end":9294,"line_start":178,"line_end":178,"column_start":6,"column_end":9},"kind":{"Impl":{"id":11}},"from":{"krate":0,"index":235},"to":{"krate":4294967295,"index":4294967295}},{"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":9454,"byte_end":9457,"line_start":185,"line_end":185,"column_start":21,"column_end":24},"kind":{"Impl":{"id":12}},"from":{"krate":0,"index":235},"to":{"krate":1,"index":1704}},{"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":9704,"byte_end":9708,"line_start":198,"line_end":198,"column_start":22,"column_end":26},"kind":{"Impl":{"id":13}},"from":{"krate":0,"index":243},"to":{"krate":1,"index":1533}},{"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":9718,"byte_end":9722,"line_start":200,"line_end":200,"column_start":6,"column_end":10},"kind":{"Impl":{"id":14}},"from":{"krate":0,"index":243},"to":{"krate":4294967295,"index":4294967295}},{"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":9883,"byte_end":9887,"line_start":207,"line_end":207,"column_start":21,"column_end":25},"kind":{"Impl":{"id":15}},"from":{"krate":0,"index":243},"to":{"krate":1,"index":1704}},{"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":10120,"byte_end":10123,"line_start":220,"line_end":220,"column_start":22,"column_end":25},"kind":{"Impl":{"id":16}},"from":{"krate":0,"index":251},"to":{"krate":1,"index":1533}},{"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":10133,"byte_end":10136,"line_start":222,"line_end":222,"column_start":6,"column_end":9},"kind":{"Impl":{"id":17}},"from":{"krate":0,"index":251},"to":{"krate":4294967295,"index":4294967295}},{"span":{"file_name":"/home/jamil/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs","byte_start":10296,"byte_end":10299,"line_start":229,"line_end":229,"column_start":21,"column_end":24},"kind":{"Impl":{"id":18}},"from":{"krate":0,"index":251},"to":{"krate":1,"index":1704}}]}