timestamp 1699187490
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
parameters sky130_fd_pr__nfet_01v8 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters sky130_fd_pr__nfet_01v8 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters sky130_fd_pr__pfet_01v8 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters sky130_fd_pr__pfet_01v8_hvt l=l w=w a1=as p1=ps a2=ad p2=pd
parameters sky130_fd_pr__pfet_01v8_hvt l=l w=w a1=as p1=ps a2=ad p2=pd
port "sample_code2[3]" 8 13326 -1487 13464 -1453 m1
port "sample_code3[3]" 9 6617 -1487 6755 -1453 m1
port "sample_code2[2]" 22 283 543 10975 571 m1
port "sample_code2[1]" 20 283 487 8549 515 m1
port "sample_code2[0]" 19 283 431 7693 459 m1
port "sample_code3[2]" 18 283 375 4266 403 m1
port "sample_code3[1]" 17 283 319 1840 347 m1
port "out" 1 24 -1114 78 -1068 m1
port "sample_code3[0]" 16 283 263 984 291 m1
port "sample_code1[0]" 15 283 739 12538 767 m1
port "sample_code1[1]" 14 283 795 11682 823 m1
port "sample_code1[2]" 28 283 851 9256 879 m1
port "sample_code0[0]" 34 283 907 5829 935 m1
port "sample_code0[1]" 32 283 963 4973 991 m1
port "sample_code0[2]" 31 283 1019 2547 1047 m1
port "sample_code1[3]" 7 6709 2774 6847 2808 m1
port "sample_delay_offset" 4 283 599 900 711 m1
port "sample_code0[3]" 6 0 2774 138 2808 m1
port "in" 5 37 2391 705 2438 m1
port "VDD" 2 106 3732 13465 3796 m4
port "VSS" 30 12555 217 13464 1150 m4
node "x1.x11.inv_1" 0 0 7231 2555 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "x1.x10.inv_1" 0 0 6771 2555 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "x2.x11.inv_1" 0 0 12942 -1234 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "x2.x10.inv_1" 0 0 13402 -1234 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "x3.x11.inv_1" 0 0 6233 -1234 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "x3.x10.inv_1" 0 0 6693 -1234 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "x4.x11.inv_1" 0 0 522 2555 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "x4.x10.inv_1" 0 0 62 2555 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12814_n2378#" 1308 95.2755 12814 -2378 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_6105_n2378#" 1308 33.3901 6105 -2378 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_12726_n2240#" 1308 31.9626 12726 -2240 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_6017_n2240#" 1308 23.312 6017 -2240 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_12814_n2102#" 1308 81.5002 12814 -2102 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_6105_n2102#" 1308 18.0187 6105 -2102 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_12726_n1964#" 1308 40.1834 12726 -1964 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_6017_n1964#" 1308 34.8496 6017 -1964 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_12814_n1826#" 1308 14.7396 12814 -1826 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_6105_n1826#" 1308 8.95136 6105 -1826 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "x2.x10.A" 807 263.992 13252 -1757 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18756 1176 0 0 3168 228 7018 464 0 0 0 0 0 0 0 0 0 0
equiv "x2.x10.A" "x2.code[3]"
equiv "x2.x10.A" "sample_code2[3]"
node "x3.x10.A" 807 210.679 6543 -1757 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18756 1176 0 0 3168 228 7018 464 0 0 0 0 0 0 0 0 0 0
equiv "x3.x10.A" "x3.code[3]"
equiv "x3.x10.A" "sample_code3[3]"
node "a_6749_n1239#" 2184 333.794 6749 -1239 pdif 0 0 0 0 0 0 0 0 0 0 15288 868 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9384 756 20932 1144 0 0 0 0 0 0 0 0 0 0
node "x2.x6.SW" 1695 300.149 12124 -1330 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8646 550 0 0 45088 2194 41024 2270 0 0 0 0 0 0 0 0 0 0
equiv "x2.x6.SW" "x2.x11.Y"
node "x2.x5[0].SW" 5012 608.11 7630 -1333 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 69168 4400 0 0 61216 3630 253707 11534 0 0 0 0 0 0 0 0 0 0
equiv "x2.x5[0].SW" "x2.x5[1].SW"
equiv "x2.x5[0].SW" "x2.x5[2].SW"
equiv "x2.x5[0].SW" "x2.x5[3].SW"
equiv "x2.x5[0].SW" "x2.x5[4].SW"
equiv "x2.x5[0].SW" "x2.x5[5].SW"
equiv "x2.x5[0].SW" "x2.x5[7].SW"
equiv "x2.x5[0].SW" "x2.x5[6].SW"
equiv "x2.x5[0].SW" "x2.x10.Y"
node "a_40_n1239#" 2184 319.316 40 -1239 pdif 0 0 0 0 0 0 0 0 0 0 15288 868 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9384 756 20932 1144 0 0 0 0 0 0 0 0 0 0
node "x3.x6.SW" 1695 282.958 5415 -1330 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8646 550 0 0 45088 2194 41024 2270 0 0 0 0 0 0 0 0 0 0
equiv "x3.x6.SW" "x3.x11.Y"
node "x3.x5[0].SW" 5012 591.747 921 -1333 p 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 69168 4400 0 0 61216 3630 253707 11534 0 0 0 0 0 0 0 0 0 0
equiv "x3.x5[0].SW" "x3.x5[1].SW"
equiv "x3.x5[0].SW" "x3.x5[2].SW"
equiv "x3.x5[0].SW" "x3.x5[3].SW"
equiv "x3.x5[0].SW" "x3.x5[4].SW"
equiv "x3.x5[0].SW" "x3.x5[5].SW"
equiv "x3.x5[0].SW" "x3.x5[7].SW"
equiv "x3.x5[0].SW" "x3.x5[6].SW"
equiv "x3.x5[0].SW" "x3.x10.Y"
node "x2.x4[0].SW" 1771 3518.54 9705 -929 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 33264 2112 0 0 8976 800 445720 27040 0 0 0 0 0 0 0 0 0 0
equiv "x2.x4[0].SW" "x2.x4[1].SW"
equiv "x2.x4[0].SW" "x2.x4[2].SW"
equiv "x2.x4[0].SW" "x2.x4[3].SW"
equiv "x2.x4[0].SW" "x2.code[2]"
equiv "x2.x4[0].SW" "sample_code2[2]"
node "x2.x3[0].SW" 832 1996.93 8367 -929 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16632 1056 0 0 4488 400 318792 19652 0 0 0 0 0 0 0 0 0 0
equiv "x2.x3[0].SW" "x2.x3[1].SW"
equiv "x2.x3[0].SW" "x2.code[1]"
equiv "x2.x3[0].SW" "sample_code2[1]"
node "x2.x2.SW" 358 2254.77 7633 -929 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8316 528 0 0 2244 200 287227 17588 0 0 0 0 0 0 0 0 0 0
equiv "x2.x2.SW" "x2.code[0]"
equiv "x2.x2.SW" "sample_code2[0]"
node "a_12767_n851#" 240 1.48415 12767 -851 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "x3.x4[0].SW" 1742 3072.62 2996 -929 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 33264 2112 0 0 8976 800 248124 13286 0 0 0 0 0 0 0 0 0 0
equiv "x3.x4[0].SW" "x3.x4[1].SW"
equiv "x3.x4[0].SW" "x3.x4[2].SW"
equiv "x3.x4[0].SW" "x3.x4[3].SW"
equiv "x3.x4[0].SW" "x3.code[2]"
equiv "x3.x4[0].SW" "sample_code3[2]"
node "x3.x3[0].SW" 804 1518.66 1658 -929 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16632 1056 0 0 4488 400 121196 5898 0 0 0 0 0 0 0 0 0 0
equiv "x3.x3[0].SW" "x3.x3[1].SW"
equiv "x3.x3[0].SW" "x3.code[1]"
equiv "x3.x3[0].SW" "sample_code3[1]"
node "x3.OUT" 1525 448.996 102 -1270 p 0 0 0 0 0 0 0 0 4872 284 4872 284 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26892 1496 0 0 8500 704 23524 1340 0 0 0 0 0 0 0 0 0 0
equiv "x3.OUT" "out"
node "x3.x2.SW" 330 1272.38 924 -929 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8316 528 0 0 2244 200 89635 3832 0 0 0 0 0 0 0 0 0 0
equiv "x3.x2.SW" "x3.code[0]"
equiv "x3.x2.SW" "sample_code3[0]"
node "a_6749_n1036#" 1397 286.906 6749 -1036 ndif 0 0 0 0 0 0 0 0 15288 868 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9384 756 20932 1144 0 0 0 0 0 0 0 0 0 0
node "x2.x5[0].delay_signal" 8748 2900.29 6999 -1408 p 0 0 0 0 0 0 0 0 37884 1910 42000 2008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 28047 1560 0 0 39780 3224 338458 15664 0 0 0 0 0 0 0 0 0 0
equiv "x2.x5[0].delay_signal" "x2.x2.delay_signal"
equiv "x2.x5[0].delay_signal" "x2.x5[1].delay_signal"
equiv "x2.x5[0].delay_signal" "x2.x3[0].delay_signal"
equiv "x2.x5[0].delay_signal" "x2.x5[2].delay_signal"
equiv "x2.x5[0].delay_signal" "x2.x3[1].delay_signal"
equiv "x2.x5[0].delay_signal" "x2.x5[3].delay_signal"
equiv "x2.x5[0].delay_signal" "x2.x4[0].delay_signal"
equiv "x2.x5[0].delay_signal" "x2.x5[4].delay_signal"
equiv "x2.x5[0].delay_signal" "x2.x4[1].delay_signal"
equiv "x2.x5[0].delay_signal" "x2.x5[5].delay_signal"
equiv "x2.x5[0].delay_signal" "x2.x4[2].delay_signal"
equiv "x2.x5[0].delay_signal" "x2.x5[7].delay_signal"
equiv "x2.x5[0].delay_signal" "x2.x5[6].delay_signal"
equiv "x2.x5[0].delay_signal" "x2.x4[3].delay_signal"
equiv "x2.x5[0].delay_signal" "x2.x7.delay_signal"
equiv "x2.x5[0].delay_signal" "x2.x6.delay_signal"
equiv "x2.x5[0].delay_signal" "x2.x9.output_stack"
equiv "x2.x5[0].delay_signal" "x2.x8.output_stack"
node "a_6058_n851#" 240 1.71021 6058 -851 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_40_n1036#" 1397 305.528 40 -1036 ndif 0 0 0 0 0 0 0 0 15288 868 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9384 756 20932 1144 0 0 0 0 0 0 0 0 0 0
node "x3.x5[0].delay_signal" 8748 2871.62 290 -1408 p 0 0 0 0 0 0 0 0 37884 1910 42000 2008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 28047 1560 0 0 39780 3224 338458 15664 0 0 0 0 0 0 0 0 0 0
equiv "x3.x5[0].delay_signal" "x3.x2.delay_signal"
equiv "x3.x5[0].delay_signal" "x3.x5[1].delay_signal"
equiv "x3.x5[0].delay_signal" "x3.x3[0].delay_signal"
equiv "x3.x5[0].delay_signal" "x3.x5[2].delay_signal"
equiv "x3.x5[0].delay_signal" "x3.x3[1].delay_signal"
equiv "x3.x5[0].delay_signal" "x3.x5[3].delay_signal"
equiv "x3.x5[0].delay_signal" "x3.x4[0].delay_signal"
equiv "x3.x5[0].delay_signal" "x3.x5[4].delay_signal"
equiv "x3.x5[0].delay_signal" "x3.x4[1].delay_signal"
equiv "x3.x5[0].delay_signal" "x3.x5[5].delay_signal"
equiv "x3.x5[0].delay_signal" "x3.x4[2].delay_signal"
equiv "x3.x5[0].delay_signal" "x3.x5[7].delay_signal"
equiv "x3.x5[0].delay_signal" "x3.x5[6].delay_signal"
equiv "x3.x5[0].delay_signal" "x3.x4[3].delay_signal"
equiv "x3.x5[0].delay_signal" "x3.x7.delay_signal"
equiv "x3.x5[0].delay_signal" "x3.x6.delay_signal"
equiv "x3.x5[0].delay_signal" "x3.x9.output_stack"
equiv "x3.x5[0].delay_signal" "x3.x8.output_stack"
node "a_12839_n851#" 837 106.937 12839 -851 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_12767_n713#" 240 1.52062 12767 -713 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6130_n851#" 837 118.686 6130 -851 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_6058_n713#" 240 1.79361 6058 -713 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12767_n575#" 240 1.60405 12767 -575 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12679_n713#" 837 118.575 12679 -713 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_6058_n575#" 240 1.81628 6058 -575 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5970_n713#" 837 123.118 5970 -713 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_12839_n575#" 837 102.376 12839 -575 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_12767_n437#" 240 1.90816 12767 -437 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6130_n575#" 837 116.267 6130 -575 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_6058_n437#" 240 2.07091 6058 -437 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12767_n299#" 240 2.01605 12767 -299 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12679_n437#" 837 121.126 12679 -437 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_6058_n299#" 240 2.16692 6058 -299 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5970_n437#" 837 125.619 5970 -437 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_12839_n299#" 837 103.469 12839 -299 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_12767_n161#" 240 2.14524 12767 -161 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6130_n299#" 837 117.439 6130 -299 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_6058_n161#" 240 2.28026 6058 -161 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12767_n23#" 240 2.29734 12767 -23 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12679_n161#" 837 171.031 12679 -161 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_6058_n23#" 240 2.41061 6058 -23 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5970_n161#" 837 175.524 5970 -161 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_12839_n23#" 837 166.75 12839 -23 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_12767_115#" 240 4.89865 12767 115 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6130_n23#" 837 173.312 6130 -23 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_6058_115#" 240 5.00318 6058 115 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "x2.OUT" 6903 1824.83 6028 -896 p 0 0 0 0 0 0 0 0 4872 284 4872 284 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127656 8144 0 0 12988 1104 87596 4040 0 0 0 0 0 0 0 0 0 0
equiv "x2.OUT" "x3.x9.input_stack"
equiv "x2.OUT" "x3.x8.input_stack"
equiv "x2.OUT" "x3.IN"
node "a_7364_1122#" 240 5.00318 7364 1122 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_655_1122#" 240 4.76031 655 1122 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7364_1260#" 240 2.41061 7364 1260 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7276_1122#" 837 173.496 7276 1122 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_655_1260#" 240 2.18989 655 1260 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_567_1122#" 837 174.018 567 1122 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_7436_1260#" 837 175.524 7436 1260 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_7364_1398#" 240 2.28026 7364 1398 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_727_1260#" 837 174.527 727 1260 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_655_1398#" 240 2.05954 655 1398 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7364_1536#" 240 2.16692 7364 1536 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7276_1398#" 837 117.439 7276 1398 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_655_1536#" 240 1.991 655 1536 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_567_1398#" 837 121.248 567 1398 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_7436_1536#" 837 125.619 7436 1536 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_7364_1674#" 240 2.07091 7364 1674 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_727_1536#" 837 125.114 727 1536 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_655_1674#" 240 2.41897 655 1674 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7364_1812#" 240 1.81628 7364 1812 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7276_1674#" 837 116.267 7276 1674 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_655_1812#" 240 1.59556 655 1812 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_567_1674#" 837 119.092 567 1674 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_7436_1812#" 837 123.118 7436 1812 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_7364_1950#" 240 1.79361 7364 1950 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_727_1812#" 837 122.071 727 1812 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_655_1950#" 240 1.52062 655 1950 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7364_2088#" 240 1.71021 7364 2088 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7276_1950#" 837 118.686 7276 1950 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_655_2088#" 240 1.48415 655 2088 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_567_1950#" 837 124.603 567 1950 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_13174_2135#" 1397 267.204 13174 2135 ndif 0 0 0 0 0 0 0 0 15288 868 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9384 756 20932 1144 0 0 0 0 0 0 0 0 0 0
node "x1.x2.SW" 379 2029.47 12474 2184 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8316 528 0 0 2244 200 430021 27524 0 0 0 0 0 0 0 0 0 0
equiv "x1.x2.SW" "x1.code[0]"
equiv "x1.x2.SW" "sample_code1[0]"
node "x1.x3[0].SW" 846 2545.73 11618 2184 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16632 1056 0 0 4488 400 407154 25940 0 0 0 0 0 0 0 0 0 0
equiv "x1.x3[0].SW" "x1.x3[1].SW"
equiv "x1.x3[0].SW" "x1.code[1]"
equiv "x1.x3[0].SW" "sample_code1[1]"
node "x1.x4[0].SW" 1763 3553.13 9068 2184 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 33264 2112 0 0 8976 800 391730 23400 0 0 0 0 0 0 0 0 0 0
equiv "x1.x4[0].SW" "x1.x4[1].SW"
equiv "x1.x4[0].SW" "x1.x4[2].SW"
equiv "x1.x4[0].SW" "x1.x4[3].SW"
equiv "x1.x4[0].SW" "x1.code[2]"
equiv "x1.x4[0].SW" "sample_code1[2]"
node "a_6465_2135#" 1397 286.962 6465 2135 ndif 0 0 0 0 0 0 0 0 15288 868 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9384 756 20932 1144 0 0 0 0 0 0 0 0 0 0
node "x4.x2.SW" 350 1606.76 5765 2184 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8316 528 0 0 2244 200 232425 13770 0 0 0 0 0 0 0 0 0 0
equiv "x4.x2.SW" "x4.code[0]"
equiv "x4.x2.SW" "sample_code0[0]"
node "x4.x3[0].SW" 817 2207.62 4909 2184 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16632 1056 0 0 4488 400 209558 12186 0 0 0 0 0 0 0 0 0 0
equiv "x4.x3[0].SW" "x4.x3[1].SW"
equiv "x4.x3[0].SW" "x4.code[1]"
equiv "x4.x3[0].SW" "sample_code0[1]"
node "x4.x4[0].SW" 1734 2949.39 2359 2184 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 33264 2112 0 0 8976 800 194134 9646 0 0 0 0 0 0 0 0 0 0
equiv "x4.x4[0].SW" "x4.x4[1].SW"
equiv "x4.x4[0].SW" "x4.x4[2].SW"
equiv "x4.x4[0].SW" "x4.x4[3].SW"
equiv "x4.x4[0].SW" "x4.code[2]"
equiv "x4.x4[0].SW" "sample_code0[2]"
node "x1.OUT" 6912 3401.67 12737 -896 p 0 0 0 0 0 0 0 0 4872 284 4872 284 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127656 8144 0 0 12988 1104 251291 11158 0 0 0 0 0 0 0 0 0 0
equiv "x1.OUT" "x2.x9.input_stack"
equiv "x1.OUT" "x2.x8.input_stack"
equiv "x1.OUT" "x2.IN"
node "a_13174_2476#" 2184 319.316 13174 2476 pdif 0 0 0 0 0 0 0 0 0 0 15288 868 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9384 756 20932 1144 0 0 0 0 0 0 0 0 0 0
node "a_6465_2476#" 2184 333.784 6465 2476 pdif 0 0 0 0 0 0 0 0 0 0 15288 868 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9384 756 20932 1144 0 0 0 0 0 0 0 0 0 0
node "x1.x5[0].delay_signal" 8748 2890.11 7389 2925 pdif 0 0 0 0 0 0 0 0 37884 1910 42000 2008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 28047 1560 0 0 39780 3224 338458 15664 0 0 0 0 0 0 0 0 0 0
equiv "x1.x5[0].delay_signal" "x1.x2.delay_signal"
equiv "x1.x5[0].delay_signal" "x1.x5[1].delay_signal"
equiv "x1.x5[0].delay_signal" "x1.x3[0].delay_signal"
equiv "x1.x5[0].delay_signal" "x1.x5[2].delay_signal"
equiv "x1.x5[0].delay_signal" "x1.x3[1].delay_signal"
equiv "x1.x5[0].delay_signal" "x1.x5[3].delay_signal"
equiv "x1.x5[0].delay_signal" "x1.x4[0].delay_signal"
equiv "x1.x5[0].delay_signal" "x1.x5[4].delay_signal"
equiv "x1.x5[0].delay_signal" "x1.x4[1].delay_signal"
equiv "x1.x5[0].delay_signal" "x1.x5[5].delay_signal"
equiv "x1.x5[0].delay_signal" "x1.x4[2].delay_signal"
equiv "x1.x5[0].delay_signal" "x1.x5[7].delay_signal"
equiv "x1.x5[0].delay_signal" "x1.x5[6].delay_signal"
equiv "x1.x5[0].delay_signal" "x1.x4[3].delay_signal"
equiv "x1.x5[0].delay_signal" "x1.x7.delay_signal"
equiv "x1.x5[0].delay_signal" "x1.x6.delay_signal"
equiv "x1.x5[0].delay_signal" "x1.x9.output_stack"
equiv "x1.x5[0].delay_signal" "x1.x8.output_stack"
node "x1.x6.SW" 1695 282.948 7029 2602 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8646 550 0 0 45088 2194 41024 2270 0 0 0 0 0 0 0 0 0 0
equiv "x1.x6.SW" "x1.x11.Y"
node "x1.x5[0].SW" 5012 591.632 6921 2602 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 69168 4400 0 0 61216 3630 253707 11534 0 0 0 0 0 0 0 0 0 0
equiv "x1.x5[0].SW" "x1.x5[1].SW"
equiv "x1.x5[0].SW" "x1.x5[2].SW"
equiv "x1.x5[0].SW" "x1.x5[3].SW"
equiv "x1.x5[0].SW" "x1.x5[4].SW"
equiv "x1.x5[0].SW" "x1.x5[5].SW"
equiv "x1.x5[0].SW" "x1.x5[7].SW"
equiv "x1.x5[0].SW" "x1.x5[6].SW"
equiv "x1.x5[0].SW" "x1.x10.Y"
node "x4.x5[0].delay_signal" 8748 2870.79 680 2925 pdif 0 0 0 0 0 0 0 0 37884 1910 42000 2008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 28047 1560 0 0 39780 3224 338458 15664 0 0 0 0 0 0 0 0 0 0
equiv "x4.x5[0].delay_signal" "x4.x2.delay_signal"
equiv "x4.x5[0].delay_signal" "x4.x5[1].delay_signal"
equiv "x4.x5[0].delay_signal" "x4.x3[0].delay_signal"
equiv "x4.x5[0].delay_signal" "x4.x5[2].delay_signal"
equiv "x4.x5[0].delay_signal" "x4.x3[1].delay_signal"
equiv "x4.x5[0].delay_signal" "x4.x5[3].delay_signal"
equiv "x4.x5[0].delay_signal" "x4.x4[0].delay_signal"
equiv "x4.x5[0].delay_signal" "x4.x5[4].delay_signal"
equiv "x4.x5[0].delay_signal" "x4.x4[1].delay_signal"
equiv "x4.x5[0].delay_signal" "x4.x5[5].delay_signal"
equiv "x4.x5[0].delay_signal" "x4.x4[2].delay_signal"
equiv "x4.x5[0].delay_signal" "x4.x5[7].delay_signal"
equiv "x4.x5[0].delay_signal" "x4.x5[6].delay_signal"
equiv "x4.x5[0].delay_signal" "x4.x4[3].delay_signal"
equiv "x4.x5[0].delay_signal" "x4.x7.delay_signal"
equiv "x4.x5[0].delay_signal" "x4.x6.delay_signal"
equiv "x4.x5[0].delay_signal" "x4.x9.output_stack"
equiv "x4.x5[0].delay_signal" "x4.x8.output_stack"
node "x1.x10.A" 807 210.568 6835 2754 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18756 1176 0 0 3168 228 7018 464 0 0 0 0 0 0 0 0 0 0
equiv "x1.x10.A" "x1.code[3]"
equiv "x1.x10.A" "sample_code1[3]"
node "x4.x6.SW" 1695 300.118 320 2602 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8646 550 0 0 45088 2194 41024 2270 0 0 0 0 0 0 0 0 0 0
equiv "x4.x6.SW" "x4.x11.Y"
node "x4.x5[0].SW" 5012 607.974 212 2602 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 69168 4400 0 0 61216 3630 253707 11534 0 0 0 0 0 0 0 0 0 0
equiv "x4.x5[0].SW" "x4.x5[1].SW"
equiv "x4.x5[0].SW" "x4.x5[2].SW"
equiv "x4.x5[0].SW" "x4.x5[3].SW"
equiv "x4.x5[0].SW" "x4.x5[4].SW"
equiv "x4.x5[0].SW" "x4.x5[5].SW"
equiv "x4.x5[0].SW" "x4.x5[7].SW"
equiv "x4.x5[0].SW" "x4.x5[6].SW"
equiv "x4.x5[0].SW" "x4.x10.Y"
node "a_7301_2925#" 1308 8.95136 7301 2925 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "x1.x7.SW" 5534 11096.5 372 2576 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 108288 6816 0 0 21648 1712 1577228 34382 579960 23834 0 0 0 0 0 0 0 0
equiv "x1.x7.SW" "x1.x11.A"
equiv "x1.x7.SW" "x1.code_offset"
equiv "x1.x7.SW" "x2.x7.SW"
equiv "x1.x7.SW" "x2.x11.A"
equiv "x1.x7.SW" "x2.code_offset"
equiv "x1.x7.SW" "x3.x7.SW"
equiv "x1.x7.SW" "x3.x11.A"
equiv "x1.x7.SW" "x3.code_offset"
equiv "x1.x7.SW" "x4.x7.SW"
equiv "x1.x7.SW" "x4.x11.A"
equiv "x1.x7.SW" "x4.code_offset"
equiv "x1.x7.SW" "sample_delay_offset"
node "x4.x10.A" 807 269.593 126 2754 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18756 1176 0 0 3168 228 7018 464 0 0 0 0 0 0 0 0 0 0
equiv "x4.x10.A" "x4.code[3]"
equiv "x4.x10.A" "sample_code0[3]"
node "a_592_2925#" 1308 14.7396 592 2925 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_7389_3063#" 1308 34.8496 7389 3063 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_680_3063#" 1308 40.1834 680 3063 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_7301_3201#" 1308 22.638 7301 3201 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_592_3201#" 1308 81.5002 592 3201 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_7389_3339#" 1308 23.6192 7389 3339 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_680_3339#" 1308 31.9626 680 3339 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_7301_3477#" 1308 29.2079 7301 3477 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "x1.x9.input_stack" 6903 1824.02 6377 2273 ndif 0 0 0 0 0 0 0 0 4872 284 4872 284 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127656 8144 0 0 12988 1104 87831 4046 0 0 0 0 0 0 0 0 0 0
equiv "x1.x9.input_stack" "x1.x8.input_stack"
equiv "x1.x9.input_stack" "x1.IN"
equiv "x1.x9.input_stack" "x4.OUT"
node "a_592_3477#" 1308 95.2755 592 3477 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "x4.x9.input_stack" 5278 1452.85 625 1096 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 100764 6648 0 0 4488 400 63206 2758 0 0 0 0 0 0 0 0 0 0
equiv "x4.x9.input_stack" "x4.x8.input_stack"
equiv "x4.x9.input_stack" "x4.IN"
equiv "x4.x9.input_stack" "in"
node "x1.x5[0].VDD" 45927 150328 -4 -2460 nw 0 0 0 0 33996471 63280 0 0 1625944 58760 297568 16528 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2044160 76152 2192072 76200 1880304 68920 15536052 499368 23601203 518358 0 0 0 0
equiv "x1.x5[0].VDD" "x1.x5[1].VDD"
equiv "x1.x5[0].VDD" "x1.x5[2].VDD"
equiv "x1.x5[0].VDD" "x1.x5[3].VDD"
equiv "x1.x5[0].VDD" "x1.x5[4].VDD"
equiv "x1.x5[0].VDD" "x1.x5[5].VDD"
equiv "x1.x5[0].VDD" "x1.x5[7].VDD"
equiv "x1.x5[0].VDD" "x1.x5[6].VDD"
equiv "x1.x5[0].VDD" "x1.x6.VDD"
equiv "x1.x5[0].VDD" "x1.x11.VPB"
equiv "x1.x5[0].VDD" "x1.x11.VPWR"
equiv "x1.x5[0].VDD" "x1.x10.VPB"
equiv "x1.x5[0].VDD" "x1.x10.VPWR"
equiv "x1.x5[0].VDD" "x1.x8.vdd"
equiv "x1.x5[0].VDD" "x1.VDD"
equiv "x1.x5[0].VDD" "x2.x5[0].VDD"
equiv "x1.x5[0].VDD" "x2.x5[1].VDD"
equiv "x1.x5[0].VDD" "x2.x5[2].VDD"
equiv "x1.x5[0].VDD" "x2.x5[3].VDD"
equiv "x1.x5[0].VDD" "x2.x5[4].VDD"
equiv "x1.x5[0].VDD" "x2.x5[5].VDD"
equiv "x1.x5[0].VDD" "x2.x5[7].VDD"
equiv "x1.x5[0].VDD" "x2.x5[6].VDD"
equiv "x1.x5[0].VDD" "x2.x6.VDD"
equiv "x1.x5[0].VDD" "x2.x11.VPB"
equiv "x1.x5[0].VDD" "x2.x11.VPWR"
equiv "x1.x5[0].VDD" "x2.x10.VPB"
equiv "x1.x5[0].VDD" "x2.x10.VPWR"
equiv "x1.x5[0].VDD" "x2.x8.vdd"
equiv "x1.x5[0].VDD" "x2.VDD"
equiv "x1.x5[0].VDD" "x3.x5[0].VDD"
equiv "x1.x5[0].VDD" "x3.x5[1].VDD"
equiv "x1.x5[0].VDD" "x3.x5[2].VDD"
equiv "x1.x5[0].VDD" "x3.x5[3].VDD"
equiv "x1.x5[0].VDD" "x3.x5[4].VDD"
equiv "x1.x5[0].VDD" "x3.x5[5].VDD"
equiv "x1.x5[0].VDD" "x3.x5[7].VDD"
equiv "x1.x5[0].VDD" "x3.x5[6].VDD"
equiv "x1.x5[0].VDD" "x3.x6.VDD"
equiv "x1.x5[0].VDD" "x3.x11.VPB"
equiv "x1.x5[0].VDD" "x3.x11.VPWR"
equiv "x1.x5[0].VDD" "x3.x10.VPB"
equiv "x1.x5[0].VDD" "x3.x10.VPWR"
equiv "x1.x5[0].VDD" "x3.x8.vdd"
equiv "x1.x5[0].VDD" "x3.VDD"
equiv "x1.x5[0].VDD" "x4.x5[0].VDD"
equiv "x1.x5[0].VDD" "x4.x5[1].VDD"
equiv "x1.x5[0].VDD" "x4.x5[2].VDD"
equiv "x1.x5[0].VDD" "x4.x5[3].VDD"
equiv "x1.x5[0].VDD" "x4.x5[4].VDD"
equiv "x1.x5[0].VDD" "x4.x5[5].VDD"
equiv "x1.x5[0].VDD" "x4.x5[7].VDD"
equiv "x1.x5[0].VDD" "x4.x5[6].VDD"
equiv "x1.x5[0].VDD" "x4.x6.VDD"
equiv "x1.x5[0].VDD" "x4.x11.VPB"
equiv "x1.x5[0].VDD" "x4.x11.VPWR"
equiv "x1.x5[0].VDD" "x4.x10.VPB"
equiv "x1.x5[0].VDD" "x4.x10.VPWR"
equiv "x1.x5[0].VDD" "x4.x8.vdd"
equiv "x1.x5[0].VDD" "x4.VDD"
equiv "x1.x5[0].VDD" "VDD"
substrate "x1.x2.VSS" 0 0 76 1623 ppd 0 0 0 0 0 0 0 0 248960 14272 849186 32034 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1126026 47226 1256148 47208 1011109 41876 14316504 459852 27225433 478506 0 0 0 0
equiv "x1.x2.VSS" "x1.x3[0].VSS"
equiv "x1.x2.VSS" "x1.x3[1].VSS"
equiv "x1.x2.VSS" "x1.x4[0].VSS"
equiv "x1.x2.VSS" "x1.x4[1].VSS"
equiv "x1.x2.VSS" "x1.x4[2].VSS"
equiv "x1.x2.VSS" "x1.x4[3].VSS"
equiv "x1.x2.VSS" "x1.x7.VSS"
equiv "x1.x2.VSS" "x1.x11.VNB"
equiv "x1.x2.VSS" "x1.x11.VGND"
equiv "x1.x2.VSS" "x1.x10.VNB"
equiv "x1.x2.VSS" "x1.x10.VGND"
equiv "x1.x2.VSS" "x1.x9.vss"
equiv "x1.x2.VSS" "x1.VSS"
equiv "x1.x2.VSS" "x2.x2.VSS"
equiv "x1.x2.VSS" "x2.x3[0].VSS"
equiv "x1.x2.VSS" "x2.x3[1].VSS"
equiv "x1.x2.VSS" "x2.x4[0].VSS"
equiv "x1.x2.VSS" "x2.x4[1].VSS"
equiv "x1.x2.VSS" "x2.x4[2].VSS"
equiv "x1.x2.VSS" "x2.x4[3].VSS"
equiv "x1.x2.VSS" "x2.x7.VSS"
equiv "x1.x2.VSS" "x2.x11.VNB"
equiv "x1.x2.VSS" "x2.x11.VGND"
equiv "x1.x2.VSS" "x2.x10.VNB"
equiv "x1.x2.VSS" "x2.x10.VGND"
equiv "x1.x2.VSS" "x2.x9.vss"
equiv "x1.x2.VSS" "x2.VSS"
equiv "x1.x2.VSS" "x3.x2.VSS"
equiv "x1.x2.VSS" "x3.x3[0].VSS"
equiv "x1.x2.VSS" "x3.x3[1].VSS"
equiv "x1.x2.VSS" "x3.x4[0].VSS"
equiv "x1.x2.VSS" "x3.x4[1].VSS"
equiv "x1.x2.VSS" "x3.x4[2].VSS"
equiv "x1.x2.VSS" "x3.x4[3].VSS"
equiv "x1.x2.VSS" "x3.x7.VSS"
equiv "x1.x2.VSS" "x3.x11.VNB"
equiv "x1.x2.VSS" "x3.x11.VGND"
equiv "x1.x2.VSS" "x3.x10.VNB"
equiv "x1.x2.VSS" "x3.x10.VGND"
equiv "x1.x2.VSS" "x3.x9.vss"
equiv "x1.x2.VSS" "x3.VSS"
equiv "x1.x2.VSS" "x4.x2.VSS"
equiv "x1.x2.VSS" "x4.x3[0].VSS"
equiv "x1.x2.VSS" "x4.x3[1].VSS"
equiv "x1.x2.VSS" "x4.x4[0].VSS"
equiv "x1.x2.VSS" "x4.x4[1].VSS"
equiv "x1.x2.VSS" "x4.x4[2].VSS"
equiv "x1.x2.VSS" "x4.x4[3].VSS"
equiv "x1.x2.VSS" "x4.x7.VSS"
equiv "x1.x2.VSS" "x4.x11.VNB"
equiv "x1.x2.VSS" "x4.x11.VGND"
equiv "x1.x2.VSS" "x4.x10.VNB"
equiv "x1.x2.VSS" "x4.x10.VGND"
equiv "x1.x2.VSS" "x4.x9.vss"
equiv "x1.x2.VSS" "x4.VSS"
equiv "x1.x2.VSS" "VSS"
cap "x1.OUT" "a_13174_2135#" 243.931
cap "a_727_1536#" "a_567_1398#" 38.8042
cap "a_567_1398#" "a_567_1122#" 31.6127
cap "x1.x3[0].SW" "a_567_1122#" 0.0894164
cap "x1.x9.input_stack" "a_6465_2135#" 157.771
cap "x2.x10.A" "x1.OUT" 7.6757
cap "a_6130_n299#" "a_6130_n575#" 31.6127
cap "x1.x7.SW" "a_6058_n575#" 1.37591
cap "x2.x3[0].SW" "x2.x5[0].delay_signal" 70.4649
cap "a_7276_1398#" "a_7436_1536#" 38.8042
cap "a_12679_n713#" "x2.x5[0].delay_signal" 32.0043
cap "a_7389_3063#" "a_7389_3339#" 31.6127
cap "x4.x5[0].delay_signal" "x4.x9.input_stack" 370.342
cap "x1.x7.SW" "a_12726_n1964#" 0.364478
cap "x4.x5[0].delay_signal" "a_680_3339#" 0.150221
cap "x1.x7.SW" "x4.x6.SW" 190.038
cap "x2.x2.SW" "a_6058_n713#" 0.102782
cap "x1.x7.SW" "a_6465_2135#" 6.51436
cap "a_7364_1260#" "x1.x9.input_stack" 0.179953
cap "x3.x5[0].SW" "x2.x2.SW" 0.0277577
cap "x1.x2.SW" "x1.x5[0].SW" 12.4475
cap "x4.x9.input_stack" "a_655_1398#" 0.242175
cap "a_12679_n713#" "a_12679_n437#" 31.6127
cap "x1.x5[0].delay_signal" "a_6465_2476#" 0.0118023
cap "a_12726_n2240#" "x2.x5[0].SW" 0.148662
cap "x3.x5[0].delay_signal" "x3.x3[0].SW" 71.4543
cap "a_567_1674#" "a_727_1812#" 38.8042
cap "a_7276_1122#" "x2.x2.SW" 0.0199985
cap "x1.x7.SW" "a_7364_1260#" 0.968687
cap "x2.x5[0].delay_signal" "a_12679_n437#" 0.174332
cap "a_727_1536#" "x4.x6.SW" 0.128416
cap "x4.x6.SW" "a_567_1122#" 0.031012
cap "x3.x2.SW" "x3.x3[0].SW" 459.194
cap "x4.x5[0].delay_signal" "x1.x5[0].VDD" 2018.53
cap "x1.x9.input_stack" "a_7364_1536#" 0.340418
cap "a_7276_1950#" "x1.x5[0].VDD" 1.14617
cap "a_12767_n437#" "x1.x7.SW" 1.2274
cap "x4.x5[0].SW" "x1.x6.SW" 0.0149711
cap "x1.x2.SW" "x2.x5[0].delay_signal" 0.00411306
cap "x1.x7.SW" "a_12767_n161#" 1.02736
cap "a_6105_n1826#" "x2.OUT" 17.4782
cap "x4.x5[0].delay_signal" "x2.x4[0].SW" 0.0040561
cap "x2.OUT" "a_6058_n713#" 1.29601
cap "x3.x5[0].SW" "x2.OUT" 96.6581
cap "a_12767_n713#" "x1.OUT" 1.29601
cap "x1.x7.SW" "a_7364_1536#" 1.11238
cap "x1.x2.SW" "x4.x2.SW" 0.0145699
cap "a_6130_n23#" "x3.x5[0].SW" 0.02202
cap "x4.x9.input_stack" "a_727_1812#" 13.458
cap "a_655_1536#" "x4.x9.input_stack" 0.340418
cap "a_12839_n23#" "a_12767_n23#" 2.2654
cap "x4.x5[0].delay_signal" "x1.x9.input_stack" 127.344
cap "x2.OUT" "x1.x4[0].SW" 0.0433703
cap "x1.x7.SW" "a_6058_n23#" 0.963851
cap "x1.x9.input_stack" "a_7276_1950#" 21.6946
cap "a_12839_n575#" "x2.x6.SW" 0.0810504
cap "a_7276_1122#" "x1.x6.SW" 0.031012
cap "x4.x2.SW" "x4.x3[0].SW" 2717
cap "x1.x4[0].SW" "x1.x6.SW" 0.00392605
cap "a_6130_n23#" "x1.x4[0].SW" 0.0206574
cap "a_5970_n161#" "x1.x5[0].VDD" 1.0898
cap "a_12679_n713#" "a_12767_n575#" 2.2654
cap "a_655_1122#" "x4.x4[0].SW" 1.30442
cap "x1.x5[0].delay_signal" "x1.x5[0].SW" 1007.34
cap "a_12726_n2240#" "x1.OUT" 8.4711
cap "a_7301_3201#" "a_7389_3339#" 70.3566
cap "a_567_1674#" "a_655_1674#" 2.2654
cap "a_6130_n299#" "x3.x5[0].SW" 0.0406604
cap "x4.x5[0].SW" "x4.x4[0].SW" 2.02648
cap "x2.x10.A" "x1.x5[0].VDD" 137.791
cap "x1.x5[0].VDD" "a_13174_2135#" 237.461
cap "x1.x2.SW" "x4.x3[0].SW" 0.0291398
cap "x4.x5[0].delay_signal" "x1.x7.SW" 263.278
cap "x2.x5[0].SW" "x2.x2.SW" 12.4475
cap "a_567_1398#" "x4.x6.SW" 0.0473818
cap "x1.x7.SW" "a_7276_1950#" 18.9459
cap "a_7276_1398#" "a_7276_1674#" 31.6127
cap "x1.x3[0].SW" "a_6465_2135#" 0.0095503
cap "x1.x5[0].VDD" "a_727_1812#" 2.77871
cap "x2.x5[0].delay_signal" "a_12767_n851#" 2.2654
cap "x4.x9.input_stack" "a_680_3063#" 9.20721
cap "x1.x5[0].VDD" "a_7436_1536#" 1.66702
cap "a_680_3063#" "a_680_3339#" 31.6127
cap "x1.x5[0].SW" "a_7389_3339#" 0.148662
cap "x3.x5[0].delay_signal" "a_6105_n1826#" 70.2445
cap "x1.x7.SW" "a_655_1398#" 1.02857
cap "x2.x2.SW" "x3.x6.SW" 0.0039803
cap "x3.x5[0].delay_signal" "x3.x5[0].SW" 1007.34
cap "a_592_3201#" "a_680_3063#" 70.3566
cap "a_727_1536#" "x4.x5[0].delay_signal" 0.174332
cap "x3.x5[0].SW" "a_6017_n2240#" 0.148662
cap "x3.x2.SW" "x3.x5[0].SW" 12.4479
cap "a_6749_n1036#" "x1.x5[0].VDD" 235.057
cap "a_12839_n851#" "a_12767_n713#" 2.2654
cap "x1.x4[0].SW" "a_7364_1812#" 0.128906
cap "x1.x4[0].SW" "x4.x4[0].SW" 0.0683436
cap "x4.x9.input_stack" "a_655_1674#" 0.504618
cap "a_12839_n575#" "x2.x5[0].SW" 0.0665474
cap "a_6749_n1036#" "a_6130_n851#" 3.47594
cap "x3.x3[0].SW" "x3.x4[0].SW" 882.431
cap "a_6749_n1036#" "x2.x4[0].SW" 0.00895924
cap "a_7301_3477#" "x1.x6.SW" 0.0510655
cap "a_6749_n1239#" "x2.OUT" 150.218
cap "x2.x5[0].SW" "x2.OUT" 0.123258
cap "a_680_3063#" "x1.x5[0].VDD" 94.7151
cap "x1.x7.SW" "a_5970_n161#" 12.0663
cap "x1.x9.input_stack" "a_7436_1536#" 13.458
cap "a_655_2088#" "x4.x9.input_stack" 1.95981
cap "a_12726_n2240#" "a_12814_n2102#" 70.3566
cap "x1.x7.SW" "x2.x10.A" 29.3316
cap "x1.x5[0].delay_signal" "x1.x2.SW" 24.3783
cap "a_40_n1239#" "x3.x5[0].delay_signal" 8.87454
cap "a_5970_n437#" "x3.x6.SW" 0.128416
cap "x2.x5[0].delay_signal" "a_12814_n1826#" 70.2445
cap "x2.OUT" "x3.x6.SW" 93.3019
cap "x1.x7.SW" "a_727_1812#" 15.4542
cap "a_655_1536#" "x1.x7.SW" 1.11238
cap "a_13174_2476#" "x1.x5[0].SW" 1.2719
cap "a_6130_n23#" "x3.x6.SW" 0.031012
cap "x1.x7.SW" "a_7436_1536#" 13.3142
cap "x1.x5[0].delay_signal" "a_7436_1812#" 32.0043
cap "x1.x10.A" "a_7301_2925#" 0.268565
cap "a_655_2088#" "x1.x5[0].VDD" 0.128668
cap "x1.x7.SW" "a_6749_n1036#" 6.51573
cap "x4.x5[0].SW" "a_6465_2476#" 1.2719
cap "a_727_1536#" "a_727_1812#" 31.6127
cap "x1.x3[0].SW" "x4.x5[0].delay_signal" 0.0463802
cap "a_727_1536#" "a_655_1536#" 2.2654
cap "x2.x3[0].SW" "x3.x3[0].SW" 0.0320051
cap "a_6058_n851#" "x2.x2.SW" 0.0823356
cap "a_592_2925#" "x4.x5[0].SW" 39.0091
cap "a_6130_n299#" "x3.x6.SW" 0.0473818
cap "a_12726_n2240#" "x1.x5[0].VDD" 149.13
cap "a_727_1260#" "a_655_1260#" 2.2654
cap "a_12839_n575#" "x1.OUT" 29.9885
cap "a_6105_n2378#" "x2.OUT" 8.32117
cap "x3.x5[0].delay_signal" "a_6749_n1239#" 0.0118023
cap "x1.x7.SW" "a_680_3063#" 0.364478
cap "a_655_1812#" "a_727_1812#" 2.2654
cap "a_6017_n1964#" "a_6105_n1826#" 70.3566
cap "a_567_1398#" "a_655_1398#" 2.2654
cap "a_6017_n1964#" "x3.x5[0].SW" 0.419625
cap "a_7276_1398#" "x1.x6.SW" 0.0473818
cap "a_12767_n23#" "x1.OUT" 0.179953
cap "x4.x9.input_stack" "a_655_1950#" 1.29601
cap "x3.x5[0].delay_signal" "x3.x6.SW" 163.55
cap "x1.x7.SW" "a_6058_n299#" 1.10755
cap "a_12839_n299#" "a_12679_n437#" 38.8042
cap "x1.x7.SW" "a_12767_n713#" 1.54756
cap "x1.x7.SW" "a_655_1674#" 1.22861
cap "a_592_3477#" "x4.x5[0].SW" 0.102077
cap "x1.x5[0].delay_signal" "a_7364_2088#" 2.2654
cap "x3.x5[0].SW" "x3.x4[0].SW" 2.02833
cap "a_12679_n161#" "a_12767_n23#" 2.2654
cap "x4.x9.input_stack" "x2.x2.SW" 0.0420695
cap "x4.x5[0].delay_signal" "x4.x6.SW" 163.55
cap "x4.x5[0].delay_signal" "a_6465_2135#" 8.92403
cap "a_655_2088#" "x1.x7.SW" 1.66644
cap "a_6058_n851#" "x2.OUT" 1.95981
cap "a_7276_1950#" "a_6465_2135#" 3.47594
cap "x1.x3[0].SW" "a_13174_2135#" 0.0339514
cap "x1.x5[0].delay_signal" "a_7436_1260#" 0.080526
cap "x1.x10.A" "x1.x5[0].VDD" 204.814
cap "a_7276_1674#" "x1.x9.input_stack" 13.6434
cap "x1.x5[0].SW" "x4.x5[0].SW" 0.0179314
cap "x1.x5[0].delay_signal" "a_7389_3339#" 0.150221
cap "a_727_1536#" "a_655_1674#" 2.2654
cap "a_7301_2925#" "x1.x6.SW" 7.07007
cap "a_12726_n2240#" "x1.x7.SW" 0.189849
cap "a_655_1536#" "a_567_1398#" 2.2654
cap "x1.x7.SW" "a_6058_n161#" 1.02373
cap "a_6017_n2240#" "a_6105_n2378#" 70.3566
cap "a_7276_1674#" "x1.x7.SW" 3.83528
cap "x2.x2.SW" "x1.x5[0].VDD" 4.58798
cap "x4.x5[0].SW" "a_567_1950#" 0.169228
cap "a_12839_n851#" "a_12839_n575#" 31.6127
cap "x1.x10.A" "x1.x9.input_stack" 8.6841
cap "x2.x2.SW" "a_6130_n851#" 1.86411
cap "a_5970_n437#" "a_5970_n713#" 31.6127
cap "x2.x4[0].SW" "x2.x2.SW" 0.0147917
cap "a_5970_n713#" "x2.OUT" 13.458
cap "x1.x5[0].SW" "a_7276_1122#" 0.02202
cap "a_6058_115#" "x1.x7.SW" 0.566341
cap "x1.x5[0].SW" "x1.x4[0].SW" 2.01487
cap "a_567_1674#" "x4.x4[0].SW" 0.132703
cap "x3.x5[0].SW" "x2.x5[0].delay_signal" 0.192577
cap "a_7276_1122#" "x2.x3[0].SW" 0.0237203
cap "x3.x5[0].delay_signal" "a_6058_n851#" 2.2654
cap "x4.x2.SW" "x4.x5[0].SW" 12.4769
cap "x4.x6.SW" "a_727_1812#" 0.243549
cap "x1.x10.A" "x1.x7.SW" 29.3316
cap "x1.x5[0].delay_signal" "a_13174_2476#" 8.87454
cap "x1.x9.input_stack" "x2.x2.SW" 0.0420695
cap "a_6058_n437#" "a_6130_n575#" 2.2654
cap "a_12839_n575#" "x1.x5[0].VDD" 0.48429
cap "a_5970_n437#" "x1.x5[0].VDD" 1.66702
cap "x1.x7.SW" "a_655_1950#" 1.54877
cap "x2.OUT" "x1.x5[0].VDD" 664.816
cap "a_12679_n713#" "x2.x6.SW" 0.243549
cap "x1.x5[0].VDD" "x1.x6.SW" 586.324
cap "x2.OUT" "a_6130_n851#" 21.6946
cap "a_7301_3477#" "a_7301_3201#" 31.6127
cap "x1.x7.SW" "x2.x2.SW" 60.8955
cap "x2.x6.SW" "x2.x5[0].delay_signal" 163.55
cap "x4.x5[0].delay_signal" "a_7276_1950#" 0.0522161
cap "x2.x4[0].SW" "x2.OUT" 0.146063
cap "x4.x5[0].SW" "x4.x3[0].SW" 0.693916
cap "x4.x9.input_stack" "x4.x4[0].SW" 12.2108
cap "x4.x2.SW" "a_7276_1122#" 5.32986
cap "a_6130_n23#" "x2.x4[0].SW" 0.0693313
cap "x4.x2.SW" "x1.x4[0].SW" 3128.72
cap "x3.x5[0].delay_signal" "a_5970_n713#" 32.0043
cap "x1.x5[0].SW" "a_7301_3477#" 0.102077
cap "x3.x2.SW" "x4.x9.input_stack" 0.0276479
cap "a_7389_3063#" "a_7301_2925#" 70.3566
cap "x1.x2.SW" "a_7276_1122#" 0.0654348
cap "x2.x6.SW" "a_12679_n437#" 0.128416
cap "a_6058_n23#" "a_5970_n161#" 2.2654
cap "x1.x2.SW" "x1.x4[0].SW" 0.0582796
cap "x2.x2.SW" "a_567_1122#" 0.0199985
cap "x2.x6.SW" "a_12814_n2378#" 0.0510655
cap "x1.x9.input_stack" "x1.x6.SW" 93.3019
cap "a_7364_1536#" "a_7436_1536#" 2.2654
cap "a_12839_n575#" "x1.x7.SW" 3.82198
cap "x2.x3[0].SW" "x2.x5[0].SW" 0.663864
cap "a_5970_n437#" "x1.x7.SW" 12.8228
cap "a_592_2925#" "x4.x10.A" 0.268565
cap "x1.x5[0].VDD" "x4.x4[0].SW" 43.3029
cap "x4.x3[0].SW" "x1.x4[0].SW" 0.0341718
cap "x1.x7.SW" "x2.OUT" 257.653
cap "x3.x5[0].delay_signal" "x1.x5[0].VDD" 2018.72
cap "x1.x7.SW" "a_12767_n23#" 0.96748
cap "x1.x7.SW" "x1.x6.SW" 190.038
cap "a_6130_n23#" "x1.x7.SW" 2.4629
cap "a_6017_n2240#" "x1.x5[0].VDD" 158.902
cap "x3.x2.SW" "x1.x5[0].VDD" 4.47313
cap "x2.x5[0].delay_signal" "x2.x5[0].SW" 1007.34
cap "a_6749_n1239#" "x2.x5[0].delay_signal" 8.87454
cap "x3.x5[0].delay_signal" "a_6130_n851#" 38.7857
cap "x3.x5[0].delay_signal" "a_40_n1036#" 8.92403
cap "x3.x5[0].delay_signal" "x2.x4[0].SW" 0.024577
cap "x4.x5[0].delay_signal" "a_727_1812#" 32.0043
cap "a_12726_n2240#" "a_12726_n1964#" 31.6127
cap "x3.x10.A" "x2.OUT" 8.6841
cap "a_12767_n299#" "a_12679_n437#" 2.2654
cap "x3.x2.SW" "a_40_n1036#" 1.69257
cap "x3.x2.SW" "x2.x4[0].SW" 0.0147917
cap "x2.x5[0].delay_signal" "x3.x6.SW" 0.362389
cap "x1.x9.input_stack" "a_7364_1812#" 0.79321
cap "a_6130_n299#" "x1.x7.SW" 2.94059
cap "a_12814_n2378#" "x2.x5[0].SW" 0.102077
cap "x1.x5[0].SW" "a_7276_1398#" 0.0406604
cap "a_7389_3063#" "x1.x5[0].VDD" 101.304
cap "x1.x5[0].SW" "x1.OUT" 0.113368
cap "a_7364_2088#" "x1.x4[0].SW" 0.08097
cap "x1.x7.SW" "a_7364_1812#" 1.38075
cap "x1.x7.SW" "x4.x4[0].SW" 69.355
cap "x1.x5[0].delay_signal" "x1.x4[0].SW" 333.13
cap "x4.x5[0].delay_signal" "a_680_3063#" 31.9662
cap "x3.x5[0].delay_signal" "x1.x7.SW" 261.486
cap "a_592_2925#" "x4.x9.input_stack" 17.4782
cap "a_12679_n713#" "x1.OUT" 16.5639
cap "a_7301_3201#" "a_7301_2925#" 31.6127
cap "x1.x7.SW" "a_6017_n2240#" 0.189849
cap "a_7276_1122#" "a_7436_1260#" 38.8042
cap "x3.x2.SW" "x1.x7.SW" 1.52428
cap "a_7276_1122#" "a_7364_1122#" 2.20314
cap "a_592_2925#" "a_592_3201#" 31.6127
cap "a_7364_1122#" "x1.x4[0].SW" 0.7902
cap "x4.x9.input_stack" "x3.x4[0].SW" 0.0362473
cap "x2.x5[0].delay_signal" "x1.OUT" 371.137
cap "x2.x2.SW" "a_6058_n575#" 0.131611
cap "a_7389_3063#" "x1.x9.input_stack" 9.20721
cap "a_567_1122#" "x4.x4[0].SW" 17.6563
cap "x1.x5[0].SW" "a_7301_2925#" 39.0091
cap "a_6465_2476#" "x1.x5[0].VDD" 226.657
cap "x1.x3[0].SW" "x2.OUT" 0.0509787
cap "a_592_3477#" "x4.x9.input_stack" 8.32117
cap "a_6017_n1964#" "x1.x5[0].VDD" 101.672
cap "x4.x2.SW" "a_7276_1398#" 6.54066
cap "a_12839_n23#" "a_12767_115#" 2.20314
cap "x2.x5[0].delay_signal" "a_12679_n161#" 0.080526
cap "a_655_2088#" "x4.x5[0].delay_signal" 2.2654
cap "x3.x2.SW" "a_567_1122#" 0.0128819
cap "a_655_1812#" "x4.x4[0].SW" 0.181159
cap "a_592_3477#" "a_680_3339#" 70.3566
cap "a_12679_n437#" "x1.OUT" 16.5639
cap "a_6130_n23#" "x1.x3[0].SW" 0.0245719
cap "a_592_2925#" "x1.x5[0].VDD" 113.012
cap "x2.x6.SW" "a_12814_n1826#" 7.07007
cap "x1.x4[0].SW" "a_7364_1674#" 0.169819
cap "x1.x7.SW" "a_7389_3063#" 0.364478
cap "a_12814_n2378#" "x1.OUT" 8.32117
cap "a_592_3477#" "a_592_3201#" 31.6127
cap "a_567_1674#" "a_567_1950#" 31.6127
cap "a_6105_n2102#" "x2.OUT" 8.66384
cap "x1.x2.SW" "x1.OUT" 55.4533
cap "x3.x5[0].SW" "a_6130_n575#" 0.0665474
cap "x1.x5[0].VDD" "x3.x4[0].SW" 43.2136
cap "a_12679_n161#" "a_12679_n437#" 31.6127
cap "a_6058_n575#" "x2.OUT" 0.79321
cap "a_6465_2476#" "x1.x9.input_stack" 150.432
cap "a_12839_n23#" "a_12839_n299#" 31.6127
cap "x3.x5[0].SW" "x3.x3[0].SW" 0.67095
cap "x3.x5[0].delay_signal" "x3.OUT" 126.628
cap "x2.x4[0].SW" "x3.x4[0].SW" 0.0591667
cap "a_592_3477#" "x1.x5[0].VDD" 115.127
cap "x4.x9.input_stack" "x2.x3[0].SW" 0.049341
cap "a_7276_1674#" "a_7276_1950#" 31.6127
cap "a_7364_1950#" "a_7436_1812#" 2.2654
cap "a_7301_3201#" "x1.x5[0].VDD" 103.028
cap "a_7301_3477#" "a_7389_3339#" 70.3566
cap "x3.x2.SW" "x3.OUT" 0.106948
cap "a_12839_n851#" "a_12679_n713#" 38.8042
cap "x4.x9.input_stack" "a_567_1950#" 21.6946
cap "a_12839_n299#" "x2.x6.SW" 0.0473818
cap "a_567_1398#" "x4.x4[0].SW" 0.281413
cap "x1.x3[0].SW" "x4.x4[0].SW" 0.0630133
cap "x1.x7.SW" "a_6465_2476#" 1.1676
cap "a_12839_n851#" "x2.x5[0].delay_signal" 38.7857
cap "x3.x5[0].delay_signal" "x1.x3[0].SW" 0.00248041
cap "a_6017_n1964#" "x1.x7.SW" 0.364478
cap "x1.x5[0].SW" "x1.x5[0].VDD" 3838.21
cap "a_592_2925#" "x1.x7.SW" 2.73349
cap "x1.x10.A" "x4.x5[0].delay_signal" 0.413146
cap "x2.x5[0].SW" "a_12814_n1826#" 39.0091
cap "a_12814_n2378#" "a_12814_n2102#" 31.6127
cap "x1.OUT" "a_12767_n575#" 0.79321
cap "a_5970_n161#" "a_6058_n161#" 2.2654
cap "a_6058_n23#" "x2.x2.SW" 0.519715
cap "x2.x3[0].SW" "x1.x5[0].VDD" 20.5442
cap "x4.x2.SW" "x4.x9.input_stack" 0.261376
cap "x1.x9.input_stack" "a_7301_3201#" 8.66384
cap "a_12767_n437#" "a_12839_n575#" 2.2654
cap "x1.x7.SW" "x3.x4[0].SW" 8.86387
cap "x1.OUT" "a_12767_n851#" 1.95981
cap "a_12679_n713#" "x1.x5[0].VDD" 2.77871
cap "a_6105_n2102#" "a_6017_n2240#" 70.3566
cap "a_567_1950#" "x1.x5[0].VDD" 1.14617
cap "x2.x4[0].SW" "x2.x3[0].SW" 4666.98
cap "x1.x2.SW" "x4.x9.input_stack" 0.129715
cap "x2.x5[0].delay_signal" "x1.x5[0].VDD" 2018.91
cap "x4.x9.input_stack" "a_655_1260#" 0.179953
cap "a_592_3477#" "x1.x7.SW" 0.328119
cap "x1.x5[0].delay_signal" "x1.OUT" 127.315
cap "a_12839_n299#" "a_12767_n299#" 2.2654
cap "x1.x5[0].SW" "x1.x9.input_stack" 96.6581
cap "x1.x7.SW" "a_7301_3201#" 0.638094
cap "x4.x6.SW" "x4.x4[0].SW" 0.00975508
cap "x2.x5[0].delay_signal" "a_6130_n851#" 0.0522161
cap "a_7276_1398#" "a_7436_1260#" 38.8042
cap "a_567_1122#" "x3.x4[0].SW" 0.017085
cap "a_7276_1674#" "a_7436_1536#" 38.8042
cap "a_12839_n299#" "x2.x5[0].SW" 0.0406604
cap "x2.x4[0].SW" "x2.x5[0].delay_signal" 322.154
cap "x4.x9.input_stack" "x4.x3[0].SW" 0.326229
cap "x1.x9.input_stack" "x2.x3[0].SW" 0.049341
cap "x4.x2.SW" "x1.x5[0].VDD" 4.64252
cap "x1.x5[0].VDD" "a_12679_n437#" 1.66702
cap "a_6058_n23#" "x2.OUT" 0.179953
cap "a_12814_n2378#" "x1.x5[0].VDD" 118.19
cap "x3.x5[0].SW" "a_6105_n1826#" 39.0091
cap "x1.x5[0].SW" "x1.x7.SW" 40.176
cap "x4.x5[0].SW" "x1.x4[0].SW" 0.0273801
cap "x3.x6.SW" "a_6130_n575#" 0.0810504
cap "x1.x2.SW" "x1.x5[0].VDD" 4.65177
cap "a_6130_n23#" "a_6058_n23#" 2.2654
cap "x1.x7.SW" "x2.x3[0].SW" 31.3235
cap "a_12814_n1826#" "x1.OUT" 17.4782
cap "x1.x5[0].delay_signal" "a_7301_2925#" 70.2445
cap "a_655_1950#" "a_727_1812#" 2.2654
cap "x1.x7.SW" "a_12679_n713#" 15.3286
cap "a_12767_115#" "x1.OUT" 0.133615
cap "x1.x5[0].VDD" "a_7436_1812#" 2.77871
cap "x4.x5[0].delay_signal" "x1.x6.SW" 0.362389
cap "x4.x3[0].SW" "x1.x5[0].VDD" 20.6756
cap "x1.x7.SW" "a_567_1950#" 18.9459
cap "x4.x2.SW" "x1.x9.input_stack" 0.87064
cap "a_7276_1950#" "x1.x6.SW" 1.78728
cap "x1.x7.SW" "x2.x5[0].delay_signal" 264.266
cap "a_12839_n851#" "a_12767_n851#" 2.2654
cap "x2.x3[0].SW" "a_567_1122#" 0.0237203
cap "a_7276_1122#" "x1.x4[0].SW" 7.46847
cap "x1.x2.SW" "x1.x9.input_stack" 0.138444
cap "a_40_n1239#" "x3.x5[0].SW" 1.2719
cap "a_12839_n23#" "x2.x6.SW" 0.031012
cap "a_13174_2476#" "x1.OUT" 144.588
cap "x4.x2.SW" "x1.x7.SW" 31.1164
cap "a_6017_n1964#" "a_6105_n2102#" 70.3566
cap "a_12839_n299#" "x1.OUT" 29.8997
cap "x1.x7.SW" "a_12679_n437#" 13.1886
cap "x3.x10.A" "x2.x5[0].delay_signal" 0.413146
cap "x1.x7.SW" "a_12814_n2378#" 0.328119
cap "x1.x9.input_stack" "a_7436_1812#" 13.458
cap "a_6749_n1036#" "x2.x2.SW" 6.989
cap "a_5970_n437#" "a_5970_n161#" 31.6127
cap "x1.x9.input_stack" "x4.x3[0].SW" 0.000547447
cap "a_5970_n161#" "x2.OUT" 13.458
cap "x1.x2.SW" "x1.x7.SW" 6982.79
cap "x1.x5[0].VDD" "a_12767_n851#" 0.128668
cap "x1.x7.SW" "a_655_1260#" 0.968687
cap "a_6130_n23#" "a_5970_n161#" 38.8042
cap "a_12839_n299#" "a_12679_n161#" 38.8042
cap "a_12814_n2102#" "a_12814_n1826#" 31.6127
cap "x4.x5[0].delay_signal" "x4.x4[0].SW" 334.469
cap "x4.x2.SW" "a_567_1122#" 0.198761
cap "a_6465_2476#" "a_6465_2135#" 12.1079
cap "a_7364_2088#" "x1.x5[0].VDD" 0.128668
cap "x1.x7.SW" "a_7436_1812#" 15.4542
cap "x1.x5[0].delay_signal" "x1.x5[0].VDD" 2019.4
cap "x1.x7.SW" "x4.x3[0].SW" 28.6954
cap "a_6749_n1239#" "x3.x5[0].SW" 0.693197
cap "x4.x9.input_stack" "a_727_1260#" 13.458
cap "x3.x5[0].SW" "x2.x5[0].SW" 0.0179314
cap "a_592_2925#" "x4.x6.SW" 7.07007
cap "a_655_1398#" "x4.x4[0].SW" 0.552436
cap "x1.x2.SW" "a_567_1122#" 0.0654348
cap "x1.x5[0].SW" "x1.x3[0].SW" 0.663864
cap "a_655_1260#" "a_567_1122#" 2.2654
cap "a_6058_n299#" "x2.x2.SW" 0.238628
cap "x1.x6.SW" "a_7436_1536#" 0.128416
cap "x1.x5[0].VDD" "a_7436_1260#" 1.0898
cap "a_6130_n299#" "a_5970_n161#" 38.8042
cap "a_12839_n23#" "x2.x5[0].SW" 0.02202
cap "a_6105_n1826#" "x3.x6.SW" 7.07007
cap "a_6749_n1036#" "x2.OUT" 157.196
cap "x1.x5[0].VDD" "a_7389_3339#" 159.094
cap "a_7364_1398#" "a_7436_1260#" 2.2654
cap "x3.x5[0].SW" "x3.x6.SW" 787.553
cap "x4.x3[0].SW" "a_567_1122#" 0.33572
cap "x1.x9.input_stack" "a_7364_2088#" 1.95981
cap "x1.x7.SW" "a_12767_n575#" 1.37954
cap "a_592_3477#" "x4.x6.SW" 0.0510655
cap "x1.x5[0].delay_signal" "x1.x9.input_stack" 370.892
cap "x2.x6.SW" "x2.x5[0].SW" 787.553
cap "a_12814_n1826#" "x1.x5[0].VDD" 114.528
cap "a_727_1260#" "x1.x5[0].VDD" 1.0898
cap "x3.x5[0].delay_signal" "a_5970_n161#" 0.080526
cap "x1.x3[0].SW" "x2.x5[0].delay_signal" 0.00248041
cap "x1.x7.SW" "a_12767_n851#" 1.66523
cap "a_5970_n713#" "a_6130_n575#" 38.8042
cap "x1.x9.input_stack" "a_7436_1260#" 13.458
cap "x4.x10.A" "x4.x5[0].SW" 51.9259
cap "a_5970_n437#" "a_6058_n299#" 2.2654
cap "x1.x7.SW" "a_7364_2088#" 1.66644
cap "x2.x2.SW" "a_6058_n161#" 0.343102
cap "x4.x9.input_stack" "x3.x3[0].SW" 0.0315247
cap "x1.x7.SW" "a_6058_n437#" 1.22377
cap "x1.x9.input_stack" "a_7389_3339#" 8.4711
cap "x1.x5[0].delay_signal" "x1.x7.SW" 261.726
cap "x1.x9.input_stack" "a_7364_1122#" 0.133615
cap "a_6058_n299#" "x2.OUT" 0.340418
cap "a_655_1536#" "x4.x4[0].SW" 0.362155
cap "x1.x3[0].SW" "x4.x2.SW" 0.0157533
cap "x3.x5[0].SW" "a_6105_n2378#" 0.102077
cap "x1.x2.SW" "x1.x3[0].SW" 6509.79
cap "x1.x7.SW" "a_7436_1260#" 12.5535
cap "a_13174_2476#" "x1.x5[0].VDD" 230.452
cap "a_12839_n299#" "x1.x5[0].VDD" 0.48429
cap "x1.x7.SW" "a_7364_1122#" 0.568949
cap "x1.x7.SW" "a_7389_3339#" 0.189849
cap "x3.x5[0].delay_signal" "a_6749_n1036#" 0.654296
cap "a_6058_115#" "x2.x2.SW" 0.819754
cap "x4.x5[0].delay_signal" "a_6465_2476#" 8.87454
cap "a_12839_n23#" "x1.OUT" 29.0441
cap "x4.x6.SW" "a_567_1950#" 1.78728
cap "x1.x9.input_stack" "a_7364_1674#" 0.504618
cap "a_7276_1398#" "a_7276_1122#" 31.6127
cap "a_567_1674#" "x4.x5[0].SW" 0.0665474
cap "a_7276_1398#" "x1.x4[0].SW" 0.173845
cap "a_12726_n1964#" "x2.x5[0].delay_signal" 31.9662
cap "a_6130_n851#" "a_6130_n575#" 31.6127
cap "x3.x3[0].SW" "x1.x5[0].VDD" 20.5119
cap "a_6749_n1239#" "x2.x5[0].SW" 1.2719
cap "x1.x3[0].SW" "x4.x3[0].SW" 0.0315067
cap "x4.x5[0].delay_signal" "a_592_2925#" 70.2445
cap "a_6130_n299#" "a_6058_n299#" 2.2654
cap "a_7364_1950#" "x1.x4[0].SW" 0.100893
cap "x1.x7.SW" "a_12814_n1826#" 2.73349
cap "x1.x7.SW" "a_727_1260#" 12.5535
cap "x2.OUT" "a_6058_n161#" 0.242175
cap "x2.x6.SW" "x1.OUT" 92.779
cap "a_12839_n23#" "a_12679_n161#" 38.8042
cap "x1.x7.SW" "a_12767_115#" 0.568298
cap "x3.x3[0].SW" "a_40_n1036#" 0.0339514
cap "x1.x7.SW" "a_7364_1674#" 1.22861
cap "x2.x4[0].SW" "x3.x3[0].SW" 0.0295833
cap "x4.x2.SW" "x4.x6.SW" 0.00421428
cap "a_6749_n1239#" "x3.x6.SW" 2.08202
cap "x2.x5[0].SW" "x3.x6.SW" 0.0149711
cap "x4.x2.SW" "a_6465_2135#" 1.69257
cap "a_7276_1674#" "x1.x6.SW" 0.0810504
cap "a_655_1674#" "x4.x4[0].SW" 0.250125
cap "x2.x6.SW" "a_12679_n161#" 0.0790112
cap "a_655_1122#" "x4.x9.input_stack" 0.133615
cap "x4.x9.input_stack" "x4.x5[0].SW" 96.6581
cap "x1.x2.SW" "a_6465_2135#" 0.00882311
cap "a_727_1536#" "a_727_1260#" 31.6127
cap "a_727_1260#" "a_567_1122#" 38.8042
cap "a_6058_115#" "x2.OUT" 0.133615
cap "x4.x5[0].SW" "a_680_3339#" 0.148662
cap "a_655_2088#" "x4.x4[0].SW" 0.106168
cap "x1.x7.SW" "a_6130_n575#" 3.78274
cap "a_592_3201#" "x4.x5[0].SW" 0.235079
cap "a_6058_115#" "a_6130_n23#" 2.20314
cap "a_12839_n299#" "x1.x7.SW" 2.97982
cap "a_6130_n299#" "a_6058_n161#" 2.2654
cap "x4.x6.SW" "x4.x3[0].SW" 0.00552004
cap "x4.x3[0].SW" "a_6465_2135#" 0.0339514
cap "a_12767_n299#" "x1.OUT" 0.340418
cap "x1.x5[0].SW" "x4.x5[0].delay_signal" 0.192577
cap "a_12767_n437#" "a_12679_n437#" 2.2654
cap "x1.x10.A" "x1.x6.SW" 4.66277
cap "x1.x7.SW" "x3.x3[0].SW" 0.450852
cap "a_5970_n713#" "a_6058_n713#" 2.2654
cap "x1.x5[0].delay_signal" "x1.x3[0].SW" 73.1421
cap "x1.x5[0].SW" "a_7276_1950#" 0.169228
cap "x2.x5[0].SW" "x1.OUT" 96.6581
cap "x2.x6.SW" "a_12814_n2102#" 0.0997931
cap "x4.x5[0].delay_signal" "x2.x3[0].SW" 0.00095807
cap "x4.x5[0].SW" "x1.x5[0].VDD" 3803.59
cap "x4.x9.input_stack" "x1.x4[0].SW" 0.205723
cap "a_7276_1674#" "a_7364_1812#" 2.2654
cap "x2.x2.SW" "x2.OUT" 18.0179
cap "a_6105_n2378#" "x3.x6.SW" 0.0510655
cap "x4.x5[0].delay_signal" "a_567_1950#" 38.7857
cap "a_6130_n23#" "x2.x2.SW" 13.0959
cap "a_12839_n851#" "x2.x6.SW" 1.78728
cap "a_6105_n1826#" "x1.x5[0].VDD" 120.101
cap "x3.x3[0].SW" "a_567_1122#" 0.0147625
cap "x3.x5[0].SW" "x1.x5[0].VDD" 3837.71
cap "a_6130_n851#" "a_6058_n713#" 2.2654
cap "x3.x5[0].SW" "a_6130_n851#" 0.169228
cap "a_567_1398#" "a_727_1260#" 38.8042
cap "a_12839_n23#" "x1.x5[0].VDD" 0.48429
cap "x4.x5[0].SW" "x1.x9.input_stack" 0.123258
cap "x4.x2.SW" "x4.x5[0].delay_signal" 32.1104
cap "x1.x5[0].VDD" "x1.x4[0].SW" 43.2922
cap "a_592_2925#" "a_680_3063#" 70.3566
cap "x1.x5[0].delay_signal" "a_6465_2135#" 0.654296
cap "x4.x2.SW" "a_7276_1950#" 1.80715
cap "a_6130_n299#" "x2.x2.SW" 6.71965
cap "a_655_1950#" "x4.x4[0].SW" 0.13648
cap "a_7364_1398#" "x1.x4[0].SW" 0.332687
cap "a_5970_n437#" "x2.OUT" 13.458
cap "x2.x6.SW" "x1.x5[0].VDD" 561.687
cap "x1.x2.SW" "x4.x5[0].delay_signal" 0.0242155
cap "a_7276_1122#" "x2.x4[0].SW" 0.0285767
cap "x2.x5[0].SW" "a_12814_n2102#" 0.235079
cap "a_655_1122#" "x1.x7.SW" 0.568949
cap "a_6130_n23#" "x2.OUT" 12.6991
cap "x3.x3[0].SW" "x3.OUT" 0.000547447
cap "x1.x7.SW" "x4.x5[0].SW" 40.3141
cap "a_40_n1239#" "x1.x5[0].VDD" 224.552
cap "x3.x5[0].delay_signal" "x2.x2.SW" 11.1178
cap "x4.x5[0].delay_signal" "x4.x3[0].SW" 74.4186
cap "a_12839_n851#" "x2.x5[0].SW" 0.169228
cap "a_7276_1950#" "a_7436_1812#" 38.8042
cap "a_7276_1122#" "x1.x9.input_stack" 12.6991
cap "x1.x7.SW" "a_6105_n1826#" 2.73349
cap "a_40_n1239#" "a_40_n1036#" 12.1079
cap "x1.x7.SW" "a_6058_n713#" 1.54393
cap "x1.x9.input_stack" "x1.x4[0].SW" 16.9285
cap "x3.x2.SW" "x2.x2.SW" 0.0173673
cap "a_567_1950#" "a_727_1812#" 38.8042
cap "a_12726_n1964#" "a_12814_n1826#" 70.3566
cap "x3.x5[0].SW" "x1.x7.SW" 40.176
cap "a_7364_1260#" "a_7436_1260#" 2.2654
cap "a_727_1260#" "x4.x6.SW" 0.0790112
cap "a_12679_n161#" "x1.OUT" 16.5639
cap "a_6130_n299#" "a_5970_n437#" 38.8042
cap "a_655_1122#" "a_567_1122#" 2.20314
cap "x4.x5[0].SW" "a_567_1122#" 0.02202
cap "a_6749_n1036#" "x2.x3[0].SW" 0.0436551
cap "a_6130_n299#" "x2.OUT" 13.5546
cap "a_12839_n23#" "x1.x7.SW" 2.31984
cap "x1.x7.SW" "a_7276_1122#" 2.49923
cap "a_6130_n23#" "a_6130_n299#" 31.6127
cap "a_5970_n713#" "x3.x6.SW" 0.243549
cap "a_7301_3477#" "x1.x5[0].VDD" 185.16
cap "x3.x10.A" "a_6105_n1826#" 0.268565
cap "x1.x7.SW" "x1.x4[0].SW" 96.6354
cap "a_6058_n575#" "a_6130_n575#" 2.2654
cap "x3.x5[0].SW" "x3.x10.A" 51.9259
cap "a_6749_n1036#" "x2.x5[0].delay_signal" 8.92403
cap "a_6749_n1239#" "x1.x5[0].VDD" 226.661
cap "x3.x5[0].delay_signal" "a_5970_n437#" 0.174332
cap "x2.x5[0].SW" "x1.x5[0].VDD" 3811.13
cap "x1.x2.SW" "a_13174_2135#" 1.69257
cap "x1.x7.SW" "x2.x6.SW" 190.038
cap "x3.x5[0].delay_signal" "x2.OUT" 370.892
cap "a_6017_n2240#" "x2.OUT" 8.4711
cap "x2.x4[0].SW" "x2.x5[0].SW" 2.00704
cap "a_12814_n2102#" "x1.OUT" 8.66384
cap "x1.x5[0].VDD" "x3.x6.SW" 584.103
cap "x1.x4[0].SW" "a_567_1122#" 0.128759
cap "x1.x5[0].delay_signal" "x4.x5[0].delay_signal" 0.0292913
cap "a_7276_1950#" "a_7364_2088#" 2.2654
cap "x1.x10.A" "a_6465_2476#" 0.917889
cap "x1.x5[0].delay_signal" "a_7276_1950#" 38.7857
cap "a_12679_n713#" "a_12767_n713#" 2.2654
cap "a_7301_3477#" "x1.x9.input_stack" 8.32117
cap "x3.x6.SW" "a_6130_n851#" 1.78728
cap "x4.x9.input_stack" "x4.x10.A" 3.45808
cap "a_12839_n851#" "x1.OUT" 38.0397
cap "x1.x2.SW" "a_6749_n1036#" 0.00375744
cap "a_7436_1812#" "a_7436_1536#" 31.6127
cap "x3.x5[0].SW" "x3.OUT" 0.113368
cap "a_567_1398#" "x4.x5[0].SW" 0.0406604
cap "x1.x7.SW" "a_12767_n299#" 1.11118
cap "a_7301_3477#" "x1.x7.SW" 0.328119
cap "a_655_2088#" "a_567_1950#" 2.2654
cap "a_12839_n299#" "a_12767_n161#" 2.2654
cap "x1.x5[0].SW" "a_7276_1674#" 0.0665474
cap "a_6749_n1239#" "x1.x7.SW" 1.1676
cap "x1.x7.SW" "x2.x5[0].SW" 40.3141
cap "a_6105_n2378#" "x1.x5[0].VDD" 177.316
cap "a_567_1674#" "x4.x9.input_stack" 13.6434
cap "x4.x5[0].delay_signal" "a_727_1260#" 0.080526
cap "x1.x5[0].VDD" "x1.OUT" 758.548
cap "x4.x10.A" "x1.x5[0].VDD" 131.61
cap "a_7276_1398#" "a_7364_1398#" 2.2654
cap "a_12726_n2240#" "x2.x5[0].delay_signal" 0.150221
cap "x3.x5[0].delay_signal" "a_6017_n2240#" 0.150221
cap "x2.x2.SW" "x3.x4[0].SW" 2251
cap "x3.x5[0].delay_signal" "x3.x2.SW" 28.5301
cap "x1.x7.SW" "x3.x6.SW" 190.038
cap "x1.x5[0].delay_signal" "a_13174_2135#" 8.92403
cap "a_6749_n1239#" "x3.x10.A" 0.917889
cap "a_6105_n2102#" "a_6105_n1826#" 31.6127
cap "a_40_n1239#" "x3.OUT" 144.588
cap "a_727_1260#" "a_655_1398#" 2.2654
cap "x1.x3[0].SW" "a_7276_1122#" 0.0894164
cap "a_6105_n2102#" "x3.x5[0].SW" 0.235079
cap "a_12679_n161#" "x1.x5[0].VDD" 1.0898
cap "x1.x3[0].SW" "x1.x4[0].SW" 5082.76
cap "x1.x5[0].SW" "x1.x10.A" 51.9259
cap "x4.x5[0].SW" "x4.x6.SW" 787.553
cap "x1.x5[0].delay_signal" "a_7436_1536#" 0.174332
cap "a_7276_1398#" "x1.x9.input_stack" 13.5546
cap "a_6017_n1964#" "x2.OUT" 9.20721
cap "a_6058_n851#" "x1.x5[0].VDD" 0.128668
cap "a_12726_n2240#" "a_12814_n2378#" 70.3566
cap "x3.x10.A" "x3.x6.SW" 4.66277
cap "a_6465_2476#" "x1.x6.SW" 2.08202
cap "a_7301_2925#" "x1.x5[0].VDD" 120.101
cap "x4.x9.input_stack" "a_680_3339#" 8.4711
cap "x1.x9.input_stack" "a_7364_1950#" 1.29601
cap "x4.x2.SW" "a_7276_1674#" 6.54066
cap "a_7436_1536#" "a_7436_1260#" 31.6127
cap "a_6058_n851#" "a_6130_n851#" 2.2654
cap "x4.x9.input_stack" "a_592_3201#" 8.66384
cap "a_592_3201#" "a_680_3339#" 70.3566
cap "x1.x7.SW" "a_6105_n2378#" 0.328119
cap "a_12814_n1826#" "x2.x10.A" 0.268565
cap "a_7276_1398#" "x1.x7.SW" 2.99313
cap "a_655_1950#" "a_567_1950#" 2.2654
cap "x1.x7.SW" "x1.OUT" 270.224
cap "a_12814_n2102#" "x1.x5[0].VDD" 44.5817
cap "x1.x7.SW" "x4.x10.A" 29.3316
cap "x2.x3[0].SW" "x2.x2.SW" 4252.46
cap "x1.x7.SW" "a_7364_1950#" 1.54877
cap "x4.x6.SW" "x1.x4[0].SW" 0.00392605
cap "x1.x4[0].SW" "a_6465_2135#" 5.25427
cap "x4.x9.input_stack" "x1.x5[0].VDD" 353.915
cap "a_7276_1674#" "a_7436_1812#" 38.8042
cap "a_12839_n851#" "x1.x5[0].VDD" 1.63046
cap "x1.x9.input_stack" "a_7301_2925#" 17.4782
cap "x1.x5[0].VDD" "a_680_3339#" 148.576
cap "a_7364_1674#" "a_7436_1536#" 2.2654
cap "x1.x7.SW" "a_12679_n161#" 12.429
cap "x2.x5[0].delay_signal" "x2.x2.SW" 27.951
cap "a_5970_n713#" "x1.x5[0].VDD" 2.77871
cap "a_7301_3201#" "x1.x6.SW" 0.0997931
cap "a_592_3201#" "x1.x5[0].VDD" 41.5285
cap "x4.x9.input_stack" "x2.x4[0].SW" 0.0585513
cap "a_13174_2476#" "a_13174_2135#" 12.1079
cap "a_7276_1122#" "a_7364_1260#" 2.2654
cap "a_567_1674#" "x1.x7.SW" 3.83528
cap "a_6058_n851#" "x1.x7.SW" 1.6616
cap "a_5970_n713#" "a_6130_n851#" 38.8042
cap "a_7364_1260#" "x1.x4[0].SW" 0.501859
cap "x3.x5[0].delay_signal" "a_6017_n1964#" 31.9662
cap "x1.x7.SW" "a_7301_2925#" 2.73349
cap "a_6017_n1964#" "a_6017_n2240#" 31.6127
cap "x1.x5[0].SW" "x1.x6.SW" 787.553
cap "x2.x3[0].SW" "x2.OUT" 0.194417
cap "a_12839_n575#" "a_12679_n713#" 38.8042
cap "x3.x5[0].delay_signal" "x3.x4[0].SW" 334.062
cap "a_6130_n23#" "x2.x3[0].SW" 0.095615
cap "x1.x7.SW" "a_12814_n2102#" 0.638094
cap "a_727_1536#" "a_567_1674#" 38.8042
cap "x4.x5[0].delay_signal" "x4.x5[0].SW" 1007.34
cap "x1.x5[0].VDD" "a_6130_n851#" 1.14617
cap "a_6105_n2102#" "x3.x6.SW" 0.0997931
cap "x3.x2.SW" "x3.x4[0].SW" 0.0189129
cap "a_40_n1036#" "x1.x5[0].VDD" 235.057
cap "x2.x5[0].delay_signal" "x2.OUT" 127.313
cap "x2.x4[0].SW" "x1.x5[0].VDD" 43.2002
cap "a_7364_1536#" "x1.x4[0].SW" 0.232308
cap "x1.x7.SW" "x4.x9.input_stack" 256.11
cap "a_12839_n851#" "x1.x7.SW" 18.9326
cap "a_655_1812#" "a_567_1674#" 2.2654
cap "a_12726_n1964#" "x2.x5[0].SW" 0.419625
cap "x1.x7.SW" "a_680_3339#" 0.189849
cap "x1.x7.SW" "a_5970_n713#" 14.9628
cap "a_12839_n575#" "a_12679_n437#" 38.8042
cap "x1.x7.SW" "a_592_3201#" 0.638094
cap "x1.x9.input_stack" "x1.x5[0].VDD" 666.362
cap "x1.x3[0].SW" "x1.OUT" 0.000547447
cap "x1.x9.input_stack" "a_7364_1398#" 0.242175
cap "x4.x5[0].delay_signal" "x1.x4[0].SW" 4.69466
cap "a_727_1536#" "x4.x9.input_stack" 13.458
cap "x4.x9.input_stack" "a_567_1122#" 12.6991
cap "x1.x2.SW" "x2.OUT" 0.0606435
cap "x1.x9.input_stack" "x2.x4[0].SW" 0.0585513
cap "a_7276_1950#" "x1.x4[0].SW" 0.0559578
cap "a_6105_n2102#" "a_6105_n2378#" 31.6127
cap "x1.x7.SW" "x1.x5[0].VDD" 1213.51
cap "x3.x5[0].delay_signal" "x2.x3[0].SW" 0.0473113
cap "x1.x2.SW" "a_6130_n23#" 0.0297034
cap "a_655_1812#" "x4.x9.input_stack" 0.79321
cap "x1.x7.SW" "a_7364_1398#" 1.02857
cap "a_567_1950#" "x4.x4[0].SW" 0.074661
cap "x3.x2.SW" "x2.x3[0].SW" 0.0160026
cap "a_7389_3063#" "a_7301_3201#" 70.3566
cap "x1.x7.SW" "a_6130_n851#" 18.8934
cap "a_7276_1674#" "a_7364_1674#" 2.2654
cap "x1.x7.SW" "x2.x4[0].SW" 6077.14
cap "a_7436_1812#" "x1.x6.SW" 0.243549
cap "x3.x5[0].delay_signal" "x2.x5[0].delay_signal" 0.0292913
cap "a_567_1674#" "a_567_1398#" 31.6127
cap "x2.x2.SW" "a_6058_n437#" 0.173856
cap "x3.x10.A" "x1.x5[0].VDD" 204.719
cap "a_727_1536#" "x1.x5[0].VDD" 1.66702
cap "a_12726_n1964#" "x1.OUT" 9.20721
cap "x1.x5[0].SW" "a_7389_3063#" 0.419625
cap "x4.x2.SW" "x4.x4[0].SW" 0.0743743
cap "x1.x7.SW" "x1.x9.input_stack" 257.767
cap "x4.x10.A" "x4.x6.SW" 4.66277
cap "a_12839_n575#" "a_12767_n575#" 2.2654
cap "x2.x4[0].SW" "a_567_1122#" 0.0285767
cap "x1.x2.SW" "x4.x4[0].SW" 0.0582796
cap "a_655_1260#" "x4.x4[0].SW" 0.873089
cap "x1.x2.SW" "x3.x5[0].delay_signal" 0.00411306
cap "x1.x3[0].SW" "x4.x9.input_stack" 0.162357
cap "a_567_1398#" "x4.x9.input_stack" 13.5546
cap "x2.x6.SW" "x2.x10.A" 4.66277
cap "a_680_3063#" "x4.x5[0].SW" 0.419625
cap "a_5970_n437#" "a_6058_n437#" 2.2654
cap "a_7436_1812#" "a_7364_1812#" 2.2654
cap "x4.x3[0].SW" "x4.x4[0].SW" 1300.5
cap "a_567_1674#" "x4.x6.SW" 0.0810504
cap "x2.OUT" "a_6058_n437#" 0.504618
cap "x3.OUT" "x1.x5[0].VDD" 264.308
cap "a_12767_n437#" "x1.OUT" 0.504618
cap "x1.OUT" "a_12767_n161#" 0.242175
cap "x1.x5[0].SW" "a_6465_2476#" 0.693197
cap "x1.x5[0].delay_signal" "x1.x6.SW" 163.55
cap "x1.x7.SW" "x3.x10.A" 29.3316
cap "x3.OUT" "a_40_n1036#" 149.015
cap "a_727_1536#" "x1.x7.SW" 13.3142
cap "a_7276_1398#" "a_7364_1536#" 2.2654
cap "x1.x7.SW" "a_567_1122#" 2.49923
cap "a_12726_n1964#" "a_12814_n2102#" 70.3566
cap "x1.x6.SW" "a_7436_1260#" 0.0790112
cap "x1.x3[0].SW" "x1.x5[0].VDD" 20.5422
cap "a_12679_n161#" "a_12767_n161#" 2.2654
cap "a_5970_n713#" "a_6058_n575#" 2.2654
cap "x2.x2.SW" "a_6130_n575#" 6.63465
cap "a_655_1812#" "x1.x7.SW" 1.38075
cap "x4.x9.input_stack" "x4.x6.SW" 92.779
cap "a_6105_n2102#" "x1.x5[0].VDD" 104.941
cap "x2.x3[0].SW" "x3.x4[0].SW" 0.0640103
cap "x3.x3[0].SW" "x2.x2.SW" 0.0347347
cap "x2.x5[0].SW" "x2.x10.A" 51.9259
cap "a_592_3201#" "x4.x6.SW" 0.0997931
cap "x1.x5[0].SW" "a_7301_3201#" 0.235079
cap "a_5970_n161#" "x3.x6.SW" 0.0790112
cap "x1.x3[0].SW" "x1.x9.input_stack" 0.185934
cap "a_7276_1950#" "a_7364_1950#" 2.2654
cap "a_12726_n1964#" "x1.x5[0].VDD" 95.269
cap "a_12839_n575#" "a_12839_n299#" 31.6127
cap "a_5970_n437#" "a_6130_n575#" 38.8042
cap "x4.x6.SW" "x1.x5[0].VDD" 553.994
cap "a_6749_n1239#" "a_6749_n1036#" 12.1079
cap "x1.x5[0].VDD" "a_6465_2135#" 235.052
cap "x2.OUT" "a_6130_n575#" 13.6434
cap "a_567_1398#" "x1.x7.SW" 2.99313
cap "x1.x3[0].SW" "x1.x7.SW" 59.6385
cap "x2.x4[0].SW" "a_6465_2135#" 0.00370527
cap "a_7276_1674#" "x1.x4[0].SW" 0.0919154
cap "a_6105_n2102#" "x1.x7.SW" 0.638094
cap "x1.x5[0].delay_signal" "a_7389_3063#" 31.9662
device msubckt sky130_fd_pr__pfet_01v8_hvt 12784 -2378 12785 -2377 l=30 w=84 "x1.x5[0].VDD" "x1.OUT" 60 0 "x1.x5[0].VDD" 84 4872,284 "a_12814_n2378#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 6075 -2378 6076 -2377 l=30 w=84 "x1.x5[0].VDD" "x2.OUT" 60 0 "x1.x5[0].VDD" 84 4872,284 "a_6105_n2378#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 12784 -2240 12785 -2239 l=30 w=84 "x1.x5[0].VDD" "x1.OUT" 60 0 "a_12726_n2240#" 84 4872,284 "a_12814_n2378#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 6075 -2240 6076 -2239 l=30 w=84 "x1.x5[0].VDD" "x2.OUT" 60 0 "a_6017_n2240#" 84 4872,284 "a_6105_n2378#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 12784 -2102 12785 -2101 l=30 w=84 "x1.x5[0].VDD" "x1.OUT" 60 0 "a_12726_n2240#" 84 4872,284 "a_12814_n2102#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 6075 -2102 6076 -2101 l=30 w=84 "x1.x5[0].VDD" "x2.OUT" 60 0 "a_6017_n2240#" 84 4872,284 "a_6105_n2102#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 12784 -1964 12785 -1963 l=30 w=84 "x1.x5[0].VDD" "x1.OUT" 60 0 "a_12726_n1964#" 84 4872,284 "a_12814_n2102#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 6075 -1964 6076 -1963 l=30 w=84 "x1.x5[0].VDD" "x2.OUT" 60 0 "a_6017_n1964#" 84 4872,284 "a_6105_n2102#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 12784 -1826 12785 -1825 l=30 w=84 "x1.x5[0].VDD" "x1.OUT" 60 0 "a_12726_n1964#" 84 4872,284 "a_12814_n1826#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 13252 -1731 13253 -1730 l=30 w=200 "x1.x5[0].VDD" "x2.x10.A" 60 0 "x2.x5[0].SW" 200 10400,504 "x1.x5[0].VDD" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 13062 -1731 13063 -1730 l=30 w=200 "x1.x5[0].VDD" "x1.x7.SW" 60 0 "x1.x5[0].VDD" 200 10400,504 "x2.x6.SW" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 6075 -1826 6076 -1825 l=30 w=84 "x1.x5[0].VDD" "x2.OUT" 60 0 "a_6017_n1964#" 84 4872,284 "a_6105_n1826#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 12784 -1688 12785 -1687 l=30 w=84 "x1.x5[0].VDD" "x1.OUT" 60 0 "x2.x5[0].delay_signal" 84 4872,284 "a_12814_n1826#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 6543 -1731 6544 -1730 l=30 w=200 "x1.x5[0].VDD" "x3.x10.A" 60 0 "x3.x5[0].SW" 200 10400,504 "x1.x5[0].VDD" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 6353 -1731 6354 -1730 l=30 w=200 "x1.x5[0].VDD" "x1.x7.SW" 60 0 "x1.x5[0].VDD" 200 10400,504 "x3.x6.SW" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 6075 -1688 6076 -1687 l=30 w=84 "x1.x5[0].VDD" "x2.OUT" 60 0 "x3.x5[0].delay_signal" 84 4872,284 "a_6105_n1826#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 13252 -1411 13253 -1410 l=30 w=130 "x1.x2.VSS" "x2.x10.A" 60 0 "x2.x5[0].SW" 130 6760,364 "x1.x2.VSS" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 13062 -1411 13063 -1410 l=30 w=130 "x1.x2.VSS" "x1.x7.SW" 60 0 "x1.x2.VSS" 130 6760,364 "x2.x6.SW" 130 6760,364
device msubckt sky130_fd_pr__pfet_01v8_hvt 6999 -1377 7000 -1376 l=30 w=84 "x1.x5[0].VDD" "x2.x5[0].delay_signal" 60 0 "a_6749_n1239#" 84 4872,284 "x1.x5[0].VDD" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 6543 -1411 6544 -1410 l=30 w=130 "x1.x2.VSS" "x3.x10.A" 60 0 "x3.x5[0].SW" 130 6760,364 "x1.x2.VSS" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 6353 -1411 6354 -1410 l=30 w=130 "x1.x2.VSS" "x1.x7.SW" 60 0 "x1.x2.VSS" 130 6760,364 "x3.x6.SW" 130 6760,364
device msubckt sky130_fd_pr__pfet_01v8_hvt 290 -1377 291 -1376 l=30 w=84 "x1.x5[0].VDD" "x3.x5[0].delay_signal" 60 0 "a_40_n1239#" 84 4872,284 "x1.x5[0].VDD" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 12142 -1233 12143 -1232 l=30 w=84 "x1.x5[0].VDD" "x2.x6.SW" 60 0 "x2.x5[0].delay_signal" 84 4872,284 "x1.x5[0].VDD" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 11410 -1236 11411 -1235 l=30 w=84 "x1.x5[0].VDD" "x2.x5[0].SW" 60 0 "x2.x5[0].delay_signal" 84 4032,180 "x1.x5[0].VDD" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 11284 -1236 11285 -1235 l=30 w=84 "x1.x5[0].VDD" "x2.x5[0].SW" 60 0 "x1.x5[0].VDD" 84 4872,284 "x2.x5[0].delay_signal" 84 4032,180
device msubckt sky130_fd_pr__pfet_01v8 10198 -1236 10199 -1235 l=30 w=84 "x1.x5[0].VDD" "x2.x5[0].SW" 60 0 "x2.x5[0].delay_signal" 84 4032,180 "x1.x5[0].VDD" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 10072 -1236 10073 -1235 l=30 w=84 "x1.x5[0].VDD" "x2.x5[0].SW" 60 0 "x1.x5[0].VDD" 84 4872,284 "x2.x5[0].delay_signal" 84 4032,180
device msubckt sky130_fd_pr__pfet_01v8 8986 -1236 8987 -1235 l=30 w=84 "x1.x5[0].VDD" "x2.x5[0].SW" 60 0 "x2.x5[0].delay_signal" 84 4032,180 "x1.x5[0].VDD" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 8860 -1236 8861 -1235 l=30 w=84 "x1.x5[0].VDD" "x2.x5[0].SW" 60 0 "x1.x5[0].VDD" 84 4872,284 "x2.x5[0].delay_signal" 84 4032,180
device msubckt sky130_fd_pr__pfet_01v8 7774 -1236 7775 -1235 l=30 w=84 "x1.x5[0].VDD" "x2.x5[0].SW" 60 0 "x2.x5[0].delay_signal" 84 4032,180 "x1.x5[0].VDD" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 7648 -1236 7649 -1235 l=30 w=84 "x1.x5[0].VDD" "x2.x5[0].SW" 60 0 "x1.x5[0].VDD" 84 4872,284 "x2.x5[0].delay_signal" 84 4032,180
device msubckt sky130_fd_pr__pfet_01v8_hvt 6999 -1239 7000 -1238 l=30 w=84 "x1.x5[0].VDD" "x2.x5[0].delay_signal" 60 0 "a_6749_n1239#" 84 2604,146 "x2.OUT" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 6907 -1239 6908 -1238 l=30 w=84 "x1.x5[0].VDD" "x2.OUT" 60 0 "x1.x2.VSS" 84 2772,150 "a_6749_n1239#" 84 2604,146
device msubckt sky130_fd_pr__pfet_01v8_hvt 6811 -1239 6812 -1238 l=30 w=84 "x1.x5[0].VDD" "x2.OUT" 60 0 "a_6749_n1239#" 84 5208,292 "x1.x2.VSS" 84 2772,150
device msubckt sky130_fd_pr__pfet_01v8 5433 -1233 5434 -1232 l=30 w=84 "x1.x5[0].VDD" "x3.x6.SW" 60 0 "x3.x5[0].delay_signal" 84 4872,284 "x1.x5[0].VDD" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 4701 -1236 4702 -1235 l=30 w=84 "x1.x5[0].VDD" "x3.x5[0].SW" 60 0 "x3.x5[0].delay_signal" 84 4032,180 "x1.x5[0].VDD" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 4575 -1236 4576 -1235 l=30 w=84 "x1.x5[0].VDD" "x3.x5[0].SW" 60 0 "x1.x5[0].VDD" 84 4872,284 "x3.x5[0].delay_signal" 84 4032,180
device msubckt sky130_fd_pr__pfet_01v8 3489 -1236 3490 -1235 l=30 w=84 "x1.x5[0].VDD" "x3.x5[0].SW" 60 0 "x3.x5[0].delay_signal" 84 4032,180 "x1.x5[0].VDD" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 3363 -1236 3364 -1235 l=30 w=84 "x1.x5[0].VDD" "x3.x5[0].SW" 60 0 "x1.x5[0].VDD" 84 4872,284 "x3.x5[0].delay_signal" 84 4032,180
device msubckt sky130_fd_pr__pfet_01v8 2277 -1236 2278 -1235 l=30 w=84 "x1.x5[0].VDD" "x3.x5[0].SW" 60 0 "x3.x5[0].delay_signal" 84 4032,180 "x1.x5[0].VDD" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 2151 -1236 2152 -1235 l=30 w=84 "x1.x5[0].VDD" "x3.x5[0].SW" 60 0 "x1.x5[0].VDD" 84 4872,284 "x3.x5[0].delay_signal" 84 4032,180
device msubckt sky130_fd_pr__pfet_01v8 1065 -1236 1066 -1235 l=30 w=84 "x1.x5[0].VDD" "x3.x5[0].SW" 60 0 "x3.x5[0].delay_signal" 84 4032,180 "x1.x5[0].VDD" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 939 -1236 940 -1235 l=30 w=84 "x1.x5[0].VDD" "x3.x5[0].SW" 60 0 "x1.x5[0].VDD" 84 4872,284 "x3.x5[0].delay_signal" 84 4032,180
device msubckt sky130_fd_pr__pfet_01v8_hvt 290 -1239 291 -1238 l=30 w=84 "x1.x5[0].VDD" "x3.x5[0].delay_signal" 60 0 "a_40_n1239#" 84 2604,146 "x3.OUT" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 198 -1239 199 -1238 l=30 w=84 "x1.x5[0].VDD" "x3.OUT" 60 0 "x1.x2.VSS" 84 2772,150 "a_40_n1239#" 84 2604,146
device msubckt sky130_fd_pr__pfet_01v8_hvt 102 -1239 103 -1238 l=30 w=84 "x1.x5[0].VDD" "x3.OUT" 60 0 "a_40_n1239#" 84 5208,292 "x1.x2.VSS" 84 2772,150
device msubckt sky130_fd_pr__nfet_01v8 11789 -1035 11790 -1034 l=30 w=84 "x1.x2.VSS" "x1.x7.SW" 60 0 "x2.x5[0].delay_signal" 84 4872,284 "x1.x2.VSS" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 11057 -1035 11058 -1034 l=30 w=84 "x1.x2.VSS" "x2.x4[0].SW" 60 0 "x2.x5[0].delay_signal" 84 3864,176 "x1.x2.VSS" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 10935 -1035 10936 -1034 l=30 w=84 "x1.x2.VSS" "x2.x4[0].SW" 60 0 "x1.x2.VSS" 84 4872,284 "x2.x5[0].delay_signal" 84 3864,176
device msubckt sky130_fd_pr__nfet_01v8 9845 -1035 9846 -1034 l=30 w=84 "x1.x2.VSS" "x2.x4[0].SW" 60 0 "x2.x5[0].delay_signal" 84 3864,176 "x1.x2.VSS" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 9723 -1035 9724 -1034 l=30 w=84 "x1.x2.VSS" "x2.x4[0].SW" 60 0 "x1.x2.VSS" 84 4872,284 "x2.x5[0].delay_signal" 84 3864,176
device msubckt sky130_fd_pr__nfet_01v8 8507 -1035 8508 -1034 l=30 w=84 "x1.x2.VSS" "x2.x3[0].SW" 60 0 "x2.x5[0].delay_signal" 84 3864,176 "x1.x2.VSS" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 8385 -1035 8386 -1034 l=30 w=84 "x1.x2.VSS" "x2.x3[0].SW" 60 0 "x1.x2.VSS" 84 4872,284 "x2.x5[0].delay_signal" 84 3864,176
device msubckt sky130_fd_pr__nfet_01v8 7651 -1035 7652 -1034 l=30 w=84 "x1.x2.VSS" "x2.x2.SW" 60 0 "x1.x2.VSS" 84 4872,284 "x2.x5[0].delay_signal" 84 4956,286
device msubckt sky130_fd_pr__nfet_01v8 6999 -1036 7000 -1035 l=30 w=84 "x1.x2.VSS" "x2.x5[0].delay_signal" 60 0 "a_6749_n1036#" 84 2604,146 "x2.OUT" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 6907 -1036 6908 -1035 l=30 w=84 "x1.x2.VSS" "x2.OUT" 60 0 "x1.x5[0].VDD" 84 2772,150 "a_6749_n1036#" 84 2604,146
device msubckt sky130_fd_pr__nfet_01v8 6811 -1036 6812 -1035 l=30 w=84 "x1.x2.VSS" "x2.OUT" 60 0 "a_6749_n1036#" 84 5208,292 "x1.x5[0].VDD" 84 2772,150
device msubckt sky130_fd_pr__nfet_01v8 5080 -1035 5081 -1034 l=30 w=84 "x1.x2.VSS" "x1.x7.SW" 60 0 "x3.x5[0].delay_signal" 84 4872,284 "x1.x2.VSS" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 4348 -1035 4349 -1034 l=30 w=84 "x1.x2.VSS" "x3.x4[0].SW" 60 0 "x3.x5[0].delay_signal" 84 3864,176 "x1.x2.VSS" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 4226 -1035 4227 -1034 l=30 w=84 "x1.x2.VSS" "x3.x4[0].SW" 60 0 "x1.x2.VSS" 84 4872,284 "x3.x5[0].delay_signal" 84 3864,176
device msubckt sky130_fd_pr__nfet_01v8 3136 -1035 3137 -1034 l=30 w=84 "x1.x2.VSS" "x3.x4[0].SW" 60 0 "x3.x5[0].delay_signal" 84 3864,176 "x1.x2.VSS" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 3014 -1035 3015 -1034 l=30 w=84 "x1.x2.VSS" "x3.x4[0].SW" 60 0 "x1.x2.VSS" 84 4872,284 "x3.x5[0].delay_signal" 84 3864,176
device msubckt sky130_fd_pr__nfet_01v8 1798 -1035 1799 -1034 l=30 w=84 "x1.x2.VSS" "x3.x3[0].SW" 60 0 "x3.x5[0].delay_signal" 84 3864,176 "x1.x2.VSS" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 1676 -1035 1677 -1034 l=30 w=84 "x1.x2.VSS" "x3.x3[0].SW" 60 0 "x1.x2.VSS" 84 4872,284 "x3.x5[0].delay_signal" 84 3864,176
device msubckt sky130_fd_pr__nfet_01v8 942 -1035 943 -1034 l=30 w=84 "x1.x2.VSS" "x3.x2.SW" 60 0 "x1.x2.VSS" 84 4872,284 "x3.x5[0].delay_signal" 84 4956,286
device msubckt sky130_fd_pr__nfet_01v8 290 -1036 291 -1035 l=30 w=84 "x1.x2.VSS" "x3.x5[0].delay_signal" 60 0 "a_40_n1036#" 84 2604,146 "x3.OUT" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 198 -1036 199 -1035 l=30 w=84 "x1.x2.VSS" "x3.OUT" 60 0 "x1.x5[0].VDD" 84 2772,150 "a_40_n1036#" 84 2604,146
device msubckt sky130_fd_pr__nfet_01v8 102 -1036 103 -1035 l=30 w=84 "x1.x2.VSS" "x3.OUT" 60 0 "a_40_n1036#" 84 5208,292 "x1.x5[0].VDD" 84 2772,150
device msubckt sky130_fd_pr__nfet_01v8 12809 -851 12810 -850 l=30 w=84 "x1.x2.VSS" "x1.OUT" 60 0 "a_12767_n851#" 84 1764,126 "a_12839_n851#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 12737 -851 12738 -850 l=30 w=84 "x1.x2.VSS" "x1.OUT" 60 0 "x2.x5[0].delay_signal" 84 4872,284 "a_12767_n851#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 6999 -898 7000 -897 l=30 w=84 "x1.x2.VSS" "x2.x5[0].delay_signal" 60 0 "a_6749_n1036#" 84 4872,284 "x1.x2.VSS" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 6100 -851 6101 -850 l=30 w=84 "x1.x2.VSS" "x2.OUT" 60 0 "a_6058_n851#" 84 1764,126 "a_6130_n851#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 6028 -851 6029 -850 l=30 w=84 "x1.x2.VSS" "x2.OUT" 60 0 "x3.x5[0].delay_signal" 84 4872,284 "a_6058_n851#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 290 -898 291 -897 l=30 w=84 "x1.x2.VSS" "x3.x5[0].delay_signal" 60 0 "a_40_n1036#" 84 4872,284 "x1.x2.VSS" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 12809 -713 12810 -712 l=30 w=84 "x1.x2.VSS" "x1.OUT" 60 0 "a_12767_n713#" 84 1764,126 "a_12839_n851#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 12737 -713 12738 -712 l=30 w=84 "x1.x2.VSS" "x1.OUT" 60 0 "a_12679_n713#" 84 4872,284 "a_12767_n713#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 6100 -713 6101 -712 l=30 w=84 "x1.x2.VSS" "x2.OUT" 60 0 "a_6058_n713#" 84 1764,126 "a_6130_n851#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 6028 -713 6029 -712 l=30 w=84 "x1.x2.VSS" "x2.OUT" 60 0 "a_5970_n713#" 84 4872,284 "a_6058_n713#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 12809 -575 12810 -574 l=30 w=84 "x1.x2.VSS" "x1.OUT" 60 0 "a_12767_n575#" 84 1764,126 "a_12839_n575#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 12737 -575 12738 -574 l=30 w=84 "x1.x2.VSS" "x1.OUT" 60 0 "a_12679_n713#" 84 4872,284 "a_12767_n575#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 6100 -575 6101 -574 l=30 w=84 "x1.x2.VSS" "x2.OUT" 60 0 "a_6058_n575#" 84 1764,126 "a_6130_n575#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 6028 -575 6029 -574 l=30 w=84 "x1.x2.VSS" "x2.OUT" 60 0 "a_5970_n713#" 84 4872,284 "a_6058_n575#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 12809 -437 12810 -436 l=30 w=84 "x1.x2.VSS" "x1.OUT" 60 0 "a_12767_n437#" 84 1764,126 "a_12839_n575#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 12737 -437 12738 -436 l=30 w=84 "x1.x2.VSS" "x1.OUT" 60 0 "a_12679_n437#" 84 4872,284 "a_12767_n437#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 6100 -437 6101 -436 l=30 w=84 "x1.x2.VSS" "x2.OUT" 60 0 "a_6058_n437#" 84 1764,126 "a_6130_n575#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 6028 -437 6029 -436 l=30 w=84 "x1.x2.VSS" "x2.OUT" 60 0 "a_5970_n437#" 84 4872,284 "a_6058_n437#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 12809 -299 12810 -298 l=30 w=84 "x1.x2.VSS" "x1.OUT" 60 0 "a_12767_n299#" 84 1764,126 "a_12839_n299#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 12737 -299 12738 -298 l=30 w=84 "x1.x2.VSS" "x1.OUT" 60 0 "a_12679_n437#" 84 4872,284 "a_12767_n299#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 6100 -299 6101 -298 l=30 w=84 "x1.x2.VSS" "x2.OUT" 60 0 "a_6058_n299#" 84 1764,126 "a_6130_n299#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 6028 -299 6029 -298 l=30 w=84 "x1.x2.VSS" "x2.OUT" 60 0 "a_5970_n437#" 84 4872,284 "a_6058_n299#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 12809 -161 12810 -160 l=30 w=84 "x1.x2.VSS" "x1.OUT" 60 0 "a_12767_n161#" 84 1764,126 "a_12839_n299#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 12737 -161 12738 -160 l=30 w=84 "x1.x2.VSS" "x1.OUT" 60 0 "a_12679_n161#" 84 4872,284 "a_12767_n161#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 6100 -161 6101 -160 l=30 w=84 "x1.x2.VSS" "x2.OUT" 60 0 "a_6058_n161#" 84 1764,126 "a_6130_n299#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 6028 -161 6029 -160 l=30 w=84 "x1.x2.VSS" "x2.OUT" 60 0 "a_5970_n161#" 84 4872,284 "a_6058_n161#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 12809 -23 12810 -22 l=30 w=84 "x1.x2.VSS" "x1.OUT" 60 0 "a_12767_n23#" 84 1764,126 "a_12839_n23#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 12737 -23 12738 -22 l=30 w=84 "x1.x2.VSS" "x1.OUT" 60 0 "a_12679_n161#" 84 4872,284 "a_12767_n23#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 6100 -23 6101 -22 l=30 w=84 "x1.x2.VSS" "x2.OUT" 60 0 "a_6058_n23#" 84 1764,126 "a_6130_n23#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 6028 -23 6029 -22 l=30 w=84 "x1.x2.VSS" "x2.OUT" 60 0 "a_5970_n161#" 84 4872,284 "a_6058_n23#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 12809 115 12810 116 l=30 w=84 "x1.x2.VSS" "x1.OUT" 60 0 "a_12767_115#" 84 1764,126 "a_12839_n23#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 12737 115 12738 116 l=30 w=84 "x1.x2.VSS" "x1.OUT" 60 0 "x1.x2.VSS" 84 4872,284 "a_12767_115#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 6100 115 6101 116 l=30 w=84 "x1.x2.VSS" "x2.OUT" 60 0 "a_6058_115#" 84 1764,126 "a_6130_n23#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 6028 115 6029 116 l=30 w=84 "x1.x2.VSS" "x2.OUT" 60 0 "x1.x2.VSS" 84 4872,284 "a_6058_115#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 7406 1122 7407 1123 l=30 w=84 "x1.x2.VSS" "x1.x9.input_stack" 60 0 "a_7364_1122#" 84 1764,126 "x1.x2.VSS" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 7334 1122 7335 1123 l=30 w=84 "x1.x2.VSS" "x1.x9.input_stack" 60 0 "a_7276_1122#" 84 4872,284 "a_7364_1122#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 697 1122 698 1123 l=30 w=84 "x1.x2.VSS" "x4.x9.input_stack" 60 0 "a_655_1122#" 84 1764,126 "x1.x2.VSS" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 625 1122 626 1123 l=30 w=84 "x1.x2.VSS" "x4.x9.input_stack" 60 0 "a_567_1122#" 84 4872,284 "a_655_1122#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 7406 1260 7407 1261 l=30 w=84 "x1.x2.VSS" "x1.x9.input_stack" 60 0 "a_7364_1260#" 84 1764,126 "a_7436_1260#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 7334 1260 7335 1261 l=30 w=84 "x1.x2.VSS" "x1.x9.input_stack" 60 0 "a_7276_1122#" 84 4872,284 "a_7364_1260#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 697 1260 698 1261 l=30 w=84 "x1.x2.VSS" "x4.x9.input_stack" 60 0 "a_655_1260#" 84 1764,126 "a_727_1260#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 625 1260 626 1261 l=30 w=84 "x1.x2.VSS" "x4.x9.input_stack" 60 0 "a_567_1122#" 84 4872,284 "a_655_1260#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 7406 1398 7407 1399 l=30 w=84 "x1.x2.VSS" "x1.x9.input_stack" 60 0 "a_7364_1398#" 84 1764,126 "a_7436_1260#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 7334 1398 7335 1399 l=30 w=84 "x1.x2.VSS" "x1.x9.input_stack" 60 0 "a_7276_1398#" 84 4872,284 "a_7364_1398#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 697 1398 698 1399 l=30 w=84 "x1.x2.VSS" "x4.x9.input_stack" 60 0 "a_655_1398#" 84 1764,126 "a_727_1260#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 625 1398 626 1399 l=30 w=84 "x1.x2.VSS" "x4.x9.input_stack" 60 0 "a_567_1398#" 84 4872,284 "a_655_1398#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 7406 1536 7407 1537 l=30 w=84 "x1.x2.VSS" "x1.x9.input_stack" 60 0 "a_7364_1536#" 84 1764,126 "a_7436_1536#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 7334 1536 7335 1537 l=30 w=84 "x1.x2.VSS" "x1.x9.input_stack" 60 0 "a_7276_1398#" 84 4872,284 "a_7364_1536#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 697 1536 698 1537 l=30 w=84 "x1.x2.VSS" "x4.x9.input_stack" 60 0 "a_655_1536#" 84 1764,126 "a_727_1536#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 625 1536 626 1537 l=30 w=84 "x1.x2.VSS" "x4.x9.input_stack" 60 0 "a_567_1398#" 84 4872,284 "a_655_1536#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 7406 1674 7407 1675 l=30 w=84 "x1.x2.VSS" "x1.x9.input_stack" 60 0 "a_7364_1674#" 84 1764,126 "a_7436_1536#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 7334 1674 7335 1675 l=30 w=84 "x1.x2.VSS" "x1.x9.input_stack" 60 0 "a_7276_1674#" 84 4872,284 "a_7364_1674#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 697 1674 698 1675 l=30 w=84 "x1.x2.VSS" "x4.x9.input_stack" 60 0 "a_655_1674#" 84 1764,126 "a_727_1536#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 625 1674 626 1675 l=30 w=84 "x1.x2.VSS" "x4.x9.input_stack" 60 0 "a_567_1674#" 84 4872,284 "a_655_1674#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 7406 1812 7407 1813 l=30 w=84 "x1.x2.VSS" "x1.x9.input_stack" 60 0 "a_7364_1812#" 84 1764,126 "a_7436_1812#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 7334 1812 7335 1813 l=30 w=84 "x1.x2.VSS" "x1.x9.input_stack" 60 0 "a_7276_1674#" 84 4872,284 "a_7364_1812#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 697 1812 698 1813 l=30 w=84 "x1.x2.VSS" "x4.x9.input_stack" 60 0 "a_655_1812#" 84 1764,126 "a_727_1812#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 625 1812 626 1813 l=30 w=84 "x1.x2.VSS" "x4.x9.input_stack" 60 0 "a_567_1674#" 84 4872,284 "a_655_1812#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 7406 1950 7407 1951 l=30 w=84 "x1.x2.VSS" "x1.x9.input_stack" 60 0 "a_7364_1950#" 84 1764,126 "a_7436_1812#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 7334 1950 7335 1951 l=30 w=84 "x1.x2.VSS" "x1.x9.input_stack" 60 0 "a_7276_1950#" 84 4872,284 "a_7364_1950#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 697 1950 698 1951 l=30 w=84 "x1.x2.VSS" "x4.x9.input_stack" 60 0 "a_655_1950#" 84 1764,126 "a_727_1812#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 625 1950 626 1951 l=30 w=84 "x1.x2.VSS" "x4.x9.input_stack" 60 0 "a_567_1950#" 84 4872,284 "a_655_1950#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 13144 2135 13145 2136 l=30 w=84 "x1.x2.VSS" "x1.x5[0].delay_signal" 60 0 "x1.x2.VSS" 84 4872,284 "a_13174_2135#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 7406 2088 7407 2089 l=30 w=84 "x1.x2.VSS" "x1.x9.input_stack" 60 0 "a_7364_2088#" 84 1764,126 "x1.x5[0].delay_signal" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 7334 2088 7335 2089 l=30 w=84 "x1.x2.VSS" "x1.x9.input_stack" 60 0 "a_7276_1950#" 84 4872,284 "a_7364_2088#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 6435 2135 6436 2136 l=30 w=84 "x1.x2.VSS" "x4.x5[0].delay_signal" 60 0 "x1.x2.VSS" 84 4872,284 "a_6465_2135#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 697 2088 698 2089 l=30 w=84 "x1.x2.VSS" "x4.x9.input_stack" 60 0 "a_655_2088#" 84 1764,126 "x4.x5[0].delay_signal" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 625 2088 626 2089 l=30 w=84 "x1.x2.VSS" "x4.x9.input_stack" 60 0 "a_567_1950#" 84 4872,284 "a_655_2088#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 13332 2273 13333 2274 l=30 w=84 "x1.x2.VSS" "x1.OUT" 60 0 "x1.x5[0].VDD" 84 2772,150 "a_13174_2135#" 84 5208,292
device msubckt sky130_fd_pr__nfet_01v8 13236 2273 13237 2274 l=30 w=84 "x1.x2.VSS" "x1.OUT" 60 0 "a_13174_2135#" 84 2604,146 "x1.x5[0].VDD" 84 2772,150
device msubckt sky130_fd_pr__nfet_01v8 13144 2273 13145 2274 l=30 w=84 "x1.x2.VSS" "x1.x5[0].delay_signal" 60 0 "x1.OUT" 84 4872,284 "a_13174_2135#" 84 2604,146
device msubckt sky130_fd_pr__nfet_01v8 12492 2272 12493 2273 l=30 w=84 "x1.x2.VSS" "x1.x2.SW" 60 0 "x1.x5[0].delay_signal" 84 4956,286 "x1.x2.VSS" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 11758 2272 11759 2273 l=30 w=84 "x1.x2.VSS" "x1.x3[0].SW" 60 0 "x1.x5[0].delay_signal" 84 3864,176 "x1.x2.VSS" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 11636 2272 11637 2273 l=30 w=84 "x1.x2.VSS" "x1.x3[0].SW" 60 0 "x1.x2.VSS" 84 4872,284 "x1.x5[0].delay_signal" 84 3864,176
device msubckt sky130_fd_pr__nfet_01v8 10420 2272 10421 2273 l=30 w=84 "x1.x2.VSS" "x1.x4[0].SW" 60 0 "x1.x5[0].delay_signal" 84 3864,176 "x1.x2.VSS" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 10298 2272 10299 2273 l=30 w=84 "x1.x2.VSS" "x1.x4[0].SW" 60 0 "x1.x2.VSS" 84 4872,284 "x1.x5[0].delay_signal" 84 3864,176
device msubckt sky130_fd_pr__nfet_01v8 9208 2272 9209 2273 l=30 w=84 "x1.x2.VSS" "x1.x4[0].SW" 60 0 "x1.x5[0].delay_signal" 84 3864,176 "x1.x2.VSS" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 9086 2272 9087 2273 l=30 w=84 "x1.x2.VSS" "x1.x4[0].SW" 60 0 "x1.x2.VSS" 84 4872,284 "x1.x5[0].delay_signal" 84 3864,176
device msubckt sky130_fd_pr__nfet_01v8 8354 2272 8355 2273 l=30 w=84 "x1.x2.VSS" "x1.x7.SW" 60 0 "x1.x2.VSS" 84 4872,284 "x1.x5[0].delay_signal" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 6623 2273 6624 2274 l=30 w=84 "x1.x2.VSS" "x1.x9.input_stack" 60 0 "x1.x5[0].VDD" 84 2772,150 "a_6465_2135#" 84 5208,292
device msubckt sky130_fd_pr__nfet_01v8 6527 2273 6528 2274 l=30 w=84 "x1.x2.VSS" "x1.x9.input_stack" 60 0 "a_6465_2135#" 84 2604,146 "x1.x5[0].VDD" 84 2772,150
device msubckt sky130_fd_pr__nfet_01v8 6435 2273 6436 2274 l=30 w=84 "x1.x2.VSS" "x4.x5[0].delay_signal" 60 0 "x1.x9.input_stack" 84 4872,284 "a_6465_2135#" 84 2604,146
device msubckt sky130_fd_pr__nfet_01v8 5783 2272 5784 2273 l=30 w=84 "x1.x2.VSS" "x4.x2.SW" 60 0 "x4.x5[0].delay_signal" 84 4956,286 "x1.x2.VSS" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 5049 2272 5050 2273 l=30 w=84 "x1.x2.VSS" "x4.x3[0].SW" 60 0 "x4.x5[0].delay_signal" 84 3864,176 "x1.x2.VSS" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 4927 2272 4928 2273 l=30 w=84 "x1.x2.VSS" "x4.x3[0].SW" 60 0 "x1.x2.VSS" 84 4872,284 "x4.x5[0].delay_signal" 84 3864,176
device msubckt sky130_fd_pr__nfet_01v8 3711 2272 3712 2273 l=30 w=84 "x1.x2.VSS" "x4.x4[0].SW" 60 0 "x4.x5[0].delay_signal" 84 3864,176 "x1.x2.VSS" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 3589 2272 3590 2273 l=30 w=84 "x1.x2.VSS" "x4.x4[0].SW" 60 0 "x1.x2.VSS" 84 4872,284 "x4.x5[0].delay_signal" 84 3864,176
device msubckt sky130_fd_pr__nfet_01v8 2499 2272 2500 2273 l=30 w=84 "x1.x2.VSS" "x4.x4[0].SW" 60 0 "x4.x5[0].delay_signal" 84 3864,176 "x1.x2.VSS" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 2377 2272 2378 2273 l=30 w=84 "x1.x2.VSS" "x4.x4[0].SW" 60 0 "x1.x2.VSS" 84 4872,284 "x4.x5[0].delay_signal" 84 3864,176
device msubckt sky130_fd_pr__nfet_01v8 1645 2272 1646 2273 l=30 w=84 "x1.x2.VSS" "x1.x7.SW" 60 0 "x1.x2.VSS" 84 4872,284 "x4.x5[0].delay_signal" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 13332 2476 13333 2477 l=30 w=84 "x1.x5[0].VDD" "x1.OUT" 60 0 "x1.x2.VSS" 84 2772,150 "a_13174_2476#" 84 5208,292
device msubckt sky130_fd_pr__pfet_01v8_hvt 13236 2476 13237 2477 l=30 w=84 "x1.x5[0].VDD" "x1.OUT" 60 0 "a_13174_2476#" 84 2604,146 "x1.x2.VSS" 84 2772,150
device msubckt sky130_fd_pr__pfet_01v8_hvt 13144 2476 13145 2477 l=30 w=84 "x1.x5[0].VDD" "x1.x5[0].delay_signal" 60 0 "x1.OUT" 84 4872,284 "a_13174_2476#" 84 2604,146
device msubckt sky130_fd_pr__pfet_01v8 12495 2473 12496 2474 l=30 w=84 "x1.x5[0].VDD" "x1.x5[0].SW" 60 0 "x1.x5[0].delay_signal" 84 4032,180 "x1.x5[0].VDD" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 12369 2473 12370 2474 l=30 w=84 "x1.x5[0].VDD" "x1.x5[0].SW" 60 0 "x1.x5[0].VDD" 84 4872,284 "x1.x5[0].delay_signal" 84 4032,180
device msubckt sky130_fd_pr__pfet_01v8 11283 2473 11284 2474 l=30 w=84 "x1.x5[0].VDD" "x1.x5[0].SW" 60 0 "x1.x5[0].delay_signal" 84 4032,180 "x1.x5[0].VDD" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 11157 2473 11158 2474 l=30 w=84 "x1.x5[0].VDD" "x1.x5[0].SW" 60 0 "x1.x5[0].VDD" 84 4872,284 "x1.x5[0].delay_signal" 84 4032,180
device msubckt sky130_fd_pr__pfet_01v8 10071 2473 10072 2474 l=30 w=84 "x1.x5[0].VDD" "x1.x5[0].SW" 60 0 "x1.x5[0].delay_signal" 84 4032,180 "x1.x5[0].VDD" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 9945 2473 9946 2474 l=30 w=84 "x1.x5[0].VDD" "x1.x5[0].SW" 60 0 "x1.x5[0].VDD" 84 4872,284 "x1.x5[0].delay_signal" 84 4032,180
device msubckt sky130_fd_pr__pfet_01v8 8859 2473 8860 2474 l=30 w=84 "x1.x5[0].VDD" "x1.x5[0].SW" 60 0 "x1.x5[0].delay_signal" 84 4032,180 "x1.x5[0].VDD" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 8733 2473 8734 2474 l=30 w=84 "x1.x5[0].VDD" "x1.x5[0].SW" 60 0 "x1.x5[0].VDD" 84 4872,284 "x1.x5[0].delay_signal" 84 4032,180
device msubckt sky130_fd_pr__pfet_01v8 8001 2470 8002 2471 l=30 w=84 "x1.x5[0].VDD" "x1.x6.SW" 60 0 "x1.x5[0].VDD" 84 4872,284 "x1.x5[0].delay_signal" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 6623 2476 6624 2477 l=30 w=84 "x1.x5[0].VDD" "x1.x9.input_stack" 60 0 "x1.x2.VSS" 84 2772,150 "a_6465_2476#" 84 5208,292
device msubckt sky130_fd_pr__pfet_01v8_hvt 6527 2476 6528 2477 l=30 w=84 "x1.x5[0].VDD" "x1.x9.input_stack" 60 0 "a_6465_2476#" 84 2604,146 "x1.x2.VSS" 84 2772,150
device msubckt sky130_fd_pr__pfet_01v8_hvt 6435 2476 6436 2477 l=30 w=84 "x1.x5[0].VDD" "x4.x5[0].delay_signal" 60 0 "x1.x9.input_stack" 84 4872,284 "a_6465_2476#" 84 2604,146
device msubckt sky130_fd_pr__pfet_01v8 5786 2473 5787 2474 l=30 w=84 "x1.x5[0].VDD" "x4.x5[0].SW" 60 0 "x4.x5[0].delay_signal" 84 4032,180 "x1.x5[0].VDD" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 5660 2473 5661 2474 l=30 w=84 "x1.x5[0].VDD" "x4.x5[0].SW" 60 0 "x1.x5[0].VDD" 84 4872,284 "x4.x5[0].delay_signal" 84 4032,180
device msubckt sky130_fd_pr__pfet_01v8 4574 2473 4575 2474 l=30 w=84 "x1.x5[0].VDD" "x4.x5[0].SW" 60 0 "x4.x5[0].delay_signal" 84 4032,180 "x1.x5[0].VDD" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 4448 2473 4449 2474 l=30 w=84 "x1.x5[0].VDD" "x4.x5[0].SW" 60 0 "x1.x5[0].VDD" 84 4872,284 "x4.x5[0].delay_signal" 84 4032,180
device msubckt sky130_fd_pr__pfet_01v8 3362 2473 3363 2474 l=30 w=84 "x1.x5[0].VDD" "x4.x5[0].SW" 60 0 "x4.x5[0].delay_signal" 84 4032,180 "x1.x5[0].VDD" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 3236 2473 3237 2474 l=30 w=84 "x1.x5[0].VDD" "x4.x5[0].SW" 60 0 "x1.x5[0].VDD" 84 4872,284 "x4.x5[0].delay_signal" 84 4032,180
device msubckt sky130_fd_pr__pfet_01v8 2150 2473 2151 2474 l=30 w=84 "x1.x5[0].VDD" "x4.x5[0].SW" 60 0 "x4.x5[0].delay_signal" 84 4032,180 "x1.x5[0].VDD" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 2024 2473 2025 2474 l=30 w=84 "x1.x5[0].VDD" "x4.x5[0].SW" 60 0 "x1.x5[0].VDD" 84 4872,284 "x4.x5[0].delay_signal" 84 4032,180
device msubckt sky130_fd_pr__pfet_01v8 1292 2470 1293 2471 l=30 w=84 "x1.x5[0].VDD" "x4.x6.SW" 60 0 "x1.x5[0].VDD" 84 4872,284 "x4.x5[0].delay_signal" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 13144 2614 13145 2615 l=30 w=84 "x1.x5[0].VDD" "x1.x5[0].delay_signal" 60 0 "x1.x5[0].VDD" 84 4872,284 "a_13174_2476#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 7081 2602 7082 2603 l=30 w=130 "x1.x2.VSS" "x1.x7.SW" 60 0 "x1.x6.SW" 130 6760,364 "x1.x2.VSS" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 6891 2602 6892 2603 l=30 w=130 "x1.x2.VSS" "x1.x10.A" 60 0 "x1.x2.VSS" 130 6760,364 "x1.x5[0].SW" 130 6760,364
device msubckt sky130_fd_pr__pfet_01v8_hvt 6435 2614 6436 2615 l=30 w=84 "x1.x5[0].VDD" "x4.x5[0].delay_signal" 60 0 "x1.x5[0].VDD" 84 4872,284 "a_6465_2476#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 372 2602 373 2603 l=30 w=130 "x1.x2.VSS" "x1.x7.SW" 60 0 "x4.x6.SW" 130 6760,364 "x1.x2.VSS" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 182 2602 183 2603 l=30 w=130 "x1.x2.VSS" "x4.x10.A" 60 0 "x1.x2.VSS" 130 6760,364 "x4.x5[0].SW" 130 6760,364
device msubckt sky130_fd_pr__pfet_01v8_hvt 7359 2925 7360 2926 l=30 w=84 "x1.x5[0].VDD" "x1.x9.input_stack" 60 0 "a_7301_2925#" 84 4872,284 "x1.x5[0].delay_signal" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 7081 2852 7082 2853 l=30 w=200 "x1.x5[0].VDD" "x1.x7.SW" 60 0 "x1.x6.SW" 200 10400,504 "x1.x5[0].VDD" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 6891 2852 6892 2853 l=30 w=200 "x1.x5[0].VDD" "x1.x10.A" 60 0 "x1.x5[0].VDD" 200 10400,504 "x1.x5[0].SW" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 650 2925 651 2926 l=30 w=84 "x1.x5[0].VDD" "x4.x9.input_stack" 60 0 "a_592_2925#" 84 4872,284 "x4.x5[0].delay_signal" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 7359 3063 7360 3064 l=30 w=84 "x1.x5[0].VDD" "x1.x9.input_stack" 60 0 "a_7301_2925#" 84 4872,284 "a_7389_3063#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 372 2852 373 2853 l=30 w=200 "x1.x5[0].VDD" "x1.x7.SW" 60 0 "x4.x6.SW" 200 10400,504 "x1.x5[0].VDD" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 182 2852 183 2853 l=30 w=200 "x1.x5[0].VDD" "x4.x10.A" 60 0 "x1.x5[0].VDD" 200 10400,504 "x4.x5[0].SW" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 650 3063 651 3064 l=30 w=84 "x1.x5[0].VDD" "x4.x9.input_stack" 60 0 "a_592_2925#" 84 4872,284 "a_680_3063#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 7359 3201 7360 3202 l=30 w=84 "x1.x5[0].VDD" "x1.x9.input_stack" 60 0 "a_7301_3201#" 84 4872,284 "a_7389_3063#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 650 3201 651 3202 l=30 w=84 "x1.x5[0].VDD" "x4.x9.input_stack" 60 0 "a_592_3201#" 84 4872,284 "a_680_3063#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 7359 3339 7360 3340 l=30 w=84 "x1.x5[0].VDD" "x1.x9.input_stack" 60 0 "a_7301_3201#" 84 4872,284 "a_7389_3339#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 650 3339 651 3340 l=30 w=84 "x1.x5[0].VDD" "x4.x9.input_stack" 60 0 "a_592_3201#" 84 4872,284 "a_680_3339#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 7359 3477 7360 3478 l=30 w=84 "x1.x5[0].VDD" "x1.x9.input_stack" 60 0 "a_7301_3477#" 84 4872,284 "a_7389_3339#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 650 3477 651 3478 l=30 w=84 "x1.x5[0].VDD" "x4.x9.input_stack" 60 0 "a_592_3477#" 84 4872,284 "a_680_3339#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 7359 3615 7360 3616 l=30 w=84 "x1.x5[0].VDD" "x1.x9.input_stack" 60 0 "a_7301_3477#" 84 4872,284 "x1.x5[0].VDD" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 650 3615 651 3616 l=30 w=84 "x1.x5[0].VDD" "x4.x9.input_stack" 60 0 "a_592_3477#" 84 4872,284 "x1.x5[0].VDD" 84 4872,284
