// Seed: 3925816989
module module_0 (
    input  tri  id_0,
    input  tri1 id_1,
    output wor  id_2
);
  parameter id_4 = {1'h0};
  module_2 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign module_1.type_11 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    input wire id_2,
    input supply1 id_3,
    input supply1 id_4,
    output uwire id_5,
    id_8,
    output supply0 id_6
);
  parameter id_9 = 1;
  assign id_5 = -1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_5
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = id_2;
  final id_5 = 1;
  id_7 :
  assert property (@(posedge 1) -1 >= -1) id_5 = id_6;
  assign module_0.id_0 = 0;
endmodule
