<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>CIRCT: lib/Conversion/ExportVerilog/ExportVerilogInternals.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdn.jsdelivr.net/npm/mathjax@2/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CIRCT
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_fb3681dc9150b247305e64d29dbc20b7.html">Conversion</a></li><li class="navelem"><a class="el" href="dir_6cce4ad78de14f95ed50a18344002879.html">ExportVerilog</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">ExportVerilogInternals.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ExportVerilogInternals_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- ExportVerilogInternals.h - Shared Internal Impl Details --*- C++ -*-===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160; </div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#ifndef CONVERSION_EXPORTVERILOG_EXPORTVERILOGINTERNAL_H</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#define CONVERSION_EXPORTVERILOG_EXPORTVERILOGINTERNAL_H</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160; </div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="HWOps_8h.html">circt/Dialect/HW/HWOps.h</a>&quot;</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="HWSymCache_8h.html">circt/Dialect/HW/HWSymCache.h</a>&quot;</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SVOps_8h.html">circt/Dialect/SV/SVOps.h</a>&quot;</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;llvm/ADT/MapVector.h&quot;</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;llvm/ADT/SmallPtrSet.h&quot;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &lt;atomic&gt;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160; </div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacecirct.html">circt</a> {</div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="keyword">struct </span>LoweringOptions;</div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160; </div>
<div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="namespacecirct_1_1ExportVerilog.html">   22</a></span>&#160;<span class="keyword">namespace </span>ExportVerilog {</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="keyword">class </span><a class="code" href="classcirct_1_1ExportVerilog_1_1GlobalNameResolver.html">GlobalNameResolver</a>;</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">/// Check if the value is from read of a wire or reg or is a port.</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacecirct_1_1ExportVerilog.html#ae11c4f29e10c1cb0f360adb512ff9ea2">isSimpleReadOrPort</a>(Value v);</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">/// If the given `op` is a declaration, return the attribute that dictates its</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/// name. For things like wires and registers this will be the `name` attribute,</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">/// for instances this is `instanceName`, etc.</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"></span>StringAttr <a class="code" href="namespacecirct_1_1ExportVerilog.html#a31053abda87a867ccd617f2957b9245b">getDeclarationName</a>(Operation *op);</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/// This class keeps track of global names at the module/interface level.</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">/// It is built in a global pass over the entire design and then frozen to allow</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/// concurrent accesses.</span></div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html">   36</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html">GlobalNameTable</a> {</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;  <a class="code" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#a9d34d09f8b38bfd3c4d65c907b1be303">GlobalNameTable</a>(<a class="code" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html">GlobalNameTable</a> &amp;&amp;) = <span class="keywordflow">default</span>;</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">  /// Return the string to use for the specified parameter name in the specified</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">  /// module.  Parameters may be renamed for a variety of reasons (e.g.</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">  /// conflicting with ports or Verilog keywords), and this returns the</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">  /// legalized name to use.</span></div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#aaf128f0172f15f9cda4f4f3fe1b1c898">   43</a></span>&#160;<span class="comment"></span>  StringRef <a class="code" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#aaf128f0172f15f9cda4f4f3fe1b1c898">getParameterVerilogName</a>(Operation *module,</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;                                    StringAttr paramName)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    <span class="keyword">auto</span> it = <a class="code" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#a710154d7a9f4420a9082aff9d94ff34c">renamedParams</a>.find(std::make_pair(module, paramName));</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;    <span class="keywordflow">return</span> (it != <a class="code" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#a710154d7a9f4420a9082aff9d94ff34c">renamedParams</a>.end() ? it-&gt;second : paramName).getValue();</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  }</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160; </div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#a79cc37c883159374a0721dca324211d2">   50</a></span>&#160;  <span class="keyword">friend</span> <span class="keyword">class </span><a class="code" href="classcirct_1_1ExportVerilog_1_1GlobalNameResolver.html">GlobalNameResolver</a>;</div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#a9d34d09f8b38bfd3c4d65c907b1be303">   51</a></span>&#160;  <a class="code" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#a9d34d09f8b38bfd3c4d65c907b1be303">GlobalNameTable</a>() {}</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <a class="code" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#a9d34d09f8b38bfd3c4d65c907b1be303">GlobalNameTable</a>(<span class="keyword">const</span> <a class="code" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html">GlobalNameTable</a> &amp;) = <span class="keyword">delete</span>;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#a86fe95887ad749f8e1208a88d4ed7b0f">operator=</a>(<span class="keyword">const</span> <a class="code" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html">GlobalNameTable</a> &amp;) = <span class="keyword">delete</span>;</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160; </div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#acff06e6cb75f4fa0fb3ace748fd78675">   55</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#acff06e6cb75f4fa0fb3ace748fd78675">addRenamedParam</a>(Operation *module, StringAttr oldName,</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;                       StringRef newName) {</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    <a class="code" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#a710154d7a9f4420a9082aff9d94ff34c">renamedParams</a>[{module, oldName}] =</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;        <a class="code" href="namespacecirct_1_1calyx_1_1direction.html#aa581977b67c4a52e186e2d320010f50f">StringAttr::get</a>(oldName.getContext(), newName);</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  }</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">  /// This contains entries for any parameters that got renamed.  The key is a</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">  /// moduleop/paramName tuple, the value is the name to use.</span></div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#a710154d7a9f4420a9082aff9d94ff34c">   63</a></span>&#160;<span class="comment"></span>  DenseMap&lt;std::pair&lt;Operation *, Attribute&gt;, StringAttr&gt; <a class="code" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#a710154d7a9f4420a9082aff9d94ff34c">renamedParams</a>;</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;};</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160; </div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">// NameCollisionResolver</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160; </div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html">   70</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html">NameCollisionResolver</a> {</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <a class="code" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#a5f06df9b2901bfae0292dbf036ec233f">NameCollisionResolver</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">  /// Given a name that may have collisions or invalid symbols, return a</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">  /// replacement name to use, or the original name if it was ok.</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment"></span>  StringRef <a class="code" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#a9efd939431bef9cb42c90949b0a625ac">getLegalName</a>(StringRef originalName);</div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#a8e2d2c6a41c315380d6b91816a3e3275">   76</a></span>&#160;  StringRef <a class="code" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#a8e2d2c6a41c315380d6b91816a3e3275">getLegalName</a>(StringAttr originalName) {</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#a9efd939431bef9cb42c90949b0a625ac">getLegalName</a>(originalName.getValue());</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  }</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">  /// Insert a string as an already-used name.</span></div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#a628d2213827c728edf624faeecffc66b">   81</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#a628d2213827c728edf624faeecffc66b">insertUsedName</a>(StringRef name) { <a class="code" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#aaf27643f67c84142f125f00a63c2c5fd">usedNames</a>.insert(name); }</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160; </div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="keyword">private</span>:<span class="comment"></span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">  /// Set of used names, to ensure uniqueness.</span></div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#aaf27643f67c84142f125f00a63c2c5fd">   85</a></span>&#160;<span class="comment"></span>  llvm::StringSet&lt;&gt; <a class="code" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#aaf27643f67c84142f125f00a63c2c5fd">usedNames</a>;</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">  /// Numeric suffix used as uniquification agent when resolving conflicts.</span></div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#aaa0755e5f54d060d8f6269c355a1f959">   88</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">size_t</span> <a class="code" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#aaa0755e5f54d060d8f6269c355a1f959">nextGeneratedNameID</a> = 0;</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160; </div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <a class="code" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#a5f06df9b2901bfae0292dbf036ec233f">NameCollisionResolver</a>(<span class="keyword">const</span> <a class="code" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html">NameCollisionResolver</a> &amp;) = <span class="keyword">delete</span>;</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#a2d3a7b229913dcdc08f935e40cbf91aa">operator=</a>(<span class="keyword">const</span> <a class="code" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html">NameCollisionResolver</a> &amp;) = <span class="keyword">delete</span>;</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;};</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160; </div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">// FieldNameResolver</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160; </div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1FieldNameResolver.html">   98</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structcirct_1_1ExportVerilog_1_1FieldNameResolver.html">FieldNameResolver</a> {</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <a class="code" href="structcirct_1_1ExportVerilog_1_1FieldNameResolver.html#aa65f8ae84246902cde68482f8113a170">FieldNameResolver</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160; </div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  StringAttr <a class="code" href="structcirct_1_1ExportVerilog_1_1FieldNameResolver.html#a10a1b6d6604911fa94fb266f5e8c0a73">getRenamedFieldName</a>(StringAttr fieldName);</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160; </div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="structcirct_1_1ExportVerilog_1_1FieldNameResolver.html#ab81adae9c512a9aaae56523449705a13">setRenamedFieldName</a>(StringAttr fieldName, StringAttr newFieldName);</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">  /// Those contain entries for field names and types respectively. Struct types</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">  /// have names as field names, which must be renamed if they conflict with</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">  /// verilog keywords.</span></div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1FieldNameResolver.html#a0f2e8e74cceeb4736d1f515624172044">  109</a></span>&#160;<span class="comment"></span>  DenseMap&lt;StringAttr, StringAttr&gt; <a class="code" href="structcirct_1_1ExportVerilog_1_1FieldNameResolver.html#a0f2e8e74cceeb4736d1f515624172044">renamedFieldNames</a>;</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">  /// This contains field names *after* the type legalization to avoid conflicts</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">  /// of renamed field names.</span></div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1FieldNameResolver.html#aa86ef02d1cedd2e9c601ba27aa40faab">  113</a></span>&#160;<span class="comment"></span>  llvm::StringSet&lt;&gt; <a class="code" href="structcirct_1_1ExportVerilog_1_1FieldNameResolver.html#aa86ef02d1cedd2e9c601ba27aa40faab">usedFieldNames</a>;</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">  /// Numeric suffix used as uniquification agent when resolving conflicts.</span></div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1FieldNameResolver.html#a0a3c273f089c5ddef9b55668ea3da504">  116</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">size_t</span> <a class="code" href="structcirct_1_1ExportVerilog_1_1FieldNameResolver.html#a0a3c273f089c5ddef9b55668ea3da504">nextGeneratedNameID</a> = 0;</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;};</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160; </div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">// SharedEmitterState</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">/// Information to control the emission of a single operation into a file.</span></div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1OpFileInfo.html">  124</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structcirct_1_1ExportVerilog_1_1OpFileInfo.html">OpFileInfo</a> {<span class="comment"></span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">  /// The operation to be emitted.</span></div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1OpFileInfo.html#a9d3509381ec93e9cd18ef00ce7afbe5f">  126</a></span>&#160;<span class="comment"></span>  Operation *<a class="code" href="structcirct_1_1ExportVerilog_1_1OpFileInfo.html#a9d3509381ec93e9cd18ef00ce7afbe5f">op</a>;</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">  /// Where among the replicated per-file operations the `op` above should be</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">  /// emitted.</span></div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1OpFileInfo.html#ae583f7f1d787660ccaebf0968339fdda">  130</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">size_t</span> <a class="code" href="structcirct_1_1ExportVerilog_1_1OpFileInfo.html#ae583f7f1d787660ccaebf0968339fdda">position</a> = 0;</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;};</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">/// Information to control the emission of a list of operations into a file.</span></div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1FileInfo.html">  134</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structcirct_1_1ExportVerilog_1_1FileInfo.html">FileInfo</a> {<span class="comment"></span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">  /// The operations to be emitted into a separate file, and where among the</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">  /// replicated per-file operations the operation should be emitted.</span></div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1FileInfo.html#a097d5765df776737d91ffcc65a383577">  137</a></span>&#160;<span class="comment"></span>  SmallVector&lt;OpFileInfo, 1&gt; <a class="code" href="structcirct_1_1ExportVerilog_1_1FileInfo.html#a097d5765df776737d91ffcc65a383577">ops</a>;</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">  /// Whether to emit the replicated per-file operations.</span></div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1FileInfo.html#a97bf7fc77f8ef1af094292b77e3c15eb">  140</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="structcirct_1_1ExportVerilog_1_1FileInfo.html#a97bf7fc77f8ef1af094292b77e3c15eb">emitReplicatedOps</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">  /// Whether to include this file as part of the emitted file list.</span></div>
<div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1FileInfo.html#aab5919e0c1eb90f60fc36267d662be87">  143</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="structcirct_1_1ExportVerilog_1_1FileInfo.html#aab5919e0c1eb90f60fc36267d662be87">addToFilelist</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">  /// If true, the file is a header.</span></div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1FileInfo.html#a1f953de66710f39437954c7fe877101f">  146</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="structcirct_1_1ExportVerilog_1_1FileInfo.html#a1f953de66710f39437954c7fe877101f">isHeader</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">  /// If true, the file is known to be (system) verilog source code.</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">  /// This flag is used to distinguish verilog from other files such as json.</span></div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1FileInfo.html#a0414c3a7ca430f69b48a74bee816ddc7">  150</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="structcirct_1_1ExportVerilog_1_1FileInfo.html#a0414c3a7ca430f69b48a74bee816ddc7">isVerilog</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;};</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">/// This class wraps an operation or a fixed string that should be emitted.</span></div>
<div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html">  154</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html">StringOrOpToEmit</a> {</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a20cfe5f553875985821d29d0726b15eb">  156</a></span>&#160;  <span class="keyword">explicit</span> <a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a20cfe5f553875985821d29d0726b15eb">StringOrOpToEmit</a>(Operation *op) : <a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a90b5f82ba1050cd8048bf1fe30748410">pointerData</a>(op), <a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a68f644dc9aa53b46b39a12244ea5bbaf">length</a>(~0ULL) {}</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160; </div>
<div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#aaeecf193fdd31d430f4abe4a93fa0d9c">  158</a></span>&#160;  <span class="keyword">explicit</span> <a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#aaeecf193fdd31d430f4abe4a93fa0d9c">StringOrOpToEmit</a>(StringRef <span class="keywordtype">string</span>) {</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a90b5f82ba1050cd8048bf1fe30748410">pointerData</a> = (Operation *)<span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a68eb08277caf4dc67396cd61b84601a8">setString</a>(<span class="keywordtype">string</span>);</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  }</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160; </div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a1dfde98a500cc330259967377c1cdbf5">  163</a></span>&#160;  <a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a1dfde98a500cc330259967377c1cdbf5">~StringOrOpToEmit</a>() {</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">const</span> <span class="keywordtype">void</span> *ptr = <a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a90b5f82ba1050cd8048bf1fe30748410">pointerData</a>.dyn_cast&lt;<span class="keyword">const</span> <span class="keywordtype">void</span> *&gt;())</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;      free(<span class="keyword">const_cast&lt;</span><span class="keywordtype">void</span> *<span class="keyword">&gt;</span>(ptr));</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  }</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">  /// If the value is an Operation*, return it.  Otherwise return null.</span></div>
<div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a3703bdfc3d9a12c12c5936527da639fc">  169</a></span>&#160;<span class="comment"></span>  Operation *<a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a3703bdfc3d9a12c12c5936527da639fc">getOperation</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a90b5f82ba1050cd8048bf1fe30748410">pointerData</a>.dyn_cast&lt;Operation *&gt;();</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  }</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">  /// If the value wraps a string, return it.  Otherwise return null.</span></div>
<div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#aaba79aa780ff052ab2c359c9818dfd44">  174</a></span>&#160;<span class="comment"></span>  StringRef <a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#aaba79aa780ff052ab2c359c9818dfd44">getStringData</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">const</span> <span class="keywordtype">void</span> *ptr = <a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a90b5f82ba1050cd8048bf1fe30748410">pointerData</a>.dyn_cast&lt;<span class="keyword">const</span> <span class="keywordtype">void</span> *&gt;())</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;      <span class="keywordflow">return</span> StringRef((<span class="keyword">const</span> <span class="keywordtype">char</span> *)ptr, <a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a68f644dc9aa53b46b39a12244ea5bbaf">length</a>);</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <span class="keywordflow">return</span> StringRef();</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  }</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">  /// This method transforms the entry from an operation to a string value.</span></div>
<div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a68eb08277caf4dc67396cd61b84601a8">  181</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a68eb08277caf4dc67396cd61b84601a8">setString</a>(StringRef value) {</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    assert(<a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a90b5f82ba1050cd8048bf1fe30748410">pointerData</a>.is&lt;Operation *&gt;() &amp;&amp; <span class="stringliteral">&quot;shouldn&#39;t already be a string&quot;</span>);</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a68f644dc9aa53b46b39a12244ea5bbaf">length</a> = value.size();</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <span class="keywordtype">void</span> *data = malloc(<a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a68f644dc9aa53b46b39a12244ea5bbaf">length</a>);</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    memcpy(data, value.data(), <a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a68f644dc9aa53b46b39a12244ea5bbaf">length</a>);</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a90b5f82ba1050cd8048bf1fe30748410">pointerData</a> = (<span class="keyword">const</span> <span class="keywordtype">void</span> *)data;</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  }</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160; </div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  <span class="comment">// These move just fine.</span></div>
<div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#aaedb892568e5d85e83f67a90e1f1aa4b">  190</a></span>&#160;  <a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#aaedb892568e5d85e83f67a90e1f1aa4b">StringOrOpToEmit</a>(<a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html">StringOrOpToEmit</a> &amp;&amp;rhs)</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;      : <a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a90b5f82ba1050cd8048bf1fe30748410">pointerData</a>(rhs.<a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a90b5f82ba1050cd8048bf1fe30748410">pointerData</a>), <a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a68f644dc9aa53b46b39a12244ea5bbaf">length</a>(rhs.<a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a68f644dc9aa53b46b39a12244ea5bbaf">length</a>) {</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    rhs.pointerData = (Operation *)<span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  }</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160; </div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a20cfe5f553875985821d29d0726b15eb">StringOrOpToEmit</a>(<span class="keyword">const</span> <a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html">StringOrOpToEmit</a> &amp;) = <span class="keyword">delete</span>;</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a3e5c1a38ad373bcf13bfccba37a13807">operator=</a>(<span class="keyword">const</span> <a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html">StringOrOpToEmit</a> &amp;) = <span class="keyword">delete</span>;</div>
<div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a90b5f82ba1050cd8048bf1fe30748410">  198</a></span>&#160;  PointerUnion&lt;Operation *, const void *&gt; <a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a90b5f82ba1050cd8048bf1fe30748410">pointerData</a>;</div>
<div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a68f644dc9aa53b46b39a12244ea5bbaf">  199</a></span>&#160;  <span class="keywordtype">size_t</span> <a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a68f644dc9aa53b46b39a12244ea5bbaf">length</a>;</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;};</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">/// This class tracks the top-level state for the emitters, which is built and</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">/// then shared across all per-file emissions that happen in parallel.</span></div>
<div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html">  204</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html">SharedEmitterState</a> {<span class="comment"></span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">  /// The MLIR module to emit.</span></div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a6382ad5c6df0be4011da8c199366ea8c">  206</a></span>&#160;<span class="comment"></span>  ModuleOp <a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a6382ad5c6df0be4011da8c199366ea8c">designOp</a>;</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">  /// The main file that collects all operations that are neither replicated</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">  /// per-file ops nor specifically assigned to a file.</span></div>
<div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a71575a7810e167f1afe639d757a0e434">  210</a></span>&#160;<span class="comment"></span>  <a class="code" href="structcirct_1_1ExportVerilog_1_1FileInfo.html">FileInfo</a> <a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a71575a7810e167f1afe639d757a0e434">rootFile</a>;</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">  /// The additional files to emit, with the output file name as the key into</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">  /// the map.</span></div>
<div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a1172b2f74fafe2664b769b7b9d561f21">  214</a></span>&#160;<span class="comment"></span>  llvm::MapVector&lt;StringAttr, FileInfo&gt; <a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a1172b2f74fafe2664b769b7b9d561f21">files</a>;</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">  /// The various file lists and their contents to emit</span></div>
<div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a7bc182e3da3dcffd8b0f51d225d2616d">  217</a></span>&#160;<span class="comment"></span>  llvm::StringMap&lt;SmallVector&lt;StringAttr&gt;&gt; <a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a7bc182e3da3dcffd8b0f51d225d2616d">fileLists</a>;</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">  /// A list of operations replicated in each output file (e.g., `sv.verbatim`</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">  /// or `sv.ifdef` without dedicated output file).</span></div>
<div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#ade327f0759dc500d70c33bb9a3f54ff7">  221</a></span>&#160;<span class="comment"></span>  SmallVector&lt;Operation *, 0&gt; <a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#ade327f0759dc500d70c33bb9a3f54ff7">replicatedOps</a>;</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">  /// Whether any error has been encountered during emission.</span></div>
<div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a9555a0d11a84944e7a5709c6996a98d9">  224</a></span>&#160;<span class="comment"></span>  std::atomic&lt;bool&gt; <a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a9555a0d11a84944e7a5709c6996a98d9">encounteredError</a> = {};</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">  /// A cache of symbol -&gt; defining ops built once and used by each of the</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">  /// verilog module emitters.  This is built at &quot;gatherFiles&quot; time.</span></div>
<div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a4512445e9db50cc59d5c8e561db15f87">  228</a></span>&#160;<span class="comment"></span>  <a class="code" href="classcirct_1_1hw_1_1HWSymbolCache.html">hw::HWSymbolCache</a> <a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a4512445e9db50cc59d5c8e561db15f87">symbolCache</a>;</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160; </div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <span class="comment">// Emitter options extracted from the top-level module.</span></div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a843dcde0e700937dbbab80b525e5aaa6">  231</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="structcirct_1_1LoweringOptions.html">LoweringOptions</a> &amp;<a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a843dcde0e700937dbbab80b525e5aaa6">options</a>;</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">  /// This is a set is populated at &quot;gather&quot; time, containing the hw.module</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">  /// operations that have a sv.bind in them.</span></div>
<div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a8398ef5091982b238e3c76d1b2b9f1dd">  235</a></span>&#160;<span class="comment"></span>  SmallPtrSet&lt;Operation *, 8&gt; <a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a8398ef5091982b238e3c76d1b2b9f1dd">modulesContainingBinds</a>;</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">  /// Information about renamed global symbols, parameters, etc.</span></div>
<div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#ae273755f4445d6fc566ee89a195d6b2d">  238</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html">GlobalNameTable</a> <a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#ae273755f4445d6fc566ee89a195d6b2d">globalNames</a>;</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160; </div>
<div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a2bf7caf7fa06fe83554f7a343c8775c2">  240</a></span>&#160;  <span class="keyword">explicit</span> <a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a2bf7caf7fa06fe83554f7a343c8775c2">SharedEmitterState</a>(ModuleOp <a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a6382ad5c6df0be4011da8c199366ea8c">designOp</a>, <span class="keyword">const</span> <a class="code" href="structcirct_1_1LoweringOptions.html">LoweringOptions</a> &amp;<a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a843dcde0e700937dbbab80b525e5aaa6">options</a>,</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;                              <a class="code" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html">GlobalNameTable</a> <a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#ae273755f4445d6fc566ee89a195d6b2d">globalNames</a>)</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;      : <a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a6382ad5c6df0be4011da8c199366ea8c">designOp</a>(<a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a6382ad5c6df0be4011da8c199366ea8c">designOp</a>), <a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a843dcde0e700937dbbab80b525e5aaa6">options</a>(<a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a843dcde0e700937dbbab80b525e5aaa6">options</a>),</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        <a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#ae273755f4445d6fc566ee89a195d6b2d">globalNames</a>(std::move(<a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#ae273755f4445d6fc566ee89a195d6b2d">globalNames</a>)) {}</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#acdde665a89b0b36e648b0e94c3ba5a87">gatherFiles</a>(<span class="keywordtype">bool</span> separateModules);</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160; </div>
<div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a3083b7cf60032a40bf6b46c446ab6e6f">  246</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a3083b7cf60032a40bf6b46c446ab6e6f">EmissionList</a> = std::vector&lt;StringOrOpToEmit&gt;;</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160; </div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a4f2996d719c0cd883110b48474dc7161">collectOpsForFile</a>(<span class="keyword">const</span> <a class="code" href="structcirct_1_1ExportVerilog_1_1FileInfo.html">FileInfo</a> &amp;fileInfo, <a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a3083b7cf60032a40bf6b46c446ab6e6f">EmissionList</a> &amp;thingsToEmit,</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;                         <span class="keywordtype">bool</span> emitHeader = <span class="keyword">false</span>);</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a795f676ae17d31003dbe1f13dc9d7e14">emitOps</a>(<a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a3083b7cf60032a40bf6b46c446ab6e6f">EmissionList</a> &amp;thingsToEmit, raw_ostream &amp;os, <span class="keywordtype">bool</span> parallelize);</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;};</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160; </div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">// Other utilities</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">/// Return true for operations that must always be inlined into a containing</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">/// expression for correctness.</span></div>
<div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="namespacecirct_1_1ExportVerilog.html#ae6caf64a5764d58dcfcfb80a72bc5aca">  259</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespacecirct_1_1ExportVerilog.html#ae6caf64a5764d58dcfcfb80a72bc5aca">isExpressionAlwaysInline</a>(Operation *op) {</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <span class="comment">// We need to emit array indexes inline per verilog &quot;lvalue&quot; semantics.</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  <span class="keywordflow">if</span> (isa&lt;sv::ArrayIndexInOutOp&gt;(op) || isa&lt;sv::StructFieldInOutOp&gt;(op) ||</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;      isa&lt;sv::IndexedPartSelectInOutOp&gt;(op) || isa&lt;sv::ReadInOutOp&gt;(op))</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160; </div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <span class="comment">// An SV interface modport is a symbolic name that is always inlined.</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <span class="keywordflow">if</span> (isa&lt;sv::GetModportOp&gt;(op) || isa&lt;sv::ReadInterfaceSignalOp&gt;(op))</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160; </div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  <span class="comment">// XMRs can&#39;t be spilled if they are on the lhs.  Conservatively never spill</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <span class="comment">// them.</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <span class="keywordflow">if</span> (isa&lt;sv::XMROp&gt;(op))</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160; </div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <span class="keywordflow">if</span> (isa&lt;sv::SampledOp&gt;(op))</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160; </div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;}</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">/// Return whether an operation is a constant.</span></div>
<div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="namespacecirct_1_1ExportVerilog.html#ac1911421f4a7da6b67a536e6dc7d842b">  281</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespacecirct_1_1ExportVerilog.html#ac1911421f4a7da6b67a536e6dc7d842b">isConstantExpression</a>(Operation *op) {</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <span class="keywordflow">return</span> isa&lt;hw::ConstantOp, sv::ConstantXOp, sv::ConstantZOp&gt;(op);</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;}</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">/// This predicate returns true if the specified operation is considered a</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">/// potentially inlinable Verilog expression.  These nodes always have a single</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">/// result, but may have side effects (e.g. `sv.verbatim.expr.se`).</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">/// MemoryEffects should be checked if a client cares.</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacecirct_1_1ExportVerilog.html#a8a3d5238c65794c63e923e68607f0eea">isVerilogExpression</a>(Operation *op);</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">/// Return true if this expression should be emitted inline into any statement</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">/// that uses it.</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacecirct_1_1ExportVerilog.html#a52a4a99579c88c1b9436fcb0b75a625a">isExpressionEmittedInline</a>(Operation *op);</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">/// For each module we emit, do a prepass over the structure, pre-lowering and</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">/// otherwise rewriting operations we don&#39;t want to emit.</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="namespacecirct_1_1ExportVerilog.html#a5d0895e7bb909e05be94089760bced94">prepareHWModule</a>(Block &amp;block, <span class="keyword">const</span> <a class="code" href="structcirct_1_1LoweringOptions.html">LoweringOptions</a> &amp;options);</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">/// Rewrite module names and interfaces to not conflict with each other or with</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">/// Verilog keywords.</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment"></span>GlobalNameTable <a class="code" href="namespacecirct_1_1ExportVerilog.html#af08da8660e941170323be4c1787595e9">legalizeGlobalNames</a>(ModuleOp topLevel);</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160; </div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;} <span class="comment">// namespace ExportVerilog</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;} <span class="comment">// namespace circt</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160; </div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#endif // CONVERSION_EXPORTVERILOG_EXPORTVERILOGINTERNAL_H</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1FieldNameResolver_html"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1FieldNameResolver.html">circt::ExportVerilog::FieldNameResolver</a></div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00098">ExportVerilogInternals.h:98</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1FileInfo_html_a1f953de66710f39437954c7fe877101f"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1FileInfo.html#a1f953de66710f39437954c7fe877101f">circt::ExportVerilog::FileInfo::isHeader</a></div><div class="ttdeci">bool isHeader</div><div class="ttdoc">If true, the file is a header.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00146">ExportVerilogInternals.h:146</a></div></div>
<div class="ttc" id="anamespacecirct_1_1ExportVerilog_html_a8a3d5238c65794c63e923e68607f0eea"><div class="ttname"><a href="namespacecirct_1_1ExportVerilog.html#a8a3d5238c65794c63e923e68607f0eea">circt::ExportVerilog::isVerilogExpression</a></div><div class="ttdeci">bool isVerilogExpression(Operation *op)</div><div class="ttdoc">This predicate returns true if the specified operation is considered a potentially inlinable Verilog ...</div><div class="ttdef"><b>Definition:</b> <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00232">ExportVerilog.cpp:232</a></div></div>
<div class="ttc" id="aclasscirct_1_1hw_1_1HWSymbolCache_html"><div class="ttname"><a href="classcirct_1_1hw_1_1HWSymbolCache.html">circt::hw::HWSymbolCache</a></div><div class="ttdoc">This stores lookup tables to make manipulating and working with the IR more efficient.</div><div class="ttdef"><b>Definition:</b> <a href="HWSymCache_8h_source.html#l00027">HWSymCache.h:27</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1FileInfo_html_a0414c3a7ca430f69b48a74bee816ddc7"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1FileInfo.html#a0414c3a7ca430f69b48a74bee816ddc7">circt::ExportVerilog::FileInfo::isVerilog</a></div><div class="ttdeci">bool isVerilog</div><div class="ttdoc">If true, the file is known to be (system) verilog source code.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00150">ExportVerilogInternals.h:150</a></div></div>
<div class="ttc" id="aclasscirct_1_1ExportVerilog_1_1StringOrOpToEmit_html"><div class="ttname"><a href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html">circt::ExportVerilog::StringOrOpToEmit</a></div><div class="ttdoc">This class wraps an operation or a fixed string that should be emitted.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00154">ExportVerilogInternals.h:154</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1FieldNameResolver_html_ab81adae9c512a9aaae56523449705a13"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1FieldNameResolver.html#ab81adae9c512a9aaae56523449705a13">circt::ExportVerilog::FieldNameResolver::setRenamedFieldName</a></div><div class="ttdeci">void setRenamedFieldName(StringAttr fieldName, StringAttr newFieldName)</div><div class="ttdef"><b>Definition:</b> <a href="LegalizeNames_8cpp_source.html#l00048">LegalizeNames.cpp:48</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1OpFileInfo_html"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1OpFileInfo.html">circt::ExportVerilog::OpFileInfo</a></div><div class="ttdoc">Information to control the emission of a single operation into a file.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00124">ExportVerilogInternals.h:124</a></div></div>
<div class="ttc" id="aclasscirct_1_1ExportVerilog_1_1GlobalNameResolver_html"><div class="ttname"><a href="classcirct_1_1ExportVerilog_1_1GlobalNameResolver.html">circt::ExportVerilog::GlobalNameResolver</a></div><div class="ttdoc">This class keeps track of modules and interfaces that need to be renamed, as well as module ports and...</div><div class="ttdef"><b>Definition:</b> <a href="LegalizeNames_8cpp_source.html#l00089">LegalizeNames.cpp:89</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1SharedEmitterState_html_ae273755f4445d6fc566ee89a195d6b2d"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#ae273755f4445d6fc566ee89a195d6b2d">circt::ExportVerilog::SharedEmitterState::globalNames</a></div><div class="ttdeci">const GlobalNameTable globalNames</div><div class="ttdoc">Information about renamed global symbols, parameters, etc.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00238">ExportVerilogInternals.h:238</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1GlobalNameTable_html_acff06e6cb75f4fa0fb3ace748fd78675"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#acff06e6cb75f4fa0fb3ace748fd78675">circt::ExportVerilog::GlobalNameTable::addRenamedParam</a></div><div class="ttdeci">void addRenamedParam(Operation *module, StringAttr oldName, StringRef newName)</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00055">ExportVerilogInternals.h:55</a></div></div>
<div class="ttc" id="aclasscirct_1_1ExportVerilog_1_1StringOrOpToEmit_html_a1dfde98a500cc330259967377c1cdbf5"><div class="ttname"><a href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a1dfde98a500cc330259967377c1cdbf5">circt::ExportVerilog::StringOrOpToEmit::~StringOrOpToEmit</a></div><div class="ttdeci">~StringOrOpToEmit()</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00163">ExportVerilogInternals.h:163</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1FieldNameResolver_html_aa65f8ae84246902cde68482f8113a170"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1FieldNameResolver.html#aa65f8ae84246902cde68482f8113a170">circt::ExportVerilog::FieldNameResolver::FieldNameResolver</a></div><div class="ttdeci">FieldNameResolver()=default</div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1NameCollisionResolver_html_aaf27643f67c84142f125f00a63c2c5fd"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#aaf27643f67c84142f125f00a63c2c5fd">circt::ExportVerilog::NameCollisionResolver::usedNames</a></div><div class="ttdeci">llvm::StringSet usedNames</div><div class="ttdoc">Set of used names, to ensure uniqueness.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00085">ExportVerilogInternals.h:85</a></div></div>
<div class="ttc" id="anamespacecirct_1_1ExportVerilog_html_a52a4a99579c88c1b9436fcb0b75a625a"><div class="ttname"><a href="namespacecirct_1_1ExportVerilog.html#a52a4a99579c88c1b9436fcb0b75a625a">circt::ExportVerilog::isExpressionEmittedInline</a></div><div class="ttdeci">bool isExpressionEmittedInline(Operation *op)</div><div class="ttdoc">Return true if this expression should be emitted inline into any statement that uses it.</div><div class="ttdef"><b>Definition:</b> <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00614">ExportVerilog.cpp:614</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1SharedEmitterState_html_a1172b2f74fafe2664b769b7b9d561f21"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a1172b2f74fafe2664b769b7b9d561f21">circt::ExportVerilog::SharedEmitterState::files</a></div><div class="ttdeci">llvm::MapVector&lt; StringAttr, FileInfo &gt; files</div><div class="ttdoc">The additional files to emit, with the output file name as the key into the map.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00214">ExportVerilogInternals.h:214</a></div></div>
<div class="ttc" id="anamespacecirct_1_1ExportVerilog_html_a5d0895e7bb909e05be94089760bced94"><div class="ttname"><a href="namespacecirct_1_1ExportVerilog.html#a5d0895e7bb909e05be94089760bced94">circt::ExportVerilog::prepareHWModule</a></div><div class="ttdeci">void prepareHWModule(Block &amp;block, const LoweringOptions &amp;options)</div><div class="ttdoc">For each module we emit, do a prepass over the structure, pre-lowering and otherwise rewriting operat...</div><div class="ttdef"><b>Definition:</b> <a href="PrepareForEmission_8cpp_source.html#l00462">PrepareForEmission.cpp:462</a></div></div>
<div class="ttc" id="anamespacecirct_1_1ExportVerilog_html_ae11c4f29e10c1cb0f360adb512ff9ea2"><div class="ttname"><a href="namespacecirct_1_1ExportVerilog.html#ae11c4f29e10c1cb0f360adb512ff9ea2">circt::ExportVerilog::isSimpleReadOrPort</a></div><div class="ttdeci">bool isSimpleReadOrPort(Value v)</div><div class="ttdoc">Check if the value is from read of a wire or reg or is a port.</div><div class="ttdef"><b>Definition:</b> <a href="PrepareForEmission_8cpp_source.html#l00036">PrepareForEmission.cpp:36</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1NameCollisionResolver_html"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html">circt::ExportVerilog::NameCollisionResolver</a></div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00070">ExportVerilogInternals.h:70</a></div></div>
<div class="ttc" id="astructcirct_1_1LoweringOptions_html"><div class="ttname"><a href="structcirct_1_1LoweringOptions.html">circt::LoweringOptions</a></div><div class="ttdoc">Options which control the emission from CIRCT to Verilog.</div><div class="ttdef"><b>Definition:</b> <a href="LoweringOptions_8h_source.html#l00026">LoweringOptions.h:26</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1SharedEmitterState_html"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html">circt::ExportVerilog::SharedEmitterState</a></div><div class="ttdoc">This class tracks the top-level state for the emitters, which is built and then shared across all per...</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00204">ExportVerilogInternals.h:204</a></div></div>
<div class="ttc" id="anamespacecirct_1_1ExportVerilog_html_ac1911421f4a7da6b67a536e6dc7d842b"><div class="ttname"><a href="namespacecirct_1_1ExportVerilog.html#ac1911421f4a7da6b67a536e6dc7d842b">circt::ExportVerilog::isConstantExpression</a></div><div class="ttdeci">static bool isConstantExpression(Operation *op)</div><div class="ttdoc">Return whether an operation is a constant.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00281">ExportVerilogInternals.h:281</a></div></div>
<div class="ttc" id="aclasscirct_1_1ExportVerilog_1_1StringOrOpToEmit_html_a90b5f82ba1050cd8048bf1fe30748410"><div class="ttname"><a href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a90b5f82ba1050cd8048bf1fe30748410">circt::ExportVerilog::StringOrOpToEmit::pointerData</a></div><div class="ttdeci">PointerUnion&lt; Operation *, const void * &gt; pointerData</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00198">ExportVerilogInternals.h:198</a></div></div>
<div class="ttc" id="aHWOps_8h_html"><div class="ttname"><a href="HWOps_8h.html">HWOps.h</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1GlobalNameTable_html_aaf128f0172f15f9cda4f4f3fe1b1c898"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#aaf128f0172f15f9cda4f4f3fe1b1c898">circt::ExportVerilog::GlobalNameTable::getParameterVerilogName</a></div><div class="ttdeci">StringRef getParameterVerilogName(Operation *module, StringAttr paramName) const</div><div class="ttdoc">Return the string to use for the specified parameter name in the specified module.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00043">ExportVerilogInternals.h:43</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1OpFileInfo_html_ae583f7f1d787660ccaebf0968339fdda"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1OpFileInfo.html#ae583f7f1d787660ccaebf0968339fdda">circt::ExportVerilog::OpFileInfo::position</a></div><div class="ttdeci">size_t position</div><div class="ttdoc">Where among the replicated per-file operations the op above should be emitted.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00130">ExportVerilogInternals.h:130</a></div></div>
<div class="ttc" id="aclasscirct_1_1ExportVerilog_1_1StringOrOpToEmit_html_aaba79aa780ff052ab2c359c9818dfd44"><div class="ttname"><a href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#aaba79aa780ff052ab2c359c9818dfd44">circt::ExportVerilog::StringOrOpToEmit::getStringData</a></div><div class="ttdeci">StringRef getStringData() const</div><div class="ttdoc">If the value wraps a string, return it. Otherwise return null.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00174">ExportVerilogInternals.h:174</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1SharedEmitterState_html_a9555a0d11a84944e7a5709c6996a98d9"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a9555a0d11a84944e7a5709c6996a98d9">circt::ExportVerilog::SharedEmitterState::encounteredError</a></div><div class="ttdeci">std::atomic&lt; bool &gt; encounteredError</div><div class="ttdoc">Whether any error has been encountered during emission.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00224">ExportVerilogInternals.h:224</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1SharedEmitterState_html_a2bf7caf7fa06fe83554f7a343c8775c2"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a2bf7caf7fa06fe83554f7a343c8775c2">circt::ExportVerilog::SharedEmitterState::SharedEmitterState</a></div><div class="ttdeci">SharedEmitterState(ModuleOp designOp, const LoweringOptions &amp;options, GlobalNameTable globalNames)</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00240">ExportVerilogInternals.h:240</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1SharedEmitterState_html_a3083b7cf60032a40bf6b46c446ab6e6f"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a3083b7cf60032a40bf6b46c446ab6e6f">circt::ExportVerilog::SharedEmitterState::EmissionList</a></div><div class="ttdeci">std::vector&lt; StringOrOpToEmit &gt; EmissionList</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00246">ExportVerilogInternals.h:246</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1FieldNameResolver_html_aa86ef02d1cedd2e9c601ba27aa40faab"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1FieldNameResolver.html#aa86ef02d1cedd2e9c601ba27aa40faab">circt::ExportVerilog::FieldNameResolver::usedFieldNames</a></div><div class="ttdeci">llvm::StringSet usedFieldNames</div><div class="ttdoc">This contains field names after the type legalization to avoid conflicts of renamed field names.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00113">ExportVerilogInternals.h:113</a></div></div>
<div class="ttc" id="anamespacecirct_1_1ExportVerilog_html_af08da8660e941170323be4c1787595e9"><div class="ttname"><a href="namespacecirct_1_1ExportVerilog.html#af08da8660e941170323be4c1787595e9">circt::ExportVerilog::legalizeGlobalNames</a></div><div class="ttdeci">GlobalNameTable legalizeGlobalNames(ModuleOp topLevel)</div><div class="ttdoc">Rewrite module names and interfaces to not conflict with each other or with Verilog keywords.</div><div class="ttdef"><b>Definition:</b> <a href="LegalizeNames_8cpp_source.html#l00226">LegalizeNames.cpp:226</a></div></div>
<div class="ttc" id="anamespacecirct_1_1ExportVerilog_html_a31053abda87a867ccd617f2957b9245b"><div class="ttname"><a href="namespacecirct_1_1ExportVerilog.html#a31053abda87a867ccd617f2957b9245b">circt::ExportVerilog::getDeclarationName</a></div><div class="ttdeci">StringAttr getDeclarationName(Operation *op)</div><div class="ttdoc">If the given op is a declaration, return the attribute that dictates its name.</div><div class="ttdef"><b>Definition:</b> <a href="LegalizeNames_8cpp_source.html#l00023">LegalizeNames.cpp:23</a></div></div>
<div class="ttc" id="aclasscirct_1_1ExportVerilog_1_1StringOrOpToEmit_html_a3e5c1a38ad373bcf13bfccba37a13807"><div class="ttname"><a href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a3e5c1a38ad373bcf13bfccba37a13807">circt::ExportVerilog::StringOrOpToEmit::operator=</a></div><div class="ttdeci">void operator=(const StringOrOpToEmit &amp;)=delete</div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1NameCollisionResolver_html_a8e2d2c6a41c315380d6b91816a3e3275"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#a8e2d2c6a41c315380d6b91816a3e3275">circt::ExportVerilog::NameCollisionResolver::getLegalName</a></div><div class="ttdeci">StringRef getLegalName(StringAttr originalName)</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00076">ExportVerilogInternals.h:76</a></div></div>
<div class="ttc" id="aclasscirct_1_1ExportVerilog_1_1StringOrOpToEmit_html_a68f644dc9aa53b46b39a12244ea5bbaf"><div class="ttname"><a href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a68f644dc9aa53b46b39a12244ea5bbaf">circt::ExportVerilog::StringOrOpToEmit::length</a></div><div class="ttdeci">size_t length</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00199">ExportVerilogInternals.h:199</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1GlobalNameTable_html_a9d34d09f8b38bfd3c4d65c907b1be303"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#a9d34d09f8b38bfd3c4d65c907b1be303">circt::ExportVerilog::GlobalNameTable::GlobalNameTable</a></div><div class="ttdeci">GlobalNameTable()</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00051">ExportVerilogInternals.h:51</a></div></div>
<div class="ttc" id="aHWSymCache_8h_html"><div class="ttname"><a href="HWSymCache_8h.html">HWSymCache.h</a></div></div>
<div class="ttc" id="aclasscirct_1_1ExportVerilog_1_1StringOrOpToEmit_html_a3703bdfc3d9a12c12c5936527da639fc"><div class="ttname"><a href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a3703bdfc3d9a12c12c5936527da639fc">circt::ExportVerilog::StringOrOpToEmit::getOperation</a></div><div class="ttdeci">Operation * getOperation() const</div><div class="ttdoc">If the value is an Operation*, return it. Otherwise return null.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00169">ExportVerilogInternals.h:169</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1FileInfo_html_a097d5765df776737d91ffcc65a383577"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1FileInfo.html#a097d5765df776737d91ffcc65a383577">circt::ExportVerilog::FileInfo::ops</a></div><div class="ttdeci">SmallVector&lt; OpFileInfo, 1 &gt; ops</div><div class="ttdoc">The operations to be emitted into a separate file, and where among the replicated per-file operations...</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00137">ExportVerilogInternals.h:137</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1FieldNameResolver_html_a10a1b6d6604911fa94fb266f5e8c0a73"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1FieldNameResolver.html#a10a1b6d6604911fa94fb266f5e8c0a73">circt::ExportVerilog::FieldNameResolver::getRenamedFieldName</a></div><div class="ttdeci">StringAttr getRenamedFieldName(StringAttr fieldName)</div><div class="ttdef"><b>Definition:</b> <a href="LegalizeNames_8cpp_source.html#l00054">LegalizeNames.cpp:54</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1FileInfo_html_aab5919e0c1eb90f60fc36267d662be87"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1FileInfo.html#aab5919e0c1eb90f60fc36267d662be87">circt::ExportVerilog::FileInfo::addToFilelist</a></div><div class="ttdeci">bool addToFilelist</div><div class="ttdoc">Whether to include this file as part of the emitted file list.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00143">ExportVerilogInternals.h:143</a></div></div>
<div class="ttc" id="aclasscirct_1_1ExportVerilog_1_1StringOrOpToEmit_html_a20cfe5f553875985821d29d0726b15eb"><div class="ttname"><a href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a20cfe5f553875985821d29d0726b15eb">circt::ExportVerilog::StringOrOpToEmit::StringOrOpToEmit</a></div><div class="ttdeci">StringOrOpToEmit(Operation *op)</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00156">ExportVerilogInternals.h:156</a></div></div>
<div class="ttc" id="aclasscirct_1_1ExportVerilog_1_1StringOrOpToEmit_html_a68eb08277caf4dc67396cd61b84601a8"><div class="ttname"><a href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a68eb08277caf4dc67396cd61b84601a8">circt::ExportVerilog::StringOrOpToEmit::setString</a></div><div class="ttdeci">void setString(StringRef value)</div><div class="ttdoc">This method transforms the entry from an operation to a string value.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00181">ExportVerilogInternals.h:181</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1GlobalNameTable_html_a86fe95887ad749f8e1208a88d4ed7b0f"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#a86fe95887ad749f8e1208a88d4ed7b0f">circt::ExportVerilog::GlobalNameTable::operator=</a></div><div class="ttdeci">void operator=(const GlobalNameTable &amp;)=delete</div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1FieldNameResolver_html_a0f2e8e74cceeb4736d1f515624172044"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1FieldNameResolver.html#a0f2e8e74cceeb4736d1f515624172044">circt::ExportVerilog::FieldNameResolver::renamedFieldNames</a></div><div class="ttdeci">DenseMap&lt; StringAttr, StringAttr &gt; renamedFieldNames</div><div class="ttdoc">Those contain entries for field names and types respectively.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00109">ExportVerilogInternals.h:109</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1FileInfo_html"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1FileInfo.html">circt::ExportVerilog::FileInfo</a></div><div class="ttdoc">Information to control the emission of a list of operations into a file.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00134">ExportVerilogInternals.h:134</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1SharedEmitterState_html_a8398ef5091982b238e3c76d1b2b9f1dd"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a8398ef5091982b238e3c76d1b2b9f1dd">circt::ExportVerilog::SharedEmitterState::modulesContainingBinds</a></div><div class="ttdeci">SmallPtrSet&lt; Operation *, 8 &gt; modulesContainingBinds</div><div class="ttdoc">This is a set is populated at &quot;gather&quot; time, containing the hw.module operations that have a sv....</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00235">ExportVerilogInternals.h:235</a></div></div>
<div class="ttc" id="anamespacecirct_1_1calyx_1_1direction_html_aa581977b67c4a52e186e2d320010f50f"><div class="ttname"><a href="namespacecirct_1_1calyx_1_1direction.html#aa581977b67c4a52e186e2d320010f50f">circt::calyx::direction::get</a></div><div class="ttdeci">Direction get(bool isOutput)</div><div class="ttdoc">Returns an output direction if isOutput is true, otherwise returns an input direction.</div><div class="ttdef"><b>Definition:</b> <a href="CalyxOps_8cpp_source.html#l00039">CalyxOps.cpp:39</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1OpFileInfo_html_a9d3509381ec93e9cd18ef00ce7afbe5f"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1OpFileInfo.html#a9d3509381ec93e9cd18ef00ce7afbe5f">circt::ExportVerilog::OpFileInfo::op</a></div><div class="ttdeci">Operation * op</div><div class="ttdoc">The operation to be emitted.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00126">ExportVerilogInternals.h:126</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1SharedEmitterState_html_acdde665a89b0b36e648b0e94c3ba5a87"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#acdde665a89b0b36e648b0e94c3ba5a87">circt::ExportVerilog::SharedEmitterState::gatherFiles</a></div><div class="ttdeci">void gatherFiles(bool separateModules)</div><div class="ttdoc">Organize the operations in the root MLIR module into output files to be generated.</div><div class="ttdef"><b>Definition:</b> <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l04305">ExportVerilog.cpp:4305</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1NameCollisionResolver_html_a628d2213827c728edf624faeecffc66b"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#a628d2213827c728edf624faeecffc66b">circt::ExportVerilog::NameCollisionResolver::insertUsedName</a></div><div class="ttdeci">void insertUsedName(StringRef name)</div><div class="ttdoc">Insert a string as an already-used name.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00081">ExportVerilogInternals.h:81</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1SharedEmitterState_html_a843dcde0e700937dbbab80b525e5aaa6"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a843dcde0e700937dbbab80b525e5aaa6">circt::ExportVerilog::SharedEmitterState::options</a></div><div class="ttdeci">const LoweringOptions &amp; options</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00231">ExportVerilogInternals.h:231</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1FieldNameResolver_html_a0a3c273f089c5ddef9b55668ea3da504"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1FieldNameResolver.html#a0a3c273f089c5ddef9b55668ea3da504">circt::ExportVerilog::FieldNameResolver::nextGeneratedNameID</a></div><div class="ttdeci">size_t nextGeneratedNameID</div><div class="ttdoc">Numeric suffix used as uniquification agent when resolving conflicts.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00116">ExportVerilogInternals.h:116</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1NameCollisionResolver_html_a5f06df9b2901bfae0292dbf036ec233f"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#a5f06df9b2901bfae0292dbf036ec233f">circt::ExportVerilog::NameCollisionResolver::NameCollisionResolver</a></div><div class="ttdeci">NameCollisionResolver()=default</div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1NameCollisionResolver_html_aaa0755e5f54d060d8f6269c355a1f959"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#aaa0755e5f54d060d8f6269c355a1f959">circt::ExportVerilog::NameCollisionResolver::nextGeneratedNameID</a></div><div class="ttdeci">size_t nextGeneratedNameID</div><div class="ttdoc">Numeric suffix used as uniquification agent when resolving conflicts.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00088">ExportVerilogInternals.h:88</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1NameCollisionResolver_html_a9efd939431bef9cb42c90949b0a625ac"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#a9efd939431bef9cb42c90949b0a625ac">circt::ExportVerilog::NameCollisionResolver::getLegalName</a></div><div class="ttdeci">StringRef getLegalName(StringRef originalName)</div><div class="ttdoc">Given a name that may have collisions or invalid symbols, return a replacement name to use,...</div><div class="ttdef"><b>Definition:</b> <a href="LegalizeNames_8cpp_source.html#l00040">LegalizeNames.cpp:40</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1SharedEmitterState_html_a6382ad5c6df0be4011da8c199366ea8c"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a6382ad5c6df0be4011da8c199366ea8c">circt::ExportVerilog::SharedEmitterState::designOp</a></div><div class="ttdeci">ModuleOp designOp</div><div class="ttdoc">The MLIR module to emit.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00206">ExportVerilogInternals.h:206</a></div></div>
<div class="ttc" id="anamespacecirct_1_1ExportVerilog_html_ae6caf64a5764d58dcfcfb80a72bc5aca"><div class="ttname"><a href="namespacecirct_1_1ExportVerilog.html#ae6caf64a5764d58dcfcfb80a72bc5aca">circt::ExportVerilog::isExpressionAlwaysInline</a></div><div class="ttdeci">static bool isExpressionAlwaysInline(Operation *op)</div><div class="ttdoc">Return true for operations that must always be inlined into a containing expression for correctness.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00259">ExportVerilogInternals.h:259</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1SharedEmitterState_html_ade327f0759dc500d70c33bb9a3f54ff7"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#ade327f0759dc500d70c33bb9a3f54ff7">circt::ExportVerilog::SharedEmitterState::replicatedOps</a></div><div class="ttdeci">SmallVector&lt; Operation *, 0 &gt; replicatedOps</div><div class="ttdoc">A list of operations replicated in each output file (e.g., sv.verbatim or sv.ifdef without dedicated ...</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00221">ExportVerilogInternals.h:221</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1FileInfo_html_a97bf7fc77f8ef1af094292b77e3c15eb"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1FileInfo.html#a97bf7fc77f8ef1af094292b77e3c15eb">circt::ExportVerilog::FileInfo::emitReplicatedOps</a></div><div class="ttdeci">bool emitReplicatedOps</div><div class="ttdoc">Whether to emit the replicated per-file operations.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00140">ExportVerilogInternals.h:140</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1GlobalNameTable_html_a710154d7a9f4420a9082aff9d94ff34c"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#a710154d7a9f4420a9082aff9d94ff34c">circt::ExportVerilog::GlobalNameTable::renamedParams</a></div><div class="ttdeci">DenseMap&lt; std::pair&lt; Operation *, Attribute &gt;, StringAttr &gt; renamedParams</div><div class="ttdoc">This contains entries for any parameters that got renamed.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00063">ExportVerilogInternals.h:63</a></div></div>
<div class="ttc" id="aSVOps_8h_html"><div class="ttname"><a href="SVOps_8h.html">SVOps.h</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1SharedEmitterState_html_a4f2996d719c0cd883110b48474dc7161"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a4f2996d719c0cd883110b48474dc7161">circt::ExportVerilog::SharedEmitterState::collectOpsForFile</a></div><div class="ttdeci">void collectOpsForFile(const FileInfo &amp;fileInfo, EmissionList &amp;thingsToEmit, bool emitHeader=false)</div><div class="ttdoc">Given a FileInfo, collect all the replicated and designated operations that go into it and append the...</div><div class="ttdef"><b>Definition:</b> <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l04471">ExportVerilog.cpp:4471</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1SharedEmitterState_html_a71575a7810e167f1afe639d757a0e434"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a71575a7810e167f1afe639d757a0e434">circt::ExportVerilog::SharedEmitterState::rootFile</a></div><div class="ttdeci">FileInfo rootFile</div><div class="ttdoc">The main file that collects all operations that are neither replicated per-file ops nor specifically ...</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00210">ExportVerilogInternals.h:210</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1GlobalNameTable_html"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html">circt::ExportVerilog::GlobalNameTable</a></div><div class="ttdoc">This class keeps track of global names at the module/interface level.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00036">ExportVerilogInternals.h:36</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1SharedEmitterState_html_a4512445e9db50cc59d5c8e561db15f87"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a4512445e9db50cc59d5c8e561db15f87">circt::ExportVerilog::SharedEmitterState::symbolCache</a></div><div class="ttdeci">hw::HWSymbolCache symbolCache</div><div class="ttdoc">A cache of symbol -&gt; defining ops built once and used by each of the verilog module emitters.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00228">ExportVerilogInternals.h:228</a></div></div>
<div class="ttc" id="aclasscirct_1_1ExportVerilog_1_1StringOrOpToEmit_html_aaedb892568e5d85e83f67a90e1f1aa4b"><div class="ttname"><a href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#aaedb892568e5d85e83f67a90e1f1aa4b">circt::ExportVerilog::StringOrOpToEmit::StringOrOpToEmit</a></div><div class="ttdeci">StringOrOpToEmit(StringOrOpToEmit &amp;&amp;rhs)</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00190">ExportVerilogInternals.h:190</a></div></div>
<div class="ttc" id="aclasscirct_1_1ExportVerilog_1_1StringOrOpToEmit_html_aaeecf193fdd31d430f4abe4a93fa0d9c"><div class="ttname"><a href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#aaeecf193fdd31d430f4abe4a93fa0d9c">circt::ExportVerilog::StringOrOpToEmit::StringOrOpToEmit</a></div><div class="ttdeci">StringOrOpToEmit(StringRef string)</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00158">ExportVerilogInternals.h:158</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1SharedEmitterState_html_a7bc182e3da3dcffd8b0f51d225d2616d"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a7bc182e3da3dcffd8b0f51d225d2616d">circt::ExportVerilog::SharedEmitterState::fileLists</a></div><div class="ttdeci">llvm::StringMap&lt; SmallVector&lt; StringAttr &gt; &gt; fileLists</div><div class="ttdoc">The various file lists and their contents to emit.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00217">ExportVerilogInternals.h:217</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1NameCollisionResolver_html_a2d3a7b229913dcdc08f935e40cbf91aa"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#a2d3a7b229913dcdc08f935e40cbf91aa">circt::ExportVerilog::NameCollisionResolver::operator=</a></div><div class="ttdeci">void operator=(const NameCollisionResolver &amp;)=delete</div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1SharedEmitterState_html_a795f676ae17d31003dbe1f13dc9d7e14"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a795f676ae17d31003dbe1f13dc9d7e14">circt::ExportVerilog::SharedEmitterState::emitOps</a></div><div class="ttdeci">void emitOps(EmissionList &amp;thingsToEmit, raw_ostream &amp;os, bool parallelize)</div><div class="ttdoc">Actually emit the collected list of operations and strings to the specified file.</div><div class="ttdef"><b>Definition:</b> <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l04536">ExportVerilog.cpp:4536</a></div></div>
<div class="ttc" id="anamespacecirct_html"><div class="ttname"><a href="namespacecirct.html">circt</a></div><div class="ttdef"><b>Definition:</b> <a href="DependenceAnalysis_8h_source.html#l00028">DependenceAnalysis.h:28</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jul 9 2022 00:24:01 for CIRCT by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
