==28665== Cachegrind, a cache and branch-prediction profiler
==28665== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==28665== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==28665== Command: ./mser .
==28665== 
--28665-- warning: L3 cache found, using its data for the LL simulation.
--28665-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--28665-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==28665== 
==28665== Process terminating with default action of signal 15 (SIGTERM)
==28665==    at 0x10D300: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28665==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28665== 
==28665== I   refs:      1,869,452,728
==28665== I1  misses:            1,206
==28665== LLi misses:            1,202
==28665== I1  miss rate:          0.00%
==28665== LLi miss rate:          0.00%
==28665== 
==28665== D   refs:        777,933,715  (526,681,530 rd   + 251,252,185 wr)
==28665== D1  misses:        1,555,124  (    423,932 rd   +   1,131,192 wr)
==28665== LLd misses:        1,546,101  (    416,294 rd   +   1,129,807 wr)
==28665== D1  miss rate:           0.2% (        0.1%     +         0.5%  )
==28665== LLd miss rate:           0.2% (        0.1%     +         0.4%  )
==28665== 
==28665== LL refs:           1,556,330  (    425,138 rd   +   1,131,192 wr)
==28665== LL misses:         1,547,303  (    417,496 rd   +   1,129,807 wr)
==28665== LL miss rate:            0.1% (        0.0%     +         0.4%  )
