Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.01 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.01 secs
 
--> 
Reading design: multi16.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "multi16.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "multi16"
Output Format                      : NGC
Target Device                      : xc7vx330t-2-ffg1157

---- Source Options
Top Module Name                    : multi16
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/butterfly/multi16.v" into library work
Parsing module <multi16>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <multi16>.
WARNING:HDLCompiler:91 - "/home/ise/butterfly/multi16.v" Line 42: Signal <in_17bit_b> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/butterfly/multi16.v" Line 43: Signal <in_17bit_b> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/butterfly/multi16.v" Line 44: Signal <in_17bit_b> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/butterfly/multi16.v" Line 45: Signal <in_17bit_b> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/butterfly/multi16.v" Line 46: Signal <in_17bit_b> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/butterfly/multi16.v" Line 47: Signal <in_17bit_b> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/butterfly/multi16.v" Line 48: Signal <in_17bit_b> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/butterfly/multi16.v" Line 49: Signal <in_17bit_b> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <multi16>.
    Related source file is "/home/ise/butterfly/multi16.v".
    Found 17-bit adder for signal <in_17bit[16]_GND_1_o_add_2_OUT> created at line 36.
    Found 22-bit adder for signal <n0128[21:0]> created at line 42.
    Found 23-bit adder for signal <n0131> created at line 42.
    Found 21-bit adder for signal <n0134[20:0]> created at line 44.
    Found 22-bit adder for signal <n0137[21:0]> created at line 44.
    Found 24-bit adder for signal <n0140> created at line 44.
    Found 20-bit adder for signal <n0143[19:0]> created at line 46.
    Found 22-bit adder for signal <n0146[21:0]> created at line 46.
    Found 23-bit adder for signal <n0149[22:0]> created at line 46.
    Found 24-bit adder for signal <n0152> created at line 46.
    Found 1-bit adder for signal <flag> created at line 55.
    Found 17-bit adder for signal <mul_b[16]_GND_1_o_add_88_OUT> created at line 59.
WARNING:Xst:737 - Found 1-bit latch for signal <neg_mul<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <neg_mul<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <neg_mul<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <neg_mul<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <neg_mul<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <neg_mul<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <neg_mul<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <neg_mul<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <neg_mul<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <neg_mul<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <neg_mul<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <neg_mul<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <neg_mul<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <neg_mul<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <neg_mul<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <neg_mul<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <neg_mul<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred  17 Latch(s).
	inferred   3 Multiplexer(s).
Unit <multi16> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 12
 1-bit adder                                           : 1
 17-bit adder                                          : 2
 20-bit adder                                          : 1
 21-bit adder                                          : 1
 22-bit adder                                          : 3
 23-bit adder                                          : 2
 24-bit adder                                          : 2
# Latches                                              : 17
 1-bit latch                                           : 17
# Multiplexers                                         : 3
 17-bit 2-to-1 multiplexer                             : 3

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <multi16>.
	The following adders/subtractors are grouped into adder tree <Madd_n01521> :
 	<Madd_n0143[19:0]> in block <multi16>, 	<Madd_n0146[21:0]> in block <multi16>, 	<Madd_n0149[22:0]> in block <multi16>, 	<Madd_n0152> in block <multi16>.
	The following adders/subtractors are grouped into adder tree <Madd_n01401> :
 	<Madd_n0134[20:0]> in block <multi16>, 	<Madd_n0137[21:0]> in block <multi16>, 	<Madd_n0140> in block <multi16>.
Unit <multi16> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 1-bit adder                                           : 1
 17-bit adder                                          : 2
 22-bit adder                                          : 1
 23-bit adder                                          : 1
# Adder Trees                                          : 2
 24-bit / 4-inputs adder tree                          : 1
 24-bit / 5-inputs adder tree                          : 1
# Multiplexers                                         : 19
 1-bit 2-to-1 multiplexer                              : 17
 17-bit 2-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <multi16> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block multi16, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : multi16.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 441
#      GND                         : 1
#      INV                         : 16
#      LUT1                        : 4
#      LUT2                        : 7
#      LUT3                        : 78
#      LUT4                        : 38
#      LUT5                        : 57
#      LUT6                        : 59
#      MUXCY                       : 95
#      VCC                         : 1
#      XORCY                       : 85
# FlipFlops/Latches                : 17
#      LD                          : 17
# IO Buffers                       : 42
#      IBUF                        : 25
#      OBUF                        : 17

Device utilization summary:
---------------------------

Selected Device : 7vx330tffg1157-2 


Slice Logic Utilization: 
 Number of Slice Registers:              17  out of  408000     0%  
 Number of Slice LUTs:                  259  out of  204000     0%  
    Number used as Logic:               259  out of  204000     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    259
   Number with an unused Flip Flop:     242  out of    259    93%  
   Number with an unused LUT:             0  out of    259     0%  
   Number of fully used LUT-FF pairs:    17  out of    259     6%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          42
 Number of bonded IOBs:                  42  out of    600     7%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
_n0159(out3:O)                     | NONE(*)(neg_mul_23)    | 17    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: No path found
   Minimum input arrival time before clock: 12.440ns
   Maximum output required time after clock: 1.770ns
   Maximum combinational path delay: 1.708ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock '_n0159'
  Total number of paths / destination ports: 236463 / 17
-------------------------------------------------------------------------
Offset:              12.440ns (Levels of Logic = 31)
  Source:            in_17bit<0> (PAD)
  Destination:       neg_mul_23 (LATCH)
  Destination Clock: _n0159 falling

  Data Path: in_17bit<0> to neg_mul_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.000   0.378  in_17bit_0_IBUF (in_17bit_0_IBUF)
     LUT1:I0->O            1   0.043   0.000  Madd_in_17bit[16]_GND_1_o_add_2_OUT_cy<0>_rt (Madd_in_17bit[16]_GND_1_o_add_2_OUT_cy<0>_rt)
     MUXCY:S->O            1   0.238   0.000  Madd_in_17bit[16]_GND_1_o_add_2_OUT_cy<0> (Madd_in_17bit[16]_GND_1_o_add_2_OUT_cy<0>)
     MUXCY:CI->O           1   0.014   0.000  Madd_in_17bit[16]_GND_1_o_add_2_OUT_cy<1> (Madd_in_17bit[16]_GND_1_o_add_2_OUT_cy<1>)
     MUXCY:CI->O           1   0.014   0.000  Madd_in_17bit[16]_GND_1_o_add_2_OUT_cy<2> (Madd_in_17bit[16]_GND_1_o_add_2_OUT_cy<2>)
     MUXCY:CI->O           1   0.014   0.000  Madd_in_17bit[16]_GND_1_o_add_2_OUT_cy<3> (Madd_in_17bit[16]_GND_1_o_add_2_OUT_cy<3>)
     MUXCY:CI->O           1   0.014   0.000  Madd_in_17bit[16]_GND_1_o_add_2_OUT_cy<4> (Madd_in_17bit[16]_GND_1_o_add_2_OUT_cy<4>)
     XORCY:CI->O           5   0.262   0.373  Madd_in_17bit[16]_GND_1_o_add_2_OUT_xor<5> (in_17bit[16]_GND_1_o_add_2_OUT<5>)
     LUT3:I2->O           22   0.043   0.611  Mmux_in_17bit_b131 (in_17bit_b<5>)
     LUT6:I3->O            2   0.043   0.618  ADDERTREE_INTERNAL_Madd1_lut<0>621 (ADDERTREE_INTERNAL_Madd1_lut<0>62)
     LUT6:I0->O            2   0.043   0.608  ADDERTREE_INTERNAL_Madd1_cy<0>71 (ADDERTREE_INTERNAL_Madd1_cy<0>6)
     LUT6:I1->O            2   0.043   0.608  ADDERTREE_INTERNAL_Madd1_cy<0>81 (ADDERTREE_INTERNAL_Madd1_cy<0>7)
     LUT6:I1->O            2   0.043   0.608  ADDERTREE_INTERNAL_Madd1_cy<0>91 (ADDERTREE_INTERNAL_Madd1_cy<0>8)
     LUT6:I1->O            2   0.043   0.608  ADDERTREE_INTERNAL_Madd1_cy<0>101 (ADDERTREE_INTERNAL_Madd1_cy<0>9)
     LUT6:I1->O            2   0.043   0.608  ADDERTREE_INTERNAL_Madd1_cy<0>111 (ADDERTREE_INTERNAL_Madd1_cy<0>10)
     LUT6:I1->O            2   0.043   0.608  ADDERTREE_INTERNAL_Madd1_cy<0>121 (ADDERTREE_INTERNAL_Madd1_cy<0>11)
     LUT6:I1->O            2   0.043   0.608  ADDERTREE_INTERNAL_Madd1_cy<0>131 (ADDERTREE_INTERNAL_Madd1_cy<0>12)
     LUT6:I1->O            2   0.043   0.608  ADDERTREE_INTERNAL_Madd1_cy<0>141 (ADDERTREE_INTERNAL_Madd1_cy<0>13)
     LUT6:I1->O            2   0.043   0.608  ADDERTREE_INTERNAL_Madd1_cy<0>151 (ADDERTREE_INTERNAL_Madd1_cy<0>14)
     LUT6:I1->O            2   0.043   0.608  ADDERTREE_INTERNAL_Madd1_cy<0>161 (ADDERTREE_INTERNAL_Madd1_cy<0>15)
     LUT6:I1->O            2   0.043   0.608  ADDERTREE_INTERNAL_Madd1_cy<0>171 (ADDERTREE_INTERNAL_Madd1_cy<0>16)
     LUT6:I1->O            4   0.043   0.630  ADDERTREE_INTERNAL_Madd1_cy<0>181 (ADDERTREE_INTERNAL_Madd1_cy<0>17)
     LUT6:I0->O            2   0.043   0.355  ADDERTREE_INTERNAL_Madd1_xor<0>191 (ADDERTREE_INTERNAL_Madd_181)
     LUT3:I2->O            1   0.043   0.350  ADDERTREE_INTERNAL_Madd313 (ADDERTREE_INTERNAL_Madd313)
     LUT4:I3->O            1   0.043   0.000  ADDERTREE_INTERNAL_Madd3_lut<0>19 (ADDERTREE_INTERNAL_Madd3_lut<0>19)
     MUXCY:S->O            1   0.238   0.000  ADDERTREE_INTERNAL_Madd3_cy<0>_18 (ADDERTREE_INTERNAL_Madd3_cy<0>19)
     MUXCY:CI->O           1   0.013   0.000  ADDERTREE_INTERNAL_Madd3_cy<0>_19 (ADDERTREE_INTERNAL_Madd3_cy<0>20)
     MUXCY:CI->O           1   0.013   0.000  ADDERTREE_INTERNAL_Madd3_cy<0>_20 (ADDERTREE_INTERNAL_Madd3_cy<0>21)
     MUXCY:CI->O           0   0.013   0.000  ADDERTREE_INTERNAL_Madd3_cy<0>_21 (ADDERTREE_INTERNAL_Madd3_cy<0>22)
     XORCY:CI->O           1   0.262   0.522  ADDERTREE_INTERNAL_Madd3_xor<0>_22 (ADDERTREE_INTERNAL_Madd_233)
     LUT6:I2->O            1   0.043   0.000  in_8bit[7]_GND_1_o_Select_35_o<16>1 (in_8bit[7]_GND_1_o_Select_35_o)
     LD:D                     -0.034          neg_mul_23
    ----------------------------------------
    Total                     12.440ns (1.912ns logic, 10.529ns route)
                                       (15.4% logic, 84.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock '_n0159'
  Total number of paths / destination ports: 169 / 17
-------------------------------------------------------------------------
Offset:              1.770ns (Levels of Logic = 19)
  Source:            neg_mul_7 (LATCH)
  Destination:       out<16> (PAD)
  Source Clock:      _n0159 falling

  Data Path: neg_mul_7 to out<16>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.330   0.355  neg_mul_7 (neg_mul_7)
     LUT1:I0->O            1   0.043   0.000  Mmux_out_rs_cy<0>_rt (Mmux_out_rs_cy<0>_rt)
     MUXCY:S->O            1   0.238   0.000  Mmux_out_rs_cy<0> (Mmux_out_rs_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_out_rs_cy<1> (Mmux_out_rs_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_out_rs_cy<2> (Mmux_out_rs_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_out_rs_cy<3> (Mmux_out_rs_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_out_rs_cy<4> (Mmux_out_rs_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_out_rs_cy<5> (Mmux_out_rs_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_out_rs_cy<6> (Mmux_out_rs_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_out_rs_cy<7> (Mmux_out_rs_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_out_rs_cy<8> (Mmux_out_rs_cy<8>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_out_rs_cy<9> (Mmux_out_rs_cy<9>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_out_rs_cy<10> (Mmux_out_rs_cy<10>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_out_rs_cy<11> (Mmux_out_rs_cy<11>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_out_rs_cy<12> (Mmux_out_rs_cy<12>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_out_rs_cy<13> (Mmux_out_rs_cy<13>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_out_rs_cy<14> (Mmux_out_rs_cy<14>)
     MUXCY:CI->O           0   0.013   0.000  Mmux_out_rs_cy<15> (Mmux_out_rs_cy<15>)
     XORCY:CI->O           1   0.262   0.339  Mmux_out_rs_xor<16> (out_16_OBUF)
     OBUF:I->O                 0.000          out_16_OBUF (out<16>)
    ----------------------------------------
    Total                      1.770ns (1.075ns logic, 0.694ns route)
                                       (60.8% logic, 39.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 304 / 16
-------------------------------------------------------------------------
Delay:               1.708ns (Levels of Logic = 20)
  Source:            in_17bit<16> (PAD)
  Destination:       out<16> (PAD)

  Data Path: in_17bit<16> to out<16>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            77   0.000   0.633  in_17bit_16_IBUF (in_17bit_16_IBUF)
     LUT3:I0->O            0   0.043   0.000  Mmux_out_rs_A<0>1 (Mmux_out_rs_A<0>)
     MUXCY:DI->O           1   0.228   0.000  Mmux_out_rs_cy<0> (Mmux_out_rs_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_out_rs_cy<1> (Mmux_out_rs_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_out_rs_cy<2> (Mmux_out_rs_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_out_rs_cy<3> (Mmux_out_rs_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_out_rs_cy<4> (Mmux_out_rs_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_out_rs_cy<5> (Mmux_out_rs_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_out_rs_cy<6> (Mmux_out_rs_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_out_rs_cy<7> (Mmux_out_rs_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_out_rs_cy<8> (Mmux_out_rs_cy<8>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_out_rs_cy<9> (Mmux_out_rs_cy<9>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_out_rs_cy<10> (Mmux_out_rs_cy<10>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_out_rs_cy<11> (Mmux_out_rs_cy<11>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_out_rs_cy<12> (Mmux_out_rs_cy<12>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_out_rs_cy<13> (Mmux_out_rs_cy<13>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_out_rs_cy<14> (Mmux_out_rs_cy<14>)
     MUXCY:CI->O           0   0.013   0.000  Mmux_out_rs_cy<15> (Mmux_out_rs_cy<15>)
     XORCY:CI->O           1   0.262   0.339  Mmux_out_rs_xor<16> (out_16_OBUF)
     OBUF:I->O                 0.000          out_16_OBUF (out<16>)
    ----------------------------------------
    Total                      1.708ns (0.735ns logic, 0.972ns route)
                                       (43.1% logic, 56.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 2.25 secs
 
--> 


Total memory usage is 593724 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   25 (   0 filtered)
Number of infos    :    2 (   0 filtered)

