// Seed: 886221098
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    input wire id_2,
    output wor id_3,
    input uwire id_4,
    output supply1 id_5,
    output wand id_6,
    output wor id_7,
    input wire id_8,
    output wand id_9,
    input supply0 id_10,
    output tri0 id_11,
    input uwire id_12,
    input tri id_13,
    input supply1 id_14,
    input tri0 id_15
    , id_21,
    output tri1 id_16,
    input supply0 id_17,
    output uwire id_18,
    input supply0 id_19
);
  tri id_22 = 1;
  assign id_21 = id_0;
endmodule
macromodule module_1 (
    output wor  id_0,
    output tri1 id_1,
    input  tri  id_2
);
  wire id_4;
  assign id_1 = id_5;
  wire id_6 = {id_6{id_4}}, id_7;
  wire id_8;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_0,
      id_2,
      id_0,
      id_1,
      id_1,
      id_2,
      id_1,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_1,
      id_2
  );
  assign modCall_1.id_17 = 0;
endmodule
