
Selected circuits
===================
 - **Circuit**: 8x2-bit unsigned multiplier
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and mse parameters

Parameters of selected circuits
----------------------------

| Circuit name | MAE<sub>%</sub> | WCE<sub>%</sub> | EP<sub>%</sub> | MRE<sub>%</sub> | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| mul8x2u_106 | 0.00 | 0.00 | 0.00 | 0.00 | 0 |  [[Verilog](mul8x2u_106.v)]  [[C](mul8x2u_106.c)] |
| mul8x2u_07K | 0.024 | 0.098 | 25.00 | 0.59 | 0.25 |  [[Verilog](mul8x2u_07K.v)]  [[C](mul8x2u_07K.c)] |
| mul8x2u_0S7 | 0.067 | 0.29 | 37.50 | 1.45 | 1.5 |  [[Verilog](mul8x2u_0S7.v)]  [[C](mul8x2u_0S7.c)] |
| mul8x2u_0FS | 0.23 | 0.88 | 64.06 | 4.34 | 12 |  [[Verilog](mul8x2u_0FS.v)]  [[C](mul8x2u_0FS.c)] |
| mul8x2u_0ZF | 0.47 | 2.05 | 70.90 | 8.16 | 49 |  [[Verilog](mul8x2u_0ZF.v)]  [[C](mul8x2u_0ZF.c)] |
| mul8x2u_01H | 0.83 | 4.39 | 71.78 | 11.82 | 168 |  [[Verilog](mul8x2u_01H.v)]  [[C](mul8x2u_01H.c)] |
| mul8x2u_098 | 2.00 | 7.91 | 73.83 | 25.39 | 829 |  [[Verilog](mul8x2u_098.v)]  [[C](mul8x2u_098.c)] |
| mul8x2u_0AJ | 4.25 | 18.46 | 74.32 | 45.58 | 3672 |  [[Verilog](mul8x2u_0AJ.v)]  [[C](mul8x2u_0AJ.c)] |
| mul8x2u_0SN | 7.50 | 25.39 | 74.71 | 60.33 | 10903 |  [[Verilog](mul8x2u_0SN.v)]  [[C](mul8x2u_0SN.c)] |
| mul8x2u_0NG | 18.68 | 74.71 | 74.71 | 100.00 | 76011 |  [[Verilog](mul8x2u_0NG.v)]  [[C](mul8x2u_0NG.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)

References
--------------
   - V. Mrazek, L. Sekanina, Z. Vasicek "Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020

             