# Reading pref.tcl
# Loading project IRCapture_Simulation
# Compile of ZCDS3_Capture.v was successful.
# Compile of ZCDS3_Capture_Tb.v was successful.
# Compile of ZIRCapture_Top.v was successful.
# Compile of ZOctalRAMCfg.v was successful.
# Compile of ZResetGenerator.v was successful.
# Compile of ZUART_Tx.v was successful.
# Compile of ZUART_Tx_TB.v was successful.
# Compile of ZPLL.v was successful.
# Compile of ZPortableDefine.v was successful.
# Compile of ZDDRWriter.v was successful.
# Compile of ZSinglePortRAM.v was successful.
# 11 compiles, 0 failed with no errors.


vsim work.ZIRCapture_Top iCE40UP.HSOSC iCE40UP.PLL_B
# vsim work.ZIRCapture_Top iCE40UP.HSOSC iCE40UP.PLL_B 
# Start time: 14:33:49 on Sep 27,2024
# //  ModelSim - Lattice FPGA Edition 2021.4 Oct 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.ZIRCapture_Top
# Loading iCE40UP.HSOSC
# Loading iCE40UP.VLO
# Loading iCE40UP.HSOSC_CORE
# Loading iCE40UP.HFOSC
# Loading iCE40UP.HFOSC_CORE
# Loading work.ZPLL
# Loading work.ZPLL_ipgen_lscc_pll
# Loading iCE40UP.PLL_B
# Loading iCE40UP.PLL40_2F_CORE
# Loading work.ZSinglePortRAM
# Loading iCE40UP.SP256K
# Loading iCE40UP.VFB_B
# Loading iCE40UP.SPRAM256KA
# Loading iCE40UP.sadslspk4s1p16384x16m16b4w1c0p1d0t0
# Loading iCE40UP.generic_behav_sadslspk4s1p16384x16m16b4w1c0p1d0t0
# Loading work.ZCDS3_Capture
# Loading work.ZDDRWriter
# Loading work.ZUART_Tx
# Loading work.ZOctalRAMCfg
# Loading iCE40UP.tSPLL40
# Loading iCE40UP.ShiftReg427
# Loading iCE40UP.mux4to1
# Loading iCE40UP.FineDlyAdj
# Loading iCE40UP.Delay4Buf
# Loading iCE40UP.ABIWTCZ4
add wave -position insertpoint sim:/ZIRCapture_Top/ic_CDS3/*
add wave -position insertpoint sim:/ZIRCapture_Top/ic_DDRWriter/*
run 100ms
# ************************SBT : Info*****************************
# Note that signal connection to the EXTFEEDBACK port of the PLL must come from INTFBOUT port of PLL.
# ***************************************************************
# ************************SBT : Attention***************************
# Since FEEDBACK_PATH="SIMPLE", the FDA_FEEDBACK value will be ignored
# ******************************************************************
# ************************SBT : Info*****************************
# Note that signal connection to the EXTFEEDBACK port of the PLL must come from INTFBOUT port of PLL.
# ***************************************************************
# ************************SBT : Attention***************************
# Since FEEDBACK_PATH="SIMPLE", the FDA_FEEDBACK value will be ignored
# ******************************************************************
# ************************SBT : Attention***************************
# The PLL output frequency will be divided by 4 or 7 and phase shifted.
# To avoid this, please set PLLOUT_SELECT_PORTA/B = "GENCLK" 
# ******************************************************************
# 
# 
# ************************Attention************************
# 
#    The pulse of the RESET signal is too small! The min-  
# 
#    imum acceptable pulse width is 1us. The PLL verilog   
# 
#    model will continue to operate, but the current sim-  
# 
#    ulation results may not be accurate!                  
# 
# 
# 
#    Please check the RESET input signal, and rerun the    
# 
#    simulation.                                           
# 
# 
# 
#    Simulation time is                  100
# 
# ******************************************************** 
# 
# 
# 
add wave -position insertpoint  \
sim:/ZIRCapture_Top/oWr_Done
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run 50ms
# ************************SBT : Info*****************************
# Note that signal connection to the EXTFEEDBACK port of the PLL must come from INTFBOUT port of PLL.
# ***************************************************************
# ************************SBT : Attention***************************
# Since FEEDBACK_PATH="SIMPLE", the FDA_FEEDBACK value will be ignored
# ******************************************************************
# ************************SBT : Info*****************************
# Note that signal connection to the EXTFEEDBACK port of the PLL must come from INTFBOUT port of PLL.
# ***************************************************************
# ************************SBT : Attention***************************
# Since FEEDBACK_PATH="SIMPLE", the FDA_FEEDBACK value will be ignored
# ******************************************************************
# ************************SBT : Attention***************************
# The PLL output frequency will be divided by 4 or 7 and phase shifted.
# To avoid this, please set PLLOUT_SELECT_PORTA/B = "GENCLK" 
# ******************************************************************
# 
# 
# ************************Attention************************
# 
#    The pulse of the RESET signal is too small! The min-  
# 
#    imum acceptable pulse width is 1us. The PLL verilog   
# 
#    model will continue to operate, but the current sim-  
# 
#    ulation results may not be accurate!                  
# 
# 
# 
#    Please check the RESET input signal, and rerun the    
# 
#    simulation.                                           
# 
# 
# 
#    Simulation time is                  100
# 
# ******************************************************** 
# 
# 
# 
# End time: 17:02:56 on Sep 27,2024, Elapsed time: 2:29:07
# Errors: 0, Warnings: 1
