// Seed: 2955944822
module module_0;
  assign module_1.id_2 = 0;
  always_comb @(1 - 1) id_1 = id_1;
  initial begin : LABEL_0
    id_1 <= 1;
  end
  wire id_2;
  assign module_2.type_14 = 0;
endmodule
module module_1 (
    input wor  id_0,
    input tri1 id_1,
    input wand id_2,
    input wand id_3,
    input tri1 id_4
);
  assign id_6[1] = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri   id_0,
    output wire  id_1,
    input  uwire id_2,
    output uwire id_3
);
  assign id_0 = 1;
  wire id_5;
  wire id_6;
  generate
    wire id_7;
  endgenerate
  wand id_8;
  wire id_9;
  logic [7:0] id_10;
  always @(posedge 1'd0 or negedge 1) if (1) id_8 = 1;
  module_0 modCall_1 ();
  wire id_11;
  assign id_10[1] = 1;
  or primCall (id_0, id_10, id_2, id_5, id_6, id_7, id_8, id_9);
  genvar id_12;
  integer id_13;
endmodule
