Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Aug 12 17:18:13 2024
| Host         : MikeHP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -cells [get_cells {{u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[0].Firstff} {u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[399].Firstff} u_tdc/u_FineDelay/u_flip_flops/Startff0 u_tdc/u_FineDelay/u_flip_flops/Startff399 u_tdc/u_FineDelay/u_flip_flops/Stopff0 u_tdc/u_FineDelay/u_flip_flops/Stopff399}] -name timing_1 -file {C:/Users/mique/Desktop/TDC-in-Artix-7/Final TDC_StartStop/reports/timing_report.txt}
| Design       : top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    40          
TIMING-16  Warning           Large setup violation          13          
TIMING-18  Warning           Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.


------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.595       -3.708                     15                   32        0.302        0.000                      0                   32        2.000        0.000                       0                     6  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                               ------------         ----------      --------------
clk_p                               {0.000 2.500}        5.000           200.000         
  clk_out2_block_clock_clk_wiz_0_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
  clk_out2_block_clock_clk_wiz_0_0       -0.595       -3.708                     15                   26        0.302        0.000                      0                   26        2.000        0.000                       0                     6  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        ----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                 clk_out2_block_clock_clk_wiz_0_0  clk_out2_block_clock_clk_wiz_0_0        0.660        0.000                      0                    6        0.860        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                        
----------                        ----------                        --------                        
(none)                                                              clk_out2_block_clock_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_block_clock_clk_wiz_0_0
  To Clock:  clk_out2_block_clock_clk_wiz_0_0

Setup :           15  Failing Endpoints,  Worst Slack       -0.595ns,  Total Violation       -3.708ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.595ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/u_flip_flops/Startff399/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_DecStart/r_bin_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.464ns  (logic 1.114ns (20.389%)  route 4.350ns (79.611%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.187ns = ( 2.813 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.646ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        1.374    -2.646    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X85Y199        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Startff399/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y199        FDCE (Prop_fdce_C_Q)         0.379    -2.267 r  u_tdc/u_FineDelay/u_flip_flops/Startff399/Q
                         net (fo=3, routed)           0.473    -1.794    u_tdc/u_DecStart/wDecodeIn[399]
    SLICE_X87Y199                                                     r  u_tdc/u_DecStart/bin_inferred_i_199/I3
    SLICE_X87Y199        LUT5 (Prop_lut5_I3_O)        0.105    -1.689 f  u_tdc/u_DecStart/bin_inferred_i_199/O
                         net (fo=2, routed)           0.549    -1.140    u_tdc/u_DecStart/bin_inferred_i_199_n_0
    SLICE_X86Y193                                                     f  u_tdc/u_DecStart/bin_inferred_i_54/I4
    SLICE_X86Y193        LUT6 (Prop_lut6_I4_O)        0.105    -1.035 f  u_tdc/u_DecStart/bin_inferred_i_54/O
                         net (fo=4, routed)           0.582    -0.452    u_tdc/u_DecStart/bin_inferred_i_54_n_0
    SLICE_X86Y193                                                     f  u_tdc/u_DecStart/bin_inferred_i_82/I3
    SLICE_X86Y193        LUT6 (Prop_lut6_I3_O)        0.105    -0.347 f  u_tdc/u_DecStart/bin_inferred_i_82/O
                         net (fo=3, routed)           0.782     0.435    u_tdc/u_DecStart/bin_inferred_i_82_n_0
    SLICE_X85Y184                                                     f  u_tdc/u_DecStart/bin_inferred_i_155/I0
    SLICE_X85Y184        LUT5 (Prop_lut5_I0_O)        0.105     0.540 f  u_tdc/u_DecStart/bin_inferred_i_155/O
                         net (fo=1, routed)           1.028     1.568    u_tdc/u_DecStart/bin_inferred_i_155_n_0
    SLICE_X83Y161                                                     f  u_tdc/u_DecStart/bin_inferred_i_43/I0
    SLICE_X83Y161        LUT6 (Prop_lut6_I0_O)        0.105     1.673 r  u_tdc/u_DecStart/bin_inferred_i_43/O
                         net (fo=1, routed)           0.710     2.383    u_tdc/u_DecStart/bin_inferred_i_43_n_0
    SLICE_X83Y148                                                     r  u_tdc/u_DecStart/bin_inferred_i_8/I4
    SLICE_X83Y148        LUT6 (Prop_lut6_I4_O)        0.105     2.488 r  u_tdc/u_DecStart/bin_inferred_i_8/O
                         net (fo=1, routed)           0.225     2.713    u_tdc/u_DecStart/bin[1]
    SLICE_X83Y147                                                     r  u_tdc/u_DecStart/r_bin[1]_i_1/I1
    SLICE_X83Y147        LUT3 (Prop_lut3_I1_O)        0.105     2.818 r  u_tdc/u_DecStart/r_bin[1]_i_1/O
                         net (fo=1, routed)           0.000     2.818    u_tdc/u_DecStart/r_bin[1]_i_1_n_0
    SLICE_X83Y147        FDRE                                         r  u_tdc/u_DecStart/r_bin_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        1.271     2.813    u_tdc/u_DecStart/clk
    SLICE_X83Y147        FDRE                                         r  u_tdc/u_DecStart/r_bin_reg[1]/C
                         clock pessimism             -0.563     2.250    
                         clock uncertainty           -0.061     2.189    
    SLICE_X83Y147        FDRE (Setup_fdre_C_D)        0.033     2.222    u_tdc/u_DecStart/r_bin_reg[1]
  -------------------------------------------------------------------
                         required time                          2.222    
                         arrival time                          -2.818    
  -------------------------------------------------------------------
                         slack                                 -0.595    

Slack (VIOLATED) :        -0.450ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/u_flip_flops/Startff399/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_DecStart/r_bin_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.317ns  (logic 1.114ns (20.950%)  route 4.203ns (79.050%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.187ns = ( 2.813 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.646ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        1.374    -2.646    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X85Y199        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Startff399/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y199        FDCE (Prop_fdce_C_Q)         0.379    -2.267 r  u_tdc/u_FineDelay/u_flip_flops/Startff399/Q
                         net (fo=3, routed)           0.473    -1.794    u_tdc/u_DecStart/wDecodeIn[399]
    SLICE_X87Y199                                                     r  u_tdc/u_DecStart/bin_inferred_i_199/I3
    SLICE_X87Y199        LUT5 (Prop_lut5_I3_O)        0.105    -1.689 f  u_tdc/u_DecStart/bin_inferred_i_199/O
                         net (fo=2, routed)           0.549    -1.140    u_tdc/u_DecStart/bin_inferred_i_199_n_0
    SLICE_X86Y193                                                     f  u_tdc/u_DecStart/bin_inferred_i_54/I4
    SLICE_X86Y193        LUT6 (Prop_lut6_I4_O)        0.105    -1.035 f  u_tdc/u_DecStart/bin_inferred_i_54/O
                         net (fo=4, routed)           0.482    -0.553    u_tdc/u_DecStart/bin_inferred_i_54_n_0
    SLICE_X86Y197                                                     f  u_tdc/u_DecStart/bin_inferred_i_373/I0
    SLICE_X86Y197        LUT6 (Prop_lut6_I0_O)        0.105    -0.448 f  u_tdc/u_DecStart/bin_inferred_i_373/O
                         net (fo=3, routed)           0.326    -0.122    u_tdc/u_DecStart/bin_inferred_i_373_n_0
    SLICE_X85Y196                                                     f  u_tdc/u_DecStart/bin_inferred_i_180/I3
    SLICE_X85Y196        LUT6 (Prop_lut6_I3_O)        0.105    -0.017 r  u_tdc/u_DecStart/bin_inferred_i_180/O
                         net (fo=1, routed)           1.162     1.146    u_tdc/u_DecStart/bin_inferred_i_180_n_0
    SLICE_X82Y170                                                     r  u_tdc/u_DecStart/bin_inferred_i_48/I3
    SLICE_X82Y170        LUT6 (Prop_lut6_I3_O)        0.105     1.251 r  u_tdc/u_DecStart/bin_inferred_i_48/O
                         net (fo=1, routed)           1.098     2.348    u_tdc/u_DecStart/bin_inferred_i_48_n_0
    SLICE_X83Y145                                                     r  u_tdc/u_DecStart/bin_inferred_i_9/I4
    SLICE_X83Y145        LUT6 (Prop_lut6_I4_O)        0.105     2.453 r  u_tdc/u_DecStart/bin_inferred_i_9/O
                         net (fo=1, routed)           0.113     2.566    u_tdc/u_DecStart/bin[0]
    SLICE_X83Y145                                                     r  u_tdc/u_DecStart/r_bin[0]_i_1/I1
    SLICE_X83Y145        LUT3 (Prop_lut3_I1_O)        0.105     2.671 r  u_tdc/u_DecStart/r_bin[0]_i_1/O
                         net (fo=1, routed)           0.000     2.671    u_tdc/u_DecStart/r_bin[0]_i_1_n_0
    SLICE_X83Y145        FDRE                                         r  u_tdc/u_DecStart/r_bin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        1.271     2.813    u_tdc/u_DecStart/clk
    SLICE_X83Y145        FDRE                                         r  u_tdc/u_DecStart/r_bin_reg[0]/C
                         clock pessimism             -0.563     2.250    
                         clock uncertainty           -0.061     2.189    
    SLICE_X83Y145        FDRE (Setup_fdre_C_D)        0.032     2.221    u_tdc/u_DecStart/r_bin_reg[0]
  -------------------------------------------------------------------
                         required time                          2.221    
                         arrival time                          -2.671    
  -------------------------------------------------------------------
                         slack                                 -0.450    

Slack (VIOLATED) :        -0.432ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/u_flip_flops/Stopff399/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_DecStop/r_bin_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.371ns  (logic 1.114ns (20.741%)  route 4.257ns (79.259%))
  Logic Levels:           7  (LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.182ns = ( 2.818 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.646ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        1.374    -2.646    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X87Y199        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Stopff399/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y199        FDCE (Prop_fdce_C_Q)         0.379    -2.267 f  u_tdc/u_FineDelay/u_flip_flops/Stopff399/Q
                         net (fo=2, routed)           0.336    -1.931    u_tdc/u_DecStop/wDecodeIn[399]
    SLICE_X86Y199                                                     f  u_tdc/u_DecStop/bin_inferred_i_83/I4
    SLICE_X86Y199        LUT5 (Prop_lut5_I4_O)        0.105    -1.826 f  u_tdc/u_DecStop/bin_inferred_i_83/O
                         net (fo=3, routed)           0.503    -1.323    u_tdc/u_DecStop/bin_inferred_i_83_n_0
    SLICE_X86Y195                                                     f  u_tdc/u_DecStop/bin_inferred_i_15/I4
    SLICE_X86Y195        LUT6 (Prop_lut6_I4_O)        0.105    -1.218 r  u_tdc/u_DecStop/bin_inferred_i_15/O
                         net (fo=6, routed)           0.516    -0.702    u_tdc/u_DecStop/bin_inferred_i_15_n_0
    SLICE_X86Y193                                                     r  u_tdc/u_DecStop/bin_inferred_i_484/I0
    SLICE_X86Y193        LUT5 (Prop_lut5_I0_O)        0.105    -0.597 r  u_tdc/u_DecStop/bin_inferred_i_484/O
                         net (fo=1, routed)           0.979     0.382    u_tdc/u_DecStop/bin_inferred_i_484_n_0
    SLICE_X88Y174                                                     r  u_tdc/u_DecStop/bin_inferred_i_186/I4
    SLICE_X88Y174        LUT5 (Prop_lut5_I4_O)        0.105     0.487 r  u_tdc/u_DecStop/bin_inferred_i_186/O
                         net (fo=1, routed)           0.663     1.150    u_tdc/u_DecStop/bin_inferred_i_186_n_0
    SLICE_X88Y174                                                     r  u_tdc/u_DecStop/bin_inferred_i_49/I0
    SLICE_X88Y174        LUT6 (Prop_lut6_I0_O)        0.105     1.255 r  u_tdc/u_DecStop/bin_inferred_i_49/O
                         net (fo=1, routed)           1.040     2.295    u_tdc/u_DecStop/bin_inferred_i_49_n_0
    SLICE_X89Y152                                                     r  u_tdc/u_DecStop/bin_inferred_i_8/I4
    SLICE_X89Y152        LUT6 (Prop_lut6_I4_O)        0.105     2.400 r  u_tdc/u_DecStop/bin_inferred_i_8/O
                         net (fo=1, routed)           0.220     2.620    u_tdc/u_DecStop/bin[1]
    SLICE_X89Y153                                                     r  u_tdc/u_DecStop/r_bin[1]_i_1/I1
    SLICE_X89Y153        LUT3 (Prop_lut3_I1_O)        0.105     2.725 r  u_tdc/u_DecStop/r_bin[1]_i_1/O
                         net (fo=1, routed)           0.000     2.725    u_tdc/u_DecStop/r_bin[1]_i_1_n_0
    SLICE_X89Y153        FDRE                                         r  u_tdc/u_DecStop/r_bin_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        1.276     2.818    u_tdc/u_DecStop/clk
    SLICE_X89Y153        FDRE                                         r  u_tdc/u_DecStop/r_bin_reg[1]/C
                         clock pessimism             -0.496     2.322    
                         clock uncertainty           -0.061     2.261    
    SLICE_X89Y153        FDRE (Setup_fdre_C_D)        0.032     2.293    u_tdc/u_DecStop/r_bin_reg[1]
  -------------------------------------------------------------------
                         required time                          2.293    
                         arrival time                          -2.725    
  -------------------------------------------------------------------
                         slack                                 -0.432    

Slack (VIOLATED) :        -0.347ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/u_flip_flops/Startff399/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_DecStart/r_bin_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.208ns  (logic 1.114ns (21.392%)  route 4.094ns (78.608%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.201ns = ( 2.799 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.646ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        1.374    -2.646    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X85Y199        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Startff399/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y199        FDCE (Prop_fdce_C_Q)         0.379    -2.267 f  u_tdc/u_FineDelay/u_flip_flops/Startff399/Q
                         net (fo=3, routed)           0.473    -1.794    u_tdc/u_DecStart/wDecodeIn[399]
    SLICE_X87Y199                                                     f  u_tdc/u_DecStart/bin_inferred_i_199/I3
    SLICE_X87Y199        LUT5 (Prop_lut5_I3_O)        0.105    -1.689 r  u_tdc/u_DecStart/bin_inferred_i_199/O
                         net (fo=2, routed)           0.549    -1.140    u_tdc/u_DecStart/bin_inferred_i_199_n_0
    SLICE_X86Y193                                                     r  u_tdc/u_DecStart/bin_inferred_i_54/I4
    SLICE_X86Y193        LUT6 (Prop_lut6_I4_O)        0.105    -1.035 r  u_tdc/u_DecStart/bin_inferred_i_54/O
                         net (fo=4, routed)           0.482    -0.553    u_tdc/u_DecStart/bin_inferred_i_54_n_0
    SLICE_X86Y197                                                     r  u_tdc/u_DecStart/bin_inferred_i_373/I0
    SLICE_X86Y197        LUT6 (Prop_lut6_I0_O)        0.105    -0.448 r  u_tdc/u_DecStart/bin_inferred_i_373/O
                         net (fo=3, routed)           0.593     0.145    u_tdc/u_DecStart/bin_inferred_i_373_n_0
    SLICE_X85Y187                                                     r  u_tdc/u_DecStart/bin_inferred_i_142/I2
    SLICE_X85Y187        LUT6 (Prop_lut6_I2_O)        0.105     0.250 r  u_tdc/u_DecStart/bin_inferred_i_142/O
                         net (fo=1, routed)           0.892     1.142    u_tdc/u_DecStart/bin_inferred_i_142_n_0
    SLICE_X82Y172                                                     r  u_tdc/u_DecStart/bin_inferred_i_39/I5
    SLICE_X82Y172        LUT6 (Prop_lut6_I5_O)        0.105     1.247 r  u_tdc/u_DecStart/bin_inferred_i_39/O
                         net (fo=1, routed)           0.992     2.239    u_tdc/u_DecStart/bin_inferred_i_39_n_0
    SLICE_X83Y150                                                     r  u_tdc/u_DecStart/bin_inferred_i_7/I5
    SLICE_X83Y150        LUT6 (Prop_lut6_I5_O)        0.105     2.344 r  u_tdc/u_DecStart/bin_inferred_i_7/O
                         net (fo=1, routed)           0.113     2.456    u_tdc/u_DecStart/bin[2]
    SLICE_X83Y150                                                     r  u_tdc/u_DecStart/r_bin[2]_i_1/I1
    SLICE_X83Y150        LUT3 (Prop_lut3_I1_O)        0.105     2.561 r  u_tdc/u_DecStart/r_bin[2]_i_1/O
                         net (fo=1, routed)           0.000     2.561    u_tdc/u_DecStart/r_bin[2]_i_1_n_0
    SLICE_X83Y150        FDRE                                         r  u_tdc/u_DecStart/r_bin_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        1.257     2.799    u_tdc/u_DecStart/clk
    SLICE_X83Y150        FDRE                                         r  u_tdc/u_DecStart/r_bin_reg[2]/C
                         clock pessimism             -0.556     2.244    
                         clock uncertainty           -0.061     2.182    
    SLICE_X83Y150        FDRE (Setup_fdre_C_D)        0.032     2.214    u_tdc/u_DecStart/r_bin_reg[2]
  -------------------------------------------------------------------
                         required time                          2.214    
                         arrival time                          -2.561    
  -------------------------------------------------------------------
                         slack                                 -0.347    

Slack (VIOLATED) :        -0.258ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/u_flip_flops/Stopff399/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_DecStop/r_bin_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.185ns  (logic 1.114ns (21.485%)  route 4.071ns (78.515%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.194ns = ( 2.806 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.646ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        1.374    -2.646    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X87Y199        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Stopff399/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y199        FDCE (Prop_fdce_C_Q)         0.379    -2.267 f  u_tdc/u_FineDelay/u_flip_flops/Stopff399/Q
                         net (fo=2, routed)           0.336    -1.931    u_tdc/u_DecStop/wDecodeIn[399]
    SLICE_X86Y199                                                     f  u_tdc/u_DecStop/bin_inferred_i_83/I4
    SLICE_X86Y199        LUT5 (Prop_lut5_I4_O)        0.105    -1.826 f  u_tdc/u_DecStop/bin_inferred_i_83/O
                         net (fo=3, routed)           0.503    -1.323    u_tdc/u_DecStop/bin_inferred_i_83_n_0
    SLICE_X86Y195                                                     f  u_tdc/u_DecStop/bin_inferred_i_15/I4
    SLICE_X86Y195        LUT6 (Prop_lut6_I4_O)        0.105    -1.218 r  u_tdc/u_DecStop/bin_inferred_i_15/O
                         net (fo=6, routed)           0.375    -0.843    u_tdc/u_DecStop/bin_inferred_i_15_n_0
    SLICE_X86Y192                                                     r  u_tdc/u_DecStop/bin_inferred_i_76/I4
    SLICE_X86Y192        LUT5 (Prop_lut5_I4_O)        0.105    -0.738 r  u_tdc/u_DecStop/bin_inferred_i_76/O
                         net (fo=9, routed)           0.824     0.086    u_tdc/u_DecStop/bin_inferred_i_76_n_0
    SLICE_X89Y181                                                     r  u_tdc/u_DecStop/bin_inferred_i_96/I0
    SLICE_X89Y181        LUT2 (Prop_lut2_I0_O)        0.105     0.191 r  u_tdc/u_DecStop/bin_inferred_i_96/O
                         net (fo=4, routed)           1.113     1.304    u_tdc/u_DecStop/bin_inferred_i_96_n_0
    SLICE_X87Y164                                                     r  u_tdc/u_DecStop/bin_inferred_i_38/I2
    SLICE_X87Y164        LUT6 (Prop_lut6_I2_O)        0.105     1.409 r  u_tdc/u_DecStop/bin_inferred_i_38/O
                         net (fo=1, routed)           0.658     2.067    u_tdc/u_DecStop/bin_inferred_i_38_n_0
    SLICE_X87Y151                                                     r  u_tdc/u_DecStop/bin_inferred_i_6/I4
    SLICE_X87Y151        LUT6 (Prop_lut6_I4_O)        0.105     2.172 r  u_tdc/u_DecStop/bin_inferred_i_6/O
                         net (fo=1, routed)           0.262     2.434    u_tdc/u_DecStop/bin[3]
    SLICE_X86Y151                                                     r  u_tdc/u_DecStop/r_bin[3]_i_1/I1
    SLICE_X86Y151        LUT3 (Prop_lut3_I1_O)        0.105     2.539 r  u_tdc/u_DecStop/r_bin[3]_i_1/O
                         net (fo=1, routed)           0.000     2.539    u_tdc/u_DecStop/r_bin[3]_i_1_n_0
    SLICE_X86Y151        FDRE                                         r  u_tdc/u_DecStop/r_bin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        1.264     2.806    u_tdc/u_DecStop/clk
    SLICE_X86Y151        FDRE                                         r  u_tdc/u_DecStop/r_bin_reg[3]/C
                         clock pessimism             -0.496     2.310    
                         clock uncertainty           -0.061     2.249    
    SLICE_X86Y151        FDRE (Setup_fdre_C_D)        0.032     2.281    u_tdc/u_DecStop/r_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          2.281    
                         arrival time                          -2.539    
  -------------------------------------------------------------------
                         slack                                 -0.258    

Slack (VIOLATED) :        -0.229ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/u_flip_flops/Stopff399/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_DecStop/r_bin_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.155ns  (logic 1.114ns (21.609%)  route 4.041ns (78.391%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.194ns = ( 2.806 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.646ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        1.374    -2.646    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X87Y199        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Stopff399/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y199        FDCE (Prop_fdce_C_Q)         0.379    -2.267 f  u_tdc/u_FineDelay/u_flip_flops/Stopff399/Q
                         net (fo=2, routed)           0.336    -1.931    u_tdc/u_DecStop/wDecodeIn[399]
    SLICE_X86Y199                                                     f  u_tdc/u_DecStop/bin_inferred_i_83/I4
    SLICE_X86Y199        LUT5 (Prop_lut5_I4_O)        0.105    -1.826 f  u_tdc/u_DecStop/bin_inferred_i_83/O
                         net (fo=3, routed)           0.503    -1.323    u_tdc/u_DecStop/bin_inferred_i_83_n_0
    SLICE_X86Y195                                                     f  u_tdc/u_DecStop/bin_inferred_i_15/I4
    SLICE_X86Y195        LUT6 (Prop_lut6_I4_O)        0.105    -1.218 r  u_tdc/u_DecStop/bin_inferred_i_15/O
                         net (fo=6, routed)           0.375    -0.843    u_tdc/u_DecStop/bin_inferred_i_15_n_0
    SLICE_X86Y192                                                     r  u_tdc/u_DecStop/bin_inferred_i_76/I4
    SLICE_X86Y192        LUT5 (Prop_lut5_I4_O)        0.105    -0.738 r  u_tdc/u_DecStop/bin_inferred_i_76/O
                         net (fo=9, routed)           1.133     0.396    u_tdc/u_DecStop/bin_inferred_i_76_n_0
    SLICE_X89Y174                                                     r  u_tdc/u_DecStop/bin_inferred_i_14/I1
    SLICE_X89Y174        LUT4 (Prop_lut4_I1_O)        0.105     0.501 r  u_tdc/u_DecStop/bin_inferred_i_14/O
                         net (fo=8, routed)           1.065     1.565    u_tdc/u_DecStop/bin_inferred_i_14_n_0
    SLICE_X87Y154                                                     r  u_tdc/u_DecStop/bin_inferred_i_30/I2
    SLICE_X87Y154        LUT6 (Prop_lut6_I2_O)        0.105     1.670 r  u_tdc/u_DecStop/bin_inferred_i_30/O
                         net (fo=1, routed)           0.509     2.179    u_tdc/u_DecStop/bin_inferred_i_30_n_0
    SLICE_X86Y153                                                     r  u_tdc/u_DecStop/bin_inferred_i_5/I0
    SLICE_X86Y153        LUT6 (Prop_lut6_I0_O)        0.105     2.284 r  u_tdc/u_DecStop/bin_inferred_i_5/O
                         net (fo=1, routed)           0.120     2.404    u_tdc/u_DecStop/bin[4]
    SLICE_X86Y153                                                     r  u_tdc/u_DecStop/r_bin[4]_i_1/I1
    SLICE_X86Y153        LUT3 (Prop_lut3_I1_O)        0.105     2.509 r  u_tdc/u_DecStop/r_bin[4]_i_1/O
                         net (fo=1, routed)           0.000     2.509    u_tdc/u_DecStop/r_bin[4]_i_1_n_0
    SLICE_X86Y153        FDRE                                         r  u_tdc/u_DecStop/r_bin_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        1.264     2.806    u_tdc/u_DecStop/clk
    SLICE_X86Y153        FDRE                                         r  u_tdc/u_DecStop/r_bin_reg[4]/C
                         clock pessimism             -0.496     2.310    
                         clock uncertainty           -0.061     2.249    
    SLICE_X86Y153        FDRE (Setup_fdre_C_D)        0.032     2.281    u_tdc/u_DecStop/r_bin_reg[4]
  -------------------------------------------------------------------
                         required time                          2.281    
                         arrival time                          -2.509    
  -------------------------------------------------------------------
                         slack                                 -0.229    

Slack (VIOLATED) :        -0.225ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/u_flip_flops/Startff399/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_DecStart/r_bin_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.086ns  (logic 1.114ns (21.904%)  route 3.972ns (78.096%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.201ns = ( 2.799 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.646ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        1.374    -2.646    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X85Y199        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Startff399/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y199        FDCE (Prop_fdce_C_Q)         0.379    -2.267 r  u_tdc/u_FineDelay/u_flip_flops/Startff399/Q
                         net (fo=3, routed)           0.473    -1.794    u_tdc/u_DecStart/wDecodeIn[399]
    SLICE_X87Y199                                                     r  u_tdc/u_DecStart/bin_inferred_i_199/I3
    SLICE_X87Y199        LUT5 (Prop_lut5_I3_O)        0.105    -1.689 f  u_tdc/u_DecStart/bin_inferred_i_199/O
                         net (fo=2, routed)           0.549    -1.140    u_tdc/u_DecStart/bin_inferred_i_199_n_0
    SLICE_X86Y193                                                     f  u_tdc/u_DecStart/bin_inferred_i_54/I4
    SLICE_X86Y193        LUT6 (Prop_lut6_I4_O)        0.105    -1.035 f  u_tdc/u_DecStart/bin_inferred_i_54/O
                         net (fo=4, routed)           0.480    -0.555    u_tdc/u_DecStart/bin_inferred_i_54_n_0
    SLICE_X83Y192                                                     f  u_tdc/u_DecStart/bin_inferred_i_82_replica/I3
    SLICE_X83Y192        LUT6 (Prop_lut6_I3_O)        0.105    -0.450 f  u_tdc/u_DecStart/bin_inferred_i_82_replica/O
                         net (fo=2, routed)           0.786     0.336    u_tdc/u_DecStart/bin_inferred_i_82_n_0_repN
    SLICE_X83Y172                                                     f  u_tdc/u_DecStart/bin_inferred_i_22/I3
    SLICE_X83Y172        LUT4 (Prop_lut4_I3_O)        0.105     0.441 r  u_tdc/u_DecStart/bin_inferred_i_22/O
                         net (fo=14, routed)          0.602     1.043    u_tdc/u_DecStart/bin_inferred_i_22_n_0
    SLICE_X82Y172                                                     r  u_tdc/u_DecStart/bin_inferred_i_30/I0
    SLICE_X82Y172        LUT6 (Prop_lut6_I0_O)        0.105     1.148 r  u_tdc/u_DecStart/bin_inferred_i_30/O
                         net (fo=1, routed)           0.969     2.117    u_tdc/u_DecStart/bin_inferred_i_30_n_0
    SLICE_X83Y153                                                     r  u_tdc/u_DecStart/bin_inferred_i_6/I1
    SLICE_X83Y153        LUT6 (Prop_lut6_I1_O)        0.105     2.222 r  u_tdc/u_DecStart/bin_inferred_i_6/O
                         net (fo=1, routed)           0.113     2.335    u_tdc/u_DecStart/bin[3]
    SLICE_X83Y153                                                     r  u_tdc/u_DecStart/r_bin[3]_i_1/I1
    SLICE_X83Y153        LUT3 (Prop_lut3_I1_O)        0.105     2.440 r  u_tdc/u_DecStart/r_bin[3]_i_1/O
                         net (fo=1, routed)           0.000     2.440    u_tdc/u_DecStart/r_bin[3]_i_1_n_0
    SLICE_X83Y153        FDRE                                         r  u_tdc/u_DecStart/r_bin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        1.257     2.799    u_tdc/u_DecStart/clk
    SLICE_X83Y153        FDRE                                         r  u_tdc/u_DecStart/r_bin_reg[3]/C
                         clock pessimism             -0.556     2.244    
                         clock uncertainty           -0.061     2.182    
    SLICE_X83Y153        FDRE (Setup_fdre_C_D)        0.032     2.214    u_tdc/u_DecStart/r_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          2.214    
                         arrival time                          -2.440    
  -------------------------------------------------------------------
                         slack                                 -0.225    

Slack (VIOLATED) :        -0.212ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/u_flip_flops/Startff399/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_DecStart/r_bin_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 1.114ns (21.909%)  route 3.971ns (78.091%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.182ns = ( 2.818 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.646ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        1.374    -2.646    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X85Y199        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Startff399/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y199        FDCE (Prop_fdce_C_Q)         0.379    -2.267 r  u_tdc/u_FineDelay/u_flip_flops/Startff399/Q
                         net (fo=3, routed)           0.473    -1.794    u_tdc/u_DecStart/wDecodeIn[399]
    SLICE_X87Y199                                                     r  u_tdc/u_DecStart/bin_inferred_i_199/I3
    SLICE_X87Y199        LUT5 (Prop_lut5_I3_O)        0.105    -1.689 f  u_tdc/u_DecStart/bin_inferred_i_199/O
                         net (fo=2, routed)           0.549    -1.140    u_tdc/u_DecStart/bin_inferred_i_199_n_0
    SLICE_X86Y193                                                     f  u_tdc/u_DecStart/bin_inferred_i_54/I4
    SLICE_X86Y193        LUT6 (Prop_lut6_I4_O)        0.105    -1.035 f  u_tdc/u_DecStart/bin_inferred_i_54/O
                         net (fo=4, routed)           0.480    -0.555    u_tdc/u_DecStart/bin_inferred_i_54_n_0
    SLICE_X83Y192                                                     f  u_tdc/u_DecStart/bin_inferred_i_82_replica/I3
    SLICE_X83Y192        LUT6 (Prop_lut6_I3_O)        0.105    -0.450 f  u_tdc/u_DecStart/bin_inferred_i_82_replica/O
                         net (fo=2, routed)           0.786     0.336    u_tdc/u_DecStart/bin_inferred_i_82_n_0_repN
    SLICE_X83Y172                                                     f  u_tdc/u_DecStart/bin_inferred_i_22/I3
    SLICE_X83Y172        LUT4 (Prop_lut4_I3_O)        0.105     0.441 r  u_tdc/u_DecStart/bin_inferred_i_22/O
                         net (fo=14, routed)          0.966     1.407    u_tdc/u_DecStart/bin_inferred_i_22_n_0
    SLICE_X81Y150                                                     r  u_tdc/u_DecStart/bin_inferred_i_14/I1
    SLICE_X81Y150        LUT3 (Prop_lut3_I1_O)        0.105     1.512 r  u_tdc/u_DecStart/bin_inferred_i_14/O
                         net (fo=4, routed)           0.604     2.116    u_tdc/u_DecStart/bin_inferred_i_14_n_0
    SLICE_X81Y147                                                     r  u_tdc/u_DecStart/bin_inferred_i_5/I1
    SLICE_X81Y147        LUT6 (Prop_lut6_I1_O)        0.105     2.221 r  u_tdc/u_DecStart/bin_inferred_i_5/O
                         net (fo=1, routed)           0.113     2.334    u_tdc/u_DecStart/bin[4]
    SLICE_X81Y147                                                     r  u_tdc/u_DecStart/r_bin[4]_i_1/I1
    SLICE_X81Y147        LUT3 (Prop_lut3_I1_O)        0.105     2.439 r  u_tdc/u_DecStart/r_bin[4]_i_1/O
                         net (fo=1, routed)           0.000     2.439    u_tdc/u_DecStart/r_bin[4]_i_1_n_0
    SLICE_X81Y147        FDRE                                         r  u_tdc/u_DecStart/r_bin_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        1.276     2.818    u_tdc/u_DecStart/clk
    SLICE_X81Y147        FDRE                                         r  u_tdc/u_DecStart/r_bin_reg[4]/C
                         clock pessimism             -0.563     2.255    
                         clock uncertainty           -0.061     2.194    
    SLICE_X81Y147        FDRE (Setup_fdre_C_D)        0.032     2.226    u_tdc/u_DecStart/r_bin_reg[4]
  -------------------------------------------------------------------
                         required time                          2.226    
                         arrival time                          -2.439    
  -------------------------------------------------------------------
                         slack                                 -0.212    

Slack (VIOLATED) :        -0.208ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/u_flip_flops/Stopff399/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_DecStop/r_bin_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.082ns  (logic 1.114ns (21.920%)  route 3.968ns (78.080%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.180ns = ( 2.820 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.646ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        1.374    -2.646    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X87Y199        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Stopff399/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y199        FDCE (Prop_fdce_C_Q)         0.379    -2.267 f  u_tdc/u_FineDelay/u_flip_flops/Stopff399/Q
                         net (fo=2, routed)           0.336    -1.931    u_tdc/u_DecStop/wDecodeIn[399]
    SLICE_X86Y199                                                     f  u_tdc/u_DecStop/bin_inferred_i_83/I4
    SLICE_X86Y199        LUT5 (Prop_lut5_I4_O)        0.105    -1.826 f  u_tdc/u_DecStop/bin_inferred_i_83/O
                         net (fo=3, routed)           0.503    -1.323    u_tdc/u_DecStop/bin_inferred_i_83_n_0
    SLICE_X86Y195                                                     f  u_tdc/u_DecStop/bin_inferred_i_15/I4
    SLICE_X86Y195        LUT6 (Prop_lut6_I4_O)        0.105    -1.218 r  u_tdc/u_DecStop/bin_inferred_i_15/O
                         net (fo=6, routed)           0.264    -0.954    u_tdc/u_DecStop/bin_inferred_i_15_n_0
    SLICE_X87Y193                                                     r  u_tdc/u_DecStop/bin_inferred_i_556/I0
    SLICE_X87Y193        LUT6 (Prop_lut6_I0_O)        0.105    -0.849 r  u_tdc/u_DecStop/bin_inferred_i_556/O
                         net (fo=1, routed)           0.578    -0.270    u_tdc/u_DecStop/bin_inferred_i_556_n_0
    SLICE_X86Y182                                                     r  u_tdc/u_DecStop/bin_inferred_i_210/I5
    SLICE_X86Y182        LUT6 (Prop_lut6_I5_O)        0.105    -0.165 r  u_tdc/u_DecStop/bin_inferred_i_210/O
                         net (fo=1, routed)           1.228     1.063    u_tdc/u_DecStop/bin_inferred_i_210_n_0
    SLICE_X89Y160                                                     r  u_tdc/u_DecStop/bin_inferred_i_54_comp/I1
    SLICE_X89Y160        LUT6 (Prop_lut6_I1_O)        0.105     1.168 r  u_tdc/u_DecStop/bin_inferred_i_54_comp/O
                         net (fo=1, routed)           0.938     2.106    u_tdc/u_DecStop/bin_inferred_i_54_n_0
    SLICE_X86Y149                                                     r  u_tdc/u_DecStop/bin_inferred_i_9/I4
    SLICE_X86Y149        LUT6 (Prop_lut6_I4_O)        0.105     2.211 r  u_tdc/u_DecStop/bin_inferred_i_9/O
                         net (fo=1, routed)           0.120     2.331    u_tdc/u_DecStop/bin[0]
    SLICE_X86Y149                                                     r  u_tdc/u_DecStop/r_bin[0]_i_1/I1
    SLICE_X86Y149        LUT3 (Prop_lut3_I1_O)        0.105     2.436 r  u_tdc/u_DecStop/r_bin[0]_i_1/O
                         net (fo=1, routed)           0.000     2.436    u_tdc/u_DecStop/r_bin[0]_i_1_n_0
    SLICE_X86Y149        FDRE                                         r  u_tdc/u_DecStop/r_bin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        1.278     2.820    u_tdc/u_DecStop/clk
    SLICE_X86Y149        FDRE                                         r  u_tdc/u_DecStop/r_bin_reg[0]/C
                         clock pessimism             -0.563     2.257    
                         clock uncertainty           -0.061     2.196    
    SLICE_X86Y149        FDRE (Setup_fdre_C_D)        0.032     2.228    u_tdc/u_DecStop/r_bin_reg[0]
  -------------------------------------------------------------------
                         required time                          2.228    
                         arrival time                          -2.436    
  -------------------------------------------------------------------
                         slack                                 -0.208    

Slack (VIOLATED) :        -0.164ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/u_flip_flops/Startff399/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_DecStart/r_bin_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.023ns  (logic 1.114ns (22.178%)  route 3.909ns (77.822%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.201ns = ( 2.799 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.646ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        1.374    -2.646    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X85Y199        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Startff399/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y199        FDCE (Prop_fdce_C_Q)         0.379    -2.267 r  u_tdc/u_FineDelay/u_flip_flops/Startff399/Q
                         net (fo=3, routed)           0.473    -1.794    u_tdc/u_DecStart/wDecodeIn[399]
    SLICE_X87Y199                                                     r  u_tdc/u_DecStart/bin_inferred_i_199/I3
    SLICE_X87Y199        LUT5 (Prop_lut5_I3_O)        0.105    -1.689 f  u_tdc/u_DecStart/bin_inferred_i_199/O
                         net (fo=2, routed)           0.549    -1.140    u_tdc/u_DecStart/bin_inferred_i_199_n_0
    SLICE_X86Y193                                                     f  u_tdc/u_DecStart/bin_inferred_i_54/I4
    SLICE_X86Y193        LUT6 (Prop_lut6_I4_O)        0.105    -1.035 f  u_tdc/u_DecStart/bin_inferred_i_54/O
                         net (fo=4, routed)           0.480    -0.555    u_tdc/u_DecStart/bin_inferred_i_54_n_0
    SLICE_X83Y192                                                     f  u_tdc/u_DecStart/bin_inferred_i_82_replica/I3
    SLICE_X83Y192        LUT6 (Prop_lut6_I3_O)        0.105    -0.450 f  u_tdc/u_DecStart/bin_inferred_i_82_replica/O
                         net (fo=2, routed)           0.786     0.336    u_tdc/u_DecStart/bin_inferred_i_82_n_0_repN
    SLICE_X83Y172                                                     f  u_tdc/u_DecStart/bin_inferred_i_22/I3
    SLICE_X83Y172        LUT4 (Prop_lut4_I3_O)        0.105     0.441 r  u_tdc/u_DecStart/bin_inferred_i_22/O
                         net (fo=14, routed)          0.964     1.404    u_tdc/u_DecStart/bin_inferred_i_22_n_0
    SLICE_X82Y154                                                     r  u_tdc/u_DecStart/bin_inferred_i_15/I0
    SLICE_X82Y154        LUT2 (Prop_lut2_I0_O)        0.105     1.509 r  u_tdc/u_DecStart/bin_inferred_i_15/O
                         net (fo=1, routed)           0.542     2.051    u_tdc/u_DecStart/bin_inferred_i_15_n_0
    SLICE_X83Y154                                                     r  u_tdc/u_DecStart/bin_inferred_i_3/I0
    SLICE_X83Y154        LUT6 (Prop_lut6_I0_O)        0.105     2.156 r  u_tdc/u_DecStart/bin_inferred_i_3/O
                         net (fo=1, routed)           0.116     2.272    u_tdc/u_DecStart/bin[6]
    SLICE_X83Y154                                                     r  u_tdc/u_DecStart/r_bin[6]_i_1/I1
    SLICE_X83Y154        LUT3 (Prop_lut3_I1_O)        0.105     2.377 r  u_tdc/u_DecStart/r_bin[6]_i_1/O
                         net (fo=1, routed)           0.000     2.377    u_tdc/u_DecStart/r_bin[6]_i_1_n_0
    SLICE_X83Y154        FDRE                                         r  u_tdc/u_DecStart/r_bin_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        1.257     2.799    u_tdc/u_DecStart/clk
    SLICE_X83Y154        FDRE                                         r  u_tdc/u_DecStart/r_bin_reg[6]/C
                         clock pessimism             -0.556     2.244    
                         clock uncertainty           -0.061     2.182    
    SLICE_X83Y154        FDRE (Setup_fdre_C_D)        0.030     2.212    u_tdc/u_DecStart/r_bin_reg[6]
  -------------------------------------------------------------------
                         required time                          2.212    
                         arrival time                          -2.377    
  -------------------------------------------------------------------
                         slack                                 -0.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[0].Firstff/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/u_flip_flops/Startff0/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.028%)  route 0.226ns (57.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        0.567    -0.538    u_tdc/u_FineDelay/clk
    SLICE_X84Y100        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[0].Firstff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y100        FDCE (Prop_fdce_C_Q)         0.164    -0.374 r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[0].Firstff/Q
                         net (fo=2, routed)           0.226    -0.148    u_tdc/u_FineDelay/u_flip_flops/wFirstFF[0]
    SLICE_X85Y100        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Startff0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        0.837    -0.466    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X85Y100        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Startff0/C
                         clock pessimism             -0.059    -0.525    
    SLICE_X85Y100        FDCE (Hold_fdce_C_D)         0.075    -0.450    u_tdc/u_FineDelay/u_flip_flops/Startff0
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[0].Firstff/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/u_flip_flops/Stopff0/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.164ns (33.873%)  route 0.320ns (66.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        0.567    -0.538    u_tdc/u_FineDelay/clk
    SLICE_X84Y100        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[0].Firstff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y100        FDCE (Prop_fdce_C_Q)         0.164    -0.374 r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[0].Firstff/Q
                         net (fo=2, routed)           0.320    -0.054    u_tdc/u_FineDelay/u_flip_flops/wFirstFF[0]
    SLICE_X87Y100        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Stopff0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        0.837    -0.466    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X87Y100        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Stopff0/C
                         clock pessimism             -0.056    -0.522    
    SLICE_X87Y100        FDCE (Hold_fdce_C_D)         0.075    -0.447    u_tdc/u_FineDelay/u_flip_flops/Stopff0
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[399].Firstff/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/u_flip_flops/Startff399/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.164ns (30.661%)  route 0.371ns (69.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.468ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        0.565    -0.540    u_tdc/u_FineDelay/clk
    SLICE_X84Y199        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[399].Firstff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y199        FDCE (Prop_fdce_C_Q)         0.164    -0.376 r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[399].Firstff/Q
                         net (fo=2, routed)           0.371    -0.005    u_tdc/u_FineDelay/u_flip_flops/wFirstFF[399]
    SLICE_X85Y199        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Startff399/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        0.834    -0.468    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X85Y199        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Startff399/C
                         clock pessimism             -0.059    -0.527    
    SLICE_X85Y199        FDCE (Hold_fdce_C_D)         0.047    -0.480    u_tdc/u_FineDelay/u_flip_flops/Startff399
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[399].Firstff/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/u_flip_flops/Stopff399/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.164ns (29.726%)  route 0.388ns (70.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.468ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        0.565    -0.540    u_tdc/u_FineDelay/clk
    SLICE_X84Y199        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[399].Firstff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y199        FDCE (Prop_fdce_C_Q)         0.164    -0.376 r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[399].Firstff/Q
                         net (fo=2, routed)           0.388     0.012    u_tdc/u_FineDelay/u_flip_flops/wFirstFF[399]
    SLICE_X87Y199        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Stopff399/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        0.834    -0.468    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X87Y199        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Stopff399/C
                         clock pessimism             -0.056    -0.524    
    SLICE_X87Y199        FDCE (Hold_fdce_C_D)         0.047    -0.477    u_tdc/u_FineDelay/u_flip_flops/Stopff399
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.892ns  (arrival time - required time)
  Source:                 u_tdc/u_EdgeDetector/edge_detector_ffd0/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/u_flip_flops/Stopff0/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.209ns (18.686%)  route 0.910ns (81.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        0.566    -0.539    u_tdc/u_EdgeDetector/iClk
    SLICE_X80Y146        FDCE                                         r  u_tdc/u_EdgeDetector/edge_detector_ffd0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y146        FDCE (Prop_fdce_C_Q)         0.164    -0.375 f  u_tdc/u_EdgeDetector/edge_detector_ffd0/Q
                         net (fo=3, routed)           0.174    -0.201    u_tdc/u_EdgeDetector/wEDGE_0
    SLICE_X80Y146                                                     f  u_tdc/u_EdgeDetector/oFall_INST_0/I1
    SLICE_X80Y146        LUT2 (Prop_lut2_I1_O)        0.045    -0.156 r  u_tdc/u_EdgeDetector/oFall_INST_0/O
                         net (fo=413, routed)         0.735     0.580    u_tdc/u_FineDelay/u_flip_flops/iStopEnable
    SLICE_X87Y100        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Stopff0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        0.837    -0.466    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X87Y100        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Stopff0/C
                         clock pessimism              0.193    -0.273    
    SLICE_X87Y100        FDCE (Hold_fdce_C_CE)       -0.039    -0.312    u_tdc/u_FineDelay/u_flip_flops/Stopff0
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             1.010ns  (arrival time - required time)
  Source:                 u_tdc/u_EdgeDetector/edge_detector_ffd0/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/u_flip_flops/Stopff399/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.209ns (16.853%)  route 1.031ns (83.147%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.468ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        0.566    -0.539    u_tdc/u_EdgeDetector/iClk
    SLICE_X80Y146        FDCE                                         r  u_tdc/u_EdgeDetector/edge_detector_ffd0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y146        FDCE (Prop_fdce_C_Q)         0.164    -0.375 f  u_tdc/u_EdgeDetector/edge_detector_ffd0/Q
                         net (fo=3, routed)           0.174    -0.201    u_tdc/u_EdgeDetector/wEDGE_0
    SLICE_X80Y146                                                     f  u_tdc/u_EdgeDetector/oFall_INST_0/I1
    SLICE_X80Y146        LUT2 (Prop_lut2_I1_O)        0.045    -0.156 r  u_tdc/u_EdgeDetector/oFall_INST_0/O
                         net (fo=413, routed)         0.857     0.701    u_tdc/u_FineDelay/u_flip_flops/iStopEnable
    SLICE_X87Y199        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Stopff399/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        0.834    -0.468    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X87Y199        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Stopff399/C
                         clock pessimism              0.198    -0.270    
    SLICE_X87Y199        FDCE (Hold_fdce_C_CE)       -0.039    -0.309    u_tdc/u_FineDelay/u_flip_flops/Stopff399
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                           0.701    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.155ns  (arrival time - required time)
  Source:                 u_tdc/u_EdgeDetector/edge_detector_ffd0/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/u_flip_flops/Startff399/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.207ns (15.694%)  route 1.112ns (84.306%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.468ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        0.566    -0.539    u_tdc/u_EdgeDetector/iClk
    SLICE_X80Y146        FDCE                                         r  u_tdc/u_EdgeDetector/edge_detector_ffd0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y146        FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  u_tdc/u_EdgeDetector/edge_detector_ffd0/Q
                         net (fo=3, routed)           0.174    -0.201    u_tdc/u_EdgeDetector/wEDGE_0
    SLICE_X80Y146                                                     r  u_tdc/u_EdgeDetector/oRise_INST_0/I0
    SLICE_X80Y146        LUT2 (Prop_lut2_I0_O)        0.043    -0.158 r  u_tdc/u_EdgeDetector/oRise_INST_0/O
                         net (fo=401, routed)         0.938     0.780    u_tdc/u_FineDelay/u_flip_flops/iStartEnable
    SLICE_X85Y199        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Startff399/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        0.834    -0.468    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X85Y199        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Startff399/C
                         clock pessimism              0.198    -0.270    
    SLICE_X85Y199        FDCE (Hold_fdce_C_CE)       -0.105    -0.375    u_tdc/u_FineDelay/u_flip_flops/Startff399
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.194ns  (arrival time - required time)
  Source:                 u_tdc/u_EdgeDetector/edge_detector_ffd0/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/u_flip_flops/Startff0/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.355ns  (logic 0.207ns (15.281%)  route 1.148ns (84.719%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        0.566    -0.539    u_tdc/u_EdgeDetector/iClk
    SLICE_X80Y146        FDCE                                         r  u_tdc/u_EdgeDetector/edge_detector_ffd0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y146        FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  u_tdc/u_EdgeDetector/edge_detector_ffd0/Q
                         net (fo=3, routed)           0.174    -0.201    u_tdc/u_EdgeDetector/wEDGE_0
    SLICE_X80Y146                                                     r  u_tdc/u_EdgeDetector/oRise_INST_0/I0
    SLICE_X80Y146        LUT2 (Prop_lut2_I0_O)        0.043    -0.158 r  u_tdc/u_EdgeDetector/oRise_INST_0/O
                         net (fo=401, routed)         0.974     0.816    u_tdc/u_FineDelay/u_flip_flops/iStartEnable
    SLICE_X85Y100        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Startff0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        0.837    -0.466    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X85Y100        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Startff0/C
                         clock pessimism              0.193    -0.273    
    SLICE_X85Y100        FDCE (Hold_fdce_C_CE)       -0.105    -0.378    u_tdc/u_FineDelay/u_flip_flops/Startff0
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                           0.816    
  -------------------------------------------------------------------
                         slack                                  1.194    

Slack (MET) :             1.469ns  (arrival time - required time)
  Source:                 u_tdc/u_FineDelay/u_flip_flops/Startff399/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_DecStart/r_bin_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.824ns  (logic 0.366ns (20.064%)  route 1.458ns (79.936%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.470ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        0.565    -0.540    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X85Y199        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Startff399/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y199        FDCE (Prop_fdce_C_Q)         0.141    -0.399 f  u_tdc/u_FineDelay/u_flip_flops/Startff399/Q
                         net (fo=3, routed)           0.222    -0.177    u_tdc/u_DecStart/wDecodeIn[399]
    SLICE_X86Y199                                                     f  u_tdc/u_DecStart/bin_inferred_i_299/I2
    SLICE_X86Y199        LUT6 (Prop_lut6_I2_O)        0.045    -0.132 f  u_tdc/u_DecStart/bin_inferred_i_299/O
                         net (fo=2, routed)           0.111    -0.020    u_tdc/u_DecStart/bin_inferred_i_299_n_0
    SLICE_X87Y198                                                     f  u_tdc/u_DecStart/bin_inferred_i_105/I0
    SLICE_X87Y198        LUT6 (Prop_lut6_I0_O)        0.045     0.025 f  u_tdc/u_DecStart/bin_inferred_i_105/O
                         net (fo=2, routed)           0.805     0.830    u_tdc/u_DecStart/bin_inferred_i_105_n_0
    SLICE_X83Y163                                                     f  u_tdc/u_DecStart/bin_inferred_i_29/I2
    SLICE_X83Y163        LUT6 (Prop_lut6_I2_O)        0.045     0.875 r  u_tdc/u_DecStart/bin_inferred_i_29/O
                         net (fo=1, routed)           0.270     1.146    u_tdc/u_DecStart/bin_inferred_i_29_n_0
    SLICE_X83Y153                                                     r  u_tdc/u_DecStart/bin_inferred_i_6/I0
    SLICE_X83Y153        LUT6 (Prop_lut6_I0_O)        0.045     1.191 r  u_tdc/u_DecStart/bin_inferred_i_6/O
                         net (fo=1, routed)           0.049     1.240    u_tdc/u_DecStart/bin[3]
    SLICE_X83Y153                                                     r  u_tdc/u_DecStart/r_bin[3]_i_1/I1
    SLICE_X83Y153        LUT3 (Prop_lut3_I1_O)        0.045     1.285 r  u_tdc/u_DecStart/r_bin[3]_i_1/O
                         net (fo=1, routed)           0.000     1.285    u_tdc/u_DecStart/r_bin[3]_i_1_n_0
    SLICE_X83Y153        FDRE                                         r  u_tdc/u_DecStart/r_bin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        0.832    -0.470    u_tdc/u_DecStart/clk
    SLICE_X83Y153        FDRE                                         r  u_tdc/u_DecStart/r_bin_reg[3]/C
                         clock pessimism              0.193    -0.277    
    SLICE_X83Y153        FDRE (Hold_fdre_C_D)         0.092    -0.185    u_tdc/u_DecStart/r_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  1.469    

Slack (MET) :             1.623ns  (arrival time - required time)
  Source:                 u_tdc/u_FineDelay/u_flip_flops/Startff399/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_DecStart/r_bin_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.977ns  (logic 0.411ns (20.790%)  route 1.566ns (79.210%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.470ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        0.565    -0.540    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X85Y199        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Startff399/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y199        FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  u_tdc/u_FineDelay/u_flip_flops/Startff399/Q
                         net (fo=3, routed)           0.189    -0.209    u_tdc/u_DecStart/wDecodeIn[399]
    SLICE_X87Y199                                                     r  u_tdc/u_DecStart/bin_inferred_i_199/I3
    SLICE_X87Y199        LUT5 (Prop_lut5_I3_O)        0.045    -0.164 f  u_tdc/u_DecStart/bin_inferred_i_199/O
                         net (fo=2, routed)           0.278     0.114    u_tdc/u_DecStart/bin_inferred_i_199_n_0
    SLICE_X86Y193                                                     f  u_tdc/u_DecStart/bin_inferred_i_54/I4
    SLICE_X86Y193        LUT6 (Prop_lut6_I4_O)        0.045     0.159 f  u_tdc/u_DecStart/bin_inferred_i_54/O
                         net (fo=4, routed)           0.178     0.337    u_tdc/u_DecStart/bin_inferred_i_54_n_0
    SLICE_X85Y194                                                     f  u_tdc/u_DecStart/bin_inferred_i_11/I2
    SLICE_X85Y194        LUT5 (Prop_lut5_I2_O)        0.045     0.382 f  u_tdc/u_DecStart/bin_inferred_i_11/O
                         net (fo=7, routed)           0.823     1.205    u_tdc/u_DecStart/bin_inferred_i_11_n_0
    SLICE_X83Y154                                                     f  u_tdc/u_DecStart/bin_inferred_i_16/I0
    SLICE_X83Y154        LUT2 (Prop_lut2_I0_O)        0.045     1.250 r  u_tdc/u_DecStart/bin_inferred_i_16/O
                         net (fo=1, routed)           0.048     1.297    u_tdc/u_DecStart/bin_inferred_i_16_n_0
    SLICE_X83Y154                                                     r  u_tdc/u_DecStart/bin_inferred_i_3/I1
    SLICE_X83Y154        LUT6 (Prop_lut6_I1_O)        0.045     1.342 r  u_tdc/u_DecStart/bin_inferred_i_3/O
                         net (fo=1, routed)           0.050     1.392    u_tdc/u_DecStart/bin[6]
    SLICE_X83Y154                                                     r  u_tdc/u_DecStart/r_bin[6]_i_1/I1
    SLICE_X83Y154        LUT3 (Prop_lut3_I1_O)        0.045     1.437 r  u_tdc/u_DecStart/r_bin[6]_i_1/O
                         net (fo=1, routed)           0.000     1.437    u_tdc/u_DecStart/r_bin[6]_i_1_n_0
    SLICE_X83Y154        FDRE                                         r  u_tdc/u_DecStart/r_bin_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        0.832    -0.470    u_tdc/u_DecStart/clk
    SLICE_X83Y154        FDRE                                         r  u_tdc/u_DecStart/r_bin_reg[6]/C
                         clock pessimism              0.193    -0.277    
    SLICE_X83Y154        FDRE (Hold_fdre_C_D)         0.091    -0.186    u_tdc/u_DecStart/r_bin_reg[6]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  1.623    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_block_clock_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X84Y100  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[0].Firstff/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X84Y199  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[399].Firstff/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X85Y100  u_tdc/u_FineDelay/u_flip_flops/Startff0/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X85Y199  u_tdc/u_FineDelay/u_flip_flops/Startff399/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X87Y100  u_tdc/u_FineDelay/u_flip_flops/Stopff0/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X87Y199  u_tdc/u_FineDelay/u_flip_flops/Stopff399/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X84Y100  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[0].Firstff/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X84Y100  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[0].Firstff/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X84Y199  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[399].Firstff/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X84Y199  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[399].Firstff/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X85Y100  u_tdc/u_FineDelay/u_flip_flops/Startff0/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X85Y100  u_tdc/u_FineDelay/u_flip_flops/Startff0/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X85Y199  u_tdc/u_FineDelay/u_flip_flops/Startff399/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X85Y199  u_tdc/u_FineDelay/u_flip_flops/Startff399/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X87Y100  u_tdc/u_FineDelay/u_flip_flops/Stopff0/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X87Y100  u_tdc/u_FineDelay/u_flip_flops/Stopff0/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X84Y100  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[0].Firstff/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X84Y100  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[0].Firstff/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X84Y199  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[399].Firstff/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X84Y199  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[399].Firstff/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X85Y100  u_tdc/u_FineDelay/u_flip_flops/Startff0/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X85Y100  u_tdc/u_FineDelay/u_flip_flops/Startff0/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X85Y199  u_tdc/u_FineDelay/u_flip_flops/Startff399/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X85Y199  u_tdc/u_FineDelay/u_flip_flops/Startff399/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X87Y100  u_tdc/u_FineDelay/u_flip_flops/Stopff0/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X87Y100  u_tdc/u_FineDelay/u_flip_flops/Stopff0/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_block_clock_clk_wiz_0_0
  To Clock:  clk_out2_block_clock_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.660ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.860ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 u_tdc/rst_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/u_flip_flops/Stopff399/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 0.379ns (9.905%)  route 3.447ns (90.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.194ns = ( 2.806 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.635ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        1.386    -2.635    u_tdc/clk0
    SLICE_X81Y148        FDRE                                         r  u_tdc/rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.379    -2.256 f  u_tdc/rst_reg_replica/Q
                         net (fo=104, routed)         3.447     1.192    u_tdc/u_FineDelay/u_flip_flops/rst_reg_n_0_repN_alias
    SLICE_X87Y199        FDCE                                         f  u_tdc/u_FineDelay/u_flip_flops/Stopff399/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        1.264     2.806    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X87Y199        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Stopff399/C
                         clock pessimism             -0.563     2.244    
                         clock uncertainty           -0.061     2.182    
    SLICE_X87Y199        FDCE (Recov_fdce_C_CLR)     -0.331     1.851    u_tdc/u_FineDelay/u_flip_flops/Stopff399
  -------------------------------------------------------------------
                         required time                          1.851    
                         arrival time                          -1.192    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.788ns  (required time - arrival time)
  Source:                 u_tdc/rst_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/u_flip_flops/Startff399/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 0.379ns (10.249%)  route 3.319ns (89.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.194ns = ( 2.806 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.635ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        1.386    -2.635    u_tdc/clk0
    SLICE_X81Y148        FDRE                                         r  u_tdc/rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.379    -2.256 f  u_tdc/rst_reg_replica/Q
                         net (fo=104, routed)         3.319     1.064    u_tdc/u_FineDelay/u_flip_flops/rst_reg_n_0_repN_alias
    SLICE_X85Y199        FDCE                                         f  u_tdc/u_FineDelay/u_flip_flops/Startff399/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        1.264     2.806    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X85Y199        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Startff399/C
                         clock pessimism             -0.563     2.244    
                         clock uncertainty           -0.061     2.182    
    SLICE_X85Y199        FDCE (Recov_fdce_C_CLR)     -0.331     1.851    u_tdc/u_FineDelay/u_flip_flops/Startff399
  -------------------------------------------------------------------
                         required time                          1.851    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.803ns  (required time - arrival time)
  Source:                 u_tdc/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[399].Firstff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 0.379ns (10.090%)  route 3.377ns (89.910%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.194ns = ( 2.806 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.635ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        1.386    -2.635    u_tdc/clk0
    SLICE_X81Y148        FDRE                                         r  u_tdc/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.379    -2.256 f  u_tdc/rst_reg_replica_1/Q
                         net (fo=496, routed)         3.377     1.122    u_tdc/u_FineDelay/rst_reg_n_0_repN_1_alias
    SLICE_X84Y199        FDCE                                         f  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[399].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        1.264     2.806    u_tdc/u_FineDelay/clk
    SLICE_X84Y199        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[399].Firstff/C
                         clock pessimism             -0.563     2.244    
                         clock uncertainty           -0.061     2.182    
    SLICE_X84Y199        FDCE (Recov_fdce_C_CLR)     -0.258     1.924    u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[399].Firstff
  -------------------------------------------------------------------
                         required time                          1.924    
                         arrival time                          -1.122    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             1.468ns  (required time - arrival time)
  Source:                 u_tdc/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[0].Firstff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.379ns (12.185%)  route 2.731ns (87.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.180ns = ( 2.820 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.635ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        1.386    -2.635    u_tdc/clk0
    SLICE_X81Y148        FDRE                                         r  u_tdc/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.379    -2.256 f  u_tdc/rst_reg_replica_1/Q
                         net (fo=496, routed)         2.731     0.476    u_tdc/u_FineDelay/rst_reg_n_0_repN_1_alias
    SLICE_X84Y100        FDCE                                         f  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[0].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        1.278     2.820    u_tdc/u_FineDelay/clk
    SLICE_X84Y100        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[0].Firstff/C
                         clock pessimism             -0.557     2.263    
                         clock uncertainty           -0.061     2.202    
    SLICE_X84Y100        FDCE (Recov_fdce_C_CLR)     -0.258     1.944    u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[0].Firstff
  -------------------------------------------------------------------
                         required time                          1.944    
                         arrival time                          -0.476    
  -------------------------------------------------------------------
                         slack                                  1.468    

Slack (MET) :             1.907ns  (required time - arrival time)
  Source:                 u_tdc/rst_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/u_flip_flops/Stopff0/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.607ns  (logic 0.379ns (14.539%)  route 2.228ns (85.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.180ns = ( 2.820 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.643ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        1.378    -2.643    u_tdc/clk0
    SLICE_X83Y139        FDRE                                         r  u_tdc/rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y139        FDRE (Prop_fdre_C_Q)         0.379    -2.264 f  u_tdc/rst_reg_replica_2/Q
                         net (fo=96, routed)          2.228    -0.036    u_tdc/u_FineDelay/u_flip_flops/rst_reg_n_0_repN_2_alias
    SLICE_X87Y100        FDCE                                         f  u_tdc/u_FineDelay/u_flip_flops/Stopff0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        1.278     2.820    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X87Y100        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Stopff0/C
                         clock pessimism             -0.557     2.263    
                         clock uncertainty           -0.061     2.202    
    SLICE_X87Y100        FDCE (Recov_fdce_C_CLR)     -0.331     1.871    u_tdc/u_FineDelay/u_flip_flops/Stopff0
  -------------------------------------------------------------------
                         required time                          1.871    
                         arrival time                           0.036    
  -------------------------------------------------------------------
                         slack                                  1.907    

Slack (MET) :             2.401ns  (required time - arrival time)
  Source:                 u_tdc/rst_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/u_flip_flops/Startff0/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.113ns  (logic 0.379ns (17.938%)  route 1.734ns (82.062%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.180ns = ( 2.820 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.643ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        1.378    -2.643    u_tdc/clk0
    SLICE_X83Y139        FDRE                                         r  u_tdc/rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y139        FDRE (Prop_fdre_C_Q)         0.379    -2.264 f  u_tdc/rst_reg_replica_2/Q
                         net (fo=96, routed)          1.734    -0.530    u_tdc/u_FineDelay/u_flip_flops/rst_reg_n_0_repN_2_alias
    SLICE_X85Y100        FDCE                                         f  u_tdc/u_FineDelay/u_flip_flops/Startff0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        1.278     2.820    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X85Y100        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Startff0/C
                         clock pessimism             -0.557     2.263    
                         clock uncertainty           -0.061     2.202    
    SLICE_X85Y100        FDCE (Recov_fdce_C_CLR)     -0.331     1.871    u_tdc/u_FineDelay/u_flip_flops/Startff0
  -------------------------------------------------------------------
                         required time                          1.871    
                         arrival time                           0.530    
  -------------------------------------------------------------------
                         slack                                  2.401    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 u_tdc/rst_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/u_flip_flops/Startff0/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.141ns (13.600%)  route 0.896ns (86.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        0.563    -0.542    u_tdc/clk0
    SLICE_X83Y139        FDRE                                         r  u_tdc/rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y139        FDRE (Prop_fdre_C_Q)         0.141    -0.401 f  u_tdc/rst_reg_replica_2/Q
                         net (fo=96, routed)          0.896     0.495    u_tdc/u_FineDelay/u_flip_flops/rst_reg_n_0_repN_2_alias
    SLICE_X85Y100        FDCE                                         f  u_tdc/u_FineDelay/u_flip_flops/Startff0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        0.837    -0.466    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X85Y100        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Startff0/C
                         clock pessimism              0.193    -0.273    
    SLICE_X85Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.365    u_tdc/u_FineDelay/u_flip_flops/Startff0
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             1.099ns  (arrival time - required time)
  Source:                 u_tdc/rst_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/u_flip_flops/Stopff0/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.141ns (11.053%)  route 1.135ns (88.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        0.563    -0.542    u_tdc/clk0
    SLICE_X83Y139        FDRE                                         r  u_tdc/rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y139        FDRE (Prop_fdre_C_Q)         0.141    -0.401 f  u_tdc/rst_reg_replica_2/Q
                         net (fo=96, routed)          1.135     0.734    u_tdc/u_FineDelay/u_flip_flops/rst_reg_n_0_repN_2_alias
    SLICE_X87Y100        FDCE                                         f  u_tdc/u_FineDelay/u_flip_flops/Stopff0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        0.837    -0.466    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X87Y100        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Stopff0/C
                         clock pessimism              0.193    -0.273    
    SLICE_X87Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.365    u_tdc/u_FineDelay/u_flip_flops/Stopff0
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.406ns  (arrival time - required time)
  Source:                 u_tdc/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[0].Firstff/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 0.141ns (8.788%)  route 1.463ns (91.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        0.567    -0.538    u_tdc/clk0
    SLICE_X81Y148        FDRE                                         r  u_tdc/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  u_tdc/rst_reg_replica_1/Q
                         net (fo=496, routed)         1.463     1.067    u_tdc/u_FineDelay/rst_reg_n_0_repN_1_alias
    SLICE_X84Y100        FDCE                                         f  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[0].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        0.837    -0.466    u_tdc/u_FineDelay/clk
    SLICE_X84Y100        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[0].Firstff/C
                         clock pessimism              0.193    -0.273    
    SLICE_X84Y100        FDCE (Remov_fdce_C_CLR)     -0.067    -0.340    u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[0].Firstff
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  1.406    

Slack (MET) :             1.701ns  (arrival time - required time)
  Source:                 u_tdc/rst_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/u_flip_flops/Startff399/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.141ns (7.512%)  route 1.736ns (92.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.468ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        0.567    -0.538    u_tdc/clk0
    SLICE_X81Y148        FDRE                                         r  u_tdc/rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  u_tdc/rst_reg_replica/Q
                         net (fo=104, routed)         1.736     1.339    u_tdc/u_FineDelay/u_flip_flops/rst_reg_n_0_repN_alias
    SLICE_X85Y199        FDCE                                         f  u_tdc/u_FineDelay/u_flip_flops/Startff399/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        0.834    -0.468    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X85Y199        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Startff399/C
                         clock pessimism              0.198    -0.270    
    SLICE_X85Y199        FDCE (Remov_fdce_C_CLR)     -0.092    -0.362    u_tdc/u_FineDelay/u_flip_flops/Startff399
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  1.701    

Slack (MET) :             1.720ns  (arrival time - required time)
  Source:                 u_tdc/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[399].Firstff/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.921ns  (logic 0.141ns (7.340%)  route 1.780ns (92.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.468ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        0.567    -0.538    u_tdc/clk0
    SLICE_X81Y148        FDRE                                         r  u_tdc/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  u_tdc/rst_reg_replica_1/Q
                         net (fo=496, routed)         1.780     1.383    u_tdc/u_FineDelay/rst_reg_n_0_repN_1_alias
    SLICE_X84Y199        FDCE                                         f  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[399].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        0.834    -0.468    u_tdc/u_FineDelay/clk
    SLICE_X84Y199        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[399].Firstff/C
                         clock pessimism              0.198    -0.270    
    SLICE_X84Y199        FDCE (Remov_fdce_C_CLR)     -0.067    -0.337    u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[399].Firstff
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.779ns  (arrival time - required time)
  Source:                 u_tdc/rst_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/u_flip_flops/Stopff399/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 0.141ns (7.211%)  route 1.814ns (92.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.468ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        0.567    -0.538    u_tdc/clk0
    SLICE_X81Y148        FDRE                                         r  u_tdc/rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  u_tdc/rst_reg_replica/Q
                         net (fo=104, routed)         1.814     1.418    u_tdc/u_FineDelay/u_flip_flops/rst_reg_n_0_repN_alias
    SLICE_X87Y199        FDCE                                         f  u_tdc/u_FineDelay/u_flip_flops/Stopff399/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        0.834    -0.468    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X87Y199        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Stopff399/C
                         clock pessimism              0.198    -0.270    
    SLICE_X87Y199        FDCE (Remov_fdce_C_CLR)     -0.092    -0.362    u_tdc/u_FineDelay/u_flip_flops/Stopff399
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  1.779    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_block_clock_clk_wiz_0_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[399].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.070ns  (logic 11.262ns (80.045%)  route 2.808ns (19.955%))
  Logic Levels:           101  (CARRY4=100 IBUFDS=1)
  Clock Path Skew:        -2.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                                                                f  IBUFDS_inst/IB
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=15, routed)          2.791     3.658    u_tdc/u_FineDelay/iHit
    SLICE_X84Y100                                                     r  u_tdc/u_FineDelay/carry_40/CYINIT
    SLICE_X84Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.495     4.153 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     4.153    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X84Y101                                                     r  u_tdc/u_FineDelay/genblk1[1].carry_4/CI
    SLICE_X84Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.253 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.253    u_tdc/u_FineDelay/wCarryOutputs[7]
    SLICE_X84Y102                                                     r  u_tdc/u_FineDelay/genblk1[2].carry_4/CI
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.353 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.353    u_tdc/u_FineDelay/wCarryOutputs[11]
    SLICE_X84Y103                                                     r  u_tdc/u_FineDelay/genblk1[3].carry_4/CI
    SLICE_X84Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.453 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.453    u_tdc/u_FineDelay/wCarryOutputs[15]
    SLICE_X84Y104                                                     r  u_tdc/u_FineDelay/genblk1[4].carry_4/CI
    SLICE_X84Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.553 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.553    u_tdc/u_FineDelay/wCarryOutputs[19]
    SLICE_X84Y105                                                     r  u_tdc/u_FineDelay/genblk1[5].carry_4/CI
    SLICE_X84Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.653 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.653    u_tdc/u_FineDelay/wCarryOutputs[23]
    SLICE_X84Y106                                                     r  u_tdc/u_FineDelay/genblk1[6].carry_4/CI
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.753 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.753    u_tdc/u_FineDelay/wCarryOutputs[27]
    SLICE_X84Y107                                                     r  u_tdc/u_FineDelay/genblk1[7].carry_4/CI
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.853 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.853    u_tdc/u_FineDelay/wCarryOutputs[31]
    SLICE_X84Y108                                                     r  u_tdc/u_FineDelay/genblk1[8].carry_4/CI
    SLICE_X84Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.953 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.953    u_tdc/u_FineDelay/wCarryOutputs[35]
    SLICE_X84Y109                                                     r  u_tdc/u_FineDelay/genblk1[9].carry_4/CI
    SLICE_X84Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.053 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.053    u_tdc/u_FineDelay/wCarryOutputs[39]
    SLICE_X84Y110                                                     r  u_tdc/u_FineDelay/genblk1[10].carry_4/CI
    SLICE_X84Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.153 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.153    u_tdc/u_FineDelay/wCarryOutputs[43]
    SLICE_X84Y111                                                     r  u_tdc/u_FineDelay/genblk1[11].carry_4/CI
    SLICE_X84Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.253 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.253    u_tdc/u_FineDelay/wCarryOutputs[47]
    SLICE_X84Y112                                                     r  u_tdc/u_FineDelay/genblk1[12].carry_4/CI
    SLICE_X84Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.353 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.353    u_tdc/u_FineDelay/wCarryOutputs[51]
    SLICE_X84Y113                                                     r  u_tdc/u_FineDelay/genblk1[13].carry_4/CI
    SLICE_X84Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.453 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.453    u_tdc/u_FineDelay/wCarryOutputs[55]
    SLICE_X84Y114                                                     r  u_tdc/u_FineDelay/genblk1[14].carry_4/CI
    SLICE_X84Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.553 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.553    u_tdc/u_FineDelay/wCarryOutputs[59]
    SLICE_X84Y115                                                     r  u_tdc/u_FineDelay/genblk1[15].carry_4/CI
    SLICE_X84Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.653 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.653    u_tdc/u_FineDelay/wCarryOutputs[63]
    SLICE_X84Y116                                                     r  u_tdc/u_FineDelay/genblk1[16].carry_4/CI
    SLICE_X84Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.753 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.753    u_tdc/u_FineDelay/wCarryOutputs[67]
    SLICE_X84Y117                                                     r  u_tdc/u_FineDelay/genblk1[17].carry_4/CI
    SLICE_X84Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.853 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.853    u_tdc/u_FineDelay/wCarryOutputs[71]
    SLICE_X84Y118                                                     r  u_tdc/u_FineDelay/genblk1[18].carry_4/CI
    SLICE_X84Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.953 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.953    u_tdc/u_FineDelay/wCarryOutputs[75]
    SLICE_X84Y119                                                     r  u_tdc/u_FineDelay/genblk1[19].carry_4/CI
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.053 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.053    u_tdc/u_FineDelay/wCarryOutputs[79]
    SLICE_X84Y120                                                     r  u_tdc/u_FineDelay/genblk1[20].carry_4/CI
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.153 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.153    u_tdc/u_FineDelay/wCarryOutputs[83]
    SLICE_X84Y121                                                     r  u_tdc/u_FineDelay/genblk1[21].carry_4/CI
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.253 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.253    u_tdc/u_FineDelay/wCarryOutputs[87]
    SLICE_X84Y122                                                     r  u_tdc/u_FineDelay/genblk1[22].carry_4/CI
    SLICE_X84Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.353 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.353    u_tdc/u_FineDelay/wCarryOutputs[91]
    SLICE_X84Y123                                                     r  u_tdc/u_FineDelay/genblk1[23].carry_4/CI
    SLICE_X84Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.453 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.453    u_tdc/u_FineDelay/wCarryOutputs[95]
    SLICE_X84Y124                                                     r  u_tdc/u_FineDelay/genblk1[24].carry_4/CI
    SLICE_X84Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.553 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.008     6.561    u_tdc/u_FineDelay/wCarryOutputs[99]
    SLICE_X84Y125                                                     r  u_tdc/u_FineDelay/genblk1[25].carry_4/CI
    SLICE_X84Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.661 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.661    u_tdc/u_FineDelay/wCarryOutputs[103]
    SLICE_X84Y126                                                     r  u_tdc/u_FineDelay/genblk1[26].carry_4/CI
    SLICE_X84Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.761 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.761    u_tdc/u_FineDelay/wCarryOutputs[107]
    SLICE_X84Y127                                                     r  u_tdc/u_FineDelay/genblk1[27].carry_4/CI
    SLICE_X84Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.861 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.861    u_tdc/u_FineDelay/wCarryOutputs[111]
    SLICE_X84Y128                                                     r  u_tdc/u_FineDelay/genblk1[28].carry_4/CI
    SLICE_X84Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.961 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.961    u_tdc/u_FineDelay/wCarryOutputs[115]
    SLICE_X84Y129                                                     r  u_tdc/u_FineDelay/genblk1[29].carry_4/CI
    SLICE_X84Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.061 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.061    u_tdc/u_FineDelay/wCarryOutputs[119]
    SLICE_X84Y130                                                     r  u_tdc/u_FineDelay/genblk1[30].carry_4/CI
    SLICE_X84Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.161 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.161    u_tdc/u_FineDelay/wCarryOutputs[123]
    SLICE_X84Y131                                                     r  u_tdc/u_FineDelay/genblk1[31].carry_4/CI
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.261 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.261    u_tdc/u_FineDelay/wCarryOutputs[127]
    SLICE_X84Y132                                                     r  u_tdc/u_FineDelay/genblk1[32].carry_4/CI
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.361 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.361    u_tdc/u_FineDelay/wCarryOutputs[131]
    SLICE_X84Y133                                                     r  u_tdc/u_FineDelay/genblk1[33].carry_4/CI
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.461 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.461    u_tdc/u_FineDelay/wCarryOutputs[135]
    SLICE_X84Y134                                                     r  u_tdc/u_FineDelay/genblk1[34].carry_4/CI
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.561 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.561    u_tdc/u_FineDelay/wCarryOutputs[139]
    SLICE_X84Y135                                                     r  u_tdc/u_FineDelay/genblk1[35].carry_4/CI
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.661 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.661    u_tdc/u_FineDelay/wCarryOutputs[143]
    SLICE_X84Y136                                                     r  u_tdc/u_FineDelay/genblk1[36].carry_4/CI
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.761 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.761    u_tdc/u_FineDelay/wCarryOutputs[147]
    SLICE_X84Y137                                                     r  u_tdc/u_FineDelay/genblk1[37].carry_4/CI
    SLICE_X84Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.861 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.861    u_tdc/u_FineDelay/wCarryOutputs[151]
    SLICE_X84Y138                                                     r  u_tdc/u_FineDelay/genblk1[38].carry_4/CI
    SLICE_X84Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.961 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.961    u_tdc/u_FineDelay/wCarryOutputs[155]
    SLICE_X84Y139                                                     r  u_tdc/u_FineDelay/genblk1[39].carry_4/CI
    SLICE_X84Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.061 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.061    u_tdc/u_FineDelay/wCarryOutputs[159]
    SLICE_X84Y140                                                     r  u_tdc/u_FineDelay/genblk1[40].carry_4/CI
    SLICE_X84Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.161 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.161    u_tdc/u_FineDelay/wCarryOutputs[163]
    SLICE_X84Y141                                                     r  u_tdc/u_FineDelay/genblk1[41].carry_4/CI
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.261 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.261    u_tdc/u_FineDelay/wCarryOutputs[167]
    SLICE_X84Y142                                                     r  u_tdc/u_FineDelay/genblk1[42].carry_4/CI
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.361 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.361    u_tdc/u_FineDelay/wCarryOutputs[171]
    SLICE_X84Y143                                                     r  u_tdc/u_FineDelay/genblk1[43].carry_4/CI
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.461 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.461    u_tdc/u_FineDelay/wCarryOutputs[175]
    SLICE_X84Y144                                                     r  u_tdc/u_FineDelay/genblk1[44].carry_4/CI
    SLICE_X84Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.561 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.561    u_tdc/u_FineDelay/wCarryOutputs[179]
    SLICE_X84Y145                                                     r  u_tdc/u_FineDelay/genblk1[45].carry_4/CI
    SLICE_X84Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.661 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.661    u_tdc/u_FineDelay/wCarryOutputs[183]
    SLICE_X84Y146                                                     r  u_tdc/u_FineDelay/genblk1[46].carry_4/CI
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.761 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.761    u_tdc/u_FineDelay/wCarryOutputs[187]
    SLICE_X84Y147                                                     r  u_tdc/u_FineDelay/genblk1[47].carry_4/CI
    SLICE_X84Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.861 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.861    u_tdc/u_FineDelay/wCarryOutputs[191]
    SLICE_X84Y148                                                     r  u_tdc/u_FineDelay/genblk1[48].carry_4/CI
    SLICE_X84Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.961 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.961    u_tdc/u_FineDelay/wCarryOutputs[195]
    SLICE_X84Y149                                                     r  u_tdc/u_FineDelay/genblk1[49].carry_4/CI
    SLICE_X84Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.061 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.001     9.062    u_tdc/u_FineDelay/wCarryOutputs[199]
    SLICE_X84Y150                                                     r  u_tdc/u_FineDelay/genblk1[50].carry_4/CI
    SLICE_X84Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.162 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.162    u_tdc/u_FineDelay/wCarryOutputs[203]
    SLICE_X84Y151                                                     r  u_tdc/u_FineDelay/genblk1[51].carry_4/CI
    SLICE_X84Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.262 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.262    u_tdc/u_FineDelay/wCarryOutputs[207]
    SLICE_X84Y152                                                     r  u_tdc/u_FineDelay/genblk1[52].carry_4/CI
    SLICE_X84Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.362 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.362    u_tdc/u_FineDelay/wCarryOutputs[211]
    SLICE_X84Y153                                                     r  u_tdc/u_FineDelay/genblk1[53].carry_4/CI
    SLICE_X84Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.462 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.462    u_tdc/u_FineDelay/wCarryOutputs[215]
    SLICE_X84Y154                                                     r  u_tdc/u_FineDelay/genblk1[54].carry_4/CI
    SLICE_X84Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.562 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.562    u_tdc/u_FineDelay/wCarryOutputs[219]
    SLICE_X84Y155                                                     r  u_tdc/u_FineDelay/genblk1[55].carry_4/CI
    SLICE_X84Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.662 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.662    u_tdc/u_FineDelay/wCarryOutputs[223]
    SLICE_X84Y156                                                     r  u_tdc/u_FineDelay/genblk1[56].carry_4/CI
    SLICE_X84Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.762 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.762    u_tdc/u_FineDelay/wCarryOutputs[227]
    SLICE_X84Y157                                                     r  u_tdc/u_FineDelay/genblk1[57].carry_4/CI
    SLICE_X84Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.862 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.862    u_tdc/u_FineDelay/wCarryOutputs[231]
    SLICE_X84Y158                                                     r  u_tdc/u_FineDelay/genblk1[58].carry_4/CI
    SLICE_X84Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.962 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.962    u_tdc/u_FineDelay/wCarryOutputs[235]
    SLICE_X84Y159                                                     r  u_tdc/u_FineDelay/genblk1[59].carry_4/CI
    SLICE_X84Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.062 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.062    u_tdc/u_FineDelay/wCarryOutputs[239]
    SLICE_X84Y160                                                     r  u_tdc/u_FineDelay/genblk1[60].carry_4/CI
    SLICE_X84Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.162 r  u_tdc/u_FineDelay/genblk1[60].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.162    u_tdc/u_FineDelay/wCarryOutputs[243]
    SLICE_X84Y161                                                     r  u_tdc/u_FineDelay/genblk1[61].carry_4/CI
    SLICE_X84Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.262 r  u_tdc/u_FineDelay/genblk1[61].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.262    u_tdc/u_FineDelay/wCarryOutputs[247]
    SLICE_X84Y162                                                     r  u_tdc/u_FineDelay/genblk1[62].carry_4/CI
    SLICE_X84Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.362 r  u_tdc/u_FineDelay/genblk1[62].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.362    u_tdc/u_FineDelay/wCarryOutputs[251]
    SLICE_X84Y163                                                     r  u_tdc/u_FineDelay/genblk1[63].carry_4/CI
    SLICE_X84Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.462 r  u_tdc/u_FineDelay/genblk1[63].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.462    u_tdc/u_FineDelay/wCarryOutputs[255]
    SLICE_X84Y164                                                     r  u_tdc/u_FineDelay/genblk1[64].carry_4/CI
    SLICE_X84Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.562 r  u_tdc/u_FineDelay/genblk1[64].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.562    u_tdc/u_FineDelay/wCarryOutputs[259]
    SLICE_X84Y165                                                     r  u_tdc/u_FineDelay/genblk1[65].carry_4/CI
    SLICE_X84Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.662 r  u_tdc/u_FineDelay/genblk1[65].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.662    u_tdc/u_FineDelay/wCarryOutputs[263]
    SLICE_X84Y166                                                     r  u_tdc/u_FineDelay/genblk1[66].carry_4/CI
    SLICE_X84Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.762 r  u_tdc/u_FineDelay/genblk1[66].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.762    u_tdc/u_FineDelay/wCarryOutputs[267]
    SLICE_X84Y167                                                     r  u_tdc/u_FineDelay/genblk1[67].carry_4/CI
    SLICE_X84Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.862 r  u_tdc/u_FineDelay/genblk1[67].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.862    u_tdc/u_FineDelay/wCarryOutputs[271]
    SLICE_X84Y168                                                     r  u_tdc/u_FineDelay/genblk1[68].carry_4/CI
    SLICE_X84Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.962 r  u_tdc/u_FineDelay/genblk1[68].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.962    u_tdc/u_FineDelay/wCarryOutputs[275]
    SLICE_X84Y169                                                     r  u_tdc/u_FineDelay/genblk1[69].carry_4/CI
    SLICE_X84Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.062 r  u_tdc/u_FineDelay/genblk1[69].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.062    u_tdc/u_FineDelay/wCarryOutputs[279]
    SLICE_X84Y170                                                     r  u_tdc/u_FineDelay/genblk1[70].carry_4/CI
    SLICE_X84Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.162 r  u_tdc/u_FineDelay/genblk1[70].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.162    u_tdc/u_FineDelay/wCarryOutputs[283]
    SLICE_X84Y171                                                     r  u_tdc/u_FineDelay/genblk1[71].carry_4/CI
    SLICE_X84Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.262 r  u_tdc/u_FineDelay/genblk1[71].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.262    u_tdc/u_FineDelay/wCarryOutputs[287]
    SLICE_X84Y172                                                     r  u_tdc/u_FineDelay/genblk1[72].carry_4/CI
    SLICE_X84Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.362 r  u_tdc/u_FineDelay/genblk1[72].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.362    u_tdc/u_FineDelay/wCarryOutputs[291]
    SLICE_X84Y173                                                     r  u_tdc/u_FineDelay/genblk1[73].carry_4/CI
    SLICE_X84Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.462 r  u_tdc/u_FineDelay/genblk1[73].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.462    u_tdc/u_FineDelay/wCarryOutputs[295]
    SLICE_X84Y174                                                     r  u_tdc/u_FineDelay/genblk1[74].carry_4/CI
    SLICE_X84Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.562 r  u_tdc/u_FineDelay/genblk1[74].carry_4/CO[3]
                         net (fo=2, routed)           0.008    11.570    u_tdc/u_FineDelay/wCarryOutputs[299]
    SLICE_X84Y175                                                     r  u_tdc/u_FineDelay/genblk1[75].carry_4/CI
    SLICE_X84Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.670 r  u_tdc/u_FineDelay/genblk1[75].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.670    u_tdc/u_FineDelay/wCarryOutputs[303]
    SLICE_X84Y176                                                     r  u_tdc/u_FineDelay/genblk1[76].carry_4/CI
    SLICE_X84Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.770 r  u_tdc/u_FineDelay/genblk1[76].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.770    u_tdc/u_FineDelay/wCarryOutputs[307]
    SLICE_X84Y177                                                     r  u_tdc/u_FineDelay/genblk1[77].carry_4/CI
    SLICE_X84Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.870 r  u_tdc/u_FineDelay/genblk1[77].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.870    u_tdc/u_FineDelay/wCarryOutputs[311]
    SLICE_X84Y178                                                     r  u_tdc/u_FineDelay/genblk1[78].carry_4/CI
    SLICE_X84Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.970 r  u_tdc/u_FineDelay/genblk1[78].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.970    u_tdc/u_FineDelay/wCarryOutputs[315]
    SLICE_X84Y179                                                     r  u_tdc/u_FineDelay/genblk1[79].carry_4/CI
    SLICE_X84Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.070 r  u_tdc/u_FineDelay/genblk1[79].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.070    u_tdc/u_FineDelay/wCarryOutputs[319]
    SLICE_X84Y180                                                     r  u_tdc/u_FineDelay/genblk1[80].carry_4/CI
    SLICE_X84Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.170 r  u_tdc/u_FineDelay/genblk1[80].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.170    u_tdc/u_FineDelay/wCarryOutputs[323]
    SLICE_X84Y181                                                     r  u_tdc/u_FineDelay/genblk1[81].carry_4/CI
    SLICE_X84Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.270 r  u_tdc/u_FineDelay/genblk1[81].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.270    u_tdc/u_FineDelay/wCarryOutputs[327]
    SLICE_X84Y182                                                     r  u_tdc/u_FineDelay/genblk1[82].carry_4/CI
    SLICE_X84Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.370 r  u_tdc/u_FineDelay/genblk1[82].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.370    u_tdc/u_FineDelay/wCarryOutputs[331]
    SLICE_X84Y183                                                     r  u_tdc/u_FineDelay/genblk1[83].carry_4/CI
    SLICE_X84Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.470 r  u_tdc/u_FineDelay/genblk1[83].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.470    u_tdc/u_FineDelay/wCarryOutputs[335]
    SLICE_X84Y184                                                     r  u_tdc/u_FineDelay/genblk1[84].carry_4/CI
    SLICE_X84Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.570 r  u_tdc/u_FineDelay/genblk1[84].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.570    u_tdc/u_FineDelay/wCarryOutputs[339]
    SLICE_X84Y185                                                     r  u_tdc/u_FineDelay/genblk1[85].carry_4/CI
    SLICE_X84Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.670 r  u_tdc/u_FineDelay/genblk1[85].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.670    u_tdc/u_FineDelay/wCarryOutputs[343]
    SLICE_X84Y186                                                     r  u_tdc/u_FineDelay/genblk1[86].carry_4/CI
    SLICE_X84Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.770 r  u_tdc/u_FineDelay/genblk1[86].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.770    u_tdc/u_FineDelay/wCarryOutputs[347]
    SLICE_X84Y187                                                     r  u_tdc/u_FineDelay/genblk1[87].carry_4/CI
    SLICE_X84Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.870 r  u_tdc/u_FineDelay/genblk1[87].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.870    u_tdc/u_FineDelay/wCarryOutputs[351]
    SLICE_X84Y188                                                     r  u_tdc/u_FineDelay/genblk1[88].carry_4/CI
    SLICE_X84Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.970 r  u_tdc/u_FineDelay/genblk1[88].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.970    u_tdc/u_FineDelay/wCarryOutputs[355]
    SLICE_X84Y189                                                     r  u_tdc/u_FineDelay/genblk1[89].carry_4/CI
    SLICE_X84Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.070 r  u_tdc/u_FineDelay/genblk1[89].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.070    u_tdc/u_FineDelay/wCarryOutputs[359]
    SLICE_X84Y190                                                     r  u_tdc/u_FineDelay/genblk1[90].carry_4/CI
    SLICE_X84Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.170 r  u_tdc/u_FineDelay/genblk1[90].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.170    u_tdc/u_FineDelay/wCarryOutputs[363]
    SLICE_X84Y191                                                     r  u_tdc/u_FineDelay/genblk1[91].carry_4/CI
    SLICE_X84Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.270 r  u_tdc/u_FineDelay/genblk1[91].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.270    u_tdc/u_FineDelay/wCarryOutputs[367]
    SLICE_X84Y192                                                     r  u_tdc/u_FineDelay/genblk1[92].carry_4/CI
    SLICE_X84Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.370 r  u_tdc/u_FineDelay/genblk1[92].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.370    u_tdc/u_FineDelay/wCarryOutputs[371]
    SLICE_X84Y193                                                     r  u_tdc/u_FineDelay/genblk1[93].carry_4/CI
    SLICE_X84Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.470 r  u_tdc/u_FineDelay/genblk1[93].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.470    u_tdc/u_FineDelay/wCarryOutputs[375]
    SLICE_X84Y194                                                     r  u_tdc/u_FineDelay/genblk1[94].carry_4/CI
    SLICE_X84Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.570 r  u_tdc/u_FineDelay/genblk1[94].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.570    u_tdc/u_FineDelay/wCarryOutputs[379]
    SLICE_X84Y195                                                     r  u_tdc/u_FineDelay/genblk1[95].carry_4/CI
    SLICE_X84Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.670 r  u_tdc/u_FineDelay/genblk1[95].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.670    u_tdc/u_FineDelay/wCarryOutputs[383]
    SLICE_X84Y196                                                     r  u_tdc/u_FineDelay/genblk1[96].carry_4/CI
    SLICE_X84Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.770 r  u_tdc/u_FineDelay/genblk1[96].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.770    u_tdc/u_FineDelay/wCarryOutputs[387]
    SLICE_X84Y197                                                     r  u_tdc/u_FineDelay/genblk1[97].carry_4/CI
    SLICE_X84Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.870 r  u_tdc/u_FineDelay/genblk1[97].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.870    u_tdc/u_FineDelay/wCarryOutputs[391]
    SLICE_X84Y198                                                     r  u_tdc/u_FineDelay/genblk1[98].carry_4/CI
    SLICE_X84Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.970 r  u_tdc/u_FineDelay/genblk1[98].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.970    u_tdc/u_FineDelay/wCarryOutputs[395]
    SLICE_X84Y199                                                     r  u_tdc/u_FineDelay/genblk1[99].carry_4/CI
    SLICE_X84Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.070 r  u_tdc/u_FineDelay/genblk1[99].carry_4/CO[3]
                         net (fo=1, routed)           0.000    14.070    u_tdc/u_FineDelay/wCarryOutputs[399]
    SLICE_X84Y199        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[399].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        1.264    -2.194    u_tdc/u_FineDelay/clk
    SLICE_X84Y199        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[399].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[0].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.121ns  (logic 1.330ns (32.277%)  route 2.791ns (67.723%))
  Logic Levels:           2  (CARRY4=1 IBUFDS=1)
  Clock Path Skew:        -2.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.180ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                                                                f  IBUFDS_inst/IB
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=15, routed)          2.791     3.658    u_tdc/u_FineDelay/iHit
    SLICE_X84Y100                                                     r  u_tdc/u_FineDelay/carry_40/CYINIT
    SLICE_X84Y100        CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.463     4.121 r  u_tdc/u_FineDelay/carry_40/CO[0]
                         net (fo=1, routed)           0.000     4.121    u_tdc/u_FineDelay/wCarryOutputs[0]
    SLICE_X84Y100        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[0].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        1.278    -2.180    u_tdc/u_FineDelay/clk
    SLICE_X84Y100        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[0].Firstff/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[0].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.070ns  (logic 0.534ns (25.803%)  route 1.536ns (74.197%))
  Logic Levels:           2  (CARRY4=1 IBUFDS=1)
  Clock Path Skew:        -0.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                                                                r  IBUFDS_inst/I
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=15, routed)          1.536     1.897    u_tdc/u_FineDelay/iHit
    SLICE_X84Y100                                                     r  u_tdc/u_FineDelay/carry_40/CYINIT
    SLICE_X84Y100        CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.173     2.070 r  u_tdc/u_FineDelay/carry_40/CO[0]
                         net (fo=1, routed)           0.000     2.070    u_tdc/u_FineDelay/wCarryOutputs[0]
    SLICE_X84Y100        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[0].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        0.837    -0.466    u_tdc/u_FineDelay/clk
    SLICE_X84Y100        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[0].Firstff/C

Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[399].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        6.054ns  (logic 4.501ns (74.353%)  route 1.553ns (25.647%))
  Logic Levels:           101  (CARRY4=100 IBUFDS=1)
  Clock Path Skew:        -0.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.468ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                                                                r  IBUFDS_inst/I
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=15, routed)          1.536     1.897    u_tdc/u_FineDelay/iHit
    SLICE_X84Y100                                                     r  u_tdc/u_FineDelay/carry_40/CYINIT
    SLICE_X84Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.180     2.077 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     2.077    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X84Y101                                                     r  u_tdc/u_FineDelay/genblk1[1].carry_4/CI
    SLICE_X84Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.117 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     2.117    u_tdc/u_FineDelay/wCarryOutputs[7]
    SLICE_X84Y102                                                     r  u_tdc/u_FineDelay/genblk1[2].carry_4/CI
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.157 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     2.157    u_tdc/u_FineDelay/wCarryOutputs[11]
    SLICE_X84Y103                                                     r  u_tdc/u_FineDelay/genblk1[3].carry_4/CI
    SLICE_X84Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.197 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     2.197    u_tdc/u_FineDelay/wCarryOutputs[15]
    SLICE_X84Y104                                                     r  u_tdc/u_FineDelay/genblk1[4].carry_4/CI
    SLICE_X84Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.237 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     2.237    u_tdc/u_FineDelay/wCarryOutputs[19]
    SLICE_X84Y105                                                     r  u_tdc/u_FineDelay/genblk1[5].carry_4/CI
    SLICE_X84Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.277 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     2.277    u_tdc/u_FineDelay/wCarryOutputs[23]
    SLICE_X84Y106                                                     r  u_tdc/u_FineDelay/genblk1[6].carry_4/CI
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.317 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     2.317    u_tdc/u_FineDelay/wCarryOutputs[27]
    SLICE_X84Y107                                                     r  u_tdc/u_FineDelay/genblk1[7].carry_4/CI
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.357 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     2.357    u_tdc/u_FineDelay/wCarryOutputs[31]
    SLICE_X84Y108                                                     r  u_tdc/u_FineDelay/genblk1[8].carry_4/CI
    SLICE_X84Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.397 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     2.397    u_tdc/u_FineDelay/wCarryOutputs[35]
    SLICE_X84Y109                                                     r  u_tdc/u_FineDelay/genblk1[9].carry_4/CI
    SLICE_X84Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.437 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     2.437    u_tdc/u_FineDelay/wCarryOutputs[39]
    SLICE_X84Y110                                                     r  u_tdc/u_FineDelay/genblk1[10].carry_4/CI
    SLICE_X84Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.477 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     2.477    u_tdc/u_FineDelay/wCarryOutputs[43]
    SLICE_X84Y111                                                     r  u_tdc/u_FineDelay/genblk1[11].carry_4/CI
    SLICE_X84Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.517 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     2.517    u_tdc/u_FineDelay/wCarryOutputs[47]
    SLICE_X84Y112                                                     r  u_tdc/u_FineDelay/genblk1[12].carry_4/CI
    SLICE_X84Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.557 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     2.557    u_tdc/u_FineDelay/wCarryOutputs[51]
    SLICE_X84Y113                                                     r  u_tdc/u_FineDelay/genblk1[13].carry_4/CI
    SLICE_X84Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.597 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     2.597    u_tdc/u_FineDelay/wCarryOutputs[55]
    SLICE_X84Y114                                                     r  u_tdc/u_FineDelay/genblk1[14].carry_4/CI
    SLICE_X84Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.637 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     2.637    u_tdc/u_FineDelay/wCarryOutputs[59]
    SLICE_X84Y115                                                     r  u_tdc/u_FineDelay/genblk1[15].carry_4/CI
    SLICE_X84Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.677 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     2.677    u_tdc/u_FineDelay/wCarryOutputs[63]
    SLICE_X84Y116                                                     r  u_tdc/u_FineDelay/genblk1[16].carry_4/CI
    SLICE_X84Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.717 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     2.717    u_tdc/u_FineDelay/wCarryOutputs[67]
    SLICE_X84Y117                                                     r  u_tdc/u_FineDelay/genblk1[17].carry_4/CI
    SLICE_X84Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.757 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     2.757    u_tdc/u_FineDelay/wCarryOutputs[71]
    SLICE_X84Y118                                                     r  u_tdc/u_FineDelay/genblk1[18].carry_4/CI
    SLICE_X84Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.797 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     2.797    u_tdc/u_FineDelay/wCarryOutputs[75]
    SLICE_X84Y119                                                     r  u_tdc/u_FineDelay/genblk1[19].carry_4/CI
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.837 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     2.837    u_tdc/u_FineDelay/wCarryOutputs[79]
    SLICE_X84Y120                                                     r  u_tdc/u_FineDelay/genblk1[20].carry_4/CI
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.877 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     2.877    u_tdc/u_FineDelay/wCarryOutputs[83]
    SLICE_X84Y121                                                     r  u_tdc/u_FineDelay/genblk1[21].carry_4/CI
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.917 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     2.917    u_tdc/u_FineDelay/wCarryOutputs[87]
    SLICE_X84Y122                                                     r  u_tdc/u_FineDelay/genblk1[22].carry_4/CI
    SLICE_X84Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.957 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     2.957    u_tdc/u_FineDelay/wCarryOutputs[91]
    SLICE_X84Y123                                                     r  u_tdc/u_FineDelay/genblk1[23].carry_4/CI
    SLICE_X84Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.997 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     2.997    u_tdc/u_FineDelay/wCarryOutputs[95]
    SLICE_X84Y124                                                     r  u_tdc/u_FineDelay/genblk1[24].carry_4/CI
    SLICE_X84Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.037 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.008     3.045    u_tdc/u_FineDelay/wCarryOutputs[99]
    SLICE_X84Y125                                                     r  u_tdc/u_FineDelay/genblk1[25].carry_4/CI
    SLICE_X84Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.085 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.085    u_tdc/u_FineDelay/wCarryOutputs[103]
    SLICE_X84Y126                                                     r  u_tdc/u_FineDelay/genblk1[26].carry_4/CI
    SLICE_X84Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.125 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.125    u_tdc/u_FineDelay/wCarryOutputs[107]
    SLICE_X84Y127                                                     r  u_tdc/u_FineDelay/genblk1[27].carry_4/CI
    SLICE_X84Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.165 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.165    u_tdc/u_FineDelay/wCarryOutputs[111]
    SLICE_X84Y128                                                     r  u_tdc/u_FineDelay/genblk1[28].carry_4/CI
    SLICE_X84Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.205 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.205    u_tdc/u_FineDelay/wCarryOutputs[115]
    SLICE_X84Y129                                                     r  u_tdc/u_FineDelay/genblk1[29].carry_4/CI
    SLICE_X84Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.245 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.245    u_tdc/u_FineDelay/wCarryOutputs[119]
    SLICE_X84Y130                                                     r  u_tdc/u_FineDelay/genblk1[30].carry_4/CI
    SLICE_X84Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.285 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.285    u_tdc/u_FineDelay/wCarryOutputs[123]
    SLICE_X84Y131                                                     r  u_tdc/u_FineDelay/genblk1[31].carry_4/CI
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.325 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.325    u_tdc/u_FineDelay/wCarryOutputs[127]
    SLICE_X84Y132                                                     r  u_tdc/u_FineDelay/genblk1[32].carry_4/CI
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.365 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.365    u_tdc/u_FineDelay/wCarryOutputs[131]
    SLICE_X84Y133                                                     r  u_tdc/u_FineDelay/genblk1[33].carry_4/CI
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.405 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.405    u_tdc/u_FineDelay/wCarryOutputs[135]
    SLICE_X84Y134                                                     r  u_tdc/u_FineDelay/genblk1[34].carry_4/CI
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.445 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.445    u_tdc/u_FineDelay/wCarryOutputs[139]
    SLICE_X84Y135                                                     r  u_tdc/u_FineDelay/genblk1[35].carry_4/CI
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.485 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.485    u_tdc/u_FineDelay/wCarryOutputs[143]
    SLICE_X84Y136                                                     r  u_tdc/u_FineDelay/genblk1[36].carry_4/CI
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.525 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.525    u_tdc/u_FineDelay/wCarryOutputs[147]
    SLICE_X84Y137                                                     r  u_tdc/u_FineDelay/genblk1[37].carry_4/CI
    SLICE_X84Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.565 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.565    u_tdc/u_FineDelay/wCarryOutputs[151]
    SLICE_X84Y138                                                     r  u_tdc/u_FineDelay/genblk1[38].carry_4/CI
    SLICE_X84Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.605 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.605    u_tdc/u_FineDelay/wCarryOutputs[155]
    SLICE_X84Y139                                                     r  u_tdc/u_FineDelay/genblk1[39].carry_4/CI
    SLICE_X84Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.645 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.645    u_tdc/u_FineDelay/wCarryOutputs[159]
    SLICE_X84Y140                                                     r  u_tdc/u_FineDelay/genblk1[40].carry_4/CI
    SLICE_X84Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.685 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.685    u_tdc/u_FineDelay/wCarryOutputs[163]
    SLICE_X84Y141                                                     r  u_tdc/u_FineDelay/genblk1[41].carry_4/CI
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.725 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.725    u_tdc/u_FineDelay/wCarryOutputs[167]
    SLICE_X84Y142                                                     r  u_tdc/u_FineDelay/genblk1[42].carry_4/CI
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.765 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.765    u_tdc/u_FineDelay/wCarryOutputs[171]
    SLICE_X84Y143                                                     r  u_tdc/u_FineDelay/genblk1[43].carry_4/CI
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.805 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.805    u_tdc/u_FineDelay/wCarryOutputs[175]
    SLICE_X84Y144                                                     r  u_tdc/u_FineDelay/genblk1[44].carry_4/CI
    SLICE_X84Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.845 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.845    u_tdc/u_FineDelay/wCarryOutputs[179]
    SLICE_X84Y145                                                     r  u_tdc/u_FineDelay/genblk1[45].carry_4/CI
    SLICE_X84Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.885 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.885    u_tdc/u_FineDelay/wCarryOutputs[183]
    SLICE_X84Y146                                                     r  u_tdc/u_FineDelay/genblk1[46].carry_4/CI
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.925 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.925    u_tdc/u_FineDelay/wCarryOutputs[187]
    SLICE_X84Y147                                                     r  u_tdc/u_FineDelay/genblk1[47].carry_4/CI
    SLICE_X84Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.965 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.965    u_tdc/u_FineDelay/wCarryOutputs[191]
    SLICE_X84Y148                                                     r  u_tdc/u_FineDelay/genblk1[48].carry_4/CI
    SLICE_X84Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     4.005 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.005    u_tdc/u_FineDelay/wCarryOutputs[195]
    SLICE_X84Y149                                                     r  u_tdc/u_FineDelay/genblk1[49].carry_4/CI
    SLICE_X84Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     4.045 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.001     4.046    u_tdc/u_FineDelay/wCarryOutputs[199]
    SLICE_X84Y150                                                     r  u_tdc/u_FineDelay/genblk1[50].carry_4/CI
    SLICE_X84Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     4.086 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.086    u_tdc/u_FineDelay/wCarryOutputs[203]
    SLICE_X84Y151                                                     r  u_tdc/u_FineDelay/genblk1[51].carry_4/CI
    SLICE_X84Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     4.126 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.126    u_tdc/u_FineDelay/wCarryOutputs[207]
    SLICE_X84Y152                                                     r  u_tdc/u_FineDelay/genblk1[52].carry_4/CI
    SLICE_X84Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     4.166 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.166    u_tdc/u_FineDelay/wCarryOutputs[211]
    SLICE_X84Y153                                                     r  u_tdc/u_FineDelay/genblk1[53].carry_4/CI
    SLICE_X84Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     4.206 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.206    u_tdc/u_FineDelay/wCarryOutputs[215]
    SLICE_X84Y154                                                     r  u_tdc/u_FineDelay/genblk1[54].carry_4/CI
    SLICE_X84Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     4.246 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.246    u_tdc/u_FineDelay/wCarryOutputs[219]
    SLICE_X84Y155                                                     r  u_tdc/u_FineDelay/genblk1[55].carry_4/CI
    SLICE_X84Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     4.286 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.286    u_tdc/u_FineDelay/wCarryOutputs[223]
    SLICE_X84Y156                                                     r  u_tdc/u_FineDelay/genblk1[56].carry_4/CI
    SLICE_X84Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     4.326 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.326    u_tdc/u_FineDelay/wCarryOutputs[227]
    SLICE_X84Y157                                                     r  u_tdc/u_FineDelay/genblk1[57].carry_4/CI
    SLICE_X84Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     4.366 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.366    u_tdc/u_FineDelay/wCarryOutputs[231]
    SLICE_X84Y158                                                     r  u_tdc/u_FineDelay/genblk1[58].carry_4/CI
    SLICE_X84Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     4.406 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.406    u_tdc/u_FineDelay/wCarryOutputs[235]
    SLICE_X84Y159                                                     r  u_tdc/u_FineDelay/genblk1[59].carry_4/CI
    SLICE_X84Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     4.446 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.446    u_tdc/u_FineDelay/wCarryOutputs[239]
    SLICE_X84Y160                                                     r  u_tdc/u_FineDelay/genblk1[60].carry_4/CI
    SLICE_X84Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     4.486 r  u_tdc/u_FineDelay/genblk1[60].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.486    u_tdc/u_FineDelay/wCarryOutputs[243]
    SLICE_X84Y161                                                     r  u_tdc/u_FineDelay/genblk1[61].carry_4/CI
    SLICE_X84Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     4.526 r  u_tdc/u_FineDelay/genblk1[61].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.526    u_tdc/u_FineDelay/wCarryOutputs[247]
    SLICE_X84Y162                                                     r  u_tdc/u_FineDelay/genblk1[62].carry_4/CI
    SLICE_X84Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     4.566 r  u_tdc/u_FineDelay/genblk1[62].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.566    u_tdc/u_FineDelay/wCarryOutputs[251]
    SLICE_X84Y163                                                     r  u_tdc/u_FineDelay/genblk1[63].carry_4/CI
    SLICE_X84Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     4.606 r  u_tdc/u_FineDelay/genblk1[63].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.606    u_tdc/u_FineDelay/wCarryOutputs[255]
    SLICE_X84Y164                                                     r  u_tdc/u_FineDelay/genblk1[64].carry_4/CI
    SLICE_X84Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     4.646 r  u_tdc/u_FineDelay/genblk1[64].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.646    u_tdc/u_FineDelay/wCarryOutputs[259]
    SLICE_X84Y165                                                     r  u_tdc/u_FineDelay/genblk1[65].carry_4/CI
    SLICE_X84Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     4.686 r  u_tdc/u_FineDelay/genblk1[65].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.686    u_tdc/u_FineDelay/wCarryOutputs[263]
    SLICE_X84Y166                                                     r  u_tdc/u_FineDelay/genblk1[66].carry_4/CI
    SLICE_X84Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     4.726 r  u_tdc/u_FineDelay/genblk1[66].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.726    u_tdc/u_FineDelay/wCarryOutputs[267]
    SLICE_X84Y167                                                     r  u_tdc/u_FineDelay/genblk1[67].carry_4/CI
    SLICE_X84Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     4.766 r  u_tdc/u_FineDelay/genblk1[67].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.766    u_tdc/u_FineDelay/wCarryOutputs[271]
    SLICE_X84Y168                                                     r  u_tdc/u_FineDelay/genblk1[68].carry_4/CI
    SLICE_X84Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     4.806 r  u_tdc/u_FineDelay/genblk1[68].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.806    u_tdc/u_FineDelay/wCarryOutputs[275]
    SLICE_X84Y169                                                     r  u_tdc/u_FineDelay/genblk1[69].carry_4/CI
    SLICE_X84Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     4.846 r  u_tdc/u_FineDelay/genblk1[69].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.846    u_tdc/u_FineDelay/wCarryOutputs[279]
    SLICE_X84Y170                                                     r  u_tdc/u_FineDelay/genblk1[70].carry_4/CI
    SLICE_X84Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     4.886 r  u_tdc/u_FineDelay/genblk1[70].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.886    u_tdc/u_FineDelay/wCarryOutputs[283]
    SLICE_X84Y171                                                     r  u_tdc/u_FineDelay/genblk1[71].carry_4/CI
    SLICE_X84Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     4.926 r  u_tdc/u_FineDelay/genblk1[71].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.926    u_tdc/u_FineDelay/wCarryOutputs[287]
    SLICE_X84Y172                                                     r  u_tdc/u_FineDelay/genblk1[72].carry_4/CI
    SLICE_X84Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     4.966 r  u_tdc/u_FineDelay/genblk1[72].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.966    u_tdc/u_FineDelay/wCarryOutputs[291]
    SLICE_X84Y173                                                     r  u_tdc/u_FineDelay/genblk1[73].carry_4/CI
    SLICE_X84Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     5.006 r  u_tdc/u_FineDelay/genblk1[73].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.006    u_tdc/u_FineDelay/wCarryOutputs[295]
    SLICE_X84Y174                                                     r  u_tdc/u_FineDelay/genblk1[74].carry_4/CI
    SLICE_X84Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     5.046 r  u_tdc/u_FineDelay/genblk1[74].carry_4/CO[3]
                         net (fo=2, routed)           0.008     5.054    u_tdc/u_FineDelay/wCarryOutputs[299]
    SLICE_X84Y175                                                     r  u_tdc/u_FineDelay/genblk1[75].carry_4/CI
    SLICE_X84Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     5.094 r  u_tdc/u_FineDelay/genblk1[75].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.094    u_tdc/u_FineDelay/wCarryOutputs[303]
    SLICE_X84Y176                                                     r  u_tdc/u_FineDelay/genblk1[76].carry_4/CI
    SLICE_X84Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     5.134 r  u_tdc/u_FineDelay/genblk1[76].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.134    u_tdc/u_FineDelay/wCarryOutputs[307]
    SLICE_X84Y177                                                     r  u_tdc/u_FineDelay/genblk1[77].carry_4/CI
    SLICE_X84Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     5.174 r  u_tdc/u_FineDelay/genblk1[77].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.174    u_tdc/u_FineDelay/wCarryOutputs[311]
    SLICE_X84Y178                                                     r  u_tdc/u_FineDelay/genblk1[78].carry_4/CI
    SLICE_X84Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     5.214 r  u_tdc/u_FineDelay/genblk1[78].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.214    u_tdc/u_FineDelay/wCarryOutputs[315]
    SLICE_X84Y179                                                     r  u_tdc/u_FineDelay/genblk1[79].carry_4/CI
    SLICE_X84Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     5.254 r  u_tdc/u_FineDelay/genblk1[79].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.254    u_tdc/u_FineDelay/wCarryOutputs[319]
    SLICE_X84Y180                                                     r  u_tdc/u_FineDelay/genblk1[80].carry_4/CI
    SLICE_X84Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     5.294 r  u_tdc/u_FineDelay/genblk1[80].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.294    u_tdc/u_FineDelay/wCarryOutputs[323]
    SLICE_X84Y181                                                     r  u_tdc/u_FineDelay/genblk1[81].carry_4/CI
    SLICE_X84Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     5.334 r  u_tdc/u_FineDelay/genblk1[81].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.334    u_tdc/u_FineDelay/wCarryOutputs[327]
    SLICE_X84Y182                                                     r  u_tdc/u_FineDelay/genblk1[82].carry_4/CI
    SLICE_X84Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     5.374 r  u_tdc/u_FineDelay/genblk1[82].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.374    u_tdc/u_FineDelay/wCarryOutputs[331]
    SLICE_X84Y183                                                     r  u_tdc/u_FineDelay/genblk1[83].carry_4/CI
    SLICE_X84Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     5.414 r  u_tdc/u_FineDelay/genblk1[83].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.414    u_tdc/u_FineDelay/wCarryOutputs[335]
    SLICE_X84Y184                                                     r  u_tdc/u_FineDelay/genblk1[84].carry_4/CI
    SLICE_X84Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     5.454 r  u_tdc/u_FineDelay/genblk1[84].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.454    u_tdc/u_FineDelay/wCarryOutputs[339]
    SLICE_X84Y185                                                     r  u_tdc/u_FineDelay/genblk1[85].carry_4/CI
    SLICE_X84Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     5.494 r  u_tdc/u_FineDelay/genblk1[85].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.494    u_tdc/u_FineDelay/wCarryOutputs[343]
    SLICE_X84Y186                                                     r  u_tdc/u_FineDelay/genblk1[86].carry_4/CI
    SLICE_X84Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     5.534 r  u_tdc/u_FineDelay/genblk1[86].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.534    u_tdc/u_FineDelay/wCarryOutputs[347]
    SLICE_X84Y187                                                     r  u_tdc/u_FineDelay/genblk1[87].carry_4/CI
    SLICE_X84Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     5.574 r  u_tdc/u_FineDelay/genblk1[87].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.574    u_tdc/u_FineDelay/wCarryOutputs[351]
    SLICE_X84Y188                                                     r  u_tdc/u_FineDelay/genblk1[88].carry_4/CI
    SLICE_X84Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     5.614 r  u_tdc/u_FineDelay/genblk1[88].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.614    u_tdc/u_FineDelay/wCarryOutputs[355]
    SLICE_X84Y189                                                     r  u_tdc/u_FineDelay/genblk1[89].carry_4/CI
    SLICE_X84Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     5.654 r  u_tdc/u_FineDelay/genblk1[89].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.654    u_tdc/u_FineDelay/wCarryOutputs[359]
    SLICE_X84Y190                                                     r  u_tdc/u_FineDelay/genblk1[90].carry_4/CI
    SLICE_X84Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     5.694 r  u_tdc/u_FineDelay/genblk1[90].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.694    u_tdc/u_FineDelay/wCarryOutputs[363]
    SLICE_X84Y191                                                     r  u_tdc/u_FineDelay/genblk1[91].carry_4/CI
    SLICE_X84Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     5.734 r  u_tdc/u_FineDelay/genblk1[91].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.734    u_tdc/u_FineDelay/wCarryOutputs[367]
    SLICE_X84Y192                                                     r  u_tdc/u_FineDelay/genblk1[92].carry_4/CI
    SLICE_X84Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     5.774 r  u_tdc/u_FineDelay/genblk1[92].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.774    u_tdc/u_FineDelay/wCarryOutputs[371]
    SLICE_X84Y193                                                     r  u_tdc/u_FineDelay/genblk1[93].carry_4/CI
    SLICE_X84Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     5.814 r  u_tdc/u_FineDelay/genblk1[93].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.814    u_tdc/u_FineDelay/wCarryOutputs[375]
    SLICE_X84Y194                                                     r  u_tdc/u_FineDelay/genblk1[94].carry_4/CI
    SLICE_X84Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     5.854 r  u_tdc/u_FineDelay/genblk1[94].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.854    u_tdc/u_FineDelay/wCarryOutputs[379]
    SLICE_X84Y195                                                     r  u_tdc/u_FineDelay/genblk1[95].carry_4/CI
    SLICE_X84Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     5.894 r  u_tdc/u_FineDelay/genblk1[95].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.894    u_tdc/u_FineDelay/wCarryOutputs[383]
    SLICE_X84Y196                                                     r  u_tdc/u_FineDelay/genblk1[96].carry_4/CI
    SLICE_X84Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     5.934 r  u_tdc/u_FineDelay/genblk1[96].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.934    u_tdc/u_FineDelay/wCarryOutputs[387]
    SLICE_X84Y197                                                     r  u_tdc/u_FineDelay/genblk1[97].carry_4/CI
    SLICE_X84Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     5.974 r  u_tdc/u_FineDelay/genblk1[97].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.974    u_tdc/u_FineDelay/wCarryOutputs[391]
    SLICE_X84Y198                                                     r  u_tdc/u_FineDelay/genblk1[98].carry_4/CI
    SLICE_X84Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     6.014 r  u_tdc/u_FineDelay/genblk1[98].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.014    u_tdc/u_FineDelay/wCarryOutputs[395]
    SLICE_X84Y199                                                     r  u_tdc/u_FineDelay/genblk1[99].carry_4/CI
    SLICE_X84Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     6.054 r  u_tdc/u_FineDelay/genblk1[99].carry_4/CO[3]
                         net (fo=1, routed)           0.000     6.054    u_tdc/u_FineDelay/wCarryOutputs[399]
    SLICE_X84Y199        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[399].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                                                                r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/I
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2                                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1347, routed)        0.834    -0.468    u_tdc/u_FineDelay/clk
    SLICE_X84Y199        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[399].Firstff/C





