Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Jun 14 01:53:31 2018
| Host         : LAPTOP-NT4QGV78 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Motherboard_timing_summary_routed.rpt -pb Motherboard_timing_summary_routed.pb -rpx Motherboard_timing_summary_routed.rpx -warn_on_violation
| Design       : Motherboard
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 632 register/latch pins with no clock driven by root clock pin: clock/slow_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5632 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.455        0.000                      0                   33        0.233        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.455        0.000                      0                   33        0.233        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.455ns  (required time - arrival time)
  Source:                 clock/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 1.076ns (24.439%)  route 3.327ns (75.561%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.229    clock/CLK
    SLICE_X53Y98         FDCE                                         r  clock/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDCE (Prop_fdce_C_Q)         0.456     5.685 r  clock/counter_reg[15]/Q
                         net (fo=2, routed)           0.700     6.385    clock/counter[15]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124     6.509 r  clock/counter[31]_i_9/O
                         net (fo=1, routed)           0.446     6.955    clock/counter[31]_i_9_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.079 r  clock/counter[31]_i_7/O
                         net (fo=1, routed)           0.432     7.511    clock/counter[31]_i_7_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.635 r  clock/counter[31]_i_3/O
                         net (fo=1, routed)           0.549     8.184    clock/counter[31]_i_3_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.308 r  clock/counter[31]_i_2/O
                         net (fo=33, routed)          1.200     9.508    clock/counter[31]_i_2_n_0
    SLICE_X53Y100        LUT3 (Prop_lut3_I0_O)        0.124     9.632 r  clock/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     9.632    clock/counter_0[22]
    SLICE_X53Y100        FDCE                                         r  clock/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.489    14.911    clock/CLK
    SLICE_X53Y100        FDCE                                         r  clock/counter_reg[22]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X53Y100        FDCE (Setup_fdce_C_D)        0.031    15.087    clock/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -9.632    
  -------------------------------------------------------------------
                         slack                                  5.455    

Slack (MET) :             5.455ns  (required time - arrival time)
  Source:                 clock/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 1.076ns (24.450%)  route 3.325ns (75.550%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.229    clock/CLK
    SLICE_X53Y98         FDCE                                         r  clock/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDCE (Prop_fdce_C_Q)         0.456     5.685 r  clock/counter_reg[15]/Q
                         net (fo=2, routed)           0.700     6.385    clock/counter[15]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124     6.509 r  clock/counter[31]_i_9/O
                         net (fo=1, routed)           0.446     6.955    clock/counter[31]_i_9_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.079 r  clock/counter[31]_i_7/O
                         net (fo=1, routed)           0.432     7.511    clock/counter[31]_i_7_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.635 r  clock/counter[31]_i_3/O
                         net (fo=1, routed)           0.549     8.184    clock/counter[31]_i_3_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.308 r  clock/counter[31]_i_2/O
                         net (fo=33, routed)          1.198     9.506    clock/counter[31]_i_2_n_0
    SLICE_X53Y100        LUT3 (Prop_lut3_I0_O)        0.124     9.630 r  clock/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     9.630    clock/counter_0[19]
    SLICE_X53Y100        FDCE                                         r  clock/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.489    14.911    clock/CLK
    SLICE_X53Y100        FDCE                                         r  clock/counter_reg[19]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X53Y100        FDCE (Setup_fdce_C_D)        0.029    15.085    clock/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -9.630    
  -------------------------------------------------------------------
                         slack                                  5.455    

Slack (MET) :             5.471ns  (required time - arrival time)
  Source:                 clock/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.431ns  (logic 1.104ns (24.916%)  route 3.327ns (75.084%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.229    clock/CLK
    SLICE_X53Y98         FDCE                                         r  clock/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDCE (Prop_fdce_C_Q)         0.456     5.685 r  clock/counter_reg[15]/Q
                         net (fo=2, routed)           0.700     6.385    clock/counter[15]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124     6.509 r  clock/counter[31]_i_9/O
                         net (fo=1, routed)           0.446     6.955    clock/counter[31]_i_9_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.079 r  clock/counter[31]_i_7/O
                         net (fo=1, routed)           0.432     7.511    clock/counter[31]_i_7_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.635 r  clock/counter[31]_i_3/O
                         net (fo=1, routed)           0.549     8.184    clock/counter[31]_i_3_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.308 r  clock/counter[31]_i_2/O
                         net (fo=33, routed)          1.200     9.508    clock/counter[31]_i_2_n_0
    SLICE_X53Y100        LUT3 (Prop_lut3_I0_O)        0.152     9.660 r  clock/counter[30]_i_1/O
                         net (fo=1, routed)           0.000     9.660    clock/counter_0[30]
    SLICE_X53Y100        FDCE                                         r  clock/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.489    14.911    clock/CLK
    SLICE_X53Y100        FDCE                                         r  clock/counter_reg[30]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X53Y100        FDCE (Setup_fdce_C_D)        0.075    15.131    clock/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -9.660    
  -------------------------------------------------------------------
                         slack                                  5.471    

Slack (MET) :             5.473ns  (required time - arrival time)
  Source:                 clock/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 1.104ns (24.928%)  route 3.325ns (75.072%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.229    clock/CLK
    SLICE_X53Y98         FDCE                                         r  clock/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDCE (Prop_fdce_C_Q)         0.456     5.685 r  clock/counter_reg[15]/Q
                         net (fo=2, routed)           0.700     6.385    clock/counter[15]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124     6.509 r  clock/counter[31]_i_9/O
                         net (fo=1, routed)           0.446     6.955    clock/counter[31]_i_9_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.079 r  clock/counter[31]_i_7/O
                         net (fo=1, routed)           0.432     7.511    clock/counter[31]_i_7_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.635 r  clock/counter[31]_i_3/O
                         net (fo=1, routed)           0.549     8.184    clock/counter[31]_i_3_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.308 r  clock/counter[31]_i_2/O
                         net (fo=33, routed)          1.198     9.506    clock/counter[31]_i_2_n_0
    SLICE_X53Y100        LUT3 (Prop_lut3_I0_O)        0.152     9.658 r  clock/counter[25]_i_1/O
                         net (fo=1, routed)           0.000     9.658    clock/counter_0[25]
    SLICE_X53Y100        FDCE                                         r  clock/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.489    14.911    clock/CLK
    SLICE_X53Y100        FDCE                                         r  clock/counter_reg[25]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X53Y100        FDCE (Setup_fdce_C_D)        0.075    15.131    clock/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -9.658    
  -------------------------------------------------------------------
                         slack                                  5.473    

Slack (MET) :             5.585ns  (required time - arrival time)
  Source:                 clock/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 1.076ns (24.553%)  route 3.306ns (75.447%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.229    clock/CLK
    SLICE_X53Y98         FDCE                                         r  clock/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDCE (Prop_fdce_C_Q)         0.456     5.685 r  clock/counter_reg[15]/Q
                         net (fo=2, routed)           0.700     6.385    clock/counter[15]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124     6.509 r  clock/counter[31]_i_9/O
                         net (fo=1, routed)           0.446     6.955    clock/counter[31]_i_9_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.079 r  clock/counter[31]_i_7/O
                         net (fo=1, routed)           0.432     7.511    clock/counter[31]_i_7_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.635 r  clock/counter[31]_i_3/O
                         net (fo=1, routed)           0.549     8.184    clock/counter[31]_i_3_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.308 r  clock/counter[31]_i_2/O
                         net (fo=33, routed)          1.179     9.487    clock/counter[31]_i_2_n_0
    SLICE_X53Y95         LUT3 (Prop_lut3_I0_O)        0.124     9.611 r  clock/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     9.611    clock/counter_0[1]
    SLICE_X53Y95         FDCE                                         r  clock/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504    14.927    clock/CLK
    SLICE_X53Y95         FDCE                                         r  clock/counter_reg[1]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X53Y95         FDCE (Setup_fdce_C_D)        0.029    15.196    clock/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                  5.585    

Slack (MET) :             5.588ns  (required time - arrival time)
  Source:                 clock/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 1.076ns (24.559%)  route 3.305ns (75.441%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.229    clock/CLK
    SLICE_X53Y98         FDCE                                         r  clock/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDCE (Prop_fdce_C_Q)         0.456     5.685 r  clock/counter_reg[15]/Q
                         net (fo=2, routed)           0.700     6.385    clock/counter[15]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124     6.509 r  clock/counter[31]_i_9/O
                         net (fo=1, routed)           0.446     6.955    clock/counter[31]_i_9_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.079 r  clock/counter[31]_i_7/O
                         net (fo=1, routed)           0.432     7.511    clock/counter[31]_i_7_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.635 r  clock/counter[31]_i_3/O
                         net (fo=1, routed)           0.549     8.184    clock/counter[31]_i_3_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.308 r  clock/counter[31]_i_2/O
                         net (fo=33, routed)          1.178     9.486    clock/counter[31]_i_2_n_0
    SLICE_X53Y95         LUT3 (Prop_lut3_I0_O)        0.124     9.610 r  clock/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     9.610    clock/counter_0[2]
    SLICE_X53Y95         FDCE                                         r  clock/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504    14.927    clock/CLK
    SLICE_X53Y95         FDCE                                         r  clock/counter_reg[2]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X53Y95         FDCE (Setup_fdce_C_D)        0.031    15.198    clock/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                          -9.610    
  -------------------------------------------------------------------
                         slack                                  5.588    

Slack (MET) :             5.598ns  (required time - arrival time)
  Source:                 clock/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 1.076ns (24.624%)  route 3.294ns (75.376%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.229    clock/CLK
    SLICE_X53Y98         FDCE                                         r  clock/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDCE (Prop_fdce_C_Q)         0.456     5.685 r  clock/counter_reg[15]/Q
                         net (fo=2, routed)           0.700     6.385    clock/counter[15]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124     6.509 r  clock/counter[31]_i_9/O
                         net (fo=1, routed)           0.446     6.955    clock/counter[31]_i_9_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.079 r  clock/counter[31]_i_7/O
                         net (fo=1, routed)           0.432     7.511    clock/counter[31]_i_7_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.635 r  clock/counter[31]_i_3/O
                         net (fo=1, routed)           0.549     8.184    clock/counter[31]_i_3_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.308 r  clock/counter[31]_i_2/O
                         net (fo=33, routed)          1.167     9.474    clock/counter[31]_i_2_n_0
    SLICE_X53Y96         LUT3 (Prop_lut3_I0_O)        0.124     9.598 r  clock/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     9.598    clock/counter_0[4]
    SLICE_X53Y96         FDCE                                         r  clock/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504    14.927    clock/CLK
    SLICE_X53Y96         FDCE                                         r  clock/counter_reg[4]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X53Y96         FDCE (Setup_fdce_C_D)        0.029    15.196    clock/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -9.598    
  -------------------------------------------------------------------
                         slack                                  5.598    

Slack (MET) :             5.603ns  (required time - arrival time)
  Source:                 clock/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/slow_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 1.104ns (25.032%)  route 3.306ns (74.968%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.229    clock/CLK
    SLICE_X53Y98         FDCE                                         r  clock/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDCE (Prop_fdce_C_Q)         0.456     5.685 r  clock/counter_reg[15]/Q
                         net (fo=2, routed)           0.700     6.385    clock/counter[15]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124     6.509 r  clock/counter[31]_i_9/O
                         net (fo=1, routed)           0.446     6.955    clock/counter[31]_i_9_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.079 r  clock/counter[31]_i_7/O
                         net (fo=1, routed)           0.432     7.511    clock/counter[31]_i_7_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.635 r  clock/counter[31]_i_3/O
                         net (fo=1, routed)           0.549     8.184    clock/counter[31]_i_3_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.308 r  clock/counter[31]_i_2/O
                         net (fo=33, routed)          1.179     9.487    clock/counter[31]_i_2_n_0
    SLICE_X53Y95         LUT3 (Prop_lut3_I0_O)        0.152     9.639 r  clock/slow_clk_i_1/O
                         net (fo=1, routed)           0.000     9.639    clock/slow_clk_i_1_n_0
    SLICE_X53Y95         FDCE                                         r  clock/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504    14.927    clock/CLK
    SLICE_X53Y95         FDCE                                         r  clock/slow_clk_reg/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X53Y95         FDCE (Setup_fdce_C_D)        0.075    15.242    clock/slow_clk_reg
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                          -9.639    
  -------------------------------------------------------------------
                         slack                                  5.603    

Slack (MET) :             5.604ns  (required time - arrival time)
  Source:                 clock/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.409ns  (logic 1.104ns (25.038%)  route 3.305ns (74.962%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.229    clock/CLK
    SLICE_X53Y98         FDCE                                         r  clock/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDCE (Prop_fdce_C_Q)         0.456     5.685 r  clock/counter_reg[15]/Q
                         net (fo=2, routed)           0.700     6.385    clock/counter[15]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124     6.509 r  clock/counter[31]_i_9/O
                         net (fo=1, routed)           0.446     6.955    clock/counter[31]_i_9_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.079 r  clock/counter[31]_i_7/O
                         net (fo=1, routed)           0.432     7.511    clock/counter[31]_i_7_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.635 r  clock/counter[31]_i_3/O
                         net (fo=1, routed)           0.549     8.184    clock/counter[31]_i_3_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.308 r  clock/counter[31]_i_2/O
                         net (fo=33, routed)          1.178     9.486    clock/counter[31]_i_2_n_0
    SLICE_X53Y95         LUT3 (Prop_lut3_I0_O)        0.152     9.638 r  clock/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     9.638    clock/counter_0[3]
    SLICE_X53Y95         FDCE                                         r  clock/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504    14.927    clock/CLK
    SLICE_X53Y95         FDCE                                         r  clock/counter_reg[3]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X53Y95         FDCE (Setup_fdce_C_D)        0.075    15.242    clock/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                          -9.638    
  -------------------------------------------------------------------
                         slack                                  5.604    

Slack (MET) :             5.616ns  (required time - arrival time)
  Source:                 clock/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.398ns  (logic 1.104ns (25.104%)  route 3.294ns (74.896%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.229    clock/CLK
    SLICE_X53Y98         FDCE                                         r  clock/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDCE (Prop_fdce_C_Q)         0.456     5.685 r  clock/counter_reg[15]/Q
                         net (fo=2, routed)           0.700     6.385    clock/counter[15]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124     6.509 r  clock/counter[31]_i_9/O
                         net (fo=1, routed)           0.446     6.955    clock/counter[31]_i_9_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.079 r  clock/counter[31]_i_7/O
                         net (fo=1, routed)           0.432     7.511    clock/counter[31]_i_7_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.635 r  clock/counter[31]_i_3/O
                         net (fo=1, routed)           0.549     8.184    clock/counter[31]_i_3_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.308 r  clock/counter[31]_i_2/O
                         net (fo=33, routed)          1.167     9.474    clock/counter[31]_i_2_n_0
    SLICE_X53Y96         LUT3 (Prop_lut3_I0_O)        0.152     9.626 r  clock/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     9.626    clock/counter_0[5]
    SLICE_X53Y96         FDCE                                         r  clock/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504    14.927    clock/CLK
    SLICE_X53Y96         FDCE                                         r  clock/counter_reg[5]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X53Y96         FDCE (Setup_fdce_C_D)        0.075    15.242    clock/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                          -9.626    
  -------------------------------------------------------------------
                         slack                                  5.616    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 clock/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.187ns (30.890%)  route 0.418ns (69.110%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    clock/CLK
    SLICE_X53Y95         FDCE                                         r  clock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  clock/counter_reg[0]/Q
                         net (fo=34, routed)          0.418     2.043    clock/counter[0]
    SLICE_X53Y100        LUT3 (Prop_lut3_I1_O)        0.046     2.089 r  clock/counter[25]_i_1/O
                         net (fo=1, routed)           0.000     2.089    clock/counter_0[25]
    SLICE_X53Y100        FDCE                                         r  clock/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.994    clock/CLK
    SLICE_X53Y100        FDCE                                         r  clock/counter_reg[25]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X53Y100        FDCE (Hold_fdce_C_D)         0.107     1.855    clock/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 clock/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.186ns (30.776%)  route 0.418ns (69.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    clock/CLK
    SLICE_X53Y95         FDCE                                         r  clock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  clock/counter_reg[0]/Q
                         net (fo=34, routed)          0.418     2.043    clock/counter[0]
    SLICE_X53Y100        LUT3 (Prop_lut3_I1_O)        0.045     2.088 r  clock/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     2.088    clock/counter_0[19]
    SLICE_X53Y100        FDCE                                         r  clock/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.994    clock/CLK
    SLICE_X53Y100        FDCE                                         r  clock/counter_reg[19]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X53Y100        FDCE (Hold_fdce_C_D)         0.091     1.839    clock/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 clock/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.277ns (42.339%)  route 0.377ns (57.661%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.559     1.478    clock/CLK
    SLICE_X53Y100        FDCE                                         r  clock/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  clock/counter_reg[19]/Q
                         net (fo=2, routed)           0.168     1.788    clock/counter[19]
    SLICE_X53Y99         LUT5 (Prop_lut5_I3_O)        0.045     1.833 r  clock/counter[31]_i_5/O
                         net (fo=1, routed)           0.050     1.883    clock/counter[31]_i_5_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I5_O)        0.045     1.928 r  clock/counter[31]_i_2/O
                         net (fo=33, routed)          0.159     2.087    clock/counter[31]_i_2_n_0
    SLICE_X53Y99         LUT3 (Prop_lut3_I0_O)        0.046     2.133 r  clock/counter[28]_i_1/O
                         net (fo=1, routed)           0.000     2.133    clock/counter_0[28]
    SLICE_X53Y99         FDCE                                         r  clock/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.000    clock/CLK
    SLICE_X53Y99         FDCE                                         r  clock/counter_reg[28]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X53Y99         FDCE (Hold_fdce_C_D)         0.107     1.861    clock/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 clock/slow_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/slow_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.230ns (58.756%)  route 0.161ns (41.244%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    clock/CLK
    SLICE_X53Y95         FDCE                                         r  clock/slow_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDCE (Prop_fdce_C_Q)         0.128     1.611 r  clock/slow_clk_reg/Q
                         net (fo=2, routed)           0.161     1.773    clock/cpu_clk
    SLICE_X53Y95         LUT3 (Prop_lut3_I2_O)        0.102     1.875 r  clock/slow_clk_i_1/O
                         net (fo=1, routed)           0.000     1.875    clock/slow_clk_i_1_n_0
    SLICE_X53Y95         FDCE                                         r  clock/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    clock/CLK
    SLICE_X53Y95         FDCE                                         r  clock/slow_clk_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y95         FDCE (Hold_fdce_C_D)         0.107     1.590    clock/slow_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 clock/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.276ns (42.251%)  route 0.377ns (57.749%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.559     1.478    clock/CLK
    SLICE_X53Y100        FDCE                                         r  clock/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  clock/counter_reg[19]/Q
                         net (fo=2, routed)           0.168     1.788    clock/counter[19]
    SLICE_X53Y99         LUT5 (Prop_lut5_I3_O)        0.045     1.833 r  clock/counter[31]_i_5/O
                         net (fo=1, routed)           0.050     1.883    clock/counter[31]_i_5_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I5_O)        0.045     1.928 r  clock/counter[31]_i_2/O
                         net (fo=33, routed)          0.159     2.087    clock/counter[31]_i_2_n_0
    SLICE_X53Y99         LUT3 (Prop_lut3_I0_O)        0.045     2.132 r  clock/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     2.132    clock/counter_0[18]
    SLICE_X53Y99         FDCE                                         r  clock/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.000    clock/CLK
    SLICE_X53Y99         FDCE                                         r  clock/counter_reg[18]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X53Y99         FDCE (Hold_fdce_C_D)         0.091     1.845    clock/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 clock/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.183ns (26.975%)  route 0.495ns (73.025%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    clock/CLK
    SLICE_X53Y95         FDCE                                         r  clock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  clock/counter_reg[0]/Q
                         net (fo=34, routed)          0.495     2.120    clock/counter[0]
    SLICE_X53Y100        LUT3 (Prop_lut3_I1_O)        0.042     2.162 r  clock/counter[31]_i_1/O
                         net (fo=1, routed)           0.000     2.162    clock/counter_0[31]
    SLICE_X53Y100        FDCE                                         r  clock/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.994    clock/CLK
    SLICE_X53Y100        FDCE                                         r  clock/counter_reg[31]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X53Y100        FDCE (Hold_fdce_C_D)         0.107     1.855    clock/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 clock/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.184ns (26.808%)  route 0.502ns (73.192%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    clock/CLK
    SLICE_X53Y95         FDCE                                         r  clock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  clock/counter_reg[0]/Q
                         net (fo=34, routed)          0.502     2.127    clock/counter[0]
    SLICE_X53Y100        LUT3 (Prop_lut3_I1_O)        0.043     2.170 r  clock/counter[30]_i_1/O
                         net (fo=1, routed)           0.000     2.170    clock/counter_0[30]
    SLICE_X53Y100        FDCE                                         r  clock/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.994    clock/CLK
    SLICE_X53Y100        FDCE                                         r  clock/counter_reg[30]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X53Y100        FDCE (Hold_fdce_C_D)         0.107     1.855    clock/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 clock/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.516%)  route 0.241ns (56.484%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    clock/CLK
    SLICE_X53Y95         FDCE                                         r  clock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  clock/counter_reg[0]/Q
                         net (fo=34, routed)          0.241     1.866    clock/counter[0]
    SLICE_X53Y95         LUT3 (Prop_lut3_I1_O)        0.045     1.911 r  clock/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.911    clock/counter_0[3]
    SLICE_X53Y95         FDCE                                         r  clock/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    clock/CLK
    SLICE_X53Y95         FDCE                                         r  clock/counter_reg[3]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y95         FDCE (Hold_fdce_C_D)         0.107     1.590    clock/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 clock/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.186ns (27.296%)  route 0.495ns (72.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    clock/CLK
    SLICE_X53Y95         FDCE                                         r  clock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  clock/counter_reg[0]/Q
                         net (fo=34, routed)          0.495     2.120    clock/counter[0]
    SLICE_X53Y100        LUT3 (Prop_lut3_I1_O)        0.045     2.165 r  clock/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     2.165    clock/counter_0[24]
    SLICE_X53Y100        FDCE                                         r  clock/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.994    clock/CLK
    SLICE_X53Y100        FDCE                                         r  clock/counter_reg[24]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X53Y100        FDCE (Hold_fdce_C_D)         0.092     1.840    clock/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 clock/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.186ns (27.020%)  route 0.502ns (72.980%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    clock/CLK
    SLICE_X53Y95         FDCE                                         r  clock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  clock/counter_reg[0]/Q
                         net (fo=34, routed)          0.502     2.127    clock/counter[0]
    SLICE_X53Y100        LUT3 (Prop_lut3_I1_O)        0.045     2.172 r  clock/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     2.172    clock/counter_0[22]
    SLICE_X53Y100        FDCE                                         r  clock/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.994    clock/CLK
    SLICE_X53Y100        FDCE                                         r  clock/counter_reg[22]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X53Y100        FDCE (Hold_fdce_C_D)         0.092     1.840    clock/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.331    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100Mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk100Mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y95    clock/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y97    clock/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y97    clock/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y97    clock/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y97    clock/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y98    clock/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y98    clock/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y98    clock/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y98    clock/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y95    clock/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y100   clock/counter_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y95    clock/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y101   clock/counter_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y101   clock/counter_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y100   clock/counter_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y101   clock/counter_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y100   clock/counter_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y100   clock/counter_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y101   clock/counter_reg[26]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y95    clock/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y95    clock/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y97    clock/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y97    clock/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y97    clock/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y97    clock/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y98    clock/counter_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y98    clock/counter_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y98    clock/counter_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y98    clock/counter_reg[17]/C



