<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4933" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4933{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4933{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4933{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4933{left:190px;bottom:998px;}
#t5_4933{left:425px;bottom:998px;letter-spacing:-0.11px;}
#t6_4933{left:425px;bottom:976px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t7_4933{left:458px;bottom:976px;letter-spacing:-0.11px;}
#t8_4933{left:458px;bottom:959px;letter-spacing:-0.11px;}
#t9_4933{left:458px;bottom:943px;letter-spacing:-0.11px;}
#ta_4933{left:458px;bottom:926px;letter-spacing:-0.11px;}
#tb_4933{left:425px;bottom:906px;letter-spacing:-0.09px;word-spacing:-0.03px;}
#tc_4933{left:458px;bottom:906px;letter-spacing:-0.1px;}
#td_4933{left:425px;bottom:886px;letter-spacing:-0.11px;}
#te_4933{left:425px;bottom:869px;letter-spacing:-0.11px;}
#tf_4933{left:425px;bottom:852px;letter-spacing:-0.11px;}
#tg_4933{left:425px;bottom:836px;letter-spacing:-0.13px;}
#th_4933{left:425px;bottom:814px;letter-spacing:-0.11px;word-spacing:-0.28px;}
#ti_4933{left:425px;bottom:797px;letter-spacing:-0.11px;}
#tj_4933{left:425px;bottom:776px;letter-spacing:-0.12px;}
#tk_4933{left:425px;bottom:759px;letter-spacing:-0.1px;}
#tl_4933{left:190px;bottom:735px;letter-spacing:-0.1px;}
#tm_4933{left:425px;bottom:735px;letter-spacing:-0.13px;}
#tn_4933{left:190px;bottom:710px;}
#to_4933{left:425px;bottom:710px;letter-spacing:-0.12px;}
#tp_4933{left:425px;bottom:689px;letter-spacing:-0.06px;word-spacing:-0.03px;}
#tq_4933{left:458px;bottom:689px;letter-spacing:-0.12px;}
#tr_4933{left:425px;bottom:669px;letter-spacing:-0.06px;word-spacing:-0.03px;}
#ts_4933{left:458px;bottom:669px;letter-spacing:-0.12px;}
#tt_4933{left:190px;bottom:645px;letter-spacing:-0.1px;}
#tu_4933{left:425px;bottom:645px;letter-spacing:-0.13px;}
#tv_4933{left:190px;bottom:620px;letter-spacing:-0.16px;}
#tw_4933{left:425px;bottom:620px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tx_4933{left:425px;bottom:599px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#ty_4933{left:458px;bottom:599px;letter-spacing:-0.12px;}
#tz_4933{left:458px;bottom:582px;letter-spacing:-0.11px;}
#t10_4933{left:425px;bottom:562px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t11_4933{left:461px;bottom:562px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t12_4933{left:425px;bottom:542px;letter-spacing:-0.11px;}
#t13_4933{left:425px;bottom:518px;letter-spacing:-0.12px;}
#t14_4933{left:425px;bottom:496px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t15_4933{left:458px;bottom:496px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t16_4933{left:425px;bottom:477px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t17_4933{left:458px;bottom:477px;letter-spacing:-0.12px;}
#t18_4933{left:190px;bottom:452px;letter-spacing:-0.21px;}
#t19_4933{left:425px;bottom:452px;letter-spacing:-0.12px;}
#t1a_4933{left:425px;bottom:431px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1b_4933{left:458px;bottom:431px;letter-spacing:-0.12px;}
#t1c_4933{left:458px;bottom:414px;letter-spacing:-0.1px;}
#t1d_4933{left:425px;bottom:394px;letter-spacing:-0.1px;}
#t1e_4933{left:458px;bottom:394px;letter-spacing:-0.11px;}
#t1f_4933{left:425px;bottom:374px;letter-spacing:-0.12px;}
#t1g_4933{left:190px;bottom:350px;letter-spacing:-0.13px;}
#t1h_4933{left:425px;bottom:350px;letter-spacing:-0.13px;}
#t1i_4933{left:190px;bottom:325px;letter-spacing:-0.21px;}
#t1j_4933{left:425px;bottom:325px;letter-spacing:-0.12px;}
#t1k_4933{left:425px;bottom:304px;letter-spacing:-0.07px;word-spacing:-0.03px;}
#t1l_4933{left:458px;bottom:304px;letter-spacing:-0.12px;}
#t1m_4933{left:425px;bottom:284px;letter-spacing:-0.11px;}
#t1n_4933{left:190px;bottom:260px;letter-spacing:-0.13px;}
#t1o_4933{left:425px;bottom:260px;letter-spacing:-0.13px;}
#t1p_4933{left:190px;bottom:235px;letter-spacing:-0.21px;}
#t1q_4933{left:425px;bottom:235px;letter-spacing:-0.12px;}
#t1r_4933{left:425px;bottom:214px;letter-spacing:-0.12px;word-spacing:-0.58px;}
#t1s_4933{left:425px;bottom:197px;letter-spacing:-0.11px;}
#t1t_4933{left:425px;bottom:180px;letter-spacing:-0.11px;}
#t1u_4933{left:190px;bottom:156px;letter-spacing:-0.13px;}
#t1v_4933{left:425px;bottom:156px;letter-spacing:-0.13px;}
#t1w_4933{left:284px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t1x_4933{left:370px;bottom:1086px;letter-spacing:0.13px;}
#t1y_4933{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t1z_4933{left:102px;bottom:1046px;letter-spacing:-0.13px;}
#t20_4933{left:221px;bottom:1046px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t21_4933{left:590px;bottom:1063px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t22_4933{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t23_4933{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_4933{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4933{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4933{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4933{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4933{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4933" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4933Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4933" style="-webkit-user-select: none;"><object width="935" height="1210" data="4933/4933.svg" type="image/svg+xml" id="pdf4933" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4933" class="t s1_4933">Vol. 4 </span><span id="t2_4933" class="t s1_4933">2-411 </span>
<span id="t3_4933" class="t s2_4933">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4933" class="t s3_4933">3 </span><span id="t5_4933" class="t s3_4933">Automatic Thermal Control Circuit Enable (R/W) </span>
<span id="t6_4933" class="t s3_4933">1 = </span><span id="t7_4933" class="t s3_4933">Setting this bit enables the thermal control circuit (TCC) portion of </span>
<span id="t8_4933" class="t s3_4933">the Intel Thermal Monitor feature. This allows processor clocks to </span>
<span id="t9_4933" class="t s3_4933">be automatically modulated based on the processor's thermal </span>
<span id="ta_4933" class="t s3_4933">sensor operation. </span>
<span id="tb_4933" class="t s3_4933">0 = </span><span id="tc_4933" class="t s3_4933">Disabled (default). </span>
<span id="td_4933" class="t s3_4933">The automatic thermal control circuit enable bit determines if the </span>
<span id="te_4933" class="t s3_4933">thermal control circuit (TCC) will be activated when the processor's </span>
<span id="tf_4933" class="t s3_4933">internal thermal sensor determines the processor is about to exceed its </span>
<span id="tg_4933" class="t s3_4933">maximum operating temperature. </span>
<span id="th_4933" class="t s3_4933">When the TCC is activated and TM1 is enabled, the processors clocks will </span>
<span id="ti_4933" class="t s3_4933">be forced to a 50% duty cycle. BIOS must enable this feature. </span>
<span id="tj_4933" class="t s3_4933">The bit should not be confused with the on-demand thermal control </span>
<span id="tk_4933" class="t s3_4933">circuit enable bit. </span>
<span id="tl_4933" class="t s3_4933">6:4 </span><span id="tm_4933" class="t s3_4933">Reserved </span>
<span id="tn_4933" class="t s3_4933">7 </span><span id="to_4933" class="t s3_4933">Performance Monitoring Available (R) </span>
<span id="tp_4933" class="t s3_4933">1 = </span><span id="tq_4933" class="t s3_4933">Performance monitoring enabled. </span>
<span id="tr_4933" class="t s3_4933">0 = </span><span id="ts_4933" class="t s3_4933">Performance monitoring disabled. </span>
<span id="tt_4933" class="t s3_4933">9:8 </span><span id="tu_4933" class="t s3_4933">Reserved </span>
<span id="tv_4933" class="t s3_4933">10 </span><span id="tw_4933" class="t s3_4933">FERR# Multiplexing Enable (R/W) </span>
<span id="tx_4933" class="t s3_4933">1 = </span><span id="ty_4933" class="t s3_4933">FERR# asserted by the processor to indicate a pending break </span>
<span id="tz_4933" class="t s3_4933">event within the processor. </span>
<span id="t10_4933" class="t s3_4933">0 = </span><span id="t11_4933" class="t s3_4933">Indicates compatible FERR# signaling behavior. </span>
<span id="t12_4933" class="t s3_4933">This bit must be set to 1 to support XAPIC interrupt model usage. </span>
<span id="t13_4933" class="t s3_4933">Branch Trace Storage Unavailable (R/O) </span>
<span id="t14_4933" class="t s3_4933">1 = </span><span id="t15_4933" class="t s3_4933">Processor doesnâ€™t support branch trace storage (BTS) </span>
<span id="t16_4933" class="t s3_4933">0 = </span><span id="t17_4933" class="t s3_4933">BTS is supported </span>
<span id="t18_4933" class="t s3_4933">12 </span><span id="t19_4933" class="t s3_4933">Processor Event Based Sampling Unavailable (R/O) </span>
<span id="t1a_4933" class="t s3_4933">1 = </span><span id="t1b_4933" class="t s3_4933">Processor does not support processor event based sampling </span>
<span id="t1c_4933" class="t s3_4933">(PEBS); </span>
<span id="t1d_4933" class="t s3_4933">0 = </span><span id="t1e_4933" class="t s3_4933">PEBS is supported. </span>
<span id="t1f_4933" class="t s3_4933">The Pentium M processor does not support PEBS. </span>
<span id="t1g_4933" class="t s3_4933">15:13 </span><span id="t1h_4933" class="t s3_4933">Reserved </span>
<span id="t1i_4933" class="t s3_4933">16 </span><span id="t1j_4933" class="t s3_4933">Enhanced Intel SpeedStep Technology Enable (R/W) </span>
<span id="t1k_4933" class="t s3_4933">1 = </span><span id="t1l_4933" class="t s3_4933">Enhanced Intel SpeedStep Technology enabled. </span>
<span id="t1m_4933" class="t s3_4933">On the Pentium M processor, this bit may be configured to be read-only. </span>
<span id="t1n_4933" class="t s3_4933">22:17 </span><span id="t1o_4933" class="t s3_4933">Reserved </span>
<span id="t1p_4933" class="t s3_4933">23 </span><span id="t1q_4933" class="t s3_4933">xTPR Message Disable (R/W) </span>
<span id="t1r_4933" class="t s3_4933">When set to 1, xTPR messages are disabled. xTPR messages are optional </span>
<span id="t1s_4933" class="t s3_4933">messages that allow the processor to inform the chipset of its priority. </span>
<span id="t1t_4933" class="t s3_4933">The default is processor specific. </span>
<span id="t1u_4933" class="t s3_4933">63:24 </span><span id="t1v_4933" class="t s3_4933">Reserved </span>
<span id="t1w_4933" class="t s4_4933">Table 2-59. </span><span id="t1x_4933" class="t s4_4933">MSRs in Pentium M Processors (Contd.) </span>
<span id="t1y_4933" class="t s5_4933">Register </span>
<span id="t1z_4933" class="t s5_4933">Address </span><span id="t20_4933" class="t s5_4933">Register Name / Bit Fields </span>
<span id="t21_4933" class="t s5_4933">Bit Description </span>
<span id="t22_4933" class="t s5_4933">Hex </span><span id="t23_4933" class="t s5_4933">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
