Classic Timing Analyzer report for Timer
Wed Jul 20 15:31:18 2016
Quartus II Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                        ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------+-----------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                    ; To                    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------+-----------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.604 ns                                       ; Prescalar[0]            ; Prescaler:inst|acc[0] ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 19.154 ns                                      ; Counter:inst1|result[1] ; flag                  ; clock      ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 20.685 ns                                      ; inComparator[0]         ; flag                  ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.892 ns                                      ; Prescalar[2]            ; Prescaler:inst|acc[2] ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Prescaler:inst|acc[1]   ; Prescaler:inst|acc[1] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                         ;                       ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------+-----------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP1C12F324C8       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                   ;
+-------+------------------------------------------------+-------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                    ; To                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Prescaler:inst|acc[1]   ; Prescaler:inst|acc[1]   ; clock      ; clock    ; None                        ; None                      ; 2.550 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Prescaler:inst|acc[2]   ; Prescaler:inst|acc[1]   ; clock      ; clock    ; None                        ; None                      ; 2.421 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Prescaler:inst|acc[1]   ; Prescaler:inst|acc[2]   ; clock      ; clock    ; None                        ; None                      ; 2.284 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Counter:inst1|result[1] ; Counter:inst1|result[5] ; clock      ; clock    ; None                        ; None                      ; 2.278 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Counter:inst1|result[1] ; Counter:inst1|result[7] ; clock      ; clock    ; None                        ; None                      ; 2.278 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Counter:inst1|result[1] ; Counter:inst1|result[6] ; clock      ; clock    ; None                        ; None                      ; 2.278 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Prescaler:inst|acc[0]   ; Prescaler:inst|acc[1]   ; clock      ; clock    ; None                        ; None                      ; 2.239 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Counter:inst1|result[2] ; Counter:inst1|result[5] ; clock      ; clock    ; None                        ; None                      ; 2.188 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Counter:inst1|result[2] ; Counter:inst1|result[7] ; clock      ; clock    ; None                        ; None                      ; 2.188 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Counter:inst1|result[2] ; Counter:inst1|result[6] ; clock      ; clock    ; None                        ; None                      ; 2.188 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Prescaler:inst|acc[1]   ; Prescaler:inst|acc[0]   ; clock      ; clock    ; None                        ; None                      ; 2.182 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Prescaler:inst|acc[2]   ; Prescaler:inst|acc[2]   ; clock      ; clock    ; None                        ; None                      ; 2.155 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Counter:inst1|result[0] ; Counter:inst1|result[5] ; clock      ; clock    ; None                        ; None                      ; 2.138 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Counter:inst1|result[0] ; Counter:inst1|result[7] ; clock      ; clock    ; None                        ; None                      ; 2.138 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Counter:inst1|result[0] ; Counter:inst1|result[6] ; clock      ; clock    ; None                        ; None                      ; 2.138 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Counter:inst1|result[1] ; Counter:inst1|result[4] ; clock      ; clock    ; None                        ; None                      ; 2.063 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Counter:inst1|result[1] ; Counter:inst1|result[3] ; clock      ; clock    ; None                        ; None                      ; 1.983 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Prescaler:inst|acc[1]   ; Prescaler:inst|result   ; clock      ; clock    ; None                        ; None                      ; 1.980 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Prescaler:inst|acc[0]   ; Prescaler:inst|acc[2]   ; clock      ; clock    ; None                        ; None                      ; 1.973 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Counter:inst1|result[2] ; Counter:inst1|result[4] ; clock      ; clock    ; None                        ; None                      ; 1.971 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Counter:inst1|result[3] ; Counter:inst1|result[5] ; clock      ; clock    ; None                        ; None                      ; 1.969 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Counter:inst1|result[3] ; Counter:inst1|result[7] ; clock      ; clock    ; None                        ; None                      ; 1.969 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Counter:inst1|result[3] ; Counter:inst1|result[6] ; clock      ; clock    ; None                        ; None                      ; 1.969 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Counter:inst1|result[4] ; Counter:inst1|result[5] ; clock      ; clock    ; None                        ; None                      ; 1.935 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Counter:inst1|result[4] ; Counter:inst1|result[7] ; clock      ; clock    ; None                        ; None                      ; 1.935 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Counter:inst1|result[4] ; Counter:inst1|result[6] ; clock      ; clock    ; None                        ; None                      ; 1.935 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Counter:inst1|result[0] ; Counter:inst1|result[4] ; clock      ; clock    ; None                        ; None                      ; 1.921 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Counter:inst1|result[1] ; Counter:inst1|result[2] ; clock      ; clock    ; None                        ; None                      ; 1.903 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Counter:inst1|result[6] ; Counter:inst1|result[7] ; clock      ; clock    ; None                        ; None                      ; 1.896 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Counter:inst1|result[2] ; Counter:inst1|result[3] ; clock      ; clock    ; None                        ; None                      ; 1.891 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Prescaler:inst|acc[0]   ; Prescaler:inst|acc[0]   ; clock      ; clock    ; None                        ; None                      ; 1.879 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Prescaler:inst|acc[2]   ; Prescaler:inst|result   ; clock      ; clock    ; None                        ; None                      ; 1.851 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Prescaler:inst|acc[2]   ; Prescaler:inst|acc[0]   ; clock      ; clock    ; None                        ; None                      ; 1.846 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Counter:inst1|result[0] ; Counter:inst1|result[3] ; clock      ; clock    ; None                        ; None                      ; 1.841 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Counter:inst1|result[5] ; Counter:inst1|result[7] ; clock      ; clock    ; None                        ; None                      ; 1.832 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Counter:inst1|result[0] ; Counter:inst1|result[2] ; clock      ; clock    ; None                        ; None                      ; 1.761 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Counter:inst1|result[5] ; Counter:inst1|result[6] ; clock      ; clock    ; None                        ; None                      ; 1.752 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Counter:inst1|result[3] ; Counter:inst1|result[4] ; clock      ; clock    ; None                        ; None                      ; 1.748 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Prescaler:inst|acc[0]   ; Prescaler:inst|result   ; clock      ; clock    ; None                        ; None                      ; 1.669 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Counter:inst1|result[1] ; Counter:inst1|result[1] ; clock      ; clock    ; None                        ; None                      ; 1.279 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Counter:inst1|result[6] ; Counter:inst1|result[6] ; clock      ; clock    ; None                        ; None                      ; 1.272 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Counter:inst1|result[2] ; Counter:inst1|result[2] ; clock      ; clock    ; None                        ; None                      ; 1.267 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Counter:inst1|result[7] ; Counter:inst1|result[7] ; clock      ; clock    ; None                        ; None                      ; 1.266 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Counter:inst1|result[0] ; Counter:inst1|result[1] ; clock      ; clock    ; None                        ; None                      ; 1.149 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Counter:inst1|result[5] ; Counter:inst1|result[5] ; clock      ; clock    ; None                        ; None                      ; 1.140 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Counter:inst1|result[3] ; Counter:inst1|result[3] ; clock      ; clock    ; None                        ; None                      ; 1.136 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Counter:inst1|result[4] ; Counter:inst1|result[4] ; clock      ; clock    ; None                        ; None                      ; 1.120 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Counter:inst1|result[0] ; Counter:inst1|result[0] ; clock      ; clock    ; None                        ; None                      ; 0.867 ns                ;
+-------+------------------------------------------------+-------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------+
; tsu                                                                                 ;
+-------+--------------+------------+--------------+-----------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From         ; To                    ; To Clock ;
+-------+--------------+------------+--------------+-----------------------+----------+
; N/A   ; None         ; 5.604 ns   ; Prescalar[0] ; Prescaler:inst|acc[0] ; clock    ;
; N/A   ; None         ; 5.603 ns   ; Prescalar[0] ; Prescaler:inst|acc[2] ; clock    ;
; N/A   ; None         ; 5.409 ns   ; Prescalar[0] ; Prescaler:inst|acc[1] ; clock    ;
; N/A   ; None         ; 4.869 ns   ; Prescalar[0] ; Prescaler:inst|result ; clock    ;
; N/A   ; None         ; 4.868 ns   ; Prescalar[1] ; Prescaler:inst|acc[0] ; clock    ;
; N/A   ; None         ; 4.867 ns   ; Prescalar[1] ; Prescaler:inst|acc[2] ; clock    ;
; N/A   ; None         ; 4.701 ns   ; Prescalar[2] ; Prescaler:inst|acc[1] ; clock    ;
; N/A   ; None         ; 4.673 ns   ; Prescalar[1] ; Prescaler:inst|acc[1] ; clock    ;
; N/A   ; None         ; 4.133 ns   ; Prescalar[1] ; Prescaler:inst|result ; clock    ;
; N/A   ; None         ; 4.114 ns   ; Prescalar[2] ; Prescaler:inst|result ; clock    ;
; N/A   ; None         ; 4.112 ns   ; Prescalar[2] ; Prescaler:inst|acc[0] ; clock    ;
; N/A   ; None         ; 3.944 ns   ; Prescalar[2] ; Prescaler:inst|acc[2] ; clock    ;
+-------+--------------+------------+--------------+-----------------------+----------+


+---------------------------------------------------------------------------------+
; tco                                                                             ;
+-------+--------------+------------+-------------------------+------+------------+
; Slack ; Required tco ; Actual tco ; From                    ; To   ; From Clock ;
+-------+--------------+------------+-------------------------+------+------------+
; N/A   ; None         ; 19.154 ns  ; Counter:inst1|result[1] ; flag ; clock      ;
; N/A   ; None         ; 19.009 ns  ; Counter:inst1|result[0] ; flag ; clock      ;
; N/A   ; None         ; 18.833 ns  ; Counter:inst1|result[4] ; flag ; clock      ;
; N/A   ; None         ; 18.790 ns  ; Counter:inst1|result[7] ; flag ; clock      ;
; N/A   ; None         ; 18.717 ns  ; Counter:inst1|result[6] ; flag ; clock      ;
; N/A   ; None         ; 18.547 ns  ; Counter:inst1|result[5] ; flag ; clock      ;
; N/A   ; None         ; 18.505 ns  ; Counter:inst1|result[2] ; flag ; clock      ;
; N/A   ; None         ; 18.480 ns  ; Counter:inst1|result[3] ; flag ; clock      ;
+-------+--------------+------------+-------------------------+------+------------+


+----------------------------------------------------------------------+
; tpd                                                                  ;
+-------+-------------------+-----------------+-----------------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From            ; To   ;
+-------+-------------------+-----------------+-----------------+------+
; N/A   ; None              ; 20.685 ns       ; inComparator[0] ; flag ;
; N/A   ; None              ; 15.687 ns       ; inComparator[5] ; flag ;
; N/A   ; None              ; 15.387 ns       ; inComparator[4] ; flag ;
; N/A   ; None              ; 15.187 ns       ; inComparator[1] ; flag ;
; N/A   ; None              ; 14.814 ns       ; inComparator[3] ; flag ;
; N/A   ; None              ; 14.613 ns       ; inComparator[2] ; flag ;
; N/A   ; None              ; 14.523 ns       ; inComparator[6] ; flag ;
; N/A   ; None              ; 14.375 ns       ; inComparator[7] ; flag ;
+-------+-------------------+-----------------+-----------------+------+


+-------------------------------------------------------------------------------------------+
; th                                                                                        ;
+---------------+-------------+-----------+--------------+-----------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From         ; To                    ; To Clock ;
+---------------+-------------+-----------+--------------+-----------------------+----------+
; N/A           ; None        ; -3.892 ns ; Prescalar[2] ; Prescaler:inst|acc[2] ; clock    ;
; N/A           ; None        ; -4.060 ns ; Prescalar[2] ; Prescaler:inst|acc[0] ; clock    ;
; N/A           ; None        ; -4.062 ns ; Prescalar[2] ; Prescaler:inst|result ; clock    ;
; N/A           ; None        ; -4.081 ns ; Prescalar[1] ; Prescaler:inst|result ; clock    ;
; N/A           ; None        ; -4.621 ns ; Prescalar[1] ; Prescaler:inst|acc[1] ; clock    ;
; N/A           ; None        ; -4.649 ns ; Prescalar[2] ; Prescaler:inst|acc[1] ; clock    ;
; N/A           ; None        ; -4.815 ns ; Prescalar[1] ; Prescaler:inst|acc[2] ; clock    ;
; N/A           ; None        ; -4.816 ns ; Prescalar[1] ; Prescaler:inst|acc[0] ; clock    ;
; N/A           ; None        ; -4.817 ns ; Prescalar[0] ; Prescaler:inst|result ; clock    ;
; N/A           ; None        ; -5.357 ns ; Prescalar[0] ; Prescaler:inst|acc[1] ; clock    ;
; N/A           ; None        ; -5.551 ns ; Prescalar[0] ; Prescaler:inst|acc[2] ; clock    ;
; N/A           ; None        ; -5.552 ns ; Prescalar[0] ; Prescaler:inst|acc[0] ; clock    ;
+---------------+-------------+-----------+--------------+-----------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Jul 20 15:31:18 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Timer -c Timer --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Prescaler:inst|result" as buffer
Info: Clock "clock" Internal fmax is restricted to 275.03 MHz between source register "Prescaler:inst|acc[1]" and destination register "Prescaler:inst|acc[1]"
    Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.550 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y18_N4; Fanout = 3; REG Node = 'Prescaler:inst|acc[1]'
            Info: 2: + IC(0.515 ns) + CELL(0.442 ns) = 0.957 ns; Loc. = LC_X1_Y18_N5; Fanout = 4; COMB Node = 'Prescaler:inst|Add0~0'
            Info: 3: + IC(0.416 ns) + CELL(0.442 ns) = 1.815 ns; Loc. = LC_X1_Y18_N1; Fanout = 1; COMB Node = 'Prescaler:inst|Equal0~1'
            Info: 4: + IC(0.426 ns) + CELL(0.309 ns) = 2.550 ns; Loc. = LC_X1_Y18_N4; Fanout = 3; REG Node = 'Prescaler:inst|acc[1]'
            Info: Total cell delay = 1.193 ns ( 46.78 % )
            Info: Total interconnect delay = 1.357 ns ( 53.22 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clock" to destination register is 3.246 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J4; Fanout = 4; CLK Node = 'clock'
                Info: 2: + IC(1.066 ns) + CELL(0.711 ns) = 3.246 ns; Loc. = LC_X1_Y18_N4; Fanout = 3; REG Node = 'Prescaler:inst|acc[1]'
                Info: Total cell delay = 2.180 ns ( 67.16 % )
                Info: Total interconnect delay = 1.066 ns ( 32.84 % )
            Info: - Longest clock path from clock "clock" to source register is 3.246 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J4; Fanout = 4; CLK Node = 'clock'
                Info: 2: + IC(1.066 ns) + CELL(0.711 ns) = 3.246 ns; Loc. = LC_X1_Y18_N4; Fanout = 3; REG Node = 'Prescaler:inst|acc[1]'
                Info: Total cell delay = 2.180 ns ( 67.16 % )
                Info: Total interconnect delay = 1.066 ns ( 32.84 % )
        Info: + Micro clock to output delay of source is 0.224 ns
        Info: + Micro setup delay of destination is 0.037 ns
Info: tsu for register "Prescaler:inst|acc[0]" (data pin = "Prescalar[0]", clock pin = "clock") is 5.604 ns
    Info: + Longest pin to register delay is 8.813 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_E3; Fanout = 1; PIN Node = 'Prescalar[0]'
        Info: 2: + IC(5.528 ns) + CELL(0.590 ns) = 7.587 ns; Loc. = LC_X1_Y18_N0; Fanout = 4; COMB Node = 'Prescaler:inst|Equal0~0'
        Info: 3: + IC(0.748 ns) + CELL(0.478 ns) = 8.813 ns; Loc. = LC_X1_Y18_N6; Fanout = 4; REG Node = 'Prescaler:inst|acc[0]'
        Info: Total cell delay = 2.537 ns ( 28.79 % )
        Info: Total interconnect delay = 6.276 ns ( 71.21 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "clock" to destination register is 3.246 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J4; Fanout = 4; CLK Node = 'clock'
        Info: 2: + IC(1.066 ns) + CELL(0.711 ns) = 3.246 ns; Loc. = LC_X1_Y18_N6; Fanout = 4; REG Node = 'Prescaler:inst|acc[0]'
        Info: Total cell delay = 2.180 ns ( 67.16 % )
        Info: Total interconnect delay = 1.066 ns ( 32.84 % )
Info: tco from clock "clock" to destination pin "flag" through register "Counter:inst1|result[1]" is 19.154 ns
    Info: + Longest clock path from clock "clock" to source register is 9.350 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J4; Fanout = 4; CLK Node = 'clock'
        Info: 2: + IC(1.066 ns) + CELL(0.935 ns) = 3.470 ns; Loc. = LC_X1_Y18_N1; Fanout = 8; REG Node = 'Prescaler:inst|result'
        Info: 3: + IC(5.169 ns) + CELL(0.711 ns) = 9.350 ns; Loc. = LC_X2_Y17_N1; Fanout = 4; REG Node = 'Counter:inst1|result[1]'
        Info: Total cell delay = 3.115 ns ( 33.32 % )
        Info: Total interconnect delay = 6.235 ns ( 66.68 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 9.580 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y17_N1; Fanout = 4; REG Node = 'Counter:inst1|result[1]'
        Info: 2: + IC(0.544 ns) + CELL(0.590 ns) = 1.134 ns; Loc. = LC_X2_Y17_N9; Fanout = 1; COMB Node = 'Comparator:inst2|Equal0~0'
        Info: 3: + IC(2.086 ns) + CELL(0.442 ns) = 3.662 ns; Loc. = LC_X3_Y7_N4; Fanout = 1; COMB Node = 'Comparator:inst2|Equal0~4'
        Info: 4: + IC(3.810 ns) + CELL(2.108 ns) = 9.580 ns; Loc. = PIN_V10; Fanout = 0; PIN Node = 'flag'
        Info: Total cell delay = 3.140 ns ( 32.78 % )
        Info: Total interconnect delay = 6.440 ns ( 67.22 % )
Info: Longest tpd from source pin "inComparator[0]" to destination pin "flag" is 20.685 ns
    Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_N13; Fanout = 1; PIN Node = 'inComparator[0]'
    Info: 2: + IC(10.656 ns) + CELL(0.114 ns) = 12.239 ns; Loc. = LC_X2_Y17_N9; Fanout = 1; COMB Node = 'Comparator:inst2|Equal0~0'
    Info: 3: + IC(2.086 ns) + CELL(0.442 ns) = 14.767 ns; Loc. = LC_X3_Y7_N4; Fanout = 1; COMB Node = 'Comparator:inst2|Equal0~4'
    Info: 4: + IC(3.810 ns) + CELL(2.108 ns) = 20.685 ns; Loc. = PIN_V10; Fanout = 0; PIN Node = 'flag'
    Info: Total cell delay = 4.133 ns ( 19.98 % )
    Info: Total interconnect delay = 16.552 ns ( 80.02 % )
Info: th for register "Prescaler:inst|acc[2]" (data pin = "Prescalar[2]", clock pin = "clock") is -3.892 ns
    Info: + Longest clock path from clock "clock" to destination register is 3.246 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J4; Fanout = 4; CLK Node = 'clock'
        Info: 2: + IC(1.066 ns) + CELL(0.711 ns) = 3.246 ns; Loc. = LC_X1_Y18_N7; Fanout = 1; REG Node = 'Prescaler:inst|acc[2]'
        Info: Total cell delay = 2.180 ns ( 67.16 % )
        Info: Total interconnect delay = 1.066 ns ( 32.84 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 7.153 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_H6; Fanout = 4; PIN Node = 'Prescalar[2]'
        Info: 2: + IC(5.077 ns) + CELL(0.607 ns) = 7.153 ns; Loc. = LC_X1_Y18_N7; Fanout = 1; REG Node = 'Prescaler:inst|acc[2]'
        Info: Total cell delay = 2.076 ns ( 29.02 % )
        Info: Total interconnect delay = 5.077 ns ( 70.98 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 163 megabytes
    Info: Processing ended: Wed Jul 20 15:31:18 2016
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


