; ModuleID = '../../gpu/command_buffer/common/capabilities.cc'
source_filename = "../../gpu/command_buffer/common/capabilities.cc"
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

module asm ".symver exp, exp@GLIBC_2.2.5"
module asm ".symver exp2, exp2@GLIBC_2.2.5"
module asm ".symver exp2f, exp2f@GLIBC_2.2.5"
module asm ".symver expf, expf@GLIBC_2.2.5"
module asm ".symver lgamma, lgamma@GLIBC_2.2.5"
module asm ".symver lgammaf, lgammaf@GLIBC_2.2.5"
module asm ".symver lgammal, lgammal@GLIBC_2.2.5"
module asm ".symver log, log@GLIBC_2.2.5"
module asm ".symver log2, log2@GLIBC_2.2.5"
module asm ".symver log2f, log2f@GLIBC_2.2.5"
module asm ".symver logf, logf@GLIBC_2.2.5"
module asm ".symver pow, pow@GLIBC_2.2.5"
module asm ".symver powf, powf@GLIBC_2.2.5"

%"struct.gpu::Capabilities::PerStagePrecisions" = type { %"struct.gpu::Capabilities::ShaderPrecision", %"struct.gpu::Capabilities::ShaderPrecision", %"struct.gpu::Capabilities::ShaderPrecision", %"struct.gpu::Capabilities::ShaderPrecision", %"struct.gpu::Capabilities::ShaderPrecision", %"struct.gpu::Capabilities::ShaderPrecision" }
%"struct.gpu::Capabilities::ShaderPrecision" = type { i32, i32, i32 }
%"struct.gpu::Capabilities" = type { %"struct.gpu::Capabilities::PerStagePrecisions", %"struct.gpu::Capabilities::PerStagePrecisions", i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i64, i32, i64, i32, i32, i64, i32, i32, i32, i32, i32, i32, i32, i64, float, i32, i32, i32, i64, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32, i32, i8, %"struct.gpu::GpuMemoryBufferFormatSet", %"class.std::__1::vector" }
%"struct.gpu::GpuMemoryBufferFormatSet" = type { i32 }
%"class.std::__1::vector" = type { %"class.std::__1::__vector_base" }
%"class.std::__1::__vector_base" = type { %"struct.gfx::BufferUsageAndFormat"*, %"struct.gfx::BufferUsageAndFormat"*, %"class.std::__1::__compressed_pair" }
%"struct.gfx::BufferUsageAndFormat" = type { i32, i32 }
%"class.std::__1::__compressed_pair" = type { %"struct.std::__1::__compressed_pair_elem" }
%"struct.std::__1::__compressed_pair_elem" = type { %"struct.gfx::BufferUsageAndFormat"* }
%"class.std::__1::__vector_base_common" = type { i8 }

@_ZN3gpu12Capabilities18PerStagePrecisionsC1Ev = hidden unnamed_addr alias void (%"struct.gpu::Capabilities::PerStagePrecisions"*), void (%"struct.gpu::Capabilities::PerStagePrecisions"*)* @_ZN3gpu12Capabilities18PerStagePrecisionsC2Ev
@_ZN3gpu12CapabilitiesC1Ev = hidden unnamed_addr alias void (%"struct.gpu::Capabilities"*), void (%"struct.gpu::Capabilities"*)* @_ZN3gpu12CapabilitiesC2Ev
@_ZN3gpu12CapabilitiesC1ERKS0_ = hidden unnamed_addr alias void (%"struct.gpu::Capabilities"*, %"struct.gpu::Capabilities"*), void (%"struct.gpu::Capabilities"*, %"struct.gpu::Capabilities"*)* @_ZN3gpu12CapabilitiesC2ERKS0_
@_ZN3gpu12CapabilitiesD1Ev = hidden unnamed_addr alias void (%"struct.gpu::Capabilities"*), void (%"struct.gpu::Capabilities"*)* @_ZN3gpu12CapabilitiesD2Ev

; Function Attrs: nofree norecurse nounwind ssp uwtable writeonly
define hidden void @_ZN3gpu12Capabilities18PerStagePrecisionsC2Ev(%"struct.gpu::Capabilities::PerStagePrecisions"* nocapture) unnamed_addr #0 align 2 {
  %2 = bitcast %"struct.gpu::Capabilities::PerStagePrecisions"* %0 to i8*
  call void @llvm.memset.p0i8.i64(i8* align 4 %2, i8 0, i64 72, i1 false)
  ret void
}

; Function Attrs: nounwind ssp uwtable
define hidden void @_ZN3gpu12CapabilitiesC2Ev(%"struct.gpu::Capabilities"*) unnamed_addr #1 align 2 {
  %2 = getelementptr inbounds %"struct.gpu::Capabilities", %"struct.gpu::Capabilities"* %0, i64 0, i32 21
  store i64 0, i64* %2, align 8
  %3 = getelementptr inbounds %"struct.gpu::Capabilities", %"struct.gpu::Capabilities"* %0, i64 0, i32 22
  store i32 0, i32* %3, align 8
  %4 = getelementptr inbounds %"struct.gpu::Capabilities", %"struct.gpu::Capabilities"* %0, i64 0, i32 23
  %5 = getelementptr inbounds %"struct.gpu::Capabilities", %"struct.gpu::Capabilities"* %0, i64 0, i32 34
  %6 = getelementptr inbounds %"struct.gpu::Capabilities", %"struct.gpu::Capabilities"* %0, i64 0, i32 43
  %7 = bitcast %"struct.gpu::Capabilities"* %0 to i8*
  call void @llvm.memset.p0i8.i64(i8* align 4 %7, i8 0, i64 220, i1 false)
  %8 = bitcast i64* %4 to i8*
  call void @llvm.memset.p0i8.i64(i8* align 8 %8, i8 0, i64 52, i1 false)
  %9 = bitcast i64* %5 to i8*
  call void @llvm.memset.p0i8.i64(i8* align 8 %9, i8 0, i64 44, i1 false)
  store i32 1, i32* %6, align 4
  %10 = getelementptr inbounds %"struct.gpu::Capabilities", %"struct.gpu::Capabilities"* %0, i64 0, i32 44
  %11 = getelementptr inbounds %"struct.gpu::Capabilities", %"struct.gpu::Capabilities"* %0, i64 0, i32 51
  %12 = bitcast i32* %10 to i8*
  call void @llvm.memset.p0i8.i64(i8* align 8 %12, i8 0, i64 28, i1 false)
  store i32 1, i32* %11, align 4
  %13 = getelementptr inbounds %"struct.gpu::Capabilities", %"struct.gpu::Capabilities"* %0, i64 0, i32 52
  store i32 2, i32* %13, align 8
  %14 = getelementptr inbounds %"struct.gpu::Capabilities", %"struct.gpu::Capabilities"* %0, i64 0, i32 53
  %15 = getelementptr inbounds %"struct.gpu::Capabilities", %"struct.gpu::Capabilities"* %0, i64 0, i32 88
  call void @llvm.memset.p0i8.i64(i8* align 4 %14, i8 0, i64 35, i1 false)
  store i32 1, i32* %15, align 8
  %16 = getelementptr inbounds %"struct.gpu::Capabilities", %"struct.gpu::Capabilities"* %0, i64 0, i32 89
  %17 = getelementptr inbounds %"struct.gpu::Capabilities", %"struct.gpu::Capabilities"* %0, i64 0, i32 109
  call void @llvm.memset.p0i8.i64(i8* align 4 %16, i8 0, i64 20, i1 false)
  store i32 2, i32* %17, align 8
  %18 = getelementptr inbounds %"struct.gpu::Capabilities", %"struct.gpu::Capabilities"* %0, i64 0, i32 110
  store i32 0, i32* %18, align 4
  %19 = getelementptr inbounds %"struct.gpu::Capabilities", %"struct.gpu::Capabilities"* %0, i64 0, i32 111
  store i8 1, i8* %19, align 8
  %20 = getelementptr inbounds %"struct.gpu::Capabilities", %"struct.gpu::Capabilities"* %0, i64 0, i32 112, i32 0
  store i32 4216, i32* %20, align 4
  %21 = getelementptr inbounds %"struct.gpu::Capabilities", %"struct.gpu::Capabilities"* %0, i64 0, i32 113
  %22 = bitcast %"class.std::__1::vector"* %21 to i8*
  tail call void @llvm.memset.p0i8.i64(i8* align 8 %22, i8 0, i64 24, i1 false) #6
  ret void
}

; Function Attrs: nounwind ssp uwtable
define hidden void @_ZN3gpu12CapabilitiesC2ERKS0_(%"struct.gpu::Capabilities"*, %"struct.gpu::Capabilities"* nocapture readonly dereferenceable(480)) unnamed_addr #1 align 2 {
  %3 = bitcast %"struct.gpu::Capabilities"* %0 to i8*
  %4 = bitcast %"struct.gpu::Capabilities"* %1 to i8*
  tail call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 8 %3, i8* align 8 %4, i64 456, i1 false)
  %5 = getelementptr inbounds %"struct.gpu::Capabilities", %"struct.gpu::Capabilities"* %0, i64 0, i32 113
  %6 = getelementptr inbounds %"struct.gpu::Capabilities", %"struct.gpu::Capabilities"* %1, i64 0, i32 113
  %7 = bitcast %"class.std::__1::vector"* %5 to i8*
  tail call void @llvm.memset.p0i8.i64(i8* align 8 %7, i8 0, i64 24, i1 false) #6
  %8 = getelementptr inbounds %"struct.gpu::Capabilities", %"struct.gpu::Capabilities"* %1, i64 0, i32 113, i32 0, i32 1
  %9 = bitcast %"struct.gfx::BufferUsageAndFormat"** %8 to i64*
  %10 = load i64, i64* %9, align 8
  %11 = bitcast %"class.std::__1::vector"* %6 to i64*
  %12 = load i64, i64* %11, align 8
  %13 = sub i64 %10, %12
  %14 = ashr exact i64 %13, 3
  %15 = icmp eq i64 %13, 0
  br i1 %15, label %43, label %16

16:                                               ; preds = %2
  %17 = icmp ugt i64 %14, 2305843009213693951
  br i1 %17, label %18, label %20

18:                                               ; preds = %16
  %19 = bitcast %"class.std::__1::vector"* %5 to %"class.std::__1::__vector_base_common"*
  tail call void @_ZNKSt3__120__vector_base_commonILb1EE20__throw_length_errorEv(%"class.std::__1::__vector_base_common"* %19) #7
  unreachable

20:                                               ; preds = %16
  %21 = tail call i8* @_Znwm(i64 %13) #8
  %22 = bitcast i8* %21 to %"struct.gfx::BufferUsageAndFormat"*
  %23 = getelementptr inbounds %"struct.gpu::Capabilities", %"struct.gpu::Capabilities"* %0, i64 0, i32 113, i32 0, i32 1
  %24 = bitcast %"struct.gfx::BufferUsageAndFormat"** %23 to i8**
  store i8* %21, i8** %24, align 8
  %25 = bitcast %"class.std::__1::vector"* %5 to i8**
  store i8* %21, i8** %25, align 8
  %26 = getelementptr inbounds %"struct.gfx::BufferUsageAndFormat", %"struct.gfx::BufferUsageAndFormat"* %22, i64 %14
  %27 = getelementptr inbounds %"struct.gpu::Capabilities", %"struct.gpu::Capabilities"* %0, i64 0, i32 113, i32 0, i32 2, i32 0, i32 0
  store %"struct.gfx::BufferUsageAndFormat"* %26, %"struct.gfx::BufferUsageAndFormat"** %27, align 8
  %28 = getelementptr inbounds %"class.std::__1::vector", %"class.std::__1::vector"* %6, i64 0, i32 0, i32 0
  %29 = load %"struct.gfx::BufferUsageAndFormat"*, %"struct.gfx::BufferUsageAndFormat"** %28, align 8
  %30 = load i64, i64* %9, align 8
  %31 = bitcast %"struct.gfx::BufferUsageAndFormat"** %23 to i64*
  %32 = ptrtoint i8* %21 to i64
  %33 = ptrtoint %"struct.gfx::BufferUsageAndFormat"* %29 to i64
  %34 = sub i64 %30, %33
  %35 = icmp sgt i64 %34, 0
  br i1 %35, label %36, label %41

36:                                               ; preds = %20
  %37 = lshr exact i64 %34, 3
  %38 = bitcast %"struct.gfx::BufferUsageAndFormat"* %29 to i8*
  tail call void @llvm.memcpy.p0i8.p0i8.i64(i8* nonnull align 4 %21, i8* align 4 %38, i64 %34, i1 false) #6
  %39 = getelementptr inbounds %"struct.gfx::BufferUsageAndFormat", %"struct.gfx::BufferUsageAndFormat"* %22, i64 %37
  %40 = ptrtoint %"struct.gfx::BufferUsageAndFormat"* %39 to i64
  br label %41

41:                                               ; preds = %36, %20
  %42 = phi i64 [ %40, %36 ], [ %32, %20 ]
  store i64 %42, i64* %31, align 8
  br label %43

43:                                               ; preds = %2, %41
  ret void
}

; Function Attrs: argmemonly nounwind
declare void @llvm.memcpy.p0i8.p0i8.i64(i8* nocapture writeonly, i8* nocapture readonly, i64, i1 immarg) #2

; Function Attrs: nounwind ssp uwtable
define hidden void @_ZN3gpu12CapabilitiesD2Ev(%"struct.gpu::Capabilities"* nocapture) unnamed_addr #1 align 2 {
  %2 = getelementptr inbounds %"struct.gpu::Capabilities", %"struct.gpu::Capabilities"* %0, i64 0, i32 113, i32 0, i32 0
  %3 = load %"struct.gfx::BufferUsageAndFormat"*, %"struct.gfx::BufferUsageAndFormat"** %2, align 8
  %4 = icmp eq %"struct.gfx::BufferUsageAndFormat"* %3, null
  br i1 %4, label %10, label %5

5:                                                ; preds = %1
  %6 = ptrtoint %"struct.gfx::BufferUsageAndFormat"* %3 to i64
  %7 = getelementptr inbounds %"struct.gpu::Capabilities", %"struct.gpu::Capabilities"* %0, i64 0, i32 113, i32 0, i32 1
  %8 = bitcast %"struct.gfx::BufferUsageAndFormat"** %7 to i64*
  store i64 %6, i64* %8, align 8
  %9 = bitcast %"struct.gfx::BufferUsageAndFormat"* %3 to i8*
  tail call void @_ZdlPv(i8* %9) #8
  br label %10

10:                                               ; preds = %1, %5
  ret void
}

; Function Attrs: nobuiltin nounwind
declare void @_ZdlPv(i8*) local_unnamed_addr #3

; Function Attrs: noreturn
declare void @_ZNKSt3__120__vector_base_commonILb1EE20__throw_length_errorEv(%"class.std::__1::__vector_base_common"*) local_unnamed_addr #4

; Function Attrs: nobuiltin nofree
declare noalias nonnull i8* @_Znwm(i64) local_unnamed_addr #5

; Function Attrs: argmemonly nounwind
declare void @llvm.memset.p0i8.i64(i8* nocapture writeonly, i8, i64, i1 immarg) #2

attributes #0 = { nofree norecurse nounwind ssp uwtable writeonly "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "min-legal-vector-width"="0" "no-frame-pointer-elim"="false" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "null-pointer-is-valid"="true" "stack-protector-buffer-size"="4" "target-cpu"="x86-64" "target-features"="+cx8,+fxsr,+mmx,+sse,+sse2,+sse3,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #1 = { nounwind ssp uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "min-legal-vector-width"="0" "no-frame-pointer-elim"="false" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "null-pointer-is-valid"="true" "stack-protector-buffer-size"="4" "target-cpu"="x86-64" "target-features"="+cx8,+fxsr,+mmx,+sse,+sse2,+sse3,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { argmemonly nounwind }
attributes #3 = { nobuiltin nounwind "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="false" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "null-pointer-is-valid"="true" "stack-protector-buffer-size"="4" "target-cpu"="x86-64" "target-features"="+cx8,+fxsr,+mmx,+sse,+sse2,+sse3,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #4 = { noreturn "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="false" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "null-pointer-is-valid"="true" "stack-protector-buffer-size"="4" "target-cpu"="x86-64" "target-features"="+cx8,+fxsr,+mmx,+sse,+sse2,+sse3,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #5 = { nobuiltin nofree "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="false" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "null-pointer-is-valid"="true" "stack-protector-buffer-size"="4" "target-cpu"="x86-64" "target-features"="+cx8,+fxsr,+mmx,+sse,+sse2,+sse3,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #6 = { nounwind }
attributes #7 = { noreturn nounwind }
attributes #8 = { builtin nounwind }

!llvm.module.flags = !{!0, !1}

!0 = !{i32 1, !"wchar_size", i32 4}
!1 = !{i32 7, !"PIC Level", i32 2}
