/*
Developer   - Sriram Venkata Krishna
Date        - 22-10-2025
Platform    - HDL Bits
*/

//116. Rule 90

module top_module
    (
        input clk,
        input load,
        input [511:0] data,
        output [511:0] q 
    ); 
    
    integer i;
    
    always @(posedge clk) begin
        if(load) begin
            q[511:0] = data[511:0];
        end
        
        else begin
            q[0] <= q[1];
            
            for(i = 1; i < 511; i += 1) begin : Rule90
                q[i] <= (q[i-1] ^ q[i+1]);
            end
            
            q[511] <= q[510];
        end
    end

endmodule
