{
  "module_name": "gaudi2.h",
  "hash_id": "2e5991aa56734e84693792ba6d04d063643001a52caa84f174e42b6343015758",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi2/gaudi2.h",
  "human_readable_source": " \n\n#ifndef GAUDI2_H\n#define GAUDI2_H\n\n#define SRAM_CFG_BAR_ID\t\t0\n#define MSIX_BAR_ID\t\t2\n#define DRAM_BAR_ID\t\t4\n\n \n#define CFG_BAR_SIZE\t\t0x10000000ull\t\t \n\n#define MSIX_BAR_SIZE\t\t0x4000ull\t\t \n\n#define CFG_BASE\t\t0x1000007FF8000000ull\n#define CFG_SIZE\t\t0x8000000ull\t\t \n#define CFG_REGION_SIZE\t\t0xC000000ull\t\t \n\n#define STM_FLASH_BASE_ADDR\t0x1000007FF4000000ull\t \n#define STM_FLASH_ALIGNED_OFF\t0x4000000ull\t\t \n#define STM_FLASH_SIZE\t\t0x2000000ull\t\t \n\n#define SPI_FLASH_BASE_ADDR\t0x1000007FF6000000ull\n#define SPI_FLASH_SIZE\t\t0x1000000ull\t\t \n\n#define SCRATCHPAD_SRAM_ADDR\t0x1000007FF7FE0000ull\n#define SCRATCHPAD_SRAM_SIZE\t0x10000ull\t\t \n\n#define PCIE_FW_SRAM_ADDR\t0x1000007FF7FF0000ull\n#define PCIE_FW_SRAM_SIZE\t0x8000\t\t\t \n\n#define BAR0_RSRVD_BASE_ADDR\t0x1000FFFFFC000000ull\n#define BAR0_RSRVD_SIZE\t\t0x1000000ull\t\t \n\n#define SRAM_BASE_ADDR\t\t0x1000FFFFFD000000ull\n#define SRAM_SIZE\t\t0x3000000ull\t\t \n\n#define DRAM_PHYS_BASE\t\t0x1001000000000000ull\n\n \n#define DRAM_VA_HINT_MASK\t0xFFFFFFFFFFFFull\t \n\n#define HOST_PHYS_BASE_0\t0x0000000000000000ull\n#define HOST_PHYS_SIZE_0\t0x0100000000000000ull\t \n\n#define HOST_PHYS_BASE_1\t0xFF00000000000000ull\n#define HOST_PHYS_SIZE_1\t0x0100000000000000ull\t \n\n#define RESERVED_VA_RANGE_FOR_ARC_ON_HBM_START\t0x1001500000000000ull\n#define RESERVED_VA_RANGE_FOR_ARC_ON_HBM_END\t0x10016FFFFFFFFFFFull\n\n#define RESERVED_VA_FOR_VIRTUAL_MSIX_DOORBELL_START\t0xFFF077FFFFFF0000ull\n#define RESERVED_VA_FOR_VIRTUAL_MSIX_DOORBELL_END\t0xFFF077FFFFFFFFFFull\n\n#define RESERVED_VA_RANGE_FOR_ARC_ON_HOST_START\t0xFFF0780000000000ull\n#define RESERVED_VA_RANGE_FOR_ARC_ON_HOST_END\t0xFFF07FFFFFFFFFFFull\n\n#define RESERVED_VA_RANGE_FOR_ARC_ON_HOST_HPAGE_START\t0xFFF0F80000000000ull\n#define RESERVED_VA_RANGE_FOR_ARC_ON_HOST_HPAGE_END\t0xFFF0FFFFFFFFFFFFull\n\n#define RESERVED_MSIX_UNEXPECTED_USER_ERROR_INTERRUPT\t256\n\n#define GAUDI2_MSIX_ENTRIES\t512\n\n#define QMAN_PQ_ENTRY_SIZE\t16\t\t\t \n\n#define MAX_ASID\t\t2\n\n#define NUM_ARC_CPUS\t\t\t69\n\n \n#define ARC_DCCM_BLOCK_SIZE\t\t0x8000\n\n#define NUM_OF_DCORES\t\t\t4\n#define NUM_OF_SFT\t\t\t4\n#define NUM_OF_PSOC_ARC\t\t\t2\n#define NUM_OF_SCHEDULER_ARC\t\t6\n\n#define NUM_OF_PQ_PER_QMAN\t\t4\n#define NUM_OF_CQ_PER_QMAN\t\t5\n#define NUM_OF_CP_PER_QMAN\t\t5\n#define NUM_OF_EDMA_PER_DCORE\t\t2\n#define NUM_OF_HIF_PER_DCORE\t\t4\n#define NUM_OF_PDMA\t\t\t2\n#define NUM_OF_TPC_PER_DCORE\t\t6\n#define NUM_DCORE0_TPC\t\t\t7\n#define NUM_DCORE1_TPC\t\t\tNUM_OF_TPC_PER_DCORE\n#define NUM_DCORE2_TPC\t\t\tNUM_OF_TPC_PER_DCORE\n#define NUM_DCORE3_TPC\t\t\tNUM_OF_TPC_PER_DCORE\n#define NUM_OF_DEC_PER_DCORE\t\t2\n#define NUM_OF_ROT\t\t\t2\n#define NUM_OF_HMMU_PER_DCORE\t\t4\n#define NUM_OF_MME_PER_DCORE\t\t1\n#define NUM_OF_MME_SBTE_PER_DCORE\t5\n#define NUM_OF_MME_WB_PER_DCORE\t\t2\n#define NUM_OF_RTR_PER_DCORE\t\t8\n#define NUM_OF_VDEC_PER_DCORE\t\t2\n#define NUM_OF_IF_RTR_PER_SFT\t\t3\n#define NUM_OF_PCIE_VDEC\t\t2\n#define NUM_OF_ARC_FARMS_ARC\t\t4\n#define NUM_OF_XBAR\t\t\t4\n\n#define TPC_NUM_OF_KERNEL_TENSORS\t16\n#define TPC_NUM_OF_QM_TENSORS\t\t16\n\n#define MME_NUM_OF_LFSR_SEEDS\t\t256\n\n#define NIC_NUMBER_OF_MACROS\t\t12\n\n#define NIC_NUMBER_OF_QM_PER_MACRO\t2\n\n#define NIC_NUMBER_OF_ENGINES\t\t(NIC_NUMBER_OF_MACROS * 2)\n\n#define NIC_MAX_NUMBER_OF_PORTS\t\t(NIC_NUMBER_OF_ENGINES * 2)\n\n#define DEVICE_CACHE_LINE_SIZE\t\t128\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}