Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Sat Nov  7 17:48:20 2015
| Host             : asbestos running 64-bit Gentoo Base System release 2.2
| Command          : report_power -file nexys4_power_routed.rpt -pb nexys4_power_summary_routed.pb
| Design           : nexys4
| Device           : xc7a100tcsg324-3
| Design State     : Routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.232  |
| Dynamic (W)              | 0.135  |
| Device Static (W)        | 0.097  |
| Effective TJA (C/W)      | 4.6    |
| Max Ambient (C)          | 98.9   |
| Junction Temperature (C) | 26.1   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |    <0.001 |       10 |       --- |             --- |
| Slice Logic    |    <0.001 |      160 |       --- |             --- |
|   LUT as Logic |    <0.001 |       79 |     63400 |            0.12 |
|   Register     |    <0.001 |       57 |    126800 |            0.04 |
|   CARRY4       |    <0.001 |        3 |     15850 |            0.02 |
|   Others       |     0.000 |       11 |       --- |             --- |
| Signals        |    <0.001 |      103 |       --- |             --- |
| PLL            |     0.130 |        1 |         6 |           16.67 |
| I/O            |     0.004 |        8 |       210 |            3.81 |
| Static Power   |     0.097 |          |           |                 |
| Total          |     0.232 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.028 |       0.013 |      0.015 |
| Vccaux    |       1.800 |     0.084 |       0.065 |      0.018 |
| Vcco33    |       3.300 |     0.005 |       0.001 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Medium     | More than 25% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Medium     |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+-----------------------------------------+-----------------+
| Clock              | Domain                                  | Constraint (ns) |
+--------------------+-----------------------------------------+-----------------+
| CLK100MHZ          | CLK100MHZ                               |            10.0 |
| bclk_clkgen0       | clocks/someclocks/inst/bclk_clkgen0     |            81.4 |
| bclk_clkgen0_1     | clocks/someclocks/inst/bclk_clkgen0     |            81.4 |
| clkfbout_clkgen0   | clocks/someclocks/inst/clkfbout_clkgen0 |            20.0 |
| clkfbout_clkgen0_1 | clocks/someclocks/inst/clkfbout_clkgen0 |            20.0 |
| mclk_clkgen0       | clocks/someclocks/inst/mclk_clkgen0     |            40.7 |
| mclk_clkgen0_1     | clocks/someclocks/inst/mclk_clkgen0     |            40.7 |
| sys_clk_pin        | CLK100MHZ                               |            10.0 |
+--------------------+-----------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------+-----------+
| Name             | Power (W) |
+------------------+-----------+
| nexys4           |     0.135 |
|   clocks         |     0.130 |
|     lrclkgen     |    <0.001 |
|     serialclkgen |    <0.001 |
|     someclocks   |     0.130 |
|       inst       |     0.130 |
|   noisemaker     |    <0.001 |
|   tone           |    <0.001 |
+------------------+-----------+


