/* Copyright 2020 Jason Bakos, Philip Conrad, Charles Daniels */

/* Top-level module for CSCE611 RISC-V CPU, for running under simulation.  In
 * this case, the I/Os and clock are driven by the simulator. */

module simtop;

	logic clk;
	logic rst;
	logic [31:0] SW;
	logic [31:0] HEX;
	logic [6:0] HEX0,HEX1,HEX2,HEX3,HEX4,HEX5,HEX6,HEX7;

	cpu my_cpu
	(
		// //////////// CLOCK //////////
		// .CLOCK_50(clk),
		// .CLOCK2_50(),
	    //     .CLOCK3_50(),

		// //////////// LED //////////
		// .LEDG(),
		// .LEDR(),

		// //////////// KEY //////////
		// .KEY(),

		// //////////// SW //////////
		// .SW(SW),

		// //////////// SEG7 //////////
		// .HEX0(HEX0),
		// .HEX1(HEX1),
		// .HEX2(HEX2),
		// .HEX3(HEX3),
		// .HEX4(HEX4),
		// .HEX5(HEX5),
		// .HEX6(HEX6),
		// .HEX7(HEX7)

		//////////// SW //////////
		//drive clock and reset
		.clk(clk),
		.rst(rst),
		.gpio_in(SW),
		.gpio_out(HEX)
	);

// your code here
///////// TEST ////////
initial begin
	rst = 1; #20; rst=0;
end

always begin
	clk = 1; #10; clk = 0; #10;
end

endmodule


