{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 04 17:24:34 2020 " "Info: Processing started: Thu Jun 04 17:24:34 2020" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu0 -c cpu0 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu0 -c cpu0" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../dram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../dram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dram-b_dram " "Info: Found design unit 1: dram-b_dram" {  } { { "../dram.vhd" "" { Text "E:/Quartus5/file/week9/dram.vhd" 12 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 dram " "Info: Found entity 1: dram" {  } { { "../dram.vhd" "" { Text "E:/Quartus5/file/week9/dram.vhd" 6 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu0.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu0 " "Info: Found entity 1: cpu0" {  } { { "cpu0.bdf" "" { Schematic "E:/Quartus5/file/week9/cpu/cpu0.bdf" { } } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behave " "Info: Found design unit 1: alu-behave" {  } { { "alu.vhd" "" { Text "E:/Quartus5/file/week9/cpu/alu.vhd" 14 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.vhd" "" { Text "E:/Quartus5/file/week9/cpu/alu.vhd" 6 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ar.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ar-behave " "Info: Found design unit 1: ar-behave" {  } { { "ar.vhd" "" { Text "E:/Quartus5/file/week9/cpu/ar.vhd" 12 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 ar " "Info: Found entity 1: ar" {  } { { "ar.vhd" "" { Text "E:/Quartus5/file/week9/cpu/ar.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_dir.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bus_dir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_dir-behave " "Info: Found design unit 1: bus_dir-behave" {  } { { "bus_dir.vhd" "" { Text "E:/Quartus5/file/week9/cpu/bus_dir.vhd" 11 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 bus_dir " "Info: Found entity 1: bus_dir" {  } { { "bus_dir.vhd" "" { Text "E:/Quartus5/file/week9/cpu/bus_dir.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bus_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_mux-behave " "Info: Found design unit 1: bus_mux-behave" {  } { { "bus_mux.vhd" "" { Text "E:/Quartus5/file/week9/cpu/bus_mux.vhd" 10 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 bus_mux " "Info: Found entity 1: bus_mux" {  } { { "bus_mux.vhd" "" { Text "E:/Quartus5/file/week9/cpu/bus_mux.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-behave " "Info: Found design unit 1: controller-behave" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 21 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Info: Found entity 1: controller" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file flag_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flag_reg-behave " "Info: Found design unit 1: flag_reg-behave" {  } { { "flag_reg.vhd" "" { Text "E:/Quartus5/file/week9/cpu/flag_reg.vhd" 10 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 flag_reg " "Info: Found entity 1: flag_reg" {  } { { "flag_reg.vhd" "" { Text "E:/Quartus5/file/week9/cpu/flag_reg.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ir-behave " "Info: Found design unit 1: ir-behave" {  } { { "ir.vhd" "" { Text "E:/Quartus5/file/week9/cpu/ir.vhd" 11 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 ir " "Info: Found entity 1: ir" {  } { { "ir.vhd" "" { Text "E:/Quartus5/file/week9/cpu/ir.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-behave " "Info: Found design unit 1: pc-behave" {  } { { "pc.vhd" "" { Text "E:/Quartus5/file/week9/cpu/pc.vhd" 11 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Info: Found entity 1: pc" {  } { { "pc.vhd" "" { Text "E:/Quartus5/file/week9/cpu/pc.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behave " "Info: Found design unit 1: reg-behave" {  } { { "reg.vhd" "" { Text "E:/Quartus5/file/week9/cpu/reg.vhd" 10 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Info: Found entity 1: reg" {  } { { "reg.vhd" "" { Text "E:/Quartus5/file/week9/cpu/reg.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_mux-behave " "Info: Found design unit 1: reg_mux-behave" {  } { { "reg_mux.vhd" "" { Text "E:/Quartus5/file/week9/cpu/reg_mux.vhd" 22 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 reg_mux " "Info: Found entity 1: reg_mux" {  } { { "reg_mux.vhd" "" { Text "E:/Quartus5/file/week9/cpu/reg_mux.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_out.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_out-behave " "Info: Found design unit 1: reg_out-behave" {  } { { "reg_out.vhd" "" { Text "E:/Quartus5/file/week9/cpu/reg_out.vhd" 17 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 reg_out " "Info: Found entity 1: reg_out" {  } { { "reg_out.vhd" "" { Text "E:/Quartus5/file/week9/cpu/reg_out.vhd" 5 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_test.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_test-behave " "Info: Found design unit 1: reg_test-behave" {  } { { "reg_test.vhd" "" { Text "E:/Quartus5/file/week9/cpu/reg_test.vhd" 25 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 reg_test " "Info: Found entity 1: reg_test" {  } { { "reg_test.vhd" "" { Text "E:/Quartus5/file/week9/cpu/reg_test.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_testa.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_testa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_testa-behave " "Info: Found design unit 1: reg_testa-behave" {  } { { "reg_testa.vhd" "" { Text "E:/Quartus5/file/week9/cpu/reg_testa.vhd" 16 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 reg_testa " "Info: Found entity 1: reg_testa" {  } { { "reg_testa.vhd" "" { Text "E:/Quartus5/file/week9/cpu/reg_testa.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t1-behave " "Info: Found design unit 1: t1-behave" {  } { { "t1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/t1.vhd" 10 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 t1 " "Info: Found entity 1: t1" {  } { { "t1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/t1.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file t2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t2-behave " "Info: Found design unit 1: t2-behave" {  } { { "t2.vhd" "" { Text "E:/Quartus5/file/week9/cpu/t2.vhd" 9 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 t2 " "Info: Found entity 1: t2" {  } { { "t2.vhd" "" { Text "E:/Quartus5/file/week9/cpu/t2.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file t3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t3-behave " "Info: Found design unit 1: t3-behave" {  } { { "t3.vhd" "" { Text "E:/Quartus5/file/week9/cpu/t3.vhd" 10 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 t3 " "Info: Found entity 1: t3" {  } { { "t3.vhd" "" { Text "E:/Quartus5/file/week9/cpu/t3.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-behave " "Info: Found design unit 1: timer-behave" {  } { { "timer.vhd" "" { Text "E:/Quartus5/file/week9/cpu/timer.vhd" 12 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Info: Found entity 1: timer" {  } { { "timer.vhd" "" { Text "E:/Quartus5/file/week9/cpu/timer.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu1 " "Info: Found entity 1: cpu1" {  } { { "cpu1.bdf" "" { Schematic "E:/Quartus5/file/week9/cpu/cpu1.bdf" { } } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controllertest.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file controllertest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controllertest-behave " "Info: Found design unit 1: controllertest-behave" {  } { { "controllertest.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controllertest.vhd" 21 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 controllertest " "Info: Found entity 1: controllertest" {  } { { "controllertest.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controllertest.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "backups.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file backups.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 backups " "Info: Found entity 1: backups" {  } { { "backups.bdf" "" { Schematic "E:/Quartus5/file/week9/cpu/backups.bdf" { } } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dram1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dram1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dram1-b_dram " "Info: Found design unit 1: dram1-b_dram" {  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 12 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 dram1 " "Info: Found entity 1: dram1" {  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 6 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu1 " "Info: Elaborating entity \"cpu1\" for the top level hierarchy" {  } {  } 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "pc ar inst10 " "Warning: Port \"pc\" of type ar and instance \"inst10\" is missing source signal" {  } { { "cpu1.bdf" "" { Schematic "E:/Quartus5/file/week9/cpu/cpu1.bdf" { { -16 1432 1576 112 "inst10" "" } } } }  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_reg flag_reg:inst14 " "Info: Elaborating entity \"flag_reg\" for hierarchy \"flag_reg:inst14\"" {  } { { "cpu1.bdf" "inst14" { Schematic "E:/Quartus5/file/week9/cpu/cpu1.bdf" { { 664 1448 1608 792 "inst14" "" } } } }  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst13 " "Info: Elaborating entity \"alu\" for hierarchy \"alu:inst13\"" {  } { { "cpu1.bdf" "inst13" { Schematic "E:/Quartus5/file/week9/cpu/cpu1.bdf" { { 440 1432 1616 568 "inst13" "" } } } }  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t1 t1:inst7 " "Info: Elaborating entity \"t1\" for hierarchy \"t1:inst7\"" {  } { { "cpu1.bdf" "inst7" { Schematic "E:/Quartus5/file/week9/cpu/cpu1.bdf" { { 544 1216 1344 640 "inst7" "" } } } }  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst6 " "Info: Elaborating entity \"controller\" for hierarchy \"controller:inst6\"" {  } { { "cpu1.bdf" "inst6" { Schematic "E:/Quartus5/file/week9/cpu/cpu1.bdf" { { 168 984 1192 392 "inst6" "" } } } }  } 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dest_reg controller.vhd(23) " "Warning: VHDL Process Statement warning at controller.vhd(23): signal or variable \"dest_reg\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"dest_reg\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sour_reg controller.vhd(23) " "Warning: VHDL Process Statement warning at controller.vhd(23): signal or variable \"sour_reg\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"sour_reg\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "offset controller.vhd(23) " "Warning: VHDL Process Statement warning at controller.vhd(23): signal or variable \"offset\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"offset\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sci controller.vhd(23) " "Warning: VHDL Process Statement warning at controller.vhd(23): signal or variable \"sci\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"sci\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sst controller.vhd(23) " "Warning: VHDL Process Statement warning at controller.vhd(23): signal or variable \"sst\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"sst\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_out_sel controller.vhd(23) " "Warning: VHDL Process Statement warning at controller.vhd(23): signal or variable \"alu_out_sel\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"alu_out_sel\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_in_sel controller.vhd(23) " "Warning: VHDL Process Statement warning at controller.vhd(23): signal or variable \"alu_in_sel\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"alu_in_sel\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_func controller.vhd(23) " "Warning: VHDL Process Statement warning at controller.vhd(23): signal or variable \"alu_func\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"alu_func\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr controller.vhd(23) " "Warning: VHDL Process Statement warning at controller.vhd(23): signal or variable \"wr\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"wr\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rec controller.vhd(23) " "Warning: VHDL Process Statement warning at controller.vhd(23): signal or variable \"rec\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"rec\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 0 0 } }  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir ir:inst9 " "Info: Elaborating entity \"ir\" for hierarchy \"ir:inst9\"" {  } { { "cpu1.bdf" "inst9" { Schematic "E:/Quartus5/file/week9/cpu/cpu1.bdf" { { -32 1128 1288 96 "inst9" "" } } } }  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t3 t3:inst22 " "Info: Elaborating entity \"t3\" for hierarchy \"t3:inst22\"" {  } { { "cpu1.bdf" "inst22" { Schematic "E:/Quartus5/file/week9/cpu/cpu1.bdf" { { -304 1424 1520 -136 "inst22" "" } } } }  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram1 dram1:inst17 " "Info: Elaborating entity \"dram1\" for hierarchy \"dram1:inst17\"" {  } { { "cpu1.bdf" "inst17" { Schematic "E:/Quartus5/file/week9/cpu/cpu1.bdf" { { -544 1352 1504 -448 "inst17" "" } } } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem dram1.vhd(36) " "Warning: VHDL Process Statement warning at dram1.vhd(36): signal \"mem\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 36 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem dram1.vhd(16) " "Warning: VHDL Process Statement warning at dram1.vhd(16): signal or variable \"mem\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"mem\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 16 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data dram1.vhd(16) " "Warning: VHDL Process Statement warning at dram1.vhd(16): signal or variable \"data\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"data\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 16 0 0 } }  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ar ar:inst10 " "Info: Elaborating entity \"ar\" for hierarchy \"ar:inst10\"" {  } { { "cpu1.bdf" "inst10" { Schematic "E:/Quartus5/file/week9/cpu/cpu1.bdf" { { -16 1432 1576 112 "inst10" "" } } } }  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:inst8 " "Info: Elaborating entity \"timer\" for hierarchy \"timer:inst8\"" {  } { { "cpu1.bdf" "inst8" { Schematic "E:/Quartus5/file/week9/cpu/cpu1.bdf" { { -56 960 1056 96 "inst8" "" } } } }  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_mux bus_mux:inst5 " "Info: Elaborating entity \"bus_mux\" for hierarchy \"bus_mux:inst5\"" {  } { { "cpu1.bdf" "inst5" { Schematic "E:/Quartus5/file/week9/cpu/cpu1.bdf" { { 456 992 1176 616 "inst5" "" } } } }  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_mux reg_mux:inst4 " "Info: Elaborating entity \"reg_mux\" for hierarchy \"reg_mux:inst4\"" {  } { { "cpu1.bdf" "inst4" { Schematic "E:/Quartus5/file/week9/cpu/cpu1.bdf" { { 176 600 784 368 "inst4" "" } } } }  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:inst " "Info: Elaborating entity \"reg\" for hierarchy \"reg:inst\"" {  } { { "cpu1.bdf" "inst" { Schematic "E:/Quartus5/file/week9/cpu/cpu1.bdf" { { 24 128 248 152 "inst" "" } } } }  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t2 t2:inst12 " "Info: Elaborating entity \"t2\" for hierarchy \"t2:inst12\"" {  } { { "cpu1.bdf" "inst12" { Schematic "E:/Quartus5/file/week9/cpu/cpu1.bdf" { { 320 1424 1616 416 "inst12" "" } } } }  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:inst11 " "Info: Elaborating entity \"pc\" for hierarchy \"pc:inst11\"" {  } { { "cpu1.bdf" "inst11" { Schematic "E:/Quartus5/file/week9/cpu/cpu1.bdf" { { 160 1432 1576 288 "inst11" "" } } } }  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_out reg_out:inst15 " "Info: Elaborating entity \"reg_out\" for hierarchy \"reg_out:inst15\"" {  } { { "cpu1.bdf" "inst15" { Schematic "E:/Quartus5/file/week9/cpu/cpu1.bdf" { { 144 1832 2040 368 "inst15" "" } } } }  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_testa reg_testa:inst16 " "Info: Elaborating entity \"reg_testa\" for hierarchy \"reg_testa:inst16\"" {  } { { "cpu1.bdf" "inst16" { Schematic "E:/Quartus5/file/week9/cpu/cpu1.bdf" { { -168 1848 2000 24 "inst16" "" } } } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_testa:inst16\|q1\[3\] data_in GND " "Warning: Reduced register \"reg_testa:inst16\|q1\[3\]\" with stuck data_in port to stuck value GND" {  } { { "reg_testa.vhd" "" { Text "E:/Quartus5/file/week9/cpu/reg_testa.vhd" 12 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_testa:inst16\|q1\[7\] data_in GND " "Warning: Reduced register \"reg_testa:inst16\|q1\[7\]\" with stuck data_in port to stuck value GND" {  } { { "reg_testa.vhd" "" { Text "E:/Quartus5/file/week9/cpu/reg_testa.vhd" 12 -1 0 } }  } 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT" "\|cpu1\|timer:inst8\|state 6 0 " "Info: State machine \"\|cpu1\|timer:inst8\|state\" contains 6 states and 0 state bits" {  } { { "timer.vhd" "" { Text "E:/Quartus5/file/week9/cpu/timer.vhd" 14 -1 0 } }  } 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|cpu1\|timer:inst8\|state " "Info: Selected Auto state machine encoding method for state machine \"\|cpu1\|timer:inst8\|state\"" {  } { { "timer.vhd" "" { Text "E:/Quartus5/file/week9/cpu/timer.vhd" 14 -1 0 } }  } 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|cpu1\|timer:inst8\|state " "Info: Encoding result for state machine \"\|cpu1\|timer:inst8\|state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "6 " "Info: Completed encoding using 6 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "timer:inst8\|state.s5 " "Info: Encoded state bit \"timer:inst8\|state.s5\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "timer:inst8\|state.s4 " "Info: Encoded state bit \"timer:inst8\|state.s4\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "timer:inst8\|state.s3 " "Info: Encoded state bit \"timer:inst8\|state.s3\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "timer:inst8\|state.s2 " "Info: Encoded state bit \"timer:inst8\|state.s2\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "timer:inst8\|state.s1 " "Info: Encoded state bit \"timer:inst8\|state.s1\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "timer:inst8\|state.s0 " "Info: Encoded state bit \"timer:inst8\|state.s0\"" {  } {  } 0}  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu1\|timer:inst8\|state.s0 000000 " "Info: State \"\|cpu1\|timer:inst8\|state.s0\" uses code string \"000000\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu1\|timer:inst8\|state.s1 000011 " "Info: State \"\|cpu1\|timer:inst8\|state.s1\" uses code string \"000011\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu1\|timer:inst8\|state.s2 000101 " "Info: State \"\|cpu1\|timer:inst8\|state.s2\" uses code string \"000101\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu1\|timer:inst8\|state.s3 001001 " "Info: State \"\|cpu1\|timer:inst8\|state.s3\" uses code string \"001001\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu1\|timer:inst8\|state.s4 010001 " "Info: State \"\|cpu1\|timer:inst8\|state.s4\" uses code string \"010001\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu1\|timer:inst8\|state.s5 100001 " "Info: State \"\|cpu1\|timer:inst8\|state.s5\" uses code string \"100001\"" {  } {  } 0}  } { { "timer.vhd" "" { Text "E:/Quartus5/file/week9/cpu/timer.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gdfx_temp0\[7\] " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus gdfx_temp0\[7\] that it feeds" {  } {  } 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gdfx_temp0\[6\] " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus gdfx_temp0\[6\] that it feeds" {  } {  } 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gdfx_temp0\[5\] " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus gdfx_temp0\[5\] that it feeds" {  } {  } 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gdfx_temp0\[4\] " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus gdfx_temp0\[4\] that it feeds" {  } {  } 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gdfx_temp0\[3\] " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus gdfx_temp0\[3\] that it feeds" {  } {  } 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gdfx_temp0\[2\] " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus gdfx_temp0\[2\] that it feeds" {  } {  } 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gdfx_temp0\[1\] " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus gdfx_temp0\[1\] that it feeds" {  } {  } 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gdfx_temp0\[0\] " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus gdfx_temp0\[0\] that it feeds" {  } {  } 0}
{ "Warning" "WOPT_OPT_TRI_BUS_FED_BY_ALWAYS_ENABLED_IO_BUF" "gdfx_temp0\[7\] gdfx_temp0\[7\]~0 " "Warning: Tri-state bus gdfx_temp0\[7\] is fed by always-enabled I/O buffer gdfx_temp0\[7\]~0, deleting other fan-ins of the tri-state bus" {  } {  } 0}
{ "Warning" "WOPT_OPT_TRI_BUS_FED_BY_ALWAYS_ENABLED_IO_BUF" "gdfx_temp0\[6\] gdfx_temp0\[6\]~1 " "Warning: Tri-state bus gdfx_temp0\[6\] is fed by always-enabled I/O buffer gdfx_temp0\[6\]~1, deleting other fan-ins of the tri-state bus" {  } {  } 0}
{ "Warning" "WOPT_OPT_TRI_BUS_FED_BY_ALWAYS_ENABLED_IO_BUF" "gdfx_temp0\[5\] gdfx_temp0\[5\]~2 " "Warning: Tri-state bus gdfx_temp0\[5\] is fed by always-enabled I/O buffer gdfx_temp0\[5\]~2, deleting other fan-ins of the tri-state bus" {  } {  } 0}
{ "Warning" "WOPT_OPT_TRI_BUS_FED_BY_ALWAYS_ENABLED_IO_BUF" "gdfx_temp0\[4\] gdfx_temp0\[4\]~3 " "Warning: Tri-state bus gdfx_temp0\[4\] is fed by always-enabled I/O buffer gdfx_temp0\[4\]~3, deleting other fan-ins of the tri-state bus" {  } {  } 0}
{ "Warning" "WOPT_OPT_TRI_BUS_FED_BY_ALWAYS_ENABLED_IO_BUF" "gdfx_temp0\[3\] gdfx_temp0\[3\]~4 " "Warning: Tri-state bus gdfx_temp0\[3\] is fed by always-enabled I/O buffer gdfx_temp0\[3\]~4, deleting other fan-ins of the tri-state bus" {  } {  } 0}
{ "Warning" "WOPT_OPT_TRI_BUS_FED_BY_ALWAYS_ENABLED_IO_BUF" "gdfx_temp0\[2\] gdfx_temp0\[2\]~5 " "Warning: Tri-state bus gdfx_temp0\[2\] is fed by always-enabled I/O buffer gdfx_temp0\[2\]~5, deleting other fan-ins of the tri-state bus" {  } {  } 0}
{ "Warning" "WOPT_OPT_TRI_BUS_FED_BY_ALWAYS_ENABLED_IO_BUF" "gdfx_temp0\[1\] gdfx_temp0\[1\]~6 " "Warning: Tri-state bus gdfx_temp0\[1\] is fed by always-enabled I/O buffer gdfx_temp0\[1\]~6, deleting other fan-ins of the tri-state bus" {  } {  } 0}
{ "Warning" "WOPT_OPT_TRI_BUS_FED_BY_ALWAYS_ENABLED_IO_BUF" "gdfx_temp0\[0\] gdfx_temp0\[0\]~7 " "Warning: Tri-state bus gdfx_temp0\[0\] is fed by always-enabled I/O buffer gdfx_temp0\[0\]~7, deleting other fan-ins of the tri-state bus" {  } {  } 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "gdfx_temp0\[7\]~0 " "Warning: Converting TRI node \"gdfx_temp0\[7\]~0\" that feeds logic to an OR gate" {  } {  } 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "gdfx_temp0\[6\]~1 " "Warning: Converting TRI node \"gdfx_temp0\[6\]~1\" that feeds logic to an OR gate" {  } {  } 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "gdfx_temp0\[5\]~2 " "Warning: Converting TRI node \"gdfx_temp0\[5\]~2\" that feeds logic to an OR gate" {  } {  } 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "gdfx_temp0\[4\]~3 " "Warning: Converting TRI node \"gdfx_temp0\[4\]~3\" that feeds logic to an OR gate" {  } {  } 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "gdfx_temp0\[3\]~4 " "Warning: Converting TRI node \"gdfx_temp0\[3\]~4\" that feeds logic to an OR gate" {  } {  } 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "gdfx_temp0\[2\]~5 " "Warning: Converting TRI node \"gdfx_temp0\[2\]~5\" that feeds logic to an OR gate" {  } {  } 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "gdfx_temp0\[1\]~6 " "Warning: Converting TRI node \"gdfx_temp0\[1\]~6\" that feeds logic to an OR gate" {  } {  } 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "gdfx_temp0\[0\]~7 " "Warning: Converting TRI node \"gdfx_temp0\[0\]~7\" that feeds logic to an OR gate" {  } {  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst6\|alu_in_sel\[2\] " "Warning: Latch controller:inst6\|alu_in_sel\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer:inst8\|output\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal timer:inst8\|output\[1\]" {  } { { "timer.vhd" "" { Text "E:/Quartus5/file/week9/cpu/timer.vhd" 9 -1 0 } }  } 0}  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 17 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst6\|sour_reg\[0\] " "Warning: Latch controller:inst6\|sour_reg\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer:inst8\|output~1 " "Warning: Ports D and ENA on the latch are fed by the same signal timer:inst8\|output~1" {  } { { "timer.vhd" "" { Text "E:/Quartus5/file/week9/cpu/timer.vhd" 9 -1 0 } }  } 0}  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 12 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst6\|sour_reg\[1\] " "Warning: Latch controller:inst6\|sour_reg\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer:inst8\|output~1 " "Warning: Ports D and ENA on the latch are fed by the same signal timer:inst8\|output~1" {  } { { "timer.vhd" "" { Text "E:/Quartus5/file/week9/cpu/timer.vhd" 9 -1 0 } }  } 0}  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 12 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst6\|offset\[3\] " "Warning: Latch controller:inst6\|offset\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer:inst8\|output\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal timer:inst8\|output\[2\]" {  } { { "timer.vhd" "" { Text "E:/Quartus5/file/week9/cpu/timer.vhd" 9 -1 0 } }  } 0}  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst6\|alu_in_sel\[0\] " "Warning: Latch controller:inst6\|alu_in_sel\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer:inst8\|output~1 " "Warning: Ports D and ENA on the latch are fed by the same signal timer:inst8\|output~1" {  } { { "timer.vhd" "" { Text "E:/Quartus5/file/week9/cpu/timer.vhd" 9 -1 0 } }  } 0}  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 17 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst6\|alu_in_sel\[1\] " "Warning: Latch controller:inst6\|alu_in_sel\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer:inst8\|output\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal timer:inst8\|output\[2\]" {  } { { "timer.vhd" "" { Text "E:/Quartus5/file/week9/cpu/timer.vhd" 9 -1 0 } }  } 0}  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 17 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst6\|dest_reg\[0\] " "Warning: Latch controller:inst6\|dest_reg\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer:inst8\|output~1 " "Warning: Ports D and ENA on the latch are fed by the same signal timer:inst8\|output~1" {  } { { "timer.vhd" "" { Text "E:/Quartus5/file/week9/cpu/timer.vhd" 9 -1 0 } }  } 0}  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 12 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst6\|dest_reg\[1\] " "Warning: Latch controller:inst6\|dest_reg\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer:inst8\|output~1 " "Warning: Ports D and ENA on the latch are fed by the same signal timer:inst8\|output~1" {  } { { "timer.vhd" "" { Text "E:/Quartus5/file/week9/cpu/timer.vhd" 9 -1 0 } }  } 0}  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 12 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst6\|alu_func\[1\] " "Warning: Latch controller:inst6\|alu_func\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ir:inst9\|q\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal ir:inst9\|q\[7\]" {  } { { "ir.vhd" "" { Text "E:/Quartus5/file/week9/cpu/ir.vhd" 8 -1 0 } }  } 0}  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 17 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst6\|alu_func\[2\] " "Warning: Latch controller:inst6\|alu_func\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ir:inst9\|q\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal ir:inst9\|q\[6\]" {  } { { "ir.vhd" "" { Text "E:/Quartus5/file/week9/cpu/ir.vhd" 8 -1 0 } }  } 0}  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 17 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst6\|alu_func\[0\] " "Warning: Latch controller:inst6\|alu_func\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer:inst8\|output\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal timer:inst8\|output\[2\]" {  } { { "timer.vhd" "" { Text "E:/Quartus5/file/week9/cpu/timer.vhd" 9 -1 0 } }  } 0}  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 17 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst6\|offset\[2\] " "Warning: Latch controller:inst6\|offset\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer:inst8\|output\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal timer:inst8\|output\[2\]" {  } { { "timer.vhd" "" { Text "E:/Quartus5/file/week9/cpu/timer.vhd" 9 -1 0 } }  } 0}  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst6\|offset\[1\] " "Warning: Latch controller:inst6\|offset\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer:inst8\|output\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal timer:inst8\|output\[2\]" {  } { { "timer.vhd" "" { Text "E:/Quartus5/file/week9/cpu/timer.vhd" 9 -1 0 } }  } 0}  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst6\|offset\[0\] " "Warning: Latch controller:inst6\|offset\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer:inst8\|output\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal timer:inst8\|output\[2\]" {  } { { "timer.vhd" "" { Text "E:/Quartus5/file/week9/cpu/timer.vhd" 9 -1 0 } }  } 0}  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst6\|sst\[1\] " "Warning: Latch controller:inst6\|sst\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer:inst8\|output\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal timer:inst8\|output\[2\]" {  } { { "timer.vhd" "" { Text "E:/Quartus5/file/week9/cpu/timer.vhd" 9 -1 0 } }  } 0}  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 16 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst6\|sst\[0\] " "Warning: Latch controller:inst6\|sst\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer:inst8\|output\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal timer:inst8\|output\[2\]" {  } { { "timer.vhd" "" { Text "E:/Quartus5/file/week9/cpu/timer.vhd" 9 -1 0 } }  } 0}  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 16 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst6\|alu_out_sel\[0\] " "Warning: Latch controller:inst6\|alu_out_sel\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer:inst8\|output\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal timer:inst8\|output\[1\]" {  } { { "timer.vhd" "" { Text "E:/Quartus5/file/week9/cpu/timer.vhd" 9 -1 0 } }  } 0}  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 26 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst6\|alu_out_sel\[1\] " "Warning: Latch controller:inst6\|alu_out_sel\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer:inst8\|output\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal timer:inst8\|output\[1\]" {  } { { "timer.vhd" "" { Text "E:/Quartus5/file/week9/cpu/timer.vhd" 9 -1 0 } }  } 0}  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 26 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst6\|rec\[1\] " "Warning: Latch controller:inst6\|rec\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer:inst8\|output\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal timer:inst8\|output\[1\]" {  } { { "timer.vhd" "" { Text "E:/Quartus5/file/week9/cpu/timer.vhd" 9 -1 0 } }  } 0}  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 16 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst6\|rec\[0\] " "Warning: Latch controller:inst6\|rec\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer:inst8\|output\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal timer:inst8\|output\[1\]" {  } { { "timer.vhd" "" { Text "E:/Quartus5/file/week9/cpu/timer.vhd" 9 -1 0 } }  } 0}  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 16 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst6\|sci\[1\] " "Warning: Latch controller:inst6\|sci\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer:inst8\|output\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal timer:inst8\|output\[1\]" {  } { { "timer.vhd" "" { Text "E:/Quartus5/file/week9/cpu/timer.vhd" 9 -1 0 } }  } 0}  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 16 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst6\|sci\[0\] " "Warning: Latch controller:inst6\|sci\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer:inst8\|output\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal timer:inst8\|output\[1\]" {  } { { "timer.vhd" "" { Text "E:/Quartus5/file/week9/cpu/timer.vhd" 9 -1 0 } }  } 0}  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 16 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[9\]\[7\] " "Warning: Latch dram1:inst17\|mem\[9\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[10\]\[7\] " "Warning: Latch dram1:inst17\|mem\[10\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[4\]\[7\] " "Warning: Latch dram1:inst17\|mem\[4\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[2\]\[7\] " "Warning: Latch dram1:inst17\|mem\[2\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[6\]\[7\] " "Warning: Latch dram1:inst17\|mem\[6\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[1\]\[7\] " "Warning: Latch dram1:inst17\|mem\[1\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[5\]\[7\] " "Warning: Latch dram1:inst17\|mem\[5\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[11\]\[7\] " "Warning: Latch dram1:inst17\|mem\[11\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[3\]\[7\] " "Warning: Latch dram1:inst17\|mem\[3\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[7\]\[7\] " "Warning: Latch dram1:inst17\|mem\[7\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[0\]\[7\] " "Warning: Latch dram1:inst17\|mem\[0\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[8\]\[7\] " "Warning: Latch dram1:inst17\|mem\[8\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst6\|wr " "Warning: Latch controller:inst6\|wr has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer:inst8\|output\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal timer:inst8\|output\[2\]" {  } { { "timer.vhd" "" { Text "E:/Quartus5/file/week9/cpu/timer.vhd" 9 -1 0 } }  } 0}  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[10\]\[6\] " "Warning: Latch dram1:inst17\|mem\[10\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[4\]\[6\] " "Warning: Latch dram1:inst17\|mem\[4\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[2\]\[6\] " "Warning: Latch dram1:inst17\|mem\[2\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[6\]\[6\] " "Warning: Latch dram1:inst17\|mem\[6\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[9\]\[6\] " "Warning: Latch dram1:inst17\|mem\[9\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[1\]\[6\] " "Warning: Latch dram1:inst17\|mem\[1\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[5\]\[6\] " "Warning: Latch dram1:inst17\|mem\[5\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[11\]\[6\] " "Warning: Latch dram1:inst17\|mem\[11\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[3\]\[6\] " "Warning: Latch dram1:inst17\|mem\[3\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[7\]\[6\] " "Warning: Latch dram1:inst17\|mem\[7\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[0\]\[6\] " "Warning: Latch dram1:inst17\|mem\[0\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[8\]\[6\] " "Warning: Latch dram1:inst17\|mem\[8\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[9\]\[5\] " "Warning: Latch dram1:inst17\|mem\[9\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[10\]\[5\] " "Warning: Latch dram1:inst17\|mem\[10\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[4\]\[5\] " "Warning: Latch dram1:inst17\|mem\[4\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[2\]\[5\] " "Warning: Latch dram1:inst17\|mem\[2\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[6\]\[5\] " "Warning: Latch dram1:inst17\|mem\[6\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[1\]\[5\] " "Warning: Latch dram1:inst17\|mem\[1\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[5\]\[5\] " "Warning: Latch dram1:inst17\|mem\[5\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[11\]\[5\] " "Warning: Latch dram1:inst17\|mem\[11\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[3\]\[5\] " "Warning: Latch dram1:inst17\|mem\[3\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[7\]\[5\] " "Warning: Latch dram1:inst17\|mem\[7\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[0\]\[5\] " "Warning: Latch dram1:inst17\|mem\[0\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[8\]\[5\] " "Warning: Latch dram1:inst17\|mem\[8\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[10\]\[4\] " "Warning: Latch dram1:inst17\|mem\[10\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[4\]\[4\] " "Warning: Latch dram1:inst17\|mem\[4\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[2\]\[4\] " "Warning: Latch dram1:inst17\|mem\[2\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[6\]\[4\] " "Warning: Latch dram1:inst17\|mem\[6\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[9\]\[4\] " "Warning: Latch dram1:inst17\|mem\[9\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[1\]\[4\] " "Warning: Latch dram1:inst17\|mem\[1\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[5\]\[4\] " "Warning: Latch dram1:inst17\|mem\[5\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[11\]\[4\] " "Warning: Latch dram1:inst17\|mem\[11\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[3\]\[4\] " "Warning: Latch dram1:inst17\|mem\[3\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[7\]\[4\] " "Warning: Latch dram1:inst17\|mem\[7\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[0\]\[4\] " "Warning: Latch dram1:inst17\|mem\[0\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[8\]\[4\] " "Warning: Latch dram1:inst17\|mem\[8\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[9\]\[3\] " "Warning: Latch dram1:inst17\|mem\[9\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[10\]\[3\] " "Warning: Latch dram1:inst17\|mem\[10\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[4\]\[3\] " "Warning: Latch dram1:inst17\|mem\[4\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[2\]\[3\] " "Warning: Latch dram1:inst17\|mem\[2\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[6\]\[3\] " "Warning: Latch dram1:inst17\|mem\[6\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[1\]\[3\] " "Warning: Latch dram1:inst17\|mem\[1\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[5\]\[3\] " "Warning: Latch dram1:inst17\|mem\[5\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[11\]\[3\] " "Warning: Latch dram1:inst17\|mem\[11\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[3\]\[3\] " "Warning: Latch dram1:inst17\|mem\[3\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[7\]\[3\] " "Warning: Latch dram1:inst17\|mem\[7\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[0\]\[3\] " "Warning: Latch dram1:inst17\|mem\[0\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[8\]\[3\] " "Warning: Latch dram1:inst17\|mem\[8\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[10\]\[2\] " "Warning: Latch dram1:inst17\|mem\[10\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[4\]\[2\] " "Warning: Latch dram1:inst17\|mem\[4\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[2\]\[2\] " "Warning: Latch dram1:inst17\|mem\[2\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[6\]\[2\] " "Warning: Latch dram1:inst17\|mem\[6\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[9\]\[2\] " "Warning: Latch dram1:inst17\|mem\[9\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[1\]\[2\] " "Warning: Latch dram1:inst17\|mem\[1\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[5\]\[2\] " "Warning: Latch dram1:inst17\|mem\[5\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[11\]\[2\] " "Warning: Latch dram1:inst17\|mem\[11\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[3\]\[2\] " "Warning: Latch dram1:inst17\|mem\[3\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[7\]\[2\] " "Warning: Latch dram1:inst17\|mem\[7\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[0\]\[2\] " "Warning: Latch dram1:inst17\|mem\[0\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[8\]\[2\] " "Warning: Latch dram1:inst17\|mem\[8\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[9\]\[1\] " "Warning: Latch dram1:inst17\|mem\[9\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[10\]\[1\] " "Warning: Latch dram1:inst17\|mem\[10\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[4\]\[1\] " "Warning: Latch dram1:inst17\|mem\[4\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[2\]\[1\] " "Warning: Latch dram1:inst17\|mem\[2\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[6\]\[1\] " "Warning: Latch dram1:inst17\|mem\[6\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[1\]\[1\] " "Warning: Latch dram1:inst17\|mem\[1\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[5\]\[1\] " "Warning: Latch dram1:inst17\|mem\[5\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[11\]\[1\] " "Warning: Latch dram1:inst17\|mem\[11\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[3\]\[1\] " "Warning: Latch dram1:inst17\|mem\[3\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[7\]\[1\] " "Warning: Latch dram1:inst17\|mem\[7\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[0\]\[1\] " "Warning: Latch dram1:inst17\|mem\[0\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[8\]\[1\] " "Warning: Latch dram1:inst17\|mem\[8\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[10\]\[0\] " "Warning: Latch dram1:inst17\|mem\[10\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[4\]\[0\] " "Warning: Latch dram1:inst17\|mem\[4\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[2\]\[0\] " "Warning: Latch dram1:inst17\|mem\[2\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[6\]\[0\] " "Warning: Latch dram1:inst17\|mem\[6\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[9\]\[0\] " "Warning: Latch dram1:inst17\|mem\[9\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[1\]\[0\] " "Warning: Latch dram1:inst17\|mem\[1\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[5\]\[0\] " "Warning: Latch dram1:inst17\|mem\[5\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[11\]\[0\] " "Warning: Latch dram1:inst17\|mem\[11\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[3\]\[0\] " "Warning: Latch dram1:inst17\|mem\[3\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[7\]\[0\] " "Warning: Latch dram1:inst17\|mem\[7\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[0\]\[0\] " "Warning: Latch dram1:inst17\|mem\[0\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dram1:inst17\|mem\[8\]\[0\] " "Warning: Latch dram1:inst17\|mem\[8\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst6\|wr " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst6\|wr" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0}  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "reg_data1\[7\] GND " "Warning: Pin \"reg_data1\[7\]\" stuck at GND" {  } { { "cpu1.bdf" "" { Schematic "E:/Quartus5/file/week9/cpu/cpu1.bdf" { { 168 2144 2320 184 "reg_data1\[7..0\]" "" } } } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "reg_data1\[3\] GND " "Warning: Pin \"reg_data1\[3\]\" stuck at GND" {  } { { "cpu1.bdf" "" { Schematic "E:/Quartus5/file/week9/cpu/cpu1.bdf" { { 168 2144 2320 184 "reg_data1\[7..0\]" "" } } } }  } 0}  } {  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "626 " "Info: Implemented 626 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "20 " "Info: Implemented 20 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "600 " "Info: Implemented 600 logic cells" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 281 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 281 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 04 17:24:37 2020 " "Info: Processing ended: Thu Jun 04 17:24:37 2020" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0}  } {  } 0}
