# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab8_3_2.srcs/sources_1/imports/sources_1/imports/new/bcdto7segment_dataflow.v" \
"../../../../lab8_3_2.srcs/sources_1/imports/sources_1/imports/new/clk_divider.v" \
"../../../../lab8_3_2.srcs/sources_1/new/counter.v" \
"../../../../lab8_3_2.srcs/sources_1/imports/sources_1/new/stopwatch.v" \
"../../../../lab8_3_2.srcs/sources_1/imports/sources_1/imports/new/testbench7_2_1.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
