{"vcs1":{"timestamp_begin":1768546456.235835179, "rt":3.22, "ut":2.40, "st":0.30}}
{"vcselab":{"timestamp_begin":1768546459.554630243, "rt":0.83, "ut":0.26, "st":0.23}}
{"link":{"timestamp_begin":1768546460.475626513, "rt":0.53, "ut":0.17, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1768546455.616123652}
{"VCS_COMP_START_TIME": 1768546455.616123652}
{"VCS_COMP_END_TIME": 1768547828.126985767}
{"VCS_USER_OPTIONS": "-sverilog testbed_dwconv.sv -R -full64 -debug_access+all +v2k +define+RTL -P /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/novas.tab /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/pli.a"}
{"vcs1": {"peak_mem": 331724}}
{"stitch_vcselab": {"peak_mem": 231540}}
