`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 02/16/2024 12:09:21 AM
// Design Name: 
// Module Name: Basic4BitCounter
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module Basic4BitCounter(
    input clk,
    output reg [3:0] q 
    );
    
//    counter4bit counter0(clk, q[3:0]);
endmodule



//module counter4bit(
//    input clk,
//    output reg [3:0] q
//    );
    
//initial begin
//    q = 0;
//end

//always @ (posedge clk) begin
//    q = q + 1;
//end

//endmodule
