{
  "creator": "Yosys 0.41+24 (git sha1 75f01ccee, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)",
  "modules": {
    "segment7": {
      "attributes": {
        "hdlname": "segment7",
        "top": "00000000000000000000000000000001",
        "src": "svLDL.v:89.1-137.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "data": {
          "direction": "input",
          "bits": [ 3, 4, 5, 6 ]
        },
        "seg": {
          "direction": "output",
          "bits": [ 7, 8, 9, 10, 11, 12, 13, 14 ]
        }
      },
      "cells": {
        "$auto$proc_rom.cc:155:do_switch$3": {
          "hide_name": 1,
          "type": "$mem_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000000100",
            "INIT": "01110001011110010101111000111001011111000111011101100111011111110000011101111101011011010110011001001111010110110000011000111111",
            "MEMID": "$auto$proc_rom.cc:155:do_switch$3",
            "OFFSET": "00000000000000000000000000000000",
            "RD_ARST_VALUE": "xxxxxxxx",
            "RD_CE_OVER_SRST": "0",
            "RD_CLK_ENABLE": "0",
            "RD_CLK_POLARITY": "1",
            "RD_COLLISION_X_MASK": "0",
            "RD_INIT_VALUE": "xxxxxxxx",
            "RD_PORTS": "00000000000000000000000000000001",
            "RD_SRST_VALUE": "xxxxxxxx",
            "RD_TRANSPARENCY_MASK": "0",
            "RD_WIDE_CONTINUATION": "0",
            "SIZE": "00000000000000000000000000010000",
            "WIDTH": "00000000000000000000000000001000",
            "WR_CLK_ENABLE": "0",
            "WR_CLK_POLARITY": "0",
            "WR_PORTS": "00000000000000000000000000000000",
            "WR_PRIORITY_MASK": "0",
            "WR_WIDE_CONTINUATION": "0"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "svLDL.v:100.9-135.16"
          },
          "port_directions": {
            "RD_ADDR": "input",
            "RD_ARST": "input",
            "RD_CLK": "input",
            "RD_DATA": "output",
            "RD_EN": "input",
            "RD_SRST": "input",
            "WR_ADDR": "input",
            "WR_CLK": "input",
            "WR_DATA": "input",
            "WR_EN": "input"
          },
          "connections": {
            "RD_ADDR": [ 3, 4, 5, 6 ],
            "RD_ARST": [ "0" ],
            "RD_CLK": [ "x" ],
            "RD_DATA": [ 15, 16, 17, 18, 19, 20, 21, 22 ],
            "RD_EN": [ "1" ],
            "RD_SRST": [ "0" ],
            "WR_ADDR": [ ],
            "WR_CLK": [ ],
            "WR_DATA": [ ],
            "WR_EN": [ ]
          }
        },
        "$procdff$7": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "svLDL.v:99.5-136.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 15, 16, 17, 18, 19, 20, 21, 22 ],
            "Q": [ 7, 8, 9, 10, 11, 12, 13, 14 ]
          }
        }
      },
      "netnames": {
        "$0\\op[7:0]": {
          "hide_name": 1,
          "bits": [ 15, 16, 17, 18, 19, 20, 21, 22 ],
          "attributes": {
            "src": "svLDL.v:99.5-136.8"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "svLDL.v:90.23-90.26"
          }
        },
        "data": {
          "hide_name": 0,
          "bits": [ 3, 4, 5, 6 ],
          "attributes": {
            "src": "svLDL.v:91.33-91.37"
          }
        },
        "op": {
          "hide_name": 0,
          "bits": [ 7, 8, 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "svLDL.v:95.15-95.17"
          }
        },
        "seg": {
          "hide_name": 0,
          "bits": [ 7, 8, 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "svLDL.v:92.35-92.38"
          }
        }
      }
    }
  }
}
