Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Oct  2 13:44:46 2022
| Host         : LAPTOP-M3DNELKA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_top_U_timing_summary_routed.rpt -pb fpga_top_U_timing_summary_routed.pb -rpx fpga_top_U_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_top_U
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                             Violations  
---------  --------  ------------------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                            3           
TIMING-18  Warning   Missing input or output delay                           5           
TIMING-20  Warning   Non-clocked latch                                       1           
XDCC-1     Warning   Scoped Clock constraint overwritten with the same name  1           
LATCH-1    Advisory  Existing latches in the design                          1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: rst (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Series_recombination_loop/FFT_RESET_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.574        0.000                      0                16814        0.013        0.000                      0                16814        3.000        0.000                       0                  8227  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100M              {0.000 5.000}      10.000          100.000         
  clk_sys_clk_wiz_0   {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100M                                                                                                                                                                3.000        0.000                       0                     1  
  clk_sys_clk_wiz_0         0.574        0.000                      0                15857        0.013        0.000                      0                15857        4.020        0.000                       0                  8223  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_sys_clk_wiz_0  clk_sys_clk_wiz_0        3.045        0.000                      0                  957        0.856        0.000                      0                  957  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_sys_clk_wiz_0                       
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_sys_clk_wiz_0   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100M
  To Clock:  clk_100M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_sys_clk_wiz_0
  To Clock:  clk_sys_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.574ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.349ns  (logic 3.263ns (34.900%)  route 6.086ns (65.100%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 8.571 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.562    -0.905    Series_recombination_loop/clk_sys
    SLICE_X47Y34         FDRE                                         r  Series_recombination_loop/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.486 f  Series_recombination_loop/FSM_onehot_state_reg[1]/Q
                         net (fo=69, routed)          1.020     0.534    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/state_reg[0]
    SLICE_X47Y26         LUT2 (Prop_lut2_I1_O)        0.325     0.859 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/ord_diffis[30]_i_1__0/O
                         net (fo=477, routed)         1.671     2.531    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/ord_diffis
    SLICE_X15Y3          LUT5 (Prop_lut5_I4_O)        0.326     2.857 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[37]_i_4__0/O
                         net (fo=1, routed)           0.000     2.857    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[37]_i_4__0_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.389 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[37]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.389    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[37]_i_2__0_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.503 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[38]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     3.503    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[38]_i_3__0_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.617 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[14]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     3.617    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[14]_i_4__0_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.731 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     3.731    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_13__0_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.845 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     3.845    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_16__0_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.179 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_15__0/O[1]
                         net (fo=1, routed)           0.957     5.136    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_15__0_n_6
    SLICE_X14Y4          LUT4 (Prop_lut4_I0_O)        0.303     5.439 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[34]_i_6__0/O
                         net (fo=2, routed)           0.801     6.240    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[34]_i_6__0_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I1_O)        0.124     6.364 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[34]_i_2__0/O
                         net (fo=7, routed)           0.595     6.959    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[34]_i_2__0_n_0
    SLICE_X9Y4           LUT3 (Prop_lut3_I0_O)        0.118     7.077 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[38]_i_2__0/O
                         net (fo=20, routed)          1.042     8.119    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_reg[7]_0
    SLICE_X3Y3           LUT5 (Prop_lut5_I0_O)        0.326     8.445 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[37]_i_1__0/O
                         net (fo=1, routed)           0.000     8.445    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTs[37]
    SLICE_X3Y3           FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.522     8.571    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X3Y3           FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[37]/C
                         clock pessimism              0.492     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X3Y3           FDCE (Setup_fdce_C_D)        0.031     9.019    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[37]
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                          -8.445    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.590ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.376ns  (logic 3.095ns (33.009%)  route 6.281ns (66.991%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.562    -0.905    Series_recombination_loop/clk_sys
    SLICE_X47Y34         FDRE                                         r  Series_recombination_loop/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.486 f  Series_recombination_loop/FSM_onehot_state_reg[1]/Q
                         net (fo=69, routed)          1.020     0.534    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/state_reg[0]
    SLICE_X47Y26         LUT2 (Prop_lut2_I1_O)        0.325     0.859 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/ord_diffis[30]_i_1__0/O
                         net (fo=477, routed)         1.671     2.531    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/ord_diffis
    SLICE_X15Y3          LUT5 (Prop_lut5_I4_O)        0.326     2.857 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[37]_i_4__0/O
                         net (fo=1, routed)           0.000     2.857    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[37]_i_4__0_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.389 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[37]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.389    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[37]_i_2__0_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.503 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[38]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     3.503    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[38]_i_3__0_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.617 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[14]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     3.617    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[14]_i_4__0_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.731 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     3.731    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_13__0_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.845 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     3.845    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_16__0_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.179 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_15__0/O[1]
                         net (fo=1, routed)           0.957     5.136    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_15__0_n_6
    SLICE_X14Y4          LUT4 (Prop_lut4_I0_O)        0.303     5.439 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[34]_i_6__0/O
                         net (fo=2, routed)           0.801     6.240    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[34]_i_6__0_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I1_O)        0.124     6.364 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[34]_i_2__0/O
                         net (fo=7, routed)           0.595     6.959    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[34]_i_2__0_n_0
    SLICE_X9Y4           LUT2 (Prop_lut2_I1_O)        0.124     7.083 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[22]_i_3__0/O
                         net (fo=13, routed)          1.237     8.320    DFTBD_RAMs/DFTss_reg[7]_0
    SLICE_X4Y2           LUT3 (Prop_lut3_I1_O)        0.152     8.472 r  DFTBD_RAMs/DFTss[7]_i_1__0/O
                         net (fo=1, routed)           0.000     8.472    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[31]_0[0]
    SLICE_X4Y2           FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.521     8.570    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X4Y2           FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[7]/C
                         clock pessimism              0.492     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X4Y2           FDCE (Setup_fdce_C_D)        0.075     9.062    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[7]
  -------------------------------------------------------------------
                         required time                          9.062    
                         arrival time                          -8.472    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.594ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.327ns  (logic 3.263ns (34.984%)  route 6.064ns (65.016%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.562    -0.905    Series_recombination_loop/clk_sys
    SLICE_X47Y34         FDRE                                         r  Series_recombination_loop/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.486 f  Series_recombination_loop/FSM_onehot_state_reg[1]/Q
                         net (fo=69, routed)          1.020     0.534    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/state_reg[0]
    SLICE_X47Y26         LUT2 (Prop_lut2_I1_O)        0.325     0.859 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/ord_diffis[30]_i_1__0/O
                         net (fo=477, routed)         1.671     2.531    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/ord_diffis
    SLICE_X15Y3          LUT5 (Prop_lut5_I4_O)        0.326     2.857 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[37]_i_4__0/O
                         net (fo=1, routed)           0.000     2.857    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[37]_i_4__0_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.389 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[37]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.389    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[37]_i_2__0_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.503 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[38]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     3.503    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[38]_i_3__0_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.617 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[14]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     3.617    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[14]_i_4__0_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.731 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     3.731    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_13__0_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.845 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     3.845    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_16__0_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.179 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_15__0/O[1]
                         net (fo=1, routed)           0.957     5.136    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_15__0_n_6
    SLICE_X14Y4          LUT4 (Prop_lut4_I0_O)        0.303     5.439 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[34]_i_6__0/O
                         net (fo=2, routed)           0.801     6.240    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[34]_i_6__0_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I1_O)        0.124     6.364 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[34]_i_2__0/O
                         net (fo=7, routed)           0.595     6.959    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[34]_i_2__0_n_0
    SLICE_X9Y4           LUT3 (Prop_lut3_I0_O)        0.118     7.077 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[38]_i_2__0/O
                         net (fo=20, routed)          1.019     8.096    DFTBD_RAMs/DFTss_reg[23]_0
    SLICE_X4Y2           LUT3 (Prop_lut3_I1_O)        0.326     8.422 r  DFTBD_RAMs/DFTss[11]_i_1__0/O
                         net (fo=1, routed)           0.000     8.422    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[31]_0[1]
    SLICE_X4Y2           FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.521     8.570    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X4Y2           FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[11]/C
                         clock pessimism              0.492     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X4Y2           FDCE (Setup_fdce_C_D)        0.029     9.016    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[11]
  -------------------------------------------------------------------
                         required time                          9.016    
                         arrival time                          -8.422    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.206ns  (logic 3.263ns (35.446%)  route 5.943ns (64.554%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 8.569 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.562    -0.905    Series_recombination_loop/clk_sys
    SLICE_X47Y34         FDRE                                         r  Series_recombination_loop/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.486 f  Series_recombination_loop/FSM_onehot_state_reg[1]/Q
                         net (fo=69, routed)          1.020     0.534    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/state_reg[0]
    SLICE_X47Y26         LUT2 (Prop_lut2_I1_O)        0.325     0.859 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/ord_diffis[30]_i_1__0/O
                         net (fo=477, routed)         1.671     2.531    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/ord_diffis
    SLICE_X15Y3          LUT5 (Prop_lut5_I4_O)        0.326     2.857 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[37]_i_4__0/O
                         net (fo=1, routed)           0.000     2.857    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[37]_i_4__0_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.389 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[37]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.389    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[37]_i_2__0_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.503 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[38]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     3.503    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[38]_i_3__0_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.617 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[14]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     3.617    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[14]_i_4__0_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.731 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     3.731    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_13__0_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.845 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     3.845    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_16__0_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.179 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_15__0/O[1]
                         net (fo=1, routed)           0.957     5.136    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_15__0_n_6
    SLICE_X14Y4          LUT4 (Prop_lut4_I0_O)        0.303     5.439 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[34]_i_6__0/O
                         net (fo=2, routed)           0.801     6.240    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[34]_i_6__0_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I1_O)        0.124     6.364 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[34]_i_2__0/O
                         net (fo=7, routed)           0.595     6.959    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[34]_i_2__0_n_0
    SLICE_X9Y4           LUT3 (Prop_lut3_I0_O)        0.118     7.077 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[38]_i_2__0/O
                         net (fo=20, routed)          0.898     7.975    DFTBD_RAMs/DFTss_reg[23]_0
    SLICE_X4Y4           LUT4 (Prop_lut4_I2_O)        0.326     8.301 r  DFTBD_RAMs/DFTss[23]_i_1__0/O
                         net (fo=1, routed)           0.000     8.301    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[31]_0[3]
    SLICE_X4Y4           FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.520     8.569    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X4Y4           FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[23]/C
                         clock pessimism              0.492     9.060    
                         clock uncertainty           -0.074     8.986    
    SLICE_X4Y4           FDCE (Setup_fdce_C_D)        0.029     9.015    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[23]
  -------------------------------------------------------------------
                         required time                          9.015    
                         arrival time                          -8.301    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.194ns  (logic 3.263ns (35.489%)  route 5.931ns (64.511%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 8.569 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.562    -0.905    Series_recombination_loop/clk_sys
    SLICE_X47Y34         FDRE                                         r  Series_recombination_loop/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.486 f  Series_recombination_loop/FSM_onehot_state_reg[1]/Q
                         net (fo=69, routed)          1.020     0.534    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/state_reg[0]
    SLICE_X47Y26         LUT2 (Prop_lut2_I1_O)        0.325     0.859 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/ord_diffis[30]_i_1__0/O
                         net (fo=477, routed)         1.671     2.531    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/ord_diffis
    SLICE_X15Y3          LUT5 (Prop_lut5_I4_O)        0.326     2.857 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[37]_i_4__0/O
                         net (fo=1, routed)           0.000     2.857    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[37]_i_4__0_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.389 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[37]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.389    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[37]_i_2__0_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.503 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[38]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     3.503    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[38]_i_3__0_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.617 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[14]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     3.617    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[14]_i_4__0_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.731 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     3.731    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_13__0_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.845 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     3.845    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_16__0_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.179 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_15__0/O[1]
                         net (fo=1, routed)           0.957     5.136    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_15__0_n_6
    SLICE_X14Y4          LUT4 (Prop_lut4_I0_O)        0.303     5.439 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[34]_i_6__0/O
                         net (fo=2, routed)           0.801     6.240    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[34]_i_6__0_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I1_O)        0.124     6.364 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[34]_i_2__0/O
                         net (fo=7, routed)           0.595     6.959    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[34]_i_2__0_n_0
    SLICE_X9Y4           LUT3 (Prop_lut3_I0_O)        0.118     7.077 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[38]_i_2__0/O
                         net (fo=20, routed)          0.887     7.964    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_reg[7]_0
    SLICE_X4Y4           LUT4 (Prop_lut4_I2_O)        0.326     8.290 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[29]_i_1__0/O
                         net (fo=1, routed)           0.000     8.290    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTs[29]
    SLICE_X4Y4           FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.520     8.569    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X4Y4           FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[29]/C
                         clock pessimism              0.492     9.060    
                         clock uncertainty           -0.074     8.986    
    SLICE_X4Y4           FDCE (Setup_fdce_C_D)        0.031     9.017    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[29]
  -------------------------------------------------------------------
                         required time                          9.017    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.232ns  (logic 3.289ns (35.628%)  route 5.943ns (64.372%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 8.569 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.562    -0.905    Series_recombination_loop/clk_sys
    SLICE_X47Y34         FDRE                                         r  Series_recombination_loop/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.486 f  Series_recombination_loop/FSM_onehot_state_reg[1]/Q
                         net (fo=69, routed)          1.020     0.534    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/state_reg[0]
    SLICE_X47Y26         LUT2 (Prop_lut2_I1_O)        0.325     0.859 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/ord_diffis[30]_i_1__0/O
                         net (fo=477, routed)         1.671     2.531    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/ord_diffis
    SLICE_X15Y3          LUT5 (Prop_lut5_I4_O)        0.326     2.857 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[37]_i_4__0/O
                         net (fo=1, routed)           0.000     2.857    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[37]_i_4__0_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.389 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[37]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.389    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[37]_i_2__0_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.503 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[38]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     3.503    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[38]_i_3__0_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.617 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[14]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     3.617    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[14]_i_4__0_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.731 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     3.731    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_13__0_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.845 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     3.845    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_16__0_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.179 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_15__0/O[1]
                         net (fo=1, routed)           0.957     5.136    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_15__0_n_6
    SLICE_X14Y4          LUT4 (Prop_lut4_I0_O)        0.303     5.439 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[34]_i_6__0/O
                         net (fo=2, routed)           0.801     6.240    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[34]_i_6__0_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I1_O)        0.124     6.364 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[34]_i_2__0/O
                         net (fo=7, routed)           0.595     6.959    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[34]_i_2__0_n_0
    SLICE_X9Y4           LUT3 (Prop_lut3_I0_O)        0.118     7.077 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[38]_i_2__0/O
                         net (fo=20, routed)          0.898     7.975    DFTBD_RAMs/DFTss_reg[23]_0
    SLICE_X4Y4           LUT4 (Prop_lut4_I2_O)        0.352     8.327 r  DFTBD_RAMs/DFTss[24]_i_1__0/O
                         net (fo=1, routed)           0.000     8.327    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[31]_0[4]
    SLICE_X4Y4           FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.520     8.569    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X4Y4           FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[24]/C
                         clock pessimism              0.492     9.060    
                         clock uncertainty           -0.074     8.986    
    SLICE_X4Y4           FDCE (Setup_fdce_C_D)        0.075     9.061    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[24]
  -------------------------------------------------------------------
                         required time                          9.061    
                         arrival time                          -8.327    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.745ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.220ns  (logic 3.289ns (35.671%)  route 5.931ns (64.329%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 8.569 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.562    -0.905    Series_recombination_loop/clk_sys
    SLICE_X47Y34         FDRE                                         r  Series_recombination_loop/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.486 f  Series_recombination_loop/FSM_onehot_state_reg[1]/Q
                         net (fo=69, routed)          1.020     0.534    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/state_reg[0]
    SLICE_X47Y26         LUT2 (Prop_lut2_I1_O)        0.325     0.859 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/ord_diffis[30]_i_1__0/O
                         net (fo=477, routed)         1.671     2.531    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/ord_diffis
    SLICE_X15Y3          LUT5 (Prop_lut5_I4_O)        0.326     2.857 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[37]_i_4__0/O
                         net (fo=1, routed)           0.000     2.857    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[37]_i_4__0_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.389 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[37]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.389    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[37]_i_2__0_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.503 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[38]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     3.503    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[38]_i_3__0_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.617 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[14]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     3.617    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[14]_i_4__0_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.731 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     3.731    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_13__0_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.845 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     3.845    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_16__0_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.179 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_15__0/O[1]
                         net (fo=1, routed)           0.957     5.136    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_15__0_n_6
    SLICE_X14Y4          LUT4 (Prop_lut4_I0_O)        0.303     5.439 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[34]_i_6__0/O
                         net (fo=2, routed)           0.801     6.240    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[34]_i_6__0_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I1_O)        0.124     6.364 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[34]_i_2__0/O
                         net (fo=7, routed)           0.595     6.959    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[34]_i_2__0_n_0
    SLICE_X9Y4           LUT3 (Prop_lut3_I0_O)        0.118     7.077 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[38]_i_2__0/O
                         net (fo=20, routed)          0.887     7.964    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_reg[7]_0
    SLICE_X4Y4           LUT4 (Prop_lut4_I0_O)        0.352     8.316 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[38]_i_1__0/O
                         net (fo=1, routed)           0.000     8.316    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTs[38]
    SLICE_X4Y4           FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.520     8.569    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X4Y4           FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[38]/C
                         clock pessimism              0.492     9.060    
                         clock uncertainty           -0.074     8.986    
    SLICE_X4Y4           FDCE (Setup_fdce_C_D)        0.075     9.061    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[38]
  -------------------------------------------------------------------
                         required time                          9.061    
                         arrival time                          -8.316    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.748ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.173ns  (logic 3.263ns (35.570%)  route 5.910ns (64.430%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 8.569 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.562    -0.905    Series_recombination_loop/clk_sys
    SLICE_X47Y34         FDRE                                         r  Series_recombination_loop/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.486 f  Series_recombination_loop/FSM_onehot_state_reg[1]/Q
                         net (fo=69, routed)          1.020     0.534    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/state_reg[0]
    SLICE_X47Y26         LUT2 (Prop_lut2_I1_O)        0.325     0.859 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/ord_diffis[30]_i_1__0/O
                         net (fo=477, routed)         1.671     2.531    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/ord_diffis
    SLICE_X15Y3          LUT5 (Prop_lut5_I4_O)        0.326     2.857 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[37]_i_4__0/O
                         net (fo=1, routed)           0.000     2.857    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[37]_i_4__0_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.389 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[37]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.389    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[37]_i_2__0_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.503 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[38]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     3.503    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[38]_i_3__0_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.617 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[14]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     3.617    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[14]_i_4__0_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.731 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     3.731    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_13__0_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.845 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     3.845    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_16__0_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.179 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_15__0/O[1]
                         net (fo=1, routed)           0.957     5.136    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_15__0_n_6
    SLICE_X14Y4          LUT4 (Prop_lut4_I0_O)        0.303     5.439 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[34]_i_6__0/O
                         net (fo=2, routed)           0.801     6.240    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[34]_i_6__0_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I1_O)        0.124     6.364 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[34]_i_2__0/O
                         net (fo=7, routed)           0.595     6.959    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[34]_i_2__0_n_0
    SLICE_X9Y4           LUT3 (Prop_lut3_I0_O)        0.118     7.077 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[38]_i_2__0/O
                         net (fo=20, routed)          0.866     7.943    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_reg[7]_0
    SLICE_X4Y3           LUT3 (Prop_lut3_I1_O)        0.326     8.269 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[12]_i_1__0/O
                         net (fo=1, routed)           0.000     8.269    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTs[12]
    SLICE_X4Y3           FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.520     8.569    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X4Y3           FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[12]/C
                         clock pessimism              0.492     9.060    
                         clock uncertainty           -0.074     8.986    
    SLICE_X4Y3           FDCE (Setup_fdce_C_D)        0.031     9.017    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[12]
  -------------------------------------------------------------------
                         required time                          9.017    
                         arrival time                          -8.269    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.754ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.214ns  (logic 3.263ns (35.415%)  route 5.951ns (64.585%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 8.569 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.562    -0.905    Series_recombination_loop/clk_sys
    SLICE_X47Y34         FDRE                                         r  Series_recombination_loop/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.486 f  Series_recombination_loop/FSM_onehot_state_reg[1]/Q
                         net (fo=69, routed)          1.020     0.534    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/state_reg[0]
    SLICE_X47Y26         LUT2 (Prop_lut2_I1_O)        0.325     0.859 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/ord_diffis[30]_i_1__0/O
                         net (fo=477, routed)         1.671     2.531    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/ord_diffis
    SLICE_X15Y3          LUT5 (Prop_lut5_I4_O)        0.326     2.857 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[37]_i_4__0/O
                         net (fo=1, routed)           0.000     2.857    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[37]_i_4__0_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.389 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[37]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.389    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[37]_i_2__0_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.503 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[38]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     3.503    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[38]_i_3__0_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.617 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[14]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     3.617    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[14]_i_4__0_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.731 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     3.731    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_13__0_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.845 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     3.845    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_16__0_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.179 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_15__0/O[1]
                         net (fo=1, routed)           0.957     5.136    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_15__0_n_6
    SLICE_X14Y4          LUT4 (Prop_lut4_I0_O)        0.303     5.439 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[34]_i_6__0/O
                         net (fo=2, routed)           0.801     6.240    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[34]_i_6__0_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I1_O)        0.124     6.364 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[34]_i_2__0/O
                         net (fo=7, routed)           0.595     6.959    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[34]_i_2__0_n_0
    SLICE_X9Y4           LUT3 (Prop_lut3_I0_O)        0.118     7.077 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[38]_i_2__0/O
                         net (fo=20, routed)          0.906     7.983    DFTBD_RAMs/DFTss_reg[23]_0
    SLICE_X6Y3           LUT4 (Prop_lut4_I2_O)        0.326     8.309 r  DFTBD_RAMs/DFTss[28]_i_1__0/O
                         net (fo=1, routed)           0.000     8.309    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[31]_0[7]
    SLICE_X6Y3           FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.520     8.569    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X6Y3           FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[28]/C
                         clock pessimism              0.492     9.060    
                         clock uncertainty           -0.074     8.986    
    SLICE_X6Y3           FDCE (Setup_fdce_C_D)        0.077     9.063    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[28]
  -------------------------------------------------------------------
                         required time                          9.063    
                         arrival time                          -8.309    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.211ns  (logic 3.263ns (35.427%)  route 5.948ns (64.574%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 8.569 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.562    -0.905    Series_recombination_loop/clk_sys
    SLICE_X47Y34         FDRE                                         r  Series_recombination_loop/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.486 f  Series_recombination_loop/FSM_onehot_state_reg[1]/Q
                         net (fo=69, routed)          1.020     0.534    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/state_reg[0]
    SLICE_X47Y26         LUT2 (Prop_lut2_I1_O)        0.325     0.859 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/ord_diffis[30]_i_1__0/O
                         net (fo=477, routed)         1.671     2.531    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/ord_diffis
    SLICE_X15Y3          LUT5 (Prop_lut5_I4_O)        0.326     2.857 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[37]_i_4__0/O
                         net (fo=1, routed)           0.000     2.857    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[37]_i_4__0_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.389 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[37]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.389    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[37]_i_2__0_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.503 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[38]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     3.503    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[38]_i_3__0_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.617 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[14]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     3.617    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[14]_i_4__0_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.731 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     3.731    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_13__0_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.845 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     3.845    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_16__0_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.179 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_15__0/O[1]
                         net (fo=1, routed)           0.957     5.136    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[34]_i_15__0_n_6
    SLICE_X14Y4          LUT4 (Prop_lut4_I0_O)        0.303     5.439 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[34]_i_6__0/O
                         net (fo=2, routed)           0.801     6.240    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[34]_i_6__0_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I1_O)        0.124     6.364 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[34]_i_2__0/O
                         net (fo=7, routed)           0.595     6.959    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[34]_i_2__0_n_0
    SLICE_X9Y4           LUT3 (Prop_lut3_I0_O)        0.118     7.077 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[38]_i_2__0/O
                         net (fo=20, routed)          0.903     7.980    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_reg[7]_0
    SLICE_X6Y3           LUT4 (Prop_lut4_I1_O)        0.326     8.306 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss[22]_i_1__0/O
                         net (fo=1, routed)           0.000     8.306    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTs[22]
    SLICE_X6Y3           FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.520     8.569    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X6Y3           FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[22]/C
                         clock pessimism              0.492     9.060    
                         clock uncertainty           -0.074     8.986    
    SLICE_X6Y3           FDCE (Setup_fdce_C_D)        0.081     9.067    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[22]
  -------------------------------------------------------------------
                         required time                          9.067    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                  0.761    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 inputs/Mic_shift_reg_input_reg[1407]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/Mic_shift_reg_input_reg[1406]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.608%)  route 0.198ns (58.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.558    -0.589    inputs/clk_sys
    SLICE_X39Y31         FDCE                                         r  inputs/Mic_shift_reg_input_reg[1407]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  inputs/Mic_shift_reg_input_reg[1407]/Q
                         net (fo=1, routed)           0.198    -0.250    inputs/p_1_in[7551]
    SLICE_X34Y32         FDCE                                         r  inputs/Mic_shift_reg_input_reg[1406]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.825    -0.830    inputs/clk_sys
    SLICE_X34Y32         FDCE                                         r  inputs/Mic_shift_reg_input_reg[1406]/C
                         clock pessimism              0.503    -0.327    
    SLICE_X34Y32         FDCE (Hold_fdce_C_D)         0.064    -0.263    inputs/Mic_shift_reg_input_reg[1406]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 inputs/Mic_shift_reg_input_reg[639]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/Mic_shift_reg_input_reg[638]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.045%)  route 0.192ns (59.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.563    -0.584    inputs/clk_sys
    SLICE_X11Y50         FDCE                                         r  inputs/Mic_shift_reg_input_reg[639]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDCE (Prop_fdce_C_Q)         0.128    -0.456 r  inputs/Mic_shift_reg_input_reg[639]/Q
                         net (fo=2, routed)           0.192    -0.264    inputs/p_1_in[6783]
    SLICE_X11Y49         FDCE                                         r  inputs/Mic_shift_reg_input_reg[638]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.839    -0.816    inputs/clk_sys
    SLICE_X11Y49         FDCE                                         r  inputs/Mic_shift_reg_input_reg[638]/C
                         clock pessimism              0.508    -0.308    
    SLICE_X11Y49         FDCE (Hold_fdce_C_D)         0.023    -0.285    inputs/Mic_shift_reg_input_reg[638]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 inputs/Mic_shift_reg_input_reg[927]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/shift_reg_buffer_reg[5023]_srl2_inputs_shift_reg_buffer_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.652%)  route 0.212ns (62.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.555    -0.592    inputs/clk_sys
    SLICE_X35Y29         FDCE                                         r  inputs/Mic_shift_reg_input_reg[927]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDCE (Prop_fdce_C_Q)         0.128    -0.464 r  inputs/Mic_shift_reg_input_reg[927]/Q
                         net (fo=2, routed)           0.212    -0.252    inputs/p_1_in[7071]
    SLICE_X38Y28         SRL16E                                       r  inputs/shift_reg_buffer_reg[5023]_srl2_inputs_shift_reg_buffer_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.822    -0.833    inputs/clk_sys
    SLICE_X38Y28         SRL16E                                       r  inputs/shift_reg_buffer_reg[5023]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
                         clock pessimism              0.503    -0.330    
    SLICE_X38Y28         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056    -0.274    inputs/shift_reg_buffer_reg[5023]_srl2_inputs_shift_reg_buffer_reg_c_0
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/step2_S_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outR2_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.361%)  route 0.217ns (60.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.561    -0.586    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X36Y15         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/step2_S_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/step2_S_reg[18]/Q
                         net (fo=1, routed)           0.217    -0.228    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/step2_S[18]
    SLICE_X33Y17         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outR2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.826    -0.829    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X33Y17         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outR2_reg[18]/C
                         clock pessimism              0.503    -0.326    
    SLICE_X33Y17         FDCE (Hold_fdce_C_D)         0.075    -0.251    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outR2_reg[18]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/step2_S_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outR2_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.211%)  route 0.210ns (59.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.561    -0.586    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X36Y13         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/step2_S_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/step2_S_reg[8]/Q
                         net (fo=1, routed)           0.210    -0.236    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/step2_S[8]
    SLICE_X34Y15         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outR2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.827    -0.828    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X34Y15         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outR2_reg[8]/C
                         clock pessimism              0.503    -0.325    
    SLICE_X34Y15         FDCE (Hold_fdce_C_D)         0.064    -0.261    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outR2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/step2_S_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outR2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.099%)  route 0.220ns (60.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.562    -0.585    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X36Y12         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/step2_S_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/step2_S_reg[5]/Q
                         net (fo=1, routed)           0.220    -0.225    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/step2_S[5]
    SLICE_X31Y13         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outR2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.829    -0.826    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X31Y13         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outR2_reg[5]/C
                         clock pessimism              0.503    -0.323    
    SLICE_X31Y13         FDCE (Hold_fdce_C_D)         0.070    -0.253    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outR2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 inputs/Mic_shift_reg_input_reg[664]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/shift_reg_buffer_reg[4760]_srl2_inputs_shift_reg_buffer_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.128ns (34.514%)  route 0.243ns (65.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.562    -0.585    inputs/clk_sys
    SLICE_X15Y54         FDCE                                         r  inputs/Mic_shift_reg_input_reg[664]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y54         FDCE (Prop_fdce_C_Q)         0.128    -0.457 r  inputs/Mic_shift_reg_input_reg[664]/Q
                         net (fo=2, routed)           0.243    -0.214    inputs/p_1_in[6808]
    SLICE_X14Y48         SRL16E                                       r  inputs/shift_reg_buffer_reg[4760]_srl2_inputs_shift_reg_buffer_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.839    -0.816    inputs/clk_sys
    SLICE_X14Y48         SRL16E                                       r  inputs/shift_reg_buffer_reg[4760]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
                         clock pessimism              0.508    -0.308    
    SLICE_X14Y48         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.244    inputs/shift_reg_buffer_reg[4760]_srl2_inputs_shift_reg_buffer_reg_c_0
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/step1_S_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.249ns (62.407%)  route 0.150ns (37.593%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.556    -0.591    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X35Y19         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S_reg[31]/Q
                         net (fo=1, routed)           0.150    -0.300    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S[31]
    SLICE_X37Y18         LUT2 (Prop_lut2_I1_O)        0.045    -0.255 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/step1_S[31]_i_2/O
                         net (fo=1, routed)           0.000    -0.255    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/step1_S[31]_i_2_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.192 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/step1_S_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.192    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/step1[31]
    SLICE_X37Y18         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/step1_S_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.825    -0.830    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X37Y18         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/step1_S_reg[31]/C
                         clock pessimism              0.503    -0.327    
    SLICE_X37Y18         FDCE (Hold_fdce_C_D)         0.105    -0.222    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/step1_S_reg[31]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/step2_S_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outR2_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.342%)  route 0.217ns (60.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.561    -0.586    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X36Y13         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/step2_S_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/step2_S_reg[9]/Q
                         net (fo=1, routed)           0.217    -0.228    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/step2_S[9]
    SLICE_X34Y15         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outR2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.827    -0.828    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X34Y15         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outR2_reg[9]/C
                         clock pessimism              0.503    -0.325    
    SLICE_X34Y15         FDCE (Hold_fdce_C_D)         0.064    -0.261    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outR2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_RAM1_UART/DATA_IN_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.356%)  route 0.233ns (55.644%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.561    -0.586    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X33Y13         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[27]/Q
                         net (fo=1, routed)           0.233    -0.212    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DATA_IN_reg[50][27]
    SLICE_X42Y14         LUT4 (Prop_lut4_I3_O)        0.045    -0.167 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DATA_IN[35]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    FFT_RAM1_UART/D[34]
    SLICE_X42Y14         FDCE                                         r  FFT_RAM1_UART/DATA_IN_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.830    -0.825    FFT_RAM1_UART/clk_sys
    SLICE_X42Y14         FDCE                                         r  FFT_RAM1_UART/DATA_IN_reg[35]/C
                         clock pessimism              0.503    -0.322    
    SLICE_X42Y14         FDCE (Hold_fdce_C_D)         0.121    -0.201    FFT_RAM1_UART/DATA_IN_reg[35]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y4       Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/mult1_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y6       Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/mult2_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y5       Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/mult3_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y3       Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/mult4_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y8       Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/mult1_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y5       Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/mult2_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y3       Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/mult3_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y4       Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/mult4_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X1Y0       Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X1Y1       Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y20     inputs/shift_reg_buffer_reg[4096]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y20     inputs/shift_reg_buffer_reg[4096]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y20     inputs/shift_reg_buffer_reg[4097]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y20     inputs/shift_reg_buffer_reg[4097]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y20     inputs/shift_reg_buffer_reg[4098]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y20     inputs/shift_reg_buffer_reg[4098]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y20     inputs/shift_reg_buffer_reg[4099]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y20     inputs/shift_reg_buffer_reg[4099]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y22     inputs/shift_reg_buffer_reg[4100]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y22     inputs/shift_reg_buffer_reg[4100]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y20     inputs/shift_reg_buffer_reg[4096]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y20     inputs/shift_reg_buffer_reg[4096]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y20     inputs/shift_reg_buffer_reg[4097]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y20     inputs/shift_reg_buffer_reg[4097]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y20     inputs/shift_reg_buffer_reg[4098]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y20     inputs/shift_reg_buffer_reg[4098]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y20     inputs/shift_reg_buffer_reg[4099]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y20     inputs/shift_reg_buffer_reg[4099]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y22     inputs/shift_reg_buffer_reg[4100]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y22     inputs/shift_reg_buffer_reg[4100]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   CLOCK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_sys_clk_wiz_0
  To Clock:  clk_sys_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.856ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.045ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[28]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.435ns  (logic 0.580ns (9.013%)  route 5.855ns (90.987%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.567    -0.900    Series_recombination_loop/clk_sys
    SLICE_X48Y35         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          1.918     1.475    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]_0
    SLICE_X54Y5          LUT2 (Prop_lut2_I1_O)        0.124     1.599 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=334, routed)         3.937     5.535    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/AR[0]
    SLICE_X4Y8           FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.519     8.568    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X4Y8           FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[28]/C
                         clock pessimism              0.492     9.059    
                         clock uncertainty           -0.074     8.985    
    SLICE_X4Y8           FDCE (Recov_fdce_C_CLR)     -0.405     8.580    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[28]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -5.535    
  -------------------------------------------------------------------
                         slack                                  3.045    

Slack (MET) :             3.045ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[32]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.435ns  (logic 0.580ns (9.013%)  route 5.855ns (90.987%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.567    -0.900    Series_recombination_loop/clk_sys
    SLICE_X48Y35         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          1.918     1.475    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]_0
    SLICE_X54Y5          LUT2 (Prop_lut2_I1_O)        0.124     1.599 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=334, routed)         3.937     5.535    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/AR[0]
    SLICE_X4Y8           FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.519     8.568    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X4Y8           FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[32]/C
                         clock pessimism              0.492     9.059    
                         clock uncertainty           -0.074     8.985    
    SLICE_X4Y8           FDCE (Recov_fdce_C_CLR)     -0.405     8.580    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[32]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -5.535    
  -------------------------------------------------------------------
                         slack                                  3.045    

Slack (MET) :             3.045ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[34]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.435ns  (logic 0.580ns (9.013%)  route 5.855ns (90.987%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.567    -0.900    Series_recombination_loop/clk_sys
    SLICE_X48Y35         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          1.918     1.475    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]_0
    SLICE_X54Y5          LUT2 (Prop_lut2_I1_O)        0.124     1.599 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=334, routed)         3.937     5.535    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/AR[0]
    SLICE_X4Y8           FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.519     8.568    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X4Y8           FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[34]/C
                         clock pessimism              0.492     9.059    
                         clock uncertainty           -0.074     8.985    
    SLICE_X4Y8           FDCE (Recov_fdce_C_CLR)     -0.405     8.580    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[34]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -5.535    
  -------------------------------------------------------------------
                         slack                                  3.045    

Slack (MET) :             3.045ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[35]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.435ns  (logic 0.580ns (9.013%)  route 5.855ns (90.987%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.567    -0.900    Series_recombination_loop/clk_sys
    SLICE_X48Y35         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          1.918     1.475    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]_0
    SLICE_X54Y5          LUT2 (Prop_lut2_I1_O)        0.124     1.599 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=334, routed)         3.937     5.535    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/AR[0]
    SLICE_X4Y8           FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.519     8.568    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X4Y8           FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[35]/C
                         clock pessimism              0.492     9.059    
                         clock uncertainty           -0.074     8.985    
    SLICE_X4Y8           FDCE (Recov_fdce_C_CLR)     -0.405     8.580    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[35]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -5.535    
  -------------------------------------------------------------------
                         slack                                  3.045    

Slack (MET) :             3.066ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[11]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.416ns  (logic 0.580ns (9.040%)  route 5.836ns (90.960%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.567    -0.900    Series_recombination_loop/clk_sys
    SLICE_X48Y35         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          1.918     1.475    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]_0
    SLICE_X54Y5          LUT2 (Prop_lut2_I1_O)        0.124     1.599 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=334, routed)         3.918     5.516    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/AR[0]
    SLICE_X4Y2           FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.521     8.570    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X4Y2           FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[11]/C
                         clock pessimism              0.492     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X4Y2           FDCE (Recov_fdce_C_CLR)     -0.405     8.582    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[11]
  -------------------------------------------------------------------
                         required time                          8.582    
                         arrival time                          -5.516    
  -------------------------------------------------------------------
                         slack                                  3.066    

Slack (MET) :             3.066ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[1]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.416ns  (logic 0.580ns (9.040%)  route 5.836ns (90.960%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.567    -0.900    Series_recombination_loop/clk_sys
    SLICE_X48Y35         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          1.918     1.475    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]_0
    SLICE_X54Y5          LUT2 (Prop_lut2_I1_O)        0.124     1.599 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=334, routed)         3.918     5.516    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/AR[0]
    SLICE_X4Y2           FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.521     8.570    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X4Y2           FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[1]/C
                         clock pessimism              0.492     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X4Y2           FDCE (Recov_fdce_C_CLR)     -0.405     8.582    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[1]
  -------------------------------------------------------------------
                         required time                          8.582    
                         arrival time                          -5.516    
  -------------------------------------------------------------------
                         slack                                  3.066    

Slack (MET) :             3.066ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[7]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.416ns  (logic 0.580ns (9.040%)  route 5.836ns (90.960%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.567    -0.900    Series_recombination_loop/clk_sys
    SLICE_X48Y35         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          1.918     1.475    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]_0
    SLICE_X54Y5          LUT2 (Prop_lut2_I1_O)        0.124     1.599 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=334, routed)         3.918     5.516    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/AR[0]
    SLICE_X4Y2           FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.521     8.570    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X4Y2           FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[7]/C
                         clock pessimism              0.492     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X4Y2           FDCE (Recov_fdce_C_CLR)     -0.405     8.582    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTss_reg[7]
  -------------------------------------------------------------------
                         required time                          8.582    
                         arrival time                          -5.516    
  -------------------------------------------------------------------
                         slack                                  3.066    

Slack (MET) :             3.080ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[20]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.402ns  (logic 0.580ns (9.059%)  route 5.822ns (90.941%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 8.571 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.567    -0.900    Series_recombination_loop/clk_sys
    SLICE_X48Y35         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          1.918     1.475    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]_0
    SLICE_X54Y5          LUT2 (Prop_lut2_I1_O)        0.124     1.599 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=334, routed)         3.904     5.503    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/AR[0]
    SLICE_X3Y5           FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.522     8.571    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X3Y5           FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[20]/C
                         clock pessimism              0.492     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X3Y5           FDCE (Recov_fdce_C_CLR)     -0.405     8.583    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[20]
  -------------------------------------------------------------------
                         required time                          8.583    
                         arrival time                          -5.503    
  -------------------------------------------------------------------
                         slack                                  3.080    

Slack (MET) :             3.080ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[21]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.402ns  (logic 0.580ns (9.059%)  route 5.822ns (90.941%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 8.571 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.567    -0.900    Series_recombination_loop/clk_sys
    SLICE_X48Y35         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          1.918     1.475    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]_0
    SLICE_X54Y5          LUT2 (Prop_lut2_I1_O)        0.124     1.599 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=334, routed)         3.904     5.503    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/AR[0]
    SLICE_X3Y5           FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.522     8.571    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X3Y5           FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[21]/C
                         clock pessimism              0.492     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X3Y5           FDCE (Recov_fdce_C_CLR)     -0.405     8.583    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[21]
  -------------------------------------------------------------------
                         required time                          8.583    
                         arrival time                          -5.503    
  -------------------------------------------------------------------
                         slack                                  3.080    

Slack (MET) :             3.149ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[36]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.329ns  (logic 0.580ns (9.164%)  route 5.749ns (90.836%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.567    -0.900    Series_recombination_loop/clk_sys
    SLICE_X48Y35         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          1.918     1.475    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]_0
    SLICE_X54Y5          LUT2 (Prop_lut2_I1_O)        0.124     1.599 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=334, routed)         3.831     5.430    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/AR[0]
    SLICE_X4Y9           FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.518     8.567    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X4Y9           FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[36]/C
                         clock pessimism              0.492     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X4Y9           FDCE (Recov_fdce_C_CLR)     -0.405     8.579    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[36]
  -------------------------------------------------------------------
                         required time                          8.579    
                         arrival time                          -5.430    
  -------------------------------------------------------------------
                         slack                                  3.149    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/start_count_reg[0]_P/PRE
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.190ns (19.225%)  route 0.798ns (80.775%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.562    -0.585    Series_recombination_loop/clk_sys
    SLICE_X47Y35         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=5, routed)           0.609     0.165    Series_recombination_loop/FFT_RESETs
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.049     0.214 f  Series_recombination_loop/start_count_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.189     0.403    inputs/start_count_reg[0]_P_0
    SLICE_X8Y40          FDPE                                         f  inputs/start_count_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.837    -0.818    inputs/clk_sys
    SLICE_X8Y40          FDPE                                         r  inputs/start_count_reg[0]_P/C
                         clock pessimism              0.503    -0.315    
    SLICE_X8Y40          FDPE (Remov_fdpe_C_PRE)     -0.138    -0.453    inputs/start_count_reg[0]_P
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                           0.403    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             1.198ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PoutIs_reg[11]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.186ns (15.869%)  route 0.986ns (84.131%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.564    -0.583    Series_recombination_loop/clk_sys
    SLICE_X48Y35         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          0.787     0.345    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]_0
    SLICE_X54Y5          LUT2 (Prop_lut2_I1_O)        0.045     0.390 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=334, routed)         0.199     0.589    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/AR[0]
    SLICE_X54Y3          FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PoutIs_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.839    -0.816    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X54Y3          FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PoutIs_reg[11]/C
                         clock pessimism              0.274    -0.542    
    SLICE_X54Y3          FDCE (Remov_fdce_C_CLR)     -0.067    -0.609    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PoutIs_reg[11]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                           0.589    
  -------------------------------------------------------------------
                         slack                                  1.198    

Slack (MET) :             1.198ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PoutIs_reg[12]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.186ns (15.869%)  route 0.986ns (84.131%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.564    -0.583    Series_recombination_loop/clk_sys
    SLICE_X48Y35         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          0.787     0.345    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]_0
    SLICE_X54Y5          LUT2 (Prop_lut2_I1_O)        0.045     0.390 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=334, routed)         0.199     0.589    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/AR[0]
    SLICE_X54Y3          FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PoutIs_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.839    -0.816    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X54Y3          FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PoutIs_reg[12]/C
                         clock pessimism              0.274    -0.542    
    SLICE_X54Y3          FDCE (Remov_fdce_C_CLR)     -0.067    -0.609    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PoutIs_reg[12]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                           0.589    
  -------------------------------------------------------------------
                         slack                                  1.198    

Slack (MET) :             1.198ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PoutIs_reg[13]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.186ns (15.869%)  route 0.986ns (84.131%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.564    -0.583    Series_recombination_loop/clk_sys
    SLICE_X48Y35         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          0.787     0.345    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]_0
    SLICE_X54Y5          LUT2 (Prop_lut2_I1_O)        0.045     0.390 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=334, routed)         0.199     0.589    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/AR[0]
    SLICE_X54Y3          FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PoutIs_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.839    -0.816    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X54Y3          FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PoutIs_reg[13]/C
                         clock pessimism              0.274    -0.542    
    SLICE_X54Y3          FDCE (Remov_fdce_C_CLR)     -0.067    -0.609    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PoutIs_reg[13]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                           0.589    
  -------------------------------------------------------------------
                         slack                                  1.198    

Slack (MET) :             1.198ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PoutIs_reg[15]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.186ns (15.869%)  route 0.986ns (84.131%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.564    -0.583    Series_recombination_loop/clk_sys
    SLICE_X48Y35         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          0.787     0.345    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]_0
    SLICE_X54Y5          LUT2 (Prop_lut2_I1_O)        0.045     0.390 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=334, routed)         0.199     0.589    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/AR[0]
    SLICE_X54Y3          FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PoutIs_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.839    -0.816    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X54Y3          FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PoutIs_reg[15]/C
                         clock pessimism              0.274    -0.542    
    SLICE_X54Y3          FDCE (Remov_fdce_C_CLR)     -0.067    -0.609    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PoutIs_reg[15]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                           0.589    
  -------------------------------------------------------------------
                         slack                                  1.198    

Slack (MET) :             1.223ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PoutIs_reg[14]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.186ns (15.869%)  route 0.986ns (84.131%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.564    -0.583    Series_recombination_loop/clk_sys
    SLICE_X48Y35         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          0.787     0.345    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]_0
    SLICE_X54Y5          LUT2 (Prop_lut2_I1_O)        0.045     0.390 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=334, routed)         0.199     0.589    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/AR[0]
    SLICE_X55Y3          FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PoutIs_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.839    -0.816    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X55Y3          FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PoutIs_reg[14]/C
                         clock pessimism              0.274    -0.542    
    SLICE_X55Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.634    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PoutIs_reg[14]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                           0.589    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.255ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PoutIs_reg[16]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.229ns  (logic 0.186ns (15.135%)  route 1.043ns (84.865%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.564    -0.583    Series_recombination_loop/clk_sys
    SLICE_X48Y35         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          0.787     0.345    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]_0
    SLICE_X54Y5          LUT2 (Prop_lut2_I1_O)        0.045     0.390 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=334, routed)         0.256     0.646    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/AR[0]
    SLICE_X54Y4          FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PoutIs_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.839    -0.816    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X54Y4          FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PoutIs_reg[16]/C
                         clock pessimism              0.274    -0.542    
    SLICE_X54Y4          FDCE (Remov_fdce_C_CLR)     -0.067    -0.609    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PoutIs_reg[16]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                           0.646    
  -------------------------------------------------------------------
                         slack                                  1.255    

Slack (MET) :             1.255ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PoutIs_reg[17]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.229ns  (logic 0.186ns (15.135%)  route 1.043ns (84.865%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.564    -0.583    Series_recombination_loop/clk_sys
    SLICE_X48Y35         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          0.787     0.345    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]_0
    SLICE_X54Y5          LUT2 (Prop_lut2_I1_O)        0.045     0.390 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=334, routed)         0.256     0.646    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/AR[0]
    SLICE_X54Y4          FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PoutIs_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.839    -0.816    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X54Y4          FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PoutIs_reg[17]/C
                         clock pessimism              0.274    -0.542    
    SLICE_X54Y4          FDCE (Remov_fdce_C_CLR)     -0.067    -0.609    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PoutIs_reg[17]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                           0.646    
  -------------------------------------------------------------------
                         slack                                  1.255    

Slack (MET) :             1.255ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PoutIs_reg[18]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.229ns  (logic 0.186ns (15.135%)  route 1.043ns (84.865%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.564    -0.583    Series_recombination_loop/clk_sys
    SLICE_X48Y35         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          0.787     0.345    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]_0
    SLICE_X54Y5          LUT2 (Prop_lut2_I1_O)        0.045     0.390 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=334, routed)         0.256     0.646    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/AR[0]
    SLICE_X54Y4          FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PoutIs_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.839    -0.816    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X54Y4          FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PoutIs_reg[18]/C
                         clock pessimism              0.274    -0.542    
    SLICE_X54Y4          FDCE (Remov_fdce_C_CLR)     -0.067    -0.609    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/PoutIs_reg[18]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                           0.646    
  -------------------------------------------------------------------
                         slack                                  1.255    

Slack (MET) :             1.307ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/TWout2_reg[10]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.506ns  (logic 0.186ns (12.349%)  route 1.320ns (87.651%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.562    -0.585    Series_recombination_loop/clk_sys
    SLICE_X47Y35         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=5, routed)           0.566     0.122    Series_recombination_loop/FFT_RESETs
    SLICE_X48Y29         LUT2 (Prop_lut2_I0_O)        0.045     0.167 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=622, routed)         0.754     0.921    TWiddle1/count20
    SLICE_X30Y7          FDCE                                         f  TWiddle1/TWout2_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.833    -0.822    TWiddle1/clk_sys
    SLICE_X30Y7          FDCE                                         r  TWiddle1/TWout2_reg[10]/C
                         clock pessimism              0.503    -0.319    
    SLICE_X30Y7          FDCE (Remov_fdce_C_CLR)     -0.067    -0.386    TWiddle1/TWout2_reg[10]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  1.307    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/start_count_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.119ns  (logic 1.638ns (17.957%)  route 7.481ns (82.043%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_IBUF_inst/O
                         net (fo=226, routed)         2.021     3.535    inputs/rst_IBUF
    SLICE_X36Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.659 f  inputs/ord_diffis[30]_i_3/O
                         net (fo=4340, routed)        5.460     9.119    inputs/PPsig22
    SLICE_X9Y43          LDCE                                         f  inputs/start_count_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/start_count_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.732ns  (logic 0.326ns (8.738%)  route 3.405ns (91.262%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  rst_IBUF_inst/O
                         net (fo=226, routed)         0.925     1.206    inputs/rst_IBUF
    SLICE_X36Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.251 f  inputs/ord_diffis[30]_i_3/O
                         net (fo=4340, routed)        2.480     3.732    inputs/PPsig22
    SLICE_X9Y43          LDCE                                         f  inputs/start_count_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_sys_clk_wiz_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputs/mic_clock_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIC_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.674ns  (logic 3.990ns (70.324%)  route 1.684ns (29.676%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.533 f  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.629     4.162    inputs/clk_sys
    SLICE_X3Y31          FDCE                                         r  inputs/mic_clock_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.459     4.621 r  inputs/mic_clock_reg/Q
                         net (fo=4, routed)           1.684     6.305    MIC_clock_OBUF
    P18                  OBUF (Prop_obuf_I_O)         3.531     9.837 r  MIC_clock_OBUF_inst/O
                         net (fo=0)                   0.000     9.837    MIC_clock
    P18                                                               r  MIC_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT_RAM1_UART/UART_TX_1/tx_r_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.693ns  (logic 3.977ns (45.752%)  route 4.716ns (54.248%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.548    -0.919    FFT_RAM1_UART/UART_TX_1/clk_sys
    SLICE_X43Y25         FDSE                                         r  FFT_RAM1_UART/UART_TX_1/tx_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDSE (Prop_fdse_C_Q)         0.456    -0.463 r  FFT_RAM1_UART/UART_TX_1/tx_r_reg/Q
                         net (fo=1, routed)           4.716     4.253    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.521     7.775 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     7.775    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sig_chip_select_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Chip_select
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.577ns  (logic 4.000ns (60.825%)  route 2.576ns (39.175%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.560    -0.907    clk_sys
    SLICE_X29Y33         FDRE                                         r  sig_chip_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  sig_chip_select_reg/Q
                         net (fo=2, routed)           2.576     2.126    Chip_select_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.544     5.670 r  Chip_select_OBUF_inst/O
                         net (fo=0)                   0.000     5.670    Chip_select
    R18                                                               r  Chip_select (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sig_chip_select_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Chip_select
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.207ns  (logic 1.386ns (62.818%)  route 0.820ns (37.182%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.560    -0.587    clk_sys
    SLICE_X29Y33         FDRE                                         r  sig_chip_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  sig_chip_select_reg/Q
                         net (fo=2, routed)           0.820     0.374    Chip_select_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.245     1.619 r  Chip_select_OBUF_inst/O
                         net (fo=0)                   0.000     1.619    Chip_select
    R18                                                               r  Chip_select (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT_RAM1_UART/UART_TX_1/tx_r_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.014ns  (logic 1.363ns (45.229%)  route 1.651ns (54.771%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.552    -0.595    FFT_RAM1_UART/UART_TX_1/clk_sys
    SLICE_X43Y25         FDSE                                         r  FFT_RAM1_UART/UART_TX_1/tx_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDSE (Prop_fdse_C_Q)         0.141    -0.454 r  FFT_RAM1_UART/UART_TX_1/tx_r_reg/Q
                         net (fo=1, routed)           1.651     1.197    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.222     2.419 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     2.419    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputs/mic_clock_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIC_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.727ns  (logic 1.378ns (79.798%)  route 0.349ns (20.202%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     3.341 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     3.827    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.853 f  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.590     4.443    inputs/clk_sys
    SLICE_X3Y31          FDCE                                         r  inputs/mic_clock_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.146     4.589 r  inputs/mic_clock_reg/Q
                         net (fo=4, routed)           0.349     4.938    MIC_clock_OBUF
    P18                  OBUF (Prop_obuf_I_O)         1.232     6.170 r  MIC_clock_OBUF_inst/O
                         net (fo=0)                   0.000     6.170    MIC_clock
    P18                                                               r  MIC_clock (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.925    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.138     2.787 f  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.316    CLOCK/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.345 f  CLOCK/inst/clkf_buf/O
                         net (fo=1, routed)           0.813     4.158    CLOCK/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  CLOCK/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.116ns  (logic 0.091ns (2.921%)  route 3.025ns (97.079%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkf_buf/O
                         net (fo=1, routed)           1.444    -1.508    CLOCK/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  CLOCK/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_sys_clk_wiz_0

Max Delay          6568 Endpoints
Min Delay          6568 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/shift_reg_buffer_reg[1008]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.178ns  (logic 1.638ns (9.008%)  route 16.541ns (90.992%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_IBUF_inst/O
                         net (fo=226, routed)         2.021     3.535    inputs/rst_IBUF
    SLICE_X36Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.659 f  inputs/ord_diffis[30]_i_3/O
                         net (fo=4340, routed)       14.520    18.178    inputs/PPsig22
    SLICE_X15Y29         FDCE                                         f  inputs/shift_reg_buffer_reg[1008]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.442    -1.509    inputs/clk_sys
    SLICE_X15Y29         FDCE                                         r  inputs/shift_reg_buffer_reg[1008]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/shift_reg_buffer_reg[1009]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.178ns  (logic 1.638ns (9.008%)  route 16.541ns (90.992%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_IBUF_inst/O
                         net (fo=226, routed)         2.021     3.535    inputs/rst_IBUF
    SLICE_X36Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.659 f  inputs/ord_diffis[30]_i_3/O
                         net (fo=4340, routed)       14.520    18.178    inputs/PPsig22
    SLICE_X15Y29         FDCE                                         f  inputs/shift_reg_buffer_reg[1009]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.442    -1.509    inputs/clk_sys
    SLICE_X15Y29         FDCE                                         r  inputs/shift_reg_buffer_reg[1009]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/shift_reg_buffer_reg[976]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.178ns  (logic 1.638ns (9.008%)  route 16.541ns (90.992%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_IBUF_inst/O
                         net (fo=226, routed)         2.021     3.535    inputs/rst_IBUF
    SLICE_X36Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.659 f  inputs/ord_diffis[30]_i_3/O
                         net (fo=4340, routed)       14.520    18.178    inputs/PPsig22
    SLICE_X15Y29         FDCE                                         f  inputs/shift_reg_buffer_reg[976]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.442    -1.509    inputs/clk_sys
    SLICE_X15Y29         FDCE                                         r  inputs/shift_reg_buffer_reg[976]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/shift_reg_buffer_reg[977]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.178ns  (logic 1.638ns (9.008%)  route 16.541ns (90.992%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_IBUF_inst/O
                         net (fo=226, routed)         2.021     3.535    inputs/rst_IBUF
    SLICE_X36Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.659 f  inputs/ord_diffis[30]_i_3/O
                         net (fo=4340, routed)       14.520    18.178    inputs/PPsig22
    SLICE_X15Y29         FDCE                                         f  inputs/shift_reg_buffer_reg[977]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.442    -1.509    inputs/clk_sys
    SLICE_X15Y29         FDCE                                         r  inputs/shift_reg_buffer_reg[977]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/shift_reg_buffer_reg[980]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.178ns  (logic 1.638ns (9.008%)  route 16.541ns (90.992%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_IBUF_inst/O
                         net (fo=226, routed)         2.021     3.535    inputs/rst_IBUF
    SLICE_X36Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.659 f  inputs/ord_diffis[30]_i_3/O
                         net (fo=4340, routed)       14.520    18.178    inputs/PPsig22
    SLICE_X15Y29         FDCE                                         f  inputs/shift_reg_buffer_reg[980]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.442    -1.509    inputs/clk_sys
    SLICE_X15Y29         FDCE                                         r  inputs/shift_reg_buffer_reg[980]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/shift_reg_buffer_reg[981]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.178ns  (logic 1.638ns (9.008%)  route 16.541ns (90.992%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_IBUF_inst/O
                         net (fo=226, routed)         2.021     3.535    inputs/rst_IBUF
    SLICE_X36Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.659 f  inputs/ord_diffis[30]_i_3/O
                         net (fo=4340, routed)       14.520    18.178    inputs/PPsig22
    SLICE_X15Y29         FDCE                                         f  inputs/shift_reg_buffer_reg[981]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.442    -1.509    inputs/clk_sys
    SLICE_X15Y29         FDCE                                         r  inputs/shift_reg_buffer_reg[981]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/shift_reg_buffer_reg_c_1/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.178ns  (logic 1.638ns (9.008%)  route 16.541ns (90.992%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_IBUF_inst/O
                         net (fo=226, routed)         2.021     3.535    inputs/rst_IBUF
    SLICE_X36Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.659 f  inputs/ord_diffis[30]_i_3/O
                         net (fo=4340, routed)       14.520    18.178    inputs/PPsig22
    SLICE_X15Y29         FDCE                                         f  inputs/shift_reg_buffer_reg_c_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.442    -1.509    inputs/clk_sys
    SLICE_X15Y29         FDCE                                         r  inputs/shift_reg_buffer_reg_c_1/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/Mic_shift_reg_input_reg[1008]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.040ns  (logic 1.638ns (9.077%)  route 16.402ns (90.923%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_IBUF_inst/O
                         net (fo=226, routed)         2.021     3.535    inputs/rst_IBUF
    SLICE_X36Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.659 f  inputs/ord_diffis[30]_i_3/O
                         net (fo=4340, routed)       14.381    18.040    inputs/PPsig22
    SLICE_X15Y28         FDCE                                         f  inputs/Mic_shift_reg_input_reg[1008]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.441    -1.510    inputs/clk_sys
    SLICE_X15Y28         FDCE                                         r  inputs/Mic_shift_reg_input_reg[1008]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/Mic_shift_reg_input_reg[1478]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.040ns  (logic 1.638ns (9.077%)  route 16.402ns (90.923%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_IBUF_inst/O
                         net (fo=226, routed)         2.021     3.535    inputs/rst_IBUF
    SLICE_X36Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.659 f  inputs/ord_diffis[30]_i_3/O
                         net (fo=4340, routed)       14.381    18.040    inputs/PPsig22
    SLICE_X15Y28         FDCE                                         f  inputs/Mic_shift_reg_input_reg[1478]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.441    -1.510    inputs/clk_sys
    SLICE_X15Y28         FDCE                                         r  inputs/Mic_shift_reg_input_reg[1478]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/Mic_shift_reg_input_reg[980]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.040ns  (logic 1.638ns (9.077%)  route 16.402ns (90.923%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_IBUF_inst/O
                         net (fo=226, routed)         2.021     3.535    inputs/rst_IBUF
    SLICE_X36Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.659 f  inputs/ord_diffis[30]_i_3/O
                         net (fo=4340, routed)       14.381    18.040    inputs/PPsig22
    SLICE_X15Y28         FDCE                                         f  inputs/Mic_shift_reg_input_reg[980]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.441    -1.510    inputs/clk_sys
    SLICE_X15Y28         FDCE                                         r  inputs/Mic_shift_reg_input_reg[980]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputs/start_count_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            inputs/start_count_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.631ns  (logic 0.270ns (42.762%)  route 0.361ns (57.238%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          LDCE                         0.000     0.000 r  inputs/start_count_reg[0]_LDC/G
    SLICE_X9Y43          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  inputs/start_count_reg[0]_LDC/Q
                         net (fo=6, routed)           0.361     0.586    inputs/start_count_reg[0]_LDC_n_0
    SLICE_X8Y40          LUT3 (Prop_lut3_I1_O)        0.045     0.631 r  inputs/start_count[0]_P_i_2/O
                         net (fo=1, routed)           0.000     0.631    inputs/plusOp_0[0]
    SLICE_X8Y40          FDPE                                         r  inputs/start_count_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.837    -0.818    inputs/clk_sys
    SLICE_X8Y40          FDPE                                         r  inputs/start_count_reg[0]_P/C

Slack:                    inf
  Source:                 inputs/start_count_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            inputs/start_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.269ns (39.826%)  route 0.406ns (60.174%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          LDCE                         0.000     0.000 r  inputs/start_count_reg[0]_LDC/G
    SLICE_X9Y43          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  inputs/start_count_reg[0]_LDC/Q
                         net (fo=6, routed)           0.406     0.631    inputs/start_count_reg[0]_LDC_n_0
    SLICE_X9Y39          LUT5 (Prop_lut5_I2_O)        0.044     0.675 r  inputs/start_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.675    inputs/start_count[2]_i_1_n_0
    SLICE_X9Y39          FDCE                                         r  inputs/start_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.836    -0.819    inputs/clk_sys
    SLICE_X9Y39          FDCE                                         r  inputs/start_count_reg[2]/C

Slack:                    inf
  Source:                 inputs/start_count_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            inputs/start_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.676ns  (logic 0.270ns (39.915%)  route 0.406ns (60.085%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          LDCE                         0.000     0.000 r  inputs/start_count_reg[0]_LDC/G
    SLICE_X9Y43          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  inputs/start_count_reg[0]_LDC/Q
                         net (fo=6, routed)           0.406     0.631    inputs/start_count_reg[0]_LDC_n_0
    SLICE_X9Y39          LUT5 (Prop_lut5_I2_O)        0.045     0.676 r  inputs/start_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.676    inputs/start_count[1]_i_1_n_0
    SLICE_X9Y39          FDCE                                         r  inputs/start_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.836    -0.819    inputs/clk_sys
    SLICE_X9Y39          FDCE                                         r  inputs/start_count_reg[1]/C

Slack:                    inf
  Source:                 bit_input
                            (input port)
  Destination:            inputs/Mic_shift_reg_input_reg[2048]/D
                            (falling edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.689ns  (logic 0.238ns (34.618%)  route 0.450ns (65.382%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns = ( 4.206 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  bit_input (IN)
                         net (fo=0)                   0.000     0.000    bit_input
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  bit_input_IBUF_inst/O
                         net (fo=1, routed)           0.450     0.689    inputs/bit_input_IBUF
    SLICE_X1Y33          FDCE                                         r  inputs/Mic_shift_reg_input_reg[2048]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     2.787 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.316    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.345 f  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.861     4.206    inputs/clk_sys
    SLICE_X1Y33          FDCE                                         r  inputs/Mic_shift_reg_input_reg[2048]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 inputs/start_count_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            inputs/start_count_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.693ns  (logic 0.270ns (38.941%)  route 0.423ns (61.059%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          LDCE                         0.000     0.000 r  inputs/start_count_reg[0]_LDC/G
    SLICE_X9Y43          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  inputs/start_count_reg[0]_LDC/Q
                         net (fo=6, routed)           0.423     0.648    inputs/start_count_reg[0]_LDC_n_0
    SLICE_X9Y40          LUT5 (Prop_lut5_I2_O)        0.045     0.693 r  inputs/start_count[0]_C_i_1/O
                         net (fo=1, routed)           0.000     0.693    inputs/start_count[0]_C_i_1_n_0
    SLICE_X9Y40          FDCE                                         r  inputs/start_count_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.837    -0.818    inputs/clk_sys
    SLICE_X9Y40          FDCE                                         r  inputs/start_count_reg[0]_C/C

Slack:                    inf
  Source:                 inputs/start_count_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            inputs/byte_out_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.843ns  (logic 0.270ns (32.017%)  route 0.573ns (67.983%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          LDCE                         0.000     0.000 r  inputs/start_count_reg[0]_LDC/G
    SLICE_X9Y43          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  inputs/start_count_reg[0]_LDC/Q
                         net (fo=6, routed)           0.423     0.648    inputs/start_count_reg[0]_LDC_n_0
    SLICE_X9Y40          LUT5 (Prop_lut5_I2_O)        0.045     0.693 r  inputs/hold[1]_i_1__0/O
                         net (fo=38, routed)          0.150     0.843    inputs/hold[1]_i_1__0_n_0
    SLICE_X11Y41         FDCE                                         r  inputs/byte_out_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.837    -0.818    inputs/clk_sys
    SLICE_X11Y41         FDCE                                         r  inputs/byte_out_reg[14]/C

Slack:                    inf
  Source:                 inputs/start_count_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            inputs/byte_out_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.843ns  (logic 0.270ns (32.017%)  route 0.573ns (67.983%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          LDCE                         0.000     0.000 r  inputs/start_count_reg[0]_LDC/G
    SLICE_X9Y43          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  inputs/start_count_reg[0]_LDC/Q
                         net (fo=6, routed)           0.423     0.648    inputs/start_count_reg[0]_LDC_n_0
    SLICE_X9Y40          LUT5 (Prop_lut5_I2_O)        0.045     0.693 r  inputs/hold[1]_i_1__0/O
                         net (fo=38, routed)          0.150     0.843    inputs/hold[1]_i_1__0_n_0
    SLICE_X11Y41         FDCE                                         r  inputs/byte_out_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.837    -0.818    inputs/clk_sys
    SLICE_X11Y41         FDCE                                         r  inputs/byte_out_reg[15]/C

Slack:                    inf
  Source:                 inputs/start_count_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            inputs/start_count_reg[0]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.898ns  (logic 0.268ns (29.849%)  route 0.630ns (70.151%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          LDCE                         0.000     0.000 r  inputs/start_count_reg[0]_LDC/G
    SLICE_X9Y43          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  inputs/start_count_reg[0]_LDC/Q
                         net (fo=6, routed)           0.423     0.648    inputs/start_count_reg[0]_LDC_n_0
    SLICE_X9Y40          LUT5 (Prop_lut5_I2_O)        0.043     0.691 r  inputs/start_count[0]_P_i_1/O
                         net (fo=1, routed)           0.207     0.898    inputs/p_2_in
    SLICE_X8Y40          FDPE                                         r  inputs/start_count_reg[0]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.837    -0.818    inputs/clk_sys
    SLICE_X8Y40          FDPE                                         r  inputs/start_count_reg[0]_P/C

Slack:                    inf
  Source:                 inputs/start_count_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            inputs/count2_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.270ns (27.681%)  route 0.705ns (72.319%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          LDCE                         0.000     0.000 r  inputs/start_count_reg[0]_LDC/G
    SLICE_X9Y43          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  inputs/start_count_reg[0]_LDC/Q
                         net (fo=6, routed)           0.423     0.648    inputs/start_count_reg[0]_LDC_n_0
    SLICE_X9Y40          LUT5 (Prop_lut5_I2_O)        0.045     0.693 r  inputs/hold[1]_i_1__0/O
                         net (fo=38, routed)          0.282     0.975    inputs/hold[1]_i_1__0_n_0
    SLICE_X4Y41          FDCE                                         r  inputs/count2_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.865    -0.790    inputs/clk_sys
    SLICE_X4Y41          FDCE                                         r  inputs/count2_reg[16]/C

Slack:                    inf
  Source:                 inputs/start_count_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            inputs/count2_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.270ns (27.681%)  route 0.705ns (72.319%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          LDCE                         0.000     0.000 r  inputs/start_count_reg[0]_LDC/G
    SLICE_X9Y43          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  inputs/start_count_reg[0]_LDC/Q
                         net (fo=6, routed)           0.423     0.648    inputs/start_count_reg[0]_LDC_n_0
    SLICE_X9Y40          LUT5 (Prop_lut5_I2_O)        0.045     0.693 r  inputs/hold[1]_i_1__0/O
                         net (fo=38, routed)          0.282     0.975    inputs/hold[1]_i_1__0_n_0
    SLICE_X4Y41          FDCE                                         r  inputs/count2_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.865    -0.790    inputs/clk_sys
    SLICE_X4Y41          FDCE                                         r  inputs/count2_reg[17]/C





