<!DOCTYPE html>
<html style="font-size: 16px;" lang="en"><head>
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <meta charset="utf-8">
    <meta name="keywords" content="Program">
    <meta name="description" content="">
    <title>Program_2025</title>
    <link rel="stylesheet" href="nicepage.css" media="screen">
<link rel="stylesheet" href="Program_2025.css" media="screen">
    <script class="u-script" type="text/javascript" src="jquery.js" defer=""></script>
    <script class="u-script" type="text/javascript" src="nicepage.js" defer=""></script>
    <meta name="generator" content="Nicepage 7.2.3, nicepage.com">
    
    
    
    
    <link id="u-theme-google-font" rel="stylesheet" href="https://fonts.googleapis.com/css?family=Roboto:100,100i,300,300i,400,400i,500,500i,700,700i,900,900i|Open+Sans:300,300i,400,400i,500,500i,600,600i,700,700i,800,800i">
    <link id="u-page-google-font" rel="stylesheet" href="https://fonts.googleapis.com/css?family=Titillium+Web:200,200i,300,300i,400,400i,600,600i,700,700i,900|Merriweather:300,300i,400,400i,700,700i,900,900i">
    <script type="application/ld+json">{
		"@context": "http://schema.org",
		"@type": "Organization",
		"name": "OSCAR"
}</script>
    <meta name="theme-color" content="#478ac9">
    <meta property="og:title" content="Program_2025">
    <meta property="og:description" content="">
    <meta property="og:type" content="website">
  <meta data-intl-tel-input-cdn-path="intlTelInput/"></head>
  <body data-path-to-root="./" data-include-products="false" class="u-body u-xxl-mode" data-lang="en"><header class="u-clearfix u-header" id="sec-c925" data-animation-name="" data-animation-duration="0" data-animation-delay="0" data-animation-direction=""><div class="u-clearfix u-sheet u-valign-bottom-xs u-sheet-1">
        <p class="u-align-left u-custom-font u-font-merriweather u-text u-text-default u-text-palette-1-dark-1 u-text-1">
          <a class="u-active-none u-border-none u-btn u-button-link u-button-style u-hover-none u-none u-text-palette-1-base u-btn-1" href="./" data-page-id="150375548"> Open-Source Computer Architecture Research (OSCAR)<span style="font-size: 1.25rem; font-weight: 400;"></span>
            <span style="font-size: 1.125rem;">
              <br>
            </span>
          </a>
        </p>
      </div></header>
    <section class="u-clearfix u-section-1" id="sec-149b">
      <div class="u-clearfix u-sheet u-sheet-1">
        <p class="u-text u-text-default u-text-palette-1-base u-text-1"> Saturday, June 21, 2025 – Tokyo, Japan (co-located with ISCA
2025)&nbsp;</p>
      </div>
    </section>
    <section class="u-clearfix u-section-2" id="sec-bf85">
      <img class="u-expanded-width u-image u-image-default u-image-1" src="images/Tokyo.jpg" alt="" data-image-width="1680" data-image-height="560">
      <h1 class="u-align-center u-custom-font u-font-titillium-web u-text u-text-palette-1-dark-2 u-text-1">OSCAR 2025 Workshop - Program<br>
        <br>
      </h1>
      <p class="u-align-left u-text u-text-2">
        <span style="font-size: 1.125rem;"></span>8:30-9:00:&nbsp;<span style="text-decoration: underline !important;">Opening Remarks</span>
        <br>
        <br>
        <br>9:00-10:00:&nbsp;<span style="text-decoration: underline !important;">Session I - Accelerators</span>&nbsp;(Session Chair: Luca Carloni)<br>
        <br>
        <span style="font-weight: 700;">
          <span style="font-weight: 400;">1.</span> Siyuan Chen and Ken Mai 
        </span>
        <br>
        <span style="font-style: italic;"></span>
        <span style="font-style: italic;"> DLAGen: an Open-Source Model-to-Layout Generator for Deep Learning Accelerators&nbsp;&nbsp;<br>
        </span>
        <br>
        <span style="font-weight: 700;">
          <span style="font-weight: 400;"> 2.</span> Jude Haris and José Cano
        </span>
        <br>
        <span style="font-style: italic;"></span>
        <span style="font-style: italic;"> SECDA Design Suite: Efficient Hardware-Software Co-Design of DNN Accelerators&nbsp;&nbsp;<br>
        </span>
        <br>
        <span style="font-weight: 700;">
          <span style="font-weight: 400;"> 3.</span> Michele Fiorito, Serena Curzel and Fabrizio Ferrandi 
        </span>
        <br>
        <span style="font-style: italic;"></span>
        <span style="font-style: italic;"> Automated Co-Simulation for Functional and System-Level Verification of HLS Accelerators&nbsp;&nbsp;<br>
        </span>
        <br>
        <span style="font-weight: 700;">
          <span style="font-weight: 400;"> 4.</span> Julian Pavon, Ivan Vargas Valdivieso, Osman Unsal and Adrian Cristal
        </span>
        <br>
        <span style="font-style: italic;"> Lumina: A Unified Tool for Functional and Profiling Analysis of LLMs Across Hardware Platforms</span>
        <br>&nbsp;<br>10:00-11:00:&nbsp;<span style="text-decoration: underline !important;">Session II – ​
Security and Validation</span>&nbsp;(Session Chair: Margaret Martonosi)<br>
        <br>
        <span style="font-weight: 700;">
          <span style="font-weight: 400;"> 1.</span>&nbsp;
        </span>
        <span style="font-weight: 700;">Yao Hsiao, Nikos Nikoleris, Artem Khyzha, Dominic P. Mulligan, Gustavo Petri, Christopher W. Fletcher
and Caroline Trippel&nbsp;<br>
        </span>
        <span style="font-style: italic;"></span>
        <span style="font-style: italic;"> Automatically Uncovering Hardware Side-Channels in Processor RTL with Multi-μPATH Synthesis&nbsp;&nbsp;<br>
        </span>
        <br>
        <span style="font-weight: 700;">
          <span style="font-weight: 400;">2.</span>&nbsp;
        </span>
        <span style="font-weight: 700;">Adam Quinn&nbsp;<br>
        </span>
        <span style="font-style: italic;"></span>
        <span style="font-style: italic;"> An Open-Source Framework for Rapid Validation of Scientific ASICs&nbsp;&nbsp;<br>
        </span>
        <br>
        <span style="font-weight: 700;">
          <span style="font-weight: 400;"> 3.</span>&nbsp;
        </span>
        <span style="font-weight: 700;">Tuo Chen, Reoma Matsuo, Ryota Shioya and Kuniyasu Suzaki&nbsp;<br>
        </span>
        <span style="font-style: italic;"></span>
        <span style="font-style: italic;"> Speculative Store Bypass Vulnerability in a Memory Dependence Predictor-Equipped RISC-V Processor&nbsp;<br>
        </span>
        <br>11:00-11:30:&nbsp;<span style="text-decoration: underline !important;">Coffe Break</span>
        <br>
        <br>11:30-13:00:&nbsp;<span style="text-decoration: underline !important;">Session III – Architecture</span>&nbsp;(Session Chair: Sophia Shao)<br>
        <br>
        <span style="font-weight: 700;">
          <span style="font-weight: 400;"> 1. </span>Naoya Hatta, Taichi Ishitani and Nathaniel Bleier
        </span>
        <br>
        <span style="font-style: italic;"> Veryl: A Modern Hardware Description Language for Open-Source Computer Architecture</span>
        <br>&nbsp;<br>
        <span style="font-weight: 700;">
          <span style="font-weight: 400;"> 2. </span>Nicholas Mosier, Hamed Nemati, John Mitchell and Caroline Trippel
        </span>
        <br>
        <span style="font-style: italic;"> Fast, Accurate, and Novel Performance Evaluations with PinCPU</span>
        <br>&nbsp;<br>
        <span style="font-weight: 700;">
          <span style="font-weight: 400;">3.</span> Gokulakrishnan Ranghamannar, Gopalakrishnan Srinivasan and Karthik Sankaranarayanan
        </span>
        <br>
        <span style="font-style: italic;"> Efficient Open-source RISC-V Trace Generation for Enabling Reuse in Computer Architecture Research</span>
        <br>&nbsp;<br>13:00-14:00:&nbsp;<span style="text-decoration: underline !important;">Lunch</span>
        <br>
        <br>14:00-15:30:&nbsp;<span style="text-decoration: underline !important;"> Session IV – Miscellaneous</span>&nbsp;(Session Chair: Caroline Trippel)<br>
        <br>
        <span style="font-weight: 700;">
          <span style="font-weight: 400;">1.</span>&nbsp;
        </span>
        <span style="font-weight: 700;">Udit Subrmanya, Rahul Raj, Jeff Young and Hyesoon Kim&nbsp;</span>
        <br>
        <span style="font-style: italic;"></span>
        <span style="font-style: italic;"> Deploying Vortex FPGA development environment with Apptainer&nbsp;&nbsp;<br>
        </span>
        <br>
        <span style="font-weight: 700;">
          <span style="font-weight: 400;">2. </span>Qihang Wu and Austin Rovinski 
        </span>
        <br>
        <span style="font-style: italic;"></span>
        <span style="font-style: italic;"> Revisiting Hardware Priority Queue Architectures&nbsp;&nbsp;<br>
        </span>
        <br>
        <span style="font-weight: 700;">
          <span style="font-weight: 400;">3.</span> Woocheol Jung, Junryul Yang and Sangkyun Yun 
        </span>
        <br>
        <span style="font-style: italic;"> Automatic Generation of Processor Design from Instruction Set Architecture</span>
        <br>&nbsp;<br>
        <span style="font-weight: 700;">
          <span style="font-weight: 400;">4.</span> Yimin Gu, Hans Baier and Edmund Humenberger
        </span>
        <br>
        <span style="font-style: italic;"> All Open Source Toolchain for ZYNQ 7000 SoCs</span>
        <br>&nbsp;<br>15:30-15:45:&nbsp;<span style="text-decoration: underline !important;">Poster Session&nbsp;Lightning Talks</span>
        <br>
        <br>15:45-16:30:&nbsp;<span style="text-decoration: underline !important;">Poster Session with Coffe Break</span>
        <br>
        <br>
        <span style="font-weight: 700;">
          <span style="font-weight: 400;"> 1.</span>&nbsp;
        </span>
        <span style="font-weight: 700;">Hiroki Yamada, Takeshi Kamiyama, Masato Oguchi and Saneyasu Yamaguchi&nbsp;<br>
        </span>
        <span style="font-style: italic;"></span>
        <span style="font-style: italic;"> Garbage Collection Time Reduction Method Based on Allocation Control Using Object Size&nbsp;<br>
        </span>&nbsp;<br>
        <span style="font-weight: 700;">
          <span style="font-weight: 400;"> 2.</span>&nbsp;
        </span>
        <span style="font-weight: 700;">Julian Pavon, Ivan Vargas Valdivieso, Santiago Montserrat Campanello, Osman Unsal and Adrian Cristal&nbsp;<br>
        </span>
        <span style="font-style: italic;"></span>
        <span style="font-style: italic;"> A Flexible Tracing Solution for Fast Simulation and Analysis in RISC-V<br>
        </span>&nbsp;<br> 3.&nbsp;<span style="font-weight: 700;">Ryan Marsala, Yerzhan Mustafa, Prabhath Tangella, George Michelogiannakis, Selcuk Kose, Adwait Jog
and Mehmet E. Belviranli&nbsp;<br>
        </span>
        <span style="font-style: italic;"></span>
        <span style="font-style: italic;"> An End-to-end Simulation Framework for Cryogenic Computing Systems<br>
        </span>&nbsp;<br>
        <span style="font-weight: 700;">
          <span style="font-weight: 400;">4.</span>&nbsp;
        </span>
        <span style="font-weight: 700;">Yuya Ishikawa and Saneyasu Yamaguchi&nbsp;<br>
        </span>
        <span style="font-style: italic;"></span>
        <span style="font-style: italic;"> Performance Evaluation of Page Cache Management in Multi-Generation LRU&nbsp;<br>
        </span>
        <br>
        <span style="font-weight: 700;">
          <span style="font-weight: 400;">5.</span> Sonam Singh, Sneha Agarwal and Sujay Deb
        </span>
        <br>
        <span style="font-style: italic;"> Sparsity-Aware Acceleration of Spiking Neural Networks on RISC-V Based Multi-Core Systems</span>
        <br>&nbsp;<br>
        <span style="font-weight: 700;">
          <span style="font-weight: 400;"> 6.</span> Arvin Delavari and Faraz Ghoreishy
        </span>
        <br>
        <span style="font-style: italic;"> Automated Energy-Efficiency Control Strategy in a Reconfigurable Embedded RISC-V Core</span>
        <br>&nbsp;<br>
        <span style="font-weight: 700;">
          <span style="font-weight: 400;">7.</span> Mohamed El-Hadedy, Wen-Mei Hwu and Benny Cheng
        </span>
        <br>
        <span style="font-style: italic;"> Thoth: Open-Source Kubernetes Orchestration of Dilithium and Kyber for Quantum-Resilient Multi-
Architecture Clusters</span>
        <br>
        <br>
        <span style="font-weight: 700;">
          <span style="font-weight: 400;">8.</span> Faraz Ghoreishy, Soroush Meghdadizanjani and Saleh Khalaj Monfared
        </span>
        <br>
        <span style="font-style: italic;"> Work in Progress: A HW/SW Co-design for Bit-Sliced Packed-SIMD Execution in RISC-V</span>
        <br>&nbsp;<br>16:30-17:30:&nbsp;<span style="text-decoration: underline !important;">Session IV – ​ Frameworks and Platforms</span>&nbsp;(Session Chair: Pradip Bose)<br>
        <br>
        <span style="font-weight: 700;">
          <span style="font-weight: 400;"> 1.</span>&nbsp;
        </span>
        <span style="font-weight: 700;">Gabriel Rodriguez Canal, Vito Giovanni Castellana, Nicolas Bohm Agostini, Ankur Limaye, Marco
Minutoli, Max Ramstad, Joseph Manzano, Antonino Tumeo, Giovanni Gozzi, Michele Fiorito, Serena
Curzel and Fabrizio Ferrandi&nbsp;</span>
        <br>
        <span style="font-style: italic;"></span>
        <span style="font-style: italic;"> Synthesizing dataflow architectures with SODA&nbsp;&nbsp;<br>
        </span>
        <br>
        <span style="font-weight: 700;">
          <span style="font-weight: 400;"> 2.</span>&nbsp;
        </span>
        <span style="font-weight: 700;">Pasquale Davide Schiavone, Luigi Giuffrida, Maurizio Martina, Jose Miranda, Andres Otero, Francesco
Conti, Davide Rossi, David Atienza, Frank Gurkaynak and Luca Benini&nbsp;</span>
        <br>
        <span style="font-style: italic;"></span>
        <span style="font-style: italic;"> The Power of Open-Source Hardware: a user experience point of view&nbsp;<br>
        </span>
        <br>
        <span style="font-weight: 700;">
          <span style="font-weight: 400;"> 3.</span>&nbsp;
        </span>
        <span style="font-weight: 700;">Gabriele Tombesi, Joseph Zuckerman, Je Yang, William Baisi, Kevin Lee, Davide Giri, and Luca P. Carloni&nbsp;</span>
        <br>
        <span style="font-style: italic;"></span>
        <span style="font-style: italic;"> An Open-Source DNN Acceleration Fabric with Flexible Inter-Layer Pipelining Support&nbsp;&nbsp;<br>
        </span>
        <br>17:30-18:00 :&nbsp;<span style="text-decoration: underline !important;">All-Hands Discussion and Concluding Remarks</span>&nbsp;(Session Chair: Luca Carloni)&nbsp;<br>
      </p>
    </section>
    
    
    
    <footer class="u-align-center u-clearfix u-container-align-center u-footer u-grey-80 u-footer" id="sec-a556"><div class="u-align-left u-clearfix u-sheet u-sheet-1"></div></footer>
    <section class="u-backlink u-clearfix u-grey-80">
      <p class="u-text">
        <span>This site was created with the </span>
        <a class="u-link" href="https://nicepage.com/" target="_blank" rel="nofollow">
          <span>Nicepage</span>
        </a>
      </p>
    </section>
  
</body></html>