Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 27bf9ad9eb76408eb72a11c7e98d039c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot full_calc_dp_tb_behav xil_defaultlib.full_calc_dp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'n' [C:/Users/damie/Documents/GitHub/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/divider.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'in0' [C:/Users/damie/Documents/GitHub/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/divider_data_path.v:17]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SR' [C:/Users/damie/Documents/GitHub/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/divider_data_path.v:29]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SL' [C:/Users/damie/Documents/GitHub/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/divider_data_path.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'UD' [C:/Users/damie/Documents/GitHub/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/divider_data_path.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'in0' [C:/Users/damie/Documents/GitHub/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/divider_data_path.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'in0' [C:/Users/damie/Documents/GitHub/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/divider_data_path.v:52]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'in3' [C:/Users/damie/Documents/GitHub/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/new/full_calc_dp.v:45]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/damie/Documents/GitHub/cmpe_125_lab_9/extra_credit/extra_credit.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.shift_register(WIDTH=5)
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.Y_shift_register
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.subtractor
Compiling module xil_defaultlib.ud_counter
Compiling module xil_defaultlib.divider_data_path
Compiling module xil_defaultlib.divider_control_unit
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.flop
Compiling module xil_defaultlib.pp
Compiling module xil_defaultlib.and2
Compiling module xil_defaultlib.xor2
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.cla
Compiling module xil_defaultlib.cla8
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.small_calc_cu
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.small_calculator_dp
Compiling module xil_defaultlib.small_calc_cu_dp
Compiling module xil_defaultlib.full_calc_dp
Compiling module xil_defaultlib.full_calc_dp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot full_calc_dp_tb_behav
