# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1038 \
    name xb_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename xb_15 \
    op interface \
    ports { xb_15_address1 { O 6 vector } xb_15_ce1 { O 1 bit } xb_15_we1 { O 1 bit } xb_15_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xb_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1039 \
    name xb_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename xb_14 \
    op interface \
    ports { xb_14_address1 { O 6 vector } xb_14_ce1 { O 1 bit } xb_14_we1 { O 1 bit } xb_14_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xb_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1040 \
    name xb_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename xb_13 \
    op interface \
    ports { xb_13_address1 { O 6 vector } xb_13_ce1 { O 1 bit } xb_13_we1 { O 1 bit } xb_13_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xb_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1041 \
    name xb_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename xb_12 \
    op interface \
    ports { xb_12_address1 { O 6 vector } xb_12_ce1 { O 1 bit } xb_12_we1 { O 1 bit } xb_12_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xb_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1042 \
    name xb_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename xb_11 \
    op interface \
    ports { xb_11_address1 { O 6 vector } xb_11_ce1 { O 1 bit } xb_11_we1 { O 1 bit } xb_11_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xb_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1043 \
    name xb_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename xb_10 \
    op interface \
    ports { xb_10_address1 { O 6 vector } xb_10_ce1 { O 1 bit } xb_10_we1 { O 1 bit } xb_10_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xb_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1044 \
    name xb_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename xb_9 \
    op interface \
    ports { xb_9_address1 { O 6 vector } xb_9_ce1 { O 1 bit } xb_9_we1 { O 1 bit } xb_9_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xb_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1045 \
    name xb_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename xb_8 \
    op interface \
    ports { xb_8_address1 { O 6 vector } xb_8_ce1 { O 1 bit } xb_8_we1 { O 1 bit } xb_8_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xb_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1046 \
    name xb_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename xb_7 \
    op interface \
    ports { xb_7_address1 { O 6 vector } xb_7_ce1 { O 1 bit } xb_7_we1 { O 1 bit } xb_7_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xb_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1047 \
    name xb_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename xb_6 \
    op interface \
    ports { xb_6_address1 { O 6 vector } xb_6_ce1 { O 1 bit } xb_6_we1 { O 1 bit } xb_6_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xb_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1048 \
    name xb_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename xb_5 \
    op interface \
    ports { xb_5_address1 { O 6 vector } xb_5_ce1 { O 1 bit } xb_5_we1 { O 1 bit } xb_5_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xb_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1049 \
    name xb_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename xb_4 \
    op interface \
    ports { xb_4_address1 { O 6 vector } xb_4_ce1 { O 1 bit } xb_4_we1 { O 1 bit } xb_4_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xb_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1050 \
    name xb_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename xb_3 \
    op interface \
    ports { xb_3_address1 { O 6 vector } xb_3_ce1 { O 1 bit } xb_3_we1 { O 1 bit } xb_3_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xb_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1051 \
    name xb_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename xb_2 \
    op interface \
    ports { xb_2_address1 { O 6 vector } xb_2_ce1 { O 1 bit } xb_2_we1 { O 1 bit } xb_2_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xb_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1052 \
    name xb_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename xb_1 \
    op interface \
    ports { xb_1_address1 { O 6 vector } xb_1_ce1 { O 1 bit } xb_1_we1 { O 1 bit } xb_1_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xb_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1053 \
    name xb_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename xb_0 \
    op interface \
    ports { xb_0_address1 { O 6 vector } xb_0_ce1 { O 1 bit } xb_0_we1 { O 1 bit } xb_0_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xb_0'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1054 \
    name mux_case_0119786_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_0119786_i_i_i_i \
    op interface \
    ports { mux_case_0119786_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1055 \
    name mux_case_4121788_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_4121788_i_i_i_i \
    op interface \
    ports { mux_case_4121788_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1056 \
    name mux_case_8123790_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_8123790_i_i_i_i \
    op interface \
    ports { mux_case_8123790_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1057 \
    name mux_case_12125792_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_12125792_i_i_i_i \
    op interface \
    ports { mux_case_12125792_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1058 \
    name mux_case_16794_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_16794_i_i_i_i \
    op interface \
    ports { mux_case_16794_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1059 \
    name mux_case_20796_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_20796_i_i_i_i \
    op interface \
    ports { mux_case_20796_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1060 \
    name mux_case_24798_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_24798_i_i_i_i \
    op interface \
    ports { mux_case_24798_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1061 \
    name mux_case_28800_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_28800_i_i_i_i \
    op interface \
    ports { mux_case_28800_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1062 \
    name mux_case_32802_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_32802_i_i_i_i \
    op interface \
    ports { mux_case_32802_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1063 \
    name mux_case_36804_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_36804_i_i_i_i \
    op interface \
    ports { mux_case_36804_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1064 \
    name mux_case_40806_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_40806_i_i_i_i \
    op interface \
    ports { mux_case_40806_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1065 \
    name mux_case_44808_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_44808_i_i_i_i \
    op interface \
    ports { mux_case_44808_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1066 \
    name mux_case_48810_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_48810_i_i_i_i \
    op interface \
    ports { mux_case_48810_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1067 \
    name mux_case_52812_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_52812_i_i_i_i \
    op interface \
    ports { mux_case_52812_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1068 \
    name mux_case_56137814_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_56137814_i_i_i_i \
    op interface \
    ports { mux_case_56137814_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1069 \
    name mux_case_60816_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_60816_i_i_i_i \
    op interface \
    ports { mux_case_60816_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1070 \
    name h_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_h_3 \
    op interface \
    ports { h_3 { I 4 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1071 \
    name mux_case_1140818_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_1140818_i_i_i_i \
    op interface \
    ports { mux_case_1140818_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1072 \
    name mux_case_5142820_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_5142820_i_i_i_i \
    op interface \
    ports { mux_case_5142820_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1073 \
    name mux_case_9144822_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_9144822_i_i_i_i \
    op interface \
    ports { mux_case_9144822_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1074 \
    name mux_case_13146824_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_13146824_i_i_i_i \
    op interface \
    ports { mux_case_13146824_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1075 \
    name mux_case_17826_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_17826_i_i_i_i \
    op interface \
    ports { mux_case_17826_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1076 \
    name mux_case_21828_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_21828_i_i_i_i \
    op interface \
    ports { mux_case_21828_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1077 \
    name mux_case_25830_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_25830_i_i_i_i \
    op interface \
    ports { mux_case_25830_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1078 \
    name mux_case_29832_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_29832_i_i_i_i \
    op interface \
    ports { mux_case_29832_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1079 \
    name mux_case_33834_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_33834_i_i_i_i \
    op interface \
    ports { mux_case_33834_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1080 \
    name mux_case_37836_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_37836_i_i_i_i \
    op interface \
    ports { mux_case_37836_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1081 \
    name mux_case_41838_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_41838_i_i_i_i \
    op interface \
    ports { mux_case_41838_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1082 \
    name mux_case_45155840_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_45155840_i_i_i_i \
    op interface \
    ports { mux_case_45155840_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1083 \
    name mux_case_49842_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_49842_i_i_i_i \
    op interface \
    ports { mux_case_49842_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1084 \
    name mux_case_53844_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_53844_i_i_i_i \
    op interface \
    ports { mux_case_53844_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1085 \
    name mux_case_57846_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_57846_i_i_i_i \
    op interface \
    ports { mux_case_57846_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1086 \
    name mux_case_61848_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_61848_i_i_i_i \
    op interface \
    ports { mux_case_61848_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1087 \
    name mux_case_2161850_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_2161850_i_i_i_i \
    op interface \
    ports { mux_case_2161850_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1088 \
    name mux_case_6163852_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_6163852_i_i_i_i \
    op interface \
    ports { mux_case_6163852_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1089 \
    name mux_case_10165854_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_10165854_i_i_i_i \
    op interface \
    ports { mux_case_10165854_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1090 \
    name mux_case_14167856_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_14167856_i_i_i_i \
    op interface \
    ports { mux_case_14167856_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1091 \
    name mux_case_18858_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_18858_i_i_i_i \
    op interface \
    ports { mux_case_18858_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1092 \
    name mux_case_22860_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_22860_i_i_i_i \
    op interface \
    ports { mux_case_22860_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1093 \
    name mux_case_26862_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_26862_i_i_i_i \
    op interface \
    ports { mux_case_26862_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1094 \
    name mux_case_30864_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_30864_i_i_i_i \
    op interface \
    ports { mux_case_30864_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1095 \
    name mux_case_34173866_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_34173866_i_i_i_i \
    op interface \
    ports { mux_case_34173866_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1096 \
    name mux_case_38868_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_38868_i_i_i_i \
    op interface \
    ports { mux_case_38868_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1097 \
    name mux_case_42870_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_42870_i_i_i_i \
    op interface \
    ports { mux_case_42870_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1098 \
    name mux_case_46872_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_46872_i_i_i_i \
    op interface \
    ports { mux_case_46872_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1099 \
    name mux_case_50874_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_50874_i_i_i_i \
    op interface \
    ports { mux_case_50874_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1100 \
    name mux_case_54876_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_54876_i_i_i_i \
    op interface \
    ports { mux_case_54876_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1101 \
    name mux_case_58878_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_58878_i_i_i_i \
    op interface \
    ports { mux_case_58878_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1102 \
    name mux_case_62880_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_62880_i_i_i_i \
    op interface \
    ports { mux_case_62880_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1103 \
    name mux_case_3182882_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_3182882_i_i_i_i \
    op interface \
    ports { mux_case_3182882_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1104 \
    name mux_case_7184884_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_7184884_i_i_i_i \
    op interface \
    ports { mux_case_7184884_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1105 \
    name mux_case_11186886_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_11186886_i_i_i_i \
    op interface \
    ports { mux_case_11186886_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1106 \
    name mux_case_15188888_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_15188888_i_i_i_i \
    op interface \
    ports { mux_case_15188888_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1107 \
    name mux_case_19890_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_19890_i_i_i_i \
    op interface \
    ports { mux_case_19890_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1108 \
    name mux_case_23191892_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_23191892_i_i_i_i \
    op interface \
    ports { mux_case_23191892_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1109 \
    name mux_case_27894_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_27894_i_i_i_i \
    op interface \
    ports { mux_case_27894_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1110 \
    name mux_case_31896_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_31896_i_i_i_i \
    op interface \
    ports { mux_case_31896_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1111 \
    name mux_case_35898_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_35898_i_i_i_i \
    op interface \
    ports { mux_case_35898_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1112 \
    name mux_case_39900_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_39900_i_i_i_i \
    op interface \
    ports { mux_case_39900_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1113 \
    name mux_case_43902_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_43902_i_i_i_i \
    op interface \
    ports { mux_case_43902_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1114 \
    name mux_case_47904_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_47904_i_i_i_i \
    op interface \
    ports { mux_case_47904_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1115 \
    name mux_case_51906_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_51906_i_i_i_i \
    op interface \
    ports { mux_case_51906_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1116 \
    name mux_case_55908_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_55908_i_i_i_i \
    op interface \
    ports { mux_case_55908_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1117 \
    name mux_case_59910_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_59910_i_i_i_i \
    op interface \
    ports { mux_case_59910_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1118 \
    name mux_case_63912_i_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_63912_i_i_i_i \
    op interface \
    ports { mux_case_63912_i_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName llama_layer_flow_control_loop_pipe_sequential_init_U
set CompName llama_layer_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix llama_layer_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


