// (C) 1992-2019 Intel Corporation.                            
// Intel, the Intel logo, Intel, MegaCore, NIOS II, Quartus and TalkBack words    
// and logos are trademarks of Intel Corporation or its subsidiaries in the U.S.  
// and/or other countries. Other marks and brands may be claimed as the property  
// of others. See Trademarks on intel.com for full list of Intel trademarks or    
// the Trademarks & Brands Names Database (if Intel) or See www.Intel.com/legal (if Altera) 
// Your use of Intel Corporation's design tools, logic functions and other        
// software and tools, and its AMPP partner logic functions, and any output       
// files any of the foregoing (including device programming or simulation         
// files), and any associated documentation or information are expressly subject  
// to the terms and conditions of the Altera Program License Subscription         
// Agreement, Intel MegaCore Function License Agreement, or other applicable      
// license agreement, including, without limitation, that your use is for the     
// sole purpose of programming logic devices manufactured by Intel and sold by    
// Intel or its authorized distributors.  Please refer to the applicable          
// agreement for further details.                                                 

// Generated by Intel(R) HLS Compiler, Version 19.4.0 Build 64

typedef struct packed {
 logic [63:0] V4L2_DV_VSYNC_POS_POL;
 logic [63:0] V4L2_DV_PROGRESSIVE;
 logic [63:0] V4L2_DV_INTERLACED;
 logic [63:0] V4L2_DV_HSYNC_POS_POL;
 logic [63:0] V4L2_DV_FL_REDUCED_BLANKING;
 logic [63:0] V4L2_DV_FL_HALF_LINE;
 logic [63:0] V4L2_DV_BT_STD_CVT;
 logic [63:0] V4L2_DV_BT_656_1120;
 logic [63:0] CVT_RB_V_FPORCH;
 logic [63:0] CVT_RB_V_BPORCH;
 logic [63:0] CVT_RB_V2_MIN_V_FPORCH;
 logic [63:0] CVT_RB_V2_H_BLANK;
 logic [63:0] CVT_RB_MIN_V_BPORCH;
 logic [63:0] CVT_RB_MIN_V_BLANK;
 logic [63:0] CVT_RB_H_SYNC;
 logic [63:0] CVT_RB_H_BLANK;
 logic [63:0] CVT_PXL_CLK_GRAN_RB_V2;
 logic [63:0] CVT_PXL_CLK_GRAN;
 logic [63:0] CVT_M_PRIME;
 logic [63:0] CVT_MIN_V_PORCH_RND;
 logic [63:0] CVT_MIN_V_BPORCH;
 logic [63:0] CVT_MIN_VSYNC_BP;
 logic [63:0] CVT_HSYNC_PERCENT;
 logic [63:0] CVT_C_PRIME;
 logic [63:0] CVT_CELL_GRAN;
 logic [63:0] fmt;
 logic [30:0] __padding$160;
 logic [0:0] interlaced;
 logic [31:0] polarities;
 logic [31:0] active_width;
 logic [31:0] vsync;
 logic [31:0] hfreq;
 logic [31:0] frame_height;
} struct_v4l2_detect_cvt_inputs;



