# riscv
A SystemVerilog implementation of a simple processor working for the RISC-V ISA. Currently, only the base instruction set is implemented fully and a UART peripheral is fitted in as well. Later extensions are ongoing and will be updated in this repository.
