Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date              : Wed Aug 13 23:22:25 2025
| Host              : DESKTOP-3S5LN80 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file qft3_top_pipelined_timing_summary_routed.rpt -pb qft3_top_pipelined_timing_summary_routed.pb -rpx qft3_top_pipelined_timing_summary_routed.rpx -warn_on_violation
| Design            : qft3_top_pipelined
| Device            : xczu7ev-ffvf1517
| Speed File        : -1LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : I
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description       Violations  
-------  --------  ----------------  ----------  
SYNTH-9  Warning   Small multiplier  200         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.038       -0.076                      2                 3267       -0.364     -135.368                    392                 3267        4.214        0.000                       0                  1963  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             0.329        0.000                      0                 2089       -0.364     -135.368                    392                 2089        4.214        0.000                       0                  1963  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk            sys_clk                 -0.038       -0.076                      2                 1178        0.042        0.000                      0                 1178  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.329ns,  Total Violation        0.000ns
Hold  :          392  Failing Endpoints,  Worst Slack       -0.364ns,  Total Violation     -135.368ns
PW    :            0  Failing Endpoints,  Worst Slack        4.214ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 final_swap/out_100_i_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f100_i[5]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 1.143ns (25.555%)  route 3.330ns (74.445%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -3.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.662ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.500ns
  Clock Net Delay (Source):      2.546ns (routing 1.101ns, distribution 1.445ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.484     1.070    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.047     1.117 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1962, routed)        2.546     3.662    final_swap/clk_IBUF_BUFG
    SLICE_X66Y180        FDCE                                         r  final_swap/out_100_i_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y180        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.135     3.797 r  final_swap/out_100_i_reg_reg[5]/Q
                         net (fo=1, routed)           3.330     7.127    f100_i_OBUF[5]
    AU24                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      1.008     8.136 r  f100_i_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.136    f100_i[5]
    AU24                                                              r  f100_i[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.535     9.465    
                         output delay                -1.000     8.465    
  -------------------------------------------------------------------
                         required time                          8.465    
                         arrival time                          -8.136    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 f111_i_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f111_i[3]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.282ns  (logic 1.180ns (27.550%)  route 3.102ns (72.450%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -3.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.500ns
  Clock Net Delay (Source):      2.540ns (routing 1.101ns, distribution 1.439ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.484     1.070    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.047     1.117 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1962, routed)        2.540     3.656    clk_IBUF_BUFG
    SLICE_X66Y183        FDCE                                         r  f111_i_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y183        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.135     3.791 r  f111_i_reg_reg[3]/Q
                         net (fo=1, routed)           3.102     6.893    f111_i_OBUF[3]
    AW10                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      1.045     7.938 r  f111_i_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.938    f111_i[3]
    AW10                                                              r  f111_i[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.535     9.465    
                         output delay                -1.000     8.465    
  -------------------------------------------------------------------
                         required time                          8.465    
                         arrival time                          -7.938    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 f000_i_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f000_i[2]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.057ns  (logic 3.048ns (75.127%)  route 1.009ns (24.873%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -3.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.830ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.500ns
  Clock Net Delay (Source):      2.713ns (routing 1.101ns, distribution 1.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.484     1.070    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.047     1.117 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1962, routed)        2.713     3.830    clk_IBUF_BUFG
    SLICE_X98Y336        FDCE                                         r  f000_i_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y336        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.134     3.964 r  f000_i_reg_reg[2]/Q
                         net (fo=1, routed)           1.009     4.973    f000_i_OBUF[2]
    B13                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.914     7.887 r  f000_i_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.887    f000_i[2]
    B13                                                               r  f000_i[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.535     9.465    
                         output delay                -1.000     8.465    
  -------------------------------------------------------------------
                         required time                          8.465    
                         arrival time                          -7.887    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.586ns  (required time - arrival time)
  Source:                 f000_i_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f000_i[4]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 3.040ns (75.100%)  route 1.008ns (24.900%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -3.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.830ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.500ns
  Clock Net Delay (Source):      2.713ns (routing 1.101ns, distribution 1.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.484     1.070    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.047     1.117 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1962, routed)        2.713     3.830    clk_IBUF_BUFG
    SLICE_X98Y336        FDCE                                         r  f000_i_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y336        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.135     3.965 r  f000_i_reg_reg[4]/Q
                         net (fo=1, routed)           1.008     4.973    f000_i_OBUF[4]
    C14                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.905     7.878 r  f000_i_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.878    f000_i[4]
    C14                                                               r  f000_i[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.535     9.465    
                         output delay                -1.000     8.465    
  -------------------------------------------------------------------
                         required time                          8.465    
                         arrival time                          -7.878    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.601ns  (required time - arrival time)
  Source:                 f000_i_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f000_i[5]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 3.045ns (75.505%)  route 0.988ns (24.495%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -3.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.830ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.500ns
  Clock Net Delay (Source):      2.713ns (routing 1.101ns, distribution 1.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.484     1.070    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.047     1.117 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1962, routed)        2.713     3.830    clk_IBUF_BUFG
    SLICE_X98Y336        FDCE                                         r  f000_i_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y336        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.136     3.966 r  f000_i_reg_reg[5]/Q
                         net (fo=1, routed)           0.988     4.954    f000_i_OBUF[5]
    B14                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.909     7.864 r  f000_i_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.864    f000_i[5]
    B14                                                               r  f000_i[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.535     9.465    
                         output delay                -1.000     8.465    
  -------------------------------------------------------------------
                         required time                          8.465    
                         arrival time                          -7.864    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.618ns  (required time - arrival time)
  Source:                 f000_i_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f000_i[3]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 3.052ns (75.998%)  route 0.964ns (24.002%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -3.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.830ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.500ns
  Clock Net Delay (Source):      2.713ns (routing 1.101ns, distribution 1.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.484     1.070    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.047     1.117 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1962, routed)        2.713     3.830    clk_IBUF_BUFG
    SLICE_X98Y336        FDCE                                         r  f000_i_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y336        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.135     3.965 r  f000_i_reg_reg[3]/Q
                         net (fo=1, routed)           0.964     4.929    f000_i_OBUF[3]
    A13                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.917     7.846 r  f000_i_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.846    f000_i[3]
    A13                                                               r  f000_i[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.535     9.465    
                         output delay                -1.000     8.465    
  -------------------------------------------------------------------
                         required time                          8.465    
                         arrival time                          -7.846    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 final_swap/out_011_i_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f011_i[7]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 1.121ns (27.145%)  route 3.008ns (72.855%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -3.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.500ns
  Clock Net Delay (Source):      2.556ns (routing 1.101ns, distribution 1.455ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.484     1.070    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.047     1.117 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1962, routed)        2.556     3.672    final_swap/clk_IBUF_BUFG
    SLICE_X67Y181        FDCE                                         r  final_swap/out_011_i_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y181        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.136     3.808 r  final_swap/out_011_i_reg_reg[7]/Q
                         net (fo=1, routed)           3.008     6.816    f011_i_OBUF[7]
    AN24                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.985     7.801 r  f011_i_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.801    f011_i[7]
    AN24                                                              r  f011_i[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.535     9.465    
                         output delay                -1.000     8.465    
  -------------------------------------------------------------------
                         required time                          8.465    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 final_swap/out_001_i_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f001_i[4]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.869ns  (logic 3.026ns (78.214%)  route 0.843ns (21.786%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -3.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.928ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.500ns
  Clock Net Delay (Source):      2.811ns (routing 1.101ns, distribution 1.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.484     1.070    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.047     1.117 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1962, routed)        2.811     3.928    final_swap/clk_IBUF_BUFG
    SLICE_X98Y324        FDCE                                         r  final_swap/out_001_i_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y324        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.134     4.062 r  final_swap/out_001_i_reg_reg[4]/Q
                         net (fo=1, routed)           0.843     4.905    f001_i_OBUF[4]
    G15                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.892     7.797 r  f001_i_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.797    f001_i[4]
    G15                                                               r  f001_i[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.535     9.465    
                         output delay                -1.000     8.465    
  -------------------------------------------------------------------
                         required time                          8.465    
                         arrival time                          -7.797    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.698ns  (required time - arrival time)
  Source:                 f000_i_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f000_i[6]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 3.035ns (77.089%)  route 0.902ns (22.911%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -3.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.830ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.500ns
  Clock Net Delay (Source):      2.713ns (routing 1.101ns, distribution 1.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.484     1.070    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.047     1.117 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1962, routed)        2.713     3.830    clk_IBUF_BUFG
    SLICE_X98Y336        FDCE                                         r  f000_i_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y336        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.134     3.964 r  f000_i_reg_reg[6]/Q
                         net (fo=1, routed)           0.902     4.866    f000_i_OBUF[6]
    D14                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.901     7.767 r  f000_i_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.767    f000_i[6]
    D14                                                               r  f000_i[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.535     9.465    
                         output delay                -1.000     8.465    
  -------------------------------------------------------------------
                         required time                          8.465    
                         arrival time                          -7.767    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 final_swap/out_001_i_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f001_i[6]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.823ns  (logic 3.027ns (79.180%)  route 0.796ns (20.820%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -3.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.500ns
  Clock Net Delay (Source):      2.816ns (routing 1.101ns, distribution 1.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.484     1.070    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.047     1.117 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1962, routed)        2.816     3.933    final_swap/clk_IBUF_BUFG
    SLICE_X98Y320        FDCE                                         r  final_swap/out_001_i_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y320        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.134     4.067 r  final_swap/out_001_i_reg_reg[6]/Q
                         net (fo=1, routed)           0.796     4.863    f001_i_OBUF[6]
    G13                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.893     7.756 r  f001_i_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.756    f001_i[6]
    G13                                                               r  f001_i[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.535     9.465    
                         output delay                -1.000     8.465    
  -------------------------------------------------------------------
                         required time                          8.465    
                         arrival time                          -7.756    
  -------------------------------------------------------------------
                         slack                                  0.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.364ns  (arrival time - required time)
  Source:                 delayed_s4_s5_r_reg[2][1][6]_srl5_delayed_s1_s2_r_reg_c_0/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delayed_s4_s5_r_reg[2][2][6]_delayed_s1_s2_r_reg_c_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.168ns (87.958%)  route 0.023ns (12.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.500ns
  Clock Net Delay (Source):      1.273ns (routing 0.551ns, distribution 0.722ns)
  Clock Net Delay (Destination): 1.384ns (routing 0.601ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.194     0.194 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.194    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.194 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.176     0.370    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.393 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1962, routed)        1.273     1.666    clk_IBUF_BUFG
    SLICE_X67Y223        SRL16E                                       r  delayed_s4_s5_r_reg[2][1][6]_srl5_delayed_s1_s2_r_reg_c_0/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y223        SRL16E (Prop_G6LUT_SLICEM_CLK_Q)
                                                      0.168     1.834 r  delayed_s4_s5_r_reg[2][1][6]_srl5_delayed_s1_s2_r_reg_c_0/Q
                         net (fo=1, routed)           0.023     1.857    delayed_s4_s5_r_reg[2][1][6]_srl5_delayed_s1_s2_r_reg_c_0_n_0
    SLICE_X67Y223        FDRE                                         r  delayed_s4_s5_r_reg[2][2][6]_delayed_s1_s2_r_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.379     0.379 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.379    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.379 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.685    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.711 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1962, routed)        1.384     2.095    clk_IBUF_BUFG
    SLICE_X67Y223        FDRE                                         r  delayed_s4_s5_r_reg[2][2][6]_delayed_s1_s2_r_reg_c_1/C
                         clock pessimism             -0.418     1.677    
                         clock uncertainty            0.500     2.177    
    SLICE_X67Y223        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.044     2.221    delayed_s4_s5_r_reg[2][2][6]_delayed_s1_s2_r_reg_c_1
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                 -0.364    

Slack (VIOLATED) :        -0.363ns  (arrival time - required time)
  Source:                 delayed_s4_s5_r_reg[2][1][2]_srl5_delayed_s1_s2_r_reg_c_0/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delayed_s4_s5_r_reg[2][2][2]_delayed_s1_s2_r_reg_c_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.171ns (89.063%)  route 0.021ns (10.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.500ns
  Clock Net Delay (Source):      1.273ns (routing 0.551ns, distribution 0.722ns)
  Clock Net Delay (Destination): 1.384ns (routing 0.601ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.194     0.194 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.194    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.194 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.176     0.370    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.393 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1962, routed)        1.273     1.666    clk_IBUF_BUFG
    SLICE_X67Y223        SRL16E                                       r  delayed_s4_s5_r_reg[2][1][2]_srl5_delayed_s1_s2_r_reg_c_0/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y223        SRL16E (Prop_E6LUT_SLICEM_CLK_Q)
                                                      0.171     1.837 r  delayed_s4_s5_r_reg[2][1][2]_srl5_delayed_s1_s2_r_reg_c_0/Q
                         net (fo=1, routed)           0.021     1.858    delayed_s4_s5_r_reg[2][1][2]_srl5_delayed_s1_s2_r_reg_c_0_n_0
    SLICE_X67Y223        FDRE                                         r  delayed_s4_s5_r_reg[2][2][2]_delayed_s1_s2_r_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.379     0.379 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.379    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.379 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.685    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.711 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1962, routed)        1.384     2.095    clk_IBUF_BUFG
    SLICE_X67Y223        FDRE                                         r  delayed_s4_s5_r_reg[2][2][2]_delayed_s1_s2_r_reg_c_1/C
                         clock pessimism             -0.418     1.677    
                         clock uncertainty            0.500     2.177    
    SLICE_X67Y223        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.044     2.221    delayed_s4_s5_r_reg[2][2][2]_delayed_s1_s2_r_reg_c_1
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                 -0.363    

Slack (VIOLATED) :        -0.363ns  (arrival time - required time)
  Source:                 h_q1_p1/scaled_beta_i_s3_reg[6]_srl2_h_q2_p3_scaled_alpha_r_s3_reg_c/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_q1_p1/new_beta_i_s4_reg[6]_h_q2_p3_new_alpha_r_s4_reg_c/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.168ns (87.958%)  route 0.023ns (12.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.500ns
  Clock Net Delay (Source):      1.280ns (routing 0.551ns, distribution 0.729ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.601ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.194     0.194 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.194    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.194 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.176     0.370    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.393 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1962, routed)        1.280     1.673    h_q1_p1/clk_IBUF_BUFG
    SLICE_X71Y220        SRL16E                                       r  h_q1_p1/scaled_beta_i_s3_reg[6]_srl2_h_q2_p3_scaled_alpha_r_s3_reg_c/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y220        SRL16E (Prop_G6LUT_SLICEM_CLK_Q)
                                                      0.168     1.841 r  h_q1_p1/scaled_beta_i_s3_reg[6]_srl2_h_q2_p3_scaled_alpha_r_s3_reg_c/Q
                         net (fo=1, routed)           0.023     1.864    h_q1_p1/scaled_beta_i_s3_reg[6]_srl2_h_q2_p3_scaled_alpha_r_s3_reg_c_n_0
    SLICE_X71Y220        FDRE                                         r  h_q1_p1/new_beta_i_s4_reg[6]_h_q2_p3_new_alpha_r_s4_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.379     0.379 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.379    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.379 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.685    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.711 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1962, routed)        1.391     2.102    h_q1_p1/clk_IBUF_BUFG
    SLICE_X71Y220        FDRE                                         r  h_q1_p1/new_beta_i_s4_reg[6]_h_q2_p3_new_alpha_r_s4_reg_c/C
                         clock pessimism             -0.419     1.683    
                         clock uncertainty            0.500     2.183    
    SLICE_X71Y220        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.044     2.227    h_q1_p1/new_beta_i_s4_reg[6]_h_q2_p3_new_alpha_r_s4_reg_c
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                 -0.363    

Slack (VIOLATED) :        -0.363ns  (arrival time - required time)
  Source:                 delayed_s2_s3_i_reg[1][1][0]_srl9_delayed_s2_s3_r_reg_c_3/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delayed_s2_s3_i_reg[1][2][0]_delayed_s2_s3_r_reg_c_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.168ns (87.958%)  route 0.023ns (12.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.500ns
  Clock Net Delay (Source):      1.277ns (routing 0.551ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.388ns (routing 0.601ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.194     0.194 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.194    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.194 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.176     0.370    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.393 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1962, routed)        1.277     1.670    clk_IBUF_BUFG
    SLICE_X71Y216        SRL16E                                       r  delayed_s2_s3_i_reg[1][1][0]_srl9_delayed_s2_s3_r_reg_c_3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y216        SRL16E (Prop_G6LUT_SLICEM_CLK_Q)
                                                      0.168     1.838 r  delayed_s2_s3_i_reg[1][1][0]_srl9_delayed_s2_s3_r_reg_c_3/Q
                         net (fo=1, routed)           0.023     1.861    delayed_s2_s3_i_reg[1][1][0]_srl9_delayed_s2_s3_r_reg_c_3_n_0
    SLICE_X71Y216        FDRE                                         r  delayed_s2_s3_i_reg[1][2][0]_delayed_s2_s3_r_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.379     0.379 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.379    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.379 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.685    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.711 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1962, routed)        1.388     2.099    clk_IBUF_BUFG
    SLICE_X71Y216        FDRE                                         r  delayed_s2_s3_i_reg[1][2][0]_delayed_s2_s3_r_reg_c_4/C
                         clock pessimism             -0.419     1.680    
                         clock uncertainty            0.500     2.180    
    SLICE_X71Y216        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.044     2.224    delayed_s2_s3_i_reg[1][2][0]_delayed_s2_s3_r_reg_c_4
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                 -0.363    

Slack (VIOLATED) :        -0.362ns  (arrival time - required time)
  Source:                 delayed_s2_s3_r_reg[2][1][1]_srl9_delayed_s2_s3_r_reg_c_3/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delayed_s2_s3_r_reg[2][2][1]_delayed_s2_s3_r_reg_c_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.175ns (89.744%)  route 0.020ns (10.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.500ns
  Clock Net Delay (Source):      1.273ns (routing 0.551ns, distribution 0.722ns)
  Clock Net Delay (Destination): 1.386ns (routing 0.601ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.194     0.194 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.194    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.194 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.176     0.370    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.393 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1962, routed)        1.273     1.666    clk_IBUF_BUFG
    SLICE_X67Y223        SRL16E                                       r  delayed_s2_s3_r_reg[2][1][1]_srl9_delayed_s2_s3_r_reg_c_3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y223        SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.175     1.841 r  delayed_s2_s3_r_reg[2][1][1]_srl9_delayed_s2_s3_r_reg_c_3/Q
                         net (fo=1, routed)           0.020     1.861    delayed_s2_s3_r_reg[2][1][1]_srl9_delayed_s2_s3_r_reg_c_3_n_0
    SLICE_X67Y223        FDRE                                         r  delayed_s2_s3_r_reg[2][2][1]_delayed_s2_s3_r_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.379     0.379 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.379    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.379 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.685    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.711 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1962, routed)        1.386     2.097    clk_IBUF_BUFG
    SLICE_X67Y223        FDRE                                         r  delayed_s2_s3_r_reg[2][2][1]_delayed_s2_s3_r_reg_c_4/C
                         clock pessimism             -0.418     1.679    
                         clock uncertainty            0.500     2.179    
    SLICE_X67Y223        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.044     2.223    delayed_s2_s3_r_reg[2][2][1]_delayed_s2_s3_r_reg_c_4
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                 -0.362    

Slack (VIOLATED) :        -0.362ns  (arrival time - required time)
  Source:                 h_q1_p1/scaled_beta_i_s3_reg[4]_srl2_h_q2_p3_scaled_alpha_r_s3_reg_c/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_q1_p1/new_beta_i_s4_reg[4]_h_q2_p3_new_alpha_r_s4_reg_c/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.171ns (89.063%)  route 0.021ns (10.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.500ns
  Clock Net Delay (Source):      1.280ns (routing 0.551ns, distribution 0.729ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.601ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.194     0.194 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.194    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.194 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.176     0.370    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.393 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1962, routed)        1.280     1.673    h_q1_p1/clk_IBUF_BUFG
    SLICE_X71Y220        SRL16E                                       r  h_q1_p1/scaled_beta_i_s3_reg[4]_srl2_h_q2_p3_scaled_alpha_r_s3_reg_c/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y220        SRL16E (Prop_E6LUT_SLICEM_CLK_Q)
                                                      0.171     1.844 r  h_q1_p1/scaled_beta_i_s3_reg[4]_srl2_h_q2_p3_scaled_alpha_r_s3_reg_c/Q
                         net (fo=1, routed)           0.021     1.865    h_q1_p1/scaled_beta_i_s3_reg[4]_srl2_h_q2_p3_scaled_alpha_r_s3_reg_c_n_0
    SLICE_X71Y220        FDRE                                         r  h_q1_p1/new_beta_i_s4_reg[4]_h_q2_p3_new_alpha_r_s4_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.379     0.379 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.379    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.379 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.685    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.711 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1962, routed)        1.391     2.102    h_q1_p1/clk_IBUF_BUFG
    SLICE_X71Y220        FDRE                                         r  h_q1_p1/new_beta_i_s4_reg[4]_h_q2_p3_new_alpha_r_s4_reg_c/C
                         clock pessimism             -0.419     1.683    
                         clock uncertainty            0.500     2.183    
    SLICE_X71Y220        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.044     2.227    h_q1_p1/new_beta_i_s4_reg[4]_h_q2_p3_new_alpha_r_s4_reg_c
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                 -0.362    

Slack (VIOLATED) :        -0.362ns  (arrival time - required time)
  Source:                 delayed_s1_s2_i_reg[5][1][3]_srl5_delayed_s1_s2_r_reg_c_0/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delayed_s1_s2_i_reg[5][2][3]_delayed_s1_s2_r_reg_c_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.171ns (89.063%)  route 0.021ns (10.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.500ns
  Clock Net Delay (Source):      1.277ns (routing 0.551ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.388ns (routing 0.601ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.194     0.194 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.194    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.194 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.176     0.370    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.393 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1962, routed)        1.277     1.670    clk_IBUF_BUFG
    SLICE_X71Y216        SRL16E                                       r  delayed_s1_s2_i_reg[5][1][3]_srl5_delayed_s1_s2_r_reg_c_0/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y216        SRL16E (Prop_E6LUT_SLICEM_CLK_Q)
                                                      0.171     1.841 r  delayed_s1_s2_i_reg[5][1][3]_srl5_delayed_s1_s2_r_reg_c_0/Q
                         net (fo=1, routed)           0.021     1.862    delayed_s1_s2_i_reg[5][1][3]_srl5_delayed_s1_s2_r_reg_c_0_n_0
    SLICE_X71Y216        FDRE                                         r  delayed_s1_s2_i_reg[5][2][3]_delayed_s1_s2_r_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.379     0.379 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.379    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.379 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.685    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.711 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1962, routed)        1.388     2.099    clk_IBUF_BUFG
    SLICE_X71Y216        FDRE                                         r  delayed_s1_s2_i_reg[5][2][3]_delayed_s1_s2_r_reg_c_1/C
                         clock pessimism             -0.419     1.680    
                         clock uncertainty            0.500     2.180    
    SLICE_X71Y216        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.044     2.224    delayed_s1_s2_i_reg[5][2][3]_delayed_s1_s2_r_reg_c_1
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                 -0.362    

Slack (VIOLATED) :        -0.361ns  (arrival time - required time)
  Source:                 h_q1_p1/scaled_beta_i_s3_reg[0]_srl2_h_q2_p3_scaled_alpha_r_s3_reg_c/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_q1_p1/new_beta_i_s4_reg[0]_h_q2_p3_new_alpha_r_s4_reg_c/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.175ns (89.744%)  route 0.020ns (10.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.500ns
  Clock Net Delay (Source):      1.280ns (routing 0.551ns, distribution 0.729ns)
  Clock Net Delay (Destination): 1.393ns (routing 0.601ns, distribution 0.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.194     0.194 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.194    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.194 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.176     0.370    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.393 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1962, routed)        1.280     1.673    h_q1_p1/clk_IBUF_BUFG
    SLICE_X71Y220        SRL16E                                       r  h_q1_p1/scaled_beta_i_s3_reg[0]_srl2_h_q2_p3_scaled_alpha_r_s3_reg_c/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y220        SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.175     1.848 r  h_q1_p1/scaled_beta_i_s3_reg[0]_srl2_h_q2_p3_scaled_alpha_r_s3_reg_c/Q
                         net (fo=1, routed)           0.020     1.868    h_q1_p1/scaled_beta_i_s3_reg[0]_srl2_h_q2_p3_scaled_alpha_r_s3_reg_c_n_0
    SLICE_X71Y220        FDRE                                         r  h_q1_p1/new_beta_i_s4_reg[0]_h_q2_p3_new_alpha_r_s4_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.379     0.379 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.379    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.379 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.685    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.711 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1962, routed)        1.393     2.104    h_q1_p1/clk_IBUF_BUFG
    SLICE_X71Y220        FDRE                                         r  h_q1_p1/new_beta_i_s4_reg[0]_h_q2_p3_new_alpha_r_s4_reg_c/C
                         clock pessimism             -0.419     1.685    
                         clock uncertainty            0.500     2.185    
    SLICE_X71Y220        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.044     2.229    h_q1_p1/new_beta_i_s4_reg[0]_h_q2_p3_new_alpha_r_s4_reg_c
  -------------------------------------------------------------------
                         required time                         -2.229    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                 -0.361    

Slack (VIOLATED) :        -0.361ns  (arrival time - required time)
  Source:                 c10_p0/imag_sum_s2_reg[5]_srl5_delayed_s1_s2_r_reg_c_0/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c10_p0/scaled_pi_s3_reg[1]_delayed_s1_s2_r_reg_c_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.175ns (89.744%)  route 0.020ns (10.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.500ns
  Clock Net Delay (Source):      1.277ns (routing 0.551ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.390ns (routing 0.601ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.194     0.194 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.194    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.194 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.176     0.370    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.393 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1962, routed)        1.277     1.670    c10_p0/clk_IBUF_BUFG
    SLICE_X71Y216        SRL16E                                       r  c10_p0/imag_sum_s2_reg[5]_srl5_delayed_s1_s2_r_reg_c_0/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y216        SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.175     1.845 r  c10_p0/imag_sum_s2_reg[5]_srl5_delayed_s1_s2_r_reg_c_0/Q
                         net (fo=1, routed)           0.020     1.865    c10_p0/imag_sum_s2_reg[5]_srl5_delayed_s1_s2_r_reg_c_0_n_0
    SLICE_X71Y216        FDRE                                         r  c10_p0/scaled_pi_s3_reg[1]_delayed_s1_s2_r_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.379     0.379 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.379    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.379 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.685    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.711 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1962, routed)        1.390     2.101    c10_p0/clk_IBUF_BUFG
    SLICE_X71Y216        FDRE                                         r  c10_p0/scaled_pi_s3_reg[1]_delayed_s1_s2_r_reg_c_1/C
                         clock pessimism             -0.419     1.682    
                         clock uncertainty            0.500     2.182    
    SLICE_X71Y216        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.044     2.226    c10_p0/scaled_pi_s3_reg[1]_delayed_s1_s2_r_reg_c_1
  -------------------------------------------------------------------
                         required time                         -2.226    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                 -0.361    

Slack (VIOLATED) :        -0.359ns  (arrival time - required time)
  Source:                 delayed_s2_s3_r_reg[2][1][3]_srl9_delayed_s2_s3_r_reg_c_3/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delayed_s2_s3_r_reg[2][2][3]_delayed_s2_s3_r_reg_c_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.174ns (87.879%)  route 0.024ns (12.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.500ns
  Clock Net Delay (Source):      1.273ns (routing 0.551ns, distribution 0.722ns)
  Clock Net Delay (Destination): 1.386ns (routing 0.601ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.194     0.194 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.194    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.194 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.176     0.370    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.393 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1962, routed)        1.273     1.666    clk_IBUF_BUFG
    SLICE_X67Y223        SRL16E                                       r  delayed_s2_s3_r_reg[2][1][3]_srl9_delayed_s2_s3_r_reg_c_3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y223        SRL16E (Prop_B6LUT_SLICEM_CLK_Q)
                                                      0.174     1.840 r  delayed_s2_s3_r_reg[2][1][3]_srl9_delayed_s2_s3_r_reg_c_3/Q
                         net (fo=1, routed)           0.024     1.864    delayed_s2_s3_r_reg[2][1][3]_srl9_delayed_s2_s3_r_reg_c_3_n_0
    SLICE_X67Y223        FDRE                                         r  delayed_s2_s3_r_reg[2][2][3]_delayed_s2_s3_r_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.379     0.379 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.379    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.379 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.685    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.711 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1962, routed)        1.386     2.097    clk_IBUF_BUFG
    SLICE_X67Y223        FDRE                                         r  delayed_s2_s3_r_reg[2][2][3]_delayed_s2_s3_r_reg_c_4/C
                         clock pessimism             -0.418     1.679    
                         clock uncertainty            0.500     2.179    
    SLICE_X67Y223        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.044     2.223    delayed_s2_s3_r_reg[2][2][3]_delayed_s2_s3_r_reg_c_4
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                 -0.359    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SRL16E/CLK  n/a            1.572         10.000      8.428      SLICE_X74Y218  delayed_s1_s2_i_reg[5][1][0]_srl5_delayed_s1_s2_r_reg_c_0/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.572         10.000      8.428      SLICE_X71Y216  delayed_s1_s2_i_reg[5][1][1]_srl5_delayed_s1_s2_r_reg_c_0/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.572         10.000      8.428      SLICE_X71Y216  delayed_s1_s2_i_reg[5][1][2]_srl5_delayed_s1_s2_r_reg_c_0/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.572         10.000      8.428      SLICE_X71Y216  delayed_s1_s2_i_reg[5][1][3]_srl5_delayed_s1_s2_r_reg_c_0/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.572         10.000      8.428      SLICE_X71Y216  delayed_s1_s2_i_reg[5][1][4]_srl5_delayed_s1_s2_r_reg_c_0/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.572         10.000      8.428      SLICE_X74Y218  delayed_s1_s2_i_reg[5][1][5]_srl5_delayed_s1_s2_r_reg_c_0/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.572         10.000      8.428      SLICE_X74Y218  delayed_s1_s2_i_reg[5][1][6]_srl5_delayed_s1_s2_r_reg_c_0/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.572         10.000      8.428      SLICE_X74Y218  delayed_s1_s2_i_reg[5][1][7]_srl5_delayed_s1_s2_r_reg_c_0/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.572         10.000      8.428      SLICE_X71Y226  delayed_s1_s2_r_reg[5][1][0]_srl5_delayed_s1_s2_r_reg_c_0/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.572         10.000      8.428      SLICE_X71Y223  delayed_s1_s2_r_reg[5][1][1]_srl5_delayed_s1_s2_r_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.786         5.000       4.214      SLICE_X74Y218  delayed_s1_s2_i_reg[5][1][0]_srl5_delayed_s1_s2_r_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.786         5.000       4.214      SLICE_X74Y218  delayed_s1_s2_i_reg[5][1][0]_srl5_delayed_s1_s2_r_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.786         5.000       4.214      SLICE_X71Y216  delayed_s1_s2_i_reg[5][1][1]_srl5_delayed_s1_s2_r_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.786         5.000       4.214      SLICE_X71Y216  delayed_s1_s2_i_reg[5][1][1]_srl5_delayed_s1_s2_r_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.786         5.000       4.214      SLICE_X71Y216  delayed_s1_s2_i_reg[5][1][2]_srl5_delayed_s1_s2_r_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.786         5.000       4.214      SLICE_X71Y216  delayed_s1_s2_i_reg[5][1][2]_srl5_delayed_s1_s2_r_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.786         5.000       4.214      SLICE_X71Y216  delayed_s1_s2_i_reg[5][1][3]_srl5_delayed_s1_s2_r_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.786         5.000       4.214      SLICE_X71Y216  delayed_s1_s2_i_reg[5][1][3]_srl5_delayed_s1_s2_r_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.786         5.000       4.214      SLICE_X71Y216  delayed_s1_s2_i_reg[5][1][4]_srl5_delayed_s1_s2_r_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.786         5.000       4.214      SLICE_X71Y216  delayed_s1_s2_i_reg[5][1][4]_srl5_delayed_s1_s2_r_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.786         5.000       4.214      SLICE_X74Y218  delayed_s1_s2_i_reg[5][1][0]_srl5_delayed_s1_s2_r_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.786         5.000       4.214      SLICE_X74Y218  delayed_s1_s2_i_reg[5][1][0]_srl5_delayed_s1_s2_r_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.786         5.000       4.214      SLICE_X71Y216  delayed_s1_s2_i_reg[5][1][1]_srl5_delayed_s1_s2_r_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.786         5.000       4.214      SLICE_X71Y216  delayed_s1_s2_i_reg[5][1][1]_srl5_delayed_s1_s2_r_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.786         5.000       4.214      SLICE_X71Y216  delayed_s1_s2_i_reg[5][1][2]_srl5_delayed_s1_s2_r_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.786         5.000       4.214      SLICE_X71Y216  delayed_s1_s2_i_reg[5][1][2]_srl5_delayed_s1_s2_r_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.786         5.000       4.214      SLICE_X71Y216  delayed_s1_s2_i_reg[5][1][3]_srl5_delayed_s1_s2_r_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.786         5.000       4.214      SLICE_X71Y216  delayed_s1_s2_i_reg[5][1][3]_srl5_delayed_s1_s2_r_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.786         5.000       4.214      SLICE_X71Y216  delayed_s1_s2_i_reg[5][1][4]_srl5_delayed_s1_s2_r_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.786         5.000       4.214      SLICE_X71Y216  delayed_s1_s2_i_reg[5][1][4]_srl5_delayed_s1_s2_r_reg_c_0/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            2  Failing Endpoints,  Worst Slack       -0.038ns,  Total Violation       -0.076ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.038ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_swap/out_001_i_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.676ns  (logic 0.575ns (7.484%)  route 7.102ns (92.516%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.269ns = ( 13.269 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.500ns
  Clock Net Delay (Destination): 2.526ns (routing 1.007ns, distribution 1.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  5.000     5.000    
    AL26                                              0.000     5.000 r  rst_n (IN)
                         net (fo=0)                   0.000     5.000    rst_n_IBUF_inst/I
    AL26                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.575     5.575 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.575    rst_n_IBUF_inst/OUT
    AL26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     5.575 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1178, routed)        7.102    12.676    final_swap/out_001_r_reg_reg[7]_1
    SLICE_X98Y324        FDCE                                         f  final_swap/out_001_i_reg_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AP25                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.319    10.319 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.319    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.319 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    10.703    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.040    10.743 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1962, routed)        2.526    13.269    final_swap/clk_IBUF_BUFG
    SLICE_X98Y324        FDCE                                         r  final_swap/out_001_i_reg_reg[4]/C
                         clock pessimism              0.000    13.269    
                         clock uncertainty           -0.535    12.733    
    SLICE_X98Y324        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.095    12.638    final_swap/out_001_i_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.638    
                         arrival time                         -12.676    
  -------------------------------------------------------------------
                         slack                                 -0.038    

Slack (VIOLATED) :        -0.038ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_swap/out_001_i_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.676ns  (logic 0.575ns (7.484%)  route 7.102ns (92.516%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.269ns = ( 13.269 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.500ns
  Clock Net Delay (Destination): 2.526ns (routing 1.007ns, distribution 1.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  5.000     5.000    
    AL26                                              0.000     5.000 r  rst_n (IN)
                         net (fo=0)                   0.000     5.000    rst_n_IBUF_inst/I
    AL26                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.575     5.575 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.575    rst_n_IBUF_inst/OUT
    AL26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     5.575 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1178, routed)        7.102    12.676    final_swap/out_001_r_reg_reg[7]_1
    SLICE_X98Y324        FDCE                                         f  final_swap/out_001_i_reg_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AP25                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.319    10.319 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.319    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.319 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    10.703    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.040    10.743 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1962, routed)        2.526    13.269    final_swap/clk_IBUF_BUFG
    SLICE_X98Y324        FDCE                                         r  final_swap/out_001_i_reg_reg[5]/C
                         clock pessimism              0.000    13.269    
                         clock uncertainty           -0.535    12.733    
    SLICE_X98Y324        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.095    12.638    final_swap/out_001_i_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.638    
                         arrival time                         -12.676    
  -------------------------------------------------------------------
                         slack                                 -0.038    

Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f000_i_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.540ns  (logic 0.575ns (7.619%)  route 6.966ns (92.381%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.182ns = ( 13.182 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.500ns
  Clock Net Delay (Destination): 2.439ns (routing 1.007ns, distribution 1.432ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  5.000     5.000    
    AL26                                              0.000     5.000 r  rst_n (IN)
                         net (fo=0)                   0.000     5.000    rst_n_IBUF_inst/I
    AL26                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.575     5.575 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.575    rst_n_IBUF_inst/OUT
    AL26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     5.575 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1178, routed)        6.966    12.540    c20_p0_n_34
    SLICE_X98Y336        FDCE                                         f  f000_i_reg_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AP25                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.319    10.319 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.319    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.319 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    10.703    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.040    10.743 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1962, routed)        2.439    13.182    clk_IBUF_BUFG
    SLICE_X98Y336        FDCE                                         r  f000_i_reg_reg[2]/C
                         clock pessimism              0.000    13.182    
                         clock uncertainty           -0.535    12.646    
    SLICE_X98Y336        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.095    12.551    f000_i_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.551    
                         arrival time                         -12.540    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f000_i_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.540ns  (logic 0.575ns (7.619%)  route 6.966ns (92.381%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.182ns = ( 13.182 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.500ns
  Clock Net Delay (Destination): 2.439ns (routing 1.007ns, distribution 1.432ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  5.000     5.000    
    AL26                                              0.000     5.000 r  rst_n (IN)
                         net (fo=0)                   0.000     5.000    rst_n_IBUF_inst/I
    AL26                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.575     5.575 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.575    rst_n_IBUF_inst/OUT
    AL26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     5.575 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1178, routed)        6.966    12.540    c20_p0_n_34
    SLICE_X98Y336        FDCE                                         f  f000_i_reg_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AP25                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.319    10.319 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.319    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.319 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    10.703    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.040    10.743 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1962, routed)        2.439    13.182    clk_IBUF_BUFG
    SLICE_X98Y336        FDCE                                         r  f000_i_reg_reg[3]/C
                         clock pessimism              0.000    13.182    
                         clock uncertainty           -0.535    12.646    
    SLICE_X98Y336        FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.095    12.551    f000_i_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.551    
                         arrival time                         -12.540    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f000_i_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.540ns  (logic 0.575ns (7.619%)  route 6.966ns (92.381%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.182ns = ( 13.182 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.500ns
  Clock Net Delay (Destination): 2.439ns (routing 1.007ns, distribution 1.432ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  5.000     5.000    
    AL26                                              0.000     5.000 r  rst_n (IN)
                         net (fo=0)                   0.000     5.000    rst_n_IBUF_inst/I
    AL26                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.575     5.575 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.575    rst_n_IBUF_inst/OUT
    AL26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     5.575 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1178, routed)        6.966    12.540    c20_p0_n_34
    SLICE_X98Y336        FDCE                                         f  f000_i_reg_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AP25                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.319    10.319 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.319    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.319 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    10.703    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.040    10.743 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1962, routed)        2.439    13.182    clk_IBUF_BUFG
    SLICE_X98Y336        FDCE                                         r  f000_i_reg_reg[4]/C
                         clock pessimism              0.000    13.182    
                         clock uncertainty           -0.535    12.646    
    SLICE_X98Y336        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.095    12.551    f000_i_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.551    
                         arrival time                         -12.540    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f000_i_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.540ns  (logic 0.575ns (7.619%)  route 6.966ns (92.381%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.182ns = ( 13.182 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.500ns
  Clock Net Delay (Destination): 2.439ns (routing 1.007ns, distribution 1.432ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  5.000     5.000    
    AL26                                              0.000     5.000 r  rst_n (IN)
                         net (fo=0)                   0.000     5.000    rst_n_IBUF_inst/I
    AL26                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.575     5.575 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.575    rst_n_IBUF_inst/OUT
    AL26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     5.575 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1178, routed)        6.966    12.540    c20_p0_n_34
    SLICE_X98Y336        FDCE                                         f  f000_i_reg_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AP25                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.319    10.319 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.319    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.319 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    10.703    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.040    10.743 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1962, routed)        2.439    13.182    clk_IBUF_BUFG
    SLICE_X98Y336        FDCE                                         r  f000_i_reg_reg[5]/C
                         clock pessimism              0.000    13.182    
                         clock uncertainty           -0.535    12.646    
    SLICE_X98Y336        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.095    12.551    f000_i_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.551    
                         arrival time                         -12.540    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f000_i_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.540ns  (logic 0.575ns (7.619%)  route 6.966ns (92.381%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.182ns = ( 13.182 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.500ns
  Clock Net Delay (Destination): 2.439ns (routing 1.007ns, distribution 1.432ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  5.000     5.000    
    AL26                                              0.000     5.000 r  rst_n (IN)
                         net (fo=0)                   0.000     5.000    rst_n_IBUF_inst/I
    AL26                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.575     5.575 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.575    rst_n_IBUF_inst/OUT
    AL26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     5.575 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1178, routed)        6.966    12.540    c20_p0_n_34
    SLICE_X98Y336        FDCE                                         f  f000_i_reg_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AP25                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.319    10.319 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.319    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.319 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    10.703    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.040    10.743 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1962, routed)        2.439    13.182    clk_IBUF_BUFG
    SLICE_X98Y336        FDCE                                         r  f000_i_reg_reg[6]/C
                         clock pessimism              0.000    13.182    
                         clock uncertainty           -0.535    12.646    
    SLICE_X98Y336        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.095    12.551    f000_i_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         12.551    
                         arrival time                         -12.540    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f000_i_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.540ns  (logic 0.575ns (7.619%)  route 6.966ns (92.381%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.182ns = ( 13.182 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.500ns
  Clock Net Delay (Destination): 2.439ns (routing 1.007ns, distribution 1.432ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  5.000     5.000    
    AL26                                              0.000     5.000 r  rst_n (IN)
                         net (fo=0)                   0.000     5.000    rst_n_IBUF_inst/I
    AL26                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.575     5.575 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.575    rst_n_IBUF_inst/OUT
    AL26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     5.575 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1178, routed)        6.966    12.540    c20_p0_n_34
    SLICE_X98Y336        FDCE                                         f  f000_i_reg_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AP25                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.319    10.319 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.319    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.319 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    10.703    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.040    10.743 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1962, routed)        2.439    13.182    clk_IBUF_BUFG
    SLICE_X98Y336        FDCE                                         r  f000_i_reg_reg[7]/C
                         clock pessimism              0.000    13.182    
                         clock uncertainty           -0.535    12.646    
    SLICE_X98Y336        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.095    12.551    f000_i_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         12.551    
                         arrival time                         -12.540    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.017ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_swap/out_001_i_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.539ns  (logic 0.575ns (7.620%)  route 6.965ns (92.380%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.187ns = ( 13.187 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.500ns
  Clock Net Delay (Destination): 2.444ns (routing 1.007ns, distribution 1.437ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  5.000     5.000    
    AL26                                              0.000     5.000 r  rst_n (IN)
                         net (fo=0)                   0.000     5.000    rst_n_IBUF_inst/I
    AL26                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.575     5.575 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.575    rst_n_IBUF_inst/OUT
    AL26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     5.575 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1178, routed)        6.965    12.539    final_swap/out_001_r_reg_reg[7]_1
    SLICE_X98Y336        FDCE                                         f  final_swap/out_001_i_reg_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AP25                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.319    10.319 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.319    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.319 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    10.703    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.040    10.743 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1962, routed)        2.444    13.187    final_swap/clk_IBUF_BUFG
    SLICE_X98Y336        FDCE                                         r  final_swap/out_001_i_reg_reg[0]/C
                         clock pessimism              0.000    13.187    
                         clock uncertainty           -0.535    12.651    
    SLICE_X98Y336        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.095    12.556    final_swap/out_001_i_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.556    
                         arrival time                         -12.539    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_swap/out_001_i_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.539ns  (logic 0.575ns (7.620%)  route 6.965ns (92.380%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.187ns = ( 13.187 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.500ns
  Clock Net Delay (Destination): 2.444ns (routing 1.007ns, distribution 1.437ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  5.000     5.000    
    AL26                                              0.000     5.000 r  rst_n (IN)
                         net (fo=0)                   0.000     5.000    rst_n_IBUF_inst/I
    AL26                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.575     5.575 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.575    rst_n_IBUF_inst/OUT
    AL26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     5.575 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1178, routed)        6.965    12.539    final_swap/out_001_r_reg_reg[7]_1
    SLICE_X98Y336        FDCE                                         f  final_swap/out_001_i_reg_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AP25                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.319    10.319 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.319    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.319 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    10.703    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.040    10.743 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1962, routed)        2.444    13.187    final_swap/clk_IBUF_BUFG
    SLICE_X98Y336        FDCE                                         r  final_swap/out_001_i_reg_reg[1]/C
                         clock pessimism              0.000    13.187    
                         clock uncertainty           -0.535    12.651    
    SLICE_X98Y336        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.095    12.556    final_swap/out_001_i_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.556    
                         arrival time                         -12.539    
  -------------------------------------------------------------------
                         slack                                  0.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_i110_i_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 0.182ns (7.001%)  route 2.421ns (92.999%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.500ns
  Clock Net Delay (Destination): 1.368ns (routing 0.601ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    AL26                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    AL26                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.182     0.182 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.182    rst_n_IBUF_inst/OUT
    AL26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.182 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1178, routed)        2.421     2.603    c20_p0_n_34
    SLICE_X66Y226        FDCE                                         f  r_i110_i_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.379     0.379 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.379    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.379 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.685    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.711 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1962, routed)        1.368     2.079    clk_IBUF_BUFG
    SLICE_X66Y226        FDCE                                         r  r_i110_i_reg[4]/C
                         clock pessimism              0.000     2.079    
                         clock uncertainty            0.500     2.579    
    SLICE_X66Y226        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.018     2.561    r_i110_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.561    
                         arrival time                           2.603    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_i110_i_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 0.182ns (7.001%)  route 2.421ns (92.999%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.500ns
  Clock Net Delay (Destination): 1.368ns (routing 0.601ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    AL26                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    AL26                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.182     0.182 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.182    rst_n_IBUF_inst/OUT
    AL26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.182 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1178, routed)        2.421     2.603    c20_p0_n_34
    SLICE_X66Y226        FDCE                                         f  r_i110_i_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.379     0.379 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.379    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.379 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.685    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.711 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1962, routed)        1.368     2.079    clk_IBUF_BUFG
    SLICE_X66Y226        FDCE                                         r  r_i110_i_reg[6]/C
                         clock pessimism              0.000     2.079    
                         clock uncertainty            0.500     2.579    
    SLICE_X66Y226        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.018     2.561    r_i110_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.561    
                         arrival time                           2.603    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_i011_i_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.182ns (6.877%)  route 2.468ns (93.123%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.500ns
  Clock Net Delay (Destination): 1.412ns (routing 0.601ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    AL26                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    AL26                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.182     0.182 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.182    rst_n_IBUF_inst/OUT
    AL26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.182 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1178, routed)        2.468     2.650    c20_p0_n_34
    SLICE_X66Y249        FDCE                                         f  r_i011_i_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.379     0.379 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.379    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.379 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.685    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.711 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1962, routed)        1.412     2.123    clk_IBUF_BUFG
    SLICE_X66Y249        FDCE                                         r  r_i011_i_reg[0]/C
                         clock pessimism              0.000     2.123    
                         clock uncertainty            0.500     2.623    
    SLICE_X66Y249        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.018     2.605    r_i011_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.605    
                         arrival time                           2.650    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_i011_i_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.182ns (6.877%)  route 2.468ns (93.123%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.500ns
  Clock Net Delay (Destination): 1.412ns (routing 0.601ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    AL26                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    AL26                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.182     0.182 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.182    rst_n_IBUF_inst/OUT
    AL26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.182 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1178, routed)        2.468     2.650    c20_p0_n_34
    SLICE_X66Y249        FDCE                                         f  r_i011_i_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.379     0.379 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.379    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.379 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.685    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.711 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1962, routed)        1.412     2.123    clk_IBUF_BUFG
    SLICE_X66Y249        FDCE                                         r  r_i011_i_reg[1]/C
                         clock pessimism              0.000     2.123    
                         clock uncertainty            0.500     2.623    
    SLICE_X66Y249        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.018     2.605    r_i011_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.605    
                         arrival time                           2.650    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_i011_i_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.182ns (6.877%)  route 2.468ns (93.123%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.500ns
  Clock Net Delay (Destination): 1.412ns (routing 0.601ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    AL26                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    AL26                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.182     0.182 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.182    rst_n_IBUF_inst/OUT
    AL26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.182 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1178, routed)        2.468     2.650    c20_p0_n_34
    SLICE_X66Y249        FDCE                                         f  r_i011_i_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.379     0.379 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.379    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.379 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.685    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.711 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1962, routed)        1.412     2.123    clk_IBUF_BUFG
    SLICE_X66Y249        FDCE                                         r  r_i011_i_reg[2]/C
                         clock pessimism              0.000     2.123    
                         clock uncertainty            0.500     2.623    
    SLICE_X66Y249        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.018     2.605    r_i011_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.605    
                         arrival time                           2.650    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_i011_i_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.182ns (6.877%)  route 2.468ns (93.123%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.500ns
  Clock Net Delay (Destination): 1.412ns (routing 0.601ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    AL26                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    AL26                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.182     0.182 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.182    rst_n_IBUF_inst/OUT
    AL26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.182 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1178, routed)        2.468     2.650    c20_p0_n_34
    SLICE_X66Y249        FDCE                                         f  r_i011_i_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.379     0.379 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.379    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.379 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.685    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.711 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1962, routed)        1.412     2.123    clk_IBUF_BUFG
    SLICE_X66Y249        FDCE                                         r  r_i011_i_reg[3]/C
                         clock pessimism              0.000     2.123    
                         clock uncertainty            0.500     2.623    
    SLICE_X66Y249        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.018     2.605    r_i011_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.605    
                         arrival time                           2.650    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_i100_i_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.182ns (6.877%)  route 2.468ns (93.123%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.500ns
  Clock Net Delay (Destination): 1.412ns (routing 0.601ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    AL26                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    AL26                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.182     0.182 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.182    rst_n_IBUF_inst/OUT
    AL26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.182 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1178, routed)        2.468     2.650    c20_p0_n_34
    SLICE_X66Y249        FDCE                                         f  r_i100_i_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.379     0.379 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.379    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.379 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.685    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.711 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1962, routed)        1.412     2.123    clk_IBUF_BUFG
    SLICE_X66Y249        FDCE                                         r  r_i100_i_reg[2]/C
                         clock pessimism              0.000     2.123    
                         clock uncertainty            0.500     2.623    
    SLICE_X66Y249        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.018     2.605    r_i100_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.605    
                         arrival time                           2.650    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_i100_i_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.182ns (6.877%)  route 2.468ns (93.123%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.500ns
  Clock Net Delay (Destination): 1.412ns (routing 0.601ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    AL26                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    AL26                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.182     0.182 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.182    rst_n_IBUF_inst/OUT
    AL26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.182 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1178, routed)        2.468     2.650    c20_p0_n_34
    SLICE_X66Y249        FDCE                                         f  r_i100_i_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.379     0.379 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.379    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.379 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.685    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.711 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1962, routed)        1.412     2.123    clk_IBUF_BUFG
    SLICE_X66Y249        FDCE                                         r  r_i100_i_reg[3]/C
                         clock pessimism              0.000     2.123    
                         clock uncertainty            0.500     2.623    
    SLICE_X66Y249        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.018     2.605    r_i100_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.605    
                         arrival time                           2.650    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_i100_i_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.182ns (6.877%)  route 2.468ns (93.123%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.500ns
  Clock Net Delay (Destination): 1.412ns (routing 0.601ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    AL26                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    AL26                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.182     0.182 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.182    rst_n_IBUF_inst/OUT
    AL26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.182 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1178, routed)        2.468     2.650    c20_p0_n_34
    SLICE_X66Y249        FDCE                                         f  r_i100_i_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.379     0.379 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.379    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.379 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.685    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.711 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1962, routed)        1.412     2.123    clk_IBUF_BUFG
    SLICE_X66Y249        FDCE                                         r  r_i100_i_reg[5]/C
                         clock pessimism              0.000     2.123    
                         clock uncertainty            0.500     2.623    
    SLICE_X66Y249        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.018     2.605    r_i100_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.605    
                         arrival time                           2.650    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_i101_r_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.182ns (6.877%)  route 2.468ns (93.123%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.500ns
  Clock Net Delay (Destination): 1.412ns (routing 0.601ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    AL26                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    AL26                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.182     0.182 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.182    rst_n_IBUF_inst/OUT
    AL26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.182 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1178, routed)        2.468     2.650    c20_p0_n_34
    SLICE_X66Y249        FDCE                                         f  r_i101_r_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.379     0.379 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.379    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.379 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.685    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.711 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1962, routed)        1.412     2.123    clk_IBUF_BUFG
    SLICE_X66Y249        FDCE                                         r  r_i101_r_reg[4]/C
                         clock pessimism              0.000     2.123    
                         clock uncertainty            0.500     2.623    
    SLICE_X66Y249        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.018     2.605    r_i101_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.605    
                         arrival time                           2.650    
  -------------------------------------------------------------------
                         slack                                  0.045    





