{
	"acmid": "2485658",
	"author": [
		"Daniel Gomez-Prado",
		"Maciej J. Ciesielski",
		"Russell Tessier"
	],
	"booktitle": "Proceedings of the 17th Conference on Design, Automation and Test in Europe",
	"booktitleshort": "DATE",
	"crossref": "conf/date/2013",
	"dblpkey": "conf/date/Gomez-PradoCT13",
	"pages": "1553-1558",
	"publisher": "EDA Consortium San Jose, CA, USA / ACM DL",
	"stemmed": [
		"fpga",
		"latenc",
		"optim",
		"use",
		"system",
		"level",
		"transform",
		"and",
		"dfg",
		"restructur"
	],
	"tag": [
		"latency",
		"optimisation",
		"using"
	],
	"title": "FPGA latency optimization using system-level transformations and DFG restructuring",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2013
}