$date
	Tue Nov 30 18:02:08 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_test $end
$var wire 2 ! currentstate [1:0] $end
$var reg 1 " car $end
$var reg 1 # clk $end
$var reg 1 $ end_output $end
$var reg 5 % hipass [4:0] $end
$var reg 1 & rst $end
$scope module uut $end
$var wire 1 " car $end
$var wire 1 # clk $end
$var wire 1 $ end_output $end
$var wire 5 ' hipass [4:0] $end
$var wire 1 & rst $end
$var reg 2 ( currentstate [1:0] $end
$var reg 2 ) nextstate [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
bx (
b0 '
1&
b0 %
0$
0#
0"
bx !
$end
#1000
b0 !
b0 (
1#
#2000
0#
#3000
b1 )
1#
#4000
0#
0&
#5000
b1 !
b1 (
1#
#6000
0#
#7000
1#
#8000
0#
1"
#9000
b10 )
1#
#10000
0#
#11000
b10 !
b10 (
1#
#12000
0#
0"
#13000
1#
#14000
0#
#15000
1#
#16000
0#
b1111 %
b1111 '
#17000
b11 )
1#
#18000
0#
#19000
b11 !
b11 (
1#
#20000
0#
b0 %
b0 '
#21000
1#
#22000
0#
#23000
1#
#24000
0#
1$
#25000
b1 )
1#
#26000
0#
#27000
b1 !
b1 (
1#
#28000
0#
0$
#29000
1#
#30000
0#
#31000
1#
#32000
0#
