{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1494527924941 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494527924946 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 11 20:38:44 2017 " "Processing started: Thu May 11 20:38:44 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494527924946 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527924946 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off demo -c demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off demo -c demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527924946 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/altera_lite/15.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/altera_lite/15.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527925124 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1494527925373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/autoreg/autoregrelease1.0.1.5/src/obfuscated/xfr_hdl_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /autoreg/autoregrelease1.0.1.5/src/obfuscated/xfr_hdl_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_MAIN-xfr_usr341 " "Found design unit 1: REG_MAIN-xfr_usr341" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_1.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_1.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934494 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_MAIN " "Found entity 1: REG_MAIN" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_1.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_1.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/autoreg/autoregrelease1.0.1.5/src/obfuscated/xfr_hdl_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /autoreg/autoregrelease1.0.1.5/src/obfuscated/xfr_hdl_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_ADDR_DECODER-xfr_usr341 " "Found design unit 1: REG_ADDR_DECODER-xfr_usr341" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_2.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_2.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934496 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_ADDR_DECODER " "Found entity 1: REG_ADDR_DECODER" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_2.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_2.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/autoreg/autoregrelease1.0.1.5/src/obfuscated/xfr_hdl_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /autoreg/autoregrelease1.0.1.5/src/obfuscated/xfr_hdl_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xfr_usr136-xfr_usr341 " "Found design unit 1: xfr_usr136-xfr_usr341" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_3.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_3.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934498 ""} { "Info" "ISGN_ENTITY_NAME" "1 xfr_usr136 " "Found entity 1: xfr_usr136" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_3.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/autoreg/autoregrelease1.0.1.5/src/obfuscated/xfr_hdl_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /autoreg/autoregrelease1.0.1.5/src/obfuscated/xfr_hdl_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xfr_usr288-xfr_usr341 " "Found design unit 1: xfr_usr288-xfr_usr341" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_4.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_4.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934501 ""} { "Info" "ISGN_ENTITY_NAME" "1 xfr_usr288 " "Found entity 1: xfr_usr288" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_4.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_4.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/autoreg/autoregrelease1.0.1.5/src/obfuscated/xfr_hdl_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /autoreg/autoregrelease1.0.1.5/src/obfuscated/xfr_hdl_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xfr_usr408-xfr_usr341 " "Found design unit 1: xfr_usr408-xfr_usr341" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_5.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_5.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934503 ""} { "Info" "ISGN_ENTITY_NAME" "1 xfr_usr408 " "Found entity 1: xfr_usr408" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_5.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_5.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/autoreg/autoregrelease1.0.1.5/src/obfuscated/xfr_hdl_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /autoreg/autoregrelease1.0.1.5/src/obfuscated/xfr_hdl_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JTAG_WRAPPER-xfr_usr341 " "Found design unit 1: JTAG_WRAPPER-xfr_usr341" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_6.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_6.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934505 ""} { "Info" "ISGN_ENTITY_NAME" "1 JTAG_WRAPPER " "Found entity 1: JTAG_WRAPPER" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_6.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_6.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/autoreg/autoregrelease1.0.1.5/src/obfuscated/xfr_hdl_7.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /autoreg/autoregrelease1.0.1.5/src/obfuscated/xfr_hdl_7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xfr_usr234 " "Found design unit 1: xfr_usr234" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_7.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_7.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/autoreg/autoregrelease1.0.1.5/src/obfuscated/xfr_hdl_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /autoreg/autoregrelease1.0.1.5/src/obfuscated/xfr_hdl_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xfr_usr233-xfr_usr341 " "Found design unit 1: xfr_usr233-xfr_usr341" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_8.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_8.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934511 ""} { "Info" "ISGN_ENTITY_NAME" "1 xfr_usr233 " "Found entity 1: xfr_usr233" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_8.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_8.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934511 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "USE_RESOURCE ../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_9.vhd(482) " "Unrecognized synthesis attribute \"USE_RESOURCE\" at ../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_9.vhd(482)" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_9.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_9.vhd" 482 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934513 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "USE_RESOURCE ../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_9.vhd(483) " "Unrecognized synthesis attribute \"USE_RESOURCE\" at ../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_9.vhd(483)" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_9.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_9.vhd" 483 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/autoreg/autoregrelease1.0.1.5/src/obfuscated/xfr_hdl_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /autoreg/autoregrelease1.0.1.5/src/obfuscated/xfr_hdl_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xfr_usr25-xfr_usr341 " "Found design unit 1: xfr_usr25-xfr_usr341" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_9.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_9.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934514 ""} { "Info" "ISGN_ENTITY_NAME" "1 xfr_usr25 " "Found entity 1: xfr_usr25" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_9.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_9.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934514 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "xfr_usr34 ../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_10.vhd(49) " "Unrecognized synthesis attribute \"xfr_usr34\" at ../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_10.vhd(49)" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_10.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_10.vhd" 49 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/autoreg/autoregrelease1.0.1.5/src/obfuscated/xfr_hdl_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /autoreg/autoregrelease1.0.1.5/src/obfuscated/xfr_hdl_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xfr_usr117-xfr_usr341 " "Found design unit 1: xfr_usr117-xfr_usr341" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_10.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_10.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934516 ""} { "Info" "ISGN_ENTITY_NAME" "1 xfr_usr117 " "Found entity 1: xfr_usr117" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_10.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_10.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/autoreg/autoregrelease1.0.1.5/src/obfuscated/xfr_hdl_11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /autoreg/autoregrelease1.0.1.5/src/obfuscated/xfr_hdl_11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xfr_usr116-xfr_usr341 " "Found design unit 1: xfr_usr116-xfr_usr341" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_11.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_11.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934519 ""} { "Info" "ISGN_ENTITY_NAME" "1 xfr_usr116 " "Found entity 1: xfr_usr116" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_11.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_11.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/autoreg/autoregrelease1.0.1.5/src/obfuscated/xfr_hdl_12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /autoreg/autoregrelease1.0.1.5/src/obfuscated/xfr_hdl_12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SERIAL_WRAPPER-xfr_usr341 " "Found design unit 1: SERIAL_WRAPPER-xfr_usr341" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_12.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_12.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934523 ""} { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_WRAPPER " "Found entity 1: SERIAL_WRAPPER" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_12.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_12.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/autoreg/autoregrelease1.0.1.5/src/obfuscated/xfr_hdl_13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /autoreg/autoregrelease1.0.1.5/src/obfuscated/xfr_hdl_13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xfr_usr374-xfr_usr341 " "Found design unit 1: xfr_usr374-xfr_usr341" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_13.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_13.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934525 ""} { "Info" "ISGN_ENTITY_NAME" "1 xfr_usr374 " "Found entity 1: xfr_usr374" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_13.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_13.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/autoreg/autoregrelease1.0.1.5/src/obfuscated/xfr_hdl_14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /autoreg/autoregrelease1.0.1.5/src/obfuscated/xfr_hdl_14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xfr_usr506-xfr_usr341 " "Found design unit 1: xfr_usr506-xfr_usr341" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_14.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_14.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934529 ""} { "Info" "ISGN_ENTITY_NAME" "1 xfr_usr506 " "Found entity 1: xfr_usr506" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_14.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_14.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/autoreg/autoregrelease1.0.1.5/src/obfuscated/xfr_hdl_15.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /autoreg/autoregrelease1.0.1.5/src/obfuscated/xfr_hdl_15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xfr_usr419-xfr_usr341 " "Found design unit 1: xfr_usr419-xfr_usr341" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_15.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_15.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934531 ""} { "Info" "ISGN_ENTITY_NAME" "1 xfr_usr419 " "Found entity 1: xfr_usr419" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_15.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_15.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/autoreg/autoregrelease1.0.1.5/src/obfuscated/xfr_hdl_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /autoreg/autoregrelease1.0.1.5/src/obfuscated/xfr_hdl_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xfr_usr502-xfr_usr341 " "Found design unit 1: xfr_usr502-xfr_usr341" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_16.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_16.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934533 ""} { "Info" "ISGN_ENTITY_NAME" "1 xfr_usr502 " "Found entity 1: xfr_usr502" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_16.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/autoreg/autoregrelease1.0.1.5/src/obfuscated/xfr_hdl_17.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /autoreg/autoregrelease1.0.1.5/src/obfuscated/xfr_hdl_17.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xfr_usr3-xfr_usr341 " "Found design unit 1: xfr_usr3-xfr_usr341" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_17.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_17.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934534 ""} { "Info" "ISGN_ENTITY_NAME" "1 xfr_usr3 " "Found entity 1: xfr_usr3" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_17.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_17.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/autoreg/autoregrelease1.0.1.5/src/obfuscated/xfr_hdl_18.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /autoreg/autoregrelease1.0.1.5/src/obfuscated/xfr_hdl_18.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xfr_usr500-xfr_usr341 " "Found design unit 1: xfr_usr500-xfr_usr341" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_18.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_18.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934538 ""} { "Info" "ISGN_ENTITY_NAME" "1 xfr_usr500 " "Found entity 1: xfr_usr500" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_18.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_18.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/autoreg/autoregrelease1.0.1.5/src/obfuscated/xfr_hdl_19.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /autoreg/autoregrelease1.0.1.5/src/obfuscated/xfr_hdl_19.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xfr_usr501-xfr_usr341 " "Found design unit 1: xfr_usr501-xfr_usr341" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_19.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_19.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934541 ""} { "Info" "ISGN_ENTITY_NAME" "1 xfr_usr501 " "Found entity 1: xfr_usr501" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_19.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_19.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/autoreg/autoregrelease1.0.1/src/cyclone_v/bscan_altera.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /autoreg/autoregrelease1.0.1/src/cyclone_v/bscan_altera.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bscan_altera-STR " "Found design unit 1: bscan_altera-STR" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1/src/cyclone_v/bscan_altera.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1/src/cyclone_v/bscan_altera.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934544 ""} { "Info" "ISGN_ENTITY_NAME" "1 bscan_altera " "Found entity 1: bscan_altera" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1/src/cyclone_v/bscan_altera.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1/src/cyclone_v/bscan_altera.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/autoreg/autoregrelease1.0.1/src/cyclone_v/bscan_cyclonev.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /autoreg/autoregrelease1.0.1/src/cyclone_v/bscan_cyclonev.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bscan_cyclonev-SYN " "Found design unit 1: bscan_cyclonev-SYN" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1/src/cyclone_v/bscan_cyclonev.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1/src/cyclone_v/bscan_cyclonev.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934548 ""} { "Info" "ISGN_ENTITY_NAME" "1 bscan_cyclonev " "Found entity 1: bscan_cyclonev" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1/src/cyclone_v/bscan_cyclonev.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1/src/cyclone_v/bscan_cyclonev.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/autoreg/autoregrelease1.0.1/src/dummy/bscan_spartan6_empty.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /autoreg/autoregrelease1.0.1/src/dummy/bscan_spartan6_empty.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BSCAN_SPARTAN6-BHV " "Found design unit 1: BSCAN_SPARTAN6-BHV" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1/src/dummy/bscan_spartan6_empty.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1/src/dummy/bscan_spartan6_empty.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934553 ""} { "Info" "ISGN_ENTITY_NAME" "1 BSCAN_SPARTAN6 " "Found entity 1: BSCAN_SPARTAN6" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1/src/dummy/bscan_spartan6_empty.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1/src/dummy/bscan_spartan6_empty.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/autoreg/autoregrelease1.0.1/src/dummy/bufg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /autoreg/autoregrelease1.0.1/src/dummy/bufg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BUFG-RTL " "Found design unit 1: BUFG-RTL" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1/src/dummy/bufg.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1/src/dummy/bufg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934555 ""} { "Info" "ISGN_ENTITY_NAME" "1 BUFG " "Found entity 1: BUFG" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1/src/dummy/bufg.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1/src/dummy/bufg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/autoreg/autoregrelease1.0.1/src/dummy/unisim_vcomp.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /autoreg/autoregrelease1.0.1/src/dummy/unisim_vcomp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VCOMPONENTS " "Found design unit 1: VCOMPONENTS" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1/src/dummy/unisim_VCOMP.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1/src/dummy/unisim_VCOMP.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/fremm/documents/git_bachloropgave/master/mac_project/mac_ip/src/mac_ip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/fremm/documents/git_bachloropgave/master/mac_project/mac_ip/src/mac_ip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mac_ip-RTL " "Found design unit 1: mac_ip-RTL" {  } { { "../mac_ip/src/mac_ip.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/mac_ip.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934562 ""} { "Info" "ISGN_ENTITY_NAME" "1 mac_ip " "Found entity 1: mac_ip" {  } { { "../mac_ip/src/mac_ip.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/mac_ip.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/fremm/documents/git_bachloropgave/master/mac_project/mac_ip/src/mdio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/fremm/documents/git_bachloropgave/master/mac_project/mac_ip/src/mdio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MDIO-RTL " "Found design unit 1: MDIO-RTL" {  } { { "../mac_ip/src/MDIO.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/MDIO.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934564 ""} { "Info" "ISGN_ENTITY_NAME" "1 MDIO " "Found entity 1: MDIO" {  } { { "../mac_ip/src/MDIO.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/MDIO.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/fremm/documents/git_bachloropgave/master/mac_project/mac_ip/src/tx_mac/txethernetmac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/fremm/documents/git_bachloropgave/master/mac_project/mac_ip/src/tx_mac/txethernetmac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TxEthernetMAC-RTL " "Found design unit 1: TxEthernetMAC-RTL" {  } { { "../mac_ip/src/Tx_mac/TxEthernetMAC.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Tx_mac/TxEthernetMAC.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934566 ""} { "Info" "ISGN_ENTITY_NAME" "1 TxEthernetMAC " "Found entity 1: TxEthernetMAC" {  } { { "../mac_ip/src/Tx_mac/TxEthernetMAC.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Tx_mac/TxEthernetMAC.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/fremm/documents/git_bachloropgave/master/mac_project/mac_ip/src/tx_mac/txstatemachine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/fremm/documents/git_bachloropgave/master/mac_project/mac_ip/src/tx_mac/txstatemachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TXStateMachine-rtl " "Found design unit 1: TXStateMachine-rtl" {  } { { "../mac_ip/src/Tx_mac/TXStateMachine.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Tx_mac/TXStateMachine.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934569 ""} { "Info" "ISGN_ENTITY_NAME" "1 TXStateMachine " "Found entity 1: TXStateMachine" {  } { { "../mac_ip/src/Tx_mac/TXStateMachine.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Tx_mac/TXStateMachine.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/fremm/documents/git_bachloropgave/master/mac_project/mac_ip/src/tx_mac/txfifointerface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/fremm/documents/git_bachloropgave/master/mac_project/mac_ip/src/tx_mac/txfifointerface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TXFifoInterface-rtl " "Found design unit 1: TXFifoInterface-rtl" {  } { { "../mac_ip/src/Tx_mac/TXFifoInterface.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Tx_mac/TXFifoInterface.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934573 ""} { "Info" "ISGN_ENTITY_NAME" "1 TXFifoInterface " "Found entity 1: TXFifoInterface" {  } { { "../mac_ip/src/Tx_mac/TXFifoInterface.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Tx_mac/TXFifoInterface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/fremm/documents/git_bachloropgave/master/mac_project/mac_ip/src/tx_mac/txfifosynk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/fremm/documents/git_bachloropgave/master/mac_project/mac_ip/src/tx_mac/txfifosynk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TXFifoSynk-rtl " "Found design unit 1: TXFifoSynk-rtl" {  } { { "../mac_ip/src/Tx_mac/TXFifoSynk.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Tx_mac/TXFifoSynk.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934576 ""} { "Info" "ISGN_ENTITY_NAME" "1 TXFifoSynk " "Found entity 1: TXFifoSynk" {  } { { "../mac_ip/src/Tx_mac/TXFifoSynk.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Tx_mac/TXFifoSynk.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/fremm/documents/git_bachloropgave/master/mac_project/mac_ip/src/tx_mac/txcrcgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/fremm/documents/git_bachloropgave/master/mac_project/mac_ip/src/tx_mac/txcrcgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TXCrcGen-rtl " "Found design unit 1: TXCrcGen-rtl" {  } { { "../mac_ip/src/Tx_mac/TxCrcGen.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Tx_mac/TxCrcGen.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934580 ""} { "Info" "ISGN_ENTITY_NAME" "1 TXCrcGen " "Found entity 1: TXCrcGen" {  } { { "../mac_ip/src/Tx_mac/TxCrcGen.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Tx_mac/TxCrcGen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/fremm/documents/git_bachloropgave/master/mac_project/mac_ip/src/tx_mac/txdatamux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/fremm/documents/git_bachloropgave/master/mac_project/mac_ip/src/tx_mac/txdatamux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TXDataMux-rtl " "Found design unit 1: TXDataMux-rtl" {  } { { "../mac_ip/src/Tx_mac/TXDataMux.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Tx_mac/TXDataMux.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934582 ""} { "Info" "ISGN_ENTITY_NAME" "1 TXDataMux " "Found entity 1: TXDataMux" {  } { { "../mac_ip/src/Tx_mac/TXDataMux.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Tx_mac/TXDataMux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/fremm/documents/git_bachloropgave/master/mac_project/mac_ip/src/tx_mac/txframelengthcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/fremm/documents/git_bachloropgave/master/mac_project/mac_ip/src/tx_mac/txframelengthcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TXFrameLengthCounter-rtl " "Found design unit 1: TXFrameLengthCounter-rtl" {  } { { "../mac_ip/src/Tx_mac/TxFrameLengthCounter.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Tx_mac/TxFrameLengthCounter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934584 ""} { "Info" "ISGN_ENTITY_NAME" "1 TXFrameLengthCounter " "Found entity 1: TXFrameLengthCounter" {  } { { "../mac_ip/src/Tx_mac/TxFrameLengthCounter.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Tx_mac/TxFrameLengthCounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/fremm/documents/git_bachloropgave/master/mac_project/src/dp_mem_altera.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/fremm/documents/git_bachloropgave/master/mac_project/src/dp_mem_altera.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dp_mem_altera-RTL " "Found design unit 1: dp_mem_altera-RTL" {  } { { "../src/dp_mem_altera.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/src/dp_mem_altera.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934586 ""} { "Info" "ISGN_ENTITY_NAME" "1 dp_mem_altera " "Found entity 1: dp_mem_altera" {  } { { "../src/dp_mem_altera.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/src/dp_mem_altera.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934586 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "BLOCK_RAM ../src/dp_mem_xilinx.vhd(49) " "Unrecognized synthesis attribute \"BLOCK_RAM\" at ../src/dp_mem_xilinx.vhd(49)" {  } { { "../src/dp_mem_xilinx.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/src/dp_mem_xilinx.vhd" 49 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/fremm/documents/git_bachloropgave/master/mac_project/src/dp_mem_xilinx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/fremm/documents/git_bachloropgave/master/mac_project/src/dp_mem_xilinx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dp_mem_xilinx-RTL " "Found design unit 1: dp_mem_xilinx-RTL" {  } { { "../src/dp_mem_xilinx.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/src/dp_mem_xilinx.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934591 ""} { "Info" "ISGN_ENTITY_NAME" "1 dp_mem_xilinx " "Found entity 1: dp_mem_xilinx" {  } { { "../src/dp_mem_xilinx.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/src/dp_mem_xilinx.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/fremm/documents/git_bachloropgave/master/mac_project/src/demo_test_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/fremm/documents/git_bachloropgave/master/mac_project/src/demo_test_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demo_test_RAM-RTL " "Found design unit 1: demo_test_RAM-RTL" {  } { { "../src/demo_test_RAM.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/src/demo_test_RAM.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934595 ""} { "Info" "ISGN_ENTITY_NAME" "1 demo_test_RAM " "Found entity 1: demo_test_RAM" {  } { { "../src/demo_test_RAM.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/src/demo_test_RAM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/fremm/documents/git_bachloropgave/master/mac_project/src/core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/fremm/documents/git_bachloropgave/master/mac_project/src/core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 core-RTL " "Found design unit 1: core-RTL" {  } { { "../src/core.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/src/core.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934600 ""} { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "../src/core.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/src/core.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/fremm/documents/git_bachloropgave/master/mac_project/src/demo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/fremm/documents/git_bachloropgave/master/mac_project/src/demo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demo-RTL " "Found design unit 1: demo-RTL" {  } { { "../src/demo.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/src/demo.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934602 ""} { "Info" "ISGN_ENTITY_NAME" "1 demo " "Found entity 1: demo" {  } { { "../src/demo.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/src/demo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/fremm/documents/git_bachloropgave/master/mac_project/src/tb_demo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/fremm/documents/git_bachloropgave/master/mac_project/src/tb_demo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_DEMO-BEHAVIOR " "Found design unit 1: TB_DEMO-BEHAVIOR" {  } { { "../src/tb_demo.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/src/tb_demo.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934605 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_DEMO " "Found entity 1: TB_DEMO" {  } { { "../src/tb_demo.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/src/tb_demo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/fremm/documents/git_bachloropgave/master/mac_project/autoreg/hdl/core_addressdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/fremm/documents/git_bachloropgave/master/mac_project/autoreg/hdl/core_addressdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 core_addressdecoder-RTL " "Found design unit 1: core_addressdecoder-RTL" {  } { { "../autoreg/hdl/core_addressdecoder.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/autoreg/hdl/core_addressdecoder.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934607 ""} { "Info" "ISGN_ENTITY_NAME" "1 core_addressdecoder " "Found entity 1: core_addressdecoder" {  } { { "../autoreg/hdl/core_addressdecoder.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/autoreg/hdl/core_addressdecoder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/fremm/documents/git_bachloropgave/master/mac_project/autoreg/hdl/mac_ip_addressdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/fremm/documents/git_bachloropgave/master/mac_project/autoreg/hdl/mac_ip_addressdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mac_ip_addressdecoder-RTL " "Found design unit 1: mac_ip_addressdecoder-RTL" {  } { { "../autoreg/hdl/mac_ip_addressdecoder.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/autoreg/hdl/mac_ip_addressdecoder.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934610 ""} { "Info" "ISGN_ENTITY_NAME" "1 mac_ip_addressdecoder " "Found entity 1: mac_ip_addressdecoder" {  } { { "../autoreg/hdl/mac_ip_addressdecoder.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/autoreg/hdl/mac_ip_addressdecoder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/fremm/documents/git_bachloropgave/master/mac_project/autoreg/hdl/led_regbank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/fremm/documents/git_bachloropgave/master/mac_project/autoreg/hdl/led_regbank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_regbank-RTL " "Found design unit 1: led_regbank-RTL" {  } { { "../autoreg/hdl/led_regbank.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/autoreg/hdl/led_regbank.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934613 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_regbank " "Found entity 1: led_regbank" {  } { { "../autoreg/hdl/led_regbank.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/autoreg/hdl/led_regbank.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/fremm/documents/git_bachloropgave/master/mac_project/autoreg/hdl/mem_regbank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/fremm/documents/git_bachloropgave/master/mac_project/autoreg/hdl/mem_regbank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_regbank-RTL " "Found design unit 1: mem_regbank-RTL" {  } { { "../autoreg/hdl/mem_regbank.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/autoreg/hdl/mem_regbank.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934615 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_regbank " "Found entity 1: mem_regbank" {  } { { "../autoreg/hdl/mem_regbank.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/autoreg/hdl/mem_regbank.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/fremm/documents/git_bachloropgave/master/mac_project/autoreg/hdl/revision_regbank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/fremm/documents/git_bachloropgave/master/mac_project/autoreg/hdl/revision_regbank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 revision_regbank-RTL " "Found design unit 1: revision_regbank-RTL" {  } { { "../autoreg/hdl/revision_regbank.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/autoreg/hdl/revision_regbank.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934623 ""} { "Info" "ISGN_ENTITY_NAME" "1 revision_regbank " "Found entity 1: revision_regbank" {  } { { "../autoreg/hdl/revision_regbank.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/autoreg/hdl/revision_regbank.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/fremm/documents/git_bachloropgave/master/mac_project/autoreg/hdl/mac_regbank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/fremm/documents/git_bachloropgave/master/mac_project/autoreg/hdl/mac_regbank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mac_regbank-RTL " "Found design unit 1: mac_regbank-RTL" {  } { { "../autoreg/hdl/mac_regbank.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/autoreg/hdl/mac_regbank.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934626 ""} { "Info" "ISGN_ENTITY_NAME" "1 mac_regbank " "Found entity 1: mac_regbank" {  } { { "../autoreg/hdl/mac_regbank.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/autoreg/hdl/mac_regbank.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/fremm/documents/git_bachloropgave/master/mac_project/autoreg/hdl/mdio_regbank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/fremm/documents/git_bachloropgave/master/mac_project/autoreg/hdl/mdio_regbank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mdio_regbank-RTL " "Found design unit 1: mdio_regbank-RTL" {  } { { "../autoreg/hdl/mdio_regbank.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/autoreg/hdl/mdio_regbank.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934630 ""} { "Info" "ISGN_ENTITY_NAME" "1 mdio_regbank " "Found entity 1: mdio_regbank" {  } { { "../autoreg/hdl/mdio_regbank.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/autoreg/hdl/mdio_regbank.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/fremm/documents/git_bachloropgave/master/mac_project/mac_ip/src/rx_mac/receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/fremm/documents/git_bachloropgave/master/mac_project/mac_ip/src/rx_mac/receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Receiver-RTL " "Found design unit 1: Receiver-RTL" {  } { { "../mac_ip/src/Rx_mac/Receiver.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Rx_mac/Receiver.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934632 ""} { "Info" "ISGN_ENTITY_NAME" "1 Receiver " "Found entity 1: Receiver" {  } { { "../mac_ip/src/Rx_mac/Receiver.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Rx_mac/Receiver.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/fremm/documents/git_bachloropgave/master/mac_project/mac_ip/src/rx_mac/rxaddressmatching.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/fremm/documents/git_bachloropgave/master/mac_project/mac_ip/src/rx_mac/rxaddressmatching.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RXAddressMatching-RTL " "Found design unit 1: RXAddressMatching-RTL" {  } { { "../mac_ip/src/Rx_mac/RXAddressMatching.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Rx_mac/RXAddressMatching.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934634 ""} { "Info" "ISGN_ENTITY_NAME" "1 RXAddressMatching " "Found entity 1: RXAddressMatching" {  } { { "../mac_ip/src/Rx_mac/RXAddressMatching.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Rx_mac/RXAddressMatching.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/fremm/documents/git_bachloropgave/master/mac_project/mac_ip/src/rx_mac/rxbuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/fremm/documents/git_bachloropgave/master/mac_project/mac_ip/src/rx_mac/rxbuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RXbuffer-RTL " "Found design unit 1: RXbuffer-RTL" {  } { { "../mac_ip/src/Rx_mac/Rxbuffer.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Rx_mac/Rxbuffer.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934636 ""} { "Info" "ISGN_ENTITY_NAME" "1 RXbuffer " "Found entity 1: RXbuffer" {  } { { "../mac_ip/src/Rx_mac/Rxbuffer.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Rx_mac/Rxbuffer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/fremm/documents/git_bachloropgave/master/mac_project/mac_ip/src/rx_mac/rxfcscheck.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/fremm/documents/git_bachloropgave/master/mac_project/mac_ip/src/rx_mac/rxfcscheck.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RXFCSCheck-RTL " "Found design unit 1: RXFCSCheck-RTL" {  } { { "../mac_ip/src/Rx_mac/RXFCSCheck.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Rx_mac/RXFCSCheck.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934639 ""} { "Info" "ISGN_ENTITY_NAME" "1 RXFCSCheck " "Found entity 1: RXFCSCheck" {  } { { "../mac_ip/src/Rx_mac/RXFCSCheck.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Rx_mac/RXFCSCheck.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/fremm/documents/git_bachloropgave/master/mac_project/mac_ip/src/rx_mac/rxsfddetector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/fremm/documents/git_bachloropgave/master/mac_project/mac_ip/src/rx_mac/rxsfddetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RXSFDdetector-RTL " "Found design unit 1: RXSFDdetector-RTL" {  } { { "../mac_ip/src/Rx_mac/RXSFDdetector.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Rx_mac/RXSFDdetector.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934641 ""} { "Info" "ISGN_ENTITY_NAME" "1 RXSFDdetector " "Found entity 1: RXSFDdetector" {  } { { "../mac_ip/src/Rx_mac/RXSFDdetector.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Rx_mac/RXSFDdetector.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/fremm/documents/git_bachloropgave/master/mac_project/mac_ip/src/rx_mac/rxstatemachine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/fremm/documents/git_bachloropgave/master/mac_project/mac_ip/src/rx_mac/rxstatemachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RXStateMachine-RTL " "Found design unit 1: RXStateMachine-RTL" {  } { { "../mac_ip/src/Rx_mac/RXStateMachine.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Rx_mac/RXStateMachine.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934644 ""} { "Info" "ISGN_ENTITY_NAME" "1 RXStateMachine " "Found entity 1: RXStateMachine" {  } { { "../mac_ip/src/Rx_mac/RXStateMachine.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Rx_mac/RXStateMachine.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/fremm/documents/git_bachloropgave/master/mac_project/mac_ip/src/rx_mac/rxsyncbuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/fremm/documents/git_bachloropgave/master/mac_project/mac_ip/src/rx_mac/rxsyncbuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RxSyncBuffer-RTL " "Found design unit 1: RxSyncBuffer-RTL" {  } { { "../mac_ip/src/Rx_mac/RxSyncBuffer.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Rx_mac/RxSyncBuffer.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934651 ""} { "Info" "ISGN_ENTITY_NAME" "1 RxSyncBuffer " "Found entity 1: RxSyncBuffer" {  } { { "../mac_ip/src/Rx_mac/RxSyncBuffer.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Rx_mac/RxSyncBuffer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527934651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934651 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "demo " "Elaborating entity \"demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1494527934743 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RstCpu demo.vhd(168) " "VHDL Signal Declaration warning at demo.vhd(168): used explicit default value for signal \"RstCpu\" because signal was never assigned a value" {  } { { "../src/demo.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/src/demo.vhd" 168 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1494527934744 "|demo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i0serial_wrapperAl demo.vhd(170) " "Verilog HDL or VHDL warning at demo.vhd(170): object \"i0serial_wrapperAl\" assigned a value but never read" {  } { { "../src/demo.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/src/demo.vhd" 170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494527934744 "|demo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i0jtag_wrapperAl demo.vhd(175) " "Verilog HDL or VHDL warning at demo.vhd(175): object \"i0jtag_wrapperAl\" assigned a value but never read" {  } { { "../src/demo.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/src/demo.vhd" 175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494527934744 "|demo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i0reg_mainCpu0Timeout demo.vhd(183) " "Verilog HDL or VHDL warning at demo.vhd(183): object \"i0reg_mainCpu0Timeout\" assigned a value but never read" {  } { { "../src/demo.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/src/demo.vhd" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494527934744 "|demo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i0reg_mainCpu1Timeout demo.vhd(187) " "Verilog HDL or VHDL warning at demo.vhd(187): object \"i0reg_mainCpu1Timeout\" assigned a value but never read" {  } { { "../src/demo.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/src/demo.vhd" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494527934744 "|demo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_WRAPPER SERIAL_WRAPPER:i0serial_wrapper " "Elaborating entity \"SERIAL_WRAPPER\" for hierarchy \"SERIAL_WRAPPER:i0serial_wrapper\"" {  } { { "../src/demo.vhd" "i0serial_wrapper" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/src/demo.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527934745 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "xfr_usr55 xfr_hdl_12.vhd(141) " "VHDL Signal Declaration warning at xfr_hdl_12.vhd(141): used explicit default value for signal \"xfr_usr55\" because signal was never assigned a value" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_12.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_12.vhd" 141 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1494527934746 "|demo|SERIAL_WRAPPER:i0serial_wrapper"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xfr_usr375 xfr_hdl_12.vhd(147) " "Verilog HDL or VHDL warning at xfr_hdl_12.vhd(147): object \"xfr_usr375\" assigned a value but never read" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_12.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_12.vhd" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494527934746 "|demo|SERIAL_WRAPPER:i0serial_wrapper"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xfr_usr376 xfr_hdl_12.vhd(148) " "Verilog HDL or VHDL warning at xfr_hdl_12.vhd(148): object \"xfr_usr376\" assigned a value but never read" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_12.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_12.vhd" 148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494527934746 "|demo|SERIAL_WRAPPER:i0serial_wrapper"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xfr_usr289 xfr_hdl_12.vhd(156) " "Verilog HDL or VHDL warning at xfr_hdl_12.vhd(156): object \"xfr_usr289\" assigned a value but never read" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_12.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_12.vhd" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494527934747 "|demo|SERIAL_WRAPPER:i0serial_wrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xfr_usr506 SERIAL_WRAPPER:i0serial_wrapper\|xfr_usr506:xfr_usr231 " "Elaborating entity \"xfr_usr506\" for hierarchy \"SERIAL_WRAPPER:i0serial_wrapper\|xfr_usr506:xfr_usr231\"" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_12.vhd" "xfr_usr231" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_12.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527934747 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xfr_usr497 xfr_hdl_14.vhd(161) " "Verilog HDL or VHDL warning at xfr_hdl_14.vhd(161): object \"xfr_usr497\" assigned a value but never read" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_14.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_14.vhd" 161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494527934748 "|demo|SERIAL_WRAPPER:i0serial_wrapper|xfr_usr506:xfr_usr231"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "xfr_usr499 xfr_hdl_14.vhd(163) " "VHDL Signal Declaration warning at xfr_hdl_14.vhd(163): used implicit default value for signal \"xfr_usr499\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_14.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_14.vhd" 163 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1494527934748 "|demo|SERIAL_WRAPPER:i0serial_wrapper|xfr_usr506:xfr_usr231"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xfr_usr483 xfr_hdl_14.vhd(164) " "Verilog HDL or VHDL warning at xfr_hdl_14.vhd(164): object \"xfr_usr483\" assigned a value but never read" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_14.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_14.vhd" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494527934749 "|demo|SERIAL_WRAPPER:i0serial_wrapper|xfr_usr506:xfr_usr231"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xfr_usr502 SERIAL_WRAPPER:i0serial_wrapper\|xfr_usr506:xfr_usr231\|xfr_usr502:xfr_usr230 " "Elaborating entity \"xfr_usr502\" for hierarchy \"SERIAL_WRAPPER:i0serial_wrapper\|xfr_usr506:xfr_usr231\|xfr_usr502:xfr_usr230\"" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_14.vhd" "xfr_usr230" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_14.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527934750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xfr_usr500 SERIAL_WRAPPER:i0serial_wrapper\|xfr_usr506:xfr_usr231\|xfr_usr502:xfr_usr230\|xfr_usr500:xfr_usr228 " "Elaborating entity \"xfr_usr500\" for hierarchy \"SERIAL_WRAPPER:i0serial_wrapper\|xfr_usr506:xfr_usr231\|xfr_usr502:xfr_usr230\|xfr_usr500:xfr_usr228\"" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_16.vhd" "xfr_usr228" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_16.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527934752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xfr_usr501 SERIAL_WRAPPER:i0serial_wrapper\|xfr_usr506:xfr_usr231\|xfr_usr502:xfr_usr230\|xfr_usr501:xfr_usr229 " "Elaborating entity \"xfr_usr501\" for hierarchy \"SERIAL_WRAPPER:i0serial_wrapper\|xfr_usr506:xfr_usr231\|xfr_usr502:xfr_usr230\|xfr_usr501:xfr_usr229\"" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_16.vhd" "xfr_usr229" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_16.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527934754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xfr_usr419 SERIAL_WRAPPER:i0serial_wrapper\|xfr_usr506:xfr_usr231\|xfr_usr419:xfr_usr223 " "Elaborating entity \"xfr_usr419\" for hierarchy \"SERIAL_WRAPPER:i0serial_wrapper\|xfr_usr506:xfr_usr231\|xfr_usr419:xfr_usr223\"" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_14.vhd" "xfr_usr223" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_14.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527934757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xfr_usr136 SERIAL_WRAPPER:i0serial_wrapper\|xfr_usr506:xfr_usr231\|xfr_usr136:xfr_usr222 " "Elaborating entity \"xfr_usr136\" for hierarchy \"SERIAL_WRAPPER:i0serial_wrapper\|xfr_usr506:xfr_usr231\|xfr_usr136:xfr_usr222\"" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_14.vhd" "xfr_usr222" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_14.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527934759 ""}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "xfr_usr252 xfr_hdl_3.vhd(73) " "VHDL warning at xfr_hdl_3.vhd(73): sensitivity list already contains xfr_usr252" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_3.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_3.vhd" 73 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934759 "|demo|SERIAL_WRAPPER:i0serial_wrapper|xfr_usr506:xfr_usr231|xfr_usr136:xfr_usr222"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xfr_usr408 SERIAL_WRAPPER:i0serial_wrapper\|xfr_usr506:xfr_usr231\|xfr_usr408:xfr_usr225 " "Elaborating entity \"xfr_usr408\" for hierarchy \"SERIAL_WRAPPER:i0serial_wrapper\|xfr_usr506:xfr_usr231\|xfr_usr408:xfr_usr225\"" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_14.vhd" "xfr_usr225" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_14.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527934760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xfr_usr374 SERIAL_WRAPPER:i0serial_wrapper\|xfr_usr374:xfr_usr224 " "Elaborating entity \"xfr_usr374\" for hierarchy \"SERIAL_WRAPPER:i0serial_wrapper\|xfr_usr374:xfr_usr224\"" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_12.vhd" "xfr_usr224" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_12.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527934763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xfr_usr288 SERIAL_WRAPPER:i0serial_wrapper\|xfr_usr288:xfr_usr218 " "Elaborating entity \"xfr_usr288\" for hierarchy \"SERIAL_WRAPPER:i0serial_wrapper\|xfr_usr288:xfr_usr218\"" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_12.vhd" "xfr_usr218" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_12.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527934765 ""}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "xfr_usr252 xfr_hdl_4.vhd(220) " "VHDL warning at xfr_hdl_4.vhd(220): sensitivity list already contains xfr_usr252" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_4.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_4.vhd" 220 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527934768 "|demo|SERIAL_WRAPPER:i0serial_wrapper|xfr_usr288:xfr_usr218"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_MAIN REG_MAIN:i0reg_main " "Elaborating entity \"REG_MAIN\" for hierarchy \"REG_MAIN:i0reg_main\"" {  } { { "../src/demo.vhd" "i0reg_main" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/src/demo.vhd" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527934769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JTAG_WRAPPER JTAG_WRAPPER:i0jtag_wrapper " "Elaborating entity \"JTAG_WRAPPER\" for hierarchy \"JTAG_WRAPPER:i0jtag_wrapper\"" {  } { { "../src/demo.vhd" "i0jtag_wrapper" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/src/demo.vhd" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527934775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xfr_usr233 JTAG_WRAPPER:i0jtag_wrapper\|xfr_usr233:xfr_usr215 " "Elaborating entity \"xfr_usr233\" for hierarchy \"JTAG_WRAPPER:i0jtag_wrapper\|xfr_usr233:xfr_usr215\"" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_6.vhd" "xfr_usr215" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_6.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527934778 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xfr_usr118 xfr_hdl_8.vhd(328) " "Verilog HDL or VHDL warning at xfr_hdl_8.vhd(328): object \"xfr_usr118\" assigned a value but never read" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_8.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_8.vhd" 328 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494527934785 "|demo|JTAG_WRAPPER:i0jtag_wrapper|xfr_usr233:xfr_usr215"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SEL xfr_hdl_8.vhd(331) " "Verilog HDL or VHDL warning at xfr_hdl_8.vhd(331): object \"SEL\" assigned a value but never read" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_8.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_8.vhd" 331 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494527934785 "|demo|JTAG_WRAPPER:i0jtag_wrapper|xfr_usr233:xfr_usr215"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bscan_altera JTAG_WRAPPER:i0jtag_wrapper\|xfr_usr233:xfr_usr215\|bscan_altera:\\xfr_usr171:xfr_usr207 " "Elaborating entity \"bscan_altera\" for hierarchy \"JTAG_WRAPPER:i0jtag_wrapper\|xfr_usr233:xfr_usr215\|bscan_altera:\\xfr_usr171:xfr_usr207\"" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_8.vhd" "\\xfr_usr171:xfr_usr207" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_8.vhd" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527934787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bscan_cyclonev JTAG_WRAPPER:i0jtag_wrapper\|xfr_usr233:xfr_usr215\|bscan_altera:\\xfr_usr171:xfr_usr207\|bscan_cyclonev:i_BSCAN_ALTERA " "Elaborating entity \"bscan_cyclonev\" for hierarchy \"JTAG_WRAPPER:i0jtag_wrapper\|xfr_usr233:xfr_usr215\|bscan_altera:\\xfr_usr171:xfr_usr207\|bscan_cyclonev:i_BSCAN_ALTERA\"" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1/src/cyclone_v/bscan_altera.vhd" "i_BSCAN_ALTERA" { Text "C:/autoreg/autoregRelease1.0.1/src/cyclone_v/bscan_altera.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527934798 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "bscan_cyclonev.vhd(124) " "VHDL warning at bscan_cyclonev.vhd(124): ignored assignment of value to null range" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1/src/cyclone_v/bscan_cyclonev.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1/src/cyclone_v/bscan_cyclonev.vhd" 124 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1494527934799 "|demo|JTAG_WRAPPER:i0jtag_wrapper|xfr_usr233:xfr_usr215|bscan_altera:\xfr_usr171:xfr_usr207|bscan_cyclonev:i_BSCAN_ALTERA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag JTAG_WRAPPER:i0jtag_wrapper\|xfr_usr233:xfr_usr215\|bscan_altera:\\xfr_usr171:xfr_usr207\|bscan_cyclonev:i_BSCAN_ALTERA\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag\" for hierarchy \"JTAG_WRAPPER:i0jtag_wrapper\|xfr_usr233:xfr_usr215\|bscan_altera:\\xfr_usr171:xfr_usr207\|bscan_cyclonev:i_BSCAN_ALTERA\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1/src/cyclone_v/bscan_cyclonev.vhd" "sld_virtual_jtag_component" { Text "C:/autoreg/autoregRelease1.0.1/src/cyclone_v/bscan_cyclonev.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527934816 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "JTAG_WRAPPER:i0jtag_wrapper\|xfr_usr233:xfr_usr215\|bscan_altera:\\xfr_usr171:xfr_usr207\|bscan_cyclonev:i_BSCAN_ALTERA\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"JTAG_WRAPPER:i0jtag_wrapper\|xfr_usr233:xfr_usr215\|bscan_altera:\\xfr_usr171:xfr_usr207\|bscan_cyclonev:i_BSCAN_ALTERA\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1/src/cyclone_v/bscan_cyclonev.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1/src/cyclone_v/bscan_cyclonev.vhd" 119 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527934817 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "JTAG_WRAPPER:i0jtag_wrapper\|xfr_usr233:xfr_usr215\|bscan_altera:\\xfr_usr171:xfr_usr207\|bscan_cyclonev:i_BSCAN_ALTERA\|sld_virtual_jtag:sld_virtual_jtag_component " "Instantiated megafunction \"JTAG_WRAPPER:i0jtag_wrapper\|xfr_usr233:xfr_usr215\|bscan_altera:\\xfr_usr171:xfr_usr207\|bscan_cyclonev:i_BSCAN_ALTERA\|sld_virtual_jtag:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527934817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527934817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 1 " "Parameter \"sld_ir_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527934817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527934817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527934817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527934817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type sld_virtual_jtag " "Parameter \"lpm_type\" = \"sld_virtual_jtag\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527934817 ""}  } { { "../../../../../../../autoreg/autoregRelease1.0.1/src/cyclone_v/bscan_cyclonev.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1/src/cyclone_v/bscan_cyclonev.vhd" 119 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1494527934817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic JTAG_WRAPPER:i0jtag_wrapper\|xfr_usr233:xfr_usr215\|bscan_altera:\\xfr_usr171:xfr_usr207\|bscan_cyclonev:i_BSCAN_ALTERA\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"JTAG_WRAPPER:i0jtag_wrapper\|xfr_usr233:xfr_usr215\|bscan_altera:\\xfr_usr171:xfr_usr207\|bscan_cyclonev:i_BSCAN_ALTERA\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\"" {  } { { "sld_virtual_jtag.v" "sld_virtual_jtag_basic_inst" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527934833 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "JTAG_WRAPPER:i0jtag_wrapper\|xfr_usr233:xfr_usr215\|bscan_altera:\\xfr_usr171:xfr_usr207\|bscan_cyclonev:i_BSCAN_ALTERA\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst JTAG_WRAPPER:i0jtag_wrapper\|xfr_usr233:xfr_usr215\|bscan_altera:\\xfr_usr171:xfr_usr207\|bscan_cyclonev:i_BSCAN_ALTERA\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"JTAG_WRAPPER:i0jtag_wrapper\|xfr_usr233:xfr_usr215\|bscan_altera:\\xfr_usr171:xfr_usr207\|bscan_cyclonev:i_BSCAN_ALTERA\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\", which is child of megafunction instantiation \"JTAG_WRAPPER:i0jtag_wrapper\|xfr_usr233:xfr_usr215\|bscan_altera:\\xfr_usr171:xfr_usr207\|bscan_cyclonev:i_BSCAN_ALTERA\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } } { "../../../../../../../autoreg/autoregRelease1.0.1/src/cyclone_v/bscan_cyclonev.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1/src/cyclone_v/bscan_cyclonev.vhd" 119 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527934835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl JTAG_WRAPPER:i0jtag_wrapper\|xfr_usr233:xfr_usr215\|bscan_altera:\\xfr_usr171:xfr_usr207\|bscan_cyclonev:i_BSCAN_ALTERA\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"JTAG_WRAPPER:i0jtag_wrapper\|xfr_usr233:xfr_usr215\|bscan_altera:\\xfr_usr171:xfr_usr207\|bscan_cyclonev:i_BSCAN_ALTERA\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527934836 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "JTAG_WRAPPER:i0jtag_wrapper\|xfr_usr233:xfr_usr215\|bscan_altera:\\xfr_usr171:xfr_usr207\|bscan_cyclonev:i_BSCAN_ALTERA\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst JTAG_WRAPPER:i0jtag_wrapper\|xfr_usr233:xfr_usr215\|bscan_altera:\\xfr_usr171:xfr_usr207\|bscan_cyclonev:i_BSCAN_ALTERA\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"JTAG_WRAPPER:i0jtag_wrapper\|xfr_usr233:xfr_usr215\|bscan_altera:\\xfr_usr171:xfr_usr207\|bscan_cyclonev:i_BSCAN_ALTERA\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"JTAG_WRAPPER:i0jtag_wrapper\|xfr_usr233:xfr_usr215\|bscan_altera:\\xfr_usr171:xfr_usr207\|bscan_cyclonev:i_BSCAN_ALTERA\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "../../../../../../../autoreg/autoregRelease1.0.1/src/cyclone_v/bscan_cyclonev.vhd" "" { Text "C:/autoreg/autoregRelease1.0.1/src/cyclone_v/bscan_cyclonev.vhd" 119 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527934838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter JTAG_WRAPPER:i0jtag_wrapper\|xfr_usr233:xfr_usr215\|bscan_altera:\\xfr_usr171:xfr_usr207\|bscan_cyclonev:i_BSCAN_ALTERA\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"JTAG_WRAPPER:i0jtag_wrapper\|xfr_usr233:xfr_usr215\|bscan_altera:\\xfr_usr171:xfr_usr207\|bscan_cyclonev:i_BSCAN_ALTERA\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527934891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl JTAG_WRAPPER:i0jtag_wrapper\|xfr_usr233:xfr_usr215\|bscan_altera:\\xfr_usr171:xfr_usr207\|bscan_cyclonev:i_BSCAN_ALTERA\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"JTAG_WRAPPER:i0jtag_wrapper\|xfr_usr233:xfr_usr215\|bscan_altera:\\xfr_usr171:xfr_usr207\|bscan_cyclonev:i_BSCAN_ALTERA\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527934953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xfr_usr25 JTAG_WRAPPER:i0jtag_wrapper\|xfr_usr233:xfr_usr215\|xfr_usr25:xfr_usr213 " "Elaborating entity \"xfr_usr25\" for hierarchy \"JTAG_WRAPPER:i0jtag_wrapper\|xfr_usr233:xfr_usr215\|xfr_usr25:xfr_usr213\"" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_8.vhd" "xfr_usr213" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_8.vhd" 1213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527934968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xfr_usr116 JTAG_WRAPPER:i0jtag_wrapper\|xfr_usr233:xfr_usr215\|xfr_usr25:xfr_usr213\|xfr_usr116:\\xfr_usr169:xfr_usr210 " "Elaborating entity \"xfr_usr116\" for hierarchy \"JTAG_WRAPPER:i0jtag_wrapper\|xfr_usr233:xfr_usr215\|xfr_usr25:xfr_usr213\|xfr_usr116:\\xfr_usr169:xfr_usr210\"" {  } { { "../../../../../../../autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_9.vhd" "\\xfr_usr169:xfr_usr210" { Text "C:/autoreg/autoregRelease1.0.1.5/src/obfuscated/xfr_hdl_9.vhd" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527934971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram JTAG_WRAPPER:i0jtag_wrapper\|xfr_usr233:xfr_usr215\|altsyncram:xfr_usr239\[0\].Y\[7\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"JTAG_WRAPPER:i0jtag_wrapper\|xfr_usr233:xfr_usr215\|altsyncram:xfr_usr239\[0\].Y\[7\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527935013 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "JTAG_WRAPPER:i0jtag_wrapper\|xfr_usr233:xfr_usr215\|altsyncram:xfr_usr239\[0\].Y\[7\]__1 " "Elaborated megafunction instantiation \"JTAG_WRAPPER:i0jtag_wrapper\|xfr_usr233:xfr_usr215\|altsyncram:xfr_usr239\[0\].Y\[7\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527935014 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "JTAG_WRAPPER:i0jtag_wrapper\|xfr_usr233:xfr_usr215\|altsyncram:xfr_usr239\[0\].Y\[7\]__1 " "Instantiated megafunction \"JTAG_WRAPPER:i0jtag_wrapper\|xfr_usr233:xfr_usr215\|altsyncram:xfr_usr239\[0\].Y\[7\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527935014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527935014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527935014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527935014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527935014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527935014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527935014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527935014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527935014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527935014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527935014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527935014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527935014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527935014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527935014 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1494527935014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mpg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mpg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mpg1 " "Found entity 1: altsyncram_mpg1" {  } { { "db/altsyncram_mpg1.tdf" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/sap/db/altsyncram_mpg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527935063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527935063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mpg1 JTAG_WRAPPER:i0jtag_wrapper\|xfr_usr233:xfr_usr215\|altsyncram:xfr_usr239\[0\].Y\[7\]__1\|altsyncram_mpg1:auto_generated " "Elaborating entity \"altsyncram_mpg1\" for hierarchy \"JTAG_WRAPPER:i0jtag_wrapper\|xfr_usr233:xfr_usr215\|altsyncram:xfr_usr239\[0\].Y\[7\]__1\|altsyncram_mpg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527935064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:i0core " "Elaborating entity \"core\" for hierarchy \"core:i0core\"" {  } { { "../src/demo.vhd" "i0core" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/src/demo.vhd" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527935070 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i0rb_memRamCe core.vhd(198) " "Verilog HDL or VHDL warning at core.vhd(198): object \"i0rb_memRamCe\" assigned a value but never read" {  } { { "../src/core.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/src/core.vhd" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494527935072 "|demo|core:i0core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i0rb_revisionlatch core.vhd(202) " "Verilog HDL or VHDL warning at core.vhd(202): object \"i0rb_revisionlatch\" assigned a value but never read" {  } { { "../src/core.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/src/core.vhd" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494527935072 "|demo|core:i0core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_addressdecoder core:i0core\|core_addressdecoder:i0core_addressdecoder " "Elaborating entity \"core_addressdecoder\" for hierarchy \"core:i0core\|core_addressdecoder:i0core_addressdecoder\"" {  } { { "../src/core.vhd" "i0core_addressdecoder" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/src/core.vhd" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527935073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_ADDR_DECODER core:i0core\|core_addressdecoder:i0core_addressdecoder\|REG_ADDR_DECODER:i0mac_reg_addr_decoder " "Elaborating entity \"REG_ADDR_DECODER\" for hierarchy \"core:i0core\|core_addressdecoder:i0core_addressdecoder\|REG_ADDR_DECODER:i0mac_reg_addr_decoder\"" {  } { { "../autoreg/hdl/core_addressdecoder.vhd" "i0mac_reg_addr_decoder" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/autoreg/hdl/core_addressdecoder.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527935076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_ADDR_DECODER core:i0core\|core_addressdecoder:i0core_addressdecoder\|REG_ADDR_DECODER:i0rb_mem_reg_addr_decoder " "Elaborating entity \"REG_ADDR_DECODER\" for hierarchy \"core:i0core\|core_addressdecoder:i0core_addressdecoder\|REG_ADDR_DECODER:i0rb_mem_reg_addr_decoder\"" {  } { { "../autoreg/hdl/core_addressdecoder.vhd" "i0rb_mem_reg_addr_decoder" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/autoreg/hdl/core_addressdecoder.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527935077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_ADDR_DECODER core:i0core\|core_addressdecoder:i0core_addressdecoder\|REG_ADDR_DECODER:i0rb_led_reg_addr_decoder " "Elaborating entity \"REG_ADDR_DECODER\" for hierarchy \"core:i0core\|core_addressdecoder:i0core_addressdecoder\|REG_ADDR_DECODER:i0rb_led_reg_addr_decoder\"" {  } { { "../autoreg/hdl/core_addressdecoder.vhd" "i0rb_led_reg_addr_decoder" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/autoreg/hdl/core_addressdecoder.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527935079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_ADDR_DECODER core:i0core\|core_addressdecoder:i0core_addressdecoder\|REG_ADDR_DECODER:i0rb_revision_reg_addr_decoder " "Elaborating entity \"REG_ADDR_DECODER\" for hierarchy \"core:i0core\|core_addressdecoder:i0core_addressdecoder\|REG_ADDR_DECODER:i0rb_revision_reg_addr_decoder\"" {  } { { "../autoreg/hdl/core_addressdecoder.vhd" "i0rb_revision_reg_addr_decoder" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/autoreg/hdl/core_addressdecoder.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527935080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_regbank core:i0core\|led_regbank:i0rb_led " "Elaborating entity \"led_regbank\" for hierarchy \"core:i0core\|led_regbank:i0rb_led\"" {  } { { "../src/core.vhd" "i0rb_led" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/src/core.vhd" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527935082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "revision_regbank core:i0core\|revision_regbank:i0rb_revision " "Elaborating entity \"revision_regbank\" for hierarchy \"core:i0core\|revision_regbank:i0rb_revision\"" {  } { { "../src/core.vhd" "i0rb_revision" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/src/core.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527935084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_regbank core:i0core\|mem_regbank:i0rb_mem " "Elaborating entity \"mem_regbank\" for hierarchy \"core:i0core\|mem_regbank:i0rb_mem\"" {  } { { "../src/core.vhd" "i0rb_mem" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/src/core.vhd" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527935087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_test_RAM core:i0core\|demo_test_RAM:i0demo_test_RAM " "Elaborating entity \"demo_test_RAM\" for hierarchy \"core:i0core\|demo_test_RAM:i0demo_test_RAM\"" {  } { { "../src/core.vhd" "i0demo_test_RAM" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/src/core.vhd" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527935090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dp_mem_altera core:i0core\|demo_test_RAM:i0demo_test_RAM\|dp_mem_altera:\\gAlteraMemory:idp_mem_altera " "Elaborating entity \"dp_mem_altera\" for hierarchy \"core:i0core\|demo_test_RAM:i0demo_test_RAM\|dp_mem_altera:\\gAlteraMemory:idp_mem_altera\"" {  } { { "../src/demo_test_RAM.vhd" "\\gAlteraMemory:idp_mem_altera" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/src/demo_test_RAM.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527935091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac_ip core:i0core\|mac_ip:i0mac_ip " "Elaborating entity \"mac_ip\" for hierarchy \"core:i0core\|mac_ip:i0mac_ip\"" {  } { { "../src/core.vhd" "i0mac_ip" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/src/core.vhd" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527935093 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i0rb_macdown mac_ip.vhd(186) " "Verilog HDL or VHDL warning at mac_ip.vhd(186): object \"i0rb_macdown\" assigned a value but never read" {  } { { "../mac_ip/src/mac_ip.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/mac_ip.vhd" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494527935095 "|demo|core:i0core|mac_ip:i0mac_ip"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i0rb_macmax mac_ip.vhd(187) " "Verilog HDL or VHDL warning at mac_ip.vhd(187): object \"i0rb_macmax\" assigned a value but never read" {  } { { "../mac_ip/src/mac_ip.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/mac_ip.vhd" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494527935095 "|demo|core:i0core|mac_ip:i0mac_ip"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i0rb_macprescale mac_ip.vhd(188) " "Verilog HDL or VHDL warning at mac_ip.vhd(188): object \"i0rb_macprescale\" assigned a value but never read" {  } { { "../mac_ip/src/mac_ip.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/mac_ip.vhd" 188 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494527935095 "|demo|core:i0core|mac_ip:i0mac_ip"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i0rb_macpreset mac_ip.vhd(189) " "Verilog HDL or VHDL warning at mac_ip.vhd(189): object \"i0rb_macpreset\" assigned a value but never read" {  } { { "../mac_ip/src/mac_ip.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/mac_ip.vhd" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494527935095 "|demo|core:i0core|mac_ip:i0mac_ip"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "i0rb_macreadcnt mac_ip.vhd(190) " "VHDL Signal Declaration warning at mac_ip.vhd(190): used explicit default value for signal \"i0rb_macreadcnt\" because signal was never assigned a value" {  } { { "../mac_ip/src/mac_ip.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/mac_ip.vhd" 190 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1494527935095 "|demo|core:i0core|mac_ip:i0mac_ip"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i0rb_macsetcnt mac_ip.vhd(191) " "Verilog HDL or VHDL warning at mac_ip.vhd(191): object \"i0rb_macsetcnt\" assigned a value but never read" {  } { { "../mac_ip/src/mac_ip.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/mac_ip.vhd" 191 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494527935095 "|demo|core:i0core|mac_ip:i0mac_ip"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i0rb_macstepdown mac_ip.vhd(192) " "Verilog HDL or VHDL warning at mac_ip.vhd(192): object \"i0rb_macstepdown\" assigned a value but never read" {  } { { "../mac_ip/src/mac_ip.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/mac_ip.vhd" 192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494527935095 "|demo|core:i0core|mac_ip:i0mac_ip"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i0rb_macstepup mac_ip.vhd(193) " "Verilog HDL or VHDL warning at mac_ip.vhd(193): object \"i0rb_macstepup\" assigned a value but never read" {  } { { "../mac_ip/src/mac_ip.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/mac_ip.vhd" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494527935095 "|demo|core:i0core|mac_ip:i0mac_ip"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i0rb_macup mac_ip.vhd(194) " "Verilog HDL or VHDL warning at mac_ip.vhd(194): object \"i0rb_macup\" assigned a value but never read" {  } { { "../mac_ip/src/mac_ip.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/mac_ip.vhd" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494527935095 "|demo|core:i0core|mac_ip:i0mac_ip"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac_ip_addressdecoder core:i0core\|mac_ip:i0mac_ip\|mac_ip_addressdecoder:i0mac_ip_addressdecoder " "Elaborating entity \"mac_ip_addressdecoder\" for hierarchy \"core:i0core\|mac_ip:i0mac_ip\|mac_ip_addressdecoder:i0mac_ip_addressdecoder\"" {  } { { "../mac_ip/src/mac_ip.vhd" "i0mac_ip_addressdecoder" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/mac_ip.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527935097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_ADDR_DECODER core:i0core\|mac_ip:i0mac_ip\|mac_ip_addressdecoder:i0mac_ip_addressdecoder\|REG_ADDR_DECODER:i0rb_mac_reg_addr_decoder " "Elaborating entity \"REG_ADDR_DECODER\" for hierarchy \"core:i0core\|mac_ip:i0mac_ip\|mac_ip_addressdecoder:i0mac_ip_addressdecoder\|REG_ADDR_DECODER:i0rb_mac_reg_addr_decoder\"" {  } { { "../autoreg/hdl/mac_ip_addressdecoder.vhd" "i0rb_mac_reg_addr_decoder" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/autoreg/hdl/mac_ip_addressdecoder.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527935099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_ADDR_DECODER core:i0core\|mac_ip:i0mac_ip\|mac_ip_addressdecoder:i0mac_ip_addressdecoder\|REG_ADDR_DECODER:i0rb_mdio_reg_addr_decoder " "Elaborating entity \"REG_ADDR_DECODER\" for hierarchy \"core:i0core\|mac_ip:i0mac_ip\|mac_ip_addressdecoder:i0mac_ip_addressdecoder\|REG_ADDR_DECODER:i0rb_mdio_reg_addr_decoder\"" {  } { { "../autoreg/hdl/mac_ip_addressdecoder.vhd" "i0rb_mdio_reg_addr_decoder" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/autoreg/hdl/mac_ip_addressdecoder.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527935101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDIO core:i0core\|mac_ip:i0mac_ip\|MDIO:i0MDIO " "Elaborating entity \"MDIO\" for hierarchy \"core:i0core\|mac_ip:i0mac_ip\|MDIO:i0MDIO\"" {  } { { "../mac_ip/src/mac_ip.vhd" "i0MDIO" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/mac_ip.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527935103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mdio_regbank core:i0core\|mac_ip:i0mac_ip\|mdio_regbank:i0rb_mdio " "Elaborating entity \"mdio_regbank\" for hierarchy \"core:i0core\|mac_ip:i0mac_ip\|mdio_regbank:i0rb_mdio\"" {  } { { "../mac_ip/src/mac_ip.vhd" "i0rb_mdio" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/mac_ip.vhd" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527935106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac_regbank core:i0core\|mac_ip:i0mac_ip\|mac_regbank:i0rb_mac " "Elaborating entity \"mac_regbank\" for hierarchy \"core:i0core\|mac_ip:i0mac_ip\|mac_regbank:i0rb_mac\"" {  } { { "../mac_ip/src/mac_ip.vhd" "i0rb_mac" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/mac_ip.vhd" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527935108 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "mac_regbank.vhd(305) " "VHDL Subtype or Type Declaration warning at mac_regbank.vhd(305): subtype or type has null range" {  } { { "../autoreg/hdl/mac_regbank.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/autoreg/hdl/mac_regbank.vhd" 305 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1494527935114 "|demo|core:i0core|mac_ip:i0mac_ip|mac_regbank:i0rb_mac"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "mac_regbank.vhd(305) " "VHDL warning at mac_regbank.vhd(305): ignored assignment of value to null range" {  } { { "../autoreg/hdl/mac_regbank.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/autoreg/hdl/mac_regbank.vhd" 305 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1494527935114 "|demo|core:i0core|mac_ip:i0mac_ip|mac_regbank:i0rb_mac"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TxEthernetMAC core:i0core\|mac_ip:i0mac_ip\|TxEthernetMAC:i0rb_TxEthernetMAC " "Elaborating entity \"TxEthernetMAC\" for hierarchy \"core:i0core\|mac_ip:i0mac_ip\|TxEthernetMAC:i0rb_TxEthernetMAC\"" {  } { { "../mac_ip/src/mac_ip.vhd" "i0rb_TxEthernetMAC" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/mac_ip.vhd" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527935161 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TxStatusI TxEthernetMAC.vhd(19) " "VHDL Signal Declaration warning at TxEthernetMAC.vhd(19): used implicit default value for signal \"TxStatusI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../mac_ip/src/Tx_mac/TxEthernetMAC.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Tx_mac/TxEthernetMAC.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1494527935162 "|demo|core:i0core|mac_ip:i0mac_ip|TxEthernetMAC:i0rb_TxEthernetMAC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TxStatusValidI TxEthernetMAC.vhd(20) " "VHDL Signal Declaration warning at TxEthernetMAC.vhd(20): used implicit default value for signal \"TxStatusValidI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../mac_ip/src/Tx_mac/TxEthernetMAC.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Tx_mac/TxEthernetMAC.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1494527935162 "|demo|core:i0core|mac_ip:i0mac_ip|TxEthernetMAC:i0rb_TxEthernetMAC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TxStatus TxEthernetMAC.vhd(161) " "Verilog HDL or VHDL warning at TxEthernetMAC.vhd(161): object \"TxStatus\" assigned a value but never read" {  } { { "../mac_ip/src/Tx_mac/TxEthernetMAC.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Tx_mac/TxEthernetMAC.vhd" 161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494527935162 "|demo|core:i0core|mac_ip:i0mac_ip|TxEthernetMAC:i0rb_TxEthernetMAC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TxStatusValid TxEthernetMAC.vhd(162) " "Verilog HDL or VHDL warning at TxEthernetMAC.vhd(162): object \"TxStatusValid\" assigned a value but never read" {  } { { "../mac_ip/src/Tx_mac/TxEthernetMAC.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Tx_mac/TxEthernetMAC.vhd" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494527935162 "|demo|core:i0core|mac_ip:i0mac_ip|TxEthernetMAC:i0rb_TxEthernetMAC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TXStateMachine core:i0core\|mac_ip:i0mac_ip\|TxEthernetMAC:i0rb_TxEthernetMAC\|TXStateMachine:i0TXStateMachine " "Elaborating entity \"TXStateMachine\" for hierarchy \"core:i0core\|mac_ip:i0mac_ip\|TxEthernetMAC:i0rb_TxEthernetMAC\|TXStateMachine:i0TXStateMachine\"" {  } { { "../mac_ip/src/Tx_mac/TxEthernetMAC.vhd" "i0TXStateMachine" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Tx_mac/TxEthernetMAC.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527935163 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TxAbort TXStateMachine.vhd(16) " "VHDL Signal Declaration warning at TXStateMachine.vhd(16): used implicit default value for signal \"TxAbort\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../mac_ip/src/Tx_mac/TXStateMachine.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Tx_mac/TXStateMachine.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1494527935164 "|demo|core:i0core|mac_ip:i0mac_ip|TxEthernetMAC:i0rb_TxEthernetMAC|TXStateMachine:i0TXStateMachine"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TxRetransmit TXStateMachine.vhd(17) " "VHDL Signal Declaration warning at TXStateMachine.vhd(17): used implicit default value for signal \"TxRetransmit\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../mac_ip/src/Tx_mac/TXStateMachine.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Tx_mac/TXStateMachine.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1494527935164 "|demo|core:i0core|mac_ip:i0mac_ip|TxEthernetMAC:i0rb_TxEthernetMAC|TXStateMachine:i0TXStateMachine"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TxStatus TXStateMachine.vhd(18) " "VHDL Signal Declaration warning at TXStateMachine.vhd(18): used implicit default value for signal \"TxStatus\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../mac_ip/src/Tx_mac/TXStateMachine.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Tx_mac/TXStateMachine.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1494527935164 "|demo|core:i0core|mac_ip:i0mac_ip|TxEthernetMAC:i0rb_TxEthernetMAC|TXStateMachine:i0TXStateMachine"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TxStatusValid TXStateMachine.vhd(19) " "VHDL Signal Declaration warning at TXStateMachine.vhd(19): used implicit default value for signal \"TxStatusValid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../mac_ip/src/Tx_mac/TXStateMachine.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Tx_mac/TXStateMachine.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1494527935165 "|demo|core:i0core|mac_ip:i0mac_ip|TxEthernetMAC:i0rb_TxEthernetMAC|TXStateMachine:i0TXStateMachine"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TransmitNewPulse TXStateMachine.vhd(21) " "VHDL Signal Declaration warning at TXStateMachine.vhd(21): used implicit default value for signal \"TransmitNewPulse\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../mac_ip/src/Tx_mac/TXStateMachine.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Tx_mac/TXStateMachine.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1494527935167 "|demo|core:i0core|mac_ip:i0mac_ip|TxEthernetMAC:i0rb_TxEthernetMAC|TXStateMachine:i0TXStateMachine"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TransmitError TXStateMachine.vhd(23) " "VHDL Signal Declaration warning at TXStateMachine.vhd(23): used implicit default value for signal \"TransmitError\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../mac_ip/src/Tx_mac/TXStateMachine.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Tx_mac/TXStateMachine.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1494527935168 "|demo|core:i0core|mac_ip:i0mac_ip|TxEthernetMAC:i0rb_TxEthernetMAC|TXStateMachine:i0TXStateMachine"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TransmitPreamble TXStateMachine.vhd(25) " "VHDL Signal Declaration warning at TXStateMachine.vhd(25): used implicit default value for signal \"TransmitPreamble\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../mac_ip/src/Tx_mac/TXStateMachine.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Tx_mac/TXStateMachine.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1494527935169 "|demo|core:i0core|mac_ip:i0mac_ip|TxEthernetMAC:i0rb_TxEthernetMAC|TXStateMachine:i0TXStateMachine"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TransmitSfd TXStateMachine.vhd(26) " "VHDL Signal Declaration warning at TXStateMachine.vhd(26): used implicit default value for signal \"TransmitSfd\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../mac_ip/src/Tx_mac/TXStateMachine.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Tx_mac/TXStateMachine.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1494527935170 "|demo|core:i0core|mac_ip:i0mac_ip|TxEthernetMAC:i0rb_TxEthernetMAC|TXStateMachine:i0TXStateMachine"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TransmitFcs TXStateMachine.vhd(27) " "VHDL Signal Declaration warning at TXStateMachine.vhd(27): used implicit default value for signal \"TransmitFcs\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../mac_ip/src/Tx_mac/TXStateMachine.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Tx_mac/TXStateMachine.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1494527935170 "|demo|core:i0core|mac_ip:i0mac_ip|TxEthernetMAC:i0rb_TxEthernetMAC|TXStateMachine:i0TXStateMachine"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ClrCrc TXStateMachine.vhd(29) " "VHDL Signal Declaration warning at TXStateMachine.vhd(29): used implicit default value for signal \"ClrCrc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../mac_ip/src/Tx_mac/TXStateMachine.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Tx_mac/TXStateMachine.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1494527935171 "|demo|core:i0core|mac_ip:i0mac_ip|TxEthernetMAC:i0rb_TxEthernetMAC|TXStateMachine:i0TXStateMachine"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "StartBackoff TXStateMachine.vhd(30) " "VHDL Signal Declaration warning at TXStateMachine.vhd(30): used implicit default value for signal \"StartBackoff\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../mac_ip/src/Tx_mac/TXStateMachine.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Tx_mac/TXStateMachine.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1494527935171 "|demo|core:i0core|mac_ip:i0mac_ip|TxEthernetMAC:i0rb_TxEthernetMAC|TXStateMachine:i0TXStateMachine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TXFifoInterface core:i0core\|mac_ip:i0mac_ip\|TxEthernetMAC:i0rb_TxEthernetMAC\|TXFifoInterface:i0TxFifoInterface " "Elaborating entity \"TXFifoInterface\" for hierarchy \"core:i0core\|mac_ip:i0mac_ip\|TxEthernetMAC:i0rb_TxEthernetMAC\|TXFifoInterface:i0TxFifoInterface\"" {  } { { "../mac_ip/src/Tx_mac/TxEthernetMAC.vhd" "i0TxFifoInterface" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Tx_mac/TxEthernetMAC.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527935175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TXFrameLengthCounter core:i0core\|mac_ip:i0mac_ip\|TxEthernetMAC:i0rb_TxEthernetMAC\|TXFrameLengthCounter:i0TxFrameLengthCounter " "Elaborating entity \"TXFrameLengthCounter\" for hierarchy \"core:i0core\|mac_ip:i0mac_ip\|TxEthernetMAC:i0rb_TxEthernetMAC\|TXFrameLengthCounter:i0TxFrameLengthCounter\"" {  } { { "../mac_ip/src/Tx_mac/TxEthernetMAC.vhd" "i0TxFrameLengthCounter" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Tx_mac/TxEthernetMAC.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527935178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TXFifoSynk core:i0core\|mac_ip:i0mac_ip\|TxEthernetMAC:i0rb_TxEthernetMAC\|TXFifoSynk:i0TxFifoSynk " "Elaborating entity \"TXFifoSynk\" for hierarchy \"core:i0core\|mac_ip:i0mac_ip\|TxEthernetMAC:i0rb_TxEthernetMAC\|TXFifoSynk:i0TxFifoSynk\"" {  } { { "../mac_ip/src/Tx_mac/TxEthernetMAC.vhd" "i0TxFifoSynk" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Tx_mac/TxEthernetMAC.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527935179 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TxEr TXFifoSynk.vhd(14) " "VHDL Signal Declaration warning at TXFifoSynk.vhd(14): used implicit default value for signal \"TxEr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../mac_ip/src/Tx_mac/TXFifoSynk.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Tx_mac/TXFifoSynk.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1494527935181 "|demo|core:i0core|mac_ip:i0mac_ip|TxEthernetMAC:i0rb_TxEthernetMAC|TXFifoSynk:i0TxFifoSynk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TXCrcGen core:i0core\|mac_ip:i0mac_ip\|TxEthernetMAC:i0rb_TxEthernetMAC\|TXCrcGen:i0TXCrcGen " "Elaborating entity \"TXCrcGen\" for hierarchy \"core:i0core\|mac_ip:i0mac_ip\|TxEthernetMAC:i0rb_TxEthernetMAC\|TXCrcGen:i0TXCrcGen\"" {  } { { "../mac_ip/src/Tx_mac/TxEthernetMAC.vhd" "i0TXCrcGen" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Tx_mac/TxEthernetMAC.vhd" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527935183 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CrcVecTest TxCrcGen.vhd(21) " "Verilog HDL or VHDL warning at TxCrcGen.vhd(21): object \"CrcVecTest\" assigned a value but never read" {  } { { "../mac_ip/src/Tx_mac/TxCrcGen.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Tx_mac/TxCrcGen.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494527935184 "|demo|core:i0core|mac_ip:i0mac_ip|TxEthernetMAC:i0rb_TxEthernetMAC|TXCrcGen:i0TXCrcGen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CrcfinN TxCrcGen.vhd(25) " "Verilog HDL or VHDL warning at TxCrcGen.vhd(25): object \"CrcfinN\" assigned a value but never read" {  } { { "../mac_ip/src/Tx_mac/TxCrcGen.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Tx_mac/TxCrcGen.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494527935184 "|demo|core:i0core|mac_ip:i0mac_ip|TxEthernetMAC:i0rb_TxEthernetMAC|TXCrcGen:i0TXCrcGen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TXDataMux core:i0core\|mac_ip:i0mac_ip\|TxEthernetMAC:i0rb_TxEthernetMAC\|TXDataMux:i0TxDataMux " "Elaborating entity \"TXDataMux\" for hierarchy \"core:i0core\|mac_ip:i0mac_ip\|TxEthernetMAC:i0rb_TxEthernetMAC\|TXDataMux:i0TxDataMux\"" {  } { { "../mac_ip/src/Tx_mac/TxEthernetMAC.vhd" "i0TxDataMux" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Tx_mac/TxEthernetMAC.vhd" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527935185 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "PreRamble TXDataMux.vhd(16) " "VHDL Signal Declaration warning at TXDataMux.vhd(16): used explicit default value for signal \"PreRamble\" because signal was never assigned a value" {  } { { "../mac_ip/src/Tx_mac/TXDataMux.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Tx_mac/TXDataMux.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1494527935186 "|demo|core:i0core|mac_ip:i0mac_ip|TxEthernetMAC:i0rb_TxEthernetMAC|TXDataMux:i0TxDataMux"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "SFD TXDataMux.vhd(17) " "VHDL Signal Declaration warning at TXDataMux.vhd(17): used explicit default value for signal \"SFD\" because signal was never assigned a value" {  } { { "../mac_ip/src/Tx_mac/TXDataMux.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Tx_mac/TXDataMux.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1494527935186 "|demo|core:i0core|mac_ip:i0mac_ip|TxEthernetMAC:i0rb_TxEthernetMAC|TXDataMux:i0TxDataMux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Receiver core:i0core\|mac_ip:i0mac_ip\|Receiver:Receiver_i " "Elaborating entity \"Receiver\" for hierarchy \"core:i0core\|mac_ip:i0mac_ip\|Receiver:Receiver_i\"" {  } { { "../mac_ip/src/mac_ip.vhd" "Receiver_i" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/mac_ip.vhd" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527935187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RXStateMachine core:i0core\|mac_ip:i0mac_ip\|Receiver:Receiver_i\|RXStateMachine:pRXStateMachine " "Elaborating entity \"RXStateMachine\" for hierarchy \"core:i0core\|mac_ip:i0mac_ip\|Receiver:Receiver_i\|RXStateMachine:pRXStateMachine\"" {  } { { "../mac_ip/src/Rx_mac/Receiver.vhd" "pRXStateMachine" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Rx_mac/Receiver.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527935188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RxSyncBuffer core:i0core\|mac_ip:i0mac_ip\|Receiver:Receiver_i\|RxSyncBuffer:pRxSyncBuffer " "Elaborating entity \"RxSyncBuffer\" for hierarchy \"core:i0core\|mac_ip:i0mac_ip\|Receiver:Receiver_i\|RxSyncBuffer:pRxSyncBuffer\"" {  } { { "../mac_ip/src/Rx_mac/Receiver.vhd" "pRxSyncBuffer" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Rx_mac/Receiver.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527935191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RXbuffer core:i0core\|mac_ip:i0mac_ip\|Receiver:Receiver_i\|RXbuffer:pRXbuffer " "Elaborating entity \"RXbuffer\" for hierarchy \"core:i0core\|mac_ip:i0mac_ip\|Receiver:Receiver_i\|RXbuffer:pRXbuffer\"" {  } { { "../mac_ip/src/Rx_mac/Receiver.vhd" "pRXbuffer" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Rx_mac/Receiver.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527935193 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RXData1T Rxbuffer.vhd(26) " "Verilog HDL or VHDL warning at Rxbuffer.vhd(26): object \"RXData1T\" assigned a value but never read" {  } { { "../mac_ip/src/Rx_mac/Rxbuffer.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Rx_mac/Rxbuffer.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494527935194 "|demo|core:i0core|mac_ip:i0mac_ip|Receiver:Receiver_i|RXbuffer:pRXbuffer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vCounter Rxbuffer.vhd(34) " "Verilog HDL or VHDL warning at Rxbuffer.vhd(34): object \"vCounter\" assigned a value but never read" {  } { { "../mac_ip/src/Rx_mac/Rxbuffer.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Rx_mac/Rxbuffer.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494527935194 "|demo|core:i0core|mac_ip:i0mac_ip|Receiver:Receiver_i|RXbuffer:pRXbuffer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vRXdata1T Rxbuffer.vhd(35) " "Verilog HDL or VHDL warning at Rxbuffer.vhd(35): object \"vRXdata1T\" assigned a value but never read" {  } { { "../mac_ip/src/Rx_mac/Rxbuffer.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Rx_mac/Rxbuffer.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494527935194 "|demo|core:i0core|mac_ip:i0mac_ip|Receiver:Receiver_i|RXbuffer:pRXbuffer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RXSFDdetector core:i0core\|mac_ip:i0mac_ip\|Receiver:Receiver_i\|RXSFDdetector:pRXSFDdetector " "Elaborating entity \"RXSFDdetector\" for hierarchy \"core:i0core\|mac_ip:i0mac_ip\|Receiver:Receiver_i\|RXSFDdetector:pRXSFDdetector\"" {  } { { "../mac_ip/src/Rx_mac/Receiver.vhd" "pRXSFDdetector" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Rx_mac/Receiver.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527935195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RXFCSCheck core:i0core\|mac_ip:i0mac_ip\|Receiver:Receiver_i\|RXFCSCheck:pRXFCSCheck " "Elaborating entity \"RXFCSCheck\" for hierarchy \"core:i0core\|mac_ip:i0mac_ip\|Receiver:Receiver_i\|RXFCSCheck:pRXFCSCheck\"" {  } { { "../mac_ip/src/Rx_mac/Receiver.vhd" "pRXFCSCheck" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/mac_ip/src/Rx_mac/Receiver.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527935197 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1494527935625 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.05.11.20:38:59 Progress: Loading sld387cc7b0/alt_sld_fab_wrapper_hw.tcl " "2017.05.11.20:38:59 Progress: Loading sld387cc7b0/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527939951 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527942324 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527942516 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527943219 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527943264 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527943306 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527943369 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527943384 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527943433 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1494527944127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld387cc7b0/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld387cc7b0/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld387cc7b0/alt_sld_fab.v" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/sap/db/ip/sld387cc7b0/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527944315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527944315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld387cc7b0/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld387cc7b0/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld387cc7b0/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/sap/db/ip/sld387cc7b0/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527944354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527944354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld387cc7b0/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld387cc7b0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld387cc7b0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/sap/db/ip/sld387cc7b0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527944357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527944357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld387cc7b0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld387cc7b0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld387cc7b0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/sap/db/ip/sld387cc7b0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527944382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527944382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld387cc7b0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld387cc7b0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld387cc7b0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/sap/db/ip/sld387cc7b0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527944426 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld387cc7b0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/sap/db/ip/sld387cc7b0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527944426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527944426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld387cc7b0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld387cc7b0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld387cc7b0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/sap/db/ip/sld387cc7b0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527944452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527944452 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "JTAG_WRAPPER:i0jtag_wrapper\|xfr_usr233:xfr_usr215\|xfr_usr25:xfr_usr214\|xfr_usr116:\\xfr_usr169:xfr_usr210\|xfr_usr246_rtl_0 " "Inferred dual-clock RAM node \"JTAG_WRAPPER:i0jtag_wrapper\|xfr_usr233:xfr_usr215\|xfr_usr25:xfr_usr214\|xfr_usr116:\\xfr_usr169:xfr_usr210\|xfr_usr246_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1494527946524 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "JTAG_WRAPPER:i0jtag_wrapper\|xfr_usr233:xfr_usr215\|xfr_usr25:xfr_usr213\|xfr_usr116:\\xfr_usr169:xfr_usr210\|xfr_usr246_rtl_0 " "Inferred dual-clock RAM node \"JTAG_WRAPPER:i0jtag_wrapper\|xfr_usr233:xfr_usr215\|xfr_usr25:xfr_usr213\|xfr_usr116:\\xfr_usr169:xfr_usr210\|xfr_usr246_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1494527946525 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "core:i0core\|demo_test_RAM:i0demo_test_RAM\|dp_mem_altera:\\gAlteraMemory:idp_mem_altera\|Mem_rtl_0 " "Inferred RAM node \"core:i0core\|demo_test_RAM:i0demo_test_RAM\|dp_mem_altera:\\gAlteraMemory:idp_mem_altera\|Mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1494527946526 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "JTAG_WRAPPER:i0jtag_wrapper\|xfr_usr233:xfr_usr215\|xfr_usr25:xfr_usr214\|xfr_usr116:\\xfr_usr169:xfr_usr210\|xfr_usr246_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"JTAG_WRAPPER:i0jtag_wrapper\|xfr_usr233:xfr_usr215\|xfr_usr25:xfr_usr214\|xfr_usr116:\\xfr_usr169:xfr_usr210\|xfr_usr246_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M512 " "Parameter RAM_BLOCK_TYPE set to M512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "SERIAL_WRAPPER:i0serial_wrapper\|xfr_usr506:xfr_usr231\|xfr_usr419:xfr_usr227\|xfr_usr135_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"SERIAL_WRAPPER:i0serial_wrapper\|xfr_usr506:xfr_usr231\|xfr_usr419:xfr_usr227\|xfr_usr135_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "JTAG_WRAPPER:i0jtag_wrapper\|xfr_usr233:xfr_usr215\|xfr_usr25:xfr_usr213\|xfr_usr116:\\xfr_usr169:xfr_usr210\|xfr_usr246_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"JTAG_WRAPPER:i0jtag_wrapper\|xfr_usr233:xfr_usr215\|xfr_usr25:xfr_usr213\|xfr_usr116:\\xfr_usr169:xfr_usr210\|xfr_usr246_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M512 " "Parameter RAM_BLOCK_TYPE set to M512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "SERIAL_WRAPPER:i0serial_wrapper\|xfr_usr506:xfr_usr231\|xfr_usr419:xfr_usr223\|xfr_usr135_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"SERIAL_WRAPPER:i0serial_wrapper\|xfr_usr506:xfr_usr231\|xfr_usr419:xfr_usr223\|xfr_usr135_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "core:i0core\|demo_test_RAM:i0demo_test_RAM\|dp_mem_altera:\\gAlteraMemory:idp_mem_altera\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"core:i0core\|demo_test_RAM:i0demo_test_RAM\|dp_mem_altera:\\gAlteraMemory:idp_mem_altera\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 36 " "Parameter WIDTH_A set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 36 " "Parameter WIDTH_B set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M512 " "Parameter RAM_BLOCK_TYPE set to M512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494527948128 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1494527948128 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1494527948128 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "JTAG_WRAPPER:i0jtag_wrapper\|xfr_usr233:xfr_usr215\|xfr_usr25:xfr_usr214\|xfr_usr116:\\xfr_usr169:xfr_usr210\|altsyncram:xfr_usr246_rtl_0 " "Elaborated megafunction instantiation \"JTAG_WRAPPER:i0jtag_wrapper\|xfr_usr233:xfr_usr215\|xfr_usr25:xfr_usr214\|xfr_usr116:\\xfr_usr169:xfr_usr210\|altsyncram:xfr_usr246_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527948179 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "JTAG_WRAPPER:i0jtag_wrapper\|xfr_usr233:xfr_usr215\|xfr_usr25:xfr_usr214\|xfr_usr116:\\xfr_usr169:xfr_usr210\|altsyncram:xfr_usr246_rtl_0 " "Instantiated megafunction \"JTAG_WRAPPER:i0jtag_wrapper\|xfr_usr233:xfr_usr215\|xfr_usr25:xfr_usr214\|xfr_usr116:\\xfr_usr169:xfr_usr210\|altsyncram:xfr_usr246_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527948179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527948179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527948179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527948179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527948179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527948179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527948179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527948179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527948179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527948179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527948179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527948179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527948179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527948179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M512 " "Parameter \"RAM_BLOCK_TYPE\" = \"M512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527948179 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1494527948179 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone IV E does not have M512 blocks -- using available memory blocks " "Assertion warning: Device family Cyclone IV E does not have M512 blocks -- using available memory blocks" {  } { { "db/altsyncram_1se1.tdf" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/sap/db/altsyncram_1se1.tdf" 301 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527948230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1se1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1se1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1se1 " "Found entity 1: altsyncram_1se1" {  } { { "db/altsyncram_1se1.tdf" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/sap/db/altsyncram_1se1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527948230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527948230 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SERIAL_WRAPPER:i0serial_wrapper\|xfr_usr506:xfr_usr231\|xfr_usr419:xfr_usr227\|altsyncram:xfr_usr135_rtl_0 " "Elaborated megafunction instantiation \"SERIAL_WRAPPER:i0serial_wrapper\|xfr_usr506:xfr_usr231\|xfr_usr419:xfr_usr227\|altsyncram:xfr_usr135_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527948295 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SERIAL_WRAPPER:i0serial_wrapper\|xfr_usr506:xfr_usr231\|xfr_usr419:xfr_usr227\|altsyncram:xfr_usr135_rtl_0 " "Instantiated megafunction \"SERIAL_WRAPPER:i0serial_wrapper\|xfr_usr506:xfr_usr231\|xfr_usr419:xfr_usr227\|altsyncram:xfr_usr135_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527948295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527948295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527948295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527948295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527948295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527948295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527948295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527948295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527948295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527948295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527948295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527948295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527948295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527948295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527948295 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1494527948295 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:i0core\|demo_test_RAM:i0demo_test_RAM\|dp_mem_altera:\\gAlteraMemory:idp_mem_altera\|altsyncram:Mem_rtl_0 " "Elaborated megafunction instantiation \"core:i0core\|demo_test_RAM:i0demo_test_RAM\|dp_mem_altera:\\gAlteraMemory:idp_mem_altera\|altsyncram:Mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527948341 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:i0core\|demo_test_RAM:i0demo_test_RAM\|dp_mem_altera:\\gAlteraMemory:idp_mem_altera\|altsyncram:Mem_rtl_0 " "Instantiated megafunction \"core:i0core\|demo_test_RAM:i0demo_test_RAM\|dp_mem_altera:\\gAlteraMemory:idp_mem_altera\|altsyncram:Mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527948342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 36 " "Parameter \"WIDTH_A\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527948342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527948342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527948342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 36 " "Parameter \"WIDTH_B\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527948342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527948342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527948342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527948342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527948342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527948342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527948342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527948342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527948342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527948342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M512 " "Parameter \"RAM_BLOCK_TYPE\" = \"M512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527948342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494527948342 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1494527948342 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone IV E does not have M512 blocks -- using available memory blocks " "Assertion warning: Device family Cyclone IV E does not have M512 blocks -- using available memory blocks" {  } { { "db/altsyncram_tri1.tdf" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/sap/db/altsyncram_tri1.tdf" 1094 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527948395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tri1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tri1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tri1 " "Found entity 1: altsyncram_tri1" {  } { { "db/altsyncram_tri1.tdf" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/sap/db/altsyncram_tri1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494527948395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527948395 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1494527948920 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "serial0TxEnO GND " "Pin \"serial0TxEnO\" is stuck at GND" {  } { { "../src/demo.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/src/demo.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494527950434 "|demo|serial0TxEnO"} { "Warning" "WMLS_MLS_STUCK_PIN" "TxEr GND " "Pin \"TxEr\" is stuck at GND" {  } { { "../src/demo.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/src/demo.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494527950434 "|demo|TxEr"} { "Warning" "WMLS_MLS_STUCK_PIN" "DebugO\[1\] GND " "Pin \"DebugO\[1\]\" is stuck at GND" {  } { { "../src/demo.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/src/demo.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494527950434 "|demo|DebugO[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DebugO\[2\] GND " "Pin \"DebugO\[2\]\" is stuck at GND" {  } { { "../src/demo.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/src/demo.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494527950434 "|demo|DebugO[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DebugO\[3\] GND " "Pin \"DebugO\[3\]\" is stuck at GND" {  } { { "../src/demo.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/src/demo.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494527950434 "|demo|DebugO[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1494527950434 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "demo " "Timing-Driven Synthesis is running on partition \"demo\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527950652 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "DebugO\[5\] mdioIO " "Output pin \"DebugO\[5\]\" driven by bidirectional pin \"mdioIO\" cannot be tri-stated" {  } { { "../src/demo.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/src/demo.vhd" 35 -1 0 } } { "../src/demo.vhd" "" { Text "C:/Users/fremm/Documents/git_bachloropgave/master/mac_project/src/demo.vhd" 25 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1494527950832 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "23 " "23 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1494527953566 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1494527954551 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494527954551 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4029 " "Implemented 4029 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1494527955099 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1494527955099 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1494527955099 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3919 " "Implemented 3919 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1494527955099 ""} { "Info" "ICUT_CUT_TM_RAMS" "76 " "Implemented 76 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1494527955099 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1494527955099 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "923 " "Peak virtual memory: 923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494527955171 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 11 20:39:15 2017 " "Processing ended: Thu May 11 20:39:15 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494527955171 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494527955171 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494527955171 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1494527955171 ""}
