
---------- Begin Simulation Statistics ----------
final_tick                                 1198540000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 170025                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407928                       # Number of bytes of host memory used
host_op_rate                                   301413                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    14.06                       # Real time elapsed on the host
host_tick_rate                               85231708                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2390902                       # Number of instructions simulated
sim_ops                                       4238505                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001199                       # Number of seconds simulated
sim_ticks                                  1198540000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               497983                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  9                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24291                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            522183                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             275419                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          497983                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           222564                       # Number of indirect misses.
system.cpu.branchPred.lookups                  565593                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   19812                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12341                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2658592                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2079672                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24389                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     423498                       # Number of branches committed
system.cpu.commit.bw_lim_events                713758                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             927                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          880000                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2390902                       # Number of instructions committed
system.cpu.commit.committedOps                4238505                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2591400                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.635604                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.740045                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1214973     46.88%     46.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       208582      8.05%     54.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       187370      7.23%     62.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       266717     10.29%     72.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       713758     27.54%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2591400                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      76743                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                17822                       # Number of function calls committed.
system.cpu.commit.int_insts                   4182454                       # Number of committed integer instructions.
system.cpu.commit.loads                        603194                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20533      0.48%      0.48% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3309482     78.08%     78.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2309      0.05%     78.62% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            36294      0.86%     79.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3045      0.07%     79.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1488      0.04%     79.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6388      0.15%     79.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11466      0.27%     80.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12492      0.29%     80.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6724      0.16%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1331      0.03%     80.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          583012     13.76%     94.24% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         211006      4.98%     99.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        20182      0.48%     99.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12753      0.30%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4238505                       # Class of committed instruction
system.cpu.commit.refs                         826953                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2390902                       # Number of Instructions Simulated
system.cpu.committedOps                       4238505                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.253230                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.253230                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         7718                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        32982                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        47849                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4439                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1040251                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                5333024                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   356059                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1323205                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24459                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 88015                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      686561                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2037                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      242606                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           165                       # TLB misses on write requests
system.cpu.fetch.Branches                      565593                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    294285                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2417520                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4760                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        3153662                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  144                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           728                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   48918                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.188761                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             389132                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             295231                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.052501                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2831989                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.979485                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.923274                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1304411     46.06%     46.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    86392      3.05%     49.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    71827      2.54%     51.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   101603      3.59%     55.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1267756     44.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2831989                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    124677                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    69019                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    249380800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    249380800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    249380800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    249380800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    249380800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    249380400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8421600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8421200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       624000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       624000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       623600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       623600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4875200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4654400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4450000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4682800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     94317600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     94363600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     94374400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     94369600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1911710000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          164362                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28740                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   454072                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.592382                       # Inst execution rate
system.cpu.iew.exec_refs                       930786                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     242592                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  691573                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                718314                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1249                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               557                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               252985                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             5118432                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                688194                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34657                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4771335                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3273                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  7209                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24459                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 13262                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           604                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            44828                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          246                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           80                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       115118                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        29225                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             80                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20554                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8186                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6412944                       # num instructions consuming a value
system.cpu.iew.wb_count                       4749440                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.577468                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3703267                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.585075                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4756248                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  7395957                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4056732                       # number of integer regfile writes
system.cpu.ipc                               0.797938                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.797938                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26717      0.56%      0.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3740712     77.83%     78.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2330      0.05%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 39777      0.83%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4710      0.10%     79.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1528      0.03%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 7081      0.15%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                15224      0.32%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                14414      0.30%     80.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7376      0.15%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2561      0.05%     80.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.37% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               671965     13.98%     94.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              231331      4.81%     99.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           26429      0.55%     99.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13840      0.29%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4805995                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   94217                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              189653                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        90739                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             137195                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4685061                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           12271811                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4658701                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5861233                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    5116776                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4805995                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1656                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          879916                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             17488                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            729                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1283313                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2831989                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.697039                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.663564                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1197866     42.30%     42.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              210378      7.43%     49.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              349287     12.33%     62.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              400789     14.15%     76.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              673669     23.79%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2831989                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.603949                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      294402                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           377                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             13459                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             8853                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               718314                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              252985                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1870615                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    837                       # number of misc regfile writes
system.cpu.numCycles                          2996351                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     89                       # Number of system calls
system.cpu.rename.BlockCycles                  841531                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5579685                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              173                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  45246                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   405914                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  25252                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  5556                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              13642258                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                5258364                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6955192                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1353249                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  76613                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24459                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                183975                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1375484                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            161438                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          8311864                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          22861                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1128                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    205178                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1194                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6996147                       # The number of ROB reads
system.cpu.rob.rob_writes                    10478656                       # The number of ROB writes
system.cpu.timesIdled                            1758                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18866                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          433                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          39012                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              433                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          687                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            687                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              105                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9507                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23141                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1198540000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12301                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1346                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8161                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1333                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1333                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12301                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36775                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36775                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36775                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       958720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       958720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  958720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13634                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13634    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13634                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11435056                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29565544                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.5                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1198540000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               18067                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4145                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24318                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                984                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2079                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2079                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          18067                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         9204                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49952                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   59156                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       201728                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1266624                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1468352                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10583                       # Total snoops (count)
system.l2bus.snoopTraffic                       86272                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30727                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014417                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.119205                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    30284     98.56%     98.56% # Request fanout histogram
system.l2bus.snoop_fanout::1                      443      1.44%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30727                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20391597                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.7                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19224539                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3784800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1198540000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1198540000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       290393                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           290393                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       290393                       # number of overall hits
system.cpu.icache.overall_hits::total          290393                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3890                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3890                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3890                       # number of overall misses
system.cpu.icache.overall_misses::total          3890                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    182248400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    182248400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    182248400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    182248400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       294283                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       294283                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       294283                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       294283                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013219                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013219                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013219                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013219                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 46850.488432                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46850.488432                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 46850.488432                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46850.488432                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          130                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    18.571429                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          736                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          736                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          736                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          736                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3154                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3154                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3154                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3154                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    147447600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    147447600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    147447600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    147447600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010718                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010718                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010718                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010718                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 46749.397590                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46749.397590                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 46749.397590                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46749.397590                       # average overall mshr miss latency
system.cpu.icache.replacements                   2898                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       290393                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          290393                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3890                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3890                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    182248400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    182248400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       294283                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       294283                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013219                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013219                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 46850.488432                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46850.488432                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          736                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          736                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3154                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3154                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    147447600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    147447600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010718                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010718                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 46749.397590                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46749.397590                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1198540000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1198540000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.679011                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              251414                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2898                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             86.754313                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.679011                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990934                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990934                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          185                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            591720                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           591720                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1198540000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1198540000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1198540000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       828599                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           828599                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       828599                       # number of overall hits
system.cpu.dcache.overall_hits::total          828599                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35823                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35823                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35823                       # number of overall misses
system.cpu.dcache.overall_misses::total         35823                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1758800800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1758800800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1758800800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1758800800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       864422                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       864422                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       864422                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       864422                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.041442                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.041442                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.041442                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.041442                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 49096.971220                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49096.971220                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 49096.971220                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49096.971220                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29544                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               769                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.418726                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1761                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2799                       # number of writebacks
system.cpu.dcache.writebacks::total              2799                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        23062                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        23062                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        23062                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        23062                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12761                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12761                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12761                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4231                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16992                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    592874400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    592874400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    592874400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    236202782                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    829077182                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014762                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014762                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.014762                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019657                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46459.869916                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46459.869916                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46459.869916                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55826.703380                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48792.207039                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15968                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       606939                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          606939                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        33714                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33714                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1655129200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1655129200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       640653                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       640653                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.052624                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.052624                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 49093.231299                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49093.231299                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        23031                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        23031                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10683                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10683                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    492019600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    492019600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016675                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016675                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 46056.313770                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46056.313770                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       221660                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         221660                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2109                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2109                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    103671600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    103671600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       223769                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       223769                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009425                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009425                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49156.756757                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49156.756757                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           31                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           31                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2078                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2078                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    100854800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    100854800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009286                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009286                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48534.552454                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48534.552454                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4231                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4231                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    236202782                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    236202782                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55826.703380                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 55826.703380                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1198540000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1198540000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           980.620500                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              633717                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15968                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.686686                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   755.821694                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   224.798806                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.738107                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.219530                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.957637                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          201                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          823                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          190                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          783                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.196289                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.803711                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1745836                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1745836                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1198540000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1165                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4926                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          972                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                7063                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1165                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4926                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          972                       # number of overall hits
system.l2cache.overall_hits::total               7063                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1987                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7835                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3259                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13081                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1987                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7835                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3259                       # number of overall misses
system.l2cache.overall_misses::total            13081                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    133844400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    535907200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    225621564                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    895373164                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    133844400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    535907200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    225621564                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    895373164                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3152                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12761                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4231                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           20144                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3152                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12761                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4231                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          20144                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.630393                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.613980                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.770267                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.649375                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.630393                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.613980                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.770267                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.649375                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67360.040262                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68399.132100                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69230.305002                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68448.372754                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67360.040262                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68399.132100                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69230.305002                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68448.372754                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    8                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1346                       # number of writebacks
system.l2cache.writebacks::total                 1346                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            8                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           16                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             24                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            8                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           16                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            24                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1987                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7827                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3243                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13057                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1987                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7827                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3243                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          577                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13634                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    117948400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    473018400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    198917584                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    789884384                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    117948400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    473018400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    198917584                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     35467465                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    825351849                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.630393                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.613353                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.766485                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.648183                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.630393                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.613353                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.766485                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.676827                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59360.040262                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60434.189345                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61337.522047                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60495.089531                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59360.040262                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60434.189345                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61337.522047                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 61468.743501                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60536.295218                       # average overall mshr miss latency
system.l2cache.replacements                      9597                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2799                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2799                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2799                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2799                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          343                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          343                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          577                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          577                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     35467465                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     35467465                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 61468.743501                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 61468.743501                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          746                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              746                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1333                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1333                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     92050800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     92050800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2079                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2079                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.641174                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.641174                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69055.363841                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69055.363841                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1333                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1333                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     81386800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     81386800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.641174                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.641174                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61055.363841                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61055.363841                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1165                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4180                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          972                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6317                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1987                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6502                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3259                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11748                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    133844400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    443856400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    225621564                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    803322364                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3152                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10682                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4231                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        18065                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.630393                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.608688                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.770267                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.650318                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67360.040262                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68264.595509                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69230.305002                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68379.499830                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           16                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           24                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1987                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6494                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3243                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11724                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    117948400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    391631600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    198917584                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    708497584                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.630393                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.607939                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.766485                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.648990                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59360.040262                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60306.683092                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61337.522047                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60431.387240                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1198540000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1198540000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3741.834729                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26208                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9597                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.730853                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    15.204879                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   357.048834                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2364.331374                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   861.260280                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   143.989362                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003712                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.087170                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.577229                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.210269                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.035154                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.913534                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1005                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3091                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          993                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2932                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          117                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.245361                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.754639                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               325701                       # Number of tag accesses
system.l2cache.tags.data_accesses              325701                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1198540000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          127168                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          500928                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       207552                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        36928                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              872576                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       127168                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         127168                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86144                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86144                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1987                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7827                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3243                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          577                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13634                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1346                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1346                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          106102425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          417948504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    173170691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     30810820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              728032439                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     106102425                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         106102425                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        71874114                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              71874114                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        71874114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         106102425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         417948504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    173170691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     30810820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             799906553                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 2079640400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 439701                       # Simulator instruction rate (inst/s)
host_mem_usage                                4408952                       # Number of bytes of host memory used
host_op_rate                                   772413                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.89                       # Real time elapsed on the host
host_tick_rate                               68334851                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     5669415                       # Number of instructions simulated
sim_ops                                       9959377                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000881                       # Number of seconds simulated
sim_ticks                                   881100400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               475861                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5001                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            517665                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             211078                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          475861                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           264783                       # Number of indirect misses.
system.cpu.branchPred.lookups                  582765                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   32003                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         2547                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   5616530                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2271858                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              5001                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     569100                       # Number of branches committed
system.cpu.commit.bw_lim_events               1088613                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              28                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           68189                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              3278513                       # Number of instructions committed
system.cpu.commit.committedOps                5720872                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2169508                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.636944                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.562623                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       280744     12.94%     12.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       467051     21.53%     34.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        99931      4.61%     39.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       233169     10.75%     49.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1088613     50.18%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2169508                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      66177                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                31791                       # Number of function calls committed.
system.cpu.commit.int_insts                   5668207                       # Number of committed integer instructions.
system.cpu.commit.loads                        776615                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        42541      0.74%      0.74% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4561039     79.73%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               60      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             28      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             48      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              42      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              60      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              84      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             42      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            31      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          743655     13.00%     93.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         307402      5.37%     98.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        32960      0.58%     99.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        32880      0.57%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           5720872                       # Class of committed instruction
system.cpu.commit.refs                        1116897                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     3278513                       # Number of Instructions Simulated
system.cpu.committedOps                       5720872                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.671875                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.671875                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          528                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            9                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          541                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            63                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 40257                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                5832042                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   524711                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1609776                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   5026                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  9008                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      781548                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            52                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      341200                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            17                       # TLB misses on write requests
system.cpu.fetch.Branches                      582765                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    375976                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1663521                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   823                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        3353658                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   10052                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.264562                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             520231                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             243081                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.522486                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2188778                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.674745                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.734308                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   559045     25.54%     25.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   101851      4.65%     30.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   103638      4.73%     34.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   151681      6.93%     41.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1272563     58.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2188778                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     33866                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    33442                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    306247600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    306247200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    306247200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    306247200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    306247200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    306247600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        15200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        15600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        11600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        11600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        11600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        11600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        40000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        40400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        41200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        39600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    112516800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    112551200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    112293600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    112433200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     2287517200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           13973                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 5495                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   571422                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.612732                       # Inst execution rate
system.cpu.iew.exec_refs                      1122747                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     341200                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   15900                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                784928                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 29                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               255                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               343184                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             5789061                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                781547                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              7400                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               5755199                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     20                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  5208                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   5026                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  5288                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            12008                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           27                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         8313                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2903                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             27                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         3512                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1983                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   8502668                       # num instructions consuming a value
system.cpu.iew.wb_count                       5751643                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.530042                       # average fanout of values written-back
system.cpu.iew.wb_producers                   4506767                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.611118                       # insts written-back per cycle
system.cpu.iew.wb_sent                        5752439                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  9424662                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4752824                       # number of integer regfile writes
system.cpu.ipc                               1.488372                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.488372                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             43806      0.76%      0.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               4593711     79.72%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    77      0.00%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  58      0.00%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  58      0.00%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   50      0.00%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  128      0.00%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  117      0.00%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  48      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 60      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               749795     13.01%     93.50% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              308706      5.36%     98.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           33089      0.57%     99.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          32896      0.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                5762599                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   66506                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              133031                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        66430                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              67303                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                5652287                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           13584428                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      5685213                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5789974                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    5789031                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   5762599                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  30                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           68189                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              3483                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       113832                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2188778                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.632793                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.383407                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              266697     12.18%     12.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              220452     10.07%     22.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              382356     17.47%     39.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              499657     22.83%     62.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              819616     37.45%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2188778                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.616092                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      375976                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             87436                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            97449                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               784928                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              343184                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 2314632                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     27                       # number of misc regfile writes
system.cpu.numCycles                          2202751                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                   22325                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               7021327                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   3875                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   530551                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     52                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   922                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              17565678                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                5817966                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             7144495                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1612513                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  11635                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   5026                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 17903                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   123167                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             34490                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          9524691                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            460                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 31                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     15088                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             32                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6869956                       # The number of ROB reads
system.cpu.rob.rob_writes                    11597570                       # The number of ROB writes
system.cpu.timesIdled                            3935                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         8029                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           86                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          16058                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               86                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          383                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            383                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               33                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1003                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2001                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    881100400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                522                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           81                       # Transaction distribution
system.membus.trans_dist::CleanEvict              922                       # Transaction distribution
system.membus.trans_dist::ReadExReq               476                       # Transaction distribution
system.membus.trans_dist::ReadExResp              476                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           522                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         2999                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         2999                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2999                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        69056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        69056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   69056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               998                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     998    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 998                       # Request fanout histogram
system.membus.reqLayer2.occupancy              961953                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy            2149847                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    881100400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                7538                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          1180                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              7889                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                488                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                491                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               491                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           7538                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        18816                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         5271                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   24087                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       401408                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       182784                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   584192                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                              1528                       # Total snoops (count)
system.l2bus.snoopTraffic                        5184                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               9557                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.008999                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.094438                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     9471     99.10%     99.10% # Request fanout histogram
system.l2bus.snoop_fanout::1                       86      0.90%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 9557                       # Request fanout histogram
system.l2bus.respLayer1.occupancy             2110794                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              7443240                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             7526400                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.9                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       881100400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    881100400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       369621                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           369621                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       369621                       # number of overall hits
system.cpu.icache.overall_hits::total          369621                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         6355                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6355                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         6355                       # number of overall misses
system.cpu.icache.overall_misses::total          6355                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     71400400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     71400400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     71400400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     71400400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       375976                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       375976                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       375976                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       375976                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016903                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016903                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016903                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016903                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 11235.310779                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 11235.310779                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 11235.310779                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 11235.310779                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           83                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           83                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           83                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           83                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         6272                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6272                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         6272                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6272                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     64268400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     64268400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     64268400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     64268400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016682                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016682                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016682                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016682                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 10246.875000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 10246.875000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 10246.875000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 10246.875000                       # average overall mshr miss latency
system.cpu.icache.replacements                   6272                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       369621                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          369621                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         6355                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6355                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     71400400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     71400400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       375976                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       375976                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016903                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016903                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 11235.310779                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 11235.310779                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           83                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           83                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         6272                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6272                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     64268400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     64268400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016682                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016682                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 10246.875000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 10246.875000                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    881100400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    881100400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               46175                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6272                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.362085                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          164                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           87                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            758224                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           758224                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    881100400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    881100400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    881100400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1107712                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1107712                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1107712                       # number of overall hits
system.cpu.dcache.overall_hits::total         1107712                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2067                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2067                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2067                       # number of overall misses
system.cpu.dcache.overall_misses::total          2067                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     53950400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     53950400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     53950400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     53950400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1109779                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1109779                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1109779                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1109779                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001863                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001863                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001863                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001863                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 26100.822448                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26100.822448                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 26100.822448                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26100.822448                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           51                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    25.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches               110                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         1099                       # number of writebacks
system.cpu.dcache.writebacks::total              1099                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          818                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          818                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          818                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          818                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1249                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1249                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1249                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher          508                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1757                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     42594000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     42594000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     42594000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher     13416006                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     56010006                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001125                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001125                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001125                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001583                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 34102.481986                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 34102.481986                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 34102.481986                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 26409.460630                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31878.204895                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1757                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       767922                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          767922                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1575                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1575                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19604400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19604400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       769497                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       769497                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002047                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002047                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 12447.238095                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12447.238095                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          816                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          816                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          759                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          759                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8658800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8658800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000986                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000986                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 11408.168643                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11408.168643                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       339790                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         339790                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          492                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          492                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     34346000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     34346000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       340282                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       340282                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001446                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001446                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69808.943089                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69808.943089                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          490                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          490                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     33935200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     33935200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001440                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001440                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69255.510204                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69255.510204                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher          508                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total          508                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher     13416006                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total     13416006                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 26409.460630                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 26409.460630                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    881100400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    881100400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              637192                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1757                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            362.659078                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   661.825868                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   362.174132                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.646314                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.353686                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          353                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          671                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          328                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          111                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          431                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          103                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.344727                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.655273                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2221315                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2221315                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    881100400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            6202                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             749                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          347                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                7298                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           6202                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            749                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          347                       # number of overall hits
system.l2cache.overall_hits::total               7298                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            70                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           500                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher          161                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               731                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           70                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          500                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher          161                       # number of overall misses
system.l2cache.overall_misses::total              731                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      4637600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     34712800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher     10035540                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     49385940                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      4637600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     34712800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher     10035540                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     49385940                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         6272                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         1249                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher          508                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            8029                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         6272                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         1249                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher          508                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           8029                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.011161                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.400320                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.316929                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.091045                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.011161                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.400320                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.316929                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.091045                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 66251.428571                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 69425.600000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 62332.546584                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67559.425445                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 66251.428571                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 69425.600000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 62332.546584                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67559.425445                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             81                       # number of writebacks
system.l2cache.writebacks::total                   81                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           24                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             24                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           24                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            24                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst           70                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          500                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher          137                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          707                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           70                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          500                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher          137                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          291                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          998                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      4077600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     30712800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      8046764                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     42837164                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      4077600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     30712800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      8046764                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     17335639                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     60172803                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.011161                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.400320                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.269685                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.088056                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.011161                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.400320                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.269685                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.124299                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 58251.428571                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 61425.600000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58735.503650                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60590.048091                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 58251.428571                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 61425.600000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58735.503650                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59572.642612                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60293.389780                       # average overall mshr miss latency
system.l2cache.replacements                      1040                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         1099                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         1099                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         1099                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         1099                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           49                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           49                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          291                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          291                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     17335639                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     17335639                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59572.642612                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59572.642612                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data           15                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               15                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data          476                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            476                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     33166400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     33166400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data          491                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          491                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.969450                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.969450                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69677.310924                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69677.310924                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data          476                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          476                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     29358400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     29358400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.969450                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.969450                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61677.310924                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61677.310924                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         6202                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          734                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          347                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         7283                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           70                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           24                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher          161                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          255                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      4637600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1546400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher     10035540                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     16219540                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         6272                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          758                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher          508                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         7538                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.011161                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.031662                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.316929                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.033829                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 66251.428571                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 64433.333333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 62332.546584                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 63606.039216                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           24                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           24                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           70                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           24                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher          137                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          231                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      4077600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1354400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      8046764                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     13478764                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.011161                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.031662                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.269685                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.030645                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 58251.428571                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 56433.333333                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58735.503650                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58349.627706                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    881100400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    881100400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   3161                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 1040                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.039423                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    66.303490                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   949.185548                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1961.141797                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   742.937720                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   376.431446                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.016187                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.231735                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.478794                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.181381                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.091902                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1131                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2965                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          454                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3          677                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          760                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2201                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.276123                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.723877                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               129504                       # Number of tag accesses
system.l2cache.tags.data_accesses              129504                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    881100400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            4480                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           32000                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         8768                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        18624                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               63872                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         4480                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           4480                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         5184                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             5184                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               70                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              500                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher          137                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          291                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  998                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            81                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  81                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            5084551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           36318222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      9951193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     21137205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               72491171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       5084551                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           5084551                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         5883552                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               5883552                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         5883552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           5084551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          36318222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      9951193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     21137205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              78374723                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 2199686000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2313736                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412024                       # Number of bytes of host memory used
host_op_rate                                  4092976                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.60                       # Real time elapsed on the host
host_tick_rate                               46147070                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6018714                       # Number of instructions simulated
sim_ops                                      10647288                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000120                       # Number of seconds simulated
sim_ticks                                   120045600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                73172                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1035                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             68373                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              40092                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           73172                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            33080                       # Number of indirect misses.
system.cpu.branchPred.lookups                   86416                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    8888                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          915                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    314270                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   165644                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1082                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      82397                       # Number of branches committed
system.cpu.commit.bw_lim_events                121548                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              97                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           19198                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               349299                       # Number of instructions committed
system.cpu.commit.committedOps                 687911                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       280345                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.453802                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.631389                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        59823     21.34%     21.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        37297     13.30%     34.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        20609      7.35%     41.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        41068     14.65%     56.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       121548     43.36%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       280345                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       1071                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 8653                       # Number of function calls committed.
system.cpu.commit.int_insts                    687448                       # Number of committed integer instructions.
system.cpu.commit.loads                        116293                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          152      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           515442     74.93%     74.95% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1035      0.15%     75.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              104      0.02%     75.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             72      0.01%     75.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            112      0.02%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              36      0.01%     75.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              66      0.01%     75.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              72      0.01%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             84      0.01%     75.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            33      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          115969     16.86%     92.04% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          54150      7.87%     99.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          324      0.05%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          260      0.04%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            687911                       # Class of committed instruction
system.cpu.commit.refs                         170703                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      349299                       # Number of Instructions Simulated
system.cpu.committedOps                        687911                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.859189                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.859189                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           47                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           66                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          140                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            60                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 13394                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 715350                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    69184                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    201185                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1100                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1228                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      117951                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            77                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       55225                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                       86416                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     59421                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        216449                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   294                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         366087                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   51                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           294                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2200                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.287944                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              68191                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              48980                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.219826                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             286091                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.524354                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.760797                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    81099     28.35%     28.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    14593      5.10%     33.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    13526      4.73%     38.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    26942      9.42%     47.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   149931     52.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               286091                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1516                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      947                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     35037600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     35038000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     35038000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     35038000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     35038000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     35037600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       228800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       228800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        24000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        24000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        23600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        23600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        48000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        48400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        46800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        47600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     17376400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     17371600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     17382000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     17372000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      280472800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           14023                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1334                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    83270                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.332407                       # Inst execution rate
system.cpu.iew.exec_refs                       173195                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      55224                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    7498                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                119040                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                169                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                41                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                55969                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              707099                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                117971                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1661                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                699988                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     35                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    22                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1100                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    79                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            10                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             5433                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2749                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1559                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             21                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1233                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            101                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    697793                       # num instructions consuming a value
system.cpu.iew.wb_count                        699146                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.664147                       # average fanout of values written-back
system.cpu.iew.wb_producers                    463437                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.329601                       # insts written-back per cycle
system.cpu.iew.wb_sent                         699489                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1089915                       # number of integer regfile reads
system.cpu.int_regfile_writes                  560802                       # number of integer regfile writes
system.cpu.ipc                               1.163888                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.163888                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               467      0.07%      0.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                525566     74.90%     74.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1036      0.15%     75.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   108      0.02%     75.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 114      0.02%     75.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 124      0.02%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   52      0.01%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  142      0.02%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  108      0.02%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 108      0.02%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 67      0.01%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               117807     16.79%     92.03% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               55130      7.86%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             487      0.07%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            330      0.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 701646                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1549                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                3117                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         1444                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               2597                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 699630                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1686661                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       697702                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            723721                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     706814                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    701646                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 285                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           19198                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               392                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            188                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        23359                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        286091                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.452527                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.377417                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               35025     12.24%     12.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               42813     14.96%     27.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               53995     18.87%     46.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               66189     23.14%     69.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               88069     30.78%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          286091                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.337932                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       59472                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            73                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              1193                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2228                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               119040                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               55969                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  337904                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     63                       # number of misc regfile writes
system.cpu.numCycles                           300114                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     34                       # Number of system calls
system.cpu.rename.BlockCycles                    9287                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                715372                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    257                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    70091                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    269                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   193                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1777236                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 712509                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              741261                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    201373                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1192                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1100                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2074                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    25913                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              2355                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          1108994                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2166                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                151                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2127                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            158                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       865906                       # The number of ROB reads
system.cpu.rob.rob_writes                     1420018                       # The number of ROB writes
system.cpu.timesIdled                             239                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          760                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           25                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1513                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               25                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          289                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           581                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    120045600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                287                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           17                       # Transaction distribution
system.membus.trans_dist::CleanEvict              272                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 5                       # Transaction distribution
system.membus.trans_dist::ReadExResp                5                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           287                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          873                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          873                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    873                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        19776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        19776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   19776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               292                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     292    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 292                       # Request fanout histogram
system.membus.reqLayer2.occupancy              259627                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy             630973                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.5                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    120045600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 730                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           313                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               741                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 26                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                26                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            731                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1230                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1038                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2268                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        26176                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        41088                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    67264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               299                       # Total snoops (count)
system.l2bus.snoopTraffic                        1152                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1055                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.028436                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.166294                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1025     97.16%     97.16% # Request fanout histogram
system.l2bus.snoop_fanout::1                       30      2.84%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1055                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              415200                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               854366                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              492000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.4                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       120045600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    120045600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        58937                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            58937                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        58937                       # number of overall hits
system.cpu.icache.overall_hits::total           58937                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          484                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            484                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          484                       # number of overall misses
system.cpu.icache.overall_misses::total           484                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     16345200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     16345200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     16345200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     16345200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        59421                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        59421                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        59421                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        59421                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008145                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008145                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008145                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008145                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 33771.074380                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 33771.074380                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 33771.074380                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 33771.074380                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           73                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           73                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           73                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           73                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          411                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          411                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          411                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          411                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     13001600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13001600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     13001600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13001600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006917                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006917                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006917                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006917                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 31634.063260                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 31634.063260                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 31634.063260                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 31634.063260                       # average overall mshr miss latency
system.cpu.icache.replacements                    410                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        58937                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           58937                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          484                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           484                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     16345200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     16345200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        59421                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        59421                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008145                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008145                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 33771.074380                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 33771.074380                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           73                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           73                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          411                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          411                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     13001600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13001600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006917                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006917                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 31634.063260                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 31634.063260                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    120045600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    120045600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              431198                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               666                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            647.444444                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            119252                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           119252                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    120045600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    120045600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    120045600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       166418                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           166418                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       166418                       # number of overall hits
system.cpu.dcache.overall_hits::total          166418                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          470                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            470                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          470                       # number of overall misses
system.cpu.dcache.overall_misses::total           470                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     15716000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     15716000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     15716000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     15716000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       166888                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       166888                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       166888                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       166888                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002816                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002816                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002816                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002816                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33438.297872                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33438.297872                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33438.297872                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33438.297872                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          286                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    23.833333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 2                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          296                       # number of writebacks
system.cpu.dcache.writebacks::total               296                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          164                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          164                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          164                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          164                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          306                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          306                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          306                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           40                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          346                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      9479600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9479600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      9479600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2028761                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     11508361                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001834                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001834                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001834                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002073                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 30979.084967                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30979.084967                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 30979.084967                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 50719.025000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33261.158960                       # average overall mshr miss latency
system.cpu.dcache.replacements                    346                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       112034                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          112034                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          443                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           443                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     15146000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     15146000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       112477                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       112477                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003939                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003939                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 34189.616253                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34189.616253                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          163                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          163                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          280                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          280                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8938400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8938400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002489                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002489                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 31922.857143                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31922.857143                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        54384                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          54384                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           27                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       570000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       570000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        54411                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        54411                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000496                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000496                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 21111.111111                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 21111.111111                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           26                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           26                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       541200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       541200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000478                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000478                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 20815.384615                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 20815.384615                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           40                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           40                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2028761                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2028761                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 50719.025000                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 50719.025000                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    120045600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    120045600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              850915                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1370                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            621.105839                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   695.926228                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   328.073772                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.679615                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.320385                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          284                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          740                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          243                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          483                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           88                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.277344                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.722656                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            334122                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           334122                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    120045600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             252                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             200                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           11                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 463                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            252                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            200                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           11                       # number of overall hits
system.l2cache.overall_hits::total                463                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           158                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           106                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           29                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               293                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          158                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          106                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           29                       # number of overall misses
system.l2cache.overall_misses::total              293                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     10383200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      7410800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      1911973                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     19705973                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     10383200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      7410800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      1911973                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     19705973                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          410                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          306                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           40                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             756                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          410                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          306                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           40                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            756                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.385366                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.346405                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.725000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.387566                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.385366                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.346405                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.725000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.387566                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65716.455696                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 69913.207547                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 65930.103448                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67255.880546                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65716.455696                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 69913.207547                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 65930.103448                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67255.880546                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             17                       # number of writebacks
system.l2cache.writebacks::total                   17                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          158                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          106                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           29                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          293                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          158                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          106                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           29                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          293                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      9127200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      6562800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      1679973                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     17369973                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      9127200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      6562800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1679973                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     17369973                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.385366                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.346405                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.725000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.387566                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.385366                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.346405                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.725000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.387566                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 57767.088608                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 61913.207547                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57930.103448                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59283.184300                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 57767.088608                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 61913.207547                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57930.103448                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59283.184300                       # average overall mshr miss latency
system.l2cache.replacements                       298                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          296                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          296                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          296                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          296                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           16                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           16                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data           21                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               21                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            5                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              5                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       332800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       332800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           26                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           26                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.192308                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.192308                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        66560                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        66560                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            5                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            5                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       292800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       292800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.192308                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.192308                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        58560                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        58560                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          252                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          179                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           11                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          442                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          158                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          101                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           29                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          288                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     10383200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      7078000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      1911973                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     19373173                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          410                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          280                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           40                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          730                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.385366                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.360714                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.725000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.394521                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65716.455696                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 70079.207921                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 65930.103448                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67267.961806                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          158                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          101                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           29                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          288                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      9127200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      6270000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      1679973                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     17077173                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.385366                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.360714                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.725000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.394521                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 57767.088608                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 62079.207921                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57930.103448                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59295.739583                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    120045600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    120045600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  27612                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4394                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 6.284024                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    68.308766                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   959.490284                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1953.455024                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   724.203286                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   390.542640                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.016677                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.234251                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.476918                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.176807                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.095347                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1072                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3024                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           15                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          438                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3          613                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          178                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          641                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2161                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.261719                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.738281                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                12386                       # Number of tag accesses
system.l2cache.tags.data_accesses               12386                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    120045600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           10048                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            6784                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         1856                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               18688                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        10048                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          10048                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1088                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1088                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              157                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              106                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           29                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  292                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            17                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  17                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           83701527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           56511859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     15460792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              155674177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      83701527                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          83701527                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         9063223                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               9063223                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         9063223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          83701527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          56511859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     15460792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             164737400                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
