// Seed: 2690105983
module module_0 (
    output wire id_0,
    output tri0 id_1,
    output wor id_2,
    input supply0 id_3,
    output logic id_4,
    input tri id_5,
    input tri1 id_6,
    input uwire id_7,
    input wand id_8
);
  wire id_10;
  always @(posedge 1) id_4 <= (~id_6);
  wire id_11;
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    output wire id_2,
    input logic id_3,
    output tri0 id_4,
    input wand id_5,
    output logic id_6,
    output supply0 id_7,
    output wor id_8,
    output wor id_9,
    output supply0 id_10,
    output tri1 id_11,
    output supply1 id_12,
    output tri0 id_13,
    input supply0 id_14,
    input tri id_15,
    output tri1 id_16,
    input wor id_17
);
  tri0 id_19 = 1;
  wire id_20;
  always @(*) if (1) id_6 <= id_3;
  assign id_12 = id_17;
  assign id_16 = 1'b0;
  tri0 id_21 = 1'b0;
  module_0(
      id_2, id_13, id_7, id_5, id_6, id_17, id_14, id_0, id_14
  );
  wire id_22;
  wire id_23;
endmodule
