#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri May 25 11:46:10 2018
# Process ID: 784
# Current directory: C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8376 C:\Users\basile.berckmoes\Documents\GitHub\EmbeddedProcessing\Labo6\VGAlab2\MicroBlaze_lab1\MicroBlaze_lab1.xpr
# Log file: C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/vivado.log
# Journal file: C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.xpr
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip [get_ips  {System_mdm_1_0 System_clk_wiz_1_0 System_lmb_bram_0 System_dlmb_bram_if_cntlr_0 System_rst_clk_wiz_1_100M_0 System_dlmb_v10_0 System_ilmb_v10_0 System_microblaze_0_axi_periph_0 System_axi_uartlite_0_0 System_ilmb_bram_if_cntlr_0 System_microblaze_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {System_mdm_1_0 System_clk_wiz_1_0 System_lmb_bram_0 System_dlmb_bram_if_cntlr_0 System_rst_clk_wiz_1_100M_0 System_dlmb_v10_0 System_ilmb_v10_0 System_microblaze_0_axi_periph_0 System_axi_uartlite_0_0 System_ilmb_bram_if_cntlr_0 System_microblaze_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/System.bd]
export_ip_user_files -of_objects [get_files C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/System.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/System.bd] -directory C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.ip_user_files -ipstatic_source_dir C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.cache/compile_simlib/modelsim} {questa=C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.cache/compile_simlib/questa} {riviera=C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.cache/compile_simlib/riviera} {activehdl=C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/System.bd}
set_property  ip_repo_paths  C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo [current_project]
update_ip_catalog
open_bd_design {C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/System.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:VGA_sAXI_controller:1.0 VGA_sAXI_controller_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/VGA_sAXI_controller_0/S00_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins VGA_sAXI_controller_0/S00_AXI]
connect_bd_net [get_bd_ports clk_in1] [get_bd_pins VGA_sAXI_controller_0/VGA_CLOCK_IN]
validate_bd_design
save_bd_design
validate_bd_design -force
ipx::edit_ip_in_project -upgrade true -name VGA_sAXI_controller_v1_0_project -directory C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.tmp/VGA_sAXI_controller_v1_0_project c:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/component.xml
update_compile_order -fileset sources_1
current_project MicroBlaze_lab1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:VGA_sAXI_controller:1.0 [get_ips  System_VGA_sAXI_controller_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips System_VGA_sAXI_controller_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/System.bd]
export_ip_user_files -of_objects [get_files C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/System.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/System.bd] -directory C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.ip_user_files -ipstatic_source_dir C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.cache/compile_simlib/modelsim} {questa=C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.cache/compile_simlib/questa} {riviera=C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.cache/compile_simlib/riviera} {activehdl=C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M01_AXI] [get_bd_cells VGA_sAXI_controller_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:VGA_sAXI_controller:1.0 VGA_sAXI_controller_0
endgroup
current_project VGA_sAXI_controller_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo
delete_bd_objs [get_bd_cells VGA_sAXI_controller_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:VGA_sAXI_controller:1.0 VGA_sAXI_controller_0
endgroup
ipx::edit_ip_in_project -upgrade true -name VGA_sAXI_controller_v1_0_project -directory C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.tmp/VGA_sAXI_controller_v1_0_project c:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/component.xml
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
save_project_as vgalabo2 C:/vgalabo2 -force
import_files
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
current_project MicroBlaze_lab1
delete_bd_objs [get_bd_cells VGA_sAXI_controller_0]
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
current_project vgalabo2
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
ipx::open_ipxact_file C:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0/component.xml
set_property core_revision 4 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {c:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0 c:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo} [current_project]
update_ip_catalog
set_property core_revision 5 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0
set_property core_revision 6 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0
ipx::unload_core c:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0/component.xml
update_files -from_files C:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0/hdl/VGA_sAXI_controller_v1_0.vhd -to_files C:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0/hdl/VGA_sAXI_controller_v1_0.vhd -filesets [get_filesets *]
update_files -from_files C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/src/ClkAndResetGen.vhd -to_files C:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0/src/ClkAndResetGen.vhd -filesets [get_filesets *]
update_files -from_files C:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0/src/ColorGenerator.vhd -to_files C:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0/src/ColorGenerator.vhd -filesets [get_filesets *]
update_files -from_files C:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0/src/VideoTimingGen.vhd -to_files C:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0/src/VideoTimingGen.vhd -filesets [get_filesets *]
update_files -from_files c:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/src/VGA_controller.vhd -to_files C:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0/src/VGA_controller.vhd -filesets [get_filesets *]
update_files -from_files C:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0/hdl/VGA_sAXI_controller_v1_0_S00_AXI.vhd -to_files C:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0/hdl/VGA_sAXI_controller_v1_0_S00_AXI.vhd -filesets [get_filesets *]
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
ipx::open_ipxact_file C:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0/component.xml
launch_runs impl_1 -jobs 4
wait_on_run impl_1
refresh_design
set_property core_revision 7 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0
update_files -from_files C:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0/hdl/VGA_sAXI_controller_v1_0.vhd -to_files C:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0/hdl/VGA_sAXI_controller_v1_0.vhd -filesets [get_filesets *]
update_files -from_files C:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0/hdl/VGA_sAXI_controller_v1_0_S00_AXI.vhd -to_files C:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0/hdl/VGA_sAXI_controller_v1_0_S00_AXI.vhd -filesets [get_filesets *]
ipx::add_file C:/vgalabo2/VGA_sAXI_controller_1.0/drivers/VGA_sAXI_controller_v1_0/data/VGA_sAXI_controller.tcl [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]
set_property type tclSource [ipx::get_files C:/vgalabo2/VGA_sAXI_controller_1.0/drivers/VGA_sAXI_controller_v1_0/data/VGA_sAXI_controller.tcl -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]]
ipx::add_file C:/vgalabo2/VGA_sAXI_controller_1.0/drivers/VGA_sAXI_controller_v1_0/src/VGA_sAXI_controller.c [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]
set_property type cSource [ipx::get_files C:/vgalabo2/VGA_sAXI_controller_1.0/drivers/VGA_sAXI_controller_v1_0/src/VGA_sAXI_controller.c -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]]
ipx::add_file C:/vgalabo2/VGA_sAXI_controller_1.0/drivers/VGA_sAXI_controller_v1_0/src/VGA_sAXI_controller.h [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]
set_property type cSource [ipx::get_files C:/vgalabo2/VGA_sAXI_controller_1.0/drivers/VGA_sAXI_controller_v1_0/src/VGA_sAXI_controller.h -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]]
ipx::add_file C:/vgalabo2/VGA_sAXI_controller_1.0/drivers/VGA_sAXI_controller_v1_0/src/VGA_sAXI_controller_selftest.c [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]
set_property type cSource [ipx::get_files C:/vgalabo2/VGA_sAXI_controller_1.0/drivers/VGA_sAXI_controller_v1_0/src/VGA_sAXI_controller_selftest.c -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]]
create_bd_design "VGA_sAXI"
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::remove_file drivers/VGA_sAXI_controller_v1_0/src/VGA_sAXI_controller_selftest.c [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]
ipx::remove_file drivers/VGA_sAXI_controller_v1_0/data/VGA_sAXI_controller.mdd [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]
ipx::remove_file drivers/VGA_sAXI_controller_v1_0/src/Makefile [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]
ipx::remove_file drivers/VGA_sAXI_controller_v1_0/src/VGA_sAXI_controller.c [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]
ipx::remove_file drivers/VGA_sAXI_controller_v1_0/src/VGA_sAXI_controller.h [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]
ipx::remove_file drivers/VGA_sAXI_controller_v1_0/data/VGA_sAXI_controller.tcl [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]
ipx::add_file C:/vgalabo2/VGA_sAXI_controller_1.0/xgui/VGA_sAXI_controller_v1_0.tcl [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]
set_property type tclSource [ipx::get_files C:/vgalabo2/VGA_sAXI_controller_1.0/xgui/VGA_sAXI_controller_v1_0.tcl -of_objects [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]]
ipx::remove_file xgui/VGA_sAXI_controller_v1_0.tcl [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]
open_bd_design {C:/vgalabo2/vgalabo2.srcs/sources_1/bd/VGA_sAXI/VGA_sAXI.bd}
generate_target all [get_files  C:/vgalabo2/vgalabo2.srcs/sources_1/bd/VGA_sAXI/VGA_sAXI.bd]
export_ip_user_files -of_objects [get_files C:/vgalabo2/vgalabo2.srcs/sources_1/bd/VGA_sAXI/VGA_sAXI.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/vgalabo2/vgalabo2.srcs/sources_1/bd/VGA_sAXI/VGA_sAXI.bd]
export_simulation -of_objects [get_files C:/vgalabo2/vgalabo2.srcs/sources_1/bd/VGA_sAXI/VGA_sAXI.bd] -directory C:/vgalabo2/vgalabo2.ip_user_files/sim_scripts -ip_user_files_dir C:/vgalabo2/vgalabo2.ip_user_files -ipstatic_source_dir C:/vgalabo2/vgalabo2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/vgalabo2/vgalabo2.cache/compile_simlib/modelsim} {questa=C:/vgalabo2/vgalabo2.cache/compile_simlib/questa} {riviera=C:/vgalabo2/vgalabo2.cache/compile_simlib/riviera} {activehdl=C:/vgalabo2/vgalabo2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::add_file C:/vgalabo2/VGA_sAXI_controller_1.0/bd/bd.tcl [ipx::get_file_groups bd_tcl -of_objects [ipx::current_core]]
set_property type tclSource [ipx::get_files C:/vgalabo2/VGA_sAXI_controller_1.0/bd/bd.tcl -of_objects [ipx::get_file_groups bd_tcl -of_objects [ipx::current_core]]]
ipx::remove_file bd/bd.tcl [ipx::get_file_groups bd_tcl -of_objects [ipx::current_core]]
ipx::merge_project_changes files [ipx::current_core]
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
ipx::current_core c:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/component.xml
ipx::current_core c:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0/component.xml
refresh_design
set_property core_revision 8 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0
current_project MicroBlaze_lab1
set_property  ip_repo_paths  C:/vgalabo2 [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:VGA_sAXI_controller2:1.0 VGA_sAXI_controller2_0
endgroup
save_bd_design
close_project
