#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sat Jun 09 14:26:47 2018
# Process ID: 8752
# Log file: E:/Peripheral_Interface_lab/mipsfpga_test2/vivado.log
# Journal file: E:/Peripheral_Interface_lab/mipsfpga_test2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Peripheral_Interface_lab/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:01:58 ; elapsed = 00:01:29 . Memory (MB): peak = 941.121 ; gain = 387.965
create_peripheral xilinx.com user VGA_Controllor 1.0 -dir E:/Peripheral_Interface_lab/ip_repo/vga
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:VGA_Controllor:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:VGA_Controllor:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:VGA_Controllor:1.0]
set_property  ip_repo_paths  {E:/Peripheral_Interface_lab/ip_repo/vga/VGA_Controllor_1.0 E:/Peripheral_Interface_lab/ip_repo} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'e:/Peripheral_Interface_lab/ip_repo/vga/VGA_Controllor_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Peripheral_Interface_lab/ip_repo'.
update_ip_catalog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 948.902 ; gain = 0.000
ipx::edit_ip_in_project -upgrade true -name edit_VGA_Controllor_v1_0 -directory E:/Peripheral_Interface_lab/ip_repo/vga e:/Peripheral_Interface_lab/ip_repo/vga/VGA_Controllor_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.2/data/ip'.
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 962.406 ; gain = 7.910
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'e:/Peripheral_Interface_lab/ip_repo/vga/VGA_Controllor_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Peripheral_Interface_lab/ip_repo'.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 962.406 ; gain = 7.910
update_compile_order -fileset sim_1
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun 09 15:09:31 2018...
