# Benchmark "control_merge_dataless" written by ABC on Sat Oct 19 00:54:26 2024
.model control_merge_dataless
.inputs clk rst ins_valid[0] ins_valid[1] ins_valid[2] ins_valid[3] \
 ins_valid[4] ins_valid[5] ins_valid[6] ins_valid[7] ins_valid[8] \
 outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] ins_ready[4] \
 ins_ready[5] ins_ready[6] ins_ready[7] ins_ready[8] outs_valid index[0] \
 index[1] index[2] index_valid

.latch        n56 fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n61 fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n66 tehb.dataReg[0]  0
.latch        n71 tehb.dataReg[1]  0
.latch        n76 tehb.dataReg[2]  0
.latch        n81 tehb.control.fullReg  0

.names ins_valid[4] ins_valid[5] new_n46
00 1
.names ins_valid[6] ins_valid[7] new_n47
00 1
.names new_n46 new_n47 new_n48
11 1
.names ins_valid[2] ins_valid[3] new_n49
00 1
.names ins_valid[0] ins_valid[1] new_n50
00 1
.names ins_valid[8] new_n50 new_n51
01 1
.names new_n49 new_n51 new_n52
11 1
.names new_n48 new_n52 new_n53
11 1
.names tehb.control.fullReg new_n53 new_n54
01 1
.names fork_dataless.regBlock[0].regblock.transmitValue new_n54 outs_valid
10 1
.names tehb.dataReg[0] tehb.control.fullReg new_n56_1
11 1
.names ins_valid[1] ins_valid[2] new_n57
10 1
.names ins_valid[3] new_n57 new_n58
00 1
.names ins_valid[4] new_n58 new_n59
00 1
.names ins_valid[5] new_n59 new_n60
00 1
.names ins_valid[6] new_n60 new_n61_1
00 1
.names ins_valid[7] new_n61_1 new_n62
00 1
.names ins_valid[8] new_n62 new_n63
00 1
.names tehb.control.fullReg new_n63 new_n64
01 1
.names new_n56_1 new_n64 index[0]
00 0
.names tehb.dataReg[1] tehb.control.fullReg new_n66_1
11 1
.names new_n46 new_n49 new_n67
10 1
.names new_n47 new_n67 new_n68
10 1
.names ins_valid[8] new_n68 new_n69
00 1
.names tehb.control.fullReg new_n69 new_n70
01 1
.names new_n66_1 new_n70 index[1]
00 0
.names tehb.dataReg[2] tehb.control.fullReg new_n72
11 1
.names ins_valid[8] new_n48 new_n73
00 1
.names tehb.control.fullReg new_n73 new_n74
01 1
.names new_n72 new_n74 index[2]
00 0
.names fork_dataless.regBlock[1].regblock.transmitValue new_n54 index_valid
10 1
.names outs_ready fork_dataless.regBlock[0].regblock.transmitValue new_n77
01 1
.names index_ready fork_dataless.regBlock[1].regblock.transmitValue new_n78
01 1
.names new_n77 new_n78 new_n79
00 1
.names rst new_n79 new_n80
00 1
.names new_n54 new_n80 n81
01 1
.names new_n77 n81 n56
01 0
.names new_n78 n81 n61
01 0
.names tehb.control.fullReg new_n79 new_n84
00 1
.names new_n53 new_n84 new_n85
01 1
.names tehb.dataReg[0] new_n85 new_n86
10 1
.names new_n63 new_n85 new_n87
11 1
.names new_n86 new_n87 new_n88
00 1
.names rst new_n88 n66
00 1
.names tehb.dataReg[1] new_n85 new_n90
10 1
.names new_n69 new_n85 new_n91
11 1
.names new_n90 new_n91 new_n92
00 1
.names rst new_n92 n71
00 1
.names tehb.dataReg[2] new_n85 new_n94
10 1
.names new_n73 new_n85 new_n95
11 1
.names new_n94 new_n95 new_n96
00 1
.names rst new_n96 n76
00 1
.names tehb.control.fullReg ins_ready[0]
0 1
.names ins_ready[0] ins_ready[1]
1 1
.names ins_ready[0] ins_ready[2]
1 1
.names ins_ready[0] ins_ready[3]
1 1
.names ins_ready[0] ins_ready[4]
1 1
.names ins_ready[0] ins_ready[5]
1 1
.names ins_ready[0] ins_ready[6]
1 1
.names ins_ready[0] ins_ready[7]
1 1
.names ins_ready[0] ins_ready[8]
1 1
.end
