<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - mono.info - mini/mini-amd64.c</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">mini</a> - mini-amd64.c<span style="font-size: 80%;"> (source / <a href="mini-amd64.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">mono.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">2836</td>
            <td class="headerCovTableEntry">4118</td>
            <td class="headerCovTableEntryLo">68.9 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2017-01-18 17:24:17</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">80</td>
            <td class="headerCovTableEntry">107</td>
            <td class="headerCovTableEntryLo">74.8 %</td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * mini-amd64.c: AMD64 backend for the Mono code generator
<span class="lineNum">       3 </span>            :  *
<span class="lineNum">       4 </span>            :  * Based on mini-x86.c.
<span class="lineNum">       5 </span>            :  *
<span class="lineNum">       6 </span>            :  * Authors:
<span class="lineNum">       7 </span>            :  *   Paolo Molaro (lupus@ximian.com)
<span class="lineNum">       8 </span>            :  *   Dietmar Maurer (dietmar@ximian.com)
<span class="lineNum">       9 </span>            :  *   Patrik Torstensson
<span class="lineNum">      10 </span>            :  *   Zoltan Varga (vargaz@gmail.com)
<span class="lineNum">      11 </span>            :  *   Johan Lorensson (lateralusx.github@gmail.com)
<span class="lineNum">      12 </span>            :  *
<span class="lineNum">      13 </span>            :  * (C) 2003 Ximian, Inc.
<span class="lineNum">      14 </span>            :  * Copyright 2003-2011 Novell, Inc (http://www.novell.com)
<span class="lineNum">      15 </span>            :  * Copyright 2011 Xamarin, Inc (http://www.xamarin.com)
<span class="lineNum">      16 </span>            :  * Licensed under the MIT license. See LICENSE file in the project root for full license information.
<span class="lineNum">      17 </span>            :  */
<span class="lineNum">      18 </span>            : #include &quot;mini.h&quot;
<span class="lineNum">      19 </span>            : #include &lt;string.h&gt;
<span class="lineNum">      20 </span>            : #include &lt;math.h&gt;
<span class="lineNum">      21 </span>            : #ifdef HAVE_UNISTD_H
<span class="lineNum">      22 </span>            : #include &lt;unistd.h&gt;
<span class="lineNum">      23 </span>            : #endif
<span class="lineNum">      24 </span>            : 
<span class="lineNum">      25 </span>            : #include &lt;mono/metadata/abi-details.h&gt;
<span class="lineNum">      26 </span>            : #include &lt;mono/metadata/appdomain.h&gt;
<span class="lineNum">      27 </span>            : #include &lt;mono/metadata/debug-helpers.h&gt;
<span class="lineNum">      28 </span>            : #include &lt;mono/metadata/threads.h&gt;
<span class="lineNum">      29 </span>            : #include &lt;mono/metadata/profiler-private.h&gt;
<span class="lineNum">      30 </span>            : #include &lt;mono/metadata/mono-debug.h&gt;
<span class="lineNum">      31 </span>            : #include &lt;mono/metadata/gc-internals.h&gt;
<span class="lineNum">      32 </span>            : #include &lt;mono/utils/mono-math.h&gt;
<span class="lineNum">      33 </span>            : #include &lt;mono/utils/mono-mmap.h&gt;
<span class="lineNum">      34 </span>            : #include &lt;mono/utils/mono-memory-model.h&gt;
<span class="lineNum">      35 </span>            : #include &lt;mono/utils/mono-tls.h&gt;
<span class="lineNum">      36 </span>            : #include &lt;mono/utils/mono-hwcap.h&gt;
<span class="lineNum">      37 </span>            : #include &lt;mono/utils/mono-threads.h&gt;
<span class="lineNum">      38 </span>            : 
<span class="lineNum">      39 </span>            : #include &quot;trace.h&quot;
<span class="lineNum">      40 </span>            : #include &quot;ir-emit.h&quot;
<span class="lineNum">      41 </span>            : #include &quot;mini-amd64.h&quot;
<span class="lineNum">      42 </span>            : #include &quot;cpu-amd64.h&quot;
<span class="lineNum">      43 </span>            : #include &quot;debugger-agent.h&quot;
<span class="lineNum">      44 </span>            : #include &quot;mini-gc.h&quot;
<span class="lineNum">      45 </span>            : 
<span class="lineNum">      46 </span>            : #ifdef MONO_XEN_OPT
<span class="lineNum">      47 </span>            : static gboolean optimize_for_xen = TRUE;
<span class="lineNum">      48 </span>            : #else
<span class="lineNum">      49 </span>            : #define optimize_for_xen 0
<span class="lineNum">      50 </span>            : #endif
<span class="lineNum">      51 </span>            : 
<span class="lineNum">      52 </span>            : #define ALIGN_TO(val,align) ((((guint64)val) + ((align) - 1)) &amp; ~((align) - 1))
<span class="lineNum">      53 </span>            : 
<span class="lineNum">      54 </span>            : #define IS_IMM32(val) ((((guint64)val) &gt;&gt; 32) == 0)
<span class="lineNum">      55 </span>            : 
<span class="lineNum">      56 </span>            : #define IS_REX(inst) (((inst) &gt;= 0x40) &amp;&amp; ((inst) &lt;= 0x4f))
<span class="lineNum">      57 </span>            : 
<span class="lineNum">      58 </span>            : #ifdef TARGET_WIN32
<span class="lineNum">      59 </span>            : /* Under windows, the calling convention is never stdcall */
<span class="lineNum">      60 </span>            : #define CALLCONV_IS_STDCALL(call_conv) (FALSE)
<span class="lineNum">      61 </span>            : #else
<span class="lineNum">      62 </span>            : #define CALLCONV_IS_STDCALL(call_conv) ((call_conv) == MONO_CALL_STDCALL)
<span class="lineNum">      63 </span>            : #endif
<span class="lineNum">      64 </span>            : 
<span class="lineNum">      65 </span>            : /* This mutex protects architecture specific caches */
<span class="lineNum">      66 </span>            : #define mono_mini_arch_lock() mono_os_mutex_lock (&amp;mini_arch_mutex)
<span class="lineNum">      67 </span>            : #define mono_mini_arch_unlock() mono_os_mutex_unlock (&amp;mini_arch_mutex)
<span class="lineNum">      68 </span>            : static mono_mutex_t mini_arch_mutex;
<span class="lineNum">      69 </span>            : 
<span class="lineNum">      70 </span>            : /* The single step trampoline */
<span class="lineNum">      71 </span>            : static gpointer ss_trampoline;
<span class="lineNum">      72 </span>            : 
<span class="lineNum">      73 </span>            : /* The breakpoint trampoline */
<span class="lineNum">      74 </span>            : static gpointer bp_trampoline;
<span class="lineNum">      75 </span>            : 
<span class="lineNum">      76 </span>            : /* Offset between fp and the first argument in the callee */
<span class="lineNum">      77 </span>            : #define ARGS_OFFSET 16
<span class="lineNum">      78 </span>            : #define GP_SCRATCH_REG AMD64_R11
<span class="lineNum">      79 </span>            : 
<span class="lineNum">      80 </span>            : /*
<span class="lineNum">      81 </span>            :  * AMD64 register usage:
<span class="lineNum">      82 </span>            :  * - callee saved registers are used for global register allocation
<span class="lineNum">      83 </span>            :  * - %r11 is used for materializing 64 bit constants in opcodes
<span class="lineNum">      84 </span>            :  * - the rest is used for local allocation
<span class="lineNum">      85 </span>            :  */
<span class="lineNum">      86 </span>            : 
<span class="lineNum">      87 </span>            : /*
<span class="lineNum">      88 </span>            :  * Floating point comparison results:
<span class="lineNum">      89 </span>            :  *                  ZF PF CF
<span class="lineNum">      90 </span>            :  * A &gt; B            0  0  0
<span class="lineNum">      91 </span>            :  * A &lt; B            0  0  1
<span class="lineNum">      92 </span>            :  * A = B            1  0  0
<span class="lineNum">      93 </span>            :  * A &gt; B            0  0  0
<span class="lineNum">      94 </span>            :  * UNORDERED        1  1  1
<span class="lineNum">      95 </span>            :  */
<a name="96"><span class="lineNum">      96 </span>            : </a>
<span class="lineNum">      97 </span>            : const char*
<span class="lineNum">      98 </span>            : mono_arch_regname (int reg)
<span class="lineNum">      99 </span>            : {
<span class="lineNum">     100 </span><span class="lineCov">  108113086 :         switch (reg) {</span>
<span class="lineNum">     101 </span><span class="lineCov">   19727292 :         case AMD64_RAX: return &quot;%rax&quot;;</span>
<span class="lineNum">     102 </span><span class="lineCov">     949905 :         case AMD64_RBX: return &quot;%rbx&quot;;</span>
<span class="lineNum">     103 </span><span class="lineCov">    7405746 :         case AMD64_RCX: return &quot;%rcx&quot;;</span>
<span class="lineNum">     104 </span><span class="lineCov">    8259130 :         case AMD64_RDX: return &quot;%rdx&quot;;</span>
<span class="lineNum">     105 </span><span class="lineCov">    8750667 :         case AMD64_RSP: return &quot;%rsp&quot;;        </span>
<span class="lineNum">     106 </span><span class="lineCov">   10536045 :         case AMD64_RBP: return &quot;%rbp&quot;;</span>
<span class="lineNum">     107 </span><span class="lineCov">   23330837 :         case AMD64_RDI: return &quot;%rdi&quot;;</span>
<span class="lineNum">     108 </span><span class="lineCov">   16216976 :         case AMD64_RSI: return &quot;%rsi&quot;;</span>
<span class="lineNum">     109 </span><span class="lineCov">    1212220 :         case AMD64_R8: return &quot;%r8&quot;;</span>
<span class="lineNum">     110 </span><span class="lineCov">     510770 :         case AMD64_R9: return &quot;%r9&quot;;</span>
<span class="lineNum">     111 </span><span class="lineCov">    1665593 :         case AMD64_R10: return &quot;%r10&quot;;</span>
<span class="lineNum">     112 </span><span class="lineNoCov">          0 :         case AMD64_R11: return &quot;%r11&quot;;</span>
<span class="lineNum">     113 </span><span class="lineCov">    1419512 :         case AMD64_R12: return &quot;%r12&quot;;</span>
<span class="lineNum">     114 </span><span class="lineCov">    1801148 :         case AMD64_R13: return &quot;%r13&quot;;</span>
<span class="lineNum">     115 </span><span class="lineCov">    2731386 :         case AMD64_R14: return &quot;%r14&quot;;</span>
<span class="lineNum">     116 </span><span class="lineCov">    3365568 :         case AMD64_R15: return &quot;%r15&quot;;</span>
<span class="lineNum">     117 </span>            :         }
<span class="lineNum">     118 </span><span class="lineCov">     230304 :         return &quot;unknown&quot;;</span>
<span class="lineNum">     119 </span><span class="lineCov">  108109062 : }</span>
<span class="lineNum">     120 </span>            : 
<span class="lineNum">     121 </span>            : static const char * packed_xmmregs [] = {
<span class="lineNum">     122 </span>            :         &quot;p:xmm0&quot;, &quot;p:xmm1&quot;, &quot;p:xmm2&quot;, &quot;p:xmm3&quot;, &quot;p:xmm4&quot;, &quot;p:xmm5&quot;, &quot;p:xmm6&quot;, &quot;p:xmm7&quot;, &quot;p:xmm8&quot;,
<span class="lineNum">     123 </span>            :         &quot;p:xmm9&quot;, &quot;p:xmm10&quot;, &quot;p:xmm11&quot;, &quot;p:xmm12&quot;, &quot;p:xmm13&quot;, &quot;p:xmm14&quot;, &quot;p:xmm15&quot;
<span class="lineNum">     124 </span>            : };
<span class="lineNum">     125 </span>            : 
<span class="lineNum">     126 </span>            : static const char * single_xmmregs [] = {
<span class="lineNum">     127 </span>            :         &quot;s:xmm0&quot;, &quot;s:xmm1&quot;, &quot;s:xmm2&quot;, &quot;s:xmm3&quot;, &quot;s:xmm4&quot;, &quot;s:xmm5&quot;, &quot;s:xmm6&quot;, &quot;s:xmm7&quot;, &quot;s:xmm8&quot;,
<span class="lineNum">     128 </span>            :         &quot;s:xmm9&quot;, &quot;s:xmm10&quot;, &quot;s:xmm11&quot;, &quot;s:xmm12&quot;, &quot;s:xmm13&quot;, &quot;s:xmm14&quot;, &quot;s:xmm15&quot;
<span class="lineNum">     129 </span>            : };
<a name="130"><span class="lineNum">     130 </span>            : </a>
<span class="lineNum">     131 </span>            : const char*
<span class="lineNum">     132 </span>            : mono_arch_fregname (int reg)
<span class="lineNum">     133 </span>            : {
<span class="lineNum">     134 </span><span class="lineCov">    1219083 :         if (reg &lt; AMD64_XMM_NREG)</span>
<span class="lineNum">     135 </span><span class="lineCov">    1219083 :                 return single_xmmregs [reg];</span>
<span class="lineNum">     136 </span>            :         else
<span class="lineNum">     137 </span><span class="lineNoCov">          0 :                 return &quot;unknown&quot;;</span>
<span class="lineNum">     138 </span><span class="lineCov">    1219083 : }</span>
<a name="139"><span class="lineNum">     139 </span>            : </a>
<span class="lineNum">     140 </span>            : const char *
<span class="lineNum">     141 </span>            : mono_arch_xregname (int reg)
<span class="lineNum">     142 </span>            : {
<span class="lineNum">     143 </span><span class="lineCov">     115326 :         if (reg &lt; AMD64_XMM_NREG)</span>
<span class="lineNum">     144 </span><span class="lineCov">     115325 :                 return packed_xmmregs [reg];</span>
<span class="lineNum">     145 </span>            :         else
<span class="lineNum">     146 </span><span class="lineCov">          1 :                 return &quot;unknown&quot;;</span>
<span class="lineNum">     147 </span><span class="lineCov">     115326 : }</span>
<a name="148"><span class="lineNum">     148 </span>            : </a>
<span class="lineNum">     149 </span>            : static gboolean
<span class="lineNum">     150 </span>            : debug_omit_fp (void)
<span class="lineNum">     151 </span>            : {
<span class="lineNum">     152 </span>            : #if 0
<span class="lineNum">     153 </span>            :         return mono_debug_count ();
<span class="lineNum">     154 </span>            : #else
<span class="lineNum">     155 </span><span class="lineCov">   14260986 :         return TRUE;</span>
<span class="lineNum">     156 </span>            : #endif
<span class="lineNum">     157 </span>            : }
<a name="158"><span class="lineNum">     158 </span>            : </a>
<span class="lineNum">     159 </span>            : static inline gboolean
<span class="lineNum">     160 </span>            : amd64_is_near_call (guint8 *code)
<span class="lineNum">     161 </span>            : {
<span class="lineNum">     162 </span>            :         /* Skip REX */
<span class="lineNum">     163 </span><span class="lineCov">  219480969 :         if ((code [0] &gt;= 0x40) &amp;&amp; (code [0] &lt;= 0x4f))</span>
<span class="lineNum">     164 </span><span class="lineCov">   61351354 :                 code += 1;</span>
<span class="lineNum">     165 </span>            : 
<span class="lineNum">     166 </span><span class="lineCov">  119219124 :         return code [0] == 0xe8;</span>
<span class="lineNum">     167 </span>            : }
<a name="168"><span class="lineNum">     168 </span>            : </a>
<span class="lineNum">     169 </span>            : static inline gboolean
<span class="lineNum">     170 </span>            : amd64_use_imm32 (gint64 val)
<span class="lineNum">     171 </span>            : {
<span class="lineNum">     172 </span><span class="lineCov">  203431564 :         if (mini_get_debug_options()-&gt;single_imm_size)</span>
<span class="lineNum">     173 </span><span class="lineNoCov">          0 :                 return FALSE;</span>
<span class="lineNum">     174 </span>            : 
<span class="lineNum">     175 </span><span class="lineCov">  610399267 :         return amd64_is_imm32 (val);</span>
<span class="lineNum">     176 </span><span class="lineCov">  203529367 : }</span>
<a name="177"><span class="lineNum">     177 </span>            : </a>
<span class="lineNum">     178 </span>            : static void
<span class="lineNum">     179 </span>            : amd64_patch (unsigned char* code, gpointer target)
<span class="lineNum">     180 </span>            : {
<span class="lineNum">     181 </span><span class="lineCov">  132461403 :         guint8 rex = 0;</span>
<span class="lineNum">     182 </span>            : 
<span class="lineNum">     183 </span>            :         /* Skip REX */
<span class="lineNum">     184 </span><span class="lineCov">  236137165 :         if ((code [0] &gt;= 0x40) &amp;&amp; (code [0] &lt;= 0x4f)) {</span>
<span class="lineNum">     185 </span><span class="lineCov">   61384003 :                 rex = code [0];</span>
<span class="lineNum">     186 </span><span class="lineCov">   61384003 :                 code += 1;</span>
<span class="lineNum">     187 </span><span class="lineCov">   61384003 :         }</span>
<span class="lineNum">     188 </span>            : 
<span class="lineNum">     189 </span><span class="lineCov">  132467902 :         if ((code [0] &amp; 0xf8) == 0xb8) {</span>
<span class="lineNum">     190 </span>            :                 /* amd64_set_reg_template */
<span class="lineNum">     191 </span><span class="lineCov">   61351118 :                 *(guint64*)(code + 1) = (guint64)target;</span>
<span class="lineNum">     192 </span><span class="lineCov">   61351118 :         }</span>
<span class="lineNum">     193 </span><span class="lineCov">   71119257 :         else if ((code [0] == 0x8b) &amp;&amp; rex &amp;&amp; x86_modrm_mod (code [1]) == 0 &amp;&amp; x86_modrm_rm (code [1]) == 5) {</span>
<span class="lineNum">     194 </span>            :                 /* mov 0(%rip), %dreg */
<span class="lineNum">     195 </span><span class="lineNoCov">          0 :                 *(guint32*)(code + 2) = (guint32)(guint64)target - 7;</span>
<span class="lineNum">     196 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     197 </span><span class="lineCov">   71115328 :         else if ((code [0] == 0xff) &amp;&amp; (code [1] == 0x15)) {</span>
<span class="lineNum">     198 </span>            :                 /* call *&lt;OFFSET&gt;(%rip) */
<span class="lineNum">     199 </span><span class="lineNoCov">          0 :                 *(guint32*)(code + 2) = ((guint32)(guint64)target) - 7;</span>
<span class="lineNum">     200 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     201 </span><span class="lineCov">   71113034 :         else if (code [0] == 0xe8) {</span>
<span class="lineNum">     202 </span>            :                 /* call &lt;DISP&gt; */
<span class="lineNum">     203 </span><span class="lineCov">    1097537 :                 gint64 disp = (guint8*)target - (guint8*)code;</span>
<span class="lineNum">     204 </span><span class="lineCov">    5487588 :                 g_assert (amd64_is_imm32 (disp));</span>
<span class="lineNum">     205 </span><span class="lineCov">   10974746 :                 x86_patch (code, (unsigned char*)target);</span>
<span class="lineNum">     206 </span><span class="lineCov">    1097477 :         }</span>
<span class="lineNum">     207 </span>            :         else
<span class="lineNum">     208 </span><span class="lineCov">  812393888 :                 x86_patch (code, (unsigned char*)target);</span>
<span class="lineNum">     209 </span><span class="lineCov">  132450237 : }</span>
<a name="210"><span class="lineNum">     210 </span>            : </a>
<span class="lineNum">     211 </span>            : void 
<span class="lineNum">     212 </span>            : mono_amd64_patch (unsigned char* code, gpointer target)
<span class="lineNum">     213 </span>            : {
<span class="lineNum">     214 </span><span class="lineCov">     502058 :         amd64_patch (code, target);</span>
<span class="lineNum">     215 </span><span class="lineCov">     502058 : }</span>
<span class="lineNum">     216 </span>            : 
<span class="lineNum">     217 </span>            : #define DEBUG(a) if (cfg-&gt;verbose_level &gt; 1) a
<a name="218"><span class="lineNum">     218 </span>            : </a>
<span class="lineNum">     219 </span>            : static void inline
<span class="lineNum">     220 </span>            : add_general (guint32 *gr, guint32 *stack_size, ArgInfo *ainfo)
<span class="lineNum">     221 </span>            : {
<span class="lineNum">     222 </span><span class="lineCov">  169342062 :     ainfo-&gt;offset = *stack_size;</span>
<span class="lineNum">     223 </span>            : 
<span class="lineNum">     224 </span><span class="lineCov">  169342062 :     if (*gr &gt;= PARAM_REGS) {</span>
<span class="lineNum">     225 </span><span class="lineCov">    3696018 :                 ainfo-&gt;storage = ArgOnStack;</span>
<span class="lineNum">     226 </span><span class="lineCov">    3696018 :                 ainfo-&gt;arg_size = sizeof (mgreg_t);</span>
<span class="lineNum">     227 </span>            :                 /* Since the same stack slot size is used for all arg */
<span class="lineNum">     228 </span>            :                 /*  types, it needs to be big enough to hold them all */
<span class="lineNum">     229 </span><span class="lineCov">    3696018 :                 (*stack_size) += sizeof(mgreg_t);</span>
<span class="lineNum">     230 </span><span class="lineCov">    3696018 :     }</span>
<span class="lineNum">     231 </span>            :     else {
<span class="lineNum">     232 </span><span class="lineCov">  165650053 :                 ainfo-&gt;storage = ArgInIReg;</span>
<span class="lineNum">     233 </span><span class="lineCov">  165650053 :                 ainfo-&gt;reg = param_regs [*gr];</span>
<span class="lineNum">     234 </span><span class="lineCov">  165650053 :                 (*gr) ++;</span>
<span class="lineNum">     235 </span>            :     }
<span class="lineNum">     236 </span><span class="lineCov">  169353748 : }</span>
<a name="237"><span class="lineNum">     237 </span>            : </a>
<span class="lineNum">     238 </span>            : static void inline
<span class="lineNum">     239 </span>            : add_float (guint32 *gr, guint32 *stack_size, ArgInfo *ainfo, gboolean is_double)
<span class="lineNum">     240 </span>            : {
<span class="lineNum">     241 </span><span class="lineCov">     168208 :     ainfo-&gt;offset = *stack_size;</span>
<span class="lineNum">     242 </span>            : 
<span class="lineNum">     243 </span><span class="lineCov">     168208 :     if (*gr &gt;= FLOAT_PARAM_REGS) {</span>
<span class="lineNum">     244 </span><span class="lineCov">        460 :                 ainfo-&gt;storage = ArgOnStack;</span>
<span class="lineNum">     245 </span><span class="lineCov">        460 :                 ainfo-&gt;arg_size = sizeof (mgreg_t);</span>
<span class="lineNum">     246 </span>            :                 /* Since the same stack slot size is used for both float */
<span class="lineNum">     247 </span>            :                 /*  types, it needs to be big enough to hold them both */
<span class="lineNum">     248 </span><span class="lineCov">        460 :                 (*stack_size) += sizeof(mgreg_t);</span>
<span class="lineNum">     249 </span><span class="lineCov">        460 :     }</span>
<span class="lineNum">     250 </span>            :     else {
<span class="lineNum">     251 </span>            :                 /* A double register */
<span class="lineNum">     252 </span><span class="lineCov">     167750 :                 if (is_double)</span>
<span class="lineNum">     253 </span><span class="lineCov">      52587 :                         ainfo-&gt;storage = ArgInDoubleSSEReg;</span>
<span class="lineNum">     254 </span>            :                 else
<span class="lineNum">     255 </span><span class="lineCov">     115159 :                         ainfo-&gt;storage = ArgInFloatSSEReg;</span>
<span class="lineNum">     256 </span><span class="lineCov">     167748 :                 ainfo-&gt;reg = *gr;</span>
<span class="lineNum">     257 </span><span class="lineCov">     167748 :                 (*gr) += 1;</span>
<span class="lineNum">     258 </span>            :     }
<span class="lineNum">     259 </span><span class="lineCov">     168210 : }</span>
<span class="lineNum">     260 </span>            : 
<span class="lineNum">     261 </span>            : typedef enum ArgumentClass {
<span class="lineNum">     262 </span>            :         ARG_CLASS_NO_CLASS,
<span class="lineNum">     263 </span>            :         ARG_CLASS_MEMORY,
<span class="lineNum">     264 </span>            :         ARG_CLASS_INTEGER,
<span class="lineNum">     265 </span>            :         ARG_CLASS_SSE
<span class="lineNum">     266 </span>            : } ArgumentClass;
<a name="267"><span class="lineNum">     267 </span>            : </a>
<span class="lineNum">     268 </span>            : static ArgumentClass
<span class="lineNum">     269 </span>            : merge_argument_class_from_type (MonoType *type, ArgumentClass class1)
<span class="lineNum">     270 </span>            : {
<span class="lineNum">     271 </span><span class="lineCov">       7226 :         ArgumentClass class2 = ARG_CLASS_NO_CLASS;</span>
<span class="lineNum">     272 </span>            :         MonoType *ptype;
<span class="lineNum">     273 </span>            : 
<span class="lineNum">     274 </span><span class="lineCov">       7226 :         ptype = mini_get_underlying_type (type);</span>
<span class="lineNum">     275 </span><span class="lineCov">       7226 :         switch (ptype-&gt;type) {</span>
<span class="lineNum">     276 </span>            :         case MONO_TYPE_I1:
<span class="lineNum">     277 </span>            :         case MONO_TYPE_U1:
<span class="lineNum">     278 </span>            :         case MONO_TYPE_I2:
<span class="lineNum">     279 </span>            :         case MONO_TYPE_U2:
<span class="lineNum">     280 </span>            :         case MONO_TYPE_I4:
<span class="lineNum">     281 </span>            :         case MONO_TYPE_U4:
<span class="lineNum">     282 </span>            :         case MONO_TYPE_I:
<span class="lineNum">     283 </span>            :         case MONO_TYPE_U:
<span class="lineNum">     284 </span>            :         case MONO_TYPE_STRING:
<span class="lineNum">     285 </span>            :         case MONO_TYPE_OBJECT:
<span class="lineNum">     286 </span>            :         case MONO_TYPE_CLASS:
<span class="lineNum">     287 </span>            :         case MONO_TYPE_SZARRAY:
<span class="lineNum">     288 </span>            :         case MONO_TYPE_PTR:
<span class="lineNum">     289 </span>            :         case MONO_TYPE_FNPTR:
<span class="lineNum">     290 </span>            :         case MONO_TYPE_ARRAY:
<span class="lineNum">     291 </span>            :         case MONO_TYPE_I8:
<span class="lineNum">     292 </span>            :         case MONO_TYPE_U8:
<span class="lineNum">     293 </span><span class="lineCov">       6974 :                 class2 = ARG_CLASS_INTEGER;</span>
<span class="lineNum">     294 </span><span class="lineCov">       6974 :                 break;</span>
<span class="lineNum">     295 </span>            :         case MONO_TYPE_R4:
<span class="lineNum">     296 </span>            :         case MONO_TYPE_R8:
<span class="lineNum">     297 </span>            : #ifdef TARGET_WIN32
<span class="lineNum">     298 </span>            :                 class2 = ARG_CLASS_INTEGER;
<span class="lineNum">     299 </span>            : #else
<span class="lineNum">     300 </span><span class="lineCov">        252 :                 class2 = ARG_CLASS_SSE;</span>
<span class="lineNum">     301 </span>            : #endif
<span class="lineNum">     302 </span><span class="lineCov">        252 :                 break;</span>
<span class="lineNum">     303 </span>            : 
<span class="lineNum">     304 </span>            :         case MONO_TYPE_TYPEDBYREF:
<span class="lineNum">     305 </span><span class="lineNoCov">          0 :                 g_assert_not_reached ();</span>
<span class="lineNum">     306 </span>            : 
<span class="lineNum">     307 </span>            :         case MONO_TYPE_GENERICINST:
<span class="lineNum">     308 </span><span class="lineNoCov">          0 :                 if (!mono_type_generic_inst_is_valuetype (ptype)) {</span>
<span class="lineNum">     309 </span><span class="lineNoCov">          0 :                         class2 = ARG_CLASS_INTEGER;</span>
<span class="lineNum">     310 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     311 </span>            :                 }
<span class="lineNum">     312 </span>            :                 /* fall through */
<span class="lineNum">     313 </span>            :         case MONO_TYPE_VALUETYPE: {
<span class="lineNum">     314 </span><span class="lineNoCov">          0 :                 MonoMarshalType *info = mono_marshal_load_type_info (ptype-&gt;data.klass);</span>
<span class="lineNum">     315 </span>            :                 int i;
<span class="lineNum">     316 </span>            : 
<span class="lineNum">     317 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; info-&gt;num_fields; ++i) {</span>
<span class="lineNum">     318 </span><span class="lineNoCov">          0 :                         class2 = class1;</span>
<span class="lineNum">     319 </span><span class="lineNoCov">          0 :                         class2 = merge_argument_class_from_type (info-&gt;fields [i].field-&gt;type, class2);</span>
<span class="lineNum">     320 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     321 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     322 </span>            :         }
<span class="lineNum">     323 </span>            :         default:
<span class="lineNum">     324 </span><span class="lineNoCov">          0 :                 g_assert_not_reached ();</span>
<span class="lineNum">     325 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     326 </span>            : 
<span class="lineNum">     327 </span>            :         /* Merge */
<span class="lineNum">     328 </span><span class="lineCov">      11194 :         if (class1 == class2)</span>
<span class="lineNum">     329 </span>            :                 ;
<span class="lineNum">     330 </span><span class="lineCov">       3260 :         else if (class1 == ARG_CLASS_NO_CLASS)</span>
<span class="lineNum">     331 </span><span class="lineCov">       3256 :                 class1 = class2;</span>
<span class="lineNum">     332 </span><span class="lineCov">          8 :         else if ((class1 == ARG_CLASS_MEMORY) || (class2 == ARG_CLASS_MEMORY))</span>
<span class="lineNum">     333 </span><span class="lineNoCov">          0 :                 class1 = ARG_CLASS_MEMORY;</span>
<span class="lineNum">     334 </span><span class="lineCov">          8 :         else if ((class1 == ARG_CLASS_INTEGER) || (class2 == ARG_CLASS_INTEGER))</span>
<span class="lineNum">     335 </span><span class="lineCov">          4 :                 class1 = ARG_CLASS_INTEGER;</span>
<span class="lineNum">     336 </span>            :         else
<span class="lineNum">     337 </span><span class="lineNoCov">          0 :                 class1 = ARG_CLASS_SSE;</span>
<span class="lineNum">     338 </span>            : 
<span class="lineNum">     339 </span><span class="lineCov">       7224 :         return class1;</span>
<span class="lineNum">     340 </span>            : }
<span class="lineNum">     341 </span>            : 
<span class="lineNum">     342 </span>            : typedef struct {
<span class="lineNum">     343 </span>            :         MonoType *type;
<span class="lineNum">     344 </span>            :         int size, offset;
<span class="lineNum">     345 </span>            : } StructFieldInfo;
<span class="lineNum">     346 </span>            : 
<span class="lineNum">     347 </span>            : /*
<span class="lineNum">     348 </span>            :  * collect_field_info_nested:
<span class="lineNum">     349 </span>            :  *
<span class="lineNum">     350 </span>            :  *   Collect field info from KLASS recursively into FIELDS.
<a name="351"><span class="lineNum">     351 </span>            :  */</a>
<span class="lineNum">     352 </span>            : static void
<span class="lineNum">     353 </span>            : collect_field_info_nested (MonoClass *klass, GArray *fields_array, int offset, gboolean pinvoke, gboolean unicode)
<span class="lineNum">     354 </span>            : {
<span class="lineNum">     355 </span>            :         MonoMarshalType *info;
<span class="lineNum">     356 </span>            :         int i;
<span class="lineNum">     357 </span>            : 
<span class="lineNum">     358 </span><span class="lineCov">   21167347 :         if (pinvoke) {</span>
<span class="lineNum">     359 </span><span class="lineCov">       2081 :                 info = mono_marshal_load_type_info (klass);</span>
<span class="lineNum">     360 </span><span class="lineCov">       6245 :                 g_assert(info);</span>
<span class="lineNum">     361 </span><span class="lineCov">      21987 :                 for (i = 0; i &lt; info-&gt;num_fields; ++i) {</span>
<span class="lineNum">     362 </span><span class="lineCov">       8912 :                         if (MONO_TYPE_ISSTRUCT (info-&gt;fields [i].field-&gt;type)) {</span>
<span class="lineNum">     363 </span><span class="lineCov">        130 :                                 collect_field_info_nested (mono_class_from_mono_type (info-&gt;fields [i].field-&gt;type), fields_array, info-&gt;fields [i].offset, pinvoke, unicode);</span>
<span class="lineNum">     364 </span><span class="lineCov">        130 :                         } else {</span>
<span class="lineNum">     365 </span>            :                                 guint32 align;
<span class="lineNum">     366 </span>            :                                 StructFieldInfo f;
<span class="lineNum">     367 </span>            : 
<span class="lineNum">     368 </span><span class="lineCov">       8778 :                                 f.type = info-&gt;fields [i].field-&gt;type;</span>
<span class="lineNum">     369 </span><span class="lineCov">      17556 :                                 f.size = mono_marshal_type_size (info-&gt;fields [i].field-&gt;type,</span>
<span class="lineNum">     370 </span><span class="lineCov">       8778 :                                                                                                                            info-&gt;fields [i].mspec,</span>
<span class="lineNum">     371 </span><span class="lineCov">       8778 :                                                                                                                            &amp;align, TRUE, unicode);</span>
<span class="lineNum">     372 </span><span class="lineCov">       8778 :                                 f.offset = offset + info-&gt;fields [i].offset;</span>
<span class="lineNum">     373 </span><span class="lineCov">      10784 :                                 if (i == info-&gt;num_fields - 1 &amp;&amp; f.size + f.offset &lt; info-&gt;native_size) {</span>
<span class="lineNum">     374 </span>            :                                         /* This can happen with .pack directives eg. 'fixed' arrays */
<span class="lineNum">     375 </span><span class="lineCov">         54 :                                         if (MONO_TYPE_IS_PRIMITIVE (f.type)) {</span>
<span class="lineNum">     376 </span>            :                                                 /* Replicate the last field to fill out the remaining place, since the code in add_valuetype () needs type information */
<span class="lineNum">     377 </span><span class="lineCov">         18 :                                                 g_array_append_val (fields_array, f);</span>
<span class="lineNum">     378 </span><span class="lineCov">         76 :                                                 while (f.size + f.offset &lt; info-&gt;native_size) {</span>
<span class="lineNum">     379 </span><span class="lineCov">         20 :                                                         f.offset += f.size;</span>
<span class="lineNum">     380 </span><span class="lineCov">         20 :                                                         g_array_append_val (fields_array, f);</span>
<span class="lineNum">     381 </span>            :                                                 }
<span class="lineNum">     382 </span><span class="lineCov">         18 :                                         } else {</span>
<span class="lineNum">     383 </span><span class="lineNoCov">          0 :                                                 f.size = info-&gt;native_size - f.offset;</span>
<span class="lineNum">     384 </span><span class="lineNoCov">          0 :                                                 g_array_append_val (fields_array, f);</span>
<span class="lineNum">     385 </span>            :                                         }
<span class="lineNum">     386 </span><span class="lineCov">         18 :                                 } else {</span>
<span class="lineNum">     387 </span><span class="lineCov">       8760 :                                         g_array_append_val (fields_array, f);</span>
<span class="lineNum">     388 </span>            :                                 }
<span class="lineNum">     389 </span>            :                         }
<span class="lineNum">     390 </span><span class="lineCov">       8912 :                 }</span>
<span class="lineNum">     391 </span><span class="lineCov">       2081 :         } else {</span>
<span class="lineNum">     392 </span>            :                 gpointer iter;
<span class="lineNum">     393 </span>            :                 MonoClassField *field;
<span class="lineNum">     394 </span>            : 
<span class="lineNum">     395 </span><span class="lineCov">   21163034 :                 iter = NULL;</span>
<span class="lineNum">     396 </span><span class="lineCov">  196119707 :                 while ((field = mono_class_get_fields (klass, &amp;iter))) {</span>
<span class="lineNum">     397 </span><span class="lineCov">  104854295 :                         if (field-&gt;type-&gt;attrs &amp; FIELD_ATTRIBUTE_STATIC)</span>
<span class="lineNum">     398 </span><span class="lineCov">   55903748 :                                 continue;</span>
<span class="lineNum">     399 </span><span class="lineCov">   48981375 :                         if (MONO_TYPE_ISSTRUCT (field-&gt;type)) {</span>
<span class="lineNum">     400 </span><span class="lineCov">    3931547 :                                 collect_field_info_nested (mono_class_from_mono_type (field-&gt;type), fields_array, field-&gt;offset - sizeof (MonoObject), pinvoke, unicode);</span>
<span class="lineNum">     401 </span><span class="lineCov">    3931547 :                         } else {</span>
<span class="lineNum">     402 </span>            :                                 int align;
<span class="lineNum">     403 </span>            :                                 StructFieldInfo f;
<span class="lineNum">     404 </span>            : 
<span class="lineNum">     405 </span><span class="lineCov">   45051030 :                                 f.type = field-&gt;type;</span>
<span class="lineNum">     406 </span><span class="lineCov">   45051030 :                                 f.size = mono_type_size (field-&gt;type, &amp;align);</span>
<span class="lineNum">     407 </span><span class="lineCov">   45051030 :                                 f.offset = field-&gt;offset - sizeof (MonoObject) + offset;</span>
<span class="lineNum">     408 </span>            : 
<span class="lineNum">     409 </span><span class="lineCov">   45051030 :                                 g_array_append_val (fields_array, f);</span>
<span class="lineNum">     410 </span>            :                         }
<span class="lineNum">     411 </span>            :                 }
<span class="lineNum">     412 </span>            :         }
<span class="lineNum">     413 </span><span class="lineCov">   21177819 : }</span>
<span class="lineNum">     414 </span>            : 
<span class="lineNum">     415 </span>            : #ifdef TARGET_WIN32
<span class="lineNum">     416 </span>            : 
<span class="lineNum">     417 </span>            : /* Windows x64 ABI can pass/return value types in register of size 1,2,4,8 bytes. */
<span class="lineNum">     418 </span>            : #define MONO_WIN64_VALUE_TYPE_FITS_REG(arg_size) (arg_size &lt;= SIZEOF_REGISTER &amp;&amp; (arg_size == 1 || arg_size == 2 || arg_size == 4 || arg_size == 8))
<span class="lineNum">     419 </span>            : 
<span class="lineNum">     420 </span>            : static gboolean
<span class="lineNum">     421 </span>            : allocate_register_for_valuetype_win64 (ArgInfo *arg_info, ArgumentClass arg_class, guint32 arg_size, AMD64_Reg_No int_regs [], int int_reg_count, AMD64_XMM_Reg_No float_regs [], int float_reg_count, guint32 *current_int_reg, guint32 *current_float_reg)
<span class="lineNum">     422 </span>            : {
<span class="lineNum">     423 </span>            :         gboolean result = FALSE;
<span class="lineNum">     424 </span>            : 
<span class="lineNum">     425 </span>            :         assert (arg_info != NULL &amp;&amp; int_regs != NULL &amp;&amp; float_regs != NULL &amp;&amp; current_int_reg != NULL &amp;&amp; current_float_reg != NULL);
<span class="lineNum">     426 </span>            :         assert (arg_info-&gt;storage == ArgValuetypeInReg || arg_info-&gt;storage == ArgValuetypeAddrInIReg);
<span class="lineNum">     427 </span>            : 
<span class="lineNum">     428 </span>            :         arg_info-&gt;pair_storage [0] = arg_info-&gt;pair_storage [1] = ArgNone;
<span class="lineNum">     429 </span>            :         arg_info-&gt;pair_regs [0] = arg_info-&gt;pair_regs [1] = ArgNone;
<span class="lineNum">     430 </span>            :         arg_info-&gt;pair_size [0] = 0;
<span class="lineNum">     431 </span>            :         arg_info-&gt;pair_size [1] = 0;
<span class="lineNum">     432 </span>            :         arg_info-&gt;nregs = 0;
<span class="lineNum">     433 </span>            : 
<span class="lineNum">     434 </span>            :         if (arg_class == ARG_CLASS_INTEGER &amp;&amp; *current_int_reg &lt; int_reg_count) {
<span class="lineNum">     435 </span>            :                 /* Pass parameter in integer register. */
<span class="lineNum">     436 </span>            :                 arg_info-&gt;pair_storage [0] = ArgInIReg;
<span class="lineNum">     437 </span>            :                 arg_info-&gt;pair_regs [0] = int_regs [*current_int_reg];
<span class="lineNum">     438 </span>            :                 (*current_int_reg) ++;
<span class="lineNum">     439 </span>            :                 result = TRUE;
<span class="lineNum">     440 </span>            :         } else if (arg_class == ARG_CLASS_SSE &amp;&amp; *current_float_reg &lt; float_reg_count) {
<span class="lineNum">     441 </span>            :                 /* Pass parameter in float register. */
<span class="lineNum">     442 </span>            :                 arg_info-&gt;pair_storage [0] = (arg_size &lt;= sizeof (gfloat)) ? ArgInFloatSSEReg : ArgInDoubleSSEReg;
<span class="lineNum">     443 </span>            :                 arg_info-&gt;pair_regs [0] = float_regs [*current_float_reg];
<span class="lineNum">     444 </span>            :                 (*current_float_reg) ++;
<span class="lineNum">     445 </span>            :                 result = TRUE;
<span class="lineNum">     446 </span>            :         }
<span class="lineNum">     447 </span>            : 
<span class="lineNum">     448 </span>            :         if (result == TRUE) {
<span class="lineNum">     449 </span>            :                 arg_info-&gt;pair_size [0] = arg_size;
<span class="lineNum">     450 </span>            :                 arg_info-&gt;nregs = 1;
<span class="lineNum">     451 </span>            :         }
<span class="lineNum">     452 </span>            : 
<span class="lineNum">     453 </span>            :         return result;
<span class="lineNum">     454 </span>            : }
<span class="lineNum">     455 </span>            : 
<span class="lineNum">     456 </span>            : static inline gboolean
<span class="lineNum">     457 </span>            : allocate_parameter_register_for_valuetype_win64 (ArgInfo *arg_info, ArgumentClass arg_class, guint32 arg_size, guint32 *current_int_reg, guint32 *current_float_reg)
<span class="lineNum">     458 </span>            : {
<span class="lineNum">     459 </span>            :         return allocate_register_for_valuetype_win64 (arg_info, arg_class, arg_size, param_regs, PARAM_REGS, float_param_regs, FLOAT_PARAM_REGS, current_int_reg, current_float_reg);
<span class="lineNum">     460 </span>            : }
<span class="lineNum">     461 </span>            : 
<span class="lineNum">     462 </span>            : static inline gboolean
<span class="lineNum">     463 </span>            : allocate_return_register_for_valuetype_win64 (ArgInfo *arg_info, ArgumentClass arg_class, guint32 arg_size, guint32 *current_int_reg, guint32 *current_float_reg)
<span class="lineNum">     464 </span>            : {
<span class="lineNum">     465 </span>            :         return allocate_register_for_valuetype_win64 (arg_info, arg_class, arg_size, return_regs, RETURN_REGS, float_return_regs, FLOAT_RETURN_REGS, current_int_reg, current_float_reg);
<span class="lineNum">     466 </span>            : }
<span class="lineNum">     467 </span>            : 
<span class="lineNum">     468 </span>            : static void
<span class="lineNum">     469 </span>            : allocate_storage_for_valuetype_win64 (ArgInfo *arg_info, MonoType *type, gboolean is_return, ArgumentClass arg_class,
<span class="lineNum">     470 </span>            :                                                                           guint32 arg_size, guint32 *current_int_reg, guint32 *current_float_reg, guint32 *stack_size)
<span class="lineNum">     471 </span>            : {
<span class="lineNum">     472 </span>            :         /* Windows x64 value type ABI.
<span class="lineNum">     473 </span>            :         *
<span class="lineNum">     474 </span>            :         * Parameters: https://msdn.microsoft.com/en-us/library/zthk2dkh.aspx
<span class="lineNum">     475 </span>            :         *
<span class="lineNum">     476 </span>            :         * Integer/Float types smaller than or equals to 8 bytes or porperly sized struct/union (1,2,4,8)
<span class="lineNum">     477 </span>            :         *    Try pass in register using ArgValuetypeInReg/(ArgInIReg|ArgInFloatSSEReg|ArgInDoubleSSEReg) as storage and size of parameter(1,2,4,8), if no more registers, pass on stack using ArgOnStack as storage and size of parameter(1,2,4,8).
<span class="lineNum">     478 </span>            :         * Integer/Float types bigger than 8 bytes or struct/unions larger than 8 bytes or (3,5,6,7).
<span class="lineNum">     479 </span>            :         *    Try to pass pointer in register using ArgValuetypeAddrInIReg, if no more registers, pass pointer on stack using ArgValuetypeAddrOnStack as storage and parameter size of register (8 bytes).
<span class="lineNum">     480 </span>            :         *
<span class="lineNum">     481 </span>            :         * Return values:  https://msdn.microsoft.com/en-us/library/7572ztz4.aspx.
<span class="lineNum">     482 </span>            :         *
<span class="lineNum">     483 </span>            :         * Integers/Float types smaller than or equal to 8 bytes
<span class="lineNum">     484 </span>            :         *    Return in corresponding register RAX/XMM0 using ArgValuetypeInReg/(ArgInIReg|ArgInFloatSSEReg|ArgInDoubleSSEReg) as storage and size of parameter(1,2,4,8).
<span class="lineNum">     485 </span>            :         * Properly sized struct/unions (1,2,4,8)
<span class="lineNum">     486 </span>            :         *    Return in register RAX using ArgValuetypeInReg as storage and size of parameter(1,2,4,8).
<span class="lineNum">     487 </span>            :         * Types bigger than 8 bytes or struct/unions larger than 8 bytes or (3,5,6,7).
<span class="lineNum">     488 </span>            :         *    Return pointer to allocated stack space (allocated by caller) using ArgValuetypeAddrInIReg as storage and parameter size.
<span class="lineNum">     489 </span>            :         */
<span class="lineNum">     490 </span>            : 
<span class="lineNum">     491 </span>            :         assert (arg_info != NULL &amp;&amp; type != NULL &amp;&amp; current_int_reg != NULL &amp;&amp; current_float_reg != NULL &amp;&amp; stack_size != NULL);
<span class="lineNum">     492 </span>            : 
<span class="lineNum">     493 </span>            :         if (!is_return) {
<span class="lineNum">     494 </span>            : 
<span class="lineNum">     495 </span>            :                 /* Parameter cases. */
<span class="lineNum">     496 </span>            :                 if (arg_class != ARG_CLASS_MEMORY &amp;&amp; MONO_WIN64_VALUE_TYPE_FITS_REG (arg_size)) {
<span class="lineNum">     497 </span>            :                         assert (arg_size == 1 || arg_size == 2 || arg_size == 4 || arg_size == 8);
<span class="lineNum">     498 </span>            : 
<span class="lineNum">     499 </span>            :                         /* First, try to use registers for parameter. If type is struct it can only be passed by value in integer register. */
<span class="lineNum">     500 </span>            :                         arg_info-&gt;storage = ArgValuetypeInReg;
<span class="lineNum">     501 </span>            :                         if (!allocate_parameter_register_for_valuetype_win64 (arg_info, !MONO_TYPE_ISSTRUCT (type) ? arg_class : ARG_CLASS_INTEGER, arg_size, current_int_reg, current_float_reg)) {
<span class="lineNum">     502 </span>            :                                 /* No more registers, fallback passing parameter on stack as value. */
<span class="lineNum">     503 </span>            :                                 assert (arg_info-&gt;pair_storage [0] == ArgNone &amp;&amp; arg_info-&gt;pair_storage [1] == ArgNone &amp;&amp; arg_info-&gt;pair_size [0] == 0 &amp;&amp; arg_info-&gt;pair_size [1] == 0 &amp;&amp; arg_info-&gt;nregs == 0);
<span class="lineNum">     504 </span>            :                                 
<span class="lineNum">     505 </span>            :                                 /* Passing value directly on stack, so use size of value. */
<span class="lineNum">     506 </span>            :                                 arg_info-&gt;storage = ArgOnStack;
<span class="lineNum">     507 </span>            :                                 arg_size = ALIGN_TO (arg_size, sizeof (mgreg_t));
<span class="lineNum">     508 </span>            :                                 arg_info-&gt;offset = *stack_size;
<span class="lineNum">     509 </span>            :                                 arg_info-&gt;arg_size = arg_size;
<span class="lineNum">     510 </span>            :                                 *stack_size += arg_size;
<span class="lineNum">     511 </span>            :                         }
<span class="lineNum">     512 </span>            :                 } else {
<span class="lineNum">     513 </span>            :                         /* Fallback to stack, try to pass address to parameter in register. Always use integer register to represent stack address. */
<span class="lineNum">     514 </span>            :                         arg_info-&gt;storage = ArgValuetypeAddrInIReg;
<span class="lineNum">     515 </span>            :                         if (!allocate_parameter_register_for_valuetype_win64 (arg_info, ARG_CLASS_INTEGER, arg_size, current_int_reg, current_float_reg)) {
<span class="lineNum">     516 </span>            :                                 /* No more registers, fallback passing address to parameter on stack. */
<span class="lineNum">     517 </span>            :                                 assert (arg_info-&gt;pair_storage [0] == ArgNone &amp;&amp; arg_info-&gt;pair_storage [1] == ArgNone &amp;&amp; arg_info-&gt;pair_size [0] == 0 &amp;&amp; arg_info-&gt;pair_size [1] == 0 &amp;&amp; arg_info-&gt;nregs == 0);
<span class="lineNum">     518 </span>            :                                                                 
<span class="lineNum">     519 </span>            :                                 /* Passing an address to value on stack, so use size of register as argument size. */
<span class="lineNum">     520 </span>            :                                 arg_info-&gt;storage = ArgValuetypeAddrOnStack;
<span class="lineNum">     521 </span>            :                                 arg_size = sizeof (mgreg_t);
<span class="lineNum">     522 </span>            :                                 arg_info-&gt;offset = *stack_size;
<span class="lineNum">     523 </span>            :                                 arg_info-&gt;arg_size = arg_size;
<span class="lineNum">     524 </span>            :                                 *stack_size += arg_size;
<span class="lineNum">     525 </span>            :                         }
<span class="lineNum">     526 </span>            :                 }
<span class="lineNum">     527 </span>            :         } else {
<span class="lineNum">     528 </span>            :                 /* Return value cases. */
<span class="lineNum">     529 </span>            :                 if (arg_class != ARG_CLASS_MEMORY &amp;&amp; MONO_WIN64_VALUE_TYPE_FITS_REG (arg_size)) {
<span class="lineNum">     530 </span>            :                         assert (arg_size == 1 || arg_size == 2 || arg_size == 4 || arg_size == 8);
<span class="lineNum">     531 </span>            : 
<span class="lineNum">     532 </span>            :                         /* Return value fits into return registers. If type is struct it can only be returned by value in integer register. */
<span class="lineNum">     533 </span>            :                         arg_info-&gt;storage = ArgValuetypeInReg;
<span class="lineNum">     534 </span>            :                         allocate_return_register_for_valuetype_win64 (arg_info, !MONO_TYPE_ISSTRUCT (type) ? arg_class : ARG_CLASS_INTEGER, arg_size, current_int_reg, current_float_reg);
<span class="lineNum">     535 </span>            : 
<span class="lineNum">     536 </span>            :                         /* Only RAX/XMM0 should be used to return valuetype. */
<span class="lineNum">     537 </span>            :                         assert ((arg_info-&gt;pair_regs[0] == AMD64_RAX &amp;&amp; arg_info-&gt;pair_regs[1] == ArgNone) || (arg_info-&gt;pair_regs[0] == AMD64_XMM0 &amp;&amp; arg_info-&gt;pair_regs[1] == ArgNone));
<span class="lineNum">     538 </span>            :                 } else {
<span class="lineNum">     539 </span>            :                         /* Return value doesn't fit into return register, return address to allocated stack space (allocated by caller and passed as input). */
<span class="lineNum">     540 </span>            :                         arg_info-&gt;storage = ArgValuetypeAddrInIReg;
<span class="lineNum">     541 </span>            :                         allocate_return_register_for_valuetype_win64 (arg_info, ARG_CLASS_INTEGER, arg_size, current_int_reg, current_float_reg);
<span class="lineNum">     542 </span>            : 
<span class="lineNum">     543 </span>            :                         /* Only RAX should be used to return valuetype address. */
<span class="lineNum">     544 </span>            :                         assert (arg_info-&gt;pair_regs[0] == AMD64_RAX &amp;&amp; arg_info-&gt;pair_regs[1] == ArgNone);
<span class="lineNum">     545 </span>            : 
<span class="lineNum">     546 </span>            :                         arg_size = ALIGN_TO (arg_size, sizeof (mgreg_t));
<span class="lineNum">     547 </span>            :                         arg_info-&gt;offset = *stack_size;
<span class="lineNum">     548 </span>            :                         *stack_size += arg_size;
<span class="lineNum">     549 </span>            :                 }
<span class="lineNum">     550 </span>            :         }
<span class="lineNum">     551 </span>            : }
<span class="lineNum">     552 </span>            : 
<span class="lineNum">     553 </span>            : static void
<span class="lineNum">     554 </span>            : get_valuetype_size_win64 (MonoClass *klass, gboolean pinvoke, ArgInfo *arg_info, MonoType *type, ArgumentClass *arg_class, guint32 *arg_size)
<span class="lineNum">     555 </span>            : {
<span class="lineNum">     556 </span>            :         *arg_size = 0;
<span class="lineNum">     557 </span>            :         *arg_class = ARG_CLASS_NO_CLASS;
<span class="lineNum">     558 </span>            : 
<span class="lineNum">     559 </span>            :         assert (klass != NULL &amp;&amp; arg_info != NULL &amp;&amp; type != NULL &amp;&amp; arg_class != NULL &amp;&amp; arg_size != NULL);
<span class="lineNum">     560 </span>            :         
<span class="lineNum">     561 </span>            :         if (pinvoke) {
<span class="lineNum">     562 </span>            :                 /* Calculate argument class type and size of marshalled type. */
<span class="lineNum">     563 </span>            :                 MonoMarshalType *info = mono_marshal_load_type_info (klass);
<span class="lineNum">     564 </span>            :                 *arg_size = info-&gt;native_size;
<span class="lineNum">     565 </span>            :         } else {
<span class="lineNum">     566 </span>            :                 /* Calculate argument class type and size of managed type. */
<span class="lineNum">     567 </span>            :                 *arg_size = mono_class_value_size (klass, NULL);
<span class="lineNum">     568 </span>            :         }
<span class="lineNum">     569 </span>            : 
<span class="lineNum">     570 </span>            :         /* Windows ABI only handle value types on stack or passed in integer register (if it fits register size). */
<span class="lineNum">     571 </span>            :         *arg_class = MONO_WIN64_VALUE_TYPE_FITS_REG (*arg_size) ? ARG_CLASS_INTEGER : ARG_CLASS_MEMORY;
<span class="lineNum">     572 </span>            : 
<span class="lineNum">     573 </span>            :         if (*arg_class == ARG_CLASS_MEMORY) {
<span class="lineNum">     574 </span>            :                 /* Value type has a size that doesn't seem to fit register according to ABI. Try to used full stack size of type. */
<span class="lineNum">     575 </span>            :                 *arg_size = mini_type_stack_size_full (&amp;klass-&gt;byval_arg, NULL, pinvoke);
<span class="lineNum">     576 </span>            :         }
<span class="lineNum">     577 </span>            : 
<span class="lineNum">     578 </span>            :         /*
<span class="lineNum">     579 </span>            :         * Standard C and C++ doesn't allow empty structs, empty structs will always have a size of 1 byte.
<span class="lineNum">     580 </span>            :         * GCC have an extension to allow empty structs, https://gcc.gnu.org/onlinedocs/gcc/Empty-Structures.html.
<span class="lineNum">     581 </span>            :         * This cause a little dilemma since runtime build using none GCC compiler will not be compatible with
<span class="lineNum">     582 </span>            :         * GCC build C libraries and the other way around. On platforms where empty structs has size of 1 byte
<span class="lineNum">     583 </span>            :         * it must be represented in call and cannot be dropped.
<span class="lineNum">     584 </span>            :         */
<span class="lineNum">     585 </span>            :         if (*arg_size == 0 &amp;&amp; MONO_TYPE_ISSTRUCT (type)) {
<span class="lineNum">     586 </span>            :                 arg_info-&gt;pass_empty_struct = TRUE;
<span class="lineNum">     587 </span>            :                 *arg_size = SIZEOF_REGISTER;
<span class="lineNum">     588 </span>            :                 *arg_class = ARG_CLASS_INTEGER;
<span class="lineNum">     589 </span>            :         }
<span class="lineNum">     590 </span>            : 
<span class="lineNum">     591 </span>            :         assert (*arg_class != ARG_CLASS_NO_CLASS);
<span class="lineNum">     592 </span>            : }
<span class="lineNum">     593 </span>            : 
<span class="lineNum">     594 </span>            : static void
<span class="lineNum">     595 </span>            : add_valuetype_win64 (MonoMethodSignature *signature, ArgInfo *arg_info, MonoType *type,
<span class="lineNum">     596 </span>            :                                                 gboolean is_return, guint32 *current_int_reg, guint32 *current_float_reg, guint32 *stack_size)
<span class="lineNum">     597 </span>            : {
<span class="lineNum">     598 </span>            :         guint32 arg_size = SIZEOF_REGISTER;
<span class="lineNum">     599 </span>            :         MonoClass *klass = NULL;
<span class="lineNum">     600 </span>            :         ArgumentClass arg_class;
<span class="lineNum">     601 </span>            :         
<span class="lineNum">     602 </span>            :         assert (signature != NULL &amp;&amp; arg_info != NULL &amp;&amp; type != NULL &amp;&amp; current_int_reg != NULL &amp;&amp; current_float_reg != NULL &amp;&amp; stack_size != NULL);
<span class="lineNum">     603 </span>            : 
<span class="lineNum">     604 </span>            :         klass = mono_class_from_mono_type (type);
<span class="lineNum">     605 </span>            :         get_valuetype_size_win64 (klass, signature-&gt;pinvoke, arg_info, type, &amp;arg_class, &amp;arg_size);
<span class="lineNum">     606 </span>            : 
<span class="lineNum">     607 </span>            :         /* Only drop value type if its not an empty struct as input that must be represented in call */
<span class="lineNum">     608 </span>            :         if ((arg_size == 0 &amp;&amp; !arg_info-&gt;pass_empty_struct) || (arg_size == 0 &amp;&amp; arg_info-&gt;pass_empty_struct &amp;&amp; is_return)) {
<span class="lineNum">     609 </span>            :                 arg_info-&gt;storage = ArgValuetypeInReg;
<span class="lineNum">     610 </span>            :                 arg_info-&gt;pair_storage [0] = arg_info-&gt;pair_storage [1] = ArgNone;
<span class="lineNum">     611 </span>            :         } else {
<span class="lineNum">     612 </span>            :                 /* Alocate storage for value type. */
<span class="lineNum">     613 </span>            :                 allocate_storage_for_valuetype_win64 (arg_info, type, is_return, arg_class, arg_size, current_int_reg, current_float_reg, stack_size);
<span class="lineNum">     614 </span>            :         }
<span class="lineNum">     615 </span>            : }
<span class="lineNum">     616 </span>            : 
<span class="lineNum">     617 </span>            : #endif /* TARGET_WIN32 */
<a name="618"><span class="lineNum">     618 </span>            : </a>
<span class="lineNum">     619 </span>            : static void
<span class="lineNum">     620 </span>            : add_valuetype (MonoMethodSignature *sig, ArgInfo *ainfo, MonoType *type,
<span class="lineNum">     621 </span>            :                            gboolean is_return,
<span class="lineNum">     622 </span>            :                            guint32 *gr, guint32 *fr, guint32 *stack_size)
<span class="lineNum">     623 </span>            : {
<span class="lineNum">     624 </span>            : #ifdef TARGET_WIN32
<span class="lineNum">     625 </span>            :         add_valuetype_win64 (sig, ainfo, type, is_return, gr, fr, stack_size);
<span class="lineNum">     626 </span>            : #else
<span class="lineNum">     627 </span>            :         guint32 size, quad, nquads, i, nfields;
<span class="lineNum">     628 </span>            :         /* Keep track of the size used in each quad so we can */
<span class="lineNum">     629 </span>            :         /* use the right size when copying args/return vars.  */
<span class="lineNum">     630 </span><span class="lineCov">   17240980 :         guint32 quadsize [2] = {8, 8};</span>
<span class="lineNum">     631 </span>            :         ArgumentClass args [2];
<span class="lineNum">     632 </span><span class="lineCov">   17240980 :         StructFieldInfo *fields = NULL;</span>
<span class="lineNum">     633 </span>            :         GArray *fields_array;
<span class="lineNum">     634 </span>            :         MonoClass *klass;
<span class="lineNum">     635 </span><span class="lineCov">   17240980 :         gboolean pass_on_stack = FALSE;</span>
<span class="lineNum">     636 </span>            :         int struct_size;
<span class="lineNum">     637 </span>            : 
<span class="lineNum">     638 </span><span class="lineCov">   17240980 :         klass = mono_class_from_mono_type (type);</span>
<span class="lineNum">     639 </span><span class="lineCov">   17240980 :         size = mini_type_stack_size_full (&amp;klass-&gt;byval_arg, NULL, sig-&gt;pinvoke);</span>
<span class="lineNum">     640 </span>            : 
<span class="lineNum">     641 </span><span class="lineCov">   65051394 :         if (!sig-&gt;pinvoke &amp;&amp; ((is_return &amp;&amp; (size == 8)) || (!is_return &amp;&amp; (size &lt;= 16)))) {</span>
<span class="lineNum">     642 </span>            :                 /* We pass and return vtypes of size 8 in a register */
<span class="lineNum">     643 </span><span class="lineCov">   17243321 :         } else if (!sig-&gt;pinvoke || (size == 0) || (size &gt; 16)) {</span>
<span class="lineNum">     644 </span><span class="lineCov">    6302348 :                 pass_on_stack = TRUE;</span>
<span class="lineNum">     645 </span><span class="lineCov">    6302348 :         }</span>
<span class="lineNum">     646 </span>            : 
<span class="lineNum">     647 </span>            :         /* If this struct can't be split up naturally into 8-byte */
<span class="lineNum">     648 </span>            :         /* chunks (registers), pass it on the stack.              */
<span class="lineNum">     649 </span><span class="lineCov">   17239182 :         if (sig-&gt;pinvoke) {</span>
<span class="lineNum">     650 </span><span class="lineCov">       1951 :                 MonoMarshalType *info = mono_marshal_load_type_info (klass);</span>
<span class="lineNum">     651 </span><span class="lineCov">       5852 :                 g_assert (info);</span>
<span class="lineNum">     652 </span><span class="lineCov">       1951 :                 struct_size = info-&gt;native_size;</span>
<span class="lineNum">     653 </span><span class="lineCov">       1951 :         } else {</span>
<span class="lineNum">     654 </span><span class="lineCov">   17236750 :                 struct_size = mono_class_value_size (klass, NULL);</span>
<span class="lineNum">     655 </span>            :         }
<span class="lineNum">     656 </span>            :         /*
<span class="lineNum">     657 </span>            :          * Collect field information recursively to be able to
<span class="lineNum">     658 </span>            :          * handle nested structures.
<span class="lineNum">     659 </span>            :          */
<span class="lineNum">     660 </span><span class="lineCov">   17243368 :         fields_array = g_array_new (FALSE, TRUE, sizeof (StructFieldInfo));</span>
<span class="lineNum">     661 </span><span class="lineCov">   17243368 :         collect_field_info_nested (klass, fields_array, 0, sig-&gt;pinvoke, klass-&gt;unicode);</span>
<span class="lineNum">     662 </span><span class="lineCov">   17243368 :         fields = (StructFieldInfo*)fields_array-&gt;data;</span>
<span class="lineNum">     663 </span><span class="lineCov">   17243368 :         nfields = fields_array-&gt;len;</span>
<span class="lineNum">     664 </span>            : 
<span class="lineNum">     665 </span><span class="lineCov">  124618579 :         for (i = 0; i &lt; nfields; ++i) {</span>
<span class="lineNum">     666 </span><span class="lineCov">   68273898 :                 if ((fields [i].offset &lt; 8) &amp;&amp; (fields [i].offset + fields [i].size) &gt; 8) {</span>
<span class="lineNum">     667 </span><span class="lineNoCov">          0 :                         pass_on_stack = TRUE;</span>
<span class="lineNum">     668 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     669 </span>            :                 }
<span class="lineNum">     670 </span><span class="lineCov">   45062183 :         }</span>
<span class="lineNum">     671 </span>            : 
<span class="lineNum">     672 </span><span class="lineCov">   17246257 :         if (size == 0) {</span>
<span class="lineNum">     673 </span><span class="lineCov">         25 :                 ainfo-&gt;storage = ArgValuetypeInReg;</span>
<span class="lineNum">     674 </span><span class="lineCov">         25 :                 ainfo-&gt;pair_storage [0] = ainfo-&gt;pair_storage [1] = ArgNone;</span>
<span class="lineNum">     675 </span><span class="lineCov">         25 :                 return;</span>
<span class="lineNum">     676 </span>            :         }
<span class="lineNum">     677 </span>            : 
<span class="lineNum">     678 </span><span class="lineCov">   17242300 :         if (pass_on_stack) {</span>
<span class="lineNum">     679 </span>            :                 /* Allways pass in memory */
<span class="lineNum">     680 </span><span class="lineCov">    6305736 :                 ainfo-&gt;offset = *stack_size;</span>
<span class="lineNum">     681 </span><span class="lineCov">    6305736 :                 *stack_size += ALIGN_TO (size, 8);</span>
<span class="lineNum">     682 </span><span class="lineCov">    6305736 :                 ainfo-&gt;storage = is_return ? ArgValuetypeAddrInIReg : ArgOnStack;</span>
<span class="lineNum">     683 </span><span class="lineCov">    6305736 :                 if (!is_return)</span>
<span class="lineNum">     684 </span><span class="lineCov">    1488568 :                         ainfo-&gt;arg_size = ALIGN_TO (size, 8);</span>
<span class="lineNum">     685 </span>            : 
<span class="lineNum">     686 </span><span class="lineCov">    6305960 :                 g_array_free (fields_array, TRUE);</span>
<span class="lineNum">     687 </span><span class="lineCov">    6305960 :                 return;</span>
<span class="lineNum">     688 </span>            :         }
<span class="lineNum">     689 </span>            : 
<span class="lineNum">     690 </span><span class="lineCov">   10934389 :         if (size &gt; 8)</span>
<span class="lineNum">     691 </span><span class="lineCov">    1199062 :                 nquads = 2;</span>
<span class="lineNum">     692 </span>            :         else
<span class="lineNum">     693 </span><span class="lineCov">    9736455 :                 nquads = 1;</span>
<span class="lineNum">     694 </span>            : 
<span class="lineNum">     695 </span><span class="lineCov">   10936051 :         if (!sig-&gt;pinvoke) {</span>
<span class="lineNum">     696 </span><span class="lineCov">   10935795 :                 int n = mono_class_value_size (klass, NULL);</span>
<span class="lineNum">     697 </span>            : 
<span class="lineNum">     698 </span><span class="lineCov">   32806957 :                 quadsize [0] = n &gt;= 8 ? 8 : n;</span>
<span class="lineNum">     699 </span><span class="lineCov">   51119568 :                 quadsize [1] = n &gt;= 8 ? MAX (n - 8, 8) : 0;</span>
<span class="lineNum">     700 </span>            : 
<span class="lineNum">     701 </span>            :                 /* Always pass in 1 or 2 integer registers */
<span class="lineNum">     702 </span><span class="lineCov">   10935428 :                 args [0] = ARG_CLASS_INTEGER;</span>
<span class="lineNum">     703 </span><span class="lineCov">   10935428 :                 args [1] = ARG_CLASS_INTEGER;</span>
<span class="lineNum">     704 </span>            :                 /* Only the simplest cases are supported */
<span class="lineNum">     705 </span><span class="lineCov">   14847663 :                 if (is_return &amp;&amp; nquads != 1) {</span>
<span class="lineNum">     706 </span><span class="lineNoCov">          0 :                         args [0] = ARG_CLASS_MEMORY;</span>
<span class="lineNum">     707 </span><span class="lineNoCov">          0 :                         args [1] = ARG_CLASS_MEMORY;</span>
<span class="lineNum">     708 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     709 </span><span class="lineCov">   10935095 :         } else {</span>
<span class="lineNum">     710 </span>            :                 /*
<span class="lineNum">     711 </span>            :                  * Implement the algorithm from section 3.2.3 of the X86_64 ABI.
<span class="lineNum">     712 </span>            :                  * The X87 and SSEUP stuff is left out since there are no such types in
<span class="lineNum">     713 </span>            :                  * the CLR.
<span class="lineNum">     714 </span>            :                  */
<span class="lineNum">     715 </span><span class="lineCov">       1753 :                 if (!nfields) {</span>
<span class="lineNum">     716 </span><span class="lineNoCov">          0 :                         ainfo-&gt;storage = ArgValuetypeInReg;</span>
<span class="lineNum">     717 </span><span class="lineNoCov">          0 :                         ainfo-&gt;pair_storage [0] = ainfo-&gt;pair_storage [1] = ArgNone;</span>
<span class="lineNum">     718 </span><span class="lineNoCov">          0 :                         return;</span>
<span class="lineNum">     719 </span>            :                 }
<span class="lineNum">     720 </span>            : 
<span class="lineNum">     721 </span><span class="lineCov">       1753 :                 if (struct_size &gt; 16) {</span>
<span class="lineNum">     722 </span><span class="lineNoCov">          0 :                         ainfo-&gt;offset = *stack_size;</span>
<span class="lineNum">     723 </span><span class="lineNoCov">          0 :                         *stack_size += ALIGN_TO (struct_size, 8);</span>
<span class="lineNum">     724 </span><span class="lineNoCov">          0 :                         ainfo-&gt;storage = is_return ? ArgValuetypeAddrInIReg : ArgOnStack;</span>
<span class="lineNum">     725 </span><span class="lineNoCov">          0 :                         if (!is_return)</span>
<span class="lineNum">     726 </span><span class="lineNoCov">          0 :                                 ainfo-&gt;arg_size = ALIGN_TO (struct_size, 8);</span>
<span class="lineNum">     727 </span>            : 
<span class="lineNum">     728 </span><span class="lineNoCov">          0 :                         g_array_free (fields_array, TRUE);</span>
<span class="lineNum">     729 </span><span class="lineNoCov">          0 :                         return;</span>
<span class="lineNum">     730 </span>            :                 }
<span class="lineNum">     731 </span>            : 
<span class="lineNum">     732 </span><span class="lineCov">       1753 :                 args [0] = ARG_CLASS_NO_CLASS;</span>
<span class="lineNum">     733 </span><span class="lineCov">       1753 :                 args [1] = ARG_CLASS_NO_CLASS;</span>
<span class="lineNum">     734 </span><span class="lineCov">      10030 :                 for (quad = 0; quad &lt; nquads; ++quad) {</span>
<span class="lineNum">     735 </span>            :                         ArgumentClass class1;
<span class="lineNum">     736 </span>            : 
<span class="lineNum">     737 </span><span class="lineCov">       3257 :                         if (nfields == 0)</span>
<span class="lineNum">     738 </span><span class="lineNoCov">          0 :                                 class1 = ARG_CLASS_MEMORY;</span>
<span class="lineNum">     739 </span>            :                         else
<span class="lineNum">     740 </span><span class="lineCov">       3258 :                                 class1 = ARG_CLASS_NO_CLASS;</span>
<span class="lineNum">     741 </span><span class="lineCov">      34281 :                         for (i = 0; i &lt; nfields; ++i) {</span>
<span class="lineNum">     742 </span><span class="lineCov">      21406 :                                 if ((fields [i].offset &lt; 8) &amp;&amp; (fields [i].offset + fields [i].size) &gt; 8) {</span>
<span class="lineNum">     743 </span>            :                                         /* Unaligned field */
<span class="lineNum">     744 </span><span class="lineNoCov">          0 :                                         NOT_IMPLEMENTED;</span>
<span class="lineNum">     745 </span><span class="lineNoCov">          0 :                                 }</span>
<span class="lineNum">     746 </span>            : 
<span class="lineNum">     747 </span>            :                                 /* Skip fields in other quad */
<span class="lineNum">     748 </span><span class="lineCov">      21125 :                                 if ((quad == 0) &amp;&amp; (fields [i].offset &gt;= 8))</span>
<span class="lineNum">     749 </span><span class="lineCov">       3193 :                                         continue;</span>
<span class="lineNum">     750 </span><span class="lineCov">      17375 :                                 if ((quad == 1) &amp;&amp; (fields [i].offset &lt; 8))</span>
<span class="lineNum">     751 </span><span class="lineCov">       3477 :                                         continue;</span>
<span class="lineNum">     752 </span>            : 
<span class="lineNum">     753 </span>            :                                 /* How far into this quad this data extends.*/
<span class="lineNum">     754 </span>            :                                 /* (8 is size of quad) */
<span class="lineNum">     755 </span><span class="lineCov">       7231 :                                 quadsize [quad] = fields [i].offset + fields [i].size - (quad * 8);</span>
<span class="lineNum">     756 </span>            : 
<span class="lineNum">     757 </span><span class="lineCov">       7231 :                                 class1 = merge_argument_class_from_type (fields [i].type, class1);</span>
<span class="lineNum">     758 </span><span class="lineCov">       7231 :                         }</span>
<span class="lineNum">     759 </span>            :                         /* Empty structs have a nonzero size, causing this assert to be hit */
<span class="lineNum">     760 </span><span class="lineCov">       3257 :                         if (sig-&gt;pinvoke)</span>
<span class="lineNum">     761 </span><span class="lineCov">      13038 :                                 g_assert (class1 != ARG_CLASS_NO_CLASS);</span>
<span class="lineNum">     762 </span><span class="lineCov">       3261 :                         args [quad] = class1;</span>
<span class="lineNum">     763 </span><span class="lineCov">       3261 :                 }</span>
<span class="lineNum">     764 </span>            :         }
<span class="lineNum">     765 </span>            : 
<span class="lineNum">     766 </span><span class="lineCov">   10937801 :         g_array_free (fields_array, TRUE);</span>
<span class="lineNum">     767 </span>            : 
<span class="lineNum">     768 </span>            :         /* Post merger cleanup */
<span class="lineNum">     769 </span><span class="lineCov">   21876694 :         if ((args [0] == ARG_CLASS_MEMORY) || (args [1] == ARG_CLASS_MEMORY))</span>
<span class="lineNum">     770 </span><span class="lineNoCov">          0 :                 args [0] = args [1] = ARG_CLASS_MEMORY;</span>
<span class="lineNum">     771 </span>            : 
<span class="lineNum">     772 </span>            :         /* Allocate registers */
<span class="lineNum">     773 </span>            :         {
<span class="lineNum">     774 </span><span class="lineCov">   10939134 :                 int orig_gr = *gr;</span>
<span class="lineNum">     775 </span><span class="lineCov">   10939134 :                 int orig_fr = *fr;</span>
<span class="lineNum">     776 </span>            : 
<span class="lineNum">     777 </span><span class="lineCov">   63759953 :                 while (quadsize [0] != 1 &amp;&amp; quadsize [0] != 2 &amp;&amp; quadsize [0] != 4 &amp;&amp; quadsize [0] != 8)</span>
<span class="lineNum">     778 </span><span class="lineCov">        439 :                         quadsize [0] ++;</span>
<span class="lineNum">     779 </span><span class="lineCov">   69456244 :                 while (quadsize [1] != 0 &amp;&amp; quadsize [1] != 1 &amp;&amp; quadsize [1] != 2 &amp;&amp; quadsize [1] != 4 &amp;&amp; quadsize [1] != 8)</span>
<span class="lineNum">     780 </span><span class="lineCov">         72 :                         quadsize [1] ++;</span>
<span class="lineNum">     781 </span>            : 
<span class="lineNum">     782 </span><span class="lineCov">   10938910 :                 ainfo-&gt;storage = ArgValuetypeInReg;</span>
<span class="lineNum">     783 </span><span class="lineCov">   10938910 :                 ainfo-&gt;pair_storage [0] = ainfo-&gt;pair_storage [1] = ArgNone;</span>
<span class="lineNum">     784 </span><span class="lineCov">   32815834 :                 g_assert (quadsize [0] &lt;= 8);</span>
<span class="lineNum">     785 </span><span class="lineCov">   32816422 :                 g_assert (quadsize [1] &lt;= 8);</span>
<span class="lineNum">     786 </span><span class="lineCov">   10939360 :                 ainfo-&gt;pair_size [0] = quadsize [0];</span>
<span class="lineNum">     787 </span><span class="lineCov">   10939360 :                 ainfo-&gt;pair_size [1] = quadsize [1];</span>
<span class="lineNum">     788 </span><span class="lineCov">   10939360 :                 ainfo-&gt;nregs = nquads;</span>
<span class="lineNum">     789 </span><span class="lineCov">   46153653 :                 for (quad = 0; quad &lt; nquads; ++quad) {</span>
<span class="lineNum">     790 </span><span class="lineCov">   12137064 :                         switch (args [quad]) {</span>
<span class="lineNum">     791 </span>            :                         case ARG_CLASS_INTEGER:
<span class="lineNum">     792 </span><span class="lineCov">   12138461 :                                 if (*gr &gt;= PARAM_REGS)</span>
<span class="lineNum">     793 </span><span class="lineCov">     591137 :                                         args [quad] = ARG_CLASS_MEMORY;</span>
<span class="lineNum">     794 </span>            :                                 else {
<span class="lineNum">     795 </span><span class="lineCov">   11546820 :                                         ainfo-&gt;pair_storage [quad] = ArgInIReg;</span>
<span class="lineNum">     796 </span><span class="lineCov">   11546820 :                                         if (is_return)</span>
<span class="lineNum">     797 </span><span class="lineCov">    3912947 :                                                 ainfo-&gt;pair_regs [quad] = return_regs [*gr];</span>
<span class="lineNum">     798 </span>            :                                         else
<span class="lineNum">     799 </span><span class="lineCov">    7634181 :                                                 ainfo-&gt;pair_regs [quad] = param_regs [*gr];</span>
<span class="lineNum">     800 </span><span class="lineCov">   11547035 :                                         (*gr) ++;</span>
<span class="lineNum">     801 </span>            :                                 }
<span class="lineNum">     802 </span><span class="lineCov">   12138306 :                                 break;</span>
<span class="lineNum">     803 </span>            :                         case ARG_CLASS_SSE:
<span class="lineNum">     804 </span><span class="lineCov">        178 :                                 if (*fr &gt;= FLOAT_PARAM_REGS)</span>
<span class="lineNum">     805 </span><span class="lineNoCov">          0 :                                         args [quad] = ARG_CLASS_MEMORY;</span>
<span class="lineNum">     806 </span>            :                                 else {
<span class="lineNum">     807 </span><span class="lineCov">        178 :                                         if (quadsize[quad] &lt;= 4)</span>
<span class="lineNum">     808 </span><span class="lineCov">         20 :                                                 ainfo-&gt;pair_storage [quad] = ArgInFloatSSEReg;</span>
<span class="lineNum">     809 </span><span class="lineCov">        158 :                                         else ainfo-&gt;pair_storage [quad] = ArgInDoubleSSEReg;</span>
<span class="lineNum">     810 </span><span class="lineCov">        178 :                                         ainfo-&gt;pair_regs [quad] = *fr;</span>
<span class="lineNum">     811 </span><span class="lineCov">        178 :                                         (*fr) ++;</span>
<span class="lineNum">     812 </span>            :                                 }
<span class="lineNum">     813 </span><span class="lineCov">        178 :                                 break;</span>
<span class="lineNum">     814 </span>            :                         case ARG_CLASS_MEMORY:
<span class="lineNum">     815 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">     816 </span>            :                         case ARG_CLASS_NO_CLASS:
<span class="lineNum">     817 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">     818 </span>            :                         default:
<span class="lineNum">     819 </span><span class="lineNoCov">          0 :                                 g_assert_not_reached ();</span>
<span class="lineNum">     820 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">     821 </span><span class="lineCov">   12137077 :                 }</span>
<span class="lineNum">     822 </span>            : 
<span class="lineNum">     823 </span><span class="lineCov">   21329877 :                 if ((args [0] == ARG_CLASS_MEMORY) || (args [1] == ARG_CLASS_MEMORY)) {</span>
<span class="lineNum">     824 </span>            :                         int arg_size;
<span class="lineNum">     825 </span>            :                         /* Revert possible register assignments */
<span class="lineNum">     826 </span><span class="lineCov">     564098 :                         *gr = orig_gr;</span>
<span class="lineNum">     827 </span><span class="lineCov">     564098 :                         *fr = orig_fr;</span>
<span class="lineNum">     828 </span>            : 
<span class="lineNum">     829 </span><span class="lineCov">     564098 :                         ainfo-&gt;offset = *stack_size;</span>
<span class="lineNum">     830 </span><span class="lineCov">     564098 :                         if (sig-&gt;pinvoke)</span>
<span class="lineNum">     831 </span><span class="lineNoCov">          0 :                                 arg_size = ALIGN_TO (struct_size, 8);</span>
<span class="lineNum">     832 </span>            :                         else
<span class="lineNum">     833 </span><span class="lineCov">     564103 :                                 arg_size = nquads * sizeof(mgreg_t);</span>
<span class="lineNum">     834 </span><span class="lineCov">     564061 :                         *stack_size += arg_size;</span>
<span class="lineNum">     835 </span><span class="lineCov">     564061 :                         ainfo-&gt;storage = is_return ? ArgValuetypeAddrInIReg : ArgOnStack;</span>
<span class="lineNum">     836 </span><span class="lineCov">     564061 :                         if (!is_return)</span>
<span class="lineNum">     837 </span><span class="lineCov">     564072 :                                 ainfo-&gt;arg_size = arg_size;</span>
<span class="lineNum">     838 </span><span class="lineCov">     564069 :                 }</span>
<span class="lineNum">     839 </span>            :         }
<span class="lineNum">     840 </span>            : #endif /* !TARGET_WIN32 */
<span class="lineNum">     841 </span><span class="lineCov">   17243313 : }</span>
<span class="lineNum">     842 </span>            : 
<span class="lineNum">     843 </span>            : /*
<span class="lineNum">     844 </span>            :  * get_call_info:
<span class="lineNum">     845 </span>            :  *
<span class="lineNum">     846 </span>            :  * Obtain information about a call according to the calling convention.
<span class="lineNum">     847 </span>            :  * For AMD64 System V, see the &quot;System V ABI, x86-64 Architecture Processor Supplement
<span class="lineNum">     848 </span>            :  * Draft Version 0.23&quot; document for more information.
<span class="lineNum">     849 </span>            :  * For AMD64 Windows, see &quot;Overview of x64 Calling Conventions&quot;,
<span class="lineNum">     850 </span>            :  * https://msdn.microsoft.com/en-us/library/ms235286.aspx
<a name="851"><span class="lineNum">     851 </span>            :  */</a>
<span class="lineNum">     852 </span>            : static CallInfo*
<span class="lineNum">     853 </span>            : get_call_info (MonoMemPool *mp, MonoMethodSignature *sig)
<span class="lineNum">     854 </span>            : {
<span class="lineNum">     855 </span>            :         guint32 i, gr, fr, pstart;
<span class="lineNum">     856 </span>            :         MonoType *ret_type;
<span class="lineNum">     857 </span><span class="lineCov">   86175884 :         int n = sig-&gt;hasthis + sig-&gt;param_count;</span>
<span class="lineNum">     858 </span><span class="lineCov">   86175884 :         guint32 stack_size = 0;</span>
<span class="lineNum">     859 </span>            :         CallInfo *cinfo;
<span class="lineNum">     860 </span><span class="lineCov">   86175884 :         gboolean is_pinvoke = sig-&gt;pinvoke;</span>
<span class="lineNum">     861 </span>            : 
<span class="lineNum">     862 </span><span class="lineCov">   86175884 :         if (mp)</span>
<span class="lineNum">     863 </span><span class="lineCov">   86178652 :                 cinfo = (CallInfo *)mono_mempool_alloc0 (mp, sizeof (CallInfo) + (sizeof (ArgInfo) * n));</span>
<span class="lineNum">     864 </span>            :         else
<span class="lineNum">     865 </span><span class="lineCov">        956 :                 cinfo = (CallInfo *)g_malloc0 (sizeof (CallInfo) + (sizeof (ArgInfo) * n));</span>
<span class="lineNum">     866 </span>            : 
<span class="lineNum">     867 </span><span class="lineCov">   90825061 :         cinfo-&gt;nargs = n;</span>
<span class="lineNum">     868 </span><span class="lineCov">   90825061 :         cinfo-&gt;gsharedvt = mini_is_gsharedvt_variable_signature (sig);</span>
<span class="lineNum">     869 </span>            : 
<span class="lineNum">     870 </span><span class="lineCov">   90825061 :         gr = 0;</span>
<span class="lineNum">     871 </span><span class="lineCov">   90825061 :         fr = 0;</span>
<span class="lineNum">     872 </span>            : 
<span class="lineNum">     873 </span>            : #ifdef TARGET_WIN32
<span class="lineNum">     874 </span>            :         /* Reserve space where the callee can save the argument registers */
<span class="lineNum">     875 </span>            :         stack_size = 4 * sizeof (mgreg_t);
<span class="lineNum">     876 </span>            : #endif
<span class="lineNum">     877 </span>            : 
<span class="lineNum">     878 </span>            :         /* return value */
<span class="lineNum">     879 </span><span class="lineCov">   90825061 :         ret_type = mini_get_underlying_type (sig-&gt;ret);</span>
<span class="lineNum">     880 </span><span class="lineCov">   90825061 :         switch (ret_type-&gt;type) {</span>
<span class="lineNum">     881 </span>            :         case MONO_TYPE_I1:
<span class="lineNum">     882 </span>            :         case MONO_TYPE_U1:
<span class="lineNum">     883 </span>            :         case MONO_TYPE_I2:
<span class="lineNum">     884 </span>            :         case MONO_TYPE_U2:
<span class="lineNum">     885 </span>            :         case MONO_TYPE_I4:
<span class="lineNum">     886 </span>            :         case MONO_TYPE_U4:
<span class="lineNum">     887 </span>            :         case MONO_TYPE_I:
<span class="lineNum">     888 </span>            :         case MONO_TYPE_U:
<span class="lineNum">     889 </span>            :         case MONO_TYPE_PTR:
<span class="lineNum">     890 </span>            :         case MONO_TYPE_FNPTR:
<span class="lineNum">     891 </span>            :         case MONO_TYPE_CLASS:
<span class="lineNum">     892 </span>            :         case MONO_TYPE_OBJECT:
<span class="lineNum">     893 </span>            :         case MONO_TYPE_SZARRAY:
<span class="lineNum">     894 </span>            :         case MONO_TYPE_ARRAY:
<span class="lineNum">     895 </span>            :         case MONO_TYPE_STRING:
<span class="lineNum">     896 </span><span class="lineCov">   49647787 :                 cinfo-&gt;ret.storage = ArgInIReg;</span>
<span class="lineNum">     897 </span><span class="lineCov">   49647787 :                 cinfo-&gt;ret.reg = AMD64_RAX;</span>
<span class="lineNum">     898 </span><span class="lineCov">   49647787 :                 break;</span>
<span class="lineNum">     899 </span>            :         case MONO_TYPE_U8:
<span class="lineNum">     900 </span>            :         case MONO_TYPE_I8:
<span class="lineNum">     901 </span><span class="lineCov">     218039 :                 cinfo-&gt;ret.storage = ArgInIReg;</span>
<span class="lineNum">     902 </span><span class="lineCov">     218039 :                 cinfo-&gt;ret.reg = AMD64_RAX;</span>
<span class="lineNum">     903 </span><span class="lineCov">     218039 :                 break;</span>
<span class="lineNum">     904 </span>            :         case MONO_TYPE_R4:
<span class="lineNum">     905 </span><span class="lineCov">      55014 :                 cinfo-&gt;ret.storage = ArgInFloatSSEReg;</span>
<span class="lineNum">     906 </span><span class="lineCov">      55014 :                 cinfo-&gt;ret.reg = AMD64_XMM0;</span>
<span class="lineNum">     907 </span><span class="lineCov">      55014 :                 break;</span>
<span class="lineNum">     908 </span>            :         case MONO_TYPE_R8:
<span class="lineNum">     909 </span><span class="lineCov">      57492 :                 cinfo-&gt;ret.storage = ArgInDoubleSSEReg;</span>
<span class="lineNum">     910 </span><span class="lineCov">      57492 :                 cinfo-&gt;ret.reg = AMD64_XMM0;</span>
<span class="lineNum">     911 </span><span class="lineCov">      57492 :                 break;</span>
<span class="lineNum">     912 </span>            :         case MONO_TYPE_GENERICINST:
<span class="lineNum">     913 </span><span class="lineCov">    7838130 :                 if (!mono_type_generic_inst_is_valuetype (ret_type)) {</span>
<span class="lineNum">     914 </span><span class="lineCov">    2761938 :                         cinfo-&gt;ret.storage = ArgInIReg;</span>
<span class="lineNum">     915 </span><span class="lineCov">    2761938 :                         cinfo-&gt;ret.reg = AMD64_RAX;</span>
<span class="lineNum">     916 </span><span class="lineCov">    2761938 :                         break;</span>
<span class="lineNum">     917 </span>            :                 }
<span class="lineNum">     918 </span><span class="lineCov">   10155222 :                 if (mini_is_gsharedvt_type (ret_type)) {</span>
<span class="lineNum">     919 </span><span class="lineNoCov">          0 :                         cinfo-&gt;ret.storage = ArgGsharedvtVariableInReg;</span>
<span class="lineNum">     920 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     921 </span>            :                 }
<span class="lineNum">     922 </span>            :                 /* fall through */
<span class="lineNum">     923 </span>            :         case MONO_TYPE_VALUETYPE:
<span class="lineNum">     924 </span>            :         case MONO_TYPE_TYPEDBYREF: {
<span class="lineNum">     925 </span><span class="lineCov">    8729471 :                 guint32 tmp_gr = 0, tmp_fr = 0, tmp_stacksize = 0;</span>
<span class="lineNum">     926 </span>            : 
<span class="lineNum">     927 </span><span class="lineCov">    8729471 :                 add_valuetype (sig, &amp;cinfo-&gt;ret, ret_type, TRUE, &amp;tmp_gr, &amp;tmp_fr, &amp;tmp_stacksize);</span>
<span class="lineNum">     928 </span><span class="lineCov">   26188771 :                 g_assert (cinfo-&gt;ret.storage != ArgInIReg);</span>
<span class="lineNum">     929 </span><span class="lineCov">    8731272 :                 break;</span>
<span class="lineNum">     930 </span>            :         }
<span class="lineNum">     931 </span>            :         case MONO_TYPE_VAR:
<span class="lineNum">     932 </span>            :         case MONO_TYPE_MVAR:
<span class="lineNum">     933 </span><span class="lineNoCov">          0 :                 g_assert (mini_is_gsharedvt_type (ret_type));</span>
<span class="lineNum">     934 </span><span class="lineNoCov">          0 :                 cinfo-&gt;ret.storage = ArgGsharedvtVariableInReg;</span>
<span class="lineNum">     935 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     936 </span>            :         case MONO_TYPE_VOID:
<span class="lineNum">     937 </span><span class="lineCov">   24719930 :                 break;</span>
<span class="lineNum">     938 </span>            :         default:
<span class="lineNum">     939 </span><span class="lineNoCov">          0 :                 g_error (&quot;Can't handle as return value 0x%x&quot;, ret_type-&gt;type);</span>
<span class="lineNum">     940 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     941 </span>            : 
<span class="lineNum">     942 </span><span class="lineCov">   86182318 :         pstart = 0;</span>
<span class="lineNum">     943 </span>            :         /*
<span class="lineNum">     944 </span>            :          * To simplify get_this_arg_reg () and LLVM integration, emit the vret arg after
<span class="lineNum">     945 </span>            :          * the first argument, allowing 'this' to be always passed in the first arg reg.
<span class="lineNum">     946 </span>            :          * Also do this if the first argument is a reference type, since virtual calls
<span class="lineNum">     947 </span>            :          * are sometimes made using calli without sig-&gt;hasthis set, like in the delegate
<span class="lineNum">     948 </span>            :          * invoke wrappers.
<span class="lineNum">     949 </span>            :          */
<span class="lineNum">     950 </span><span class="lineCov">   86182318 :         ArgStorage ret_storage = cinfo-&gt;ret.storage;</span>
<span class="lineNum">     951 </span><span class="lineCov">  179191562 :         if ((ret_storage == ArgValuetypeAddrInIReg || ret_storage == ArgGsharedvtVariableInReg) &amp;&amp; !is_pinvoke &amp;&amp; (sig-&gt;hasthis || (sig-&gt;param_count &gt; 0 &amp;&amp; MONO_TYPE_IS_REFERENCE (mini_get_underlying_type (sig-&gt;params [0]))))) {</span>
<span class="lineNum">     952 </span><span class="lineCov">    4354775 :                 if (sig-&gt;hasthis) {</span>
<span class="lineNum">     953 </span><span class="lineCov">    3787760 :                         add_general (&amp;gr, &amp;stack_size, cinfo-&gt;args + 0);</span>
<span class="lineNum">     954 </span><span class="lineCov">    3787760 :                 } else {</span>
<span class="lineNum">     955 </span><span class="lineCov">     567934 :                         add_general (&amp;gr, &amp;stack_size, &amp;cinfo-&gt;args [sig-&gt;hasthis + 0]);</span>
<span class="lineNum">     956 </span><span class="lineCov">     567934 :                         pstart = 1;</span>
<span class="lineNum">     957 </span>            :                 }
<span class="lineNum">     958 </span><span class="lineCov">    4355992 :                 add_general (&amp;gr, &amp;stack_size, &amp;cinfo-&gt;ret);</span>
<span class="lineNum">     959 </span><span class="lineCov">    4355992 :                 cinfo-&gt;ret.storage = ret_storage;</span>
<span class="lineNum">     960 </span><span class="lineCov">    4355992 :                 cinfo-&gt;vret_arg_index = 1;</span>
<span class="lineNum">     961 </span><span class="lineCov">    4355992 :         } else {</span>
<span class="lineNum">     962 </span>            :                 /* this */
<span class="lineNum">     963 </span><span class="lineCov">   81843900 :                 if (sig-&gt;hasthis)</span>
<span class="lineNum">     964 </span><span class="lineCov">   49426498 :                         add_general (&amp;gr, &amp;stack_size, cinfo-&gt;args + 0);</span>
<span class="lineNum">     965 </span>            : 
<span class="lineNum">     966 </span><span class="lineCov">  163218951 :                 if (ret_storage == ArgValuetypeAddrInIReg || ret_storage == ArgGsharedvtVariableInReg) {</span>
<span class="lineNum">     967 </span><span class="lineCov">     462117 :                         add_general (&amp;gr, &amp;stack_size, &amp;cinfo-&gt;ret);</span>
<span class="lineNum">     968 </span><span class="lineCov">     462117 :                         cinfo-&gt;ret.storage = ret_storage;</span>
<span class="lineNum">     969 </span><span class="lineCov">     462117 :                 }</span>
<span class="lineNum">     970 </span>            :         }
<span class="lineNum">     971 </span>            : 
<span class="lineNum">     972 </span><span class="lineCov">  164918008 :         if (!sig-&gt;pinvoke &amp;&amp; (sig-&gt;call_convention == MONO_CALL_VARARG) &amp;&amp; (n == 0)) {</span>
<span class="lineNum">     973 </span><span class="lineCov">         16 :                 gr = PARAM_REGS;</span>
<span class="lineNum">     974 </span><span class="lineCov">         16 :                 fr = FLOAT_PARAM_REGS;</span>
<span class="lineNum">     975 </span>            :                 
<span class="lineNum">     976 </span>            :                 /* Emit the signature cookie just before the implicit arguments */
<span class="lineNum">     977 </span><span class="lineCov">         16 :                 add_general (&amp;gr, &amp;stack_size, &amp;cinfo-&gt;sig_cookie);</span>
<span class="lineNum">     978 </span><span class="lineCov">         16 :         }</span>
<span class="lineNum">     979 </span>            : 
<span class="lineNum">     980 </span><span class="lineCov">  411335829 :         for (i = pstart; i &lt; sig-&gt;param_count; ++i) {</span>
<span class="lineNum">     981 </span><span class="lineCov">  119466705 :                 ArgInfo *ainfo = &amp;cinfo-&gt;args [sig-&gt;hasthis + i];</span>
<span class="lineNum">     982 </span>            :                 MonoType *ptype;
<span class="lineNum">     983 </span>            : 
<span class="lineNum">     984 </span>            : #ifdef TARGET_WIN32
<span class="lineNum">     985 </span>            :                 /* The float param registers and other param registers must be the same index on Windows x64.*/
<span class="lineNum">     986 </span>            :                 if (gr &gt; fr)
<span class="lineNum">     987 </span>            :                         fr = gr;
<span class="lineNum">     988 </span>            :                 else if (fr &gt; gr)
<span class="lineNum">     989 </span>            :                         gr = fr;
<span class="lineNum">     990 </span>            : #endif
<span class="lineNum">     991 </span>            : 
<span class="lineNum">     992 </span><span class="lineCov">  228718953 :                 if (!sig-&gt;pinvoke &amp;&amp; (sig-&gt;call_convention == MONO_CALL_VARARG) &amp;&amp; (i == sig-&gt;sentinelpos)) {</span>
<span class="lineNum">     993 </span>            :                         /* We allways pass the sig cookie on the stack for simplicity */
<span class="lineNum">     994 </span>            :                         /* 
<span class="lineNum">     995 </span>            :                          * Prevent implicit arguments + the sig cookie from being passed 
<span class="lineNum">     996 </span>            :                          * in registers.
<span class="lineNum">     997 </span>            :                          */
<span class="lineNum">     998 </span><span class="lineCov">         24 :                         gr = PARAM_REGS;</span>
<span class="lineNum">     999 </span><span class="lineCov">         24 :                         fr = FLOAT_PARAM_REGS;</span>
<span class="lineNum">    1000 </span>            : 
<span class="lineNum">    1001 </span>            :                         /* Emit the signature cookie just before the implicit arguments */
<span class="lineNum">    1002 </span><span class="lineCov">         24 :                         add_general (&amp;gr, &amp;stack_size, &amp;cinfo-&gt;sig_cookie);</span>
<span class="lineNum">    1003 </span><span class="lineCov">         24 :                 }</span>
<span class="lineNum">    1004 </span>            : 
<span class="lineNum">    1005 </span><span class="lineCov">  123261127 :                 ptype = mini_get_underlying_type (sig-&gt;params [i]);</span>
<span class="lineNum">    1006 </span><span class="lineCov">  123261127 :                 switch (ptype-&gt;type) {</span>
<span class="lineNum">    1007 </span>            :                 case MONO_TYPE_I1:
<span class="lineNum">    1008 </span>            :                 case MONO_TYPE_U1:
<span class="lineNum">    1009 </span><span class="lineCov">    6744167 :                         add_general (&amp;gr, &amp;stack_size, ainfo);</span>
<span class="lineNum">    1010 </span><span class="lineCov">    6744167 :                         break;</span>
<span class="lineNum">    1011 </span>            :                 case MONO_TYPE_I2:
<span class="lineNum">    1012 </span>            :                 case MONO_TYPE_U2:
<span class="lineNum">    1013 </span><span class="lineCov">    2289382 :                         add_general (&amp;gr, &amp;stack_size, ainfo);</span>
<span class="lineNum">    1014 </span><span class="lineCov">    2289382 :                         break;</span>
<span class="lineNum">    1015 </span>            :                 case MONO_TYPE_I4:
<span class="lineNum">    1016 </span>            :                 case MONO_TYPE_U4:
<span class="lineNum">    1017 </span><span class="lineCov">   16631384 :                         add_general (&amp;gr, &amp;stack_size, ainfo);</span>
<span class="lineNum">    1018 </span><span class="lineCov">   16631384 :                         break;</span>
<span class="lineNum">    1019 </span>            :                 case MONO_TYPE_I:
<span class="lineNum">    1020 </span>            :                 case MONO_TYPE_U:
<span class="lineNum">    1021 </span>            :                 case MONO_TYPE_PTR:
<span class="lineNum">    1022 </span>            :                 case MONO_TYPE_FNPTR:
<span class="lineNum">    1023 </span>            :                 case MONO_TYPE_CLASS:
<span class="lineNum">    1024 </span>            :                 case MONO_TYPE_OBJECT:
<span class="lineNum">    1025 </span>            :                 case MONO_TYPE_STRING:
<span class="lineNum">    1026 </span>            :                 case MONO_TYPE_SZARRAY:
<span class="lineNum">    1027 </span>            :                 case MONO_TYPE_ARRAY:
<span class="lineNum">    1028 </span><span class="lineCov">   80250086 :                         add_general (&amp;gr, &amp;stack_size, ainfo);</span>
<span class="lineNum">    1029 </span><span class="lineCov">   80250086 :                         break;</span>
<span class="lineNum">    1030 </span>            :                 case MONO_TYPE_GENERICINST:
<span class="lineNum">    1031 </span><span class="lineCov">    8700406 :                         if (!mono_type_generic_inst_is_valuetype (ptype)) {</span>
<span class="lineNum">    1032 </span><span class="lineCov">    4642367 :                                 add_general (&amp;gr, &amp;stack_size, ainfo);</span>
<span class="lineNum">    1033 </span><span class="lineCov">    4642367 :                                 break;</span>
<span class="lineNum">    1034 </span>            :                         }
<span class="lineNum">    1035 </span><span class="lineCov">    8116674 :                         if (mini_is_gsharedvt_variable_type (ptype)) {</span>
<span class="lineNum">    1036 </span>            :                                 /* gsharedvt arguments are passed by ref */
<span class="lineNum">    1037 </span><span class="lineNoCov">          0 :                                 add_general (&amp;gr, &amp;stack_size, ainfo);</span>
<span class="lineNum">    1038 </span><span class="lineNoCov">          0 :                                 if (ainfo-&gt;storage == ArgInIReg)</span>
<span class="lineNum">    1039 </span><span class="lineNoCov">          0 :                                         ainfo-&gt;storage = ArgGSharedVtInReg;</span>
<span class="lineNum">    1040 </span>            :                                 else
<span class="lineNum">    1041 </span><span class="lineNoCov">          0 :                                         ainfo-&gt;storage = ArgGSharedVtOnStack;</span>
<span class="lineNum">    1042 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    1043 </span>            :                         }
<span class="lineNum">    1044 </span>            :                         /* fall through */
<span class="lineNum">    1045 </span>            :                 case MONO_TYPE_VALUETYPE:
<span class="lineNum">    1046 </span>            :                 case MONO_TYPE_TYPEDBYREF:
<span class="lineNum">    1047 </span><span class="lineCov">    8513872 :                         add_valuetype (sig, ainfo, ptype, FALSE, &amp;gr, &amp;fr, &amp;stack_size);</span>
<span class="lineNum">    1048 </span><span class="lineCov">    8513872 :                         break;</span>
<span class="lineNum">    1049 </span>            :                 case MONO_TYPE_U8:
<span class="lineNum">    1050 </span>            : 
<span class="lineNum">    1051 </span>            :                 case MONO_TYPE_I8:
<span class="lineNum">    1052 </span><span class="lineCov">     222807 :                         add_general (&amp;gr, &amp;stack_size, ainfo);</span>
<span class="lineNum">    1053 </span><span class="lineCov">     222807 :                         break;</span>
<span class="lineNum">    1054 </span>            :                 case MONO_TYPE_R4:
<span class="lineNum">    1055 </span><span class="lineCov">     115571 :                         add_float (&amp;fr, &amp;stack_size, ainfo, FALSE);</span>
<span class="lineNum">    1056 </span><span class="lineCov">     115571 :                         break;</span>
<span class="lineNum">    1057 </span>            :                 case MONO_TYPE_R8:
<span class="lineNum">    1058 </span><span class="lineCov">      52637 :                         add_float (&amp;fr, &amp;stack_size, ainfo, TRUE);</span>
<span class="lineNum">    1059 </span><span class="lineCov">      52637 :                         break;</span>
<span class="lineNum">    1060 </span>            :                 case MONO_TYPE_VAR:
<span class="lineNum">    1061 </span>            :                 case MONO_TYPE_MVAR:
<span class="lineNum">    1062 </span>            :                         /* gsharedvt arguments are passed by ref */
<span class="lineNum">    1063 </span><span class="lineNoCov">          0 :                         g_assert (mini_is_gsharedvt_type (ptype));</span>
<span class="lineNum">    1064 </span><span class="lineNoCov">          0 :                         add_general (&amp;gr, &amp;stack_size, ainfo);</span>
<span class="lineNum">    1065 </span><span class="lineNoCov">          0 :                         if (ainfo-&gt;storage == ArgInIReg)</span>
<span class="lineNum">    1066 </span><span class="lineNoCov">          0 :                                 ainfo-&gt;storage = ArgGSharedVtInReg;</span>
<span class="lineNum">    1067 </span>            :                         else
<span class="lineNum">    1068 </span><span class="lineNoCov">          0 :                                 ainfo-&gt;storage = ArgGSharedVtOnStack;</span>
<span class="lineNum">    1069 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1070 </span>            :                 default:
<span class="lineNum">    1071 </span><span class="lineNoCov">          0 :                         g_assert_not_reached ();</span>
<span class="lineNum">    1072 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1073 </span><span class="lineCov">  119463621 :         }</span>
<span class="lineNum">    1074 </span>            : 
<span class="lineNum">    1075 </span><span class="lineCov">  164919676 :         if (!sig-&gt;pinvoke &amp;&amp; (sig-&gt;call_convention == MONO_CALL_VARARG) &amp;&amp; (n &gt; 0) &amp;&amp; (sig-&gt;sentinelpos == sig-&gt;param_count)) {</span>
<span class="lineNum">    1076 </span><span class="lineCov">         25 :                 gr = PARAM_REGS;</span>
<span class="lineNum">    1077 </span><span class="lineCov">         25 :                 fr = FLOAT_PARAM_REGS;</span>
<span class="lineNum">    1078 </span>            :                 
<span class="lineNum">    1079 </span>            :                 /* Emit the signature cookie just before the implicit arguments */
<span class="lineNum">    1080 </span><span class="lineCov">         25 :                 add_general (&amp;gr, &amp;stack_size, &amp;cinfo-&gt;sig_cookie);</span>
<span class="lineNum">    1081 </span><span class="lineCov">         25 :         }</span>
<span class="lineNum">    1082 </span>            : 
<span class="lineNum">    1083 </span><span class="lineCov">   86202305 :         cinfo-&gt;stack_usage = stack_size;</span>
<span class="lineNum">    1084 </span><span class="lineCov">   86202305 :         cinfo-&gt;reg_usage = gr;</span>
<span class="lineNum">    1085 </span><span class="lineCov">   86202305 :         cinfo-&gt;freg_usage = fr;</span>
<span class="lineNum">    1086 </span><span class="lineCov">   86202305 :         return cinfo;</span>
<span class="lineNum">    1087 </span>            : }
<span class="lineNum">    1088 </span>            : 
<span class="lineNum">    1089 </span>            : /*
<span class="lineNum">    1090 </span>            :  * mono_arch_get_argument_info:
<span class="lineNum">    1091 </span>            :  * @csig:  a method signature
<span class="lineNum">    1092 </span>            :  * @param_count: the number of parameters to consider
<span class="lineNum">    1093 </span>            :  * @arg_info: an array to store the result infos
<span class="lineNum">    1094 </span>            :  *
<span class="lineNum">    1095 </span>            :  * Gathers information on parameters such as size, alignment and
<span class="lineNum">    1096 </span>            :  * padding. arg_info should be large enought to hold param_count + 1 entries. 
<span class="lineNum">    1097 </span>            :  *
<span class="lineNum">    1098 </span>            :  * Returns the size of the argument area on the stack.
<a name="1099"><span class="lineNum">    1099 </span>            :  */</a>
<span class="lineNum">    1100 </span>            : int
<span class="lineNum">    1101 </span>            : mono_arch_get_argument_info (MonoMethodSignature *csig, int param_count, MonoJitArgumentInfo *arg_info)
<span class="lineNum">    1102 </span>            : {
<span class="lineNum">    1103 </span>            :         int k;
<span class="lineNum">    1104 </span><span class="lineNoCov">          0 :         CallInfo *cinfo = get_call_info (NULL, csig);</span>
<span class="lineNum">    1105 </span><span class="lineNoCov">          0 :         guint32 args_size = cinfo-&gt;stack_usage;</span>
<span class="lineNum">    1106 </span>            : 
<span class="lineNum">    1107 </span>            :         /* The arguments are saved to a stack area in mono_arch_instrument_prolog */
<span class="lineNum">    1108 </span><span class="lineNoCov">          0 :         if (csig-&gt;hasthis) {</span>
<span class="lineNum">    1109 </span><span class="lineNoCov">          0 :                 arg_info [0].offset = 0;</span>
<span class="lineNum">    1110 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1111 </span>            : 
<span class="lineNum">    1112 </span><span class="lineNoCov">          0 :         for (k = 0; k &lt; param_count; k++) {</span>
<span class="lineNum">    1113 </span><span class="lineNoCov">          0 :                 arg_info [k + 1].offset = ((k + csig-&gt;hasthis) * 8);</span>
<span class="lineNum">    1114 </span>            :                 /* FIXME: */
<span class="lineNum">    1115 </span><span class="lineNoCov">          0 :                 arg_info [k + 1].size = 0;</span>
<span class="lineNum">    1116 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1117 </span>            : 
<span class="lineNum">    1118 </span><span class="lineNoCov">          0 :         g_free (cinfo);</span>
<span class="lineNum">    1119 </span>            : 
<span class="lineNum">    1120 </span><span class="lineNoCov">          0 :         return args_size;</span>
<span class="lineNum">    1121 </span>            : }
<a name="1122"><span class="lineNum">    1122 </span>            : </a>
<span class="lineNum">    1123 </span>            : gboolean
<span class="lineNum">    1124 </span>            : mono_arch_tail_call_supported (MonoCompile *cfg, MonoMethodSignature *caller_sig, MonoMethodSignature *callee_sig)
<span class="lineNum">    1125 </span>            : {
<span class="lineNum">    1126 </span>            :         CallInfo *c1, *c2;
<span class="lineNum">    1127 </span>            :         gboolean res;
<span class="lineNum">    1128 </span>            :         MonoType *callee_ret;
<span class="lineNum">    1129 </span>            : 
<span class="lineNum">    1130 </span><span class="lineCov">        478 :         c1 = get_call_info (NULL, caller_sig);</span>
<span class="lineNum">    1131 </span><span class="lineCov">        478 :         c2 = get_call_info (NULL, callee_sig);</span>
<span class="lineNum">    1132 </span><span class="lineCov">        478 :         res = c1-&gt;stack_usage &gt;= c2-&gt;stack_usage;</span>
<span class="lineNum">    1133 </span><span class="lineCov">        478 :         callee_ret = mini_get_underlying_type (callee_sig-&gt;ret);</span>
<span class="lineNum">    1134 </span><span class="lineCov">       1264 :         if (callee_ret &amp;&amp; MONO_TYPE_ISSTRUCT (callee_ret) &amp;&amp; c2-&gt;ret.storage != ArgValuetypeInReg)</span>
<span class="lineNum">    1135 </span>            :                 /* An address on the callee's stack is passed as the first argument */
<span class="lineNum">    1136 </span><span class="lineCov">        136 :                 res = FALSE;</span>
<span class="lineNum">    1137 </span>            : 
<span class="lineNum">    1138 </span><span class="lineCov">        478 :         g_free (c1);</span>
<span class="lineNum">    1139 </span><span class="lineCov">        478 :         g_free (c2);</span>
<span class="lineNum">    1140 </span>            : 
<span class="lineNum">    1141 </span><span class="lineCov">        478 :         return res;</span>
<span class="lineNum">    1142 </span>            : }
<span class="lineNum">    1143 </span>            : 
<span class="lineNum">    1144 </span>            : /*
<span class="lineNum">    1145 </span>            :  * Initialize the cpu to execute managed code.
<a name="1146"><span class="lineNum">    1146 </span>            :  */</a>
<span class="lineNum">    1147 </span>            : void
<span class="lineNum">    1148 </span>            : mono_arch_cpu_init (void)
<span class="lineNum">    1149 </span>            : {
<span class="lineNum">    1150 </span>            : #ifndef _MSC_VER
<span class="lineNum">    1151 </span>            :         guint16 fpcw;
<span class="lineNum">    1152 </span>            : 
<span class="lineNum">    1153 </span>            :         /* spec compliance requires running with double precision */
<span class="lineNum">    1154 </span><span class="lineCov">      24384 :         __asm__  __volatile__ (&quot;fnstcw %0\n&quot;: &quot;=m&quot; (fpcw));</span>
<span class="lineNum">    1155 </span><span class="lineCov">      24384 :         fpcw &amp;= ~X86_FPCW_PRECC_MASK;</span>
<span class="lineNum">    1156 </span><span class="lineCov">      24384 :         fpcw |= X86_FPCW_PREC_DOUBLE;</span>
<span class="lineNum">    1157 </span><span class="lineCov">      24384 :         __asm__  __volatile__ (&quot;fldcw %0\n&quot;: : &quot;m&quot; (fpcw));</span>
<span class="lineNum">    1158 </span><span class="lineCov">      24384 :         __asm__  __volatile__ (&quot;fnstcw %0\n&quot;: &quot;=m&quot; (fpcw));</span>
<span class="lineNum">    1159 </span>            : #else
<span class="lineNum">    1160 </span>            :         /* TODO: This is crashing on Win64 right now.
<span class="lineNum">    1161 </span>            :         * _control87 (_PC_53, MCW_PC);
<span class="lineNum">    1162 </span>            :         */
<span class="lineNum">    1163 </span>            : #endif
<span class="lineNum">    1164 </span><span class="lineCov">      24384 : }</span>
<span class="lineNum">    1165 </span>            : 
<span class="lineNum">    1166 </span>            : /*
<span class="lineNum">    1167 </span>            :  * Initialize architecture specific code.
<a name="1168"><span class="lineNum">    1168 </span>            :  */</a>
<span class="lineNum">    1169 </span>            : void
<span class="lineNum">    1170 </span>            : mono_arch_init (void)
<span class="lineNum">    1171 </span>            : {
<span class="lineNum">    1172 </span><span class="lineCov">       3285 :         mono_os_mutex_init_recursive (&amp;mini_arch_mutex);</span>
<span class="lineNum">    1173 </span>            : 
<span class="lineNum">    1174 </span><span class="lineCov">       3285 :         mono_aot_register_jit_icall (&quot;mono_amd64_throw_exception&quot;, mono_amd64_throw_exception);</span>
<span class="lineNum">    1175 </span><span class="lineCov">       3285 :         mono_aot_register_jit_icall (&quot;mono_amd64_throw_corlib_exception&quot;, mono_amd64_throw_corlib_exception);</span>
<span class="lineNum">    1176 </span><span class="lineCov">       3285 :         mono_aot_register_jit_icall (&quot;mono_amd64_resume_unwind&quot;, mono_amd64_resume_unwind);</span>
<span class="lineNum">    1177 </span><span class="lineCov">       3285 :         mono_aot_register_jit_icall (&quot;mono_amd64_get_original_ip&quot;, mono_amd64_get_original_ip);</span>
<span class="lineNum">    1178 </span><span class="lineCov">       3285 :         mono_aot_register_jit_icall (&quot;mono_amd64_handler_block_trampoline_helper&quot;, mono_amd64_handler_block_trampoline_helper);</span>
<span class="lineNum">    1179 </span>            : 
<span class="lineNum">    1180 </span>            : #if defined(MONO_ARCH_GSHAREDVT_SUPPORTED)
<span class="lineNum">    1181 </span><span class="lineCov">       3285 :         mono_aot_register_jit_icall (&quot;mono_amd64_start_gsharedvt_call&quot;, mono_amd64_start_gsharedvt_call);</span>
<span class="lineNum">    1182 </span>            : #endif
<span class="lineNum">    1183 </span>            : 
<span class="lineNum">    1184 </span><span class="lineCov">       3285 :         if (!mono_aot_only)</span>
<span class="lineNum">    1185 </span><span class="lineCov">       3285 :                 bp_trampoline = mini_get_breakpoint_trampoline ();</span>
<span class="lineNum">    1186 </span><span class="lineCov">       3285 : }</span>
<span class="lineNum">    1187 </span>            : 
<span class="lineNum">    1188 </span>            : /*
<span class="lineNum">    1189 </span>            :  * Cleanup architecture specific code.
<a name="1190"><span class="lineNum">    1190 </span>            :  */</a>
<span class="lineNum">    1191 </span>            : void
<span class="lineNum">    1192 </span>            : mono_arch_cleanup (void)
<span class="lineNum">    1193 </span>            : {
<span class="lineNum">    1194 </span><span class="lineCov">       3272 :         mono_os_mutex_destroy (&amp;mini_arch_mutex);</span>
<span class="lineNum">    1195 </span><span class="lineCov">       3272 : }</span>
<span class="lineNum">    1196 </span>            : 
<span class="lineNum">    1197 </span>            : /*
<span class="lineNum">    1198 </span>            :  * This function returns the optimizations supported on this cpu.
<a name="1199"><span class="lineNum">    1199 </span>            :  */</a>
<span class="lineNum">    1200 </span>            : guint32
<span class="lineNum">    1201 </span>            : mono_arch_cpu_optimizations (guint32 *exclude_mask)
<span class="lineNum">    1202 </span>            : {
<span class="lineNum">    1203 </span><span class="lineCov">      10691 :         guint32 opts = 0;</span>
<span class="lineNum">    1204 </span>            : 
<span class="lineNum">    1205 </span><span class="lineCov">      10691 :         *exclude_mask = 0;</span>
<span class="lineNum">    1206 </span>            : 
<span class="lineNum">    1207 </span><span class="lineCov">      10691 :         if (mono_hwcap_x86_has_cmov) {</span>
<span class="lineNum">    1208 </span><span class="lineCov">      10691 :                 opts |= MONO_OPT_CMOV;</span>
<span class="lineNum">    1209 </span>            : 
<span class="lineNum">    1210 </span><span class="lineCov">      10691 :                 if (mono_hwcap_x86_has_fcmov)</span>
<span class="lineNum">    1211 </span><span class="lineCov">      10691 :                         opts |= MONO_OPT_FCMOV;</span>
<span class="lineNum">    1212 </span>            :                 else
<span class="lineNum">    1213 </span><span class="lineNoCov">          0 :                         *exclude_mask |= MONO_OPT_FCMOV;</span>
<span class="lineNum">    1214 </span><span class="lineCov">      10691 :         } else {</span>
<span class="lineNum">    1215 </span><span class="lineNoCov">          0 :                 *exclude_mask |= MONO_OPT_CMOV;</span>
<span class="lineNum">    1216 </span>            :         }
<span class="lineNum">    1217 </span>            : 
<span class="lineNum">    1218 </span>            : #ifdef TARGET_WIN32
<span class="lineNum">    1219 </span>            :         /* The current SIMD doesn't support the argument used by a LD_ADDR to be of type OP_VTARG_ADDR. */
<span class="lineNum">    1220 </span>            :         /* This will now be used for value types &gt; 8 or of size 3,5,6,7 as dictated by windows x64 value type ABI. */
<span class="lineNum">    1221 </span>            :         /* Since OP_VTARG_ADDR needs to be resolved in mono_spill_global_vars and the SIMD implementation optimize */
<span class="lineNum">    1222 </span>            :         /* away the LD_ADDR in load_simd_vreg, that will cause an error in mono_spill_global_vars since incorrect opcode */
<span class="lineNum">    1223 </span>            :         /* will now have a reference to an argument that won't be fully decomposed. */
<span class="lineNum">    1224 </span>            :         *exclude_mask |= MONO_OPT_SIMD;
<span class="lineNum">    1225 </span>            : #endif
<span class="lineNum">    1226 </span>            : 
<span class="lineNum">    1227 </span><span class="lineCov">      10691 :         return opts;</span>
<span class="lineNum">    1228 </span>            : }
<span class="lineNum">    1229 </span>            : 
<span class="lineNum">    1230 </span>            : /*
<span class="lineNum">    1231 </span>            :  * This function test for all SSE functions supported.
<span class="lineNum">    1232 </span>            :  *
<span class="lineNum">    1233 </span>            :  * Returns a bitmask corresponding to all supported versions.
<span class="lineNum">    1234 </span>            :  * 
<a name="1235"><span class="lineNum">    1235 </span>            :  */</a>
<span class="lineNum">    1236 </span>            : guint32
<span class="lineNum">    1237 </span>            : mono_arch_cpu_enumerate_simd_versions (void)
<span class="lineNum">    1238 </span>            : {
<span class="lineNum">    1239 </span><span class="lineCov">       7698 :         guint32 sse_opts = 0;</span>
<span class="lineNum">    1240 </span>            : 
<span class="lineNum">    1241 </span><span class="lineCov">       7698 :         if (mono_hwcap_x86_has_sse1)</span>
<span class="lineNum">    1242 </span><span class="lineCov">       7698 :                 sse_opts |= SIMD_VERSION_SSE1;</span>
<span class="lineNum">    1243 </span>            : 
<span class="lineNum">    1244 </span><span class="lineCov">       7698 :         if (mono_hwcap_x86_has_sse2)</span>
<span class="lineNum">    1245 </span><span class="lineCov">       7698 :                 sse_opts |= SIMD_VERSION_SSE2;</span>
<span class="lineNum">    1246 </span>            : 
<span class="lineNum">    1247 </span><span class="lineCov">       7698 :         if (mono_hwcap_x86_has_sse3)</span>
<span class="lineNum">    1248 </span><span class="lineCov">       7698 :                 sse_opts |= SIMD_VERSION_SSE3;</span>
<span class="lineNum">    1249 </span>            : 
<span class="lineNum">    1250 </span><span class="lineCov">       7698 :         if (mono_hwcap_x86_has_ssse3)</span>
<span class="lineNum">    1251 </span><span class="lineCov">       7698 :                 sse_opts |= SIMD_VERSION_SSSE3;</span>
<span class="lineNum">    1252 </span>            : 
<span class="lineNum">    1253 </span><span class="lineCov">       7698 :         if (mono_hwcap_x86_has_sse41)</span>
<span class="lineNum">    1254 </span><span class="lineCov">       7698 :                 sse_opts |= SIMD_VERSION_SSE41;</span>
<span class="lineNum">    1255 </span>            : 
<span class="lineNum">    1256 </span><span class="lineCov">       7698 :         if (mono_hwcap_x86_has_sse42)</span>
<span class="lineNum">    1257 </span><span class="lineCov">       7698 :                 sse_opts |= SIMD_VERSION_SSE42;</span>
<span class="lineNum">    1258 </span>            : 
<span class="lineNum">    1259 </span><span class="lineCov">       7698 :         if (mono_hwcap_x86_has_sse4a)</span>
<span class="lineNum">    1260 </span><span class="lineNoCov">          0 :                 sse_opts |= SIMD_VERSION_SSE4a;</span>
<span class="lineNum">    1261 </span>            : 
<span class="lineNum">    1262 </span><span class="lineCov">       7698 :         return sse_opts;</span>
<span class="lineNum">    1263 </span>            : }
<span class="lineNum">    1264 </span>            : 
<span class="lineNum">    1265 </span>            : #ifndef DISABLE_JIT
<a name="1266"><span class="lineNum">    1266 </span>            : </a>
<span class="lineNum">    1267 </span>            : GList *
<span class="lineNum">    1268 </span>            : mono_arch_get_allocatable_int_vars (MonoCompile *cfg)
<span class="lineNum">    1269 </span>            : {
<span class="lineNum">    1270 </span><span class="lineCov">   14170112 :         GList *vars = NULL;</span>
<span class="lineNum">    1271 </span>            :         int i;
<span class="lineNum">    1272 </span>            : 
<span class="lineNum">    1273 </span><span class="lineCov">  195718391 :         for (i = 0; i &lt; cfg-&gt;num_varinfo; i++) {</span>
<span class="lineNum">    1274 </span><span class="lineCov">   83694265 :                 MonoInst *ins = cfg-&gt;varinfo [i];</span>
<span class="lineNum">    1275 </span><span class="lineCov">   83694265 :                 MonoMethodVar *vmv = MONO_VARINFO (cfg, i);</span>
<span class="lineNum">    1276 </span>            : 
<span class="lineNum">    1277 </span>            :                 /* unused vars */
<span class="lineNum">    1278 </span><span class="lineCov">   83694265 :                 if (vmv-&gt;range.first_use.abs_pos &gt;= vmv-&gt;range.last_use.abs_pos)</span>
<span class="lineNum">    1279 </span><span class="lineCov">    6538763 :                         continue;</span>
<span class="lineNum">    1280 </span>            : 
<span class="lineNum">    1281 </span><span class="lineCov">  103725337 :                 if ((ins-&gt;flags &amp; (MONO_INST_IS_DEAD|MONO_INST_VOLATILE|MONO_INST_INDIRECT)) || </span>
<span class="lineNum">    1282 </span><span class="lineCov">   75059635 :                     (ins-&gt;opcode != OP_LOCAL &amp;&amp; ins-&gt;opcode != OP_ARG))</span>
<span class="lineNum">    1283 </span><span class="lineCov">   28668308 :                         continue;</span>
<span class="lineNum">    1284 </span>            : 
<span class="lineNum">    1285 </span><span class="lineCov">   48474652 :                 if (mono_is_regsize_var (ins-&gt;inst_vtype)) {</span>
<span class="lineNum">    1286 </span><span class="lineCov">  145257222 :                         g_assert (MONO_VARINFO (cfg, i)-&gt;reg == -1);</span>
<span class="lineNum">    1287 </span><span class="lineCov">  145279134 :                         g_assert (i == vmv-&gt;idx);</span>
<span class="lineNum">    1288 </span><span class="lineCov">   48428420 :                         vars = g_list_prepend (vars, vmv);</span>
<span class="lineNum">    1289 </span><span class="lineCov">   48428420 :                 }</span>
<span class="lineNum">    1290 </span><span class="lineCov">   48501313 :         }</span>
<span class="lineNum">    1291 </span>            : 
<span class="lineNum">    1292 </span><span class="lineCov">   14181915 :         vars = mono_varlist_sort (cfg, vars, 0);</span>
<span class="lineNum">    1293 </span>            : 
<span class="lineNum">    1294 </span><span class="lineCov">   14181915 :         return vars;</span>
<span class="lineNum">    1295 </span>            : }
<span class="lineNum">    1296 </span>            : 
<span class="lineNum">    1297 </span>            : /**
<span class="lineNum">    1298 </span>            :  * mono_arch_compute_omit_fp:
<span class="lineNum">    1299 </span>            :  *
<span class="lineNum">    1300 </span>            :  *   Determine whenever the frame pointer can be eliminated.
<a name="1301"><span class="lineNum">    1301 </span>            :  */</a>
<span class="lineNum">    1302 </span>            : static void
<span class="lineNum">    1303 </span>            : mono_arch_compute_omit_fp (MonoCompile *cfg)
<span class="lineNum">    1304 </span>            : {
<span class="lineNum">    1305 </span>            :         MonoMethodSignature *sig;
<span class="lineNum">    1306 </span>            :         MonoMethodHeader *header;
<span class="lineNum">    1307 </span>            :         int i, locals_size;
<span class="lineNum">    1308 </span>            :         CallInfo *cinfo;
<span class="lineNum">    1309 </span>            : 
<span class="lineNum">    1310 </span><span class="lineCov">   26726950 :         if (cfg-&gt;arch.omit_fp_computed)</span>
<span class="lineNum">    1311 </span><span class="lineCov">   12464027 :                 return;</span>
<span class="lineNum">    1312 </span>            : 
<span class="lineNum">    1313 </span><span class="lineCov">   14264794 :         header = cfg-&gt;header;</span>
<span class="lineNum">    1314 </span>            : 
<span class="lineNum">    1315 </span><span class="lineCov">   14264794 :         sig = mono_method_signature (cfg-&gt;method);</span>
<span class="lineNum">    1316 </span>            : 
<span class="lineNum">    1317 </span><span class="lineCov">   14264794 :         if (!cfg-&gt;arch.cinfo)</span>
<span class="lineNum">    1318 </span><span class="lineNoCov">          0 :                 cfg-&gt;arch.cinfo = get_call_info (cfg-&gt;mempool, sig);</span>
<span class="lineNum">    1319 </span><span class="lineCov">   14263647 :         cinfo = (CallInfo *)cfg-&gt;arch.cinfo;</span>
<span class="lineNum">    1320 </span>            : 
<span class="lineNum">    1321 </span>            :         /*
<span class="lineNum">    1322 </span>            :          * FIXME: Remove some of the restrictions.
<span class="lineNum">    1323 </span>            :          */
<span class="lineNum">    1324 </span><span class="lineCov">   14263647 :         cfg-&gt;arch.omit_fp = TRUE;</span>
<span class="lineNum">    1325 </span><span class="lineCov">   14263647 :         cfg-&gt;arch.omit_fp_computed = TRUE;</span>
<span class="lineNum">    1326 </span>            : 
<span class="lineNum">    1327 </span><span class="lineCov">   14263647 :         if (cfg-&gt;disable_omit_fp)</span>
<span class="lineNum">    1328 </span><span class="lineNoCov">          0 :                 cfg-&gt;arch.omit_fp = FALSE;</span>
<span class="lineNum">    1329 </span>            : 
<span class="lineNum">    1330 </span><span class="lineCov">   14260848 :         if (!debug_omit_fp ())</span>
<span class="lineNum">    1331 </span><span class="lineNoCov">          0 :                 cfg-&gt;arch.omit_fp = FALSE;</span>
<span class="lineNum">    1332 </span>            :         /*
<span class="lineNum">    1333 </span>            :         if (cfg-&gt;method-&gt;save_lmf)
<span class="lineNum">    1334 </span>            :                 cfg-&gt;arch.omit_fp = FALSE;
<span class="lineNum">    1335 </span>            :         */
<span class="lineNum">    1336 </span><span class="lineCov">   14272384 :         if (cfg-&gt;flags &amp; MONO_CFG_HAS_ALLOCA)</span>
<span class="lineNum">    1337 </span><span class="lineCov">      16694 :                 cfg-&gt;arch.omit_fp = FALSE;</span>
<span class="lineNum">    1338 </span><span class="lineCov">   14275253 :         if (header-&gt;num_clauses)</span>
<span class="lineNum">    1339 </span><span class="lineCov">     857376 :                 cfg-&gt;arch.omit_fp = FALSE;</span>
<span class="lineNum">    1340 </span><span class="lineCov">   14274259 :         if (cfg-&gt;param_area)</span>
<span class="lineNum">    1341 </span><span class="lineCov">    1014250 :                 cfg-&gt;arch.omit_fp = FALSE;</span>
<span class="lineNum">    1342 </span><span class="lineCov">   28475429 :         if (!sig-&gt;pinvoke &amp;&amp; (sig-&gt;call_convention == MONO_CALL_VARARG))</span>
<span class="lineNum">    1343 </span><span class="lineCov">         19 :                 cfg-&gt;arch.omit_fp = FALSE;</span>
<span class="lineNum">    1344 </span><span class="lineCov">   28545652 :         if ((mono_jit_trace_calls != NULL &amp;&amp; mono_trace_eval (cfg-&gt;method)) ||</span>
<span class="lineNum">    1345 </span><span class="lineCov">   14279057 :                 (cfg-&gt;prof_options &amp; MONO_PROFILE_ENTER_LEAVE))</span>
<span class="lineNum">    1346 </span><span class="lineCov">        528 :                 cfg-&gt;arch.omit_fp = FALSE;</span>
<span class="lineNum">    1347 </span><span class="lineCov">   89224266 :         for (i = 0; i &lt; sig-&gt;param_count + sig-&gt;hasthis; ++i) {</span>
<span class="lineNum">    1348 </span><span class="lineCov">   30331967 :                 ArgInfo *ainfo = &amp;cinfo-&gt;args [i];</span>
<span class="lineNum">    1349 </span>            : 
<span class="lineNum">    1350 </span><span class="lineCov">   87935034 :                 if (ainfo-&gt;storage == ArgOnStack || ainfo-&gt;storage == ArgValuetypeAddrInIReg || ainfo-&gt;storage == ArgValuetypeAddrOnStack) {</span>
<span class="lineNum">    1351 </span>            :                         /* 
<span class="lineNum">    1352 </span>            :                          * The stack offset can only be determined when the frame
<span class="lineNum">    1353 </span>            :                          * size is known.
<span class="lineNum">    1354 </span>            :                          */
<span class="lineNum">    1355 </span><span class="lineCov">    1531310 :                         cfg-&gt;arch.omit_fp = FALSE;</span>
<span class="lineNum">    1356 </span><span class="lineCov">    1531310 :                 }</span>
<span class="lineNum">    1357 </span><span class="lineCov">   30332743 :         }</span>
<span class="lineNum">    1358 </span>            : 
<span class="lineNum">    1359 </span><span class="lineCov">   14281384 :         locals_size = 0;</span>
<span class="lineNum">    1360 </span><span class="lineCov">  122367296 :         for (i = cfg-&gt;locals_start; i &lt; cfg-&gt;num_varinfo; i++) {</span>
<span class="lineNum">    1361 </span><span class="lineCov">   46909996 :                 MonoInst *ins = cfg-&gt;varinfo [i];</span>
<span class="lineNum">    1362 </span>            :                 int ialign;
<span class="lineNum">    1363 </span>            : 
<span class="lineNum">    1364 </span><span class="lineCov">   46909996 :                 locals_size += mono_type_size (ins-&gt;inst_vtype, &amp;ialign);</span>
<span class="lineNum">    1365 </span><span class="lineCov">   46909996 :         }</span>
<span class="lineNum">    1366 </span><span class="lineCov">   26740333 : }</span>
<a name="1367"><span class="lineNum">    1367 </span>            : </a>
<span class="lineNum">    1368 </span>            : GList *
<span class="lineNum">    1369 </span>            : mono_arch_get_global_int_regs (MonoCompile *cfg)
<span class="lineNum">    1370 </span>            : {
<span class="lineNum">    1371 </span><span class="lineCov">   12467378 :         GList *regs = NULL;</span>
<span class="lineNum">    1372 </span>            : 
<span class="lineNum">    1373 </span><span class="lineCov">   12467378 :         mono_arch_compute_omit_fp (cfg);</span>
<span class="lineNum">    1374 </span>            : 
<span class="lineNum">    1375 </span><span class="lineCov">   12467378 :         if (cfg-&gt;arch.omit_fp)</span>
<span class="lineNum">    1376 </span><span class="lineCov">   10510065 :                 regs = g_list_prepend (regs, (gpointer)AMD64_RBP);</span>
<span class="lineNum">    1377 </span>            : 
<span class="lineNum">    1378 </span>            :         /* We use the callee saved registers for global allocation */
<span class="lineNum">    1379 </span><span class="lineCov">   12465270 :         regs = g_list_prepend (regs, (gpointer)AMD64_RBX);</span>
<span class="lineNum">    1380 </span><span class="lineCov">   12465270 :         regs = g_list_prepend (regs, (gpointer)AMD64_R12);</span>
<span class="lineNum">    1381 </span><span class="lineCov">   12465270 :         regs = g_list_prepend (regs, (gpointer)AMD64_R13);</span>
<span class="lineNum">    1382 </span><span class="lineCov">   12465270 :         regs = g_list_prepend (regs, (gpointer)AMD64_R14);</span>
<span class="lineNum">    1383 </span><span class="lineCov">   12465270 :         regs = g_list_prepend (regs, (gpointer)AMD64_R15);</span>
<span class="lineNum">    1384 </span>            : #ifdef TARGET_WIN32
<span class="lineNum">    1385 </span>            :         regs = g_list_prepend (regs, (gpointer)AMD64_RDI);
<span class="lineNum">    1386 </span>            :         regs = g_list_prepend (regs, (gpointer)AMD64_RSI);
<span class="lineNum">    1387 </span>            : #endif
<span class="lineNum">    1388 </span>            : 
<span class="lineNum">    1389 </span><span class="lineCov">   12465270 :         return regs;</span>
<span class="lineNum">    1390 </span>            : }
<a name="1391"><span class="lineNum">    1391 </span>            :  </a>
<span class="lineNum">    1392 </span>            : GList*
<span class="lineNum">    1393 </span>            : mono_arch_get_global_fp_regs (MonoCompile *cfg)
<span class="lineNum">    1394 </span>            : {
<span class="lineNum">    1395 </span><span class="lineNoCov">          0 :         GList *regs = NULL;</span>
<span class="lineNum">    1396 </span>            :         int i;
<span class="lineNum">    1397 </span>            : 
<span class="lineNum">    1398 </span>            :         /* All XMM registers */
<span class="lineNum">    1399 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 16; ++i)</span>
<span class="lineNum">    1400 </span><span class="lineNoCov">          0 :                 regs = g_list_prepend (regs, GINT_TO_POINTER (i));</span>
<span class="lineNum">    1401 </span>            : 
<span class="lineNum">    1402 </span><span class="lineNoCov">          0 :         return regs;</span>
<span class="lineNum">    1403 </span>            : }
<a name="1404"><span class="lineNum">    1404 </span>            : </a>
<span class="lineNum">    1405 </span>            : GList*
<span class="lineNum">    1406 </span>            : mono_arch_get_iregs_clobbered_by_call (MonoCallInst *call)
<span class="lineNum">    1407 </span>            : {
<span class="lineNum">    1408 </span>            :         static GList *r = NULL;
<span class="lineNum">    1409 </span>            : 
<span class="lineNum">    1410 </span><span class="lineNoCov">          0 :         if (r == NULL) {</span>
<span class="lineNum">    1411 </span><span class="lineNoCov">          0 :                 GList *regs = NULL;</span>
<span class="lineNum">    1412 </span>            : 
<span class="lineNum">    1413 </span><span class="lineNoCov">          0 :                 regs = g_list_prepend (regs, (gpointer)AMD64_RBP);</span>
<span class="lineNum">    1414 </span><span class="lineNoCov">          0 :                 regs = g_list_prepend (regs, (gpointer)AMD64_RBX);</span>
<span class="lineNum">    1415 </span><span class="lineNoCov">          0 :                 regs = g_list_prepend (regs, (gpointer)AMD64_R12);</span>
<span class="lineNum">    1416 </span><span class="lineNoCov">          0 :                 regs = g_list_prepend (regs, (gpointer)AMD64_R13);</span>
<span class="lineNum">    1417 </span><span class="lineNoCov">          0 :                 regs = g_list_prepend (regs, (gpointer)AMD64_R14);</span>
<span class="lineNum">    1418 </span><span class="lineNoCov">          0 :                 regs = g_list_prepend (regs, (gpointer)AMD64_R15);</span>
<span class="lineNum">    1419 </span>            : 
<span class="lineNum">    1420 </span><span class="lineNoCov">          0 :                 regs = g_list_prepend (regs, (gpointer)AMD64_R10);</span>
<span class="lineNum">    1421 </span><span class="lineNoCov">          0 :                 regs = g_list_prepend (regs, (gpointer)AMD64_R9);</span>
<span class="lineNum">    1422 </span><span class="lineNoCov">          0 :                 regs = g_list_prepend (regs, (gpointer)AMD64_R8);</span>
<span class="lineNum">    1423 </span><span class="lineNoCov">          0 :                 regs = g_list_prepend (regs, (gpointer)AMD64_RDI);</span>
<span class="lineNum">    1424 </span><span class="lineNoCov">          0 :                 regs = g_list_prepend (regs, (gpointer)AMD64_RSI);</span>
<span class="lineNum">    1425 </span><span class="lineNoCov">          0 :                 regs = g_list_prepend (regs, (gpointer)AMD64_RDX);</span>
<span class="lineNum">    1426 </span><span class="lineNoCov">          0 :                 regs = g_list_prepend (regs, (gpointer)AMD64_RCX);</span>
<span class="lineNum">    1427 </span><span class="lineNoCov">          0 :                 regs = g_list_prepend (regs, (gpointer)AMD64_RAX);</span>
<span class="lineNum">    1428 </span>            : 
<span class="lineNum">    1429 </span><span class="lineNoCov">          0 :                 InterlockedCompareExchangePointer ((gpointer*)&amp;r, regs, NULL);</span>
<span class="lineNum">    1430 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1431 </span>            : 
<span class="lineNum">    1432 </span><span class="lineNoCov">          0 :         return r;</span>
<span class="lineNum">    1433 </span>            : }
<a name="1434"><span class="lineNum">    1434 </span>            : </a>
<span class="lineNum">    1435 </span>            : GList*
<span class="lineNum">    1436 </span>            : mono_arch_get_fregs_clobbered_by_call (MonoCallInst *call)
<span class="lineNum">    1437 </span>            : {
<span class="lineNum">    1438 </span>            :         int i;
<span class="lineNum">    1439 </span>            :         static GList *r = NULL;
<span class="lineNum">    1440 </span>            : 
<span class="lineNum">    1441 </span><span class="lineNoCov">          0 :         if (r == NULL) {</span>
<span class="lineNum">    1442 </span><span class="lineNoCov">          0 :                 GList *regs = NULL;</span>
<span class="lineNum">    1443 </span>            : 
<span class="lineNum">    1444 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; AMD64_XMM_NREG; ++i)</span>
<span class="lineNum">    1445 </span><span class="lineNoCov">          0 :                         regs = g_list_prepend (regs, GINT_TO_POINTER (MONO_MAX_IREGS + i));</span>
<span class="lineNum">    1446 </span>            : 
<span class="lineNum">    1447 </span><span class="lineNoCov">          0 :                 InterlockedCompareExchangePointer ((gpointer*)&amp;r, regs, NULL);</span>
<span class="lineNum">    1448 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1449 </span>            : 
<span class="lineNum">    1450 </span><span class="lineNoCov">          0 :         return r;</span>
<span class="lineNum">    1451 </span>            : }
<span class="lineNum">    1452 </span>            : 
<span class="lineNum">    1453 </span>            : /*
<span class="lineNum">    1454 </span>            :  * mono_arch_regalloc_cost:
<span class="lineNum">    1455 </span>            :  *
<span class="lineNum">    1456 </span>            :  *  Return the cost, in number of memory references, of the action of 
<span class="lineNum">    1457 </span>            :  * allocating the variable VMV into a register during global register
<span class="lineNum">    1458 </span>            :  * allocation.
<a name="1459"><span class="lineNum">    1459 </span>            :  */</a>
<span class="lineNum">    1460 </span>            : guint32
<span class="lineNum">    1461 </span>            : mono_arch_regalloc_cost (MonoCompile *cfg, MonoMethodVar *vmv)
<span class="lineNum">    1462 </span>            : {
<span class="lineNum">    1463 </span><span class="lineCov">   38804164 :         MonoInst *ins = cfg-&gt;varinfo [vmv-&gt;idx];</span>
<span class="lineNum">    1464 </span>            : 
<span class="lineNum">    1465 </span><span class="lineCov">   38804164 :         if (cfg-&gt;method-&gt;save_lmf)</span>
<span class="lineNum">    1466 </span>            :                 /* The register is already saved */
<span class="lineNum">    1467 </span>            :                 /* substract 1 for the invisible store in the prolog */
<span class="lineNum">    1468 </span><span class="lineCov">    1042550 :                 return (ins-&gt;opcode == OP_ARG) ? 0 : 1;</span>
<span class="lineNum">    1469 </span>            :         else
<span class="lineNum">    1470 </span>            :                 /* push+pop */
<span class="lineNum">    1471 </span><span class="lineCov">   37766691 :                 return (ins-&gt;opcode == OP_ARG) ? 1 : 2;</span>
<span class="lineNum">    1472 </span><span class="lineCov">   38815641 : }</span>
<span class="lineNum">    1473 </span>            : 
<span class="lineNum">    1474 </span>            : /*
<span class="lineNum">    1475 </span>            :  * mono_arch_fill_argument_info:
<span class="lineNum">    1476 </span>            :  *
<span class="lineNum">    1477 </span>            :  *   Populate cfg-&gt;args, cfg-&gt;ret and cfg-&gt;vret_addr with information about the arguments
<span class="lineNum">    1478 </span>            :  * of the method.
<a name="1479"><span class="lineNum">    1479 </span>            :  */</a>
<span class="lineNum">    1480 </span>            : void
<span class="lineNum">    1481 </span>            : mono_arch_fill_argument_info (MonoCompile *cfg)
<span class="lineNum">    1482 </span>            : {
<span class="lineNum">    1483 </span>            :         MonoType *sig_ret;
<span class="lineNum">    1484 </span>            :         MonoMethodSignature *sig;
<span class="lineNum">    1485 </span>            :         MonoInst *ins;
<span class="lineNum">    1486 </span>            :         int i;
<span class="lineNum">    1487 </span>            :         CallInfo *cinfo;
<span class="lineNum">    1488 </span>            : 
<span class="lineNum">    1489 </span><span class="lineNoCov">          0 :         sig = mono_method_signature (cfg-&gt;method);</span>
<span class="lineNum">    1490 </span>            : 
<span class="lineNum">    1491 </span><span class="lineNoCov">          0 :         cinfo = (CallInfo *)cfg-&gt;arch.cinfo;</span>
<span class="lineNum">    1492 </span><span class="lineNoCov">          0 :         sig_ret = mini_get_underlying_type (sig-&gt;ret);</span>
<span class="lineNum">    1493 </span>            : 
<span class="lineNum">    1494 </span>            :         /*
<span class="lineNum">    1495 </span>            :          * Contrary to mono_arch_allocate_vars (), the information should describe
<span class="lineNum">    1496 </span>            :          * where the arguments are at the beginning of the method, not where they can be 
<span class="lineNum">    1497 </span>            :          * accessed during the execution of the method. The later makes no sense for the 
<span class="lineNum">    1498 </span>            :          * global register allocator, since a variable can be in more than one location.
<span class="lineNum">    1499 </span>            :          */
<span class="lineNum">    1500 </span><span class="lineNoCov">          0 :         switch (cinfo-&gt;ret.storage) {</span>
<span class="lineNum">    1501 </span>            :         case ArgInIReg:
<span class="lineNum">    1502 </span>            :         case ArgInFloatSSEReg:
<span class="lineNum">    1503 </span>            :         case ArgInDoubleSSEReg:
<span class="lineNum">    1504 </span><span class="lineNoCov">          0 :                 cfg-&gt;ret-&gt;opcode = OP_REGVAR;</span>
<span class="lineNum">    1505 </span><span class="lineNoCov">          0 :                 cfg-&gt;ret-&gt;inst_c0 = cinfo-&gt;ret.reg;</span>
<span class="lineNum">    1506 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1507 </span>            :         case ArgValuetypeInReg:
<span class="lineNum">    1508 </span><span class="lineNoCov">          0 :                 cfg-&gt;ret-&gt;opcode = OP_REGOFFSET;</span>
<span class="lineNum">    1509 </span><span class="lineNoCov">          0 :                 cfg-&gt;ret-&gt;inst_basereg = -1;</span>
<span class="lineNum">    1510 </span><span class="lineNoCov">          0 :                 cfg-&gt;ret-&gt;inst_offset = -1;</span>
<span class="lineNum">    1511 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1512 </span>            :         case ArgNone:
<span class="lineNum">    1513 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1514 </span>            :         default:
<span class="lineNum">    1515 </span><span class="lineNoCov">          0 :                 g_assert_not_reached ();</span>
<span class="lineNum">    1516 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1517 </span>            : 
<span class="lineNum">    1518 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; sig-&gt;param_count + sig-&gt;hasthis; ++i) {</span>
<span class="lineNum">    1519 </span><span class="lineNoCov">          0 :                 ArgInfo *ainfo = &amp;cinfo-&gt;args [i];</span>
<span class="lineNum">    1520 </span>            : 
<span class="lineNum">    1521 </span><span class="lineNoCov">          0 :                 ins = cfg-&gt;args [i];</span>
<span class="lineNum">    1522 </span>            : 
<span class="lineNum">    1523 </span><span class="lineNoCov">          0 :                 switch (ainfo-&gt;storage) {</span>
<span class="lineNum">    1524 </span>            :                 case ArgInIReg:
<span class="lineNum">    1525 </span>            :                 case ArgInFloatSSEReg:
<span class="lineNum">    1526 </span>            :                 case ArgInDoubleSSEReg:
<span class="lineNum">    1527 </span><span class="lineNoCov">          0 :                         ins-&gt;opcode = OP_REGVAR;</span>
<span class="lineNum">    1528 </span><span class="lineNoCov">          0 :                         ins-&gt;inst_c0 = ainfo-&gt;reg;</span>
<span class="lineNum">    1529 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1530 </span>            :                 case ArgOnStack:
<span class="lineNum">    1531 </span><span class="lineNoCov">          0 :                         ins-&gt;opcode = OP_REGOFFSET;</span>
<span class="lineNum">    1532 </span><span class="lineNoCov">          0 :                         ins-&gt;inst_basereg = -1;</span>
<span class="lineNum">    1533 </span><span class="lineNoCov">          0 :                         ins-&gt;inst_offset = -1;</span>
<span class="lineNum">    1534 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1535 </span>            :                 case ArgValuetypeInReg:
<span class="lineNum">    1536 </span>            :                         /* Dummy */
<span class="lineNum">    1537 </span><span class="lineNoCov">          0 :                         ins-&gt;opcode = OP_NOP;</span>
<span class="lineNum">    1538 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1539 </span>            :                 default:
<span class="lineNum">    1540 </span><span class="lineNoCov">          0 :                         g_assert_not_reached ();</span>
<span class="lineNum">    1541 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1542 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1543 </span><span class="lineNoCov">          0 : }</span>
<a name="1544"><span class="lineNum">    1544 </span>            :  </a>
<span class="lineNum">    1545 </span>            : void
<span class="lineNum">    1546 </span>            : mono_arch_allocate_vars (MonoCompile *cfg)
<span class="lineNum">    1547 </span>            : {
<span class="lineNum">    1548 </span>            :         MonoType *sig_ret;
<span class="lineNum">    1549 </span>            :         MonoMethodSignature *sig;
<span class="lineNum">    1550 </span>            :         MonoInst *ins;
<span class="lineNum">    1551 </span>            :         int i, offset;
<span class="lineNum">    1552 </span>            :         guint32 locals_stack_size, locals_stack_align;
<span class="lineNum">    1553 </span>            :         gint32 *offsets;
<span class="lineNum">    1554 </span>            :         CallInfo *cinfo;
<span class="lineNum">    1555 </span>            : 
<span class="lineNum">    1556 </span><span class="lineCov">   14274200 :         sig = mono_method_signature (cfg-&gt;method);</span>
<span class="lineNum">    1557 </span>            : 
<span class="lineNum">    1558 </span><span class="lineCov">   14274200 :         cinfo = (CallInfo *)cfg-&gt;arch.cinfo;</span>
<span class="lineNum">    1559 </span><span class="lineCov">   14274200 :         sig_ret = mini_get_underlying_type (sig-&gt;ret);</span>
<span class="lineNum">    1560 </span>            : 
<span class="lineNum">    1561 </span><span class="lineCov">   14274200 :         mono_arch_compute_omit_fp (cfg);</span>
<span class="lineNum">    1562 </span>            : 
<span class="lineNum">    1563 </span>            :         /*
<span class="lineNum">    1564 </span>            :          * We use the ABI calling conventions for managed code as well.
<span class="lineNum">    1565 </span>            :          * Exception: valuetypes are only sometimes passed or returned in registers.
<span class="lineNum">    1566 </span>            :          */
<span class="lineNum">    1567 </span>            : 
<span class="lineNum">    1568 </span>            :         /*
<span class="lineNum">    1569 </span>            :          * The stack looks like this:
<span class="lineNum">    1570 </span>            :          * &lt;incoming arguments passed on the stack&gt;
<span class="lineNum">    1571 </span>            :          * &lt;return value&gt;
<span class="lineNum">    1572 </span>            :          * &lt;lmf/caller saved registers&gt;
<span class="lineNum">    1573 </span>            :          * &lt;locals&gt;
<span class="lineNum">    1574 </span>            :          * &lt;spill area&gt;
<span class="lineNum">    1575 </span>            :          * &lt;localloc area&gt;  -&gt; grows dynamically
<span class="lineNum">    1576 </span>            :          * &lt;params area&gt;
<span class="lineNum">    1577 </span>            :          */
<span class="lineNum">    1578 </span>            : 
<span class="lineNum">    1579 </span><span class="lineCov">   14274200 :         if (cfg-&gt;arch.omit_fp) {</span>
<span class="lineNum">    1580 </span><span class="lineCov">   12192133 :                 cfg-&gt;flags |= MONO_CFG_HAS_SPILLUP;</span>
<span class="lineNum">    1581 </span><span class="lineCov">   12192133 :                 cfg-&gt;frame_reg = AMD64_RSP;</span>
<span class="lineNum">    1582 </span><span class="lineCov">   12192133 :                 offset = 0;</span>
<span class="lineNum">    1583 </span><span class="lineCov">   12192133 :         } else {</span>
<span class="lineNum">    1584 </span>            :                 /* Locals are allocated backwards from %fp */
<span class="lineNum">    1585 </span><span class="lineCov">    2078962 :                 cfg-&gt;frame_reg = AMD64_RBP;</span>
<span class="lineNum">    1586 </span><span class="lineCov">    2078962 :                 offset = 0;</span>
<span class="lineNum">    1587 </span>            :         }
<span class="lineNum">    1588 </span>            : 
<span class="lineNum">    1589 </span><span class="lineCov">   14274235 :         cfg-&gt;arch.saved_iregs = cfg-&gt;used_int_regs;</span>
<span class="lineNum">    1590 </span><span class="lineCov">   14274235 :         if (cfg-&gt;method-&gt;save_lmf) {</span>
<span class="lineNum">    1591 </span>            :                 /* Save all callee-saved registers normally (except RBP, if not already used), and restore them when unwinding through an LMF */
<span class="lineNum">    1592 </span><span class="lineCov">     279711 :                 guint32 iregs_to_save = AMD64_CALLEE_SAVED_REGS &amp; ~(1&lt;&lt;AMD64_RBP);</span>
<span class="lineNum">    1593 </span><span class="lineCov">     279711 :                 cfg-&gt;arch.saved_iregs |= iregs_to_save;</span>
<span class="lineNum">    1594 </span><span class="lineCov">     279711 :         }</span>
<span class="lineNum">    1595 </span>            : 
<span class="lineNum">    1596 </span><span class="lineCov">   14276931 :         if (cfg-&gt;arch.omit_fp)</span>
<span class="lineNum">    1597 </span><span class="lineCov">   12193475 :                 cfg-&gt;arch.reg_save_area_offset = offset;</span>
<span class="lineNum">    1598 </span>            :         /* Reserve space for callee saved registers */
<span class="lineNum">    1599 </span><span class="lineCov">  513859391 :         for (i = 0; i &lt; AMD64_NREG; ++i)</span>
<span class="lineNum">    1600 </span><span class="lineCov">  570986735 :                 if (AMD64_IS_CALLEE_SAVED_REG (i) &amp;&amp; (cfg-&gt;arch.saved_iregs &amp; (1 &lt;&lt; i))) {</span>
<span class="lineNum">    1601 </span><span class="lineCov">   26418746 :                         offset += sizeof(mgreg_t);</span>
<span class="lineNum">    1602 </span><span class="lineCov">   26418746 :                 }</span>
<span class="lineNum">    1603 </span><span class="lineCov">   14281335 :         if (!cfg-&gt;arch.omit_fp)</span>
<span class="lineNum">    1604 </span><span class="lineCov">    2080731 :                 cfg-&gt;arch.reg_save_area_offset = -offset;</span>
<span class="lineNum">    1605 </span>            : 
<span class="lineNum">    1606 </span><span class="lineCov">   14279912 :         if (sig_ret-&gt;type != MONO_TYPE_VOID) {</span>
<span class="lineNum">    1607 </span><span class="lineCov">    8792299 :                 switch (cinfo-&gt;ret.storage) {</span>
<span class="lineNum">    1608 </span>            :                 case ArgInIReg:
<span class="lineNum">    1609 </span>            :                 case ArgInFloatSSEReg:
<span class="lineNum">    1610 </span>            :                 case ArgInDoubleSSEReg:
<span class="lineNum">    1611 </span><span class="lineCov">    7516660 :                         cfg-&gt;ret-&gt;opcode = OP_REGVAR;</span>
<span class="lineNum">    1612 </span><span class="lineCov">    7516660 :                         cfg-&gt;ret-&gt;inst_c0 = cinfo-&gt;ret.reg;</span>
<span class="lineNum">    1613 </span><span class="lineCov">    7516660 :                         cfg-&gt;ret-&gt;dreg = cinfo-&gt;ret.reg;</span>
<span class="lineNum">    1614 </span><span class="lineCov">    7516660 :                         break;</span>
<span class="lineNum">    1615 </span>            :                 case ArgValuetypeAddrInIReg:
<span class="lineNum">    1616 </span>            :                 case ArgGsharedvtVariableInReg:
<span class="lineNum">    1617 </span>            :                         /* The register is volatile */
<span class="lineNum">    1618 </span><span class="lineCov">     481698 :                         cfg-&gt;vret_addr-&gt;opcode = OP_REGOFFSET;</span>
<span class="lineNum">    1619 </span><span class="lineCov">     481698 :                         cfg-&gt;vret_addr-&gt;inst_basereg = cfg-&gt;frame_reg;</span>
<span class="lineNum">    1620 </span><span class="lineCov">     481698 :                         if (cfg-&gt;arch.omit_fp) {</span>
<span class="lineNum">    1621 </span><span class="lineCov">     403070 :                                 cfg-&gt;vret_addr-&gt;inst_offset = offset;</span>
<span class="lineNum">    1622 </span><span class="lineCov">     403070 :                                 offset += 8;</span>
<span class="lineNum">    1623 </span><span class="lineCov">     403070 :                         } else {</span>
<span class="lineNum">    1624 </span><span class="lineCov">      78775 :                                 offset += 8;</span>
<span class="lineNum">    1625 </span><span class="lineCov">      78775 :                                 cfg-&gt;vret_addr-&gt;inst_offset = -offset;</span>
<span class="lineNum">    1626 </span>            :                         }
<span class="lineNum">    1627 </span><span class="lineCov">     481928 :                         if (G_UNLIKELY (cfg-&gt;verbose_level &gt; 1)) {</span>
<span class="lineNum">    1628 </span><span class="lineCov">      12207 :                                 printf (&quot;vret_addr =&quot;);</span>
<span class="lineNum">    1629 </span><span class="lineCov">      12207 :                                 mono_print_ins (cfg-&gt;vret_addr);</span>
<span class="lineNum">    1630 </span><span class="lineCov">      12207 :                         }</span>
<span class="lineNum">    1631 </span><span class="lineCov">     482016 :                         break;</span>
<span class="lineNum">    1632 </span>            :                 case ArgValuetypeInReg:
<span class="lineNum">    1633 </span>            :                         /* Allocate a local to hold the result, the epilog will copy it to the correct place */
<span class="lineNum">    1634 </span><span class="lineCov">     796070 :                         cfg-&gt;ret-&gt;opcode = OP_REGOFFSET;</span>
<span class="lineNum">    1635 </span><span class="lineCov">     796070 :                         cfg-&gt;ret-&gt;inst_basereg = cfg-&gt;frame_reg;</span>
<span class="lineNum">    1636 </span><span class="lineCov">     796070 :                         if (cfg-&gt;arch.omit_fp) {</span>
<span class="lineNum">    1637 </span><span class="lineCov">     687022 :                                 cfg-&gt;ret-&gt;inst_offset = offset;</span>
<span class="lineNum">    1638 </span><span class="lineCov">     687022 :                                 offset += cinfo-&gt;ret.pair_storage [1] == ArgNone ? 8 : 16;</span>
<span class="lineNum">    1639 </span><span class="lineCov">     687022 :                         } else {</span>
<span class="lineNum">    1640 </span><span class="lineCov">     109506 :                                 offset += cinfo-&gt;ret.pair_storage [1] == ArgNone ? 8 : 16;</span>
<span class="lineNum">    1641 </span><span class="lineCov">     109506 :                                 cfg-&gt;ret-&gt;inst_offset = - offset;</span>
<span class="lineNum">    1642 </span>            :                         }
<span class="lineNum">    1643 </span><span class="lineCov">     796660 :                         break;</span>
<span class="lineNum">    1644 </span>            :                 default:
<span class="lineNum">    1645 </span><span class="lineNoCov">          0 :                         g_assert_not_reached ();</span>
<span class="lineNum">    1646 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1647 </span><span class="lineCov">    8793309 :         }</span>
<span class="lineNum">    1648 </span>            : 
<span class="lineNum">    1649 </span>            :         /* Allocate locals */
<span class="lineNum">    1650 </span><span class="lineCov">   14277174 :         offsets = mono_allocate_stack_slots (cfg, cfg-&gt;arch.omit_fp ? FALSE: TRUE, &amp;locals_stack_size, &amp;locals_stack_align);</span>
<span class="lineNum">    1651 </span><span class="lineCov">   14277174 :         if (locals_stack_size &gt; MONO_ARCH_MAX_FRAME_SIZE) {</span>
<span class="lineNum">    1652 </span><span class="lineNoCov">          0 :                 char *mname = mono_method_full_name (cfg-&gt;method, TRUE);</span>
<span class="lineNum">    1653 </span><span class="lineNoCov">          0 :                 mono_cfg_set_exception_invalid_program (cfg, g_strdup_printf (&quot;Method %s stack is too big.&quot;, mname));</span>
<span class="lineNum">    1654 </span><span class="lineNoCov">          0 :                 g_free (mname);</span>
<span class="lineNum">    1655 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    1656 </span>            :         }
<span class="lineNum">    1657 </span>            :                 
<span class="lineNum">    1658 </span><span class="lineCov">   14279156 :         if (locals_stack_align) {</span>
<span class="lineNum">    1659 </span><span class="lineCov">   14254043 :                 offset += (locals_stack_align - 1);</span>
<span class="lineNum">    1660 </span><span class="lineCov">   14254043 :                 offset &amp;= ~(locals_stack_align - 1);</span>
<span class="lineNum">    1661 </span><span class="lineCov">   14254043 :         }</span>
<span class="lineNum">    1662 </span><span class="lineCov">   14279759 :         if (cfg-&gt;arch.omit_fp) {</span>
<span class="lineNum">    1663 </span><span class="lineCov">   12196898 :                 cfg-&gt;locals_min_stack_offset = offset;</span>
<span class="lineNum">    1664 </span><span class="lineCov">   12196898 :                 cfg-&gt;locals_max_stack_offset = offset + locals_stack_size;</span>
<span class="lineNum">    1665 </span><span class="lineCov">   12196898 :         } else {</span>
<span class="lineNum">    1666 </span><span class="lineCov">    2080480 :                 cfg-&gt;locals_min_stack_offset = - (offset + locals_stack_size);</span>
<span class="lineNum">    1667 </span><span class="lineCov">    2080480 :                 cfg-&gt;locals_max_stack_offset = - offset;</span>
<span class="lineNum">    1668 </span>            :         }
<span class="lineNum">    1669 </span>            :                 
<span class="lineNum">    1670 </span><span class="lineCov">  122433642 :         for (i = cfg-&gt;locals_start; i &lt; cfg-&gt;num_varinfo; i++) {</span>
<span class="lineNum">    1671 </span><span class="lineCov">   46944042 :                 if (offsets [i] != -1) {</span>
<span class="lineNum">    1672 </span><span class="lineCov">   32115401 :                         MonoInst *ins = cfg-&gt;varinfo [i];</span>
<span class="lineNum">    1673 </span><span class="lineCov">   32115401 :                         ins-&gt;opcode = OP_REGOFFSET;</span>
<span class="lineNum">    1674 </span><span class="lineCov">   32115401 :                         ins-&gt;inst_basereg = cfg-&gt;frame_reg;</span>
<span class="lineNum">    1675 </span><span class="lineCov">   32115401 :                         if (cfg-&gt;arch.omit_fp)</span>
<span class="lineNum">    1676 </span><span class="lineCov">   11562681 :                                 ins-&gt;inst_offset = (offset + offsets [i]);</span>
<span class="lineNum">    1677 </span>            :                         else
<span class="lineNum">    1678 </span><span class="lineCov">   20552993 :                                 ins-&gt;inst_offset = - (offset + offsets [i]);</span>
<span class="lineNum">    1679 </span>            :                         //printf (&quot;allocated local %d to &quot;, i); mono_print_tree_nl (ins);
<span class="lineNum">    1680 </span><span class="lineCov">   32119229 :                 }</span>
<span class="lineNum">    1681 </span><span class="lineCov">   46932555 :         }</span>
<span class="lineNum">    1682 </span><span class="lineCov">   14279028 :         offset += locals_stack_size;</span>
<span class="lineNum">    1683 </span>            : 
<span class="lineNum">    1684 </span><span class="lineCov">   28481756 :         if (!sig-&gt;pinvoke &amp;&amp; (sig-&gt;call_convention == MONO_CALL_VARARG)) {</span>
<span class="lineNum">    1685 </span><span class="lineCov">         57 :                 g_assert (!cfg-&gt;arch.omit_fp);</span>
<span class="lineNum">    1686 </span><span class="lineCov">         57 :                 g_assert (cinfo-&gt;sig_cookie.storage == ArgOnStack);</span>
<span class="lineNum">    1687 </span><span class="lineCov">         19 :                 cfg-&gt;sig_cookie = cinfo-&gt;sig_cookie.offset + ARGS_OFFSET;</span>
<span class="lineNum">    1688 </span><span class="lineCov">         19 :         }</span>
<span class="lineNum">    1689 </span>            : 
<span class="lineNum">    1690 </span><span class="lineCov">   89194425 :         for (i = 0; i &lt; sig-&gt;param_count + sig-&gt;hasthis; ++i) {</span>
<span class="lineNum">    1691 </span><span class="lineCov">   30330661 :                 ins = cfg-&gt;args [i];</span>
<span class="lineNum">    1692 </span><span class="lineCov">   30330661 :                 if (ins-&gt;opcode != OP_REGVAR) {</span>
<span class="lineNum">    1693 </span><span class="lineCov">   14098252 :                         ArgInfo *ainfo = &amp;cinfo-&gt;args [i];</span>
<span class="lineNum">    1694 </span><span class="lineCov">   14098252 :                         gboolean inreg = TRUE;</span>
<span class="lineNum">    1695 </span>            : 
<span class="lineNum">    1696 </span>            :                         /* FIXME: Allocate volatile arguments to registers */
<span class="lineNum">    1697 </span><span class="lineCov">   14098252 :                         if (ins-&gt;flags &amp; (MONO_INST_VOLATILE|MONO_INST_INDIRECT))</span>
<span class="lineNum">    1698 </span><span class="lineCov">    3003831 :                                 inreg = FALSE;</span>
<span class="lineNum">    1699 </span>            : 
<span class="lineNum">    1700 </span>            :                         /* 
<span class="lineNum">    1701 </span>            :                          * Under AMD64, all registers used to pass arguments to functions
<span class="lineNum">    1702 </span>            :                          * are volatile across calls.
<span class="lineNum">    1703 </span>            :                          * FIXME: Optimize this.
<span class="lineNum">    1704 </span>            :                          */
<span class="lineNum">    1705 </span><span class="lineCov">   23789767 :                         if ((ainfo-&gt;storage == ArgInIReg) || (ainfo-&gt;storage == ArgInFloatSSEReg) || (ainfo-&gt;storage == ArgInDoubleSSEReg) || (ainfo-&gt;storage == ArgValuetypeInReg) || (ainfo-&gt;storage == ArgGSharedVtInReg))</span>
<span class="lineNum">    1706 </span><span class="lineCov">   12767680 :                                 inreg = FALSE;</span>
<span class="lineNum">    1707 </span>            : 
<span class="lineNum">    1708 </span><span class="lineCov">   14084684 :                         ins-&gt;opcode = OP_REGOFFSET;</span>
<span class="lineNum">    1709 </span>            : 
<span class="lineNum">    1710 </span><span class="lineCov">   14084684 :                         switch (ainfo-&gt;storage) {</span>
<span class="lineNum">    1711 </span>            :                         case ArgInIReg:
<span class="lineNum">    1712 </span>            :                         case ArgInFloatSSEReg:
<span class="lineNum">    1713 </span>            :                         case ArgInDoubleSSEReg:
<span class="lineNum">    1714 </span>            :                         case ArgGSharedVtInReg:
<span class="lineNum">    1715 </span><span class="lineCov">   11310099 :                                 if (inreg) {</span>
<span class="lineNum">    1716 </span><span class="lineNoCov">          0 :                                         ins-&gt;opcode = OP_REGVAR;</span>
<span class="lineNum">    1717 </span><span class="lineNoCov">          0 :                                         ins-&gt;dreg = ainfo-&gt;reg;</span>
<span class="lineNum">    1718 </span><span class="lineNoCov">          0 :                                 }</span>
<span class="lineNum">    1719 </span><span class="lineCov">   11311340 :                                 break;</span>
<span class="lineNum">    1720 </span>            :                         case ArgOnStack:
<span class="lineNum">    1721 </span>            :                         case ArgGSharedVtOnStack:
<span class="lineNum">    1722 </span><span class="lineCov">    3979795 :                                 g_assert (!cfg-&gt;arch.omit_fp);</span>
<span class="lineNum">    1723 </span><span class="lineCov">    1326690 :                                 ins-&gt;opcode = OP_REGOFFSET;</span>
<span class="lineNum">    1724 </span><span class="lineCov">    1326690 :                                 ins-&gt;inst_basereg = cfg-&gt;frame_reg;</span>
<span class="lineNum">    1725 </span><span class="lineCov">    1326690 :                                 ins-&gt;inst_offset = ainfo-&gt;offset + ARGS_OFFSET;</span>
<span class="lineNum">    1726 </span><span class="lineCov">    1326690 :                                 break;</span>
<span class="lineNum">    1727 </span>            :                         case ArgValuetypeInReg:
<span class="lineNum">    1728 </span><span class="lineCov">    1451480 :                                 break;</span>
<span class="lineNum">    1729 </span>            :                         case ArgValuetypeAddrInIReg:
<span class="lineNum">    1730 </span>            :                         case ArgValuetypeAddrOnStack: {
<span class="lineNum">    1731 </span>            :                                 MonoInst *indir;
<span class="lineNum">    1732 </span><span class="lineNoCov">          0 :                                 g_assert (!cfg-&gt;arch.omit_fp);</span>
<span class="lineNum">    1733 </span><span class="lineNoCov">          0 :                                 g_assert (ainfo-&gt;storage == ArgValuetypeAddrInIReg || (ainfo-&gt;storage == ArgValuetypeAddrOnStack &amp;&amp; ainfo-&gt;pair_storage [0] == ArgNone));</span>
<span class="lineNum">    1734 </span><span class="lineNoCov">          0 :                                 MONO_INST_NEW (cfg, indir, 0);</span>
<span class="lineNum">    1735 </span>            : 
<span class="lineNum">    1736 </span><span class="lineNoCov">          0 :                                 indir-&gt;opcode = OP_REGOFFSET;</span>
<span class="lineNum">    1737 </span><span class="lineNoCov">          0 :                                 if (ainfo-&gt;pair_storage [0] == ArgInIReg) {</span>
<span class="lineNum">    1738 </span><span class="lineNoCov">          0 :                                         indir-&gt;inst_basereg = cfg-&gt;frame_reg;</span>
<span class="lineNum">    1739 </span><span class="lineNoCov">          0 :                                         offset = ALIGN_TO (offset, sizeof (gpointer));</span>
<span class="lineNum">    1740 </span><span class="lineNoCov">          0 :                                         offset += (sizeof (gpointer));</span>
<span class="lineNum">    1741 </span><span class="lineNoCov">          0 :                                         indir-&gt;inst_offset = - offset;</span>
<span class="lineNum">    1742 </span><span class="lineNoCov">          0 :                                 }</span>
<span class="lineNum">    1743 </span>            :                                 else {
<span class="lineNum">    1744 </span><span class="lineNoCov">          0 :                                         indir-&gt;inst_basereg = cfg-&gt;frame_reg;</span>
<span class="lineNum">    1745 </span><span class="lineNoCov">          0 :                                         indir-&gt;inst_offset = ainfo-&gt;offset + ARGS_OFFSET;</span>
<span class="lineNum">    1746 </span>            :                                 }
<span class="lineNum">    1747 </span>            :                                 
<span class="lineNum">    1748 </span><span class="lineNoCov">          0 :                                 ins-&gt;opcode = OP_VTARG_ADDR;</span>
<span class="lineNum">    1749 </span><span class="lineNoCov">          0 :                                 ins-&gt;inst_left = indir;</span>
<span class="lineNum">    1750 </span>            :                                 
<span class="lineNum">    1751 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    1752 </span>            :                         }
<span class="lineNum">    1753 </span>            :                         default:
<span class="lineNum">    1754 </span><span class="lineNoCov">          0 :                                 NOT_IMPLEMENTED;</span>
<span class="lineNum">    1755 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    1756 </span>            : 
<span class="lineNum">    1757 </span><span class="lineCov">   65639987 :                         if (!inreg &amp;&amp; (ainfo-&gt;storage != ArgOnStack) &amp;&amp; (ainfo-&gt;storage != ArgValuetypeAddrInIReg) &amp;&amp; (ainfo-&gt;storage != ArgValuetypeAddrOnStack) &amp;&amp; (ainfo-&gt;storage != ArgGSharedVtOnStack)) {</span>
<span class="lineNum">    1758 </span><span class="lineCov">   12771771 :                                 ins-&gt;opcode = OP_REGOFFSET;</span>
<span class="lineNum">    1759 </span><span class="lineCov">   12771771 :                                 ins-&gt;inst_basereg = cfg-&gt;frame_reg;</span>
<span class="lineNum">    1760 </span>            :                                 /* These arguments are saved to the stack in the prolog */
<span class="lineNum">    1761 </span><span class="lineCov">   12771771 :                                 offset = ALIGN_TO (offset, sizeof(mgreg_t));</span>
<span class="lineNum">    1762 </span><span class="lineCov">   12771771 :                                 if (cfg-&gt;arch.omit_fp) {</span>
<span class="lineNum">    1763 </span><span class="lineCov">    9139292 :                                         ins-&gt;inst_offset = offset;</span>
<span class="lineNum">    1764 </span><span class="lineCov">   27421744 :                                         offset += (ainfo-&gt;storage == ArgValuetypeInReg) ? ainfo-&gt;nregs * sizeof (mgreg_t) : sizeof (mgreg_t);</span>
<span class="lineNum">    1765 </span>            :                                         // Arguments are yet supported by the stack map creation code
<span class="lineNum">    1766 </span>            :                                         //cfg-&gt;locals_max_stack_offset = MAX (cfg-&gt;locals_max_stack_offset, offset);
<span class="lineNum">    1767 </span><span class="lineCov">    9141999 :                                 } else {</span>
<span class="lineNum">    1768 </span><span class="lineCov">   10892516 :                                         offset += (ainfo-&gt;storage == ArgValuetypeInReg) ? ainfo-&gt;nregs * sizeof (mgreg_t) : sizeof (mgreg_t);</span>
<span class="lineNum">    1769 </span><span class="lineCov">    3631586 :                                         ins-&gt;inst_offset = - offset;</span>
<span class="lineNum">    1770 </span>            :                                         //cfg-&gt;locals_min_stack_offset = MIN (cfg-&gt;locals_min_stack_offset, offset);
<span class="lineNum">    1771 </span>            :                                 }
<span class="lineNum">    1772 </span><span class="lineCov">   12772436 :                         }</span>
<span class="lineNum">    1773 </span><span class="lineCov">   14099296 :                 }</span>
<span class="lineNum">    1774 </span><span class="lineCov">   30317830 :         }</span>
<span class="lineNum">    1775 </span>            : 
<span class="lineNum">    1776 </span><span class="lineCov">   14279782 :         cfg-&gt;stack_offset = offset;</span>
<span class="lineNum">    1777 </span><span class="lineCov">   28559079 : }</span>
<a name="1778"><span class="lineNum">    1778 </span>            : </a>
<span class="lineNum">    1779 </span>            : void
<span class="lineNum">    1780 </span>            : mono_arch_create_vars (MonoCompile *cfg)
<span class="lineNum">    1781 </span>            : {
<span class="lineNum">    1782 </span>            :         MonoMethodSignature *sig;
<span class="lineNum">    1783 </span>            :         CallInfo *cinfo;
<span class="lineNum">    1784 </span>            :         MonoType *sig_ret;
<span class="lineNum">    1785 </span>            : 
<span class="lineNum">    1786 </span><span class="lineCov">   14399611 :         sig = mono_method_signature (cfg-&gt;method);</span>
<span class="lineNum">    1787 </span>            : 
<span class="lineNum">    1788 </span><span class="lineCov">   14399611 :         if (!cfg-&gt;arch.cinfo)</span>
<span class="lineNum">    1789 </span><span class="lineCov">   14399704 :                 cfg-&gt;arch.cinfo = get_call_info (cfg-&gt;mempool, sig);</span>
<span class="lineNum">    1790 </span><span class="lineCov">   14399193 :         cinfo = (CallInfo *)cfg-&gt;arch.cinfo;</span>
<span class="lineNum">    1791 </span>            : 
<span class="lineNum">    1792 </span><span class="lineCov">   14399193 :         if (cinfo-&gt;ret.storage == ArgValuetypeInReg)</span>
<span class="lineNum">    1793 </span><span class="lineCov">     798171 :                 cfg-&gt;ret_var_is_local = TRUE;</span>
<span class="lineNum">    1794 </span>            : 
<span class="lineNum">    1795 </span><span class="lineCov">   14399257 :         sig_ret = mini_get_underlying_type (sig-&gt;ret);</span>
<span class="lineNum">    1796 </span><span class="lineCov">   28315914 :         if (cinfo-&gt;ret.storage == ArgValuetypeAddrInIReg || cinfo-&gt;ret.storage == ArgGsharedvtVariableInReg) {</span>
<span class="lineNum">    1797 </span><span class="lineCov">     483410 :                 cfg-&gt;vret_addr = mono_compile_create_var (cfg, &amp;mono_defaults.int_class-&gt;byval_arg, OP_ARG);</span>
<span class="lineNum">    1798 </span><span class="lineCov">     483410 :                 if (G_UNLIKELY (cfg-&gt;verbose_level &gt; 1)) {</span>
<span class="lineNum">    1799 </span><span class="lineCov">      12207 :                         printf (&quot;vret_addr = &quot;);</span>
<span class="lineNum">    1800 </span><span class="lineCov">      12207 :                         mono_print_ins (cfg-&gt;vret_addr);</span>
<span class="lineNum">    1801 </span><span class="lineCov">      12207 :                 }</span>
<span class="lineNum">    1802 </span><span class="lineCov">     483374 :         }</span>
<span class="lineNum">    1803 </span>            : 
<span class="lineNum">    1804 </span><span class="lineCov">   14398895 :         if (cfg-&gt;gen_sdb_seq_points) {</span>
<span class="lineNum">    1805 </span>            :                 MonoInst *ins;
<span class="lineNum">    1806 </span>            : 
<span class="lineNum">    1807 </span><span class="lineNoCov">          0 :                 if (cfg-&gt;compile_aot) {</span>
<span class="lineNum">    1808 </span><span class="lineNoCov">          0 :                         MonoInst *ins = mono_compile_create_var (cfg, &amp;mono_defaults.int_class-&gt;byval_arg, OP_LOCAL);</span>
<span class="lineNum">    1809 </span><span class="lineNoCov">          0 :                         ins-&gt;flags |= MONO_INST_VOLATILE;</span>
<span class="lineNum">    1810 </span><span class="lineNoCov">          0 :                         cfg-&gt;arch.seq_point_info_var = ins;</span>
<span class="lineNum">    1811 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1812 </span><span class="lineNoCov">          0 :                 ins = mono_compile_create_var (cfg, &amp;mono_defaults.int_class-&gt;byval_arg, OP_LOCAL);</span>
<span class="lineNum">    1813 </span><span class="lineNoCov">          0 :                 ins-&gt;flags |= MONO_INST_VOLATILE;</span>
<span class="lineNum">    1814 </span><span class="lineNoCov">          0 :                 cfg-&gt;arch.ss_tramp_var = ins;</span>
<span class="lineNum">    1815 </span>            : 
<span class="lineNum">    1816 </span><span class="lineNoCov">          0 :                 ins = mono_compile_create_var (cfg, &amp;mono_defaults.int_class-&gt;byval_arg, OP_LOCAL);</span>
<span class="lineNum">    1817 </span><span class="lineNoCov">          0 :                 ins-&gt;flags |= MONO_INST_VOLATILE;</span>
<span class="lineNum">    1818 </span><span class="lineNoCov">          0 :                 cfg-&gt;arch.bp_tramp_var = ins;</span>
<span class="lineNum">    1819 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1820 </span>            : 
<span class="lineNum">    1821 </span><span class="lineCov">   14398130 :         if (cfg-&gt;method-&gt;save_lmf)</span>
<span class="lineNum">    1822 </span><span class="lineCov">     279730 :                 cfg-&gt;create_lmf_var = TRUE;</span>
<span class="lineNum">    1823 </span>            : 
<span class="lineNum">    1824 </span><span class="lineCov">   14399918 :         if (cfg-&gt;method-&gt;save_lmf) {</span>
<span class="lineNum">    1825 </span><span class="lineCov">     279735 :                 cfg-&gt;lmf_ir = TRUE;</span>
<span class="lineNum">    1826 </span>            : #if !defined(TARGET_WIN32)
<span class="lineNum">    1827 </span>            :                 if (!optimize_for_xen)
<span class="lineNum">    1828 </span><span class="lineCov">     279735 :                         cfg-&gt;lmf_ir_mono_lmf = TRUE;</span>
<span class="lineNum">    1829 </span>            : #endif
<span class="lineNum">    1830 </span><span class="lineCov">     279735 :         }</span>
<span class="lineNum">    1831 </span><span class="lineCov">   14399772 : }</span>
<a name="1832"><span class="lineNum">    1832 </span>            : </a>
<span class="lineNum">    1833 </span>            : static void
<span class="lineNum">    1834 </span>            : add_outarg_reg (MonoCompile *cfg, MonoCallInst *call, ArgStorage storage, int reg, MonoInst *tree)
<span class="lineNum">    1835 </span>            : {
<span class="lineNum">    1836 </span>            :         MonoInst *ins;
<span class="lineNum">    1837 </span>            : 
<span class="lineNum">    1838 </span><span class="lineCov">  134392504 :         switch (storage) {</span>
<span class="lineNum">    1839 </span>            :         case ArgInIReg:
<span class="lineNum">    1840 </span><span class="lineCov">  536956401 :                 MONO_INST_NEW (cfg, ins, OP_MOVE);</span>
<span class="lineNum">    1841 </span><span class="lineCov">  134228772 :                 ins-&gt;dreg = mono_alloc_ireg_copy (cfg, tree-&gt;dreg);</span>
<span class="lineNum">    1842 </span><span class="lineCov">  134228772 :                 ins-&gt;sreg1 = tree-&gt;dreg;</span>
<span class="lineNum">    1843 </span><span class="lineCov">  536978614 :                 MONO_ADD_INS (cfg-&gt;cbb, ins);</span>
<span class="lineNum">    1844 </span><span class="lineCov">  134250637 :                 mono_call_inst_add_outarg_reg (cfg, call, ins-&gt;dreg, reg, FALSE);</span>
<span class="lineNum">    1845 </span><span class="lineCov">  134250637 :                 break;</span>
<span class="lineNum">    1846 </span>            :         case ArgInFloatSSEReg:
<span class="lineNum">    1847 </span><span class="lineCov">     415796 :                 MONO_INST_NEW (cfg, ins, OP_AMD64_SET_XMMREG_R4);</span>
<span class="lineNum">    1848 </span><span class="lineCov">     103949 :                 ins-&gt;dreg = mono_alloc_freg (cfg);</span>
<span class="lineNum">    1849 </span><span class="lineCov">     103949 :                 ins-&gt;sreg1 = tree-&gt;dreg;</span>
<span class="lineNum">    1850 </span><span class="lineCov">     415796 :                 MONO_ADD_INS (cfg-&gt;cbb, ins);</span>
<span class="lineNum">    1851 </span>            : 
<span class="lineNum">    1852 </span><span class="lineCov">     103949 :                 mono_call_inst_add_outarg_reg (cfg, call, ins-&gt;dreg, reg, TRUE);</span>
<span class="lineNum">    1853 </span><span class="lineCov">     103949 :                 break;</span>
<span class="lineNum">    1854 </span>            :         case ArgInDoubleSSEReg:
<span class="lineNum">    1855 </span><span class="lineCov">     183274 :                 MONO_INST_NEW (cfg, ins, OP_FMOVE);</span>
<span class="lineNum">    1856 </span><span class="lineCov">      45819 :                 ins-&gt;dreg = mono_alloc_freg (cfg);</span>
<span class="lineNum">    1857 </span><span class="lineCov">      45819 :                 ins-&gt;sreg1 = tree-&gt;dreg;</span>
<span class="lineNum">    1858 </span><span class="lineCov">     183278 :                 MONO_ADD_INS (cfg-&gt;cbb, ins);</span>
<span class="lineNum">    1859 </span>            : 
<span class="lineNum">    1860 </span><span class="lineCov">      45819 :                 mono_call_inst_add_outarg_reg (cfg, call, ins-&gt;dreg, reg, TRUE);</span>
<span class="lineNum">    1861 </span>            : 
<span class="lineNum">    1862 </span><span class="lineCov">      45819 :                 break;</span>
<span class="lineNum">    1863 </span>            :         default:
<span class="lineNum">    1864 </span><span class="lineNoCov">          0 :                 g_assert_not_reached ();</span>
<span class="lineNum">    1865 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1866 </span><span class="lineCov">  134434342 : }</span>
<a name="1867"><span class="lineNum">    1867 </span>            : </a>
<span class="lineNum">    1868 </span>            : static int
<span class="lineNum">    1869 </span>            : arg_storage_to_load_membase (ArgStorage storage)
<span class="lineNum">    1870 </span>            : {
<span class="lineNum">    1871 </span><span class="lineCov">    5405412 :         switch (storage) {</span>
<span class="lineNum">    1872 </span>            :         case ArgInIReg:
<span class="lineNum">    1873 </span>            : #if defined(__mono_ilp32__)
<span class="lineNum">    1874 </span>            :                 return OP_LOADI8_MEMBASE;
<span class="lineNum">    1875 </span>            : #else
<span class="lineNum">    1876 </span><span class="lineCov">    5407378 :                 return OP_LOAD_MEMBASE;</span>
<span class="lineNum">    1877 </span>            : #endif
<span class="lineNum">    1878 </span>            :         case ArgInDoubleSSEReg:
<span class="lineNum">    1879 </span><span class="lineCov">         42 :                 return OP_LOADR8_MEMBASE;</span>
<span class="lineNum">    1880 </span>            :         case ArgInFloatSSEReg:
<span class="lineNum">    1881 </span><span class="lineCov">          4 :                 return OP_LOADR4_MEMBASE;</span>
<span class="lineNum">    1882 </span>            :         default:
<span class="lineNum">    1883 </span><span class="lineNoCov">          0 :                 g_assert_not_reached ();</span>
<span class="lineNum">    1884 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1885 </span>            : 
<span class="lineNum">    1886 </span><span class="lineNoCov">          0 :         return -1;</span>
<span class="lineNum">    1887 </span><span class="lineCov">    5407747 : }</span>
<a name="1888"><span class="lineNum">    1888 </span>            : </a>
<span class="lineNum">    1889 </span>            : static void
<span class="lineNum">    1890 </span>            : emit_sig_cookie (MonoCompile *cfg, MonoCallInst *call, CallInfo *cinfo)
<span class="lineNum">    1891 </span>            : {
<span class="lineNum">    1892 </span>            :         MonoMethodSignature *tmp_sig;
<span class="lineNum">    1893 </span>            :         int sig_reg;
<span class="lineNum">    1894 </span>            : 
<span class="lineNum">    1895 </span><span class="lineCov">         20 :         if (call-&gt;tail_call)</span>
<span class="lineNum">    1896 </span><span class="lineNoCov">          0 :                 NOT_IMPLEMENTED;</span>
<span class="lineNum">    1897 </span>            : 
<span class="lineNum">    1898 </span><span class="lineCov">         60 :         g_assert (cinfo-&gt;sig_cookie.storage == ArgOnStack);</span>
<span class="lineNum">    1899 </span>            :                         
<span class="lineNum">    1900 </span>            :         /*
<span class="lineNum">    1901 </span>            :          * mono_ArgIterator_Setup assumes the signature cookie is 
<span class="lineNum">    1902 </span>            :          * passed first and all the arguments which were before it are
<span class="lineNum">    1903 </span>            :          * passed on the stack after the signature. So compensate by 
<span class="lineNum">    1904 </span>            :          * passing a different signature.
<span class="lineNum">    1905 </span>            :          */
<span class="lineNum">    1906 </span><span class="lineCov">         20 :         tmp_sig = mono_metadata_signature_dup_full (cfg-&gt;method-&gt;klass-&gt;image, call-&gt;signature);</span>
<span class="lineNum">    1907 </span><span class="lineCov">         20 :         tmp_sig-&gt;param_count -= call-&gt;signature-&gt;sentinelpos;</span>
<span class="lineNum">    1908 </span><span class="lineCov">         20 :         tmp_sig-&gt;sentinelpos = 0;</span>
<span class="lineNum">    1909 </span><span class="lineCov">         20 :         memcpy (tmp_sig-&gt;params, call-&gt;signature-&gt;params + call-&gt;signature-&gt;sentinelpos, tmp_sig-&gt;param_count * sizeof (MonoType*));</span>
<span class="lineNum">    1910 </span>            : 
<span class="lineNum">    1911 </span><span class="lineCov">         20 :         sig_reg = mono_alloc_ireg (cfg);</span>
<span class="lineNum">    1912 </span><span class="lineCov">        200 :         MONO_EMIT_NEW_SIGNATURECONST (cfg, sig_reg, tmp_sig);</span>
<span class="lineNum">    1913 </span>            : 
<span class="lineNum">    1914 </span><span class="lineCov">        200 :         MONO_EMIT_NEW_STORE_MEMBASE (cfg, OP_STORE_MEMBASE_REG, AMD64_RSP, cinfo-&gt;sig_cookie.offset, sig_reg);</span>
<span class="lineNum">    1915 </span><span class="lineCov">         20 : }</span>
<span class="lineNum">    1916 </span>            : 
<a name="1917"><span class="lineNum">    1917 </span>            : #ifdef ENABLE_LLVM</a>
<span class="lineNum">    1918 </span>            : static inline LLVMArgStorage
<span class="lineNum">    1919 </span>            : arg_storage_to_llvm_arg_storage (MonoCompile *cfg, ArgStorage storage)
<span class="lineNum">    1920 </span>            : {
<span class="lineNum">    1921 </span><span class="lineCov">      23088 :         switch (storage) {</span>
<span class="lineNum">    1922 </span>            :         case ArgInIReg:
<span class="lineNum">    1923 </span><span class="lineCov">      16369 :                 return LLVMArgInIReg;</span>
<span class="lineNum">    1924 </span>            :         case ArgNone:
<span class="lineNum">    1925 </span><span class="lineCov">       6719 :                 return LLVMArgNone;</span>
<span class="lineNum">    1926 </span>            :         case ArgGSharedVtInReg:
<span class="lineNum">    1927 </span>            :         case ArgGSharedVtOnStack:
<span class="lineNum">    1928 </span><span class="lineNoCov">          0 :                 return LLVMArgGSharedVt;</span>
<span class="lineNum">    1929 </span>            :         default:
<span class="lineNum">    1930 </span><span class="lineNoCov">          0 :                 g_assert_not_reached ();</span>
<span class="lineNum">    1931 </span><span class="lineNoCov">          0 :                 return LLVMArgNone;</span>
<span class="lineNum">    1932 </span>            :         }
<span class="lineNum">    1933 </span><span class="lineCov">      23088 : }</span>
<a name="1934"><span class="lineNum">    1934 </span>            : </a>
<span class="lineNum">    1935 </span>            : LLVMCallInfo*
<span class="lineNum">    1936 </span>            : mono_arch_get_llvm_call_info (MonoCompile *cfg, MonoMethodSignature *sig)
<span class="lineNum">    1937 </span>            : {
<span class="lineNum">    1938 </span>            :         int i, n;
<span class="lineNum">    1939 </span>            :         CallInfo *cinfo;
<span class="lineNum">    1940 </span>            :         ArgInfo *ainfo;
<span class="lineNum">    1941 </span>            :         int j;
<span class="lineNum">    1942 </span>            :         LLVMCallInfo *linfo;
<span class="lineNum">    1943 </span>            :         MonoType *t, *sig_ret;
<span class="lineNum">    1944 </span>            : 
<span class="lineNum">    1945 </span><span class="lineCov">     648645 :         n = sig-&gt;param_count + sig-&gt;hasthis;</span>
<span class="lineNum">    1946 </span><span class="lineCov">     648645 :         sig_ret = mini_get_underlying_type (sig-&gt;ret);</span>
<span class="lineNum">    1947 </span>            : 
<span class="lineNum">    1948 </span><span class="lineCov">     648645 :         cinfo = get_call_info (cfg-&gt;mempool, sig);</span>
<span class="lineNum">    1949 </span>            : 
<span class="lineNum">    1950 </span><span class="lineCov">     648645 :         linfo = mono_mempool_alloc0 (cfg-&gt;mempool, sizeof (LLVMCallInfo) + (sizeof (LLVMArgInfo) * n));</span>
<span class="lineNum">    1951 </span>            : 
<span class="lineNum">    1952 </span>            :         /*
<span class="lineNum">    1953 </span>            :          * LLVM always uses the native ABI while we use our own ABI, the
<span class="lineNum">    1954 </span>            :          * only difference is the handling of vtypes:
<span class="lineNum">    1955 </span>            :          * - we only pass/receive them in registers in some cases, and only 
<span class="lineNum">    1956 </span>            :          *   in 1 or 2 integer registers.
<span class="lineNum">    1957 </span>            :          */
<span class="lineNum">    1958 </span><span class="lineCov">     648645 :         switch (cinfo-&gt;ret.storage) {</span>
<span class="lineNum">    1959 </span>            :         case ArgNone:
<span class="lineNum">    1960 </span><span class="lineNoCov">          0 :                 linfo-&gt;ret.storage = LLVMArgNone;</span>
<span class="lineNum">    1961 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1962 </span>            :         case ArgInIReg:
<span class="lineNum">    1963 </span>            :         case ArgInFloatSSEReg:
<span class="lineNum">    1964 </span>            :         case ArgInDoubleSSEReg:
<span class="lineNum">    1965 </span><span class="lineCov">     643611 :                 linfo-&gt;ret.storage = LLVMArgNormal;</span>
<span class="lineNum">    1966 </span><span class="lineCov">     643611 :                 break;</span>
<span class="lineNum">    1967 </span>            :         case ArgValuetypeInReg: {
<span class="lineNum">    1968 </span><span class="lineCov">       2594 :                 ainfo = &amp;cinfo-&gt;ret;</span>
<span class="lineNum">    1969 </span>            : 
<span class="lineNum">    1970 </span><span class="lineCov">       2594 :                 if (sig-&gt;pinvoke &amp;&amp;</span>
<span class="lineNum">    1971 </span><span class="lineNoCov">          0 :                         (ainfo-&gt;pair_storage [0] == ArgInFloatSSEReg || ainfo-&gt;pair_storage [0] == ArgInDoubleSSEReg ||</span>
<span class="lineNum">    1972 </span><span class="lineNoCov">          0 :                          ainfo-&gt;pair_storage [1] == ArgInFloatSSEReg || ainfo-&gt;pair_storage [1] == ArgInDoubleSSEReg)) {</span>
<span class="lineNum">    1973 </span><span class="lineNoCov">          0 :                         cfg-&gt;exception_message = g_strdup (&quot;pinvoke + vtype ret&quot;);</span>
<span class="lineNum">    1974 </span><span class="lineNoCov">          0 :                         cfg-&gt;disable_llvm = TRUE;</span>
<span class="lineNum">    1975 </span><span class="lineNoCov">          0 :                         return linfo;</span>
<span class="lineNum">    1976 </span>            :                 }
<span class="lineNum">    1977 </span>            : 
<span class="lineNum">    1978 </span><span class="lineCov">       2594 :                 linfo-&gt;ret.storage = LLVMArgVtypeInReg;</span>
<span class="lineNum">    1979 </span><span class="lineCov">      15564 :                 for (j = 0; j &lt; 2; ++j)</span>
<span class="lineNum">    1980 </span><span class="lineCov">       5188 :                         linfo-&gt;ret.pair_storage [j] = arg_storage_to_llvm_arg_storage (cfg, ainfo-&gt;pair_storage [j]);</span>
<span class="lineNum">    1981 </span><span class="lineCov">       2594 :                 break;</span>
<span class="lineNum">    1982 </span>            :         }
<span class="lineNum">    1983 </span>            :         case ArgValuetypeAddrInIReg:
<span class="lineNum">    1984 </span>            :         case ArgGsharedvtVariableInReg:
<span class="lineNum">    1985 </span>            :                 /* Vtype returned using a hidden argument */
<span class="lineNum">    1986 </span><span class="lineCov">       2560 :                 linfo-&gt;ret.storage = LLVMArgVtypeRetAddr;</span>
<span class="lineNum">    1987 </span><span class="lineCov">       2560 :                 linfo-&gt;vret_arg_index = cinfo-&gt;vret_arg_index;</span>
<span class="lineNum">    1988 </span><span class="lineCov">       2560 :                 break;</span>
<span class="lineNum">    1989 </span>            :         default:
<span class="lineNum">    1990 </span><span class="lineNoCov">          0 :                 g_assert_not_reached ();</span>
<span class="lineNum">    1991 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1992 </span>            :         }
<span class="lineNum">    1993 </span>            : 
<span class="lineNum">    1994 </span><span class="lineCov">    3811764 :         for (i = 0; i &lt; n; ++i) {</span>
<span class="lineNum">    1995 </span><span class="lineCov">    1257118 :                 ainfo = cinfo-&gt;args + i;</span>
<span class="lineNum">    1996 </span>            : 
<span class="lineNum">    1997 </span><span class="lineCov">    1257118 :                 if (i &gt;= sig-&gt;hasthis)</span>
<span class="lineNum">    1998 </span><span class="lineCov">     934386 :                         t = sig-&gt;params [i - sig-&gt;hasthis];</span>
<span class="lineNum">    1999 </span>            :                 else
<span class="lineNum">    2000 </span><span class="lineCov">     322733 :                         t = &amp;mono_defaults.int_class-&gt;byval_arg;</span>
<span class="lineNum">    2001 </span><span class="lineCov">    1257096 :                 t = mini_type_get_underlying_type (t);</span>
<span class="lineNum">    2002 </span>            : 
<span class="lineNum">    2003 </span><span class="lineCov">    1257096 :                 linfo-&gt;args [i].storage = LLVMArgNone;</span>
<span class="lineNum">    2004 </span>            : 
<span class="lineNum">    2005 </span><span class="lineCov">    1257096 :                 switch (ainfo-&gt;storage) {</span>
<span class="lineNum">    2006 </span>            :                 case ArgInIReg:
<span class="lineNum">    2007 </span><span class="lineCov">    1230842 :                         linfo-&gt;args [i].storage = LLVMArgNormal;</span>
<span class="lineNum">    2008 </span><span class="lineCov">    1230842 :                         break;</span>
<span class="lineNum">    2009 </span>            :                 case ArgInDoubleSSEReg:
<span class="lineNum">    2010 </span>            :                 case ArgInFloatSSEReg:
<span class="lineNum">    2011 </span><span class="lineCov">        854 :                         linfo-&gt;args [i].storage = LLVMArgNormal;</span>
<span class="lineNum">    2012 </span><span class="lineCov">        854 :                         break;</span>
<span class="lineNum">    2013 </span>            :                 case ArgOnStack:
<span class="lineNum">    2014 </span><span class="lineCov">      16471 :                         if (MONO_TYPE_ISSTRUCT (t))</span>
<span class="lineNum">    2015 </span><span class="lineCov">        885 :                                 linfo-&gt;args [i].storage = LLVMArgVtypeByVal;</span>
<span class="lineNum">    2016 </span>            :                         else
<span class="lineNum">    2017 </span><span class="lineCov">      15586 :                                 linfo-&gt;args [i].storage = LLVMArgNormal;</span>
<span class="lineNum">    2018 </span><span class="lineCov">      16471 :                         break;</span>
<span class="lineNum">    2019 </span>            :                 case ArgValuetypeInReg:
<span class="lineNum">    2020 </span><span class="lineCov">       8950 :                         if (sig-&gt;pinvoke &amp;&amp;</span>
<span class="lineNum">    2021 </span><span class="lineNoCov">          0 :                                 (ainfo-&gt;pair_storage [0] == ArgInFloatSSEReg || ainfo-&gt;pair_storage [0] == ArgInDoubleSSEReg ||</span>
<span class="lineNum">    2022 </span><span class="lineNoCov">          0 :                                  ainfo-&gt;pair_storage [1] == ArgInFloatSSEReg || ainfo-&gt;pair_storage [1] == ArgInDoubleSSEReg)) {</span>
<span class="lineNum">    2023 </span><span class="lineNoCov">          0 :                                 cfg-&gt;exception_message = g_strdup (&quot;pinvoke + vtypes&quot;);</span>
<span class="lineNum">    2024 </span><span class="lineNoCov">          0 :                                 cfg-&gt;disable_llvm = TRUE;</span>
<span class="lineNum">    2025 </span><span class="lineNoCov">          0 :                                 return linfo;</span>
<span class="lineNum">    2026 </span>            :                         }
<span class="lineNum">    2027 </span>            : 
<span class="lineNum">    2028 </span><span class="lineCov">       8950 :                         linfo-&gt;args [i].storage = LLVMArgVtypeInReg;</span>
<span class="lineNum">    2029 </span><span class="lineCov">      53700 :                         for (j = 0; j &lt; 2; ++j)</span>
<span class="lineNum">    2030 </span><span class="lineCov">      17900 :                                 linfo-&gt;args [i].pair_storage [j] = arg_storage_to_llvm_arg_storage (cfg, ainfo-&gt;pair_storage [j]);</span>
<span class="lineNum">    2031 </span><span class="lineCov">       8950 :                         break;</span>
<span class="lineNum">    2032 </span>            :                 case ArgGSharedVtInReg:
<span class="lineNum">    2033 </span>            :                 case ArgGSharedVtOnStack:
<span class="lineNum">    2034 </span><span class="lineNoCov">          0 :                         linfo-&gt;args [i].storage = LLVMArgGSharedVt;</span>
<span class="lineNum">    2035 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2036 </span>            :                 default:
<span class="lineNum">    2037 </span><span class="lineNoCov">          0 :                         cfg-&gt;exception_message = g_strdup (&quot;ainfo-&gt;storage&quot;);</span>
<span class="lineNum">    2038 </span><span class="lineNoCov">          0 :                         cfg-&gt;disable_llvm = TRUE;</span>
<span class="lineNum">    2039 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2040 </span>            :                 }
<span class="lineNum">    2041 </span><span class="lineCov">    1257117 :         }</span>
<span class="lineNum">    2042 </span>            : 
<span class="lineNum">    2043 </span><span class="lineCov">     648766 :         return linfo;</span>
<span class="lineNum">    2044 </span><span class="lineCov">     648766 : }</span>
<span class="lineNum">    2045 </span>            : #endif
<a name="2046"><span class="lineNum">    2046 </span>            : </a>
<span class="lineNum">    2047 </span>            : void
<span class="lineNum">    2048 </span>            : mono_arch_emit_call (MonoCompile *cfg, MonoCallInst *call)
<span class="lineNum">    2049 </span>            : {
<span class="lineNum">    2050 </span>            :         MonoInst *arg, *in;
<span class="lineNum">    2051 </span>            :         MonoMethodSignature *sig;
<span class="lineNum">    2052 </span>            :         MonoType *sig_ret;
<span class="lineNum">    2053 </span>            :         int i, n;
<span class="lineNum">    2054 </span>            :         CallInfo *cinfo;
<span class="lineNum">    2055 </span>            :         ArgInfo *ainfo;
<span class="lineNum">    2056 </span>            : 
<span class="lineNum">    2057 </span><span class="lineCov">   68994414 :         sig = call-&gt;signature;</span>
<span class="lineNum">    2058 </span><span class="lineCov">   68994414 :         n = sig-&gt;param_count + sig-&gt;hasthis;</span>
<span class="lineNum">    2059 </span>            : 
<span class="lineNum">    2060 </span><span class="lineCov">   68994414 :         cinfo = get_call_info (cfg-&gt;mempool, sig);</span>
<span class="lineNum">    2061 </span>            : 
<span class="lineNum">    2062 </span><span class="lineCov">   68994414 :         sig_ret = sig-&gt;ret;</span>
<span class="lineNum">    2063 </span>            : 
<span class="lineNum">    2064 </span><span class="lineCov">   68994414 :         if (COMPILE_LLVM (cfg)) {</span>
<span class="lineNum">    2065 </span>            :                 /* We shouldn't be called in the llvm case */
<span class="lineNum">    2066 </span><span class="lineCov">          1 :                 cfg-&gt;disable_llvm = TRUE;</span>
<span class="lineNum">    2067 </span><span class="lineCov">          1 :                 return;</span>
<span class="lineNum">    2068 </span>            :         }
<span class="lineNum">    2069 </span>            : 
<span class="lineNum">    2070 </span>            :         /* 
<span class="lineNum">    2071 </span>            :          * Emit all arguments which are passed on the stack to prevent register
<span class="lineNum">    2072 </span>            :          * allocation problems.
<span class="lineNum">    2073 </span>            :          */
<span class="lineNum">    2074 </span><span class="lineCov">  413298949 :         for (i = 0; i &lt; n; ++i) {</span>
<span class="lineNum">    2075 </span>            :                 MonoType *t;
<span class="lineNum">    2076 </span><span class="lineCov">  137672302 :                 ainfo = cinfo-&gt;args + i;</span>
<span class="lineNum">    2077 </span>            : 
<span class="lineNum">    2078 </span><span class="lineCov">  137672302 :                 in = call-&gt;args [i];</span>
<span class="lineNum">    2079 </span>            : 
<span class="lineNum">    2080 </span><span class="lineCov">  224227914 :                 if (sig-&gt;hasthis &amp;&amp; i == 0)</span>
<span class="lineNum">    2081 </span><span class="lineCov">   40499369 :                         t = &amp;mono_defaults.object_class-&gt;byval_arg;</span>
<span class="lineNum">    2082 </span>            :                 else
<span class="lineNum">    2083 </span><span class="lineCov">   97191271 :                         t = sig-&gt;params [i - sig-&gt;hasthis];</span>
<span class="lineNum">    2084 </span>            : 
<span class="lineNum">    2085 </span><span class="lineCov">  137678066 :                 t = mini_get_underlying_type (t);</span>
<span class="lineNum">    2086 </span>            :                 //XXX what about ArgGSharedVtOnStack here?
<span class="lineNum">    2087 </span><span class="lineCov">  144091682 :                 if (ainfo-&gt;storage == ArgOnStack &amp;&amp; !MONO_TYPE_ISSTRUCT (t) &amp;&amp; !call-&gt;tail_call) {</span>
<span class="lineNum">    2088 </span><span class="lineCov">    2438076 :                         if (!t-&gt;byref) {</span>
<span class="lineNum">    2089 </span><span class="lineCov">    2437916 :                                 if (t-&gt;type == MONO_TYPE_R4)</span>
<span class="lineNum">    2090 </span><span class="lineCov">       2266 :                                         MONO_EMIT_NEW_STORE_MEMBASE (cfg, OP_STORER4_MEMBASE_REG, AMD64_RSP, ainfo-&gt;offset, in-&gt;dreg);</span>
<span class="lineNum">    2091 </span><span class="lineCov">    2437635 :                                 else if (t-&gt;type == MONO_TYPE_R8)</span>
<span class="lineNum">    2092 </span><span class="lineCov">        330 :                                         MONO_EMIT_NEW_STORE_MEMBASE (cfg, OP_STORER8_MEMBASE_REG, AMD64_RSP, ainfo-&gt;offset, in-&gt;dreg);</span>
<span class="lineNum">    2093 </span>            :                                 else
<span class="lineNum">    2094 </span><span class="lineCov">   24378098 :                                         MONO_EMIT_NEW_STORE_MEMBASE (cfg, OP_STORE_MEMBASE_REG, AMD64_RSP, ainfo-&gt;offset, in-&gt;dreg);</span>
<span class="lineNum">    2095 </span><span class="lineCov">    2438487 :                         } else {</span>
<span class="lineNum">    2096 </span><span class="lineNoCov">          0 :                                 MONO_EMIT_NEW_STORE_MEMBASE (cfg, OP_STORE_MEMBASE_REG, AMD64_RSP, ainfo-&gt;offset, in-&gt;dreg);</span>
<span class="lineNum">    2097 </span>            :                         }
<span class="lineNum">    2098 </span><span class="lineCov">    2438386 :                         if (cfg-&gt;compute_gc_maps) {</span>
<span class="lineNum">    2099 </span>            :                                 MonoInst *def;
<span class="lineNum">    2100 </span>            : 
<span class="lineNum">    2101 </span><span class="lineNoCov">          0 :                                 EMIT_NEW_GC_PARAM_SLOT_LIVENESS_DEF (cfg, def, ainfo-&gt;offset, t);</span>
<span class="lineNum">    2102 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    2103 </span><span class="lineCov">    2438387 :                 }</span>
<span class="lineNum">    2104 </span><span class="lineCov">  137656451 :         }</span>
<span class="lineNum">    2105 </span>            : 
<span class="lineNum">    2106 </span>            :         /*
<span class="lineNum">    2107 </span>            :          * Emit all parameters passed in registers in non-reverse order for better readability
<span class="lineNum">    2108 </span>            :          * and to help the optimization in emit_prolog ().
<span class="lineNum">    2109 </span>            :          */
<span class="lineNum">    2110 </span><span class="lineCov">  413359284 :         for (i = 0; i &lt; n; ++i) {</span>
<span class="lineNum">    2111 </span><span class="lineCov">  137672468 :                 ainfo = cinfo-&gt;args + i;</span>
<span class="lineNum">    2112 </span>            : 
<span class="lineNum">    2113 </span><span class="lineCov">  137672468 :                 in = call-&gt;args [i];</span>
<span class="lineNum">    2114 </span>            : 
<span class="lineNum">    2115 </span><span class="lineCov">  137672468 :                 if (ainfo-&gt;storage == ArgInIReg)</span>
<span class="lineNum">    2116 </span><span class="lineCov">  128856349 :                         add_outarg_reg (cfg, call, ainfo-&gt;storage, ainfo-&gt;reg, in);</span>
<span class="lineNum">    2117 </span><span class="lineCov">  137692123 :         }</span>
<span class="lineNum">    2118 </span>            : 
<span class="lineNum">    2119 </span><span class="lineCov">  413330180 :         for (i = n - 1; i &gt;= 0; --i) {</span>
<span class="lineNum">    2120 </span>            :                 MonoType *t;
<span class="lineNum">    2121 </span>            : 
<span class="lineNum">    2122 </span><span class="lineCov">  137686149 :                 ainfo = cinfo-&gt;args + i;</span>
<span class="lineNum">    2123 </span>            : 
<span class="lineNum">    2124 </span><span class="lineCov">  137686149 :                 in = call-&gt;args [i];</span>
<span class="lineNum">    2125 </span>            : 
<span class="lineNum">    2126 </span><span class="lineCov">  224237228 :                 if (sig-&gt;hasthis &amp;&amp; i == 0)</span>
<span class="lineNum">    2127 </span><span class="lineCov">   40493170 :                         t = &amp;mono_defaults.object_class-&gt;byval_arg;</span>
<span class="lineNum">    2128 </span>            :                 else
<span class="lineNum">    2129 </span><span class="lineCov">   97202653 :                         t = sig-&gt;params [i - sig-&gt;hasthis];</span>
<span class="lineNum">    2130 </span><span class="lineCov">  137377682 :                 t = mini_get_underlying_type (t);</span>
<span class="lineNum">    2131 </span>            : 
<span class="lineNum">    2132 </span><span class="lineCov">  137377682 :                 switch (ainfo-&gt;storage) {</span>
<span class="lineNum">    2133 </span>            :                 case ArgInIReg:
<span class="lineNum">    2134 </span>            :                         /* Already done */
<span class="lineNum">    2135 </span><span class="lineCov">  128838462 :                         break;</span>
<span class="lineNum">    2136 </span>            :                 case ArgInFloatSSEReg:
<span class="lineNum">    2137 </span>            :                 case ArgInDoubleSSEReg:
<span class="lineNum">    2138 </span><span class="lineCov">     149724 :                         add_outarg_reg (cfg, call, ainfo-&gt;storage, ainfo-&gt;reg, in);</span>
<span class="lineNum">    2139 </span><span class="lineCov">     149724 :                         break;</span>
<span class="lineNum">    2140 </span>            :                 case ArgOnStack:
<span class="lineNum">    2141 </span>            :                 case ArgValuetypeInReg:
<span class="lineNum">    2142 </span>            :                 case ArgValuetypeAddrInIReg:
<span class="lineNum">    2143 </span>            :                 case ArgValuetypeAddrOnStack:
<span class="lineNum">    2144 </span>            :                 case ArgGSharedVtInReg:
<span class="lineNum">    2145 </span>            :                 case ArgGSharedVtOnStack: {
<span class="lineNum">    2146 </span><span class="lineCov">   15080888 :                         if (ainfo-&gt;storage == ArgOnStack &amp;&amp; !MONO_TYPE_ISSTRUCT (t) &amp;&amp; !call-&gt;tail_call)</span>
<span class="lineNum">    2147 </span>            :                                 /* Already emitted above */
<span class="lineNum">    2148 </span><span class="lineCov">    2437914 :                                 break;</span>
<span class="lineNum">    2149 </span>            :                         //FIXME what about ArgGSharedVtOnStack ?
<span class="lineNum">    2150 </span><span class="lineCov">    7767472 :                         if (ainfo-&gt;storage == ArgOnStack &amp;&amp; call-&gt;tail_call) {</span>
<span class="lineNum">    2151 </span><span class="lineNoCov">          0 :                                 MonoInst *call_inst = (MonoInst*)call;</span>
<span class="lineNum">    2152 </span><span class="lineNoCov">          0 :                                 cfg-&gt;args [i]-&gt;flags |= MONO_INST_VOLATILE;</span>
<span class="lineNum">    2153 </span><span class="lineNoCov">          0 :                                 EMIT_NEW_ARGSTORE (cfg, call_inst, i, in);</span>
<span class="lineNum">    2154 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    2155 </span>            :                         }
<span class="lineNum">    2156 </span>            : 
<span class="lineNum">    2157 </span>            :                         guint32 align;
<span class="lineNum">    2158 </span>            :                         guint32 size;
<span class="lineNum">    2159 </span>            : 
<span class="lineNum">    2160 </span><span class="lineCov">    6229371 :                         if (sig-&gt;pinvoke)</span>
<span class="lineNum">    2161 </span><span class="lineCov">       1510 :                                 size = mono_type_native_stack_size (t, &amp;align);</span>
<span class="lineNum">    2162 </span>            :                         else {
<span class="lineNum">    2163 </span>            :                                 /*
<span class="lineNum">    2164 </span>            :                                  * Other backends use mono_type_stack_size (), but that
<span class="lineNum">    2165 </span>            :                                  * aligns the size to 8, which is larger than the size of
<span class="lineNum">    2166 </span>            :                                  * the source, leading to reads of invalid memory if the
<span class="lineNum">    2167 </span>            :                                  * source is at the end of address space.
<span class="lineNum">    2168 </span>            :                                  */
<span class="lineNum">    2169 </span><span class="lineCov">    6228311 :                                 size = mono_class_value_size (mono_class_from_mono_type (t), &amp;align);</span>
<span class="lineNum">    2170 </span>            :                         }
<span class="lineNum">    2171 </span>            : 
<span class="lineNum">    2172 </span><span class="lineCov">    6229559 :                         if (size &gt;= 10000) {</span>
<span class="lineNum">    2173 </span>            :                                 /* Avoid asserts in emit_memcpy () */
<span class="lineNum">    2174 </span><span class="lineNoCov">          0 :                                 mono_cfg_set_exception_invalid_program (cfg, g_strdup_printf (&quot;Passing an argument of size '%d'.&quot;, size));</span>
<span class="lineNum">    2175 </span>            :                                 /* Continue normally */
<span class="lineNum">    2176 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    2177 </span>            : 
<span class="lineNum">    2178 </span><span class="lineCov">    6229634 :                         if (size &gt; 0 || ainfo-&gt;pass_empty_struct) {</span>
<span class="lineNum">    2179 </span><span class="lineCov">   24917450 :                                 MONO_INST_NEW (cfg, arg, OP_OUTARG_VT);</span>
<span class="lineNum">    2180 </span><span class="lineCov">    6229332 :                                 arg-&gt;sreg1 = in-&gt;dreg;</span>
<span class="lineNum">    2181 </span><span class="lineCov">    6229332 :                                 arg-&gt;klass = mono_class_from_mono_type (t);</span>
<span class="lineNum">    2182 </span><span class="lineCov">    6229332 :                                 arg-&gt;backend.size = size;</span>
<span class="lineNum">    2183 </span><span class="lineCov">    6229332 :                                 arg-&gt;inst_p0 = call;</span>
<span class="lineNum">    2184 </span><span class="lineCov">    6229332 :                                 arg-&gt;inst_p1 = mono_mempool_alloc (cfg-&gt;mempool, sizeof (ArgInfo));</span>
<span class="lineNum">    2185 </span><span class="lineCov">    6229332 :                                 memcpy (arg-&gt;inst_p1, ainfo, sizeof (ArgInfo));</span>
<span class="lineNum">    2186 </span>            : 
<span class="lineNum">    2187 </span><span class="lineCov">   24922168 :                                 MONO_ADD_INS (cfg-&gt;cbb, arg);</span>
<span class="lineNum">    2188 </span><span class="lineCov">    6231508 :                         }</span>
<span class="lineNum">    2189 </span><span class="lineCov">    6231486 :                         break;</span>
<span class="lineNum">    2190 </span>            :                 }
<span class="lineNum">    2191 </span>            :                 default:
<span class="lineNum">    2192 </span><span class="lineNoCov">          0 :                         g_assert_not_reached ();</span>
<span class="lineNum">    2193 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    2194 </span>            : 
<span class="lineNum">    2195 </span><span class="lineCov">  265583982 :                 if (!sig-&gt;pinvoke &amp;&amp; (sig-&gt;call_convention == MONO_CALL_VARARG) &amp;&amp; (i == sig-&gt;sentinelpos))</span>
<span class="lineNum">    2196 </span>            :                         /* Emit the signature cookie just before the implicit arguments */
<span class="lineNum">    2197 </span><span class="lineCov">         16 :                         emit_sig_cookie (cfg, call, cinfo);</span>
<span class="lineNum">    2198 </span><span class="lineCov">  137670673 :         }</span>
<span class="lineNum">    2199 </span>            : 
<span class="lineNum">    2200 </span>            :         /* Handle the case where there are no implicit arguments */
<span class="lineNum">    2201 </span><span class="lineCov">  130706138 :         if (!sig-&gt;pinvoke &amp;&amp; (sig-&gt;call_convention == MONO_CALL_VARARG) &amp;&amp; (n == sig-&gt;sentinelpos))</span>
<span class="lineNum">    2202 </span><span class="lineCov">          4 :                 emit_sig_cookie (cfg, call, cinfo);</span>
<span class="lineNum">    2203 </span>            : 
<span class="lineNum">    2204 </span><span class="lineCov">   68977186 :         switch (cinfo-&gt;ret.storage) {</span>
<span class="lineNum">    2205 </span>            :         case ArgValuetypeInReg:
<span class="lineNum">    2206 </span><span class="lineCov">    6222809 :                 if (cinfo-&gt;ret.pair_storage [0] == ArgInIReg &amp;&amp; cinfo-&gt;ret.pair_storage [1] == ArgNone) {</span>
<span class="lineNum">    2207 </span>            :                         /*
<span class="lineNum">    2208 </span>            :                          * Tell the JIT to use a more efficient calling convention: call using
<span class="lineNum">    2209 </span>            :                          * OP_CALL, compute the result location after the call, and save the
<span class="lineNum">    2210 </span>            :                          * result there.
<span class="lineNum">    2211 </span>            :                          */
<span class="lineNum">    2212 </span><span class="lineCov">    3110906 :                         call-&gt;vret_in_reg = TRUE;</span>
<span class="lineNum">    2213 </span>            :                         /*
<span class="lineNum">    2214 </span>            :                          * Nullify the instruction computing the vret addr to enable
<span class="lineNum">    2215 </span>            :                          * future optimizations.
<span class="lineNum">    2216 </span>            :                          */
<span class="lineNum">    2217 </span><span class="lineCov">    3110906 :                         if (call-&gt;vret_var)</span>
<span class="lineNum">    2218 </span><span class="lineCov">   15556061 :                                 NULLIFY_INS (call-&gt;vret_var);</span>
<span class="lineNum">    2219 </span><span class="lineCov">    3111494 :                 } else {</span>
<span class="lineNum">    2220 </span><span class="lineCov">         69 :                         if (call-&gt;tail_call)</span>
<span class="lineNum">    2221 </span><span class="lineNoCov">          0 :                                 NOT_IMPLEMENTED;</span>
<span class="lineNum">    2222 </span>            :                         /*
<span class="lineNum">    2223 </span>            :                          * The valuetype is in RAX:RDX after the call, need to be copied to
<span class="lineNum">    2224 </span>            :                          * the stack. Push the address here, so the call instruction can
<span class="lineNum">    2225 </span>            :                          * access it.
<span class="lineNum">    2226 </span>            :                          */
<span class="lineNum">    2227 </span><span class="lineCov">         69 :                         if (!cfg-&gt;arch.vret_addr_loc) {</span>
<span class="lineNum">    2228 </span><span class="lineCov">         69 :                                 cfg-&gt;arch.vret_addr_loc = mono_compile_create_var (cfg, &amp;mono_defaults.int_class-&gt;byval_arg, OP_LOCAL);</span>
<span class="lineNum">    2229 </span>            :                                 /* Prevent it from being register allocated or optimized away */
<span class="lineNum">    2230 </span><span class="lineCov">         69 :                                 ((MonoInst*)cfg-&gt;arch.vret_addr_loc)-&gt;flags |= MONO_INST_VOLATILE;</span>
<span class="lineNum">    2231 </span><span class="lineCov">         69 :                         }</span>
<span class="lineNum">    2232 </span>            : 
<span class="lineNum">    2233 </span><span class="lineCov">        966 :                         MONO_EMIT_NEW_UNALU (cfg, OP_MOVE, ((MonoInst*)cfg-&gt;arch.vret_addr_loc)-&gt;dreg, call-&gt;vret_var-&gt;dreg);</span>
<span class="lineNum">    2234 </span>            :                 }
<span class="lineNum">    2235 </span><span class="lineCov">    3110879 :                 break;</span>
<span class="lineNum">    2236 </span>            :         case ArgValuetypeAddrInIReg:
<span class="lineNum">    2237 </span>            :         case ArgGsharedvtVariableInReg: {
<span class="lineNum">    2238 </span>            :                 MonoInst *vtarg;
<span class="lineNum">    2239 </span><span class="lineCov">    8664491 :                 MONO_INST_NEW (cfg, vtarg, OP_MOVE);</span>
<span class="lineNum">    2240 </span><span class="lineCov">    2166168 :                 vtarg-&gt;sreg1 = call-&gt;vret_var-&gt;dreg;</span>
<span class="lineNum">    2241 </span><span class="lineCov">    2166168 :                 vtarg-&gt;dreg = mono_alloc_preg (cfg);</span>
<span class="lineNum">    2242 </span><span class="lineCov">    8664719 :                 MONO_ADD_INS (cfg-&gt;cbb, vtarg);</span>
<span class="lineNum">    2243 </span>            : 
<span class="lineNum">    2244 </span><span class="lineCov">    2166222 :                 mono_call_inst_add_outarg_reg (cfg, call, vtarg-&gt;dreg, cinfo-&gt;ret.reg, FALSE);</span>
<span class="lineNum">    2245 </span><span class="lineCov">    2166222 :                 break;</span>
<span class="lineNum">    2246 </span>            :         }
<span class="lineNum">    2247 </span>            :         default:
<span class="lineNum">    2248 </span><span class="lineCov">   63707238 :                 break;</span>
<span class="lineNum">    2249 </span>            :         }
<span class="lineNum">    2250 </span>            : 
<span class="lineNum">    2251 </span><span class="lineCov">   68985210 :         if (cfg-&gt;method-&gt;save_lmf) {</span>
<span class="lineNum">    2252 </span><span class="lineCov">    3726819 :                 MONO_INST_NEW (cfg, arg, OP_AMD64_SAVE_SP_TO_LMF);</span>
<span class="lineNum">    2253 </span><span class="lineCov">    3726826 :                 MONO_ADD_INS (cfg-&gt;cbb, arg);</span>
<span class="lineNum">    2254 </span><span class="lineCov">     931711 :         }</span>
<span class="lineNum">    2255 </span>            : 
<span class="lineNum">    2256 </span><span class="lineCov">   68985886 :         call-&gt;stack_usage = cinfo-&gt;stack_usage;</span>
<span class="lineNum">    2257 </span><span class="lineCov">  137977671 : }</span>
<a name="2258"><span class="lineNum">    2258 </span>            : </a>
<span class="lineNum">    2259 </span>            : void
<span class="lineNum">    2260 </span>            : mono_arch_emit_outarg_vt (MonoCompile *cfg, MonoInst *ins, MonoInst *src)
<span class="lineNum">    2261 </span>            : {
<span class="lineNum">    2262 </span>            :         MonoInst *arg;
<span class="lineNum">    2263 </span><span class="lineCov">    6219543 :         MonoCallInst *call = (MonoCallInst*)ins-&gt;inst_p0;</span>
<span class="lineNum">    2264 </span><span class="lineCov">    6219543 :         ArgInfo *ainfo = (ArgInfo*)ins-&gt;inst_p1;</span>
<span class="lineNum">    2265 </span><span class="lineCov">    6219543 :         int size = ins-&gt;backend.size;</span>
<span class="lineNum">    2266 </span>            : 
<span class="lineNum">    2267 </span><span class="lineCov">    6219543 :         switch (ainfo-&gt;storage) {</span>
<span class="lineNum">    2268 </span>            :         case ArgValuetypeInReg: {
<span class="lineNum">    2269 </span>            :                 MonoInst *load;
<span class="lineNum">    2270 </span>            :                 int part;
<span class="lineNum">    2271 </span>            : 
<span class="lineNum">    2272 </span><span class="lineCov">   28131279 :                 for (part = 0; part &lt; 2; ++part) {</span>
<span class="lineNum">    2273 </span><span class="lineCov">    9378917 :                         if (ainfo-&gt;pair_storage [part] == ArgNone)</span>
<span class="lineNum">    2274 </span><span class="lineCov">    3969279 :                                 continue;</span>
<span class="lineNum">    2275 </span>            : 
<span class="lineNum">    2276 </span><span class="lineCov">    5410524 :                         if (ainfo-&gt;pass_empty_struct) {</span>
<span class="lineNum">    2277 </span>            :                                 //Pass empty struct value as 0 on platforms representing empty structs as 1 byte.
<span class="lineNum">    2278 </span><span class="lineNoCov">          0 :                                 NEW_ICONST (cfg, load, 0);</span>
<span class="lineNum">    2279 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    2280 </span>            :                         else {
<span class="lineNum">    2281 </span><span class="lineCov">   21635705 :                                 MONO_INST_NEW (cfg, load, arg_storage_to_load_membase (ainfo-&gt;pair_storage [part]));</span>
<span class="lineNum">    2282 </span><span class="lineCov">    5407026 :                                 load-&gt;inst_basereg = src-&gt;dreg;</span>
<span class="lineNum">    2283 </span><span class="lineCov">    5407026 :                                 load-&gt;inst_offset = part * sizeof(mgreg_t);</span>
<span class="lineNum">    2284 </span>            : 
<span class="lineNum">    2285 </span><span class="lineCov">    5407026 :                                 switch (ainfo-&gt;pair_storage [part]) {</span>
<span class="lineNum">    2286 </span>            :                                 case ArgInIReg:
<span class="lineNum">    2287 </span><span class="lineCov">    5407980 :                                         load-&gt;dreg = mono_alloc_ireg (cfg);</span>
<span class="lineNum">    2288 </span><span class="lineCov">    5407980 :                                         break;</span>
<span class="lineNum">    2289 </span>            :                                 case ArgInDoubleSSEReg:
<span class="lineNum">    2290 </span>            :                                 case ArgInFloatSSEReg:
<span class="lineNum">    2291 </span><span class="lineCov">         46 :                                         load-&gt;dreg = mono_alloc_freg (cfg);</span>
<span class="lineNum">    2292 </span><span class="lineCov">         46 :                                         break;</span>
<span class="lineNum">    2293 </span>            :                                 default:
<span class="lineNum">    2294 </span><span class="lineNoCov">          0 :                                         g_assert_not_reached ();</span>
<span class="lineNum">    2295 </span><span class="lineNoCov">          0 :                                 }</span>
<span class="lineNum">    2296 </span>            :                         }
<span class="lineNum">    2297 </span>            : 
<span class="lineNum">    2298 </span><span class="lineCov">   21630602 :                         MONO_ADD_INS (cfg-&gt;cbb, load);</span>
<span class="lineNum">    2299 </span>            : 
<span class="lineNum">    2300 </span><span class="lineCov">    5408223 :                         add_outarg_reg (cfg, call, ainfo-&gt;pair_storage [part], ainfo-&gt;pair_regs [part], load);</span>
<span class="lineNum">    2301 </span><span class="lineCov">    5408223 :                 }</span>
<span class="lineNum">    2302 </span><span class="lineCov">    4691776 :                 break;</span>
<span class="lineNum">    2303 </span>            :         }
<span class="lineNum">    2304 </span>            :         case ArgValuetypeAddrInIReg:
<span class="lineNum">    2305 </span>            :         case ArgValuetypeAddrOnStack: {
<span class="lineNum">    2306 </span>            :                 MonoInst *vtaddr, *load;
<span class="lineNum">    2307 </span>            : 
<span class="lineNum">    2308 </span><span class="lineNoCov">          0 :                 g_assert (ainfo-&gt;storage == ArgValuetypeAddrInIReg || (ainfo-&gt;storage == ArgValuetypeAddrOnStack &amp;&amp; ainfo-&gt;pair_storage [0] == ArgNone));</span>
<span class="lineNum">    2309 </span>            :                 
<span class="lineNum">    2310 </span><span class="lineNoCov">          0 :                 vtaddr = mono_compile_create_var (cfg, &amp;ins-&gt;klass-&gt;byval_arg, OP_LOCAL);</span>
<span class="lineNum">    2311 </span>            :                 
<span class="lineNum">    2312 </span><span class="lineNoCov">          0 :                 MONO_INST_NEW (cfg, load, OP_LDADDR);</span>
<span class="lineNum">    2313 </span><span class="lineNoCov">          0 :                 cfg-&gt;has_indirection = TRUE;</span>
<span class="lineNum">    2314 </span><span class="lineNoCov">          0 :                 load-&gt;inst_p0 = vtaddr;</span>
<span class="lineNum">    2315 </span><span class="lineNoCov">          0 :                 vtaddr-&gt;flags |= MONO_INST_INDIRECT;</span>
<span class="lineNum">    2316 </span><span class="lineNoCov">          0 :                 load-&gt;type = STACK_MP;</span>
<span class="lineNum">    2317 </span><span class="lineNoCov">          0 :                 load-&gt;klass = vtaddr-&gt;klass;</span>
<span class="lineNum">    2318 </span><span class="lineNoCov">          0 :                 load-&gt;dreg = mono_alloc_ireg (cfg);</span>
<span class="lineNum">    2319 </span><span class="lineNoCov">          0 :                 MONO_ADD_INS (cfg-&gt;cbb, load);</span>
<span class="lineNum">    2320 </span><span class="lineNoCov">          0 :                 mini_emit_memcpy (cfg, load-&gt;dreg, 0, src-&gt;dreg, 0, size, 4);</span>
<span class="lineNum">    2321 </span>            : 
<span class="lineNum">    2322 </span><span class="lineNoCov">          0 :                 if (ainfo-&gt;pair_storage [0] == ArgInIReg) {</span>
<span class="lineNum">    2323 </span><span class="lineNoCov">          0 :                         MONO_INST_NEW (cfg, arg, OP_X86_LEA_MEMBASE);</span>
<span class="lineNum">    2324 </span><span class="lineNoCov">          0 :                         arg-&gt;dreg = mono_alloc_ireg (cfg);</span>
<span class="lineNum">    2325 </span><span class="lineNoCov">          0 :                         arg-&gt;sreg1 = load-&gt;dreg;</span>
<span class="lineNum">    2326 </span><span class="lineNoCov">          0 :                         arg-&gt;inst_imm = 0;</span>
<span class="lineNum">    2327 </span><span class="lineNoCov">          0 :                         MONO_ADD_INS (cfg-&gt;cbb, arg);</span>
<span class="lineNum">    2328 </span><span class="lineNoCov">          0 :                         mono_call_inst_add_outarg_reg (cfg, call, arg-&gt;dreg, ainfo-&gt;pair_regs [0], FALSE);</span>
<span class="lineNum">    2329 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    2330 </span><span class="lineNoCov">          0 :                         MONO_EMIT_NEW_STORE_MEMBASE (cfg, OP_STORE_MEMBASE_REG, AMD64_RSP, ainfo-&gt;offset, load-&gt;dreg);</span>
<span class="lineNum">    2331 </span>            :                 }
<span class="lineNum">    2332 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2333 </span>            :         }
<span class="lineNum">    2334 </span>            :         case ArgGSharedVtInReg:
<span class="lineNum">    2335 </span>            :                 /* Pass by addr */
<span class="lineNum">    2336 </span><span class="lineNoCov">          0 :                 mono_call_inst_add_outarg_reg (cfg, call, src-&gt;dreg, ainfo-&gt;reg, FALSE);</span>
<span class="lineNum">    2337 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2338 </span>            :         case ArgGSharedVtOnStack:
<span class="lineNum">    2339 </span><span class="lineNoCov">          0 :                 MONO_EMIT_NEW_STORE_MEMBASE (cfg, OP_STORE_MEMBASE_REG, AMD64_RSP, ainfo-&gt;offset, src-&gt;dreg);</span>
<span class="lineNum">    2340 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2341 </span>            :         default:
<span class="lineNum">    2342 </span><span class="lineCov">    1534909 :                 if (size == 8) {</span>
<span class="lineNum">    2343 </span><span class="lineCov">     384532 :                         int dreg = mono_alloc_ireg (cfg);</span>
<span class="lineNum">    2344 </span>            : 
<span class="lineNum">    2345 </span><span class="lineCov">    3846060 :                         MONO_EMIT_NEW_LOAD_MEMBASE (cfg, dreg, src-&gt;dreg, 0);</span>
<span class="lineNum">    2346 </span><span class="lineCov">    3848295 :                         MONO_EMIT_NEW_STORE_MEMBASE (cfg, OP_STORE_MEMBASE_REG, AMD64_RSP, ainfo-&gt;offset, dreg);</span>
<span class="lineNum">    2347 </span><span class="lineCov">    1534952 :                 } else if (size &lt;= 40) {</span>
<span class="lineNum">    2348 </span><span class="lineCov">    1068981 :                         mini_emit_memcpy (cfg, AMD64_RSP, ainfo-&gt;offset, src-&gt;dreg, 0, size, 4);</span>
<span class="lineNum">    2349 </span><span class="lineCov">    1068981 :                 } else {</span>
<span class="lineNum">    2350 </span>            :                         // FIXME: Code growth
<span class="lineNum">    2351 </span><span class="lineCov">      81571 :                         mini_emit_memcpy (cfg, AMD64_RSP, ainfo-&gt;offset, src-&gt;dreg, 0, size, 4);</span>
<span class="lineNum">    2352 </span>            :                 }
<span class="lineNum">    2353 </span>            : 
<span class="lineNum">    2354 </span><span class="lineCov">    1536901 :                 if (cfg-&gt;compute_gc_maps) {</span>
<span class="lineNum">    2355 </span>            :                         MonoInst *def;
<span class="lineNum">    2356 </span><span class="lineNoCov">          0 :                         EMIT_NEW_GC_PARAM_SLOT_LIVENESS_DEF (cfg, def, ainfo-&gt;offset, &amp;ins-&gt;klass-&gt;byval_arg);</span>
<span class="lineNum">    2357 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    2358 </span><span class="lineCov">    1536171 :         }</span>
<span class="lineNum">    2359 </span><span class="lineCov">    6226101 : }</span>
<a name="2360"><span class="lineNum">    2360 </span>            : </a>
<span class="lineNum">    2361 </span>            : void
<span class="lineNum">    2362 </span>            : mono_arch_emit_setret (MonoCompile *cfg, MonoMethod *method, MonoInst *val)
<span class="lineNum">    2363 </span>            : {
<span class="lineNum">    2364 </span><span class="lineCov">   15043180 :         MonoType *ret = mini_get_underlying_type (mono_method_signature (method)-&gt;ret);</span>
<span class="lineNum">    2365 </span>            : 
<span class="lineNum">    2366 </span><span class="lineCov">   15043180 :         if (ret-&gt;type == MONO_TYPE_R4) {</span>
<span class="lineNum">    2367 </span><span class="lineCov">       3775 :                 if (COMPILE_LLVM (cfg))</span>
<span class="lineNum">    2368 </span><span class="lineCov">       2055 :                         MONO_EMIT_NEW_UNALU (cfg, OP_FMOVE, cfg-&gt;ret-&gt;dreg, val-&gt;dreg);</span>
<span class="lineNum">    2369 </span>            :                 else
<span class="lineNum">    2370 </span><span class="lineCov">      50932 :                         MONO_EMIT_NEW_UNALU (cfg, OP_AMD64_SET_XMMREG_R4, cfg-&gt;ret-&gt;dreg, val-&gt;dreg);</span>
<span class="lineNum">    2371 </span><span class="lineCov">       3775 :                 return;</span>
<span class="lineNum">    2372 </span><span class="lineCov">   15034468 :         } else if (ret-&gt;type == MONO_TYPE_R8) {</span>
<span class="lineNum">    2373 </span><span class="lineCov">      65016 :                 MONO_EMIT_NEW_UNALU (cfg, OP_FMOVE, cfg-&gt;ret-&gt;dreg, val-&gt;dreg);</span>
<span class="lineNum">    2374 </span><span class="lineCov">       4644 :                 return;</span>
<span class="lineNum">    2375 </span>            :         }
<span class="lineNum">    2376 </span>            :                         
<span class="lineNum">    2377 </span><span class="lineCov">  210464937 :         MONO_EMIT_NEW_UNALU (cfg, OP_MOVE, cfg-&gt;ret-&gt;dreg, val-&gt;dreg);</span>
<span class="lineNum">    2378 </span><span class="lineCov">   15045343 : }</span>
<span class="lineNum">    2379 </span>            : 
<span class="lineNum">    2380 </span>            : #endif /* DISABLE_JIT */
<span class="lineNum">    2381 </span>            : 
<span class="lineNum">    2382 </span>            : #define EMIT_COND_BRANCH(ins,cond,sign) \
<span class="lineNum">    2383 </span>            :         if (ins-&gt;inst_true_bb-&gt;native_offset) { \
<span class="lineNum">    2384 </span>            :                 x86_branch (code, cond, cfg-&gt;native_code + ins-&gt;inst_true_bb-&gt;native_offset, sign); \
<span class="lineNum">    2385 </span>            :         } else { \
<span class="lineNum">    2386 </span>            :                 mono_add_patch_info (cfg, code - cfg-&gt;native_code, MONO_PATCH_INFO_BB, ins-&gt;inst_true_bb); \
<span class="lineNum">    2387 </span>            :                 if ((cfg-&gt;opt &amp; MONO_OPT_BRANCH) &amp;&amp; \
<span class="lineNum">    2388 </span>            :             x86_is_imm8 (ins-&gt;inst_true_bb-&gt;max_offset - offset)) \
<span class="lineNum">    2389 </span>            :                         x86_branch8 (code, cond, 0, sign); \
<span class="lineNum">    2390 </span>            :                 else \
<span class="lineNum">    2391 </span>            :                         x86_branch32 (code, cond, 0, sign); \
<span class="lineNum">    2392 </span>            : }
<span class="lineNum">    2393 </span>            : 
<span class="lineNum">    2394 </span>            : typedef struct {
<span class="lineNum">    2395 </span>            :         MonoMethodSignature *sig;
<span class="lineNum">    2396 </span>            :         CallInfo *cinfo;
<span class="lineNum">    2397 </span>            : } ArchDynCallInfo;
<a name="2398"><span class="lineNum">    2398 </span>            : </a>
<span class="lineNum">    2399 </span>            : static gboolean
<span class="lineNum">    2400 </span>            : dyn_call_supported (MonoMethodSignature *sig, CallInfo *cinfo)
<span class="lineNum">    2401 </span>            : {
<span class="lineNum">    2402 </span>            :         int i;
<span class="lineNum">    2403 </span>            : 
<span class="lineNum">    2404 </span><span class="lineNoCov">          0 :         switch (cinfo-&gt;ret.storage) {</span>
<span class="lineNum">    2405 </span>            :         case ArgNone:
<span class="lineNum">    2406 </span>            :         case ArgInIReg:
<span class="lineNum">    2407 </span>            :         case ArgInFloatSSEReg:
<span class="lineNum">    2408 </span>            :         case ArgInDoubleSSEReg:
<span class="lineNum">    2409 </span>            :         case ArgValuetypeAddrInIReg:
<span class="lineNum">    2410 </span>            :         case ArgValuetypeInReg:
<span class="lineNum">    2411 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2412 </span>            :         default:
<span class="lineNum">    2413 </span><span class="lineNoCov">          0 :                 return FALSE;</span>
<span class="lineNum">    2414 </span>            :         }
<span class="lineNum">    2415 </span>            : 
<span class="lineNum">    2416 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; cinfo-&gt;nargs; ++i) {</span>
<span class="lineNum">    2417 </span><span class="lineNoCov">          0 :                 ArgInfo *ainfo = &amp;cinfo-&gt;args [i];</span>
<span class="lineNum">    2418 </span><span class="lineNoCov">          0 :                 switch (ainfo-&gt;storage) {</span>
<span class="lineNum">    2419 </span>            :                 case ArgInIReg:
<span class="lineNum">    2420 </span>            :                 case ArgInFloatSSEReg:
<span class="lineNum">    2421 </span>            :                 case ArgInDoubleSSEReg:
<span class="lineNum">    2422 </span>            :                 case ArgValuetypeInReg:
<span class="lineNum">    2423 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2424 </span>            :                 case ArgOnStack:
<span class="lineNum">    2425 </span><span class="lineNoCov">          0 :                         if (!(ainfo-&gt;offset + (ainfo-&gt;arg_size / 8) &lt;= DYN_CALL_STACK_ARGS))</span>
<span class="lineNum">    2426 </span><span class="lineNoCov">          0 :                                 return FALSE;</span>
<span class="lineNum">    2427 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2428 </span>            :                 default:
<span class="lineNum">    2429 </span><span class="lineNoCov">          0 :                         return FALSE;</span>
<span class="lineNum">    2430 </span>            :                 }
<span class="lineNum">    2431 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2432 </span>            : 
<span class="lineNum">    2433 </span><span class="lineNoCov">          0 :         return TRUE;</span>
<span class="lineNum">    2434 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2435 </span>            : 
<span class="lineNum">    2436 </span>            : /*
<span class="lineNum">    2437 </span>            :  * mono_arch_dyn_call_prepare:
<span class="lineNum">    2438 </span>            :  *
<span class="lineNum">    2439 </span>            :  *   Return a pointer to an arch-specific structure which contains information 
<span class="lineNum">    2440 </span>            :  * needed by mono_arch_get_dyn_call_args (). Return NULL if OP_DYN_CALL is not
<span class="lineNum">    2441 </span>            :  * supported for SIG.
<span class="lineNum">    2442 </span>            :  * This function is equivalent to ffi_prep_cif in libffi.
<a name="2443"><span class="lineNum">    2443 </span>            :  */</a>
<span class="lineNum">    2444 </span>            : MonoDynCallInfo*
<span class="lineNum">    2445 </span>            : mono_arch_dyn_call_prepare (MonoMethodSignature *sig)
<span class="lineNum">    2446 </span>            : {
<span class="lineNum">    2447 </span>            :         ArchDynCallInfo *info;
<span class="lineNum">    2448 </span>            :         CallInfo *cinfo;
<span class="lineNum">    2449 </span>            : 
<span class="lineNum">    2450 </span><span class="lineNoCov">          0 :         cinfo = get_call_info (NULL, sig);</span>
<span class="lineNum">    2451 </span>            : 
<span class="lineNum">    2452 </span><span class="lineNoCov">          0 :         if (!dyn_call_supported (sig, cinfo)) {</span>
<span class="lineNum">    2453 </span><span class="lineNoCov">          0 :                 g_free (cinfo);</span>
<span class="lineNum">    2454 </span><span class="lineNoCov">          0 :                 return NULL;</span>
<span class="lineNum">    2455 </span>            :         }
<span class="lineNum">    2456 </span>            : 
<span class="lineNum">    2457 </span><span class="lineNoCov">          0 :         info = g_new0 (ArchDynCallInfo, 1);</span>
<span class="lineNum">    2458 </span>            :         // FIXME: Preprocess the info to speed up get_dyn_call_args ().
<span class="lineNum">    2459 </span><span class="lineNoCov">          0 :         info-&gt;sig = sig;</span>
<span class="lineNum">    2460 </span><span class="lineNoCov">          0 :         info-&gt;cinfo = cinfo;</span>
<span class="lineNum">    2461 </span>            :         
<span class="lineNum">    2462 </span><span class="lineNoCov">          0 :         return (MonoDynCallInfo*)info;</span>
<span class="lineNum">    2463 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2464 </span>            : 
<span class="lineNum">    2465 </span>            : /*
<span class="lineNum">    2466 </span>            :  * mono_arch_dyn_call_free:
<span class="lineNum">    2467 </span>            :  *
<span class="lineNum">    2468 </span>            :  *   Free a MonoDynCallInfo structure.
<a name="2469"><span class="lineNum">    2469 </span>            :  */</a>
<span class="lineNum">    2470 </span>            : void
<span class="lineNum">    2471 </span>            : mono_arch_dyn_call_free (MonoDynCallInfo *info)
<span class="lineNum">    2472 </span>            : {
<span class="lineNum">    2473 </span><span class="lineNoCov">          0 :         ArchDynCallInfo *ainfo = (ArchDynCallInfo*)info;</span>
<span class="lineNum">    2474 </span>            : 
<span class="lineNum">    2475 </span><span class="lineNoCov">          0 :         g_free (ainfo-&gt;cinfo);</span>
<span class="lineNum">    2476 </span><span class="lineNoCov">          0 :         g_free (ainfo);</span>
<span class="lineNum">    2477 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2478 </span>            : 
<span class="lineNum">    2479 </span>            : #define PTR_TO_GREG(ptr) (mgreg_t)(ptr)
<span class="lineNum">    2480 </span>            : #define GREG_TO_PTR(greg) (gpointer)(greg)
<span class="lineNum">    2481 </span>            : 
<span class="lineNum">    2482 </span>            : /*
<span class="lineNum">    2483 </span>            :  * mono_arch_get_start_dyn_call:
<span class="lineNum">    2484 </span>            :  *
<span class="lineNum">    2485 </span>            :  *   Convert the arguments ARGS to a format which can be passed to OP_DYN_CALL, and
<span class="lineNum">    2486 </span>            :  * store the result into BUF.
<span class="lineNum">    2487 </span>            :  * ARGS should be an array of pointers pointing to the arguments.
<span class="lineNum">    2488 </span>            :  * RET should point to a memory buffer large enought to hold the result of the
<span class="lineNum">    2489 </span>            :  * call.
<span class="lineNum">    2490 </span>            :  * This function should be as fast as possible, any work which does not depend
<span class="lineNum">    2491 </span>            :  * on the actual values of the arguments should be done in 
<span class="lineNum">    2492 </span>            :  * mono_arch_dyn_call_prepare ().
<span class="lineNum">    2493 </span>            :  * start_dyn_call + OP_DYN_CALL + finish_dyn_call is equivalent to ffi_call in
<span class="lineNum">    2494 </span>            :  * libffi.
<a name="2495"><span class="lineNum">    2495 </span>            :  */</a>
<span class="lineNum">    2496 </span>            : void
<span class="lineNum">    2497 </span>            : mono_arch_start_dyn_call (MonoDynCallInfo *info, gpointer **args, guint8 *ret, guint8 *buf, int buf_len)
<span class="lineNum">    2498 </span>            : {
<span class="lineNum">    2499 </span><span class="lineNoCov">          0 :         ArchDynCallInfo *dinfo = (ArchDynCallInfo*)info;</span>
<span class="lineNum">    2500 </span><span class="lineNoCov">          0 :         DynCallArgs *p = (DynCallArgs*)buf;</span>
<span class="lineNum">    2501 </span>            :         int arg_index, greg, freg, i, pindex;
<span class="lineNum">    2502 </span><span class="lineNoCov">          0 :         MonoMethodSignature *sig = dinfo-&gt;sig;</span>
<span class="lineNum">    2503 </span><span class="lineNoCov">          0 :         int buffer_offset = 0;</span>
<span class="lineNum">    2504 </span>            :         static int param_reg_to_index [16];
<span class="lineNum">    2505 </span>            :         static gboolean param_reg_to_index_inited;
<span class="lineNum">    2506 </span>            : 
<span class="lineNum">    2507 </span><span class="lineNoCov">          0 :         if (!param_reg_to_index_inited) {</span>
<span class="lineNum">    2508 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; PARAM_REGS; ++i)</span>
<span class="lineNum">    2509 </span><span class="lineNoCov">          0 :                         param_reg_to_index [param_regs [i]] = i;</span>
<span class="lineNum">    2510 </span><span class="lineNoCov">          0 :                 mono_memory_barrier ();</span>
<span class="lineNum">    2511 </span><span class="lineNoCov">          0 :                 param_reg_to_index_inited = 1;</span>
<span class="lineNum">    2512 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2513 </span>            : 
<span class="lineNum">    2514 </span><span class="lineNoCov">          0 :         g_assert (buf_len &gt;= sizeof (DynCallArgs));</span>
<span class="lineNum">    2515 </span>            : 
<span class="lineNum">    2516 </span><span class="lineNoCov">          0 :         p-&gt;res = 0;</span>
<span class="lineNum">    2517 </span><span class="lineNoCov">          0 :         p-&gt;ret = ret;</span>
<span class="lineNum">    2518 </span>            : 
<span class="lineNum">    2519 </span><span class="lineNoCov">          0 :         arg_index = 0;</span>
<span class="lineNum">    2520 </span><span class="lineNoCov">          0 :         greg = 0;</span>
<span class="lineNum">    2521 </span><span class="lineNoCov">          0 :         freg = 0;</span>
<span class="lineNum">    2522 </span><span class="lineNoCov">          0 :         pindex = 0;</span>
<span class="lineNum">    2523 </span>            : 
<span class="lineNum">    2524 </span><span class="lineNoCov">          0 :         if (sig-&gt;hasthis || dinfo-&gt;cinfo-&gt;vret_arg_index == 1) {</span>
<span class="lineNum">    2525 </span><span class="lineNoCov">          0 :                 p-&gt;regs [greg ++] = PTR_TO_GREG(*(args [arg_index ++]));</span>
<span class="lineNum">    2526 </span><span class="lineNoCov">          0 :                 if (!sig-&gt;hasthis)</span>
<span class="lineNum">    2527 </span><span class="lineNoCov">          0 :                         pindex = 1;</span>
<span class="lineNum">    2528 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2529 </span>            : 
<span class="lineNum">    2530 </span><span class="lineNoCov">          0 :         if (dinfo-&gt;cinfo-&gt;ret.storage == ArgValuetypeAddrInIReg || dinfo-&gt;cinfo-&gt;ret.storage == ArgGsharedvtVariableInReg)</span>
<span class="lineNum">    2531 </span><span class="lineNoCov">          0 :                 p-&gt;regs [greg ++] = PTR_TO_GREG(ret);</span>
<span class="lineNum">    2532 </span>            : 
<span class="lineNum">    2533 </span><span class="lineNoCov">          0 :         for (; pindex &lt; sig-&gt;param_count; pindex++) {</span>
<span class="lineNum">    2534 </span><span class="lineNoCov">          0 :                 MonoType *t = mini_get_underlying_type (sig-&gt;params [pindex]);</span>
<span class="lineNum">    2535 </span><span class="lineNoCov">          0 :                 gpointer *arg = args [arg_index ++];</span>
<span class="lineNum">    2536 </span><span class="lineNoCov">          0 :                 ArgInfo *ainfo = &amp;dinfo-&gt;cinfo-&gt;args [pindex + sig-&gt;hasthis];</span>
<span class="lineNum">    2537 </span>            :                 int slot;
<span class="lineNum">    2538 </span>            : 
<span class="lineNum">    2539 </span><span class="lineNoCov">          0 :                 if (ainfo-&gt;storage == ArgOnStack) {</span>
<span class="lineNum">    2540 </span><span class="lineNoCov">          0 :                         slot = PARAM_REGS + (ainfo-&gt;offset / sizeof (mgreg_t));</span>
<span class="lineNum">    2541 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    2542 </span><span class="lineNoCov">          0 :                         slot = param_reg_to_index [ainfo-&gt;reg];</span>
<span class="lineNum">    2543 </span>            :                 }
<span class="lineNum">    2544 </span>            : 
<span class="lineNum">    2545 </span><span class="lineNoCov">          0 :                 if (t-&gt;byref) {</span>
<span class="lineNum">    2546 </span><span class="lineNoCov">          0 :                         p-&gt;regs [slot] = PTR_TO_GREG(*(arg));</span>
<span class="lineNum">    2547 </span><span class="lineNoCov">          0 :                         greg ++;</span>
<span class="lineNum">    2548 </span><span class="lineNoCov">          0 :                         continue;</span>
<span class="lineNum">    2549 </span>            :                 }
<span class="lineNum">    2550 </span>            : 
<span class="lineNum">    2551 </span><span class="lineNoCov">          0 :                 switch (t-&gt;type) {</span>
<span class="lineNum">    2552 </span>            :                 case MONO_TYPE_STRING:
<span class="lineNum">    2553 </span>            :                 case MONO_TYPE_CLASS:  
<span class="lineNum">    2554 </span>            :                 case MONO_TYPE_ARRAY:
<span class="lineNum">    2555 </span>            :                 case MONO_TYPE_SZARRAY:
<span class="lineNum">    2556 </span>            :                 case MONO_TYPE_OBJECT:
<span class="lineNum">    2557 </span>            :                 case MONO_TYPE_PTR:
<span class="lineNum">    2558 </span>            :                 case MONO_TYPE_I:
<span class="lineNum">    2559 </span>            :                 case MONO_TYPE_U:
<span class="lineNum">    2560 </span>            : #if !defined(__mono_ilp32__)
<span class="lineNum">    2561 </span>            :                 case MONO_TYPE_I8:
<span class="lineNum">    2562 </span>            :                 case MONO_TYPE_U8:
<span class="lineNum">    2563 </span>            : #endif
<span class="lineNum">    2564 </span><span class="lineNoCov">          0 :                         p-&gt;regs [slot] = PTR_TO_GREG(*(arg));</span>
<span class="lineNum">    2565 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2566 </span>            : #if defined(__mono_ilp32__)
<span class="lineNum">    2567 </span>            :                 case MONO_TYPE_I8:
<span class="lineNum">    2568 </span>            :                 case MONO_TYPE_U8:
<span class="lineNum">    2569 </span>            :                         p-&gt;regs [slot] = *(guint64*)(arg);
<span class="lineNum">    2570 </span>            :                         break;
<span class="lineNum">    2571 </span>            : #endif
<span class="lineNum">    2572 </span>            :                 case MONO_TYPE_U1:
<span class="lineNum">    2573 </span><span class="lineNoCov">          0 :                         p-&gt;regs [slot] = *(guint8*)(arg);</span>
<span class="lineNum">    2574 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2575 </span>            :                 case MONO_TYPE_I1:
<span class="lineNum">    2576 </span><span class="lineNoCov">          0 :                         p-&gt;regs [slot] = *(gint8*)(arg);</span>
<span class="lineNum">    2577 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2578 </span>            :                 case MONO_TYPE_I2:
<span class="lineNum">    2579 </span><span class="lineNoCov">          0 :                         p-&gt;regs [slot] = *(gint16*)(arg);</span>
<span class="lineNum">    2580 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2581 </span>            :                 case MONO_TYPE_U2:
<span class="lineNum">    2582 </span><span class="lineNoCov">          0 :                         p-&gt;regs [slot] = *(guint16*)(arg);</span>
<span class="lineNum">    2583 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2584 </span>            :                 case MONO_TYPE_I4:
<span class="lineNum">    2585 </span><span class="lineNoCov">          0 :                         p-&gt;regs [slot] = *(gint32*)(arg);</span>
<span class="lineNum">    2586 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2587 </span>            :                 case MONO_TYPE_U4:
<span class="lineNum">    2588 </span><span class="lineNoCov">          0 :                         p-&gt;regs [slot] = *(guint32*)(arg);</span>
<span class="lineNum">    2589 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2590 </span>            :                 case MONO_TYPE_R4: {
<span class="lineNum">    2591 </span>            :                         double d;
<span class="lineNum">    2592 </span>            : 
<span class="lineNum">    2593 </span><span class="lineNoCov">          0 :                         *(float*)&amp;d = *(float*)(arg);</span>
<span class="lineNum">    2594 </span><span class="lineNoCov">          0 :                         p-&gt;has_fp = 1;</span>
<span class="lineNum">    2595 </span><span class="lineNoCov">          0 :                         p-&gt;fregs [freg ++] = d;</span>
<span class="lineNum">    2596 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2597 </span>            :                 }
<span class="lineNum">    2598 </span>            :                 case MONO_TYPE_R8:
<span class="lineNum">    2599 </span><span class="lineNoCov">          0 :                         p-&gt;has_fp = 1;</span>
<span class="lineNum">    2600 </span><span class="lineNoCov">          0 :                         p-&gt;fregs [freg ++] = *(double*)(arg);</span>
<span class="lineNum">    2601 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2602 </span>            :                 case MONO_TYPE_GENERICINST:
<span class="lineNum">    2603 </span><span class="lineNoCov">          0 :                     if (MONO_TYPE_IS_REFERENCE (t)) {</span>
<span class="lineNum">    2604 </span><span class="lineNoCov">          0 :                                 p-&gt;regs [slot] = PTR_TO_GREG(*(arg));</span>
<span class="lineNum">    2605 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    2606 </span><span class="lineNoCov">          0 :                         } else if (t-&gt;type == MONO_TYPE_GENERICINST &amp;&amp; mono_class_is_nullable (mono_class_from_mono_type (t))) {</span>
<span class="lineNum">    2607 </span><span class="lineNoCov">          0 :                                         MonoClass *klass = mono_class_from_mono_type (t);</span>
<span class="lineNum">    2608 </span>            :                                         guint8 *nullable_buf;
<span class="lineNum">    2609 </span>            :                                         int size;
<span class="lineNum">    2610 </span>            : 
<span class="lineNum">    2611 </span><span class="lineNoCov">          0 :                                         size = mono_class_value_size (klass, NULL);</span>
<span class="lineNum">    2612 </span><span class="lineNoCov">          0 :                                         nullable_buf = p-&gt;buffer + buffer_offset;</span>
<span class="lineNum">    2613 </span><span class="lineNoCov">          0 :                                         buffer_offset += size;</span>
<span class="lineNum">    2614 </span><span class="lineNoCov">          0 :                                         g_assert (buffer_offset &lt;= 256);</span>
<span class="lineNum">    2615 </span>            : 
<span class="lineNum">    2616 </span>            :                                         /* The argument pointed to by arg is either a boxed vtype or null */
<span class="lineNum">    2617 </span><span class="lineNoCov">          0 :                                         mono_nullable_init (nullable_buf, (MonoObject*)arg, klass);</span>
<span class="lineNum">    2618 </span>            : 
<span class="lineNum">    2619 </span><span class="lineNoCov">          0 :                                         arg = (gpointer*)nullable_buf;</span>
<span class="lineNum">    2620 </span>            :                                         /* Fall though */
<span class="lineNum">    2621 </span>            : 
<span class="lineNum">    2622 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">    2623 </span>            :                                 /* Fall through */
<span class="lineNum">    2624 </span>            :                         }
<span class="lineNum">    2625 </span>            :                 case MONO_TYPE_VALUETYPE: {
<span class="lineNum">    2626 </span><span class="lineNoCov">          0 :                         switch (ainfo-&gt;storage) {</span>
<span class="lineNum">    2627 </span>            :                         case ArgValuetypeInReg:
<span class="lineNum">    2628 </span><span class="lineNoCov">          0 :                                 for (i = 0; i &lt; 2; ++i) {</span>
<span class="lineNum">    2629 </span><span class="lineNoCov">          0 :                                         switch (ainfo-&gt;pair_storage [i]) {</span>
<span class="lineNum">    2630 </span>            :                                         case ArgNone:
<span class="lineNum">    2631 </span><span class="lineNoCov">          0 :                                                 break;</span>
<span class="lineNum">    2632 </span>            :                                         case ArgInIReg:
<span class="lineNum">    2633 </span><span class="lineNoCov">          0 :                                                 slot = param_reg_to_index [ainfo-&gt;pair_regs [i]];</span>
<span class="lineNum">    2634 </span><span class="lineNoCov">          0 :                                                 p-&gt;regs [slot] = ((mgreg_t*)(arg))[i];</span>
<span class="lineNum">    2635 </span><span class="lineNoCov">          0 :                                                 break;</span>
<span class="lineNum">    2636 </span>            :                                         case ArgInDoubleSSEReg:
<span class="lineNum">    2637 </span><span class="lineNoCov">          0 :                                                 p-&gt;has_fp = 1;</span>
<span class="lineNum">    2638 </span><span class="lineNoCov">          0 :                                                 p-&gt;fregs [ainfo-&gt;pair_regs [i]] = ((double*)(arg))[i];</span>
<span class="lineNum">    2639 </span><span class="lineNoCov">          0 :                                                 break;</span>
<span class="lineNum">    2640 </span>            :                                         default:
<span class="lineNum">    2641 </span><span class="lineNoCov">          0 :                                                 g_assert_not_reached ();</span>
<span class="lineNum">    2642 </span><span class="lineNoCov">          0 :                                                 break;</span>
<span class="lineNum">    2643 </span>            :                                         }
<span class="lineNum">    2644 </span><span class="lineNoCov">          0 :                                 }</span>
<span class="lineNum">    2645 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    2646 </span>            :                         case ArgOnStack:
<span class="lineNum">    2647 </span><span class="lineNoCov">          0 :                                 for (i = 0; i &lt; ainfo-&gt;arg_size / 8; ++i)</span>
<span class="lineNum">    2648 </span><span class="lineNoCov">          0 :                                         p-&gt;regs [slot + i] = ((mgreg_t*)(arg))[i];</span>
<span class="lineNum">    2649 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    2650 </span>            :                         default:
<span class="lineNum">    2651 </span><span class="lineNoCov">          0 :                                 g_assert_not_reached ();</span>
<span class="lineNum">    2652 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    2653 </span>            :                         }
<span class="lineNum">    2654 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2655 </span>            :                 }
<span class="lineNum">    2656 </span>            :                 default:
<span class="lineNum">    2657 </span><span class="lineNoCov">          0 :                         g_assert_not_reached ();</span>
<span class="lineNum">    2658 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    2659 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2660 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2661 </span>            : 
<span class="lineNum">    2662 </span>            : /*
<span class="lineNum">    2663 </span>            :  * mono_arch_finish_dyn_call:
<span class="lineNum">    2664 </span>            :  *
<span class="lineNum">    2665 </span>            :  *   Store the result of a dyn call into the return value buffer passed to
<span class="lineNum">    2666 </span>            :  * start_dyn_call ().
<span class="lineNum">    2667 </span>            :  * This function should be as fast as possible, any work which does not depend
<span class="lineNum">    2668 </span>            :  * on the actual values of the arguments should be done in 
<span class="lineNum">    2669 </span>            :  * mono_arch_dyn_call_prepare ().
<a name="2670"><span class="lineNum">    2670 </span>            :  */</a>
<span class="lineNum">    2671 </span>            : void
<span class="lineNum">    2672 </span>            : mono_arch_finish_dyn_call (MonoDynCallInfo *info, guint8 *buf)
<span class="lineNum">    2673 </span>            : {
<span class="lineNum">    2674 </span><span class="lineNoCov">          0 :         ArchDynCallInfo *dinfo = (ArchDynCallInfo*)info;</span>
<span class="lineNum">    2675 </span><span class="lineNoCov">          0 :         MonoMethodSignature *sig = dinfo-&gt;sig;</span>
<span class="lineNum">    2676 </span><span class="lineNoCov">          0 :         DynCallArgs *dargs = (DynCallArgs*)buf;</span>
<span class="lineNum">    2677 </span><span class="lineNoCov">          0 :         guint8 *ret = dargs-&gt;ret;</span>
<span class="lineNum">    2678 </span><span class="lineNoCov">          0 :         mgreg_t res = dargs-&gt;res;</span>
<span class="lineNum">    2679 </span><span class="lineNoCov">          0 :         MonoType *sig_ret = mini_get_underlying_type (sig-&gt;ret);</span>
<span class="lineNum">    2680 </span>            :         int i;
<span class="lineNum">    2681 </span>            : 
<span class="lineNum">    2682 </span><span class="lineNoCov">          0 :         switch (sig_ret-&gt;type) {</span>
<span class="lineNum">    2683 </span>            :         case MONO_TYPE_VOID:
<span class="lineNum">    2684 </span><span class="lineNoCov">          0 :                 *(gpointer*)ret = NULL;</span>
<span class="lineNum">    2685 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2686 </span>            :         case MONO_TYPE_STRING:
<span class="lineNum">    2687 </span>            :         case MONO_TYPE_CLASS:  
<span class="lineNum">    2688 </span>            :         case MONO_TYPE_ARRAY:
<span class="lineNum">    2689 </span>            :         case MONO_TYPE_SZARRAY:
<span class="lineNum">    2690 </span>            :         case MONO_TYPE_OBJECT:
<span class="lineNum">    2691 </span>            :         case MONO_TYPE_I:
<span class="lineNum">    2692 </span>            :         case MONO_TYPE_U:
<span class="lineNum">    2693 </span>            :         case MONO_TYPE_PTR:
<span class="lineNum">    2694 </span><span class="lineNoCov">          0 :                 *(gpointer*)ret = GREG_TO_PTR(res);</span>
<span class="lineNum">    2695 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2696 </span>            :         case MONO_TYPE_I1:
<span class="lineNum">    2697 </span><span class="lineNoCov">          0 :                 *(gint8*)ret = res;</span>
<span class="lineNum">    2698 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2699 </span>            :         case MONO_TYPE_U1:
<span class="lineNum">    2700 </span><span class="lineNoCov">          0 :                 *(guint8*)ret = res;</span>
<span class="lineNum">    2701 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2702 </span>            :         case MONO_TYPE_I2:
<span class="lineNum">    2703 </span><span class="lineNoCov">          0 :                 *(gint16*)ret = res;</span>
<span class="lineNum">    2704 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2705 </span>            :         case MONO_TYPE_U2:
<span class="lineNum">    2706 </span><span class="lineNoCov">          0 :                 *(guint16*)ret = res;</span>
<span class="lineNum">    2707 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2708 </span>            :         case MONO_TYPE_I4:
<span class="lineNum">    2709 </span><span class="lineNoCov">          0 :                 *(gint32*)ret = res;</span>
<span class="lineNum">    2710 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2711 </span>            :         case MONO_TYPE_U4:
<span class="lineNum">    2712 </span><span class="lineNoCov">          0 :                 *(guint32*)ret = res;</span>
<span class="lineNum">    2713 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2714 </span>            :         case MONO_TYPE_I8:
<span class="lineNum">    2715 </span><span class="lineNoCov">          0 :                 *(gint64*)ret = res;</span>
<span class="lineNum">    2716 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2717 </span>            :         case MONO_TYPE_U8:
<span class="lineNum">    2718 </span><span class="lineNoCov">          0 :                 *(guint64*)ret = res;</span>
<span class="lineNum">    2719 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2720 </span>            :         case MONO_TYPE_R4:
<span class="lineNum">    2721 </span><span class="lineNoCov">          0 :                 *(float*)ret = *(float*)&amp;(dargs-&gt;fregs [0]);</span>
<span class="lineNum">    2722 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2723 </span>            :         case MONO_TYPE_R8:
<span class="lineNum">    2724 </span><span class="lineNoCov">          0 :                 *(double*)ret = dargs-&gt;fregs [0];</span>
<span class="lineNum">    2725 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2726 </span>            :         case MONO_TYPE_GENERICINST:
<span class="lineNum">    2727 </span><span class="lineNoCov">          0 :                 if (MONO_TYPE_IS_REFERENCE (sig_ret)) {</span>
<span class="lineNum">    2728 </span><span class="lineNoCov">          0 :                         *(gpointer*)ret = GREG_TO_PTR(res);</span>
<span class="lineNum">    2729 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2730 </span>            :                 } else {
<span class="lineNum">    2731 </span>            :                         /* Fall through */
<span class="lineNum">    2732 </span>            :                 }
<span class="lineNum">    2733 </span>            :         case MONO_TYPE_VALUETYPE:
<span class="lineNum">    2734 </span><span class="lineNoCov">          0 :                 if (dinfo-&gt;cinfo-&gt;ret.storage == ArgValuetypeAddrInIReg || dinfo-&gt;cinfo-&gt;ret.storage == ArgGsharedvtVariableInReg) {</span>
<span class="lineNum">    2735 </span>            :                         /* Nothing to do */
<span class="lineNum">    2736 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    2737 </span><span class="lineNoCov">          0 :                         ArgInfo *ainfo = &amp;dinfo-&gt;cinfo-&gt;ret;</span>
<span class="lineNum">    2738 </span>            : 
<span class="lineNum">    2739 </span><span class="lineNoCov">          0 :                         g_assert (ainfo-&gt;storage == ArgValuetypeInReg);</span>
<span class="lineNum">    2740 </span>            : 
<span class="lineNum">    2741 </span><span class="lineNoCov">          0 :                         for (i = 0; i &lt; 2; ++i) {</span>
<span class="lineNum">    2742 </span><span class="lineNoCov">          0 :                                 switch (ainfo-&gt;pair_storage [0]) {</span>
<span class="lineNum">    2743 </span>            :                                 case ArgInIReg:
<span class="lineNum">    2744 </span><span class="lineNoCov">          0 :                                         ((mgreg_t*)ret)[i] = res;</span>
<span class="lineNum">    2745 </span><span class="lineNoCov">          0 :                                         break;</span>
<span class="lineNum">    2746 </span>            :                                 case ArgInDoubleSSEReg:
<span class="lineNum">    2747 </span><span class="lineNoCov">          0 :                                         ((double*)ret)[i] = dargs-&gt;fregs [i];</span>
<span class="lineNum">    2748 </span><span class="lineNoCov">          0 :                                         break;</span>
<span class="lineNum">    2749 </span>            :                                 case ArgNone:
<span class="lineNum">    2750 </span><span class="lineNoCov">          0 :                                         break;</span>
<span class="lineNum">    2751 </span>            :                                 default:
<span class="lineNum">    2752 </span><span class="lineNoCov">          0 :                                         g_assert_not_reached ();</span>
<span class="lineNum">    2753 </span><span class="lineNoCov">          0 :                                         break;</span>
<span class="lineNum">    2754 </span>            :                                 }
<span class="lineNum">    2755 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    2756 </span>            :                 }
<span class="lineNum">    2757 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2758 </span>            :         default:
<span class="lineNum">    2759 </span><span class="lineNoCov">          0 :                 g_assert_not_reached ();</span>
<span class="lineNum">    2760 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2761 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2762 </span>            : 
<span class="lineNum">    2763 </span>            : /* emit an exception if condition is fail */
<span class="lineNum">    2764 </span>            : #define EMIT_COND_SYSTEM_EXCEPTION(cond,signed,exc_name)            \
<span class="lineNum">    2765 </span>            :         do {                                                        \
<span class="lineNum">    2766 </span>            :                 MonoInst *tins = mono_branch_optimize_exception_target (cfg, bb, exc_name); \
<span class="lineNum">    2767 </span>            :                 if (tins == NULL) {                                                                             \
<span class="lineNum">    2768 </span>            :                         mono_add_patch_info (cfg, code - cfg-&gt;native_code,   \
<span class="lineNum">    2769 </span>            :                                         MONO_PATCH_INFO_EXC, exc_name);  \
<span class="lineNum">    2770 </span>            :                         x86_branch32 (code, cond, 0, signed);               \
<span class="lineNum">    2771 </span>            :                 } else {        \
<span class="lineNum">    2772 </span>            :                         EMIT_COND_BRANCH (tins, cond, signed);  \
<span class="lineNum">    2773 </span>            :                 }                       \
<span class="lineNum">    2774 </span>            :         } while (0); 
<span class="lineNum">    2775 </span>            : 
<span class="lineNum">    2776 </span>            : #define EMIT_FPCOMPARE(code) do { \
<span class="lineNum">    2777 </span>            :         amd64_fcompp (code); \
<span class="lineNum">    2778 </span>            :         amd64_fnstsw (code); \
<span class="lineNum">    2779 </span>            : } while (0); 
<span class="lineNum">    2780 </span>            : 
<span class="lineNum">    2781 </span>            : #define EMIT_SSE2_FPFUNC(code, op, dreg, sreg1) do { \
<span class="lineNum">    2782 </span>            :     amd64_movsd_membase_reg (code, AMD64_RSP, -8, (sreg1)); \
<span class="lineNum">    2783 </span>            :         amd64_fld_membase (code, AMD64_RSP, -8, TRUE); \
<span class="lineNum">    2784 </span>            :         amd64_ ##op (code); \
<span class="lineNum">    2785 </span>            :         amd64_fst_membase (code, AMD64_RSP, -8, TRUE, TRUE); \
<span class="lineNum">    2786 </span>            :         amd64_movsd_reg_membase (code, (dreg), AMD64_RSP, -8); \
<span class="lineNum">    2787 </span>            : } while (0);
<a name="2788"><span class="lineNum">    2788 </span>            : </a>
<span class="lineNum">    2789 </span>            : static guint8*
<span class="lineNum">    2790 </span>            : emit_call_body (MonoCompile *cfg, guint8 *code, MonoJumpInfoType patch_type, gconstpointer data)
<span class="lineNum">    2791 </span>            : {
<span class="lineNum">    2792 </span><span class="lineCov">   60808085 :         gboolean no_patch = FALSE;</span>
<span class="lineNum">    2793 </span>            : 
<span class="lineNum">    2794 </span>            :         /* 
<span class="lineNum">    2795 </span>            :          * FIXME: Add support for thunks
<span class="lineNum">    2796 </span>            :          */
<span class="lineNum">    2797 </span>            :         {
<span class="lineNum">    2798 </span><span class="lineCov">   60808085 :                 gboolean near_call = FALSE;</span>
<span class="lineNum">    2799 </span>            : 
<span class="lineNum">    2800 </span>            :                 /*
<span class="lineNum">    2801 </span>            :                  * Indirect calls are expensive so try to make a near call if possible.
<span class="lineNum">    2802 </span>            :                  * The caller memory is allocated by the code manager so it is 
<span class="lineNum">    2803 </span>            :                  * guaranteed to be at a 32 bit offset.
<span class="lineNum">    2804 </span>            :                  */
<span class="lineNum">    2805 </span>            : 
<span class="lineNum">    2806 </span><span class="lineCov">   60808085 :                 if (patch_type != MONO_PATCH_INFO_ABS) {</span>
<span class="lineNum">    2807 </span>            :                         /* The target is in memory allocated using the code manager */
<span class="lineNum">    2808 </span><span class="lineCov">   54045867 :                         near_call = TRUE;</span>
<span class="lineNum">    2809 </span>            : 
<span class="lineNum">    2810 </span><span class="lineCov">   61366922 :                         if ((patch_type == MONO_PATCH_INFO_METHOD) || (patch_type == MONO_PATCH_INFO_METHOD_JUMP)) {</span>
<span class="lineNum">    2811 </span><span class="lineCov">   46696657 :                                 if (((MonoMethod*)data)-&gt;klass-&gt;image-&gt;aot_module)</span>
<span class="lineNum">    2812 </span>            :                                         /* The callee might be an AOT method */
<span class="lineNum">    2813 </span><span class="lineCov">    5095219 :                                         near_call = FALSE;</span>
<span class="lineNum">    2814 </span><span class="lineCov">   46738549 :                                 if (((MonoMethod*)data)-&gt;dynamic)</span>
<span class="lineNum">    2815 </span>            :                                         /* The target is in malloc-ed memory */
<span class="lineNum">    2816 </span><span class="lineNoCov">          0 :                                         near_call = FALSE;</span>
<span class="lineNum">    2817 </span><span class="lineCov">   46737929 :                         }</span>
<span class="lineNum">    2818 </span>            : 
<span class="lineNum">    2819 </span><span class="lineCov">   54060519 :                         if (patch_type == MONO_PATCH_INFO_INTERNAL_METHOD) {</span>
<span class="lineNum">    2820 </span>            :                                 /* 
<span class="lineNum">    2821 </span>            :                                  * The call might go directly to a native function without
<span class="lineNum">    2822 </span>            :                                  * the wrapper.
<span class="lineNum">    2823 </span>            :                                  */
<span class="lineNum">    2824 </span><span class="lineCov">    7321632 :                                 MonoJitICallInfo *mi = mono_find_jit_icall_by_name ((const char *)data);</span>
<span class="lineNum">    2825 </span><span class="lineCov">    7321632 :                                 if (mi) {</span>
<span class="lineNum">    2826 </span><span class="lineCov">    7321636 :                                         gconstpointer target = mono_icall_get_wrapper (mi);</span>
<span class="lineNum">    2827 </span><span class="lineCov">    7321636 :                                         if ((((guint64)target) &gt;&gt; 32) != 0)</span>
<span class="lineNum">    2828 </span><span class="lineCov">    7321638 :                                                 near_call = FALSE;</span>
<span class="lineNum">    2829 </span><span class="lineCov">    7321639 :                                 }</span>
<span class="lineNum">    2830 </span><span class="lineCov">    7321639 :                         }</span>
<span class="lineNum">    2831 </span><span class="lineCov">   54061115 :                 }</span>
<span class="lineNum">    2832 </span>            :                 else {
<span class="lineNum">    2833 </span><span class="lineCov">    6770149 :                         MonoJumpInfo *jinfo = NULL;</span>
<span class="lineNum">    2834 </span>            : 
<span class="lineNum">    2835 </span><span class="lineCov">    6770149 :                         if (cfg-&gt;abs_patches)</span>
<span class="lineNum">    2836 </span><span class="lineCov">    2262596 :                                 jinfo = (MonoJumpInfo *)g_hash_table_lookup (cfg-&gt;abs_patches, data);</span>
<span class="lineNum">    2837 </span><span class="lineCov">    6772425 :                         if (jinfo) {</span>
<span class="lineNum">    2838 </span><span class="lineCov">    2030322 :                                 if (jinfo-&gt;type == MONO_PATCH_INFO_JIT_ICALL_ADDR) {</span>
<span class="lineNum">    2839 </span><span class="lineCov">      39670 :                                         MonoJitICallInfo *mi = mono_find_jit_icall_by_name (jinfo-&gt;data.name);</span>
<span class="lineNum">    2840 </span><span class="lineCov">      79340 :                                         if (mi &amp;&amp; (((guint64)mi-&gt;func) &gt;&gt; 32) == 0)</span>
<span class="lineNum">    2841 </span><span class="lineNoCov">          0 :                                                 near_call = TRUE;</span>
<span class="lineNum">    2842 </span><span class="lineCov">      39670 :                                         no_patch = TRUE;</span>
<span class="lineNum">    2843 </span><span class="lineCov">      39670 :                                 } else {</span>
<span class="lineNum">    2844 </span>            :                                         /* 
<span class="lineNum">    2845 </span>            :                                          * This is not really an optimization, but required because the
<span class="lineNum">    2846 </span>            :                                          * generic class init trampolines use R11 to pass the vtable.
<span class="lineNum">    2847 </span>            :                                          */
<span class="lineNum">    2848 </span><span class="lineCov">    1990166 :                                         near_call = TRUE;</span>
<span class="lineNum">    2849 </span>            :                                 }
<span class="lineNum">    2850 </span><span class="lineCov">    2029907 :                         } else {</span>
<span class="lineNum">    2851 </span><span class="lineCov">    4742989 :                                 MonoJitICallInfo *info = mono_find_jit_icall_by_addr (data);</span>
<span class="lineNum">    2852 </span><span class="lineCov">    4742989 :                                 if (info) {</span>
<span class="lineNum">    2853 </span><span class="lineCov">    4742991 :                                         if (info-&gt;func == info-&gt;wrapper) {</span>
<span class="lineNum">    2854 </span>            :                                                 /* No wrapper */
<span class="lineNum">    2855 </span><span class="lineCov">    1899233 :                                                 if ((((guint64)info-&gt;func) &gt;&gt; 32) == 0)</span>
<span class="lineNum">    2856 </span><span class="lineNoCov">          0 :                                                         near_call = TRUE;</span>
<span class="lineNum">    2857 </span><span class="lineCov">    1899233 :                                         }</span>
<span class="lineNum">    2858 </span>            :                                         else {
<span class="lineNum">    2859 </span>            :                                                 /* See the comment in mono_codegen () */
<span class="lineNum">    2860 </span><span class="lineCov">    3013305 :                                                 if ((info-&gt;name [0] != 'v') || (strstr (info-&gt;name, &quot;ves_array_new_va_&quot;) == NULL &amp;&amp; strstr (info-&gt;name, &quot;ves_array_element_address_&quot;) == NULL))</span>
<span class="lineNum">    2861 </span><span class="lineCov">    2843757 :                                                         near_call = TRUE;</span>
<span class="lineNum">    2862 </span>            :                                         }
<span class="lineNum">    2863 </span><span class="lineCov">    4742989 :                                 }</span>
<span class="lineNum">    2864 </span><span class="lineNoCov">          0 :                                 else if ((((guint64)data) &gt;&gt; 32) == 0) {</span>
<span class="lineNum">    2865 </span><span class="lineNoCov">          0 :                                         near_call = TRUE;</span>
<span class="lineNum">    2866 </span><span class="lineNoCov">          0 :                                         no_patch = TRUE;</span>
<span class="lineNum">    2867 </span><span class="lineNoCov">          0 :                                 }</span>
<span class="lineNum">    2868 </span>            :                         }
<span class="lineNum">    2869 </span>            :                 }
<span class="lineNum">    2870 </span>            : 
<span class="lineNum">    2871 </span><span class="lineCov">   60829528 :                 if (cfg-&gt;method-&gt;dynamic)</span>
<span class="lineNum">    2872 </span>            :                         /* These methods are allocated using malloc */
<span class="lineNum">    2873 </span><span class="lineCov">       6138 :                         near_call = FALSE;</span>
<span class="lineNum">    2874 </span>            : 
<span class="lineNum">    2875 </span>            : #ifdef MONO_ARCH_NOMAP32BIT
<span class="lineNum">    2876 </span><span class="lineCov">   60825592 :                 near_call = FALSE;</span>
<span class="lineNum">    2877 </span>            : #endif
<span class="lineNum">    2878 </span>            :                 /* The 64bit XEN kernel does not honour the MAP_32BIT flag. (#522894) */
<span class="lineNum">    2879 </span>            :                 if (optimize_for_xen)
<span class="lineNum">    2880 </span>            :                         near_call = FALSE;
<span class="lineNum">    2881 </span>            : 
<span class="lineNum">    2882 </span><span class="lineCov">   60825592 :                 if (cfg-&gt;compile_aot) {</span>
<span class="lineNum">    2883 </span><span class="lineCov">     140636 :                         near_call = TRUE;</span>
<span class="lineNum">    2884 </span><span class="lineCov">     140636 :                         no_patch = TRUE;</span>
<span class="lineNum">    2885 </span><span class="lineCov">     140636 :                 }</span>
<span class="lineNum">    2886 </span>            : 
<span class="lineNum">    2887 </span><span class="lineCov">   60837006 :                 if (near_call) {</span>
<span class="lineNum">    2888 </span>            :                         /* 
<span class="lineNum">    2889 </span>            :                          * Align the call displacement to an address divisible by 4 so it does
<span class="lineNum">    2890 </span>            :                          * not span cache lines. This is required for code patching to work on SMP
<span class="lineNum">    2891 </span>            :                          * systems.
<span class="lineNum">    2892 </span>            :                          */
<span class="lineNum">    2893 </span><span class="lineCov">     140636 :                         if (!no_patch &amp;&amp; ((guint32)(code + 1 - cfg-&gt;native_code) % 4) != 0) {</span>
<span class="lineNum">    2894 </span><span class="lineNoCov">          0 :                                 guint32 pad_size = 4 - ((guint32)(code + 1 - cfg-&gt;native_code) % 4);</span>
<span class="lineNum">    2895 </span><span class="lineNoCov">          0 :                                 amd64_padding (code, pad_size);</span>
<span class="lineNum">    2896 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    2897 </span><span class="lineCov">     140636 :                         mono_add_patch_info (cfg, code - cfg-&gt;native_code, patch_type, data);</span>
<span class="lineNum">    2898 </span><span class="lineCov">    1125088 :                         amd64_call_code (code, 0);</span>
<span class="lineNum">    2899 </span><span class="lineCov">     140636 :                 }</span>
<span class="lineNum">    2900 </span>            :                 else {
<span class="lineNum">    2901 </span><span class="lineCov">   60680683 :                         mono_add_patch_info (cfg, code - cfg-&gt;native_code, patch_type, data);</span>
<span class="lineNum">    2902 </span><span class="lineCov">  485566879 :                         amd64_set_reg_template (code, GP_SCRATCH_REG);</span>
<span class="lineNum">    2903 </span><span class="lineCov">  607165861 :                         amd64_call_reg (code, GP_SCRATCH_REG);</span>
<span class="lineNum">    2904 </span>            :                 }
<span class="lineNum">    2905 </span>            :         }
<span class="lineNum">    2906 </span>            : 
<span class="lineNum">    2907 </span><span class="lineCov">   60860401 :         return code;</span>
<span class="lineNum">    2908 </span>            : }
<a name="2909"><span class="lineNum">    2909 </span>            : </a>
<span class="lineNum">    2910 </span>            : static inline guint8*
<span class="lineNum">    2911 </span>            : emit_call (MonoCompile *cfg, guint8 *code, MonoJumpInfoType patch_type, gconstpointer data, gboolean win64_adjust_stack)
<span class="lineNum">    2912 </span>            : {
<span class="lineNum">    2913 </span>            : #ifdef TARGET_WIN32
<span class="lineNum">    2914 </span>            :         if (win64_adjust_stack)
<span class="lineNum">    2915 </span>            :                 amd64_alu_reg_imm (code, X86_SUB, AMD64_RSP, 32);
<span class="lineNum">    2916 </span>            : #endif
<span class="lineNum">    2917 </span><span class="lineCov">   56956825 :         code = emit_call_body (cfg, code, patch_type, data);</span>
<span class="lineNum">    2918 </span>            : #ifdef TARGET_WIN32
<span class="lineNum">    2919 </span>            :         if (win64_adjust_stack)
<span class="lineNum">    2920 </span>            :                 amd64_alu_reg_imm (code, X86_ADD, AMD64_RSP, 32);
<span class="lineNum">    2921 </span>            : #endif  
<span class="lineNum">    2922 </span>            :         
<span class="lineNum">    2923 </span><span class="lineCov">   56956825 :         return code;</span>
<span class="lineNum">    2924 </span>            : }
<a name="2925"><span class="lineNum">    2925 </span>            : </a>
<span class="lineNum">    2926 </span>            : static inline int
<span class="lineNum">    2927 </span>            : store_membase_imm_to_store_membase_reg (int opcode)
<span class="lineNum">    2928 </span>            : {
<span class="lineNum">    2929 </span><span class="lineCov">     931189 :         switch (opcode) {</span>
<span class="lineNum">    2930 </span>            :         case OP_STORE_MEMBASE_IMM:
<span class="lineNum">    2931 </span><span class="lineCov">     355821 :                 return OP_STORE_MEMBASE_REG;</span>
<span class="lineNum">    2932 </span>            :         case OP_STOREI4_MEMBASE_IMM:
<span class="lineNum">    2933 </span><span class="lineCov">     170400 :                 return OP_STOREI4_MEMBASE_REG;</span>
<span class="lineNum">    2934 </span>            :         case OP_STOREI8_MEMBASE_IMM:
<span class="lineNum">    2935 </span><span class="lineCov">     405333 :                 return OP_STOREI8_MEMBASE_REG;</span>
<span class="lineNum">    2936 </span>            :         }
<span class="lineNum">    2937 </span>            : 
<span class="lineNum">    2938 </span><span class="lineNoCov">          0 :         return -1;</span>
<span class="lineNum">    2939 </span><span class="lineCov">     931898 : }</span>
<span class="lineNum">    2940 </span>            : 
<span class="lineNum">    2941 </span>            : #ifndef DISABLE_JIT
<span class="lineNum">    2942 </span>            : 
<span class="lineNum">    2943 </span>            : #define INST_IGNORES_CFLAGS(opcode) (!(((opcode) == OP_ADC) || ((opcode) == OP_ADC_IMM) || ((opcode) == OP_IADC) || ((opcode) == OP_IADC_IMM) || ((opcode) == OP_SBB) || ((opcode) == OP_SBB_IMM) || ((opcode) == OP_ISBB) || ((opcode) == OP_ISBB_IMM)))
<span class="lineNum">    2944 </span>            : 
<span class="lineNum">    2945 </span>            : /*
<span class="lineNum">    2946 </span>            :  * mono_arch_peephole_pass_1:
<span class="lineNum">    2947 </span>            :  *
<span class="lineNum">    2948 </span>            :  *   Perform peephole opts which should/can be performed before local regalloc
<a name="2949"><span class="lineNum">    2949 </span>            :  */</a>
<span class="lineNum">    2950 </span>            : void
<span class="lineNum">    2951 </span>            : mono_arch_peephole_pass_1 (MonoCompile *cfg, MonoBasicBlock *bb)
<span class="lineNum">    2952 </span>            : {
<span class="lineNum">    2953 </span>            :         MonoInst *ins, *n;
<span class="lineNum">    2954 </span>            : 
<span class="lineNum">    2955 </span><span class="lineCov"> 4149934026 :         MONO_BB_FOR_EACH_INS_SAFE (bb, n, ins) {</span>
<span class="lineNum">    2956 </span><span class="lineCov">  984123880 :                 MonoInst *last_ins = mono_inst_prev (ins, FILTER_IL_SEQ_POINT);</span>
<span class="lineNum">    2957 </span>            : 
<span class="lineNum">    2958 </span><span class="lineCov">  984123880 :                 switch (ins-&gt;opcode) {</span>
<span class="lineNum">    2959 </span>            :                 case OP_ADD_IMM:
<span class="lineNum">    2960 </span>            :                 case OP_IADD_IMM:
<span class="lineNum">    2961 </span>            :                 case OP_LADD_IMM:
<span class="lineNum">    2962 </span><span class="lineCov">   60233450 :                         if ((ins-&gt;sreg1 &lt; MONO_MAX_IREGS) &amp;&amp; (ins-&gt;dreg &gt;= MONO_MAX_IREGS) &amp;&amp; (ins-&gt;inst_imm &gt; 0)) {</span>
<span class="lineNum">    2963 </span>            :                                 /* 
<span class="lineNum">    2964 </span>            :                                  * X86_LEA is like ADD, but doesn't have the
<span class="lineNum">    2965 </span>            :                                  * sreg1==dreg restriction. inst_imm &gt; 0 is needed since LEA sign-extends 
<span class="lineNum">    2966 </span>            :                                  * its operand to 64 bit.
<span class="lineNum">    2967 </span>            :                                  */
<span class="lineNum">    2968 </span><span class="lineCov">   10897991 :                                 ins-&gt;opcode = OP_X86_LEA_MEMBASE;</span>
<span class="lineNum">    2969 </span><span class="lineCov">   10897991 :                                 ins-&gt;inst_basereg = ins-&gt;sreg1;</span>
<span class="lineNum">    2970 </span><span class="lineCov">   10897991 :                         }</span>
<span class="lineNum">    2971 </span><span class="lineCov">   25846378 :                         break;</span>
<span class="lineNum">    2972 </span>            :                 case OP_LXOR:
<span class="lineNum">    2973 </span>            :                 case OP_IXOR:
<span class="lineNum">    2974 </span><span class="lineCov">     211665 :                         if ((ins-&gt;sreg1 == ins-&gt;sreg2) &amp;&amp; (ins-&gt;sreg1 == ins-&gt;dreg)) {</span>
<span class="lineNum">    2975 </span>            :                                 MonoInst *ins2;
<span class="lineNum">    2976 </span>            : 
<span class="lineNum">    2977 </span>            :                                 /* 
<span class="lineNum">    2978 </span>            :                                  * Replace STORE_MEMBASE_IMM 0 with STORE_MEMBASE_REG since 
<span class="lineNum">    2979 </span>            :                                  * the latter has length 2-3 instead of 6 (reverse constant
<span class="lineNum">    2980 </span>            :                                  * propagation). These instruction sequences are very common
<span class="lineNum">    2981 </span>            :                                  * in the initlocals bblock.
<span class="lineNum">    2982 </span>            :                                  */
<span class="lineNum">    2983 </span><span class="lineNoCov">          0 :                                 for (ins2 = ins-&gt;next; ins2; ins2 = ins2-&gt;next) {</span>
<span class="lineNum">    2984 </span><span class="lineNoCov">          0 :                                         if (((ins2-&gt;opcode == OP_STORE_MEMBASE_IMM) || (ins2-&gt;opcode == OP_STOREI4_MEMBASE_IMM) || (ins2-&gt;opcode == OP_STOREI8_MEMBASE_IMM) || (ins2-&gt;opcode == OP_STORE_MEMBASE_IMM)) &amp;&amp; (ins2-&gt;inst_imm == 0)) {</span>
<span class="lineNum">    2985 </span><span class="lineNoCov">          0 :                                                 ins2-&gt;opcode = store_membase_imm_to_store_membase_reg (ins2-&gt;opcode);</span>
<span class="lineNum">    2986 </span><span class="lineNoCov">          0 :                                                 ins2-&gt;sreg1 = ins-&gt;dreg;</span>
<span class="lineNum">    2987 </span><span class="lineNoCov">          0 :                                         } else if ((ins2-&gt;opcode == OP_STOREI1_MEMBASE_IMM) || (ins2-&gt;opcode == OP_STOREI2_MEMBASE_IMM) || (ins2-&gt;opcode == OP_STOREI8_MEMBASE_REG) || (ins2-&gt;opcode == OP_STORE_MEMBASE_REG)) {</span>
<span class="lineNum">    2988 </span>            :                                                 /* Continue */
<span class="lineNum">    2989 </span><span class="lineNoCov">          0 :                                         } else if (((ins2-&gt;opcode == OP_ICONST) || (ins2-&gt;opcode == OP_I8CONST)) &amp;&amp; (ins2-&gt;dreg == ins-&gt;dreg) &amp;&amp; (ins2-&gt;inst_c0 == 0)) {</span>
<span class="lineNum">    2990 </span><span class="lineNoCov">          0 :                                                 NULLIFY_INS (ins2);</span>
<span class="lineNum">    2991 </span>            :                                                 /* Continue */
<span class="lineNum">    2992 </span><span class="lineNoCov">          0 :                                         } else if (ins2-&gt;opcode == OP_IL_SEQ_POINT) {</span>
<span class="lineNum">    2993 </span>            :                                                 /* Continue */
<span class="lineNum">    2994 </span><span class="lineNoCov">          0 :                                         } else {</span>
<span class="lineNum">    2995 </span><span class="lineNoCov">          0 :                                                 break;</span>
<span class="lineNum">    2996 </span>            :                                         }
<span class="lineNum">    2997 </span><span class="lineNoCov">          0 :                                 }</span>
<span class="lineNum">    2998 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    2999 </span><span class="lineCov">     211642 :                         break;</span>
<span class="lineNum">    3000 </span>            :                 case OP_COMPARE_IMM:
<span class="lineNum">    3001 </span>            :                 case OP_LCOMPARE_IMM:
<span class="lineNum">    3002 </span>            :                         /* OP_COMPARE_IMM (reg, 0) 
<span class="lineNum">    3003 </span>            :                          * --&gt; 
<span class="lineNum">    3004 </span>            :                          * OP_AMD64_TEST_NULL (reg) 
<span class="lineNum">    3005 </span>            :                          */
<span class="lineNum">    3006 </span><span class="lineCov">   14176641 :                         if (!ins-&gt;inst_imm)</span>
<span class="lineNum">    3007 </span><span class="lineCov">   13786508 :                                 ins-&gt;opcode = OP_AMD64_TEST_NULL;</span>
<span class="lineNum">    3008 </span><span class="lineCov">   14179453 :                         break;</span>
<span class="lineNum">    3009 </span>            :                 case OP_ICOMPARE_IMM:
<span class="lineNum">    3010 </span><span class="lineCov">   24748905 :                         if (!ins-&gt;inst_imm)</span>
<span class="lineNum">    3011 </span><span class="lineCov">   17302992 :                                 ins-&gt;opcode = OP_X86_TEST_NULL;</span>
<span class="lineNum">    3012 </span><span class="lineCov">   24750452 :                         break;</span>
<span class="lineNum">    3013 </span>            :                 case OP_AMD64_ICOMPARE_MEMBASE_IMM:
<span class="lineNum">    3014 </span>            :                         /* 
<span class="lineNum">    3015 </span>            :                          * OP_STORE_MEMBASE_REG reg, offset(basereg)
<span class="lineNum">    3016 </span>            :                          * OP_X86_COMPARE_MEMBASE_IMM offset(basereg), imm
<span class="lineNum">    3017 </span>            :                          * --&gt;
<span class="lineNum">    3018 </span>            :                          * OP_STORE_MEMBASE_REG reg, offset(basereg)
<span class="lineNum">    3019 </span>            :                          * OP_COMPARE_IMM reg, imm
<span class="lineNum">    3020 </span>            :                          *
<span class="lineNum">    3021 </span>            :                          * Note: if imm = 0 then OP_COMPARE_IMM replaced with OP_X86_TEST_NULL
<span class="lineNum">    3022 </span>            :                          */
<span class="lineNum">    3023 </span><span class="lineCov">     979705 :                         if (last_ins &amp;&amp; (last_ins-&gt;opcode == OP_STOREI4_MEMBASE_REG) &amp;&amp;</span>
<span class="lineNum">    3024 </span><span class="lineCov">      91167 :                             ins-&gt;inst_basereg == last_ins-&gt;inst_destbasereg &amp;&amp;</span>
<span class="lineNum">    3025 </span><span class="lineCov">      89827 :                             ins-&gt;inst_offset == last_ins-&gt;inst_offset) {</span>
<span class="lineNum">    3026 </span><span class="lineCov">       3886 :                                         ins-&gt;opcode = OP_ICOMPARE_IMM;</span>
<span class="lineNum">    3027 </span><span class="lineCov">       3886 :                                         ins-&gt;sreg1 = last_ins-&gt;sreg1;</span>
<span class="lineNum">    3028 </span>            : 
<span class="lineNum">    3029 </span>            :                                         /* check if we can remove cmp reg,0 with test null */
<span class="lineNum">    3030 </span><span class="lineCov">       3886 :                                         if (!ins-&gt;inst_imm)</span>
<span class="lineNum">    3031 </span><span class="lineCov">         69 :                                                 ins-&gt;opcode = OP_X86_TEST_NULL;</span>
<span class="lineNum">    3032 </span><span class="lineCov">       3885 :                                 }</span>
<span class="lineNum">    3033 </span>            : 
<span class="lineNum">    3034 </span><span class="lineCov">     600054 :                         break;</span>
<span class="lineNum">    3035 </span>            :                 }
<span class="lineNum">    3036 </span>            : 
<span class="lineNum">    3037 </span><span class="lineCov">  918681716 :                 mono_peephole_ins (bb, ins);</span>
<span class="lineNum">    3038 </span><span class="lineCov">  918681716 :         }</span>
<span class="lineNum">    3039 </span><span class="lineCov">  119099814 : }</span>
<a name="3040"><span class="lineNum">    3040 </span>            : </a>
<span class="lineNum">    3041 </span>            : void
<span class="lineNum">    3042 </span>            : mono_arch_peephole_pass_2 (MonoCompile *cfg, MonoBasicBlock *bb)
<span class="lineNum">    3043 </span>            : {
<span class="lineNum">    3044 </span>            :         MonoInst *ins, *n;
<span class="lineNum">    3045 </span>            : 
<span class="lineNum">    3046 </span><span class="lineCov"> 4375390903 :         MONO_BB_FOR_EACH_INS_SAFE (bb, n, ins) {</span>
<span class="lineNum">    3047 </span><span class="lineCov"> 1068944312 :                 switch (ins-&gt;opcode) {</span>
<span class="lineNum">    3048 </span>            :                 case OP_ICONST:
<span class="lineNum">    3049 </span>            :                 case OP_I8CONST: {
<span class="lineNum">    3050 </span><span class="lineCov">   62753829 :                         MonoInst *next = mono_inst_next (ins, FILTER_IL_SEQ_POINT);</span>
<span class="lineNum">    3051 </span>            :                         /* reg = 0 -&gt; XOR (reg, reg) */
<span class="lineNum">    3052 </span>            :                         /* XOR sets cflags on x86, so we cant do it always */
<span class="lineNum">    3053 </span><span class="lineCov">  186956894 :                         if (ins-&gt;inst_c0 == 0 &amp;&amp; (!next || (next &amp;&amp; INST_IGNORES_CFLAGS (next-&gt;opcode)))) {</span>
<span class="lineNum">    3054 </span><span class="lineCov">   14253772 :                                 ins-&gt;opcode = OP_LXOR;</span>
<span class="lineNum">    3055 </span><span class="lineCov">   14253772 :                                 ins-&gt;sreg1 = ins-&gt;dreg;</span>
<span class="lineNum">    3056 </span><span class="lineCov">   14253772 :                                 ins-&gt;sreg2 = ins-&gt;dreg;</span>
<span class="lineNum">    3057 </span>            :                                 /* Fall through */
<span class="lineNum">    3058 </span><span class="lineCov">   14253772 :                         } else {</span>
<span class="lineNum">    3059 </span><span class="lineCov">   48499271 :                                 break;</span>
<span class="lineNum">    3060 </span>            :                         }
<span class="lineNum">    3061 </span><span class="lineCov">   14254103 :                 }</span>
<span class="lineNum">    3062 </span>            :                 case OP_LXOR:
<span class="lineNum">    3063 </span>            :                         /*
<span class="lineNum">    3064 </span>            :                          * Use IXOR to avoid a rex prefix if possible. The cpu will sign extend the 
<span class="lineNum">    3065 </span>            :                          * 0 result into 64 bits.
<span class="lineNum">    3066 </span>            :                          */
<span class="lineNum">    3067 </span><span class="lineCov">   42781635 :                         if ((ins-&gt;sreg1 == ins-&gt;sreg2) &amp;&amp; (ins-&gt;sreg1 == ins-&gt;dreg)) {</span>
<span class="lineNum">    3068 </span><span class="lineCov">   14255641 :                                 ins-&gt;opcode = OP_IXOR;</span>
<span class="lineNum">    3069 </span><span class="lineCov">   14255641 :                         }</span>
<span class="lineNum">    3070 </span>            :                         /* Fall through */
<span class="lineNum">    3071 </span>            :                 case OP_IXOR:
<span class="lineNum">    3072 </span><span class="lineCov">   28724538 :                         if ((ins-&gt;sreg1 == ins-&gt;sreg2) &amp;&amp; (ins-&gt;sreg1 == ins-&gt;dreg)) {</span>
<span class="lineNum">    3073 </span>            :                                 MonoInst *ins2;
<span class="lineNum">    3074 </span>            : 
<span class="lineNum">    3075 </span>            :                                 /* 
<span class="lineNum">    3076 </span>            :                                  * Replace STORE_MEMBASE_IMM 0 with STORE_MEMBASE_REG since 
<span class="lineNum">    3077 </span>            :                                  * the latter has length 2-3 instead of 6 (reverse constant
<span class="lineNum">    3078 </span>            :                                  * propagation). These instruction sequences are very common
<span class="lineNum">    3079 </span>            :                                  * in the initlocals bblock.
<span class="lineNum">    3080 </span>            :                                  */
<span class="lineNum">    3081 </span><span class="lineCov">   51908553 :                                 for (ins2 = ins-&gt;next; ins2; ins2 = ins2-&gt;next) {</span>
<span class="lineNum">    3082 </span><span class="lineCov">   94255557 :                                         if (((ins2-&gt;opcode == OP_STORE_MEMBASE_IMM) || (ins2-&gt;opcode == OP_STOREI4_MEMBASE_IMM) || (ins2-&gt;opcode == OP_STOREI8_MEMBASE_IMM) || (ins2-&gt;opcode == OP_STORE_MEMBASE_IMM)) &amp;&amp; (ins2-&gt;inst_imm == 0)) {</span>
<span class="lineNum">    3083 </span><span class="lineCov">     932434 :                                                 ins2-&gt;opcode = store_membase_imm_to_store_membase_reg (ins2-&gt;opcode);</span>
<span class="lineNum">    3084 </span><span class="lineCov">     932434 :                                                 ins2-&gt;sreg1 = ins-&gt;dreg;</span>
<span class="lineNum">    3085 </span><span class="lineCov">  149932896 :                                         } else if ((ins2-&gt;opcode == OP_STOREI1_MEMBASE_IMM) || (ins2-&gt;opcode == OP_STOREI2_MEMBASE_IMM) || (ins2-&gt;opcode == OP_STOREI4_MEMBASE_REG) || (ins2-&gt;opcode == OP_STOREI8_MEMBASE_REG) || (ins2-&gt;opcode == OP_STORE_MEMBASE_REG) || (ins2-&gt;opcode == OP_LIVERANGE_START) || (ins2-&gt;opcode == OP_GC_LIVENESS_DEF) || (ins2-&gt;opcode == OP_GC_LIVENESS_USE)) {</span>
<span class="lineNum">    3086 </span>            :                                                 /* Continue */
<span class="lineNum">    3087 </span><span class="lineCov">   39117587 :                                         } else if (((ins2-&gt;opcode == OP_ICONST) || (ins2-&gt;opcode == OP_I8CONST)) &amp;&amp; (ins2-&gt;dreg == ins-&gt;dreg) &amp;&amp; (ins2-&gt;inst_c0 == 0)) {</span>
<span class="lineNum">    3088 </span><span class="lineCov">    2308849 :                                                 NULLIFY_INS (ins2);</span>
<span class="lineNum">    3089 </span>            :                                                 /* Continue */
<span class="lineNum">    3090 </span><span class="lineCov">   14537905 :                                         } else if (ins2-&gt;opcode == OP_IL_SEQ_POINT) {</span>
<span class="lineNum">    3091 </span>            :                                                 /* Continue */
<span class="lineNum">    3092 </span><span class="lineCov">    1865822 :                                         } else {</span>
<span class="lineNum">    3093 </span><span class="lineCov">   12094601 :                                                 break;</span>
<span class="lineNum">    3094 </span>            :                                         }
<span class="lineNum">    3095 </span><span class="lineCov">   11697642 :                                 }</span>
<span class="lineNum">    3096 </span><span class="lineCov">   14249015 :                         }</span>
<span class="lineNum">    3097 </span><span class="lineCov">   14460347 :                         break;</span>
<span class="lineNum">    3098 </span>            :                 case OP_IADD_IMM:
<span class="lineNum">    3099 </span><span class="lineCov">    4838793 :                         if ((ins-&gt;inst_imm == 1) &amp;&amp; (ins-&gt;dreg == ins-&gt;sreg1))</span>
<span class="lineNum">    3100 </span><span class="lineCov">    2250491 :                                 ins-&gt;opcode = OP_X86_INC_REG;</span>
<span class="lineNum">    3101 </span><span class="lineCov">    2588672 :                         break;</span>
<span class="lineNum">    3102 </span>            :                 case OP_ISUB_IMM:
<span class="lineNum">    3103 </span><span class="lineCov">    2069540 :                         if ((ins-&gt;inst_imm == 1) &amp;&amp; (ins-&gt;dreg == ins-&gt;sreg1))</span>
<span class="lineNum">    3104 </span><span class="lineCov">     736244 :                                 ins-&gt;opcode = OP_X86_DEC_REG;</span>
<span class="lineNum">    3105 </span><span class="lineCov">    1333650 :                         break;</span>
<span class="lineNum">    3106 </span>            :                 }
<span class="lineNum">    3107 </span>            : 
<span class="lineNum">    3108 </span><span class="lineCov">  973625746 :                 mono_peephole_ins (bb, ins);</span>
<span class="lineNum">    3109 </span><span class="lineCov">  973625746 :         }</span>
<span class="lineNum">    3110 </span><span class="lineCov">  119103716 : }</span>
<span class="lineNum">    3111 </span>            : 
<span class="lineNum">    3112 </span>            : #define NEW_INS(cfg,ins,dest,op) do {   \
<span class="lineNum">    3113 </span>            :                 MONO_INST_NEW ((cfg), (dest), (op)); \
<span class="lineNum">    3114 </span>            :         (dest)-&gt;cil_code = (ins)-&gt;cil_code; \
<span class="lineNum">    3115 </span>            :         mono_bblock_insert_before_ins (bb, ins, (dest)); \
<span class="lineNum">    3116 </span>            :         } while (0)
<span class="lineNum">    3117 </span>            : 
<span class="lineNum">    3118 </span>            : /*
<span class="lineNum">    3119 </span>            :  * mono_arch_lowering_pass:
<span class="lineNum">    3120 </span>            :  *
<span class="lineNum">    3121 </span>            :  *  Converts complex opcodes into simpler ones so that each IR instruction
<span class="lineNum">    3122 </span>            :  * corresponds to one machine instruction.
<a name="3123"><span class="lineNum">    3123 </span>            :  */</a>
<span class="lineNum">    3124 </span>            : void
<span class="lineNum">    3125 </span>            : mono_arch_lowering_pass (MonoCompile *cfg, MonoBasicBlock *bb)
<span class="lineNum">    3126 </span>            : {
<span class="lineNum">    3127 </span>            :         MonoInst *ins, *n, *temp;
<span class="lineNum">    3128 </span>            : 
<span class="lineNum">    3129 </span>            :         /*
<span class="lineNum">    3130 </span>            :          * FIXME: Need to add more instructions, but the current machine 
<span class="lineNum">    3131 </span>            :          * description can't model some parts of the composite instructions like
<span class="lineNum">    3132 </span>            :          * cdq.
<span class="lineNum">    3133 </span>            :          */
<span class="lineNum">    3134 </span><span class="lineCov"> 4195138991 :         MONO_BB_FOR_EACH_INS_SAFE (bb, n, ins) {</span>
<span class="lineNum">    3135 </span><span class="lineCov">  929178219 :                 switch (ins-&gt;opcode) {</span>
<span class="lineNum">    3136 </span>            :                 case OP_DIV_IMM:
<span class="lineNum">    3137 </span>            :                 case OP_REM_IMM:
<span class="lineNum">    3138 </span>            :                 case OP_IDIV_IMM:
<span class="lineNum">    3139 </span>            :                 case OP_IDIV_UN_IMM:
<span class="lineNum">    3140 </span>            :                 case OP_IREM_UN_IMM:
<span class="lineNum">    3141 </span>            :                 case OP_LREM_IMM:
<span class="lineNum">    3142 </span>            :                 case OP_IREM_IMM:
<span class="lineNum">    3143 </span><span class="lineCov">      40346 :                         mono_decompose_op_imm (cfg, bb, ins);</span>
<span class="lineNum">    3144 </span><span class="lineCov">      40346 :                         break;</span>
<span class="lineNum">    3145 </span>            :                 case OP_COMPARE_IMM:
<span class="lineNum">    3146 </span>            :                 case OP_LCOMPARE_IMM:
<span class="lineNum">    3147 </span><span class="lineCov">   16318998 :                         if (!amd64_use_imm32 (ins-&gt;inst_imm)) {</span>
<span class="lineNum">    3148 </span><span class="lineCov">   12185306 :                                 NEW_INS (cfg, ins, temp, OP_I8CONST);</span>
<span class="lineNum">    3149 </span><span class="lineCov">    2032006 :                                 temp-&gt;inst_c0 = ins-&gt;inst_imm;</span>
<span class="lineNum">    3150 </span><span class="lineCov">    2032006 :                                 temp-&gt;dreg = mono_alloc_ireg (cfg);</span>
<span class="lineNum">    3151 </span><span class="lineCov">    2032006 :                                 ins-&gt;opcode = OP_COMPARE;</span>
<span class="lineNum">    3152 </span><span class="lineCov">    2032006 :                                 ins-&gt;sreg2 = temp-&gt;dreg;</span>
<span class="lineNum">    3153 </span><span class="lineCov">    2032006 :                         }</span>
<span class="lineNum">    3154 </span><span class="lineCov">   16314091 :                         break;</span>
<span class="lineNum">    3155 </span>            : #ifndef __mono_ilp32__
<span class="lineNum">    3156 </span>            :                 case OP_LOAD_MEMBASE:
<span class="lineNum">    3157 </span>            : #endif
<span class="lineNum">    3158 </span>            :                 case OP_LOADI8_MEMBASE:
<span class="lineNum">    3159 </span>            :                 /*  Don't generate memindex opcodes (to simplify */
<span class="lineNum">    3160 </span>            :                 /*  read sandboxing) */
<span class="lineNum">    3161 </span><span class="lineCov">  116116057 :                         if (!amd64_use_imm32 (ins-&gt;inst_offset)) {</span>
<span class="lineNum">    3162 </span><span class="lineNoCov">          0 :                                 NEW_INS (cfg, ins, temp, OP_I8CONST);</span>
<span class="lineNum">    3163 </span><span class="lineNoCov">          0 :                                 temp-&gt;inst_c0 = ins-&gt;inst_offset;</span>
<span class="lineNum">    3164 </span><span class="lineNoCov">          0 :                                 temp-&gt;dreg = mono_alloc_ireg (cfg);</span>
<span class="lineNum">    3165 </span><span class="lineNoCov">          0 :                                 ins-&gt;opcode = OP_AMD64_LOADI8_MEMINDEX;</span>
<span class="lineNum">    3166 </span><span class="lineNoCov">          0 :                                 ins-&gt;inst_indexreg = temp-&gt;dreg;</span>
<span class="lineNum">    3167 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    3168 </span><span class="lineCov">  116117859 :                         break;</span>
<span class="lineNum">    3169 </span>            : #ifndef __mono_ilp32__
<span class="lineNum">    3170 </span>            :                 case OP_STORE_MEMBASE_IMM:
<span class="lineNum">    3171 </span>            : #endif
<span class="lineNum">    3172 </span>            :                 case OP_STOREI8_MEMBASE_IMM:
<span class="lineNum">    3173 </span><span class="lineCov">    5643575 :                         if (!amd64_use_imm32 (ins-&gt;inst_imm)) {</span>
<span class="lineNum">    3174 </span><span class="lineNoCov">          0 :                                 NEW_INS (cfg, ins, temp, OP_I8CONST);</span>
<span class="lineNum">    3175 </span><span class="lineNoCov">          0 :                                 temp-&gt;inst_c0 = ins-&gt;inst_imm;</span>
<span class="lineNum">    3176 </span><span class="lineNoCov">          0 :                                 temp-&gt;dreg = mono_alloc_ireg (cfg);</span>
<span class="lineNum">    3177 </span><span class="lineNoCov">          0 :                                 ins-&gt;opcode = OP_STOREI8_MEMBASE_REG;</span>
<span class="lineNum">    3178 </span><span class="lineNoCov">          0 :                                 ins-&gt;sreg1 = temp-&gt;dreg;</span>
<span class="lineNum">    3179 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    3180 </span><span class="lineCov">    5642687 :                         break;</span>
<span class="lineNum">    3181 </span>            : #ifdef MONO_ARCH_SIMD_INTRINSICS
<span class="lineNum">    3182 </span>            :                 case OP_EXPAND_I1: {
<span class="lineNum">    3183 </span><span class="lineCov">         12 :                                 int temp_reg1 = mono_alloc_ireg (cfg);</span>
<span class="lineNum">    3184 </span><span class="lineCov">         12 :                                 int temp_reg2 = mono_alloc_ireg (cfg);</span>
<span class="lineNum">    3185 </span><span class="lineCov">         12 :                                 int original_reg = ins-&gt;sreg1;</span>
<span class="lineNum">    3186 </span>            : 
<span class="lineNum">    3187 </span><span class="lineCov">         72 :                                 NEW_INS (cfg, ins, temp, OP_ICONV_TO_U1);</span>
<span class="lineNum">    3188 </span><span class="lineCov">         12 :                                 temp-&gt;sreg1 = original_reg;</span>
<span class="lineNum">    3189 </span><span class="lineCov">         12 :                                 temp-&gt;dreg = temp_reg1;</span>
<span class="lineNum">    3190 </span>            : 
<span class="lineNum">    3191 </span><span class="lineCov">         72 :                                 NEW_INS (cfg, ins, temp, OP_SHL_IMM);</span>
<span class="lineNum">    3192 </span><span class="lineCov">         12 :                                 temp-&gt;sreg1 = temp_reg1;</span>
<span class="lineNum">    3193 </span><span class="lineCov">         12 :                                 temp-&gt;dreg = temp_reg2;</span>
<span class="lineNum">    3194 </span><span class="lineCov">         12 :                                 temp-&gt;inst_imm = 8;</span>
<span class="lineNum">    3195 </span>            : 
<span class="lineNum">    3196 </span><span class="lineCov">         72 :                                 NEW_INS (cfg, ins, temp, OP_LOR);</span>
<span class="lineNum">    3197 </span><span class="lineCov">         12 :                                 temp-&gt;sreg1 = temp-&gt;dreg = temp_reg2;</span>
<span class="lineNum">    3198 </span><span class="lineCov">         12 :                                 temp-&gt;sreg2 = temp_reg1;</span>
<span class="lineNum">    3199 </span>            : 
<span class="lineNum">    3200 </span><span class="lineCov">         12 :                                 ins-&gt;opcode = OP_EXPAND_I2;</span>
<span class="lineNum">    3201 </span><span class="lineCov">         12 :                                 ins-&gt;sreg1 = temp_reg2;</span>
<span class="lineNum">    3202 </span>            :                         }
<span class="lineNum">    3203 </span><span class="lineCov">         12 :                         break;</span>
<span class="lineNum">    3204 </span>            : #endif
<span class="lineNum">    3205 </span>            :                 default:
<span class="lineNum">    3206 </span><span class="lineCov">  791015714 :                         break;</span>
<span class="lineNum">    3207 </span>            :                 }
<span class="lineNum">    3208 </span><span class="lineCov">  928266210 :         }</span>
<span class="lineNum">    3209 </span>            : 
<span class="lineNum">    3210 </span><span class="lineCov">  120035497 :         bb-&gt;max_vreg = cfg-&gt;next_vreg;</span>
<span class="lineNum">    3211 </span><span class="lineCov">  120035497 : }</span>
<span class="lineNum">    3212 </span>            : 
<span class="lineNum">    3213 </span>            : static const int 
<span class="lineNum">    3214 </span>            : branch_cc_table [] = {
<span class="lineNum">    3215 </span>            :         X86_CC_EQ, X86_CC_GE, X86_CC_GT, X86_CC_LE, X86_CC_LT,
<span class="lineNum">    3216 </span>            :         X86_CC_NE, X86_CC_GE, X86_CC_GT, X86_CC_LE, X86_CC_LT,
<span class="lineNum">    3217 </span>            :         X86_CC_O, X86_CC_NO, X86_CC_C, X86_CC_NC
<span class="lineNum">    3218 </span>            : };
<span class="lineNum">    3219 </span>            : 
<span class="lineNum">    3220 </span>            : /* Maps CMP_... constants to X86_CC_... constants */
<span class="lineNum">    3221 </span>            : static const int
<span class="lineNum">    3222 </span>            : cc_table [] = {
<span class="lineNum">    3223 </span>            :         X86_CC_EQ, X86_CC_NE, X86_CC_LE, X86_CC_GE, X86_CC_LT, X86_CC_GT,
<span class="lineNum">    3224 </span>            :         X86_CC_LE, X86_CC_GE, X86_CC_LT, X86_CC_GT
<span class="lineNum">    3225 </span>            : };
<span class="lineNum">    3226 </span>            : 
<span class="lineNum">    3227 </span>            : static const int
<span class="lineNum">    3228 </span>            : cc_signed_table [] = {
<span class="lineNum">    3229 </span>            :         TRUE, TRUE, TRUE, TRUE, TRUE, TRUE,
<span class="lineNum">    3230 </span>            :         FALSE, FALSE, FALSE, FALSE
<span class="lineNum">    3231 </span>            : };
<span class="lineNum">    3232 </span>            : 
<span class="lineNum">    3233 </span>            : /*#include &quot;cprop.c&quot;*/
<a name="3234"><span class="lineNum">    3234 </span>            : </a>
<span class="lineNum">    3235 </span>            : static unsigned char*
<span class="lineNum">    3236 </span>            : emit_float_to_int (MonoCompile *cfg, guchar *code, int dreg, int sreg, int size, gboolean is_signed)
<span class="lineNum">    3237 </span>            : {
<span class="lineNum">    3238 </span><span class="lineCov">      18982 :         if (size == 8)</span>
<span class="lineNum">    3239 </span><span class="lineCov">      23155 :                 amd64_sse_cvttsd2si_reg_reg (code, dreg, sreg);</span>
<span class="lineNum">    3240 </span>            :         else
<span class="lineNum">    3241 </span><span class="lineCov">     152461 :                 amd64_sse_cvttsd2si_reg_reg_size (code, dreg, sreg, 4);</span>
<span class="lineNum">    3242 </span>            : 
<span class="lineNum">    3243 </span><span class="lineCov">      18982 :         if (size == 1)</span>
<span class="lineNum">    3244 </span><span class="lineCov">      32676 :                 amd64_widen_reg (code, dreg, dreg, is_signed, FALSE);</span>
<span class="lineNum">    3245 </span><span class="lineCov">      17213 :         else if (size == 2)</span>
<span class="lineNum">    3246 </span><span class="lineCov">      44070 :                 amd64_widen_reg (code, dreg, dreg, is_signed, TRUE);</span>
<span class="lineNum">    3247 </span><span class="lineCov">      18982 :         return code;</span>
<span class="lineNum">    3248 </span>            : }
<a name="3249"><span class="lineNum">    3249 </span>            : </a>
<span class="lineNum">    3250 </span>            : static unsigned char*
<span class="lineNum">    3251 </span>            : mono_emit_stack_alloc (MonoCompile *cfg, guchar *code, MonoInst* tree)
<span class="lineNum">    3252 </span>            : {
<span class="lineNum">    3253 </span><span class="lineCov">      36723 :         int sreg = tree-&gt;sreg1;</span>
<span class="lineNum">    3254 </span><span class="lineCov">      36723 :         int need_touch = FALSE;</span>
<span class="lineNum">    3255 </span>            : 
<span class="lineNum">    3256 </span>            : #if defined(TARGET_WIN32)
<span class="lineNum">    3257 </span>            :         need_touch = TRUE;
<span class="lineNum">    3258 </span>            : #elif defined(MONO_ARCH_SIGSEGV_ON_ALTSTACK)
<span class="lineNum">    3259 </span><span class="lineCov">      36723 :         if (!tree-&gt;flags &amp; MONO_INST_INIT)</span>
<span class="lineNum">    3260 </span><span class="lineNoCov">          0 :                 need_touch = TRUE;</span>
<span class="lineNum">    3261 </span>            : #endif
<span class="lineNum">    3262 </span>            : 
<span class="lineNum">    3263 </span><span class="lineCov">      36723 :         if (need_touch) {</span>
<span class="lineNum">    3264 </span>            :                 guint8* br[5];
<span class="lineNum">    3265 </span>            : 
<span class="lineNum">    3266 </span>            :                 /*
<span class="lineNum">    3267 </span>            :                  * Under Windows:
<span class="lineNum">    3268 </span>            :                  * If requested stack size is larger than one page,
<span class="lineNum">    3269 </span>            :                  * perform stack-touch operation
<span class="lineNum">    3270 </span>            :                  */
<span class="lineNum">    3271 </span>            :                 /*
<span class="lineNum">    3272 </span>            :                  * Generate stack probe code.
<span class="lineNum">    3273 </span>            :                  * Under Windows, it is necessary to allocate one page at a time,
<span class="lineNum">    3274 </span>            :                  * &quot;touching&quot; stack after each successful sub-allocation. This is
<span class="lineNum">    3275 </span>            :                  * because of the way stack growth is implemented - there is a
<span class="lineNum">    3276 </span>            :                  * guard page before the lowest stack page that is currently commited.
<span class="lineNum">    3277 </span>            :                  * Stack normally grows sequentially so OS traps access to the
<span class="lineNum">    3278 </span>            :                  * guard page and commits more pages when needed.
<span class="lineNum">    3279 </span>            :                  */
<span class="lineNum">    3280 </span><span class="lineNoCov">          0 :                 amd64_test_reg_imm (code, sreg, ~0xFFF);</span>
<span class="lineNum">    3281 </span><span class="lineNoCov">          0 :                 br[0] = code; x86_branch8 (code, X86_CC_Z, 0, FALSE);</span>
<span class="lineNum">    3282 </span>            : 
<span class="lineNum">    3283 </span><span class="lineNoCov">          0 :                 br[2] = code; /* loop */</span>
<span class="lineNum">    3284 </span><span class="lineNoCov">          0 :                 amd64_alu_reg_imm (code, X86_SUB, AMD64_RSP, 0x1000);</span>
<span class="lineNum">    3285 </span><span class="lineNoCov">          0 :                 amd64_test_membase_reg (code, AMD64_RSP, 0, AMD64_RSP);</span>
<span class="lineNum">    3286 </span><span class="lineNoCov">          0 :                 amd64_alu_reg_imm (code, X86_SUB, sreg, 0x1000);</span>
<span class="lineNum">    3287 </span><span class="lineNoCov">          0 :                 amd64_alu_reg_imm (code, X86_CMP, sreg, 0x1000);</span>
<span class="lineNum">    3288 </span><span class="lineNoCov">          0 :                 br[3] = code; x86_branch8 (code, X86_CC_AE, 0, FALSE);</span>
<span class="lineNum">    3289 </span><span class="lineNoCov">          0 :                 amd64_patch (br[3], br[2]);</span>
<span class="lineNum">    3290 </span><span class="lineNoCov">          0 :                 amd64_test_reg_reg (code, sreg, sreg);</span>
<span class="lineNum">    3291 </span><span class="lineNoCov">          0 :                 br[4] = code; x86_branch8 (code, X86_CC_Z, 0, FALSE);</span>
<span class="lineNum">    3292 </span><span class="lineNoCov">          0 :                 amd64_alu_reg_reg (code, X86_SUB, AMD64_RSP, sreg);</span>
<span class="lineNum">    3293 </span>            : 
<span class="lineNum">    3294 </span><span class="lineNoCov">          0 :                 br[1] = code; x86_jump8 (code, 0);</span>
<span class="lineNum">    3295 </span>            : 
<span class="lineNum">    3296 </span><span class="lineNoCov">          0 :                 amd64_patch (br[0], code);</span>
<span class="lineNum">    3297 </span><span class="lineNoCov">          0 :                 amd64_alu_reg_reg (code, X86_SUB, AMD64_RSP, sreg);</span>
<span class="lineNum">    3298 </span><span class="lineNoCov">          0 :                 amd64_patch (br[1], code);</span>
<span class="lineNum">    3299 </span><span class="lineNoCov">          0 :                 amd64_patch (br[4], code);</span>
<span class="lineNum">    3300 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3301 </span>            :         else
<span class="lineNum">    3302 </span><span class="lineCov">     367283 :                 amd64_alu_reg_reg (code, X86_SUB, AMD64_RSP, tree-&gt;sreg1);</span>
<span class="lineNum">    3303 </span>            : 
<span class="lineNum">    3304 </span><span class="lineCov">      36729 :         if (tree-&gt;flags &amp; MONO_INST_INIT) {</span>
<span class="lineNum">    3305 </span><span class="lineCov">      36729 :                 int offset = 0;</span>
<span class="lineNum">    3306 </span><span class="lineCov">      48024 :                 if (tree-&gt;dreg != AMD64_RAX &amp;&amp; sreg != AMD64_RAX) {</span>
<span class="lineNum">    3307 </span><span class="lineCov">      55525 :                         amd64_push_reg (code, AMD64_RAX);</span>
<span class="lineNum">    3308 </span><span class="lineCov">      11104 :                         offset += 8;</span>
<span class="lineNum">    3309 </span><span class="lineCov">      11104 :                 }</span>
<span class="lineNum">    3310 </span><span class="lineCov">      73459 :                 if (tree-&gt;dreg != AMD64_RCX &amp;&amp; sreg != AMD64_RCX) {</span>
<span class="lineNum">    3311 </span><span class="lineCov">     183642 :                         amd64_push_reg (code, AMD64_RCX);</span>
<span class="lineNum">    3312 </span><span class="lineCov">      36727 :                         offset += 8;</span>
<span class="lineNum">    3313 </span><span class="lineCov">      36727 :                 }</span>
<span class="lineNum">    3314 </span><span class="lineCov">      73450 :                 if (tree-&gt;dreg != AMD64_RDI &amp;&amp; sreg != AMD64_RDI) {</span>
<span class="lineNum">    3315 </span><span class="lineCov">     183620 :                         amd64_push_reg (code, AMD64_RDI);</span>
<span class="lineNum">    3316 </span><span class="lineCov">      36727 :                         offset += 8;</span>
<span class="lineNum">    3317 </span><span class="lineCov">      36727 :                 }</span>
<span class="lineNum">    3318 </span>            :                 
<span class="lineNum">    3319 </span><span class="lineCov">     587598 :                 amd64_shift_reg_imm (code, X86_SHR, sreg, 3);</span>
<span class="lineNum">    3320 </span><span class="lineCov">      36726 :                 if (sreg != AMD64_RCX)</span>
<span class="lineNum">    3321 </span><span class="lineCov">     403990 :                         amd64_mov_reg_reg (code, AMD64_RCX, sreg, 8);</span>
<span class="lineNum">    3322 </span><span class="lineCov">     367276 :                 amd64_alu_reg_reg (code, X86_XOR, AMD64_RAX, AMD64_RAX);</span>
<span class="lineNum">    3323 </span>            :                                 
<span class="lineNum">    3324 </span><span class="lineCov">     807944 :                 amd64_lea_membase (code, AMD64_RDI, AMD64_RSP, offset);</span>
<span class="lineNum">    3325 </span><span class="lineCov">      36726 :                 if (cfg-&gt;param_area)</span>
<span class="lineNum">    3326 </span><span class="lineCov">      83538 :                         amd64_alu_reg_imm (code, X86_ADD, AMD64_RDI, cfg-&gt;param_area);</span>
<span class="lineNum">    3327 </span><span class="lineCov">     257044 :                 amd64_cld (code);</span>
<span class="lineNum">    3328 </span><span class="lineCov">     146892 :                 amd64_prefix (code, X86_REP_PREFIX);</span>
<span class="lineNum">    3329 </span><span class="lineCov">     293786 :                 amd64_stosl (code);</span>
<span class="lineNum">    3330 </span>            :                 
<span class="lineNum">    3331 </span><span class="lineCov">      73441 :                 if (tree-&gt;dreg != AMD64_RDI &amp;&amp; sreg != AMD64_RDI)</span>
<span class="lineNum">    3332 </span><span class="lineCov">     220324 :                         amd64_pop_reg (code, AMD64_RDI);</span>
<span class="lineNum">    3333 </span><span class="lineCov">      73446 :                 if (tree-&gt;dreg != AMD64_RCX &amp;&amp; sreg != AMD64_RCX)</span>
<span class="lineNum">    3334 </span><span class="lineCov">     220337 :                         amd64_pop_reg (code, AMD64_RCX);</span>
<span class="lineNum">    3335 </span><span class="lineCov">      48017 :                 if (tree-&gt;dreg != AMD64_RAX &amp;&amp; sreg != AMD64_RAX)</span>
<span class="lineNum">    3336 </span><span class="lineCov">      66605 :                         amd64_pop_reg (code, AMD64_RAX);</span>
<span class="lineNum">    3337 </span><span class="lineCov">      36721 :         }</span>
<span class="lineNum">    3338 </span><span class="lineCov">      36724 :         return code;</span>
<span class="lineNum">    3339 </span>            : }
<a name="3340"><span class="lineNum">    3340 </span>            : </a>
<span class="lineNum">    3341 </span>            : static guint8*
<span class="lineNum">    3342 </span>            : emit_move_return_value (MonoCompile *cfg, MonoInst *ins, guint8 *code)
<span class="lineNum">    3343 </span>            : {
<span class="lineNum">    3344 </span>            :         CallInfo *cinfo;
<span class="lineNum">    3345 </span>            :         guint32 quad;
<span class="lineNum">    3346 </span>            : 
<span class="lineNum">    3347 </span>            :         /* Move return value to the target register */
<span class="lineNum">    3348 </span>            :         /* FIXME: do this in the local reg allocator */
<span class="lineNum">    3349 </span><span class="lineCov">  116646379 :         switch (ins-&gt;opcode) {</span>
<span class="lineNum">    3350 </span>            :         case OP_CALL:
<span class="lineNum">    3351 </span>            :         case OP_CALL_REG:
<span class="lineNum">    3352 </span>            :         case OP_CALL_MEMBASE:
<span class="lineNum">    3353 </span>            :         case OP_LCALL:
<span class="lineNum">    3354 </span>            :         case OP_LCALL_REG:
<span class="lineNum">    3355 </span>            :         case OP_LCALL_MEMBASE:
<span class="lineNum">    3356 </span><span class="lineCov">  139796256 :                 g_assert (ins-&gt;dreg == AMD64_RAX);</span>
<span class="lineNum">    3357 </span><span class="lineCov">   46605024 :                 break;</span>
<span class="lineNum">    3358 </span>            :         case OP_FCALL:
<span class="lineNum">    3359 </span>            :         case OP_FCALL_REG:
<span class="lineNum">    3360 </span>            :         case OP_FCALL_MEMBASE: {
<span class="lineNum">    3361 </span><span class="lineCov">      97782 :                 MonoType *rtype = mini_get_underlying_type (((MonoCallInst*)ins)-&gt;signature-&gt;ret);</span>
<span class="lineNum">    3362 </span><span class="lineCov">      97782 :                 if (rtype-&gt;type == MONO_TYPE_R4) {</span>
<span class="lineNum">    3363 </span><span class="lineCov">     425229 :                         amd64_sse_cvtss2sd_reg_reg (code, ins-&gt;dreg, AMD64_XMM0);</span>
<span class="lineNum">    3364 </span><span class="lineCov">      47241 :                 }</span>
<span class="lineNum">    3365 </span>            :                 else {
<span class="lineNum">    3366 </span><span class="lineCov">      50530 :                         if (ins-&gt;dreg != AMD64_XMM0)</span>
<span class="lineNum">    3367 </span><span class="lineCov">      87745 :                                 amd64_sse_movsd_reg_reg (code, ins-&gt;dreg, AMD64_XMM0);</span>
<span class="lineNum">    3368 </span>            :                 }
<span class="lineNum">    3369 </span><span class="lineCov">      97742 :                 break;</span>
<span class="lineNum">    3370 </span>            :         }
<span class="lineNum">    3371 </span>            :         case OP_RCALL:
<span class="lineNum">    3372 </span>            :         case OP_RCALL_REG:
<span class="lineNum">    3373 </span>            :         case OP_RCALL_MEMBASE:
<span class="lineNum">    3374 </span><span class="lineNoCov">          0 :                 if (ins-&gt;dreg != AMD64_XMM0)</span>
<span class="lineNum">    3375 </span><span class="lineNoCov">          0 :                         amd64_sse_movss_reg_reg (code, ins-&gt;dreg, AMD64_XMM0);</span>
<span class="lineNum">    3376 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    3377 </span>            :         case OP_VCALL:
<span class="lineNum">    3378 </span>            :         case OP_VCALL_REG:
<span class="lineNum">    3379 </span>            :         case OP_VCALL_MEMBASE:
<span class="lineNum">    3380 </span>            :         case OP_VCALL2:
<span class="lineNum">    3381 </span>            :         case OP_VCALL2_REG:
<span class="lineNum">    3382 </span>            :         case OP_VCALL2_MEMBASE:
<span class="lineNum">    3383 </span><span class="lineCov">    2162435 :                 cinfo = get_call_info (cfg-&gt;mempool, ((MonoCallInst*)ins)-&gt;signature);</span>
<span class="lineNum">    3384 </span><span class="lineCov">    2162435 :                 if (cinfo-&gt;ret.storage == ArgValuetypeInReg) {</span>
<span class="lineNum">    3385 </span><span class="lineCov">         69 :                         MonoInst *loc = (MonoInst *)cfg-&gt;arch.vret_addr_loc;</span>
<span class="lineNum">    3386 </span>            : 
<span class="lineNum">    3387 </span>            :                         /* Load the destination address */
<span class="lineNum">    3388 </span><span class="lineCov">        207 :                         g_assert (loc-&gt;opcode == OP_REGOFFSET);</span>
<span class="lineNum">    3389 </span><span class="lineCov">       1790 :                         amd64_mov_reg_membase (code, AMD64_RCX, loc-&gt;inst_basereg, loc-&gt;inst_offset, sizeof(gpointer));</span>
<span class="lineNum">    3390 </span>            : 
<span class="lineNum">    3391 </span><span class="lineCov">        414 :                         for (quad = 0; quad &lt; 2; quad ++) {</span>
<span class="lineNum">    3392 </span><span class="lineCov">        138 :                                 switch (cinfo-&gt;ret.pair_storage [quad]) {</span>
<span class="lineNum">    3393 </span>            :                                 case ArgInIReg:
<span class="lineNum">    3394 </span><span class="lineCov">       1240 :                                         amd64_mov_membase_reg (code, AMD64_RCX, (quad * sizeof(mgreg_t)), cinfo-&gt;ret.pair_regs [quad], sizeof(mgreg_t));</span>
<span class="lineNum">    3395 </span><span class="lineCov">         80 :                                         break;</span>
<span class="lineNum">    3396 </span>            :                                 case ArgInFloatSSEReg:
<span class="lineNum">    3397 </span><span class="lineCov">         66 :                                         amd64_movss_membase_reg (code, AMD64_RCX, (quad * 8), cinfo-&gt;ret.pair_regs [quad]);</span>
<span class="lineNum">    3398 </span><span class="lineCov">          4 :                                         break;</span>
<span class="lineNum">    3399 </span>            :                                 case ArgInDoubleSSEReg:
<span class="lineNum">    3400 </span><span class="lineCov">        602 :                                         amd64_movsd_membase_reg (code, AMD64_RCX, (quad * 8), cinfo-&gt;ret.pair_regs [quad]);</span>
<span class="lineNum">    3401 </span><span class="lineCov">         38 :                                         break;</span>
<span class="lineNum">    3402 </span>            :                                 case ArgNone:
<span class="lineNum">    3403 </span><span class="lineCov">         16 :                                         break;</span>
<span class="lineNum">    3404 </span>            :                                 default:
<span class="lineNum">    3405 </span><span class="lineNoCov">          0 :                                         NOT_IMPLEMENTED;</span>
<span class="lineNum">    3406 </span><span class="lineNoCov">          0 :                                 }</span>
<span class="lineNum">    3407 </span><span class="lineCov">        138 :                         }</span>
<span class="lineNum">    3408 </span><span class="lineCov">         69 :                 }</span>
<span class="lineNum">    3409 </span><span class="lineCov">    2161664 :                 break;</span>
<span class="lineNum">    3410 </span>            :         }
<span class="lineNum">    3411 </span>            : 
<span class="lineNum">    3412 </span><span class="lineCov">   67793247 :         return code;</span>
<span class="lineNum">    3413 </span>            : }
<span class="lineNum">    3414 </span>            : 
<span class="lineNum">    3415 </span>            : #endif /* DISABLE_JIT */
<span class="lineNum">    3416 </span>            : 
<span class="lineNum">    3417 </span>            : #ifdef TARGET_MACH
<span class="lineNum">    3418 </span>            : static int tls_gs_offset;
<span class="lineNum">    3419 </span>            : #endif
<a name="3420"><span class="lineNum">    3420 </span>            : </a>
<span class="lineNum">    3421 </span>            : gboolean
<span class="lineNum">    3422 </span>            : mono_arch_have_fast_tls (void)
<span class="lineNum">    3423 </span>            : {
<span class="lineNum">    3424 </span>            : #ifdef TARGET_MACH
<span class="lineNum">    3425 </span>            :         static gboolean have_fast_tls = FALSE;
<span class="lineNum">    3426 </span>            :         static gboolean inited = FALSE;
<span class="lineNum">    3427 </span>            :         guint8 *ins;
<span class="lineNum">    3428 </span>            : 
<span class="lineNum">    3429 </span><span class="lineCov">    1367786 :         if (mini_get_debug_options ()-&gt;use_fallback_tls)</span>
<span class="lineNum">    3430 </span><span class="lineNoCov">          0 :                 return FALSE;</span>
<span class="lineNum">    3431 </span>            : 
<span class="lineNum">    3432 </span><span class="lineCov">    1367805 :         if (inited)</span>
<span class="lineNum">    3433 </span><span class="lineCov">    1364536 :                 return have_fast_tls;</span>
<span class="lineNum">    3434 </span>            : 
<span class="lineNum">    3435 </span><span class="lineCov">       3278 :         ins = (guint8*)pthread_getspecific;</span>
<span class="lineNum">    3436 </span>            : 
<span class="lineNum">    3437 </span>            :         /*
<span class="lineNum">    3438 </span>            :          * We're looking for these two instructions:
<span class="lineNum">    3439 </span>            :          *
<span class="lineNum">    3440 </span>            :          * mov    %gs:[offset](,%rdi,8),%rax
<span class="lineNum">    3441 </span>            :          * retq
<span class="lineNum">    3442 </span>            :          */
<span class="lineNum">    3443 </span><span class="lineCov">       6556 :         have_fast_tls = ins [0] == 0x65 &amp;&amp;</span>
<span class="lineNum">    3444 </span><span class="lineCov">       3278 :                        ins [1] == 0x48 &amp;&amp;</span>
<span class="lineNum">    3445 </span><span class="lineCov">       3278 :                        ins [2] == 0x8b &amp;&amp;</span>
<span class="lineNum">    3446 </span><span class="lineCov">       3278 :                        ins [3] == 0x04 &amp;&amp;</span>
<span class="lineNum">    3447 </span><span class="lineCov">       3278 :                        ins [4] == 0xfd &amp;&amp;</span>
<span class="lineNum">    3448 </span><span class="lineCov">       3278 :                        ins [6] == 0x00 &amp;&amp;</span>
<span class="lineNum">    3449 </span><span class="lineCov">       3278 :                        ins [7] == 0x00 &amp;&amp;</span>
<span class="lineNum">    3450 </span><span class="lineCov">       6556 :                        ins [8] == 0x00 &amp;&amp;</span>
<span class="lineNum">    3451 </span><span class="lineCov">       3278 :                        ins [9] == 0xc3;</span>
<span class="lineNum">    3452 </span>            : 
<span class="lineNum">    3453 </span><span class="lineCov">       3278 :         tls_gs_offset = ins[5];</span>
<span class="lineNum">    3454 </span>            : 
<span class="lineNum">    3455 </span>            :         /*
<span class="lineNum">    3456 </span>            :          * Apple now loads a different version of pthread_getspecific when launched from Xcode
<span class="lineNum">    3457 </span>            :          * For that version we're looking for these instructions:
<span class="lineNum">    3458 </span>            :          *
<span class="lineNum">    3459 </span>            :          * pushq  %rbp
<span class="lineNum">    3460 </span>            :          * movq   %rsp, %rbp
<span class="lineNum">    3461 </span>            :          * mov    %gs:[offset](,%rdi,8),%rax
<span class="lineNum">    3462 </span>            :          * popq   %rbp
<span class="lineNum">    3463 </span>            :          * retq
<span class="lineNum">    3464 </span>            :          */
<span class="lineNum">    3465 </span><span class="lineCov">       3278 :         if (!have_fast_tls) {</span>
<span class="lineNum">    3466 </span><span class="lineNoCov">          0 :                 have_fast_tls = ins [0] == 0x55 &amp;&amp;</span>
<span class="lineNum">    3467 </span><span class="lineNoCov">          0 :                                ins [1] == 0x48 &amp;&amp;</span>
<span class="lineNum">    3468 </span><span class="lineNoCov">          0 :                                ins [2] == 0x89 &amp;&amp;</span>
<span class="lineNum">    3469 </span><span class="lineNoCov">          0 :                                ins [3] == 0xe5 &amp;&amp;</span>
<span class="lineNum">    3470 </span><span class="lineNoCov">          0 :                                ins [4] == 0x65 &amp;&amp;</span>
<span class="lineNum">    3471 </span><span class="lineNoCov">          0 :                                ins [5] == 0x48 &amp;&amp;</span>
<span class="lineNum">    3472 </span><span class="lineNoCov">          0 :                                ins [6] == 0x8b &amp;&amp;</span>
<span class="lineNum">    3473 </span><span class="lineNoCov">          0 :                                ins [7] == 0x04 &amp;&amp;</span>
<span class="lineNum">    3474 </span><span class="lineNoCov">          0 :                                ins [8] == 0xfd &amp;&amp;</span>
<span class="lineNum">    3475 </span><span class="lineNoCov">          0 :                                ins [10] == 0x00 &amp;&amp;</span>
<span class="lineNum">    3476 </span><span class="lineNoCov">          0 :                                ins [11] == 0x00 &amp;&amp;</span>
<span class="lineNum">    3477 </span><span class="lineNoCov">          0 :                                ins [12] == 0x00 &amp;&amp;</span>
<span class="lineNum">    3478 </span><span class="lineNoCov">          0 :                                ins [13] == 0x5d &amp;&amp;</span>
<span class="lineNum">    3479 </span><span class="lineNoCov">          0 :                                ins [14] == 0xc3;</span>
<span class="lineNum">    3480 </span>            : 
<span class="lineNum">    3481 </span><span class="lineNoCov">          0 :                 tls_gs_offset = ins[9];</span>
<span class="lineNum">    3482 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3483 </span><span class="lineCov">       3278 :         inited = TRUE;</span>
<span class="lineNum">    3484 </span>            : 
<span class="lineNum">    3485 </span><span class="lineCov">       3278 :         return have_fast_tls;</span>
<span class="lineNum">    3486 </span>            : #elif defined(TARGET_ANDROID)
<span class="lineNum">    3487 </span>            :         return FALSE;
<span class="lineNum">    3488 </span>            : #else
<span class="lineNum">    3489 </span>            :         if (mini_get_debug_options ()-&gt;use_fallback_tls)
<span class="lineNum">    3490 </span>            :                 return FALSE;
<span class="lineNum">    3491 </span>            :         return TRUE;
<span class="lineNum">    3492 </span>            : #endif
<span class="lineNum">    3493 </span><span class="lineCov">    1367771 : }</span>
<a name="3494"><span class="lineNum">    3494 </span>            : </a>
<span class="lineNum">    3495 </span>            : int
<span class="lineNum">    3496 </span>            : mono_amd64_get_tls_gs_offset (void)
<span class="lineNum">    3497 </span>            : {
<span class="lineNum">    3498 </span>            : #ifdef TARGET_OSX
<span class="lineNum">    3499 </span><span class="lineCov">       2568 :         return tls_gs_offset;</span>
<span class="lineNum">    3500 </span>            : #else
<span class="lineNum">    3501 </span>            :         g_assert_not_reached ();
<span class="lineNum">    3502 </span>            :         return -1;
<span class="lineNum">    3503 </span>            : #endif
<span class="lineNum">    3504 </span>            : }
<span class="lineNum">    3505 </span>            : 
<span class="lineNum">    3506 </span>            : /*
<span class="lineNum">    3507 </span>            :  * mono_amd64_emit_tls_get:
<span class="lineNum">    3508 </span>            :  * @code: buffer to store code to
<span class="lineNum">    3509 </span>            :  * @dreg: hard register where to place the result
<span class="lineNum">    3510 </span>            :  * @tls_offset: offset info
<span class="lineNum">    3511 </span>            :  *
<span class="lineNum">    3512 </span>            :  * mono_amd64_emit_tls_get emits in @code the native code that puts in
<span class="lineNum">    3513 </span>            :  * the dreg register the item in the thread local storage identified
<span class="lineNum">    3514 </span>            :  * by tls_offset.
<span class="lineNum">    3515 </span>            :  *
<span class="lineNum">    3516 </span>            :  * Returns: a pointer to the end of the stored code
<a name="3517"><span class="lineNum">    3517 </span>            :  */</a>
<span class="lineNum">    3518 </span>            : static guint8*
<span class="lineNum">    3519 </span>            : mono_amd64_emit_tls_get (guint8* code, int dreg, int tls_offset)
<span class="lineNum">    3520 </span>            : {
<span class="lineNum">    3521 </span>            : #ifdef TARGET_WIN32
<span class="lineNum">    3522 </span>            :         if (tls_offset &lt; 64) {
<span class="lineNum">    3523 </span>            :                 x86_prefix (code, X86_GS_PREFIX);
<span class="lineNum">    3524 </span>            :                 amd64_mov_reg_mem (code, dreg, (tls_offset * 8) + 0x1480, 8);
<span class="lineNum">    3525 </span>            :         } else {
<span class="lineNum">    3526 </span>            :                 guint8 *buf [16];
<span class="lineNum">    3527 </span>            : 
<span class="lineNum">    3528 </span>            :                 g_assert (tls_offset &lt; 0x440);
<span class="lineNum">    3529 </span>            :                 /* Load TEB-&gt;TlsExpansionSlots */
<span class="lineNum">    3530 </span>            :                 x86_prefix (code, X86_GS_PREFIX);
<span class="lineNum">    3531 </span>            :                 amd64_mov_reg_mem (code, dreg, 0x1780, 8);
<span class="lineNum">    3532 </span>            :                 amd64_test_reg_reg (code, dreg, dreg);
<span class="lineNum">    3533 </span>            :                 buf [0] = code;
<span class="lineNum">    3534 </span>            :                 amd64_branch (code, X86_CC_EQ, code, TRUE);
<span class="lineNum">    3535 </span>            :                 amd64_mov_reg_membase (code, dreg, dreg, (tls_offset * 8) - 0x200, 8);
<span class="lineNum">    3536 </span>            :                 amd64_patch (buf [0], code);
<span class="lineNum">    3537 </span>            :         }
<span class="lineNum">    3538 </span>            : #elif defined(TARGET_MACH)
<span class="lineNum">    3539 </span><span class="lineCov">    1254661 :         x86_prefix (code, X86_GS_PREFIX);</span>
<span class="lineNum">    3540 </span><span class="lineCov">    8783619 :         amd64_mov_reg_mem (code, dreg, tls_gs_offset + (tls_offset * 8), 8);</span>
<span class="lineNum">    3541 </span>            : #else
<span class="lineNum">    3542 </span>            :         if (optimize_for_xen) {
<span class="lineNum">    3543 </span>            :                 x86_prefix (code, X86_FS_PREFIX);
<span class="lineNum">    3544 </span>            :                 amd64_mov_reg_mem (code, dreg, 0, 8);
<span class="lineNum">    3545 </span>            :                 amd64_mov_reg_membase (code, dreg, dreg, tls_offset, 8);
<span class="lineNum">    3546 </span>            :         } else {
<span class="lineNum">    3547 </span>            :                 x86_prefix (code, X86_FS_PREFIX);
<span class="lineNum">    3548 </span>            :                 amd64_mov_reg_mem (code, dreg, tls_offset, 8);
<span class="lineNum">    3549 </span>            :         }
<span class="lineNum">    3550 </span>            : #endif
<span class="lineNum">    3551 </span><span class="lineCov">     627398 :         return code;</span>
<span class="lineNum">    3552 </span>            : }
<a name="3553"><span class="lineNum">    3553 </span>            : </a>
<span class="lineNum">    3554 </span>            : static guint8*
<span class="lineNum">    3555 </span>            : mono_amd64_emit_tls_set (guint8 *code, int sreg, int tls_offset)
<span class="lineNum">    3556 </span>            : {
<span class="lineNum">    3557 </span>            : #ifdef TARGET_WIN32
<span class="lineNum">    3558 </span>            :         g_assert_not_reached ();
<span class="lineNum">    3559 </span>            : #elif defined(TARGET_MACH)
<span class="lineNum">    3560 </span><span class="lineCov">    1123560 :         x86_prefix (code, X86_GS_PREFIX);</span>
<span class="lineNum">    3561 </span><span class="lineCov">    6741574 :         amd64_mov_mem_reg (code, tls_gs_offset + (tls_offset * 8), sreg, 8);</span>
<span class="lineNum">    3562 </span>            : #else
<span class="lineNum">    3563 </span>            :         g_assert (!optimize_for_xen);
<span class="lineNum">    3564 </span>            :         x86_prefix (code, X86_FS_PREFIX);
<span class="lineNum">    3565 </span>            :         amd64_mov_mem_reg (code, tls_offset, sreg, 8);
<span class="lineNum">    3566 </span>            : #endif
<span class="lineNum">    3567 </span><span class="lineCov">     561797 :         return code;</span>
<span class="lineNum">    3568 </span>            : }
<span class="lineNum">    3569 </span>            : 
<span class="lineNum">    3570 </span>            : /*
<span class="lineNum">    3571 </span>            :  * emit_setup_lmf:
<span class="lineNum">    3572 </span>            :  *
<span class="lineNum">    3573 </span>            :  *   Emit code to initialize an LMF structure at LMF_OFFSET.
<a name="3574"><span class="lineNum">    3574 </span>            :  */</a>
<span class="lineNum">    3575 </span>            : static guint8*
<span class="lineNum">    3576 </span>            : emit_setup_lmf (MonoCompile *cfg, guint8 *code, gint32 lmf_offset, int cfa_offset)
<span class="lineNum">    3577 </span>            : {
<span class="lineNum">    3578 </span>            :         /* 
<span class="lineNum">    3579 </span>            :          * The ip field is not set, the exception handling code will obtain it from the stack location pointed to by the sp field.
<span class="lineNum">    3580 </span>            :          */
<span class="lineNum">    3581 </span>            :         /* 
<span class="lineNum">    3582 </span>            :          * sp is saved right before calls but we need to save it here too so
<span class="lineNum">    3583 </span>            :          * async stack walks would work.
<span class="lineNum">    3584 </span>            :          */
<span class="lineNum">    3585 </span><span class="lineCov">    5869240 :         amd64_mov_membase_reg (code, cfg-&gt;frame_reg, lmf_offset + MONO_STRUCT_OFFSET (MonoLMF, rsp), AMD64_RSP, 8);</span>
<span class="lineNum">    3586 </span>            :         /* Save rbp */
<span class="lineNum">    3587 </span><span class="lineCov">    5869269 :         amd64_mov_membase_reg (code, cfg-&gt;frame_reg, lmf_offset + MONO_STRUCT_OFFSET (MonoLMF, rbp), AMD64_RBP, 8);</span>
<span class="lineNum">    3588 </span><span class="lineCov">     557223 :         if (cfg-&gt;arch.omit_fp &amp;&amp; cfa_offset != -1)</span>
<span class="lineNum">    3589 </span><span class="lineCov">     277537 :                 mono_emit_unwind_op_offset (cfg, code, AMD64_RBP, - (cfa_offset - (lmf_offset + MONO_STRUCT_OFFSET (MonoLMF, rbp))));</span>
<span class="lineNum">    3590 </span>            : 
<span class="lineNum">    3591 </span>            :         /* These can't contain refs */
<span class="lineNum">    3592 </span><span class="lineCov">     279709 :         mini_gc_set_slot_type_from_fp (cfg, lmf_offset + MONO_STRUCT_OFFSET (MonoLMF, previous_lmf), SLOT_NOREF);</span>
<span class="lineNum">    3593 </span><span class="lineCov">     279709 :         mini_gc_set_slot_type_from_fp (cfg, lmf_offset + MONO_STRUCT_OFFSET (MonoLMF, rip), SLOT_NOREF);</span>
<span class="lineNum">    3594 </span><span class="lineCov">     279709 :         mini_gc_set_slot_type_from_fp (cfg, lmf_offset + MONO_STRUCT_OFFSET (MonoLMF, rsp), SLOT_NOREF);</span>
<span class="lineNum">    3595 </span>            :         /* These are handled automatically by the stack marking code */
<span class="lineNum">    3596 </span><span class="lineCov">     279709 :         mini_gc_set_slot_type_from_fp (cfg, lmf_offset + MONO_STRUCT_OFFSET (MonoLMF, rbp), SLOT_NOREF);</span>
<span class="lineNum">    3597 </span>            : 
<span class="lineNum">    3598 </span><span class="lineCov">     279709 :         return code;</span>
<span class="lineNum">    3599 </span>            : }
<span class="lineNum">    3600 </span>            : 
<span class="lineNum">    3601 </span>            : #ifdef TARGET_WIN32
<span class="lineNum">    3602 </span>            : 
<span class="lineNum">    3603 </span>            : #define TEB_LAST_ERROR_OFFSET 0x068
<span class="lineNum">    3604 </span>            : 
<span class="lineNum">    3605 </span>            : static guint8*
<span class="lineNum">    3606 </span>            : emit_get_last_error (guint8* code, int dreg)
<span class="lineNum">    3607 </span>            : {
<span class="lineNum">    3608 </span>            :         /* Threads last error value is located in TEB_LAST_ERROR_OFFSET. */
<span class="lineNum">    3609 </span>            :         x86_prefix (code, X86_GS_PREFIX);
<span class="lineNum">    3610 </span>            :         amd64_mov_reg_membase (code, dreg, TEB_LAST_ERROR_OFFSET, 0, sizeof (guint32));
<span class="lineNum">    3611 </span>            : 
<span class="lineNum">    3612 </span>            :         return code;
<span class="lineNum">    3613 </span>            : }
<span class="lineNum">    3614 </span>            : 
<span class="lineNum">    3615 </span>            : #else
<a name="3616"><span class="lineNum">    3616 </span>            : </a>
<span class="lineNum">    3617 </span>            : static guint8*
<span class="lineNum">    3618 </span>            : emit_get_last_error (guint8* code, int dreg)
<span class="lineNum">    3619 </span>            : {
<span class="lineNum">    3620 </span><span class="lineNoCov">          0 :         g_assert_not_reached ();</span>
<span class="lineNum">    3621 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    3622 </span>            : 
<span class="lineNum">    3623 </span>            : #endif
<span class="lineNum">    3624 </span>            : 
<span class="lineNum">    3625 </span>            : /* benchmark and set based on cpu */
<span class="lineNum">    3626 </span>            : #define LOOP_ALIGNMENT 8
<span class="lineNum">    3627 </span>            : #define bb_is_loop_start(bb) ((bb)-&gt;loop_body_start &amp;&amp; (bb)-&gt;nesting)
<span class="lineNum">    3628 </span>            : 
<a name="3629"><span class="lineNum">    3629 </span>            : #ifndef DISABLE_JIT</a>
<span class="lineNum">    3630 </span>            : void
<span class="lineNum">    3631 </span>            : mono_arch_output_basic_block (MonoCompile *cfg, MonoBasicBlock *bb)
<span class="lineNum">    3632 </span>            : {
<span class="lineNum">    3633 </span>            :         MonoInst *ins;
<span class="lineNum">    3634 </span>            :         MonoCallInst *call;
<span class="lineNum">    3635 </span>            :         guint offset;
<span class="lineNum">    3636 </span><span class="lineCov">  119997804 :         guint8 *code = cfg-&gt;native_code + cfg-&gt;code_len;</span>
<span class="lineNum">    3637 </span>            :         int max_len;
<span class="lineNum">    3638 </span>            : 
<span class="lineNum">    3639 </span>            :         /* Fix max_offset estimate for each successor bb */
<span class="lineNum">    3640 </span><span class="lineCov">  119997804 :         if (cfg-&gt;opt &amp; MONO_OPT_BRANCH) {</span>
<span class="lineNum">    3641 </span><span class="lineCov">  119058738 :                 int current_offset = cfg-&gt;code_len;</span>
<span class="lineNum">    3642 </span>            :                 MonoBasicBlock *current_bb;
<span class="lineNum">    3643 </span><span class="lineCov"> 4579403916 :                 for (current_bb = bb; current_bb != NULL; current_bb = current_bb-&gt;next_bb) {</span>
<span class="lineNum">    3644 </span><span class="lineCov"> 2170754039 :                         current_bb-&gt;max_offset = current_offset;</span>
<span class="lineNum">    3645 </span><span class="lineCov"> 2170754039 :                         current_offset += current_bb-&gt;max_length;</span>
<span class="lineNum">    3646 </span><span class="lineCov"> 2170754039 :                 }</span>
<span class="lineNum">    3647 </span><span class="lineCov">  119153913 :         }</span>
<span class="lineNum">    3648 </span>            : 
<span class="lineNum">    3649 </span><span class="lineCov">  120104858 :         if (cfg-&gt;opt &amp; MONO_OPT_LOOP) {</span>
<span class="lineNum">    3650 </span><span class="lineCov">  118369575 :                 int pad, align = LOOP_ALIGNMENT;</span>
<span class="lineNum">    3651 </span>            :                 /* set alignment depending on cpu */
<span class="lineNum">    3652 </span><span class="lineCov">  123989496 :                 if (bb_is_loop_start (bb) &amp;&amp; (pad = (cfg-&gt;code_len &amp; (align - 1)))) {</span>
<span class="lineNum">    3653 </span><span class="lineCov">    2434851 :                         pad = align - pad;</span>
<span class="lineNum">    3654 </span>            :                         /*g_print (&quot;adding %d pad at %x to loop in %s\n&quot;, pad, cfg-&gt;code_len, cfg-&gt;method-&gt;name);*/
<span class="lineNum">    3655 </span><span class="lineCov">   21202883 :                         amd64_padding (code, pad);</span>
<span class="lineNum">    3656 </span><span class="lineCov">    2433396 :                         cfg-&gt;code_len += pad;</span>
<span class="lineNum">    3657 </span><span class="lineCov">    2433396 :                         bb-&gt;native_offset = cfg-&gt;code_len;</span>
<span class="lineNum">    3658 </span><span class="lineCov">    2433396 :                 }</span>
<span class="lineNum">    3659 </span><span class="lineCov">  118348383 :         }</span>
<span class="lineNum">    3660 </span>            : 
<span class="lineNum">    3661 </span><span class="lineCov">  120088265 :         if (cfg-&gt;verbose_level &gt; 2)</span>
<span class="lineNum">    3662 </span><span class="lineCov">    1905788 :                 g_print (&quot;Basic block %d starting at offset 0x%x\n&quot;, bb-&gt;block_num, bb-&gt;native_offset);</span>
<span class="lineNum">    3663 </span>            : 
<span class="lineNum">    3664 </span><span class="lineCov">  120108553 :         if ((cfg-&gt;prof_options &amp; MONO_PROFILE_COVERAGE) &amp;&amp; cfg-&gt;coverage_info) {</span>
<span class="lineNum">    3665 </span><span class="lineNoCov">          0 :                 MonoProfileCoverageInfo *cov = cfg-&gt;coverage_info;</span>
<span class="lineNum">    3666 </span><span class="lineNoCov">          0 :                 g_assert (!cfg-&gt;compile_aot);</span>
<span class="lineNum">    3667 </span>            : 
<span class="lineNum">    3668 </span><span class="lineNoCov">          0 :                 cov-&gt;data [bb-&gt;dfn].cil_code = bb-&gt;cil_code;</span>
<span class="lineNum">    3669 </span><span class="lineNoCov">          0 :                 amd64_mov_reg_imm (code, AMD64_R11, (guint64)&amp;cov-&gt;data [bb-&gt;dfn].count);</span>
<span class="lineNum">    3670 </span>            :                 /* this is not thread save, but good enough */
<span class="lineNum">    3671 </span><span class="lineNoCov">          0 :                 amd64_inc_membase (code, AMD64_R11, 0);</span>
<span class="lineNum">    3672 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3673 </span>            : 
<span class="lineNum">    3674 </span><span class="lineCov">  120070102 :         offset = code - cfg-&gt;native_code;</span>
<span class="lineNum">    3675 </span>            : 
<span class="lineNum">    3676 </span><span class="lineCov">  120070102 :         mono_debug_open_block (cfg, bb, offset);</span>
<span class="lineNum">    3677 </span>            : 
<span class="lineNum">    3678 </span><span class="lineCov">  120070102 :     if (mono_break_at_bb_method &amp;&amp; mono_method_desc_full_match (mono_break_at_bb_method, cfg-&gt;method) &amp;&amp; bb-&gt;block_num == mono_break_at_bb_bb_num)</span>
<span class="lineNum">    3679 </span><span class="lineNoCov">          0 :                 x86_breakpoint (code);</span>
<span class="lineNum">    3680 </span>            : 
<span class="lineNum">    3681 </span><span class="lineCov"> 2068596730 :         MONO_BB_FOR_EACH_INS (bb, ins) {</span>
<span class="lineNum">    3682 </span><span class="lineCov">  914704455 :                 offset = code - cfg-&gt;native_code;</span>
<span class="lineNum">    3683 </span>            : 
<span class="lineNum">    3684 </span><span class="lineCov">  914704455 :                 max_len = ((guint8 *)ins_get_spec (ins-&gt;opcode))[MONO_INST_LEN];</span>
<span class="lineNum">    3685 </span>            : 
<span class="lineNum">    3686 </span>            : #define EXTRA_CODE_SPACE (16)
<span class="lineNum">    3687 </span>            : 
<span class="lineNum">    3688 </span><span class="lineCov">  914704455 :                 if (G_UNLIKELY (offset &gt; (cfg-&gt;code_size - max_len - EXTRA_CODE_SPACE))) {</span>
<span class="lineNum">    3689 </span><span class="lineCov">     419514 :                         cfg-&gt;code_size *= 2;</span>
<span class="lineNum">    3690 </span><span class="lineCov">     419514 :                         cfg-&gt;native_code = (unsigned char *)mono_realloc_native_code(cfg);</span>
<span class="lineNum">    3691 </span><span class="lineCov">     419514 :                         code = cfg-&gt;native_code + offset;</span>
<span class="lineNum">    3692 </span><span class="lineCov">     419514 :                         cfg-&gt;stat_code_reallocs++;</span>
<span class="lineNum">    3693 </span><span class="lineCov">     419514 :                 }</span>
<span class="lineNum">    3694 </span>            : 
<span class="lineNum">    3695 </span><span class="lineCov">  915032859 :                 if (cfg-&gt;debug_info)</span>
<span class="lineNum">    3696 </span><span class="lineCov">    3081105 :                         mono_debug_record_line_number (cfg, ins, offset);</span>
<span class="lineNum">    3697 </span>            : 
<span class="lineNum">    3698 </span><span class="lineCov">  918222712 :                 switch (ins-&gt;opcode) {</span>
<span class="lineNum">    3699 </span>            :                 case OP_BIGMUL:
<span class="lineNum">    3700 </span><span class="lineNoCov">          0 :                         amd64_mul_reg (code, ins-&gt;sreg2, TRUE);</span>
<span class="lineNum">    3701 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    3702 </span>            :                 case OP_BIGMUL_UN:
<span class="lineNum">    3703 </span><span class="lineNoCov">          0 :                         amd64_mul_reg (code, ins-&gt;sreg2, FALSE);</span>
<span class="lineNum">    3704 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    3705 </span>            :                 case OP_X86_SETEQ_MEMBASE:
<span class="lineNum">    3706 </span><span class="lineCov">    3357514 :                         amd64_set_membase (code, X86_CC_EQ, ins-&gt;inst_basereg, ins-&gt;inst_offset, TRUE);</span>
<span class="lineNum">    3707 </span><span class="lineCov">     154286 :                         break;</span>
<span class="lineNum">    3708 </span>            :                 case OP_STOREI1_MEMBASE_IMM:
<span class="lineNum">    3709 </span><span class="lineCov">   86839564 :                         amd64_mov_membase_imm (code, ins-&gt;inst_destbasereg, ins-&gt;inst_offset, ins-&gt;inst_imm, 1);</span>
<span class="lineNum">    3710 </span><span class="lineCov">    4486879 :                         break;</span>
<span class="lineNum">    3711 </span>            :                 case OP_STOREI2_MEMBASE_IMM:
<span class="lineNum">    3712 </span><span class="lineCov">    5384840 :                         amd64_mov_membase_imm (code, ins-&gt;inst_destbasereg, ins-&gt;inst_offset, ins-&gt;inst_imm, 2);</span>
<span class="lineNum">    3713 </span><span class="lineCov">     263390 :                         break;</span>
<span class="lineNum">    3714 </span>            :                 case OP_STOREI4_MEMBASE_IMM:
<span class="lineNum">    3715 </span><span class="lineCov">   62951474 :                         amd64_mov_membase_imm (code, ins-&gt;inst_destbasereg, ins-&gt;inst_offset, ins-&gt;inst_imm, 4);</span>
<span class="lineNum">    3716 </span><span class="lineCov">    3159818 :                         break;</span>
<span class="lineNum">    3717 </span>            :                 case OP_STOREI1_MEMBASE_REG:
<span class="lineNum">    3718 </span><span class="lineCov">  126686832 :                         amd64_mov_membase_reg (code, ins-&gt;inst_destbasereg, ins-&gt;inst_offset, ins-&gt;sreg1, 1);</span>
<span class="lineNum">    3719 </span><span class="lineCov">    6793611 :                         break;</span>
<span class="lineNum">    3720 </span>            :                 case OP_STOREI2_MEMBASE_REG:
<span class="lineNum">    3721 </span><span class="lineCov">   15537461 :                         amd64_mov_membase_reg (code, ins-&gt;inst_destbasereg, ins-&gt;inst_offset, ins-&gt;sreg1, 2);</span>
<span class="lineNum">    3722 </span><span class="lineCov">     785590 :                         break;</span>
<span class="lineNum">    3723 </span>            :                 /* In AMD64 NaCl, pointers are 4 bytes, */
<span class="lineNum">    3724 </span>            :                 /*  so STORE_* != STOREI8_*. Likewise below. */
<span class="lineNum">    3725 </span>            :                 case OP_STORE_MEMBASE_REG:
<span class="lineNum">    3726 </span><span class="lineCov">  777572287 :                         amd64_mov_membase_reg (code, ins-&gt;inst_destbasereg, ins-&gt;inst_offset, ins-&gt;sreg1, sizeof(gpointer));</span>
<span class="lineNum">    3727 </span><span class="lineCov">   41046545 :                         break;</span>
<span class="lineNum">    3728 </span>            :                 case OP_STOREI8_MEMBASE_REG:
<span class="lineNum">    3729 </span><span class="lineCov">  615047428 :                         amd64_mov_membase_reg (code, ins-&gt;inst_destbasereg, ins-&gt;inst_offset, ins-&gt;sreg1, 8);</span>
<span class="lineNum">    3730 </span><span class="lineCov">   32899868 :                         break;</span>
<span class="lineNum">    3731 </span>            :                 case OP_STOREI4_MEMBASE_REG:
<span class="lineNum">    3732 </span><span class="lineCov">  155841933 :                         amd64_mov_membase_reg (code, ins-&gt;inst_destbasereg, ins-&gt;inst_offset, ins-&gt;sreg1, 4);</span>
<span class="lineNum">    3733 </span><span class="lineCov">    8695901 :                         break;</span>
<span class="lineNum">    3734 </span>            :                 case OP_STORE_MEMBASE_IMM:
<span class="lineNum">    3735 </span>            :                         /* In NaCl, this could be a PCONST type, which could */
<span class="lineNum">    3736 </span>            :                         /* mean a pointer type was copied directly into the  */
<span class="lineNum">    3737 </span>            :                         /* lower 32-bits of inst_imm, so for InvalidPtr==-1  */
<span class="lineNum">    3738 </span>            :                         /* the value would be 0x00000000FFFFFFFF which is    */
<span class="lineNum">    3739 </span>            :                         /* not proper for an imm32 unless you cast it.       */
<span class="lineNum">    3740 </span><span class="lineCov">   17489693 :                         g_assert (amd64_is_imm32 (ins-&gt;inst_imm));</span>
<span class="lineNum">    3741 </span><span class="lineCov">   72286738 :                         amd64_mov_membase_imm (code, ins-&gt;inst_destbasereg, ins-&gt;inst_offset, (gint32)ins-&gt;inst_imm, sizeof(gpointer));</span>
<span class="lineNum">    3742 </span><span class="lineCov">    3498154 :                         break;</span>
<span class="lineNum">    3743 </span>            :                 case OP_STOREI8_MEMBASE_IMM:
<span class="lineNum">    3744 </span><span class="lineCov">    6920413 :                         g_assert (amd64_is_imm32 (ins-&gt;inst_imm));</span>
<span class="lineNum">    3745 </span><span class="lineCov">   30073969 :                         amd64_mov_membase_imm (code, ins-&gt;inst_destbasereg, ins-&gt;inst_offset, ins-&gt;inst_imm, 8);</span>
<span class="lineNum">    3746 </span><span class="lineCov">    1384624 :                         break;</span>
<span class="lineNum">    3747 </span>            :                 case OP_LOAD_MEM:
<span class="lineNum">    3748 </span>            : #ifdef __mono_ilp32__
<span class="lineNum">    3749 </span>            :                         /* In ILP32, pointers are 4 bytes, so separate these */
<span class="lineNum">    3750 </span>            :                         /* cases, use literal 8 below where we really want 8 */
<span class="lineNum">    3751 </span>            :                         amd64_mov_reg_imm (code, ins-&gt;dreg, ins-&gt;inst_imm);
<span class="lineNum">    3752 </span>            :                         amd64_mov_reg_membase (code, ins-&gt;dreg, ins-&gt;dreg, 0, sizeof(gpointer));
<span class="lineNum">    3753 </span>            :                         break;
<span class="lineNum">    3754 </span>            : #endif
<span class="lineNum">    3755 </span>            :                 case OP_LOADI8_MEM:
<span class="lineNum">    3756 </span>            :                         // FIXME: Decompose this earlier
<span class="lineNum">    3757 </span><span class="lineCov">         25 :                         if (amd64_use_imm32 (ins-&gt;inst_imm))</span>
<span class="lineNum">    3758 </span><span class="lineCov">        375 :                                 amd64_mov_reg_mem (code, ins-&gt;dreg, ins-&gt;inst_imm, 8);</span>
<span class="lineNum">    3759 </span>            :                         else {
<span class="lineNum">    3760 </span><span class="lineNoCov">          0 :                                 amd64_mov_reg_imm_size (code, ins-&gt;dreg, ins-&gt;inst_imm, sizeof(gpointer));</span>
<span class="lineNum">    3761 </span><span class="lineNoCov">          0 :                                 amd64_mov_reg_membase (code, ins-&gt;dreg, ins-&gt;dreg, 0, 8);</span>
<span class="lineNum">    3762 </span>            :                         }
<span class="lineNum">    3763 </span><span class="lineCov">         25 :                         break;</span>
<span class="lineNum">    3764 </span>            :                 case OP_LOADI4_MEM:
<span class="lineNum">    3765 </span><span class="lineCov">         66 :                         amd64_mov_reg_imm (code, ins-&gt;dreg, ins-&gt;inst_imm);</span>
<span class="lineNum">    3766 </span><span class="lineCov">         84 :                         amd64_movsxd_reg_membase (code, ins-&gt;dreg, ins-&gt;dreg, 0);</span>
<span class="lineNum">    3767 </span><span class="lineCov">          6 :                         break;</span>
<span class="lineNum">    3768 </span>            :                 case OP_LOADU4_MEM:
<span class="lineNum">    3769 </span>            :                         // FIXME: Decompose this earlier
<span class="lineNum">    3770 </span><span class="lineNoCov">          0 :                         if (amd64_use_imm32 (ins-&gt;inst_imm))</span>
<span class="lineNum">    3771 </span><span class="lineNoCov">          0 :                                 amd64_mov_reg_mem (code, ins-&gt;dreg, ins-&gt;inst_imm, 4);</span>
<span class="lineNum">    3772 </span>            :                         else {
<span class="lineNum">    3773 </span><span class="lineNoCov">          0 :                                 amd64_mov_reg_imm_size (code, ins-&gt;dreg, ins-&gt;inst_imm, sizeof(gpointer));</span>
<span class="lineNum">    3774 </span><span class="lineNoCov">          0 :                                 amd64_mov_reg_membase (code, ins-&gt;dreg, ins-&gt;dreg, 0, 4);</span>
<span class="lineNum">    3775 </span>            :                         }
<span class="lineNum">    3776 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    3777 </span>            :                 case OP_LOADU1_MEM:
<span class="lineNum">    3778 </span><span class="lineNoCov">          0 :                         amd64_mov_reg_imm (code, ins-&gt;dreg, ins-&gt;inst_imm);</span>
<span class="lineNum">    3779 </span><span class="lineNoCov">          0 :                         amd64_widen_membase (code, ins-&gt;dreg, ins-&gt;dreg, 0, FALSE, FALSE);</span>
<span class="lineNum">    3780 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    3781 </span>            :                 case OP_LOADU2_MEM:
<span class="lineNum">    3782 </span>            :                         /* For NaCl, pointers are 4 bytes, so separate these */
<span class="lineNum">    3783 </span>            :                         /* cases, use literal 8 below where we really want 8 */
<span class="lineNum">    3784 </span><span class="lineNoCov">          0 :                         amd64_mov_reg_imm (code, ins-&gt;dreg, ins-&gt;inst_imm);</span>
<span class="lineNum">    3785 </span><span class="lineNoCov">          0 :                         amd64_widen_membase (code, ins-&gt;dreg, ins-&gt;dreg, 0, FALSE, TRUE);</span>
<span class="lineNum">    3786 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    3787 </span>            :                 case OP_LOAD_MEMBASE:
<span class="lineNum">    3788 </span><span class="lineCov">  563870214 :                         g_assert (amd64_is_imm32 (ins-&gt;inst_offset));</span>
<span class="lineNum">    3789 </span><span class="lineCov"> 2615845931 :                         amd64_mov_reg_membase (code, ins-&gt;dreg, ins-&gt;inst_basereg, ins-&gt;inst_offset, sizeof(gpointer));</span>
<span class="lineNum">    3790 </span><span class="lineCov">  112865864 :                         break;</span>
<span class="lineNum">    3791 </span>            :                 case OP_LOADI8_MEMBASE:
<span class="lineNum">    3792 </span>            :                         /* Use literal 8 instead of sizeof pointer or */
<span class="lineNum">    3793 </span>            :                         /* register, we really want 8 for this opcode */
<span class="lineNum">    3794 </span><span class="lineCov">   90489533 :                         g_assert (amd64_is_imm32 (ins-&gt;inst_offset));</span>
<span class="lineNum">    3795 </span><span class="lineCov">  420230810 :                         amd64_mov_reg_membase (code, ins-&gt;dreg, ins-&gt;inst_basereg, ins-&gt;inst_offset, 8);</span>
<span class="lineNum">    3796 </span><span class="lineCov">   18107802 :                         break;</span>
<span class="lineNum">    3797 </span>            :                 case OP_LOADI4_MEMBASE:
<span class="lineNum">    3798 </span><span class="lineCov">  339783131 :                         amd64_movsxd_reg_membase (code, ins-&gt;dreg, ins-&gt;inst_basereg, ins-&gt;inst_offset);</span>
<span class="lineNum">    3799 </span><span class="lineCov">   18029493 :                         break;</span>
<span class="lineNum">    3800 </span>            :                 case OP_LOADU4_MEMBASE:
<span class="lineNum">    3801 </span><span class="lineCov">   39264123 :                         amd64_mov_reg_membase (code, ins-&gt;dreg, ins-&gt;inst_basereg, ins-&gt;inst_offset, 4);</span>
<span class="lineNum">    3802 </span><span class="lineCov">    1835318 :                         break;</span>
<span class="lineNum">    3803 </span>            :                 case OP_LOADU1_MEMBASE:
<span class="lineNum">    3804 </span>            :                         /* The cpu zero extends the result into 64 bits */
<span class="lineNum">    3805 </span><span class="lineCov">  147361790 :                         amd64_widen_membase_size (code, ins-&gt;dreg, ins-&gt;inst_basereg, ins-&gt;inst_offset, FALSE, FALSE, 4);</span>
<span class="lineNum">    3806 </span><span class="lineCov">    6750367 :                         break;</span>
<span class="lineNum">    3807 </span>            :                 case OP_LOADI1_MEMBASE:
<span class="lineNum">    3808 </span><span class="lineCov">  103386049 :                         amd64_widen_membase (code, ins-&gt;dreg, ins-&gt;inst_basereg, ins-&gt;inst_offset, TRUE, FALSE);</span>
<span class="lineNum">    3809 </span><span class="lineCov">    4681676 :                         break;</span>
<span class="lineNum">    3810 </span>            :                 case OP_LOADU2_MEMBASE:
<span class="lineNum">    3811 </span>            :                         /* The cpu zero extends the result into 64 bits */
<span class="lineNum">    3812 </span><span class="lineCov">   46572324 :                         amd64_widen_membase_size (code, ins-&gt;dreg, ins-&gt;inst_basereg, ins-&gt;inst_offset, FALSE, TRUE, 4);</span>
<span class="lineNum">    3813 </span><span class="lineCov">    2178736 :                         break;</span>
<span class="lineNum">    3814 </span>            :                 case OP_LOADI2_MEMBASE:
<span class="lineNum">    3815 </span><span class="lineCov">    3663859 :                         amd64_widen_membase (code, ins-&gt;dreg, ins-&gt;inst_basereg, ins-&gt;inst_offset, TRUE, TRUE);</span>
<span class="lineNum">    3816 </span><span class="lineCov">     166246 :                         break;</span>
<span class="lineNum">    3817 </span>            :                 case OP_AMD64_LOADI8_MEMINDEX:
<span class="lineNum">    3818 </span><span class="lineNoCov">          0 :                         amd64_mov_reg_memindex_size (code, ins-&gt;dreg, ins-&gt;inst_basereg, 0, ins-&gt;inst_indexreg, 0, 8);</span>
<span class="lineNum">    3819 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    3820 </span>            :                 case OP_LCONV_TO_I1:
<span class="lineNum">    3821 </span>            :                 case OP_ICONV_TO_I1:
<span class="lineNum">    3822 </span>            :                 case OP_SEXT_I1:
<span class="lineNum">    3823 </span><span class="lineCov">    4782033 :                         amd64_widen_reg (code, ins-&gt;dreg, ins-&gt;sreg1, TRUE, FALSE);</span>
<span class="lineNum">    3824 </span><span class="lineCov">     299012 :                         break;</span>
<span class="lineNum">    3825 </span>            :                 case OP_LCONV_TO_I2:
<span class="lineNum">    3826 </span>            :                 case OP_ICONV_TO_I2:
<span class="lineNum">    3827 </span>            :                 case OP_SEXT_I2:
<span class="lineNum">    3828 </span><span class="lineCov">     943831 :                         amd64_widen_reg (code, ins-&gt;dreg, ins-&gt;sreg1, TRUE, TRUE);</span>
<span class="lineNum">    3829 </span><span class="lineCov">      58994 :                         break;</span>
<span class="lineNum">    3830 </span>            :                 case OP_LCONV_TO_U1:
<span class="lineNum">    3831 </span>            :                 case OP_ICONV_TO_U1:
<span class="lineNum">    3832 </span><span class="lineCov">  143355827 :                         amd64_widen_reg (code, ins-&gt;dreg, ins-&gt;sreg1, FALSE, FALSE);</span>
<span class="lineNum">    3833 </span><span class="lineCov">    8963015 :                         break;</span>
<span class="lineNum">    3834 </span>            :                 case OP_LCONV_TO_U2:
<span class="lineNum">    3835 </span>            :                 case OP_ICONV_TO_U2:
<span class="lineNum">    3836 </span><span class="lineCov">   17767436 :                         amd64_widen_reg (code, ins-&gt;dreg, ins-&gt;sreg1, FALSE, TRUE);</span>
<span class="lineNum">    3837 </span><span class="lineCov">    1110967 :                         break;</span>
<span class="lineNum">    3838 </span>            :                 case OP_ZEXT_I4:
<span class="lineNum">    3839 </span>            :                         /* Clean out the upper word */
<span class="lineNum">    3840 </span><span class="lineCov">   12263788 :                         amd64_mov_reg_reg_size (code, ins-&gt;dreg, ins-&gt;sreg1, 4);</span>
<span class="lineNum">    3841 </span><span class="lineCov">     939932 :                         break;</span>
<span class="lineNum">    3842 </span>            :                 case OP_SEXT_I4:
<span class="lineNum">    3843 </span><span class="lineCov">   63039637 :                         amd64_movsxd_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg1);</span>
<span class="lineNum">    3844 </span><span class="lineCov">    6305607 :                         break;</span>
<span class="lineNum">    3845 </span>            :                 case OP_COMPARE:
<span class="lineNum">    3846 </span>            :                 case OP_LCOMPARE:
<span class="lineNum">    3847 </span><span class="lineCov">   47830807 :                         amd64_alu_reg_reg (code, X86_CMP, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    3848 </span><span class="lineCov">    4785026 :                         break;</span>
<span class="lineNum">    3849 </span>            :                 case OP_COMPARE_IMM:
<span class="lineNum">    3850 </span>            : #if defined(__mono_ilp32__)
<span class="lineNum">    3851 </span>            :                         /* Comparison of pointer immediates should be 4 bytes to avoid sign-extend problems */
<span class="lineNum">    3852 </span>            :                         g_assert (amd64_is_imm32 (ins-&gt;inst_imm));
<span class="lineNum">    3853 </span>            :                         amd64_alu_reg_imm_size (code, X86_CMP, ins-&gt;sreg1, ins-&gt;inst_imm, 4);
<span class="lineNum">    3854 </span>            :                         break;
<span class="lineNum">    3855 </span>            : #endif
<span class="lineNum">    3856 </span>            :                 case OP_LCOMPARE_IMM:
<span class="lineNum">    3857 </span><span class="lineCov">    2471738 :                         g_assert (amd64_is_imm32 (ins-&gt;inst_imm));</span>
<span class="lineNum">    3858 </span><span class="lineCov">    6872655 :                         amd64_alu_reg_imm (code, X86_CMP, ins-&gt;sreg1, ins-&gt;inst_imm);</span>
<span class="lineNum">    3859 </span><span class="lineCov">     494351 :                         break;</span>
<span class="lineNum">    3860 </span>            :                 case OP_X86_COMPARE_REG_MEMBASE:
<span class="lineNum">    3861 </span><span class="lineNoCov">          0 :                         amd64_alu_reg_membase (code, X86_CMP, ins-&gt;sreg1, ins-&gt;sreg2, ins-&gt;inst_offset);</span>
<span class="lineNum">    3862 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    3863 </span>            :                 case OP_X86_TEST_NULL:
<span class="lineNum">    3864 </span><span class="lineCov">  226495949 :                         amd64_test_reg_reg_size (code, ins-&gt;sreg1, ins-&gt;sreg1, 4);</span>
<span class="lineNum">    3865 </span><span class="lineCov">   17307680 :                         break;</span>
<span class="lineNum">    3866 </span>            :                 case OP_AMD64_TEST_NULL:
<span class="lineNum">    3867 </span><span class="lineCov">  193079765 :                         amd64_test_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg1);</span>
<span class="lineNum">    3868 </span><span class="lineCov">   13794696 :                         break;</span>
<span class="lineNum">    3869 </span>            : 
<span class="lineNum">    3870 </span>            :                 case OP_X86_ADD_REG_MEMBASE:
<span class="lineNum">    3871 </span><span class="lineCov">    1776716 :                         amd64_alu_reg_membase_size (code, X86_ADD, ins-&gt;sreg1, ins-&gt;sreg2, ins-&gt;inst_offset, 4);</span>
<span class="lineNum">    3872 </span><span class="lineCov">      80182 :                         break;</span>
<span class="lineNum">    3873 </span>            :                 case OP_X86_SUB_REG_MEMBASE:
<span class="lineNum">    3874 </span><span class="lineCov">    1760321 :                         amd64_alu_reg_membase_size (code, X86_SUB, ins-&gt;sreg1, ins-&gt;sreg2, ins-&gt;inst_offset, 4);</span>
<span class="lineNum">    3875 </span><span class="lineCov">      82421 :                         break;</span>
<span class="lineNum">    3876 </span>            :                 case OP_X86_AND_REG_MEMBASE:
<span class="lineNum">    3877 </span><span class="lineCov">     122493 :                         amd64_alu_reg_membase_size (code, X86_AND, ins-&gt;sreg1, ins-&gt;sreg2, ins-&gt;inst_offset, 4);</span>
<span class="lineNum">    3878 </span><span class="lineCov">       5528 :                         break;</span>
<span class="lineNum">    3879 </span>            :                 case OP_X86_OR_REG_MEMBASE:
<span class="lineNum">    3880 </span><span class="lineCov">     448881 :                         amd64_alu_reg_membase_size (code, X86_OR, ins-&gt;sreg1, ins-&gt;sreg2, ins-&gt;inst_offset, 4);</span>
<span class="lineNum">    3881 </span><span class="lineCov">      20016 :                         break;</span>
<span class="lineNum">    3882 </span>            :                 case OP_X86_XOR_REG_MEMBASE:
<span class="lineNum">    3883 </span><span class="lineCov">     622634 :                         amd64_alu_reg_membase_size (code, X86_XOR, ins-&gt;sreg1, ins-&gt;sreg2, ins-&gt;inst_offset, 4);</span>
<span class="lineNum">    3884 </span><span class="lineCov">      27472 :                         break;</span>
<span class="lineNum">    3885 </span>            : 
<span class="lineNum">    3886 </span>            :                 case OP_X86_ADD_MEMBASE_IMM:
<span class="lineNum">    3887 </span>            :                         /* FIXME: Make a 64 version too */
<span class="lineNum">    3888 </span><span class="lineCov">    3300755 :                         amd64_alu_membase_imm_size (code, X86_ADD, ins-&gt;inst_basereg, ins-&gt;inst_offset, ins-&gt;inst_imm, 4);</span>
<span class="lineNum">    3889 </span><span class="lineCov">     123545 :                         break;</span>
<span class="lineNum">    3890 </span>            :                 case OP_X86_SUB_MEMBASE_IMM:
<span class="lineNum">    3891 </span><span class="lineCov">     149114 :                         g_assert (amd64_is_imm32 (ins-&gt;inst_imm));</span>
<span class="lineNum">    3892 </span><span class="lineCov">     760510 :                         amd64_alu_membase_imm_size (code, X86_SUB, ins-&gt;inst_basereg, ins-&gt;inst_offset, ins-&gt;inst_imm, 4);</span>
<span class="lineNum">    3893 </span><span class="lineCov">      29826 :                         break;</span>
<span class="lineNum">    3894 </span>            :                 case OP_X86_AND_MEMBASE_IMM:
<span class="lineNum">    3895 </span><span class="lineCov">        240 :                         g_assert (amd64_is_imm32 (ins-&gt;inst_imm));</span>
<span class="lineNum">    3896 </span><span class="lineCov">       1104 :                         amd64_alu_membase_imm_size (code, X86_AND, ins-&gt;inst_basereg, ins-&gt;inst_offset, ins-&gt;inst_imm, 4);</span>
<span class="lineNum">    3897 </span><span class="lineCov">         48 :                         break;</span>
<span class="lineNum">    3898 </span>            :                 case OP_X86_OR_MEMBASE_IMM:
<span class="lineNum">    3899 </span><span class="lineCov">       4322 :                         g_assert (amd64_is_imm32 (ins-&gt;inst_imm));</span>
<span class="lineNum">    3900 </span><span class="lineCov">      22712 :                         amd64_alu_membase_imm_size (code, X86_OR, ins-&gt;inst_basereg, ins-&gt;inst_offset, ins-&gt;inst_imm, 4);</span>
<span class="lineNum">    3901 </span><span class="lineCov">        864 :                         break;</span>
<span class="lineNum">    3902 </span>            :                 case OP_X86_XOR_MEMBASE_IMM:
<span class="lineNum">    3903 </span><span class="lineNoCov">          0 :                         g_assert (amd64_is_imm32 (ins-&gt;inst_imm));</span>
<span class="lineNum">    3904 </span><span class="lineNoCov">          0 :                         amd64_alu_membase_imm_size (code, X86_XOR, ins-&gt;inst_basereg, ins-&gt;inst_offset, ins-&gt;inst_imm, 4);</span>
<span class="lineNum">    3905 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    3906 </span>            :                 case OP_X86_ADD_MEMBASE_REG:
<span class="lineNum">    3907 </span><span class="lineCov">      96811 :                         amd64_alu_membase_reg_size (code, X86_ADD, ins-&gt;inst_basereg, ins-&gt;inst_offset, ins-&gt;sreg2, 4);</span>
<span class="lineNum">    3908 </span><span class="lineCov">       4162 :                         break;</span>
<span class="lineNum">    3909 </span>            :                 case OP_X86_SUB_MEMBASE_REG:
<span class="lineNum">    3910 </span><span class="lineCov">       4910 :                         amd64_alu_membase_reg_size (code, X86_SUB, ins-&gt;inst_basereg, ins-&gt;inst_offset, ins-&gt;sreg2, 4);</span>
<span class="lineNum">    3911 </span><span class="lineCov">        198 :                         break;</span>
<span class="lineNum">    3912 </span>            :                 case OP_X86_AND_MEMBASE_REG:
<span class="lineNum">    3913 </span><span class="lineNoCov">          0 :                         amd64_alu_membase_reg_size (code, X86_AND, ins-&gt;inst_basereg, ins-&gt;inst_offset, ins-&gt;sreg2, 4);</span>
<span class="lineNum">    3914 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    3915 </span>            :                 case OP_X86_OR_MEMBASE_REG:
<span class="lineNum">    3916 </span><span class="lineCov">       2932 :                         amd64_alu_membase_reg_size (code, X86_OR, ins-&gt;inst_basereg, ins-&gt;inst_offset, ins-&gt;sreg2, 4);</span>
<span class="lineNum">    3917 </span><span class="lineCov">        120 :                         break;</span>
<span class="lineNum">    3918 </span>            :                 case OP_X86_XOR_MEMBASE_REG:
<span class="lineNum">    3919 </span><span class="lineNoCov">          0 :                         amd64_alu_membase_reg_size (code, X86_XOR, ins-&gt;inst_basereg, ins-&gt;inst_offset, ins-&gt;sreg2, 4);</span>
<span class="lineNum">    3920 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    3921 </span>            :                 case OP_X86_INC_MEMBASE:
<span class="lineNum">    3922 </span><span class="lineNoCov">          0 :                         amd64_inc_membase_size (code, ins-&gt;inst_basereg, ins-&gt;inst_offset, 4);</span>
<span class="lineNum">    3923 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    3924 </span>            :                 case OP_X86_INC_REG:
<span class="lineNum">    3925 </span><span class="lineCov">   20992399 :                         amd64_inc_reg_size (code, ins-&gt;dreg, 4);</span>
<span class="lineNum">    3926 </span><span class="lineCov">    2251043 :                         break;</span>
<span class="lineNum">    3927 </span>            :                 case OP_X86_DEC_MEMBASE:
<span class="lineNum">    3928 </span><span class="lineNoCov">          0 :                         amd64_dec_membase_size (code, ins-&gt;inst_basereg, ins-&gt;inst_offset, 4);</span>
<span class="lineNum">    3929 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    3930 </span>            :                 case OP_X86_DEC_REG:
<span class="lineNum">    3931 </span><span class="lineCov">    6767432 :                         amd64_dec_reg_size (code, ins-&gt;dreg, 4);</span>
<span class="lineNum">    3932 </span><span class="lineCov">     736658 :                         break;</span>
<span class="lineNum">    3933 </span>            :                 case OP_X86_MUL_REG_MEMBASE:
<span class="lineNum">    3934 </span>            :                 case OP_X86_MUL_MEMBASE_REG:
<span class="lineNum">    3935 </span><span class="lineNoCov">          0 :                         amd64_imul_reg_membase_size (code, ins-&gt;sreg1, ins-&gt;sreg2, ins-&gt;inst_offset, 4);</span>
<span class="lineNum">    3936 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    3937 </span>            :                 case OP_AMD64_ICOMPARE_MEMBASE_REG:
<span class="lineNum">    3938 </span><span class="lineCov">  117418604 :                         amd64_alu_membase_reg_size (code, X86_CMP, ins-&gt;inst_basereg, ins-&gt;inst_offset, ins-&gt;sreg2, 4);</span>
<span class="lineNum">    3939 </span><span class="lineCov">    5268849 :                         break;</span>
<span class="lineNum">    3940 </span>            :                 case OP_AMD64_ICOMPARE_MEMBASE_IMM:
<span class="lineNum">    3941 </span><span class="lineCov">   16194902 :                         amd64_alu_membase_imm_size (code, X86_CMP, ins-&gt;inst_basereg, ins-&gt;inst_offset, ins-&gt;inst_imm, 4);</span>
<span class="lineNum">    3942 </span><span class="lineCov">     597102 :                         break;</span>
<span class="lineNum">    3943 </span>            :                 case OP_AMD64_COMPARE_MEMBASE_REG:
<span class="lineNum">    3944 </span><span class="lineCov">    1735417 :                         amd64_alu_membase_reg_size (code, X86_CMP, ins-&gt;inst_basereg, ins-&gt;inst_offset, ins-&gt;sreg2, 8);</span>
<span class="lineNum">    3945 </span><span class="lineCov">      75026 :                         break;</span>
<span class="lineNum">    3946 </span>            :                 case OP_AMD64_COMPARE_MEMBASE_IMM:
<span class="lineNum">    3947 </span><span class="lineNoCov">          0 :                         g_assert (amd64_is_imm32 (ins-&gt;inst_imm));</span>
<span class="lineNum">    3948 </span><span class="lineNoCov">          0 :                         amd64_alu_membase_imm_size (code, X86_CMP, ins-&gt;inst_basereg, ins-&gt;inst_offset, ins-&gt;inst_imm, 8);</span>
<span class="lineNum">    3949 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    3950 </span>            :                 case OP_X86_COMPARE_MEMBASE8_IMM:
<span class="lineNum">    3951 </span><span class="lineNoCov">          0 :                         amd64_alu_membase8_imm_size (code, X86_CMP, ins-&gt;inst_basereg, ins-&gt;inst_offset, ins-&gt;inst_imm, 4);</span>
<span class="lineNum">    3952 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    3953 </span>            :                 case OP_AMD64_ICOMPARE_REG_MEMBASE:
<span class="lineNum">    3954 </span><span class="lineCov">    3268229 :                         amd64_alu_reg_membase_size (code, X86_CMP, ins-&gt;sreg1, ins-&gt;sreg2, ins-&gt;inst_offset, 4);</span>
<span class="lineNum">    3955 </span><span class="lineCov">     150877 :                         break;</span>
<span class="lineNum">    3956 </span>            :                 case OP_AMD64_COMPARE_REG_MEMBASE:
<span class="lineNum">    3957 </span><span class="lineCov">    2239622 :                         amd64_alu_reg_membase_size (code, X86_CMP, ins-&gt;sreg1, ins-&gt;sreg2, ins-&gt;inst_offset, 8);</span>
<span class="lineNum">    3958 </span><span class="lineCov">      95694 :                         break;</span>
<span class="lineNum">    3959 </span>            : 
<span class="lineNum">    3960 </span>            :                 case OP_AMD64_ADD_REG_MEMBASE:
<span class="lineNum">    3961 </span><span class="lineCov">     112102 :                         amd64_alu_reg_membase_size (code, X86_ADD, ins-&gt;sreg1, ins-&gt;sreg2, ins-&gt;inst_offset, 8);</span>
<span class="lineNum">    3962 </span><span class="lineCov">       4812 :                         break;</span>
<span class="lineNum">    3963 </span>            :                 case OP_AMD64_SUB_REG_MEMBASE:
<span class="lineNum">    3964 </span><span class="lineCov">     795753 :                         amd64_alu_reg_membase_size (code, X86_SUB, ins-&gt;sreg1, ins-&gt;sreg2, ins-&gt;inst_offset, 8);</span>
<span class="lineNum">    3965 </span><span class="lineCov">      33674 :                         break;</span>
<span class="lineNum">    3966 </span>            :                 case OP_AMD64_AND_REG_MEMBASE:
<span class="lineNum">    3967 </span><span class="lineCov">       3192 :                         amd64_alu_reg_membase_size (code, X86_AND, ins-&gt;sreg1, ins-&gt;sreg2, ins-&gt;inst_offset, 8);</span>
<span class="lineNum">    3968 </span><span class="lineCov">        133 :                         break;</span>
<span class="lineNum">    3969 </span>            :                 case OP_AMD64_OR_REG_MEMBASE:
<span class="lineNum">    3970 </span><span class="lineCov">        264 :                         amd64_alu_reg_membase_size (code, X86_OR, ins-&gt;sreg1, ins-&gt;sreg2, ins-&gt;inst_offset, 8);</span>
<span class="lineNum">    3971 </span><span class="lineCov">         11 :                         break;</span>
<span class="lineNum">    3972 </span>            :                 case OP_AMD64_XOR_REG_MEMBASE:
<span class="lineNum">    3973 </span><span class="lineNoCov">          0 :                         amd64_alu_reg_membase_size (code, X86_XOR, ins-&gt;sreg1, ins-&gt;sreg2, ins-&gt;inst_offset, 8);</span>
<span class="lineNum">    3974 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    3975 </span>            : 
<span class="lineNum">    3976 </span>            :                 case OP_AMD64_ADD_MEMBASE_REG:
<span class="lineNum">    3977 </span><span class="lineCov">        856 :                         amd64_alu_membase_reg_size (code, X86_ADD, ins-&gt;inst_basereg, ins-&gt;inst_offset, ins-&gt;sreg2, 8);</span>
<span class="lineNum">    3978 </span><span class="lineCov">         36 :                         break;</span>
<span class="lineNum">    3979 </span>            :                 case OP_AMD64_SUB_MEMBASE_REG:
<span class="lineNum">    3980 </span><span class="lineNoCov">          0 :                         amd64_alu_membase_reg_size (code, X86_SUB, ins-&gt;inst_basereg, ins-&gt;inst_offset, ins-&gt;sreg2, 8);</span>
<span class="lineNum">    3981 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    3982 </span>            :                 case OP_AMD64_AND_MEMBASE_REG:
<span class="lineNum">    3983 </span><span class="lineCov">        275 :                         amd64_alu_membase_reg_size (code, X86_AND, ins-&gt;inst_basereg, ins-&gt;inst_offset, ins-&gt;sreg2, 8);</span>
<span class="lineNum">    3984 </span><span class="lineCov">         11 :                         break;</span>
<span class="lineNum">    3985 </span>            :                 case OP_AMD64_OR_MEMBASE_REG:
<span class="lineNum">    3986 </span><span class="lineCov">        125 :                         amd64_alu_membase_reg_size (code, X86_OR, ins-&gt;inst_basereg, ins-&gt;inst_offset, ins-&gt;sreg2, 8);</span>
<span class="lineNum">    3987 </span><span class="lineCov">          5 :                         break;</span>
<span class="lineNum">    3988 </span>            :                 case OP_AMD64_XOR_MEMBASE_REG:
<span class="lineNum">    3989 </span><span class="lineNoCov">          0 :                         amd64_alu_membase_reg_size (code, X86_XOR, ins-&gt;inst_basereg, ins-&gt;inst_offset, ins-&gt;sreg2, 8);</span>
<span class="lineNum">    3990 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    3991 </span>            : 
<span class="lineNum">    3992 </span>            :                 case OP_AMD64_ADD_MEMBASE_IMM:
<span class="lineNum">    3993 </span><span class="lineCov">      19680 :                         g_assert (amd64_is_imm32 (ins-&gt;inst_imm));</span>
<span class="lineNum">    3994 </span><span class="lineCov">     112698 :                         amd64_alu_membase_imm_size (code, X86_ADD, ins-&gt;inst_basereg, ins-&gt;inst_offset, ins-&gt;inst_imm, 8);</span>
<span class="lineNum">    3995 </span><span class="lineCov">       3936 :                         break;</span>
<span class="lineNum">    3996 </span>            :                 case OP_AMD64_SUB_MEMBASE_IMM:
<span class="lineNum">    3997 </span><span class="lineCov">       2240 :                         g_assert (amd64_is_imm32 (ins-&gt;inst_imm));</span>
<span class="lineNum">    3998 </span><span class="lineCov">      12992 :                         amd64_alu_membase_imm_size (code, X86_SUB, ins-&gt;inst_basereg, ins-&gt;inst_offset, ins-&gt;inst_imm, 8);</span>
<span class="lineNum">    3999 </span><span class="lineCov">        448 :                         break;</span>
<span class="lineNum">    4000 </span>            :                 case OP_AMD64_AND_MEMBASE_IMM:
<span class="lineNum">    4001 </span><span class="lineNoCov">          0 :                         g_assert (amd64_is_imm32 (ins-&gt;inst_imm));</span>
<span class="lineNum">    4002 </span><span class="lineNoCov">          0 :                         amd64_alu_membase_imm_size (code, X86_AND, ins-&gt;inst_basereg, ins-&gt;inst_offset, ins-&gt;inst_imm, 8);</span>
<span class="lineNum">    4003 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    4004 </span>            :                 case OP_AMD64_OR_MEMBASE_IMM:
<span class="lineNum">    4005 </span><span class="lineNoCov">          0 :                         g_assert (amd64_is_imm32 (ins-&gt;inst_imm));</span>
<span class="lineNum">    4006 </span><span class="lineNoCov">          0 :                         amd64_alu_membase_imm_size (code, X86_OR, ins-&gt;inst_basereg, ins-&gt;inst_offset, ins-&gt;inst_imm, 8);</span>
<span class="lineNum">    4007 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    4008 </span>            :                 case OP_AMD64_XOR_MEMBASE_IMM:
<span class="lineNum">    4009 </span><span class="lineNoCov">          0 :                         g_assert (amd64_is_imm32 (ins-&gt;inst_imm));</span>
<span class="lineNum">    4010 </span><span class="lineNoCov">          0 :                         amd64_alu_membase_imm_size (code, X86_XOR, ins-&gt;inst_basereg, ins-&gt;inst_offset, ins-&gt;inst_imm, 8);</span>
<span class="lineNum">    4011 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    4012 </span>            : 
<span class="lineNum">    4013 </span>            :                 case OP_BREAK:
<span class="lineNum">    4014 </span><span class="lineNoCov">          0 :                         amd64_breakpoint (code);</span>
<span class="lineNum">    4015 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    4016 </span>            :                 case OP_RELAXED_NOP:
<span class="lineNum">    4017 </span><span class="lineCov">       1862 :                         x86_prefix (code, X86_REP_PREFIX);</span>
<span class="lineNum">    4018 </span><span class="lineCov">       1862 :                         x86_nop (code);</span>
<span class="lineNum">    4019 </span><span class="lineCov">        931 :                         break;</span>
<span class="lineNum">    4020 </span>            :                 case OP_HARD_NOP:
<span class="lineNum">    4021 </span><span class="lineNoCov">          0 :                         x86_nop (code);</span>
<span class="lineNum">    4022 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    4023 </span>            :                 case OP_NOP:
<span class="lineNum">    4024 </span>            :                 case OP_DUMMY_USE:
<span class="lineNum">    4025 </span>            :                 case OP_DUMMY_STORE:
<span class="lineNum">    4026 </span>            :                 case OP_DUMMY_ICONST:
<span class="lineNum">    4027 </span>            :                 case OP_DUMMY_R8CONST:
<span class="lineNum">    4028 </span>            :                 case OP_NOT_REACHED:
<span class="lineNum">    4029 </span>            :                 case OP_NOT_NULL:
<span class="lineNum">    4030 </span><span class="lineCov">   32945371 :                         break;</span>
<span class="lineNum">    4031 </span>            :                 case OP_IL_SEQ_POINT:
<span class="lineNum">    4032 </span><span class="lineCov">  165481828 :                         mono_add_seq_point (cfg, bb, ins, code - cfg-&gt;native_code);</span>
<span class="lineNum">    4033 </span><span class="lineCov">  165481828 :                         break;</span>
<span class="lineNum">    4034 </span>            :                 case OP_SEQ_POINT: {
<span class="lineNum">    4035 </span><span class="lineNoCov">          0 :                         if (ins-&gt;flags &amp; MONO_INST_SINGLE_STEP_LOC) {</span>
<span class="lineNum">    4036 </span><span class="lineNoCov">          0 :                                 MonoInst *var = (MonoInst *)cfg-&gt;arch.ss_tramp_var;</span>
<span class="lineNum">    4037 </span>            :                                 guint8 *label;
<span class="lineNum">    4038 </span>            : 
<span class="lineNum">    4039 </span>            :                                 /* Load ss_tramp_var */
<span class="lineNum">    4040 </span>            :                                 /* This is equal to &amp;ss_trampoline */
<span class="lineNum">    4041 </span><span class="lineNoCov">          0 :                                 amd64_mov_reg_membase (code, AMD64_R11, var-&gt;inst_basereg, var-&gt;inst_offset, 8);</span>
<span class="lineNum">    4042 </span>            :                                 /* Load the trampoline address */
<span class="lineNum">    4043 </span><span class="lineNoCov">          0 :                                 amd64_mov_reg_membase (code, AMD64_R11, AMD64_R11, 0, 8);</span>
<span class="lineNum">    4044 </span>            :                                 /* Call it if it is non-null */
<span class="lineNum">    4045 </span><span class="lineNoCov">          0 :                                 amd64_test_reg_reg (code, AMD64_R11, AMD64_R11);</span>
<span class="lineNum">    4046 </span><span class="lineNoCov">          0 :                                 label = code;</span>
<span class="lineNum">    4047 </span><span class="lineNoCov">          0 :                                 amd64_branch8 (code, X86_CC_Z, 0, FALSE);</span>
<span class="lineNum">    4048 </span><span class="lineNoCov">          0 :                                 amd64_call_reg (code, AMD64_R11);</span>
<span class="lineNum">    4049 </span><span class="lineNoCov">          0 :                                 amd64_patch (label, code);</span>
<span class="lineNum">    4050 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    4051 </span>            : 
<span class="lineNum">    4052 </span>            :                         /* 
<span class="lineNum">    4053 </span>            :                          * This is the address which is saved in seq points, 
<span class="lineNum">    4054 </span>            :                          */
<span class="lineNum">    4055 </span><span class="lineNoCov">          0 :                         mono_add_seq_point (cfg, bb, ins, code - cfg-&gt;native_code);</span>
<span class="lineNum">    4056 </span>            : 
<span class="lineNum">    4057 </span><span class="lineNoCov">          0 :                         if (cfg-&gt;compile_aot) {</span>
<span class="lineNum">    4058 </span><span class="lineNoCov">          0 :                                 guint32 offset = code - cfg-&gt;native_code;</span>
<span class="lineNum">    4059 </span>            :                                 guint32 val;
<span class="lineNum">    4060 </span><span class="lineNoCov">          0 :                                 MonoInst *info_var = (MonoInst *)cfg-&gt;arch.seq_point_info_var;</span>
<span class="lineNum">    4061 </span>            :                                 guint8 *label;
<span class="lineNum">    4062 </span>            : 
<span class="lineNum">    4063 </span>            :                                 /* Load info var */
<span class="lineNum">    4064 </span><span class="lineNoCov">          0 :                                 amd64_mov_reg_membase (code, AMD64_R11, info_var-&gt;inst_basereg, info_var-&gt;inst_offset, 8);</span>
<span class="lineNum">    4065 </span><span class="lineNoCov">          0 :                                 val = ((offset) * sizeof (guint8*)) + MONO_STRUCT_OFFSET (SeqPointInfo, bp_addrs);</span>
<span class="lineNum">    4066 </span>            :                                 /* Load the info-&gt;bp_addrs [offset], which is either NULL or the address of the breakpoint trampoline */
<span class="lineNum">    4067 </span><span class="lineNoCov">          0 :                                 amd64_mov_reg_membase (code, AMD64_R11, AMD64_R11, val, 8);</span>
<span class="lineNum">    4068 </span><span class="lineNoCov">          0 :                                 amd64_test_reg_reg (code, AMD64_R11, AMD64_R11);</span>
<span class="lineNum">    4069 </span><span class="lineNoCov">          0 :                                 label = code;</span>
<span class="lineNum">    4070 </span><span class="lineNoCov">          0 :                                 amd64_branch8 (code, X86_CC_Z, 0, FALSE);</span>
<span class="lineNum">    4071 </span>            :                                 /* Call the trampoline */
<span class="lineNum">    4072 </span><span class="lineNoCov">          0 :                                 amd64_call_reg (code, AMD64_R11);</span>
<span class="lineNum">    4073 </span><span class="lineNoCov">          0 :                                 amd64_patch (label, code);</span>
<span class="lineNum">    4074 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">    4075 </span><span class="lineNoCov">          0 :                                 MonoInst *var = (MonoInst *)cfg-&gt;arch.bp_tramp_var;</span>
<span class="lineNum">    4076 </span>            :                                 guint8 *label;
<span class="lineNum">    4077 </span>            : 
<span class="lineNum">    4078 </span>            :                                 /*
<span class="lineNum">    4079 </span>            :                                  * Emit a test+branch against a constant, the constant will be overwritten
<span class="lineNum">    4080 </span>            :                                  * by mono_arch_set_breakpoint () to cause the test to fail.
<span class="lineNum">    4081 </span>            :                                  */
<span class="lineNum">    4082 </span><span class="lineNoCov">          0 :                                 amd64_mov_reg_imm (code, AMD64_R11, 0);</span>
<span class="lineNum">    4083 </span><span class="lineNoCov">          0 :                                 amd64_test_reg_reg (code, AMD64_R11, AMD64_R11);</span>
<span class="lineNum">    4084 </span><span class="lineNoCov">          0 :                                 label = code;</span>
<span class="lineNum">    4085 </span><span class="lineNoCov">          0 :                                 amd64_branch8 (code, X86_CC_Z, 0, FALSE);</span>
<span class="lineNum">    4086 </span>            : 
<span class="lineNum">    4087 </span><span class="lineNoCov">          0 :                                 g_assert (var);</span>
<span class="lineNum">    4088 </span><span class="lineNoCov">          0 :                                 g_assert (var-&gt;opcode == OP_REGOFFSET);</span>
<span class="lineNum">    4089 </span>            :                                 /* Load bp_tramp_var */
<span class="lineNum">    4090 </span>            :                                 /* This is equal to &amp;bp_trampoline */
<span class="lineNum">    4091 </span><span class="lineNoCov">          0 :                                 amd64_mov_reg_membase (code, AMD64_R11, var-&gt;inst_basereg, var-&gt;inst_offset, 8);</span>
<span class="lineNum">    4092 </span>            :                                 /* Call the trampoline */
<span class="lineNum">    4093 </span><span class="lineNoCov">          0 :                                 amd64_call_membase (code, AMD64_R11, 0);</span>
<span class="lineNum">    4094 </span><span class="lineNoCov">          0 :                                 amd64_patch (label, code);</span>
<span class="lineNum">    4095 </span>            :                         }
<span class="lineNum">    4096 </span>            :                         /*
<span class="lineNum">    4097 </span>            :                          * Add an additional nop so skipping the bp doesn't cause the ip to point
<span class="lineNum">    4098 </span>            :                          * to another IL offset.
<span class="lineNum">    4099 </span>            :                          */
<span class="lineNum">    4100 </span><span class="lineNoCov">          0 :                         x86_nop (code);</span>
<span class="lineNum">    4101 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    4102 </span>            :                 }
<span class="lineNum">    4103 </span>            :                 case OP_ADDCC:
<span class="lineNum">    4104 </span>            :                 case OP_LADDCC:
<span class="lineNum">    4105 </span>            :                 case OP_LADD:
<span class="lineNum">    4106 </span><span class="lineCov">   28162126 :                         amd64_alu_reg_reg (code, X86_ADD, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    4107 </span><span class="lineCov">    2817126 :                         break;</span>
<span class="lineNum">    4108 </span>            :                 case OP_ADC:
<span class="lineNum">    4109 </span><span class="lineNoCov">          0 :                         amd64_alu_reg_reg (code, X86_ADC, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    4110 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    4111 </span>            :                 case OP_ADD_IMM:
<span class="lineNum">    4112 </span>            :                 case OP_LADD_IMM:
<span class="lineNum">    4113 </span><span class="lineCov">   68145050 :                         g_assert (amd64_is_imm32 (ins-&gt;inst_imm));</span>
<span class="lineNum">    4114 </span><span class="lineCov">  196482749 :                         amd64_alu_reg_imm (code, X86_ADD, ins-&gt;dreg, ins-&gt;inst_imm);</span>
<span class="lineNum">    4115 </span><span class="lineCov">   13630276 :                         break;</span>
<span class="lineNum">    4116 </span>            :                 case OP_ADC_IMM:
<span class="lineNum">    4117 </span><span class="lineNoCov">          0 :                         g_assert (amd64_is_imm32 (ins-&gt;inst_imm));</span>
<span class="lineNum">    4118 </span><span class="lineNoCov">          0 :                         amd64_alu_reg_imm (code, X86_ADC, ins-&gt;dreg, ins-&gt;inst_imm);</span>
<span class="lineNum">    4119 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    4120 </span>            :                 case OP_SUBCC:
<span class="lineNum">    4121 </span>            :                 case OP_LSUBCC:
<span class="lineNum">    4122 </span>            :                 case OP_LSUB:
<span class="lineNum">    4123 </span><span class="lineCov">    1480567 :                         amd64_alu_reg_reg (code, X86_SUB, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    4124 </span><span class="lineCov">     148066 :                         break;</span>
<span class="lineNum">    4125 </span>            :                 case OP_SBB:
<span class="lineNum">    4126 </span><span class="lineNoCov">          0 :                         amd64_alu_reg_reg (code, X86_SBB, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    4127 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    4128 </span>            :                 case OP_SUB_IMM:
<span class="lineNum">    4129 </span>            :                 case OP_LSUB_IMM:
<span class="lineNum">    4130 </span><span class="lineCov">     407573 :                         g_assert (amd64_is_imm32 (ins-&gt;inst_imm));</span>
<span class="lineNum">    4131 </span><span class="lineCov">    1222747 :                         amd64_alu_reg_imm (code, X86_SUB, ins-&gt;dreg, ins-&gt;inst_imm);</span>
<span class="lineNum">    4132 </span><span class="lineCov">      81512 :                         break;</span>
<span class="lineNum">    4133 </span>            :                 case OP_SBB_IMM:
<span class="lineNum">    4134 </span><span class="lineNoCov">          0 :                         g_assert (amd64_is_imm32 (ins-&gt;inst_imm));</span>
<span class="lineNum">    4135 </span><span class="lineNoCov">          0 :                         amd64_alu_reg_imm (code, X86_SBB, ins-&gt;dreg, ins-&gt;inst_imm);</span>
<span class="lineNum">    4136 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    4137 </span>            :                 case OP_LAND:
<span class="lineNum">    4138 </span><span class="lineCov">     546926 :                         amd64_alu_reg_reg (code, X86_AND, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    4139 </span><span class="lineCov">      54694 :                         break;</span>
<span class="lineNum">    4140 </span>            :                 case OP_AND_IMM:
<span class="lineNum">    4141 </span>            :                 case OP_LAND_IMM:
<span class="lineNum">    4142 </span><span class="lineCov">    1267372 :                         g_assert (amd64_is_imm32 (ins-&gt;inst_imm));</span>
<span class="lineNum">    4143 </span><span class="lineCov">    3706262 :                         amd64_alu_reg_imm (code, X86_AND, ins-&gt;sreg1, ins-&gt;inst_imm);</span>
<span class="lineNum">    4144 </span><span class="lineCov">     253449 :                         break;</span>
<span class="lineNum">    4145 </span>            :                 case OP_LMUL:
<span class="lineNum">    4146 </span><span class="lineCov">    6291109 :                         amd64_imul_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    4147 </span><span class="lineCov">     449374 :                         break;</span>
<span class="lineNum">    4148 </span>            :                 case OP_MUL_IMM:
<span class="lineNum">    4149 </span>            :                 case OP_LMUL_IMM:
<span class="lineNum">    4150 </span>            :                 case OP_IMUL_IMM: {
<span class="lineNum">    4151 </span><span class="lineCov">    1139514 :                         guint32 size = (ins-&gt;opcode == OP_IMUL_IMM) ? 4 : 8;</span>
<span class="lineNum">    4152 </span>            :                         
<span class="lineNum">    4153 </span><span class="lineCov">    1139514 :                         switch (ins-&gt;inst_imm) {</span>
<span class="lineNum">    4154 </span>            :                         case 2:
<span class="lineNum">    4155 </span>            :                                 /* MOV r1, r2 */
<span class="lineNum">    4156 </span>            :                                 /* ADD r1, r1 */
<span class="lineNum">    4157 </span><span class="lineCov">        488 :                                 if (ins-&gt;dreg != ins-&gt;sreg1)</span>
<span class="lineNum">    4158 </span><span class="lineNoCov">          0 :                                         amd64_mov_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg1, size);</span>
<span class="lineNum">    4159 </span><span class="lineCov">       4880 :                                 amd64_alu_reg_reg (code, X86_ADD, ins-&gt;dreg, ins-&gt;dreg);</span>
<span class="lineNum">    4160 </span><span class="lineCov">        488 :                                 break;</span>
<span class="lineNum">    4161 </span>            :                         case 3:
<span class="lineNum">    4162 </span>            :                                 /* LEA r1, [r2 + r2*2] */
<span class="lineNum">    4163 </span><span class="lineCov">      69027 :                                 amd64_lea_memindex (code, ins-&gt;dreg, ins-&gt;sreg1, 0, ins-&gt;sreg1, 1);</span>
<span class="lineNum">    4164 </span><span class="lineCov">       3633 :                                 break;</span>
<span class="lineNum">    4165 </span>            :                         case 5:
<span class="lineNum">    4166 </span>            :                                 /* LEA r1, [r2 + r2*4] */
<span class="lineNum">    4167 </span><span class="lineCov">       7125 :                                 amd64_lea_memindex (code, ins-&gt;dreg, ins-&gt;sreg1, 0, ins-&gt;sreg1, 2);</span>
<span class="lineNum">    4168 </span><span class="lineCov">        375 :                                 break;</span>
<span class="lineNum">    4169 </span>            :                         case 6:
<span class="lineNum">    4170 </span>            :                                 /* LEA r1, [r2 + r2*2] */
<span class="lineNum">    4171 </span>            :                                 /* ADD r1, r1          */
<span class="lineNum">    4172 </span><span class="lineCov">      22629 :                                 amd64_lea_memindex (code, ins-&gt;dreg, ins-&gt;sreg1, 0, ins-&gt;sreg1, 1);</span>
<span class="lineNum">    4173 </span><span class="lineCov">      11910 :                                 amd64_alu_reg_reg (code, X86_ADD, ins-&gt;dreg, ins-&gt;dreg);</span>
<span class="lineNum">    4174 </span><span class="lineCov">       1191 :                                 break;</span>
<span class="lineNum">    4175 </span>            :                         case 9:
<span class="lineNum">    4176 </span>            :                                 /* LEA r1, [r2 + r2*8] */
<span class="lineNum">    4177 </span><span class="lineCov">       1995 :                                 amd64_lea_memindex (code, ins-&gt;dreg, ins-&gt;sreg1, 0, ins-&gt;sreg1, 3);</span>
<span class="lineNum">    4178 </span><span class="lineCov">        105 :                                 break;</span>
<span class="lineNum">    4179 </span>            :                         case 10:
<span class="lineNum">    4180 </span>            :                                 /* LEA r1, [r2 + r2*4] */
<span class="lineNum">    4181 </span>            :                                 /* ADD r1, r1          */
<span class="lineNum">    4182 </span><span class="lineCov">     203298 :                                 amd64_lea_memindex (code, ins-&gt;dreg, ins-&gt;sreg1, 0, ins-&gt;sreg1, 2);</span>
<span class="lineNum">    4183 </span><span class="lineCov">     106480 :                                 amd64_alu_reg_reg (code, X86_ADD, ins-&gt;dreg, ins-&gt;dreg);</span>
<span class="lineNum">    4184 </span><span class="lineCov">      10648 :                                 break;</span>
<span class="lineNum">    4185 </span>            :                         case 12:
<span class="lineNum">    4186 </span>            :                                 /* LEA r1, [r2 + r2*2] */
<span class="lineNum">    4187 </span>            :                                 /* SHL r1, 2           */
<span class="lineNum">    4188 </span><span class="lineCov">     792535 :                                 amd64_lea_memindex (code, ins-&gt;dreg, ins-&gt;sreg1, 0, ins-&gt;sreg1, 1);</span>
<span class="lineNum">    4189 </span><span class="lineCov">     667398 :                                 amd64_shift_reg_imm (code, X86_SHL, ins-&gt;dreg, 2);</span>
<span class="lineNum">    4190 </span><span class="lineCov">      41709 :                                 break;</span>
<span class="lineNum">    4191 </span>            :                         case 25:
<span class="lineNum">    4192 </span>            :                                 /* LEA r1, [r2 + r2*4] */
<span class="lineNum">    4193 </span>            :                                 /* LEA r1, [r1 + r1*4] */
<span class="lineNum">    4194 </span><span class="lineCov">       1976 :                                 amd64_lea_memindex (code, ins-&gt;dreg, ins-&gt;sreg1, 0, ins-&gt;sreg1, 2);</span>
<span class="lineNum">    4195 </span><span class="lineCov">       1976 :                                 amd64_lea_memindex (code, ins-&gt;dreg, ins-&gt;dreg, 0, ins-&gt;dreg, 2);</span>
<span class="lineNum">    4196 </span><span class="lineCov">        104 :                                 break;</span>
<span class="lineNum">    4197 </span>            :                         case 100:
<span class="lineNum">    4198 </span>            :                                 /* LEA r1, [r2 + r2*4] */
<span class="lineNum">    4199 </span>            :                                 /* SHL r1, 2           */
<span class="lineNum">    4200 </span>            :                                 /* LEA r1, [r1 + r1*4] */
<span class="lineNum">    4201 </span><span class="lineCov">      43173 :                                 amd64_lea_memindex (code, ins-&gt;dreg, ins-&gt;sreg1, 0, ins-&gt;sreg1, 2);</span>
<span class="lineNum">    4202 </span><span class="lineCov">      36352 :                                 amd64_shift_reg_imm (code, X86_SHL, ins-&gt;dreg, 2);</span>
<span class="lineNum">    4203 </span><span class="lineCov">      43158 :                                 amd64_lea_memindex (code, ins-&gt;dreg, ins-&gt;dreg, 0, ins-&gt;dreg, 2);</span>
<span class="lineNum">    4204 </span><span class="lineCov">       2272 :                                 break;</span>
<span class="lineNum">    4205 </span>            :                         default:
<span class="lineNum">    4206 </span><span class="lineCov">   20426115 :                                 amd64_imul_reg_reg_imm_size (code, ins-&gt;dreg, ins-&gt;sreg1, ins-&gt;inst_imm, size);</span>
<span class="lineNum">    4207 </span><span class="lineCov">    1080857 :                                 break;</span>
<span class="lineNum">    4208 </span>            :                         }
<span class="lineNum">    4209 </span><span class="lineCov">    1141386 :                         break;</span>
<span class="lineNum">    4210 </span>            :                 }
<span class="lineNum">    4211 </span>            :                 case OP_LDIV:
<span class="lineNum">    4212 </span>            :                 case OP_LREM:
<span class="lineNum">    4213 </span>            :                         /* Regalloc magic makes the div/rem cases the same */
<span class="lineNum">    4214 </span><span class="lineCov">      97425 :                         if (ins-&gt;sreg2 == AMD64_RDX) {</span>
<span class="lineNum">    4215 </span><span class="lineNoCov">          0 :                                 amd64_mov_membase_reg (code, AMD64_RSP, -8, AMD64_RDX, 8);</span>
<span class="lineNum">    4216 </span><span class="lineNoCov">          0 :                                 amd64_cdq (code);</span>
<span class="lineNum">    4217 </span><span class="lineNoCov">          0 :                                 amd64_div_membase (code, AMD64_RSP, -8, TRUE);</span>
<span class="lineNum">    4218 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">    4219 </span><span class="lineCov">     779450 :                                 amd64_cdq (code);</span>
<span class="lineNum">    4220 </span><span class="lineCov">    1364127 :                                 amd64_div_reg (code, ins-&gt;sreg2, TRUE);</span>
<span class="lineNum">    4221 </span>            :                         }
<span class="lineNum">    4222 </span><span class="lineCov">      97438 :                         break;</span>
<span class="lineNum">    4223 </span>            :                 case OP_LDIV_UN:
<span class="lineNum">    4224 </span>            :                 case OP_LREM_UN:
<span class="lineNum">    4225 </span><span class="lineCov">      10137 :                         if (ins-&gt;sreg2 == AMD64_RDX) {</span>
<span class="lineNum">    4226 </span><span class="lineNoCov">          0 :                                 amd64_mov_membase_reg (code, AMD64_RSP, -8, AMD64_RDX, 8);</span>
<span class="lineNum">    4227 </span><span class="lineNoCov">          0 :                                 amd64_alu_reg_reg (code, X86_XOR, AMD64_RDX, AMD64_RDX);</span>
<span class="lineNum">    4228 </span><span class="lineNoCov">          0 :                                 amd64_div_membase (code, AMD64_RSP, -8, FALSE);</span>
<span class="lineNum">    4229 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">    4230 </span><span class="lineCov">     101525 :                                 amd64_alu_reg_reg (code, X86_XOR, AMD64_RDX, AMD64_RDX);</span>
<span class="lineNum">    4231 </span><span class="lineCov">     142159 :                                 amd64_div_reg (code, ins-&gt;sreg2, FALSE);</span>
<span class="lineNum">    4232 </span>            :                         }
<span class="lineNum">    4233 </span><span class="lineCov">      10154 :                         break;</span>
<span class="lineNum">    4234 </span>            :                 case OP_IDIV:
<span class="lineNum">    4235 </span>            :                 case OP_IREM:
<span class="lineNum">    4236 </span><span class="lineCov">     297912 :                         if (ins-&gt;sreg2 == AMD64_RDX) {</span>
<span class="lineNum">    4237 </span><span class="lineNoCov">          0 :                                 amd64_mov_membase_reg (code, AMD64_RSP, -8, AMD64_RDX, 8);</span>
<span class="lineNum">    4238 </span><span class="lineNoCov">          0 :                                 amd64_cdq_size (code, 4);</span>
<span class="lineNum">    4239 </span><span class="lineNoCov">          0 :                                 amd64_div_membase_size (code, AMD64_RSP, -8, TRUE, 4);</span>
<span class="lineNum">    4240 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">    4241 </span><span class="lineCov">    2086486 :                                 amd64_cdq_size (code, 4);</span>
<span class="lineNum">    4242 </span><span class="lineCov">    3900705 :                                 amd64_div_reg_size (code, ins-&gt;sreg2, TRUE, 4);</span>
<span class="lineNum">    4243 </span>            :                         }
<span class="lineNum">    4244 </span><span class="lineCov">     298117 :                         break;</span>
<span class="lineNum">    4245 </span>            :                 case OP_IDIV_UN:
<span class="lineNum">    4246 </span>            :                 case OP_IREM_UN:
<span class="lineNum">    4247 </span><span class="lineCov">       9742 :                         if (ins-&gt;sreg2 == AMD64_RDX) {</span>
<span class="lineNum">    4248 </span><span class="lineNoCov">          0 :                                 amd64_mov_membase_reg (code, AMD64_RSP, -8, AMD64_RDX, 8);</span>
<span class="lineNum">    4249 </span><span class="lineNoCov">          0 :                                 amd64_alu_reg_reg (code, X86_XOR, AMD64_RDX, AMD64_RDX);</span>
<span class="lineNum">    4250 </span><span class="lineNoCov">          0 :                                 amd64_div_membase_size (code, AMD64_RSP, -8, FALSE, 4);</span>
<span class="lineNum">    4251 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">    4252 </span><span class="lineCov">      97428 :                                 amd64_alu_reg_reg (code, X86_XOR, AMD64_RDX, AMD64_RDX);</span>
<span class="lineNum">    4253 </span><span class="lineCov">     127035 :                                 amd64_div_reg_size (code, ins-&gt;sreg2, FALSE, 4);</span>
<span class="lineNum">    4254 </span>            :                         }
<span class="lineNum">    4255 </span><span class="lineCov">       9743 :                         break;</span>
<span class="lineNum">    4256 </span>            :                 case OP_LMUL_OVF:
<span class="lineNum">    4257 </span><span class="lineCov">      12600 :                         amd64_imul_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    4258 </span><span class="lineCov">       7331 :                         EMIT_COND_SYSTEM_EXCEPTION (X86_CC_O, FALSE, &quot;OverflowException&quot;);</span>
<span class="lineNum">    4259 </span><span class="lineCov">        900 :                         break;</span>
<span class="lineNum">    4260 </span>            :                 case OP_LOR:
<span class="lineNum">    4261 </span><span class="lineCov">     146936 :                         amd64_alu_reg_reg (code, X86_OR, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    4262 </span><span class="lineCov">      14697 :                         break;</span>
<span class="lineNum">    4263 </span>            :                 case OP_OR_IMM:
<span class="lineNum">    4264 </span>            :                 case OP_LOR_IMM:
<span class="lineNum">    4265 </span><span class="lineCov">      11325 :                         g_assert (amd64_is_imm32 (ins-&gt;inst_imm));</span>
<span class="lineNum">    4266 </span><span class="lineCov">      28629 :                         amd64_alu_reg_imm (code, X86_OR, ins-&gt;sreg1, ins-&gt;inst_imm);</span>
<span class="lineNum">    4267 </span><span class="lineCov">       2265 :                         break;</span>
<span class="lineNum">    4268 </span>            :                 case OP_LXOR:
<span class="lineNum">    4269 </span><span class="lineCov">      78130 :                         amd64_alu_reg_reg (code, X86_XOR, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    4270 </span><span class="lineCov">       7813 :                         break;</span>
<span class="lineNum">    4271 </span>            :                 case OP_XOR_IMM:
<span class="lineNum">    4272 </span>            :                 case OP_LXOR_IMM:
<span class="lineNum">    4273 </span><span class="lineCov">        830 :                         g_assert (amd64_is_imm32 (ins-&gt;inst_imm));</span>
<span class="lineNum">    4274 </span><span class="lineCov">       2490 :                         amd64_alu_reg_imm (code, X86_XOR, ins-&gt;sreg1, ins-&gt;inst_imm);</span>
<span class="lineNum">    4275 </span><span class="lineCov">        166 :                         break;</span>
<span class="lineNum">    4276 </span>            :                 case OP_LSHL:
<span class="lineNum">    4277 </span><span class="lineCov">      11127 :                         g_assert (ins-&gt;sreg2 == AMD64_RCX);</span>
<span class="lineNum">    4278 </span><span class="lineCov">      51943 :                         amd64_shift_reg (code, X86_SHL, ins-&gt;dreg);</span>
<span class="lineNum">    4279 </span><span class="lineCov">       3710 :                         break;</span>
<span class="lineNum">    4280 </span>            :                 case OP_LSHR:
<span class="lineNum">    4281 </span><span class="lineCov">       1977 :                         g_assert (ins-&gt;sreg2 == AMD64_RCX);</span>
<span class="lineNum">    4282 </span><span class="lineCov">       9226 :                         amd64_shift_reg (code, X86_SAR, ins-&gt;dreg);</span>
<span class="lineNum">    4283 </span><span class="lineCov">        659 :                         break;</span>
<span class="lineNum">    4284 </span>            :                 case OP_SHR_IMM:
<span class="lineNum">    4285 </span>            :                 case OP_LSHR_IMM:
<span class="lineNum">    4286 </span><span class="lineCov">     147937 :                         g_assert (amd64_is_imm32 (ins-&gt;inst_imm));</span>
<span class="lineNum">    4287 </span><span class="lineCov">     497530 :                         amd64_shift_reg_imm (code, X86_SAR, ins-&gt;dreg, ins-&gt;inst_imm);</span>
<span class="lineNum">    4288 </span><span class="lineCov">      29590 :                         break;</span>
<span class="lineNum">    4289 </span>            :                 case OP_SHR_UN_IMM:
<span class="lineNum">    4290 </span><span class="lineNoCov">          0 :                         g_assert (amd64_is_imm32 (ins-&gt;inst_imm));</span>
<span class="lineNum">    4291 </span><span class="lineNoCov">          0 :                         amd64_shift_reg_imm_size (code, X86_SHR, ins-&gt;dreg, ins-&gt;inst_imm, 4);</span>
<span class="lineNum">    4292 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    4293 </span>            :                 case OP_LSHR_UN_IMM:
<span class="lineNum">    4294 </span><span class="lineCov">     286288 :                         g_assert (amd64_is_imm32 (ins-&gt;inst_imm));</span>
<span class="lineNum">    4295 </span><span class="lineCov">     972919 :                         amd64_shift_reg_imm (code, X86_SHR, ins-&gt;dreg, ins-&gt;inst_imm);</span>
<span class="lineNum">    4296 </span><span class="lineCov">      57270 :                         break;</span>
<span class="lineNum">    4297 </span>            :                 case OP_LSHR_UN:
<span class="lineNum">    4298 </span><span class="lineCov">       4718 :                         g_assert (ins-&gt;sreg2 == AMD64_RCX);</span>
<span class="lineNum">    4299 </span><span class="lineCov">      22017 :                         amd64_shift_reg (code, X86_SHR, ins-&gt;dreg);</span>
<span class="lineNum">    4300 </span><span class="lineCov">       1573 :                         break;</span>
<span class="lineNum">    4301 </span>            :                 case OP_SHL_IMM:
<span class="lineNum">    4302 </span>            :                 case OP_LSHL_IMM:
<span class="lineNum">    4303 </span><span class="lineCov">    5893949 :                         g_assert (amd64_is_imm32 (ins-&gt;inst_imm));</span>
<span class="lineNum">    4304 </span><span class="lineCov">   20049351 :                         amd64_shift_reg_imm (code, X86_SHL, ins-&gt;dreg, ins-&gt;inst_imm);</span>
<span class="lineNum">    4305 </span><span class="lineCov">    1179895 :                         break;</span>
<span class="lineNum">    4306 </span>            : 
<span class="lineNum">    4307 </span>            :                 case OP_IADDCC:
<span class="lineNum">    4308 </span>            :                 case OP_IADD:
<span class="lineNum">    4309 </span><span class="lineCov">   10676353 :                         amd64_alu_reg_reg_size (code, X86_ADD, ins-&gt;sreg1, ins-&gt;sreg2, 4);</span>
<span class="lineNum">    4310 </span><span class="lineCov">    1153867 :                         break;</span>
<span class="lineNum">    4311 </span>            :                 case OP_IADC:
<span class="lineNum">    4312 </span><span class="lineNoCov">          0 :                         amd64_alu_reg_reg_size (code, X86_ADC, ins-&gt;sreg1, ins-&gt;sreg2, 4);</span>
<span class="lineNum">    4313 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    4314 </span>            :                 case OP_IADD_IMM:
<span class="lineNum">    4315 </span><span class="lineCov">    5062374 :                         amd64_alu_reg_imm_size (code, X86_ADD, ins-&gt;dreg, ins-&gt;inst_imm, 4);</span>
<span class="lineNum">    4316 </span><span class="lineCov">     370548 :                         break;</span>
<span class="lineNum">    4317 </span>            :                 case OP_IADC_IMM:
<span class="lineNum">    4318 </span><span class="lineNoCov">          0 :                         amd64_alu_reg_imm_size (code, X86_ADC, ins-&gt;dreg, ins-&gt;inst_imm, 4);</span>
<span class="lineNum">    4319 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    4320 </span>            :                 case OP_ISUBCC:
<span class="lineNum">    4321 </span>            :                 case OP_ISUB:
<span class="lineNum">    4322 </span><span class="lineCov">    5934133 :                         amd64_alu_reg_reg_size (code, X86_SUB, ins-&gt;sreg1, ins-&gt;sreg2, 4);</span>
<span class="lineNum">    4323 </span><span class="lineCov">     628792 :                         break;</span>
<span class="lineNum">    4324 </span>            :                 case OP_ISBB:
<span class="lineNum">    4325 </span><span class="lineNoCov">          0 :                         amd64_alu_reg_reg_size (code, X86_SBB, ins-&gt;sreg1, ins-&gt;sreg2, 4);</span>
<span class="lineNum">    4326 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    4327 </span>            :                 case OP_ISUB_IMM:
<span class="lineNum">    4328 </span><span class="lineCov">    8552216 :                         amd64_alu_reg_imm_size (code, X86_SUB, ins-&gt;dreg, ins-&gt;inst_imm, 4);</span>
<span class="lineNum">    4329 </span><span class="lineCov">     601017 :                         break;</span>
<span class="lineNum">    4330 </span>            :                 case OP_ISBB_IMM:
<span class="lineNum">    4331 </span><span class="lineNoCov">          0 :                         amd64_alu_reg_imm_size (code, X86_SBB, ins-&gt;dreg, ins-&gt;inst_imm, 4);</span>
<span class="lineNum">    4332 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    4333 </span>            :                 case OP_IAND:
<span class="lineNum">    4334 </span><span class="lineCov">    2264734 :                         amd64_alu_reg_reg_size (code, X86_AND, ins-&gt;sreg1, ins-&gt;sreg2, 4);</span>
<span class="lineNum">    4335 </span><span class="lineCov">     239592 :                         break;</span>
<span class="lineNum">    4336 </span>            :                 case OP_IAND_IMM:
<span class="lineNum">    4337 </span><span class="lineCov">   24831474 :                         amd64_alu_reg_imm_size (code, X86_AND, ins-&gt;sreg1, ins-&gt;inst_imm, 4);</span>
<span class="lineNum">    4338 </span><span class="lineCov">    1912826 :                         break;</span>
<span class="lineNum">    4339 </span>            :                 case OP_IOR:
<span class="lineNum">    4340 </span><span class="lineCov">    6579377 :                         amd64_alu_reg_reg_size (code, X86_OR, ins-&gt;sreg1, ins-&gt;sreg2, 4);</span>
<span class="lineNum">    4341 </span><span class="lineCov">     713673 :                         break;</span>
<span class="lineNum">    4342 </span>            :                 case OP_IOR_IMM:
<span class="lineNum">    4343 </span><span class="lineCov">    5505673 :                         amd64_alu_reg_imm_size (code, X86_OR, ins-&gt;sreg1, ins-&gt;inst_imm, 4);</span>
<span class="lineNum">    4344 </span><span class="lineCov">     407782 :                         break;</span>
<span class="lineNum">    4345 </span>            :                 case OP_IXOR:
<span class="lineNum">    4346 </span><span class="lineCov">  132944278 :                         amd64_alu_reg_reg_size (code, X86_XOR, ins-&gt;sreg1, ins-&gt;sreg2, 4);</span>
<span class="lineNum">    4347 </span><span class="lineCov">   14460370 :                         break;</span>
<span class="lineNum">    4348 </span>            :                 case OP_IXOR_IMM:
<span class="lineNum">    4349 </span><span class="lineCov">     143084 :                         amd64_alu_reg_imm_size (code, X86_XOR, ins-&gt;sreg1, ins-&gt;inst_imm, 4);</span>
<span class="lineNum">    4350 </span><span class="lineCov">       9998 :                         break;</span>
<span class="lineNum">    4351 </span>            :                 case OP_INEG:
<span class="lineNum">    4352 </span><span class="lineCov">     238849 :                         amd64_neg_reg_size (code, ins-&gt;sreg1, 4);</span>
<span class="lineNum">    4353 </span><span class="lineCov">      18142 :                         break;</span>
<span class="lineNum">    4354 </span>            :                 case OP_INOT:
<span class="lineNum">    4355 </span><span class="lineCov">     516527 :                         amd64_not_reg_size (code, ins-&gt;sreg1, 4);</span>
<span class="lineNum">    4356 </span><span class="lineCov">      39757 :                         break;</span>
<span class="lineNum">    4357 </span>            :                 case OP_ISHL:
<span class="lineNum">    4358 </span><span class="lineCov">      74944 :                         g_assert (ins-&gt;sreg2 == AMD64_RCX);</span>
<span class="lineNum">    4359 </span><span class="lineCov">     325229 :                         amd64_shift_reg_size (code, X86_SHL, ins-&gt;dreg, 4);</span>
<span class="lineNum">    4360 </span><span class="lineCov">      24986 :                         break;</span>
<span class="lineNum">    4361 </span>            :                 case OP_ISHR:
<span class="lineNum">    4362 </span><span class="lineCov">       4152 :                         g_assert (ins-&gt;sreg2 == AMD64_RCX);</span>
<span class="lineNum">    4363 </span><span class="lineCov">      17992 :                         amd64_shift_reg_size (code, X86_SAR, ins-&gt;dreg, 4);</span>
<span class="lineNum">    4364 </span><span class="lineCov">       1384 :                         break;</span>
<span class="lineNum">    4365 </span>            :                 case OP_ISHR_IMM:
<span class="lineNum">    4366 </span><span class="lineCov">    4971813 :                         amd64_shift_reg_imm_size (code, X86_SAR, ins-&gt;dreg, ins-&gt;inst_imm, 4);</span>
<span class="lineNum">    4367 </span><span class="lineCov">     313707 :                         break;</span>
<span class="lineNum">    4368 </span>            :                 case OP_ISHR_UN_IMM:
<span class="lineNum">    4369 </span><span class="lineCov">    5760904 :                         amd64_shift_reg_imm_size (code, X86_SHR, ins-&gt;dreg, ins-&gt;inst_imm, 4);</span>
<span class="lineNum">    4370 </span><span class="lineCov">     356686 :                         break;</span>
<span class="lineNum">    4371 </span>            :                 case OP_ISHR_UN:
<span class="lineNum">    4372 </span><span class="lineCov">      26957 :                         g_assert (ins-&gt;sreg2 == AMD64_RCX);</span>
<span class="lineNum">    4373 </span><span class="lineCov">     117004 :                         amd64_shift_reg_size (code, X86_SHR, ins-&gt;dreg, 4);</span>
<span class="lineNum">    4374 </span><span class="lineCov">       8989 :                         break;</span>
<span class="lineNum">    4375 </span>            :                 case OP_ISHL_IMM:
<span class="lineNum">    4376 </span><span class="lineCov">   11215939 :                         amd64_shift_reg_imm_size (code, X86_SHL, ins-&gt;dreg, ins-&gt;inst_imm, 4);</span>
<span class="lineNum">    4377 </span><span class="lineCov">     711749 :                         break;</span>
<span class="lineNum">    4378 </span>            :                 case OP_IMUL:
<span class="lineNum">    4379 </span><span class="lineCov">     604986 :                         amd64_imul_reg_reg_size (code, ins-&gt;sreg1, ins-&gt;sreg2, 4);</span>
<span class="lineNum">    4380 </span><span class="lineCov">      46047 :                         break;</span>
<span class="lineNum">    4381 </span>            :                 case OP_IMUL_OVF:
<span class="lineNum">    4382 </span><span class="lineCov">     119783 :                         amd64_imul_reg_reg_size (code, ins-&gt;sreg1, ins-&gt;sreg2, 4);</span>
<span class="lineNum">    4383 </span><span class="lineCov">      99036 :                         EMIT_COND_SYSTEM_EXCEPTION (X86_CC_O, FALSE, &quot;OverflowException&quot;);</span>
<span class="lineNum">    4384 </span><span class="lineCov">       9181 :                         break;</span>
<span class="lineNum">    4385 </span>            :                 case OP_IMUL_OVF_UN:
<span class="lineNum">    4386 </span>            :                 case OP_LMUL_OVF_UN: {
<span class="lineNum">    4387 </span>            :                         /* the mul operation and the exception check should most likely be split */
<span class="lineNum">    4388 </span><span class="lineCov">      40034 :                         int non_eax_reg, saved_eax = FALSE, saved_edx = FALSE;</span>
<span class="lineNum">    4389 </span><span class="lineCov">      40034 :                         int size = (ins-&gt;opcode == OP_IMUL_OVF_UN) ? 4 : 8;</span>
<span class="lineNum">    4390 </span>            :                         /*g_assert (ins-&gt;sreg2 == X86_EAX);
<span class="lineNum">    4391 </span>            :                         g_assert (ins-&gt;dreg == X86_EAX);*/
<span class="lineNum">    4392 </span><span class="lineCov">      40034 :                         if (ins-&gt;sreg2 == X86_EAX) {</span>
<span class="lineNum">    4393 </span><span class="lineCov">          7 :                                 non_eax_reg = ins-&gt;sreg1;</span>
<span class="lineNum">    4394 </span><span class="lineCov">      40038 :                         } else if (ins-&gt;sreg1 == X86_EAX) {</span>
<span class="lineNum">    4395 </span><span class="lineCov">      40032 :                                 non_eax_reg = ins-&gt;sreg2;</span>
<span class="lineNum">    4396 </span><span class="lineCov">      40032 :                         } else {</span>
<span class="lineNum">    4397 </span>            :                                 /* no need to save since we're going to store to it anyway */
<span class="lineNum">    4398 </span><span class="lineNoCov">          0 :                                 if (ins-&gt;dreg != X86_EAX) {</span>
<span class="lineNum">    4399 </span><span class="lineNoCov">          0 :                                         saved_eax = TRUE;</span>
<span class="lineNum">    4400 </span><span class="lineNoCov">          0 :                                         amd64_push_reg (code, X86_EAX);</span>
<span class="lineNum">    4401 </span><span class="lineNoCov">          0 :                                 }</span>
<span class="lineNum">    4402 </span><span class="lineNoCov">          0 :                                 amd64_mov_reg_reg (code, X86_EAX, ins-&gt;sreg1, size);</span>
<span class="lineNum">    4403 </span><span class="lineNoCov">          0 :                                 non_eax_reg = ins-&gt;sreg2;</span>
<span class="lineNum">    4404 </span>            :                         }
<span class="lineNum">    4405 </span><span class="lineCov">      40038 :                         if (ins-&gt;dreg == X86_EDX) {</span>
<span class="lineNum">    4406 </span><span class="lineNoCov">          0 :                                 if (!saved_eax) {</span>
<span class="lineNum">    4407 </span><span class="lineNoCov">          0 :                                         saved_eax = TRUE;</span>
<span class="lineNum">    4408 </span><span class="lineNoCov">          0 :                                         amd64_push_reg (code, X86_EAX);</span>
<span class="lineNum">    4409 </span><span class="lineNoCov">          0 :                                 }</span>
<span class="lineNum">    4410 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">    4411 </span><span class="lineCov">      40034 :                                 saved_edx = TRUE;</span>
<span class="lineNum">    4412 </span><span class="lineCov">     200178 :                                 amd64_push_reg (code, X86_EDX);</span>
<span class="lineNum">    4413 </span>            :                         }
<span class="lineNum">    4414 </span><span class="lineCov">     560515 :                         amd64_mul_reg_size (code, non_eax_reg, FALSE, size);</span>
<span class="lineNum">    4415 </span>            :                         /* save before the check since pop and mov don't change the flags */
<span class="lineNum">    4416 </span><span class="lineCov">      40036 :                         if (ins-&gt;dreg != X86_EAX)</span>
<span class="lineNum">    4417 </span><span class="lineCov">     171001 :                                 amd64_mov_reg_reg (code, ins-&gt;dreg, X86_EAX, size);</span>
<span class="lineNum">    4418 </span><span class="lineCov">      40040 :                         if (saved_edx)</span>
<span class="lineNum">    4419 </span><span class="lineCov">     240235 :                                 amd64_pop_reg (code, X86_EDX);</span>
<span class="lineNum">    4420 </span><span class="lineCov">      40036 :                         if (saved_eax)</span>
<span class="lineNum">    4421 </span><span class="lineNoCov">          0 :                                 amd64_pop_reg (code, X86_EAX);</span>
<span class="lineNum">    4422 </span><span class="lineCov">     335017 :                         EMIT_COND_SYSTEM_EXCEPTION (X86_CC_O, FALSE, &quot;OverflowException&quot;);</span>
<span class="lineNum">    4423 </span><span class="lineCov">      40037 :                         break;</span>
<span class="lineNum">    4424 </span>            :                 }
<span class="lineNum">    4425 </span>            :                 case OP_ICOMPARE:
<span class="lineNum">    4426 </span><span class="lineCov">   28473549 :                         amd64_alu_reg_reg_size (code, X86_CMP, ins-&gt;sreg1, ins-&gt;sreg2, 4);</span>
<span class="lineNum">    4427 </span><span class="lineCov">    2981610 :                         break;</span>
<span class="lineNum">    4428 </span>            :                 case OP_ICOMPARE_IMM:
<span class="lineNum">    4429 </span><span class="lineCov">  105820409 :                         amd64_alu_reg_imm_size (code, X86_CMP, ins-&gt;sreg1, ins-&gt;inst_imm, 4);</span>
<span class="lineNum">    4430 </span><span class="lineCov">    7633724 :                         break;</span>
<span class="lineNum">    4431 </span>            :                 case OP_IBEQ:
<span class="lineNum">    4432 </span>            :                 case OP_IBLT:
<span class="lineNum">    4433 </span>            :                 case OP_IBGT:
<span class="lineNum">    4434 </span>            :                 case OP_IBGE:
<span class="lineNum">    4435 </span>            :                 case OP_IBLE:
<span class="lineNum">    4436 </span>            :                 case OP_LBEQ:
<span class="lineNum">    4437 </span>            :                 case OP_LBLT:
<span class="lineNum">    4438 </span>            :                 case OP_LBGT:
<span class="lineNum">    4439 </span>            :                 case OP_LBGE:
<span class="lineNum">    4440 </span>            :                 case OP_LBLE:
<span class="lineNum">    4441 </span>            :                 case OP_IBNE_UN:
<span class="lineNum">    4442 </span>            :                 case OP_IBLT_UN:
<span class="lineNum">    4443 </span>            :                 case OP_IBGT_UN:
<span class="lineNum">    4444 </span>            :                 case OP_IBGE_UN:
<span class="lineNum">    4445 </span>            :                 case OP_IBLE_UN:
<span class="lineNum">    4446 </span>            :                 case OP_LBNE_UN:
<span class="lineNum">    4447 </span>            :                 case OP_LBLT_UN:
<span class="lineNum">    4448 </span>            :                 case OP_LBGT_UN:
<span class="lineNum">    4449 </span>            :                 case OP_LBGE_UN:
<span class="lineNum">    4450 </span>            :                 case OP_LBLE_UN:
<span class="lineNum">    4451 </span><span class="lineCov">  418957035 :                         EMIT_COND_BRANCH (ins, cc_table [mono_opcode_to_cond (ins-&gt;opcode)], cc_signed_table [mono_opcode_to_cond (ins-&gt;opcode)]);</span>
<span class="lineNum">    4452 </span><span class="lineCov">   38960477 :                         break;</span>
<span class="lineNum">    4453 </span>            : 
<span class="lineNum">    4454 </span>            :                 case OP_CMOV_IEQ:
<span class="lineNum">    4455 </span>            :                 case OP_CMOV_IGE:
<span class="lineNum">    4456 </span>            :                 case OP_CMOV_IGT:
<span class="lineNum">    4457 </span>            :                 case OP_CMOV_ILE:
<span class="lineNum">    4458 </span>            :                 case OP_CMOV_ILT:
<span class="lineNum">    4459 </span>            :                 case OP_CMOV_INE_UN:
<span class="lineNum">    4460 </span>            :                 case OP_CMOV_IGE_UN:
<span class="lineNum">    4461 </span>            :                 case OP_CMOV_IGT_UN:
<span class="lineNum">    4462 </span>            :                 case OP_CMOV_ILE_UN:
<span class="lineNum">    4463 </span>            :                 case OP_CMOV_ILT_UN:
<span class="lineNum">    4464 </span>            :                 case OP_CMOV_LEQ:
<span class="lineNum">    4465 </span>            :                 case OP_CMOV_LGE:
<span class="lineNum">    4466 </span>            :                 case OP_CMOV_LGT:
<span class="lineNum">    4467 </span>            :                 case OP_CMOV_LLE:
<span class="lineNum">    4468 </span>            :                 case OP_CMOV_LLT:
<span class="lineNum">    4469 </span>            :                 case OP_CMOV_LNE_UN:
<span class="lineNum">    4470 </span>            :                 case OP_CMOV_LGE_UN:
<span class="lineNum">    4471 </span>            :                 case OP_CMOV_LGT_UN:
<span class="lineNum">    4472 </span>            :                 case OP_CMOV_LLE_UN:
<span class="lineNum">    4473 </span>            :                 case OP_CMOV_LLT_UN:
<span class="lineNum">    4474 </span><span class="lineCov">    1347348 :                         g_assert (ins-&gt;dreg == ins-&gt;sreg1);</span>
<span class="lineNum">    4475 </span>            :                         /* This needs to operate on 64 bit values */
<span class="lineNum">    4476 </span><span class="lineCov">    7189614 :                         amd64_cmov_reg (code, cc_table [mono_opcode_to_cond (ins-&gt;opcode)], cc_signed_table [mono_opcode_to_cond (ins-&gt;opcode)], ins-&gt;dreg, ins-&gt;sreg2);</span>
<span class="lineNum">    4477 </span><span class="lineCov">     449376 :                         break;</span>
<span class="lineNum">    4478 </span>            : 
<span class="lineNum">    4479 </span>            :                 case OP_LNOT:
<span class="lineNum">    4480 </span><span class="lineCov">      35714 :                         amd64_not_reg (code, ins-&gt;sreg1);</span>
<span class="lineNum">    4481 </span><span class="lineCov">       2551 :                         break;</span>
<span class="lineNum">    4482 </span>            :                 case OP_LNEG:
<span class="lineNum">    4483 </span><span class="lineCov">      59059 :                         amd64_neg_reg (code, ins-&gt;sreg1);</span>
<span class="lineNum">    4484 </span><span class="lineCov">       4219 :                         break;</span>
<span class="lineNum">    4485 </span>            : 
<span class="lineNum">    4486 </span>            :                 case OP_ICONST:
<span class="lineNum">    4487 </span>            :                 case OP_I8CONST:
<span class="lineNum">    4488 </span><span class="lineCov">   72074140 :                         if ((((guint64)ins-&gt;inst_c0) &gt;&gt; 32) == 0 &amp;&amp; !mini_get_debug_options()-&gt;single_imm_size)</span>
<span class="lineNum">    4489 </span><span class="lineCov">  177131581 :                                 amd64_mov_reg_imm_size (code, ins-&gt;dreg, ins-&gt;inst_c0, 4);</span>
<span class="lineNum">    4490 </span>            :                         else
<span class="lineNum">    4491 </span><span class="lineCov">  224354290 :                                 amd64_mov_reg_imm_size (code, ins-&gt;dreg, ins-&gt;inst_c0, 8);</span>
<span class="lineNum">    4492 </span><span class="lineCov">   50075070 :                         break;</span>
<span class="lineNum">    4493 </span>            :                 case OP_AOTCONST:
<span class="lineNum">    4494 </span><span class="lineCov">      51938 :                         mono_add_patch_info (cfg, offset, (MonoJumpInfoType)ins-&gt;inst_i1, ins-&gt;inst_p0);</span>
<span class="lineNum">    4495 </span><span class="lineCov">     727132 :                         amd64_mov_reg_membase (code, ins-&gt;dreg, AMD64_RIP, 0, sizeof(gpointer));</span>
<span class="lineNum">    4496 </span><span class="lineCov">      51938 :                         break;</span>
<span class="lineNum">    4497 </span>            :                 case OP_JUMP_TABLE:
<span class="lineNum">    4498 </span><span class="lineCov">     624823 :                         mono_add_patch_info (cfg, offset, (MonoJumpInfoType)ins-&gt;inst_i1, ins-&gt;inst_p0);</span>
<span class="lineNum">    4499 </span><span class="lineCov">    5004953 :                         amd64_mov_reg_imm_size (code, ins-&gt;dreg, 0, 8);</span>
<span class="lineNum">    4500 </span><span class="lineCov">     625678 :                         break;</span>
<span class="lineNum">    4501 </span>            :                 case OP_MOVE:
<span class="lineNum">    4502 </span><span class="lineCov">   97601151 :                         if (ins-&gt;dreg != ins-&gt;sreg1)</span>
<span class="lineNum">    4503 </span><span class="lineCov"> 1056677485 :                                 amd64_mov_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg1, sizeof(mgreg_t));</span>
<span class="lineNum">    4504 </span><span class="lineCov">   97684630 :                         break;</span>
<span class="lineNum">    4505 </span>            :                 case OP_AMD64_SET_XMMREG_R4: {
<span class="lineNum">    4506 </span><span class="lineCov">     106201 :                         if (cfg-&gt;r4fp) {</span>
<span class="lineNum">    4507 </span><span class="lineNoCov">          0 :                                 if (ins-&gt;dreg != ins-&gt;sreg1)</span>
<span class="lineNum">    4508 </span><span class="lineNoCov">          0 :                                         amd64_sse_movss_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg1);</span>
<span class="lineNum">    4509 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">    4510 </span><span class="lineCov">     955841 :                                 amd64_sse_cvtsd2ss_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg1);</span>
<span class="lineNum">    4511 </span>            :                         }
<span class="lineNum">    4512 </span><span class="lineCov">     106213 :                         break;</span>
<span class="lineNum">    4513 </span>            :                 }
<span class="lineNum">    4514 </span>            :                 case OP_AMD64_SET_XMMREG_R8: {
<span class="lineNum">    4515 </span><span class="lineNoCov">          0 :                         if (ins-&gt;dreg != ins-&gt;sreg1)</span>
<span class="lineNum">    4516 </span><span class="lineNoCov">          0 :                                 amd64_sse_movsd_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg1);</span>
<span class="lineNum">    4517 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    4518 </span>            :                 }
<span class="lineNum">    4519 </span>            :                 case OP_TAILCALL: {
<span class="lineNum">    4520 </span><span class="lineCov">        370 :                         MonoCallInst *call = (MonoCallInst*)ins;</span>
<span class="lineNum">    4521 </span>            :                         int i, save_area_offset;
<span class="lineNum">    4522 </span>            : 
<span class="lineNum">    4523 </span><span class="lineCov">       1110 :                         g_assert (!cfg-&gt;method-&gt;save_lmf);</span>
<span class="lineNum">    4524 </span>            : 
<span class="lineNum">    4525 </span>            :                         /* Restore callee saved registers */
<span class="lineNum">    4526 </span><span class="lineCov">        370 :                         save_area_offset = cfg-&gt;arch.reg_save_area_offset;</span>
<span class="lineNum">    4527 </span><span class="lineCov">      13320 :                         for (i = 0; i &lt; AMD64_NREG; ++i)</span>
<span class="lineNum">    4528 </span><span class="lineCov">      14800 :                                 if (AMD64_IS_CALLEE_SAVED_REG (i) &amp;&amp; (cfg-&gt;used_int_regs &amp; (1 &lt;&lt; i))) {</span>
<span class="lineNum">    4529 </span><span class="lineCov">       3032 :                                         amd64_mov_reg_membase (code, i, cfg-&gt;frame_reg, save_area_offset, 8);</span>
<span class="lineNum">    4530 </span><span class="lineCov">        128 :                                         save_area_offset += 8;</span>
<span class="lineNum">    4531 </span><span class="lineCov">        128 :                                 }</span>
<span class="lineNum">    4532 </span>            : 
<span class="lineNum">    4533 </span><span class="lineCov">        370 :                         if (cfg-&gt;arch.omit_fp) {</span>
<span class="lineNum">    4534 </span><span class="lineCov">        270 :                                 if (cfg-&gt;arch.stack_alloc_size)</span>
<span class="lineNum">    4535 </span><span class="lineCov">       4320 :                                         amd64_alu_reg_imm (code, X86_ADD, AMD64_RSP, cfg-&gt;arch.stack_alloc_size);</span>
<span class="lineNum">    4536 </span>            :                                 // FIXME:
<span class="lineNum">    4537 </span><span class="lineCov">        270 :                                 if (call-&gt;stack_usage)</span>
<span class="lineNum">    4538 </span><span class="lineNoCov">          0 :                                         NOT_IMPLEMENTED;</span>
<span class="lineNum">    4539 </span><span class="lineCov">        270 :                         } else {</span>
<span class="lineNum">    4540 </span>            :                                 /* Copy arguments on the stack to our argument area */
<span class="lineNum">    4541 </span><span class="lineCov">       2200 :                                 for (i = 0; i &lt; call-&gt;stack_usage; i += sizeof(mgreg_t)) {</span>
<span class="lineNum">    4542 </span><span class="lineCov">      23600 :                                         amd64_mov_reg_membase (code, AMD64_RAX, AMD64_RSP, i, sizeof(mgreg_t));</span>
<span class="lineNum">    4543 </span><span class="lineCov">      18000 :                                         amd64_mov_membase_reg (code, AMD64_RBP, 16 + i, AMD64_RAX, sizeof(mgreg_t));</span>
<span class="lineNum">    4544 </span><span class="lineCov">       1000 :                                 }</span>
<span class="lineNum">    4545 </span>            : 
<span class="lineNum">    4546 </span><span class="lineCov">        200 :                                 amd64_leave (code);</span>
<span class="lineNum">    4547 </span>            :                         }
<span class="lineNum">    4548 </span>            : 
<span class="lineNum">    4549 </span><span class="lineCov">        370 :                         offset = code - cfg-&gt;native_code;</span>
<span class="lineNum">    4550 </span><span class="lineCov">        370 :                         mono_add_patch_info (cfg, code - cfg-&gt;native_code, MONO_PATCH_INFO_METHOD_JUMP, call-&gt;method);</span>
<span class="lineNum">    4551 </span><span class="lineCov">        370 :                         if (cfg-&gt;compile_aot)</span>
<span class="lineNum">    4552 </span><span class="lineNoCov">          0 :                                 amd64_mov_reg_membase (code, AMD64_R11, AMD64_RIP, 0, 8);</span>
<span class="lineNum">    4553 </span>            :                         else
<span class="lineNum">    4554 </span><span class="lineCov">       2960 :                                 amd64_set_reg_template (code, AMD64_R11);</span>
<span class="lineNum">    4555 </span><span class="lineCov">       4440 :                         amd64_jump_reg (code, AMD64_R11);</span>
<span class="lineNum">    4556 </span><span class="lineCov">        370 :                         ins-&gt;flags |= MONO_INST_GC_CALLSITE;</span>
<span class="lineNum">    4557 </span><span class="lineCov">        370 :                         ins-&gt;backend.pc_offset = code - cfg-&gt;native_code;</span>
<span class="lineNum">    4558 </span><span class="lineCov">        370 :                         break;</span>
<span class="lineNum">    4559 </span>            :                 }
<span class="lineNum">    4560 </span>            :                 case OP_CHECK_THIS:
<span class="lineNum">    4561 </span>            :                         /* ensure ins-&gt;sreg1 is not NULL */
<span class="lineNum">    4562 </span><span class="lineCov">  218353271 :                         amd64_alu_membase_imm_size (code, X86_CMP, ins-&gt;sreg1, 0, 0, 4);</span>
<span class="lineNum">    4563 </span><span class="lineCov">   11222233 :                         break;</span>
<span class="lineNum">    4564 </span>            :                 case OP_ARGLIST: {
<span class="lineNum">    4565 </span><span class="lineCov">        418 :                         amd64_lea_membase (code, AMD64_R11, cfg-&gt;frame_reg, cfg-&gt;sig_cookie);</span>
<span class="lineNum">    4566 </span><span class="lineCov">        266 :                         amd64_mov_membase_reg (code, ins-&gt;sreg1, 0, AMD64_R11, sizeof(gpointer));</span>
<span class="lineNum">    4567 </span><span class="lineCov">         19 :                         break;</span>
<span class="lineNum">    4568 </span>            :                 }
<span class="lineNum">    4569 </span>            :                 case OP_CALL:
<span class="lineNum">    4570 </span>            :                 case OP_FCALL:
<span class="lineNum">    4571 </span>            :                 case OP_RCALL:
<span class="lineNum">    4572 </span>            :                 case OP_LCALL:
<span class="lineNum">    4573 </span>            :                 case OP_VCALL:
<span class="lineNum">    4574 </span>            :                 case OP_VCALL2:
<span class="lineNum">    4575 </span>            :                 case OP_VOIDCALL:
<span class="lineNum">    4576 </span><span class="lineCov">   53458864 :                         call = (MonoCallInst*)ins;</span>
<span class="lineNum">    4577 </span>            :                         /*
<span class="lineNum">    4578 </span>            :                          * The AMD64 ABI forces callers to know about varargs.
<span class="lineNum">    4579 </span>            :                          */
<span class="lineNum">    4580 </span><span class="lineCov">   53458884 :                         if ((call-&gt;signature-&gt;call_convention == MONO_CALL_VARARG) &amp;&amp; (call-&gt;signature-&gt;pinvoke))</span>
<span class="lineNum">    4581 </span><span class="lineNoCov">          0 :                                 amd64_alu_reg_reg (code, X86_XOR, AMD64_RAX, AMD64_RAX);</span>
<span class="lineNum">    4582 </span><span class="lineCov">   54083856 :                         else if ((cfg-&gt;method-&gt;wrapper_type == MONO_WRAPPER_MANAGED_TO_NATIVE) &amp;&amp; (cfg-&gt;method-&gt;klass-&gt;image != mono_defaults.corlib)) {</span>
<span class="lineNum">    4583 </span>            :                                 /* 
<span class="lineNum">    4584 </span>            :                                  * Since the unmanaged calling convention doesn't contain a 
<span class="lineNum">    4585 </span>            :                                  * 'vararg' entry, we have to treat every pinvoke call as a
<span class="lineNum">    4586 </span>            :                                  * potential vararg call.
<span class="lineNum">    4587 </span>            :                                  */
<span class="lineNum">    4588 </span>            :                                 guint32 nregs, i;
<span class="lineNum">    4589 </span><span class="lineCov">       7286 :                                 nregs = 0;</span>
<span class="lineNum">    4590 </span><span class="lineCov">     247724 :                                 for (i = 0; i &lt; AMD64_XMM_NREG; ++i)</span>
<span class="lineNum">    4591 </span><span class="lineCov">     233152 :                                         if (call-&gt;used_fregs &amp; (1 &lt;&lt; i))</span>
<span class="lineNum">    4592 </span><span class="lineCov">          2 :                                                 nregs ++;</span>
<span class="lineNum">    4593 </span><span class="lineCov">       7286 :                                 if (!nregs)</span>
<span class="lineNum">    4594 </span><span class="lineCov">      80124 :                                         amd64_alu_reg_reg (code, X86_XOR, AMD64_RAX, AMD64_RAX);</span>
<span class="lineNum">    4595 </span>            :                                 else
<span class="lineNum">    4596 </span><span class="lineCov">         22 :                                         amd64_mov_reg_imm (code, AMD64_RAX, nregs);</span>
<span class="lineNum">    4597 </span><span class="lineCov">       7286 :                         }</span>
<span class="lineNum">    4598 </span>            : 
<span class="lineNum">    4599 </span><span class="lineCov">   53513420 :                         if (ins-&gt;flags &amp; MONO_INST_HAS_METHOD)</span>
<span class="lineNum">    4600 </span><span class="lineCov">   46742620 :                                 code = emit_call (cfg, code, MONO_PATCH_INFO_METHOD, call-&gt;method, FALSE);</span>
<span class="lineNum">    4601 </span>            :                         else
<span class="lineNum">    4602 </span><span class="lineCov">    6771596 :                                 code = emit_call (cfg, code, MONO_PATCH_INFO_ABS, call-&gt;fptr, FALSE);</span>
<span class="lineNum">    4603 </span><span class="lineCov">   53539022 :                         ins-&gt;flags |= MONO_INST_GC_CALLSITE;</span>
<span class="lineNum">    4604 </span><span class="lineCov">   53539022 :                         ins-&gt;backend.pc_offset = code - cfg-&gt;native_code;</span>
<span class="lineNum">    4605 </span><span class="lineCov">   53539022 :                         code = emit_move_return_value (cfg, ins, code);</span>
<span class="lineNum">    4606 </span><span class="lineCov">   53539022 :                         break;</span>
<span class="lineNum">    4607 </span>            :                 case OP_FCALL_REG:
<span class="lineNum">    4608 </span>            :                 case OP_RCALL_REG:
<span class="lineNum">    4609 </span>            :                 case OP_LCALL_REG:
<span class="lineNum">    4610 </span>            :                 case OP_VCALL_REG:
<span class="lineNum">    4611 </span>            :                 case OP_VCALL2_REG:
<span class="lineNum">    4612 </span>            :                 case OP_VOIDCALL_REG:
<span class="lineNum">    4613 </span>            :                 case OP_CALL_REG:
<span class="lineNum">    4614 </span><span class="lineCov">     742989 :                         call = (MonoCallInst*)ins;</span>
<span class="lineNum">    4615 </span>            : 
<span class="lineNum">    4616 </span><span class="lineCov">     742989 :                         if (AMD64_IS_ARGUMENT_REG (ins-&gt;sreg1)) {</span>
<span class="lineNum">    4617 </span><span class="lineNoCov">          0 :                                 amd64_mov_reg_reg (code, AMD64_R11, ins-&gt;sreg1, 8);</span>
<span class="lineNum">    4618 </span><span class="lineNoCov">          0 :                                 ins-&gt;sreg1 = AMD64_R11;</span>
<span class="lineNum">    4619 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    4620 </span>            : 
<span class="lineNum">    4621 </span>            :                         /*
<span class="lineNum">    4622 </span>            :                          * The AMD64 ABI forces callers to know about varargs.
<span class="lineNum">    4623 </span>            :                          */
<span class="lineNum">    4624 </span><span class="lineCov">     742957 :                         if ((call-&gt;signature-&gt;call_convention == MONO_CALL_VARARG) &amp;&amp; (call-&gt;signature-&gt;pinvoke)) {</span>
<span class="lineNum">    4625 </span><span class="lineNoCov">          0 :                                 if (ins-&gt;sreg1 == AMD64_RAX) {</span>
<span class="lineNum">    4626 </span><span class="lineNoCov">          0 :                                         amd64_mov_reg_reg (code, AMD64_R11, AMD64_RAX, 8);</span>
<span class="lineNum">    4627 </span><span class="lineNoCov">          0 :                                         ins-&gt;sreg1 = AMD64_R11;</span>
<span class="lineNum">    4628 </span><span class="lineNoCov">          0 :                                 }</span>
<span class="lineNum">    4629 </span><span class="lineNoCov">          0 :                                 amd64_alu_reg_reg (code, X86_XOR, AMD64_RAX, AMD64_RAX);</span>
<span class="lineNum">    4630 </span><span class="lineCov">     982049 :                         } else if ((cfg-&gt;method-&gt;wrapper_type == MONO_WRAPPER_MANAGED_TO_NATIVE) &amp;&amp; (cfg-&gt;method-&gt;klass-&gt;image != mono_defaults.corlib)) {</span>
<span class="lineNum">    4631 </span>            :                                 /* 
<span class="lineNum">    4632 </span>            :                                  * Since the unmanaged calling convention doesn't contain a 
<span class="lineNum">    4633 </span>            :                                  * 'vararg' entry, we have to treat every pinvoke call as a
<span class="lineNum">    4634 </span>            :                                  * potential vararg call.
<span class="lineNum">    4635 </span>            :                                  */
<span class="lineNum">    4636 </span>            :                                 guint32 nregs, i;
<span class="lineNum">    4637 </span><span class="lineCov">       1169 :                                 nregs = 0;</span>
<span class="lineNum">    4638 </span><span class="lineCov">      39737 :                                 for (i = 0; i &lt; AMD64_XMM_NREG; ++i)</span>
<span class="lineNum">    4639 </span><span class="lineCov">      37399 :                                         if (call-&gt;used_fregs &amp; (1 &lt;&lt; i))</span>
<span class="lineNum">    4640 </span><span class="lineCov">        120 :                                                 nregs ++;</span>
<span class="lineNum">    4641 </span><span class="lineCov">       1169 :                                 if (ins-&gt;sreg1 == AMD64_RAX) {</span>
<span class="lineNum">    4642 </span><span class="lineCov">      11690 :                                         amd64_mov_reg_reg (code, AMD64_R11, AMD64_RAX, 8);</span>
<span class="lineNum">    4643 </span><span class="lineCov">       1169 :                                         ins-&gt;sreg1 = AMD64_R11;</span>
<span class="lineNum">    4644 </span><span class="lineCov">       1169 :                                 }</span>
<span class="lineNum">    4645 </span><span class="lineCov">       1169 :                                 if (!nregs)</span>
<span class="lineNum">    4646 </span><span class="lineCov">      12287 :                                         amd64_alu_reg_reg (code, X86_XOR, AMD64_RAX, AMD64_RAX);</span>
<span class="lineNum">    4647 </span>            :                                 else
<span class="lineNum">    4648 </span><span class="lineCov">        572 :                                         amd64_mov_reg_imm (code, AMD64_RAX, nregs);</span>
<span class="lineNum">    4649 </span><span class="lineCov">       1168 :                         }</span>
<span class="lineNum">    4650 </span>            : 
<span class="lineNum">    4651 </span><span class="lineCov">    6828950 :                         amd64_call_reg (code, ins-&gt;sreg1);</span>
<span class="lineNum">    4652 </span><span class="lineCov">     743285 :                         ins-&gt;flags |= MONO_INST_GC_CALLSITE;</span>
<span class="lineNum">    4653 </span><span class="lineCov">     743285 :                         ins-&gt;backend.pc_offset = code - cfg-&gt;native_code;</span>
<span class="lineNum">    4654 </span><span class="lineCov">     743285 :                         code = emit_move_return_value (cfg, ins, code);</span>
<span class="lineNum">    4655 </span><span class="lineCov">     743285 :                         break;</span>
<span class="lineNum">    4656 </span>            :                 case OP_FCALL_MEMBASE:
<span class="lineNum">    4657 </span>            :                 case OP_RCALL_MEMBASE:
<span class="lineNum">    4658 </span>            :                 case OP_LCALL_MEMBASE:
<span class="lineNum">    4659 </span>            :                 case OP_VCALL_MEMBASE:
<span class="lineNum">    4660 </span>            :                 case OP_VCALL2_MEMBASE:
<span class="lineNum">    4661 </span>            :                 case OP_VOIDCALL_MEMBASE:
<span class="lineNum">    4662 </span>            :                 case OP_CALL_MEMBASE:
<span class="lineNum">    4663 </span><span class="lineCov">   13560791 :                         call = (MonoCallInst*)ins;</span>
<span class="lineNum">    4664 </span>            : 
<span class="lineNum">    4665 </span><span class="lineCov">  274084562 :                         amd64_call_membase (code, ins-&gt;sreg1, ins-&gt;inst_offset);</span>
<span class="lineNum">    4666 </span><span class="lineCov">   13574065 :                         ins-&gt;flags |= MONO_INST_GC_CALLSITE;</span>
<span class="lineNum">    4667 </span><span class="lineCov">   13574065 :                         ins-&gt;backend.pc_offset = code - cfg-&gt;native_code;</span>
<span class="lineNum">    4668 </span><span class="lineCov">   13574065 :                         code = emit_move_return_value (cfg, ins, code);</span>
<span class="lineNum">    4669 </span><span class="lineCov">   13574065 :                         break;</span>
<span class="lineNum">    4670 </span>            :                 case OP_DYN_CALL: {
<span class="lineNum">    4671 </span>            :                         int i;
<span class="lineNum">    4672 </span><span class="lineNoCov">          0 :                         MonoInst *var = cfg-&gt;dyn_call_var;</span>
<span class="lineNum">    4673 </span>            :                         guint8 *label;
<span class="lineNum">    4674 </span>            : 
<span class="lineNum">    4675 </span><span class="lineNoCov">          0 :                         g_assert (var-&gt;opcode == OP_REGOFFSET);</span>
<span class="lineNum">    4676 </span>            : 
<span class="lineNum">    4677 </span>            :                         /* r11 = args buffer filled by mono_arch_get_dyn_call_args () */
<span class="lineNum">    4678 </span><span class="lineNoCov">          0 :                         amd64_mov_reg_reg (code, AMD64_R11, ins-&gt;sreg1, 8);</span>
<span class="lineNum">    4679 </span>            :                         /* r10 = ftn */
<span class="lineNum">    4680 </span><span class="lineNoCov">          0 :                         amd64_mov_reg_reg (code, AMD64_R10, ins-&gt;sreg2, 8);</span>
<span class="lineNum">    4681 </span>            : 
<span class="lineNum">    4682 </span>            :                         /* Save args buffer */
<span class="lineNum">    4683 </span><span class="lineNoCov">          0 :                         amd64_mov_membase_reg (code, var-&gt;inst_basereg, var-&gt;inst_offset, AMD64_R11, 8);</span>
<span class="lineNum">    4684 </span>            : 
<span class="lineNum">    4685 </span>            :                         /* Set fp arg regs */
<span class="lineNum">    4686 </span><span class="lineNoCov">          0 :                         amd64_mov_reg_membase (code, AMD64_RAX, AMD64_R11, MONO_STRUCT_OFFSET (DynCallArgs, has_fp), sizeof (mgreg_t));</span>
<span class="lineNum">    4687 </span><span class="lineNoCov">          0 :                         amd64_test_reg_reg (code, AMD64_RAX, AMD64_RAX);</span>
<span class="lineNum">    4688 </span><span class="lineNoCov">          0 :                         label = code;</span>
<span class="lineNum">    4689 </span><span class="lineNoCov">          0 :                         amd64_branch8 (code, X86_CC_Z, -1, 1);</span>
<span class="lineNum">    4690 </span><span class="lineNoCov">          0 :                         for (i = 0; i &lt; FLOAT_PARAM_REGS; ++i)</span>
<span class="lineNum">    4691 </span><span class="lineNoCov">          0 :                                 amd64_sse_movsd_reg_membase (code, i, AMD64_R11, MONO_STRUCT_OFFSET (DynCallArgs, fregs) + (i * sizeof (double)));</span>
<span class="lineNum">    4692 </span><span class="lineNoCov">          0 :                         amd64_patch (label, code);</span>
<span class="lineNum">    4693 </span>            : 
<span class="lineNum">    4694 </span>            :                         /* Set stack args */
<span class="lineNum">    4695 </span><span class="lineNoCov">          0 :                         for (i = 0; i &lt; DYN_CALL_STACK_ARGS; ++i) {</span>
<span class="lineNum">    4696 </span><span class="lineNoCov">          0 :                                 amd64_mov_reg_membase (code, AMD64_RAX, AMD64_R11, MONO_STRUCT_OFFSET (DynCallArgs, regs) + ((PARAM_REGS + i) * sizeof(mgreg_t)), sizeof(mgreg_t));</span>
<span class="lineNum">    4697 </span><span class="lineNoCov">          0 :                                 amd64_mov_membase_reg (code, AMD64_RSP, i * sizeof (mgreg_t), AMD64_RAX, sizeof (mgreg_t));</span>
<span class="lineNum">    4698 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    4699 </span>            : 
<span class="lineNum">    4700 </span>            :                         /* Set argument registers */
<span class="lineNum">    4701 </span><span class="lineNoCov">          0 :                         for (i = 0; i &lt; PARAM_REGS; ++i)</span>
<span class="lineNum">    4702 </span><span class="lineNoCov">          0 :                                 amd64_mov_reg_membase (code, param_regs [i], AMD64_R11, i * sizeof(mgreg_t), sizeof(mgreg_t));</span>
<span class="lineNum">    4703 </span>            :                         
<span class="lineNum">    4704 </span>            :                         /* Make the call */
<span class="lineNum">    4705 </span><span class="lineNoCov">          0 :                         amd64_call_reg (code, AMD64_R10);</span>
<span class="lineNum">    4706 </span>            : 
<span class="lineNum">    4707 </span><span class="lineNoCov">          0 :                         ins-&gt;flags |= MONO_INST_GC_CALLSITE;</span>
<span class="lineNum">    4708 </span><span class="lineNoCov">          0 :                         ins-&gt;backend.pc_offset = code - cfg-&gt;native_code;</span>
<span class="lineNum">    4709 </span>            : 
<span class="lineNum">    4710 </span>            :                         /* Save result */
<span class="lineNum">    4711 </span><span class="lineNoCov">          0 :                         amd64_mov_reg_membase (code, AMD64_R11, var-&gt;inst_basereg, var-&gt;inst_offset, 8);</span>
<span class="lineNum">    4712 </span><span class="lineNoCov">          0 :                         amd64_mov_membase_reg (code, AMD64_R11, MONO_STRUCT_OFFSET (DynCallArgs, res), AMD64_RAX, 8);</span>
<span class="lineNum">    4713 </span><span class="lineNoCov">          0 :                         amd64_sse_movsd_membase_reg (code, AMD64_R11, MONO_STRUCT_OFFSET (DynCallArgs, fregs), AMD64_XMM0);</span>
<span class="lineNum">    4714 </span><span class="lineNoCov">          0 :                         amd64_sse_movsd_membase_reg (code, AMD64_R11, MONO_STRUCT_OFFSET (DynCallArgs, fregs) + sizeof (double), AMD64_XMM1);</span>
<span class="lineNum">    4715 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    4716 </span>            :                 }
<span class="lineNum">    4717 </span>            :                 case OP_AMD64_SAVE_SP_TO_LMF: {
<span class="lineNum">    4718 </span><span class="lineCov">     931507 :                         MonoInst *lmf_var = cfg-&gt;lmf_var;</span>
<span class="lineNum">    4719 </span><span class="lineCov">   19526274 :                         amd64_mov_membase_reg (code, lmf_var-&gt;inst_basereg, lmf_var-&gt;inst_offset + MONO_STRUCT_OFFSET (MonoLMF, rsp), AMD64_RSP, 8);</span>
<span class="lineNum">    4720 </span><span class="lineCov">     931607 :                         break;</span>
<span class="lineNum">    4721 </span>            :                 }
<span class="lineNum">    4722 </span>            :                 case OP_X86_PUSH:
<span class="lineNum">    4723 </span><span class="lineNoCov">          0 :                         g_assert_not_reached ();</span>
<span class="lineNum">    4724 </span><span class="lineNoCov">          0 :                         amd64_push_reg (code, ins-&gt;sreg1);</span>
<span class="lineNum">    4725 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    4726 </span>            :                 case OP_X86_PUSH_IMM:
<span class="lineNum">    4727 </span><span class="lineNoCov">          0 :                         g_assert_not_reached ();</span>
<span class="lineNum">    4728 </span><span class="lineNoCov">          0 :                         g_assert (amd64_is_imm32 (ins-&gt;inst_imm));</span>
<span class="lineNum">    4729 </span><span class="lineNoCov">          0 :                         amd64_push_imm (code, ins-&gt;inst_imm);</span>
<span class="lineNum">    4730 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    4731 </span>            :                 case OP_X86_PUSH_MEMBASE:
<span class="lineNum">    4732 </span><span class="lineNoCov">          0 :                         g_assert_not_reached ();</span>
<span class="lineNum">    4733 </span><span class="lineNoCov">          0 :                         amd64_push_membase (code, ins-&gt;inst_basereg, ins-&gt;inst_offset);</span>
<span class="lineNum">    4734 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    4735 </span>            :                 case OP_X86_PUSH_OBJ: {
<span class="lineNum">    4736 </span><span class="lineNoCov">          0 :                         int size = ALIGN_TO (ins-&gt;inst_imm, 8);</span>
<span class="lineNum">    4737 </span>            : 
<span class="lineNum">    4738 </span><span class="lineNoCov">          0 :                         g_assert_not_reached ();</span>
<span class="lineNum">    4739 </span>            : 
<span class="lineNum">    4740 </span><span class="lineNoCov">          0 :                         amd64_alu_reg_imm (code, X86_SUB, AMD64_RSP, size);</span>
<span class="lineNum">    4741 </span><span class="lineNoCov">          0 :                         amd64_push_reg (code, AMD64_RDI);</span>
<span class="lineNum">    4742 </span><span class="lineNoCov">          0 :                         amd64_push_reg (code, AMD64_RSI);</span>
<span class="lineNum">    4743 </span><span class="lineNoCov">          0 :                         amd64_push_reg (code, AMD64_RCX);</span>
<span class="lineNum">    4744 </span><span class="lineNoCov">          0 :                         if (ins-&gt;inst_offset)</span>
<span class="lineNum">    4745 </span><span class="lineNoCov">          0 :                                 amd64_lea_membase (code, AMD64_RSI, ins-&gt;inst_basereg, ins-&gt;inst_offset);</span>
<span class="lineNum">    4746 </span>            :                         else
<span class="lineNum">    4747 </span><span class="lineNoCov">          0 :                                 amd64_mov_reg_reg (code, AMD64_RSI, ins-&gt;inst_basereg, 8);</span>
<span class="lineNum">    4748 </span><span class="lineNoCov">          0 :                         amd64_lea_membase (code, AMD64_RDI, AMD64_RSP, (3 * 8));</span>
<span class="lineNum">    4749 </span><span class="lineNoCov">          0 :                         amd64_mov_reg_imm (code, AMD64_RCX, (size &gt;&gt; 3));</span>
<span class="lineNum">    4750 </span><span class="lineNoCov">          0 :                         amd64_cld (code);</span>
<span class="lineNum">    4751 </span><span class="lineNoCov">          0 :                         amd64_prefix (code, X86_REP_PREFIX);</span>
<span class="lineNum">    4752 </span><span class="lineNoCov">          0 :                         amd64_movsd (code);</span>
<span class="lineNum">    4753 </span><span class="lineNoCov">          0 :                         amd64_pop_reg (code, AMD64_RCX);</span>
<span class="lineNum">    4754 </span><span class="lineNoCov">          0 :                         amd64_pop_reg (code, AMD64_RSI);</span>
<span class="lineNum">    4755 </span><span class="lineNoCov">          0 :                         amd64_pop_reg (code, AMD64_RDI);</span>
<span class="lineNum">    4756 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    4757 </span>            :                 }
<span class="lineNum">    4758 </span>            :                 case OP_GENERIC_CLASS_INIT: {
<span class="lineNum">    4759 </span>            :                         guint8 *jump;
<span class="lineNum">    4760 </span>            : 
<span class="lineNum">    4761 </span><span class="lineCov">    1915894 :                         g_assert (ins-&gt;sreg1 == MONO_AMD64_ARG_REG1);</span>
<span class="lineNum">    4762 </span>            : 
<span class="lineNum">    4763 </span><span class="lineCov">   14059122 :                         amd64_test_membase_imm_size (code, ins-&gt;sreg1, MONO_STRUCT_OFFSET (MonoVTable, initialized), 1, 1);</span>
<span class="lineNum">    4764 </span><span class="lineCov">     639085 :                         jump = code;</span>
<span class="lineNum">    4765 </span><span class="lineCov">    3834526 :                         amd64_branch8 (code, X86_CC_NZ, -1, 1);</span>
<span class="lineNum">    4766 </span>            : 
<span class="lineNum">    4767 </span><span class="lineCov">     639025 :                         code = emit_call (cfg, code, MONO_PATCH_INFO_INTERNAL_METHOD, &quot;mono_generic_class_init&quot;, FALSE);</span>
<span class="lineNum">    4768 </span><span class="lineCov">     639025 :                         ins-&gt;flags |= MONO_INST_GC_CALLSITE;</span>
<span class="lineNum">    4769 </span><span class="lineCov">     639025 :                         ins-&gt;backend.pc_offset = code - cfg-&gt;native_code;</span>
<span class="lineNum">    4770 </span>            : 
<span class="lineNum">    4771 </span><span class="lineCov">    7670320 :                         x86_patch (jump, code);</span>
<span class="lineNum">    4772 </span><span class="lineCov">     639251 :                         break;</span>
<span class="lineNum">    4773 </span>            :                 }
<span class="lineNum">    4774 </span>            : 
<span class="lineNum">    4775 </span>            :                 case OP_X86_LEA:
<span class="lineNum">    4776 </span><span class="lineCov">   85427273 :                         amd64_lea_memindex (code, ins-&gt;dreg, ins-&gt;sreg1, ins-&gt;inst_imm, ins-&gt;sreg2, ins-&gt;backend.shift_amount);</span>
<span class="lineNum">    4777 </span><span class="lineCov">    3715538 :                         break;</span>
<span class="lineNum">    4778 </span>            :                 case OP_X86_LEA_MEMBASE:
<span class="lineNum">    4779 </span><span class="lineCov">  249044894 :                         amd64_lea_membase (code, ins-&gt;dreg, ins-&gt;sreg1, ins-&gt;inst_imm);</span>
<span class="lineNum">    4780 </span><span class="lineCov">   10897632 :                         break;</span>
<span class="lineNum">    4781 </span>            :                 case OP_X86_XCHG:
<span class="lineNum">    4782 </span><span class="lineNoCov">          0 :                         amd64_xchg_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2, 4);</span>
<span class="lineNum">    4783 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    4784 </span>            :                 case OP_LOCALLOC:
<span class="lineNum">    4785 </span>            :                         /* keep alignment */
<span class="lineNum">    4786 </span><span class="lineCov">     440744 :                         amd64_alu_reg_imm (code, X86_ADD, ins-&gt;sreg1, MONO_ARCH_FRAME_ALIGNMENT - 1);</span>
<span class="lineNum">    4787 </span><span class="lineCov">     440765 :                         amd64_alu_reg_imm (code, X86_AND, ins-&gt;sreg1, ~(MONO_ARCH_FRAME_ALIGNMENT - 1));</span>
<span class="lineNum">    4788 </span><span class="lineCov">      36726 :                         code = mono_emit_stack_alloc (cfg, code, ins);</span>
<span class="lineNum">    4789 </span><span class="lineCov">     367225 :                         amd64_mov_reg_reg (code, ins-&gt;dreg, AMD64_RSP, 8);</span>
<span class="lineNum">    4790 </span><span class="lineCov">      36725 :                         if (cfg-&gt;param_area)</span>
<span class="lineNum">    4791 </span><span class="lineCov">      83528 :                                 amd64_alu_reg_imm (code, X86_ADD, ins-&gt;dreg, cfg-&gt;param_area);</span>
<span class="lineNum">    4792 </span><span class="lineCov">      36718 :                         break;</span>
<span class="lineNum">    4793 </span>            :                 case OP_LOCALLOC_IMM: {
<span class="lineNum">    4794 </span><span class="lineNoCov">          0 :                         guint32 size = ins-&gt;inst_imm;</span>
<span class="lineNum">    4795 </span><span class="lineNoCov">          0 :                         size = (size + (MONO_ARCH_FRAME_ALIGNMENT - 1)) &amp; ~ (MONO_ARCH_FRAME_ALIGNMENT - 1);</span>
<span class="lineNum">    4796 </span>            : 
<span class="lineNum">    4797 </span><span class="lineNoCov">          0 :                         if (ins-&gt;flags &amp; MONO_INST_INIT) {</span>
<span class="lineNum">    4798 </span><span class="lineNoCov">          0 :                                 if (size &lt; 64) {</span>
<span class="lineNum">    4799 </span>            :                                         int i;
<span class="lineNum">    4800 </span>            : 
<span class="lineNum">    4801 </span><span class="lineNoCov">          0 :                                         amd64_alu_reg_imm (code, X86_SUB, AMD64_RSP, size);</span>
<span class="lineNum">    4802 </span><span class="lineNoCov">          0 :                                         amd64_alu_reg_reg (code, X86_XOR, ins-&gt;dreg, ins-&gt;dreg);</span>
<span class="lineNum">    4803 </span>            : 
<span class="lineNum">    4804 </span><span class="lineNoCov">          0 :                                         for (i = 0; i &lt; size; i += 8)</span>
<span class="lineNum">    4805 </span><span class="lineNoCov">          0 :                                                 amd64_mov_membase_reg (code, AMD64_RSP, i, ins-&gt;dreg, 8);</span>
<span class="lineNum">    4806 </span><span class="lineNoCov">          0 :                                         amd64_mov_reg_reg (code, ins-&gt;dreg, AMD64_RSP, 8);                                   </span>
<span class="lineNum">    4807 </span><span class="lineNoCov">          0 :                                 } else {</span>
<span class="lineNum">    4808 </span><span class="lineNoCov">          0 :                                         amd64_mov_reg_imm (code, ins-&gt;dreg, size);</span>
<span class="lineNum">    4809 </span><span class="lineNoCov">          0 :                                         ins-&gt;sreg1 = ins-&gt;dreg;</span>
<span class="lineNum">    4810 </span>            : 
<span class="lineNum">    4811 </span><span class="lineNoCov">          0 :                                         code = mono_emit_stack_alloc (cfg, code, ins);</span>
<span class="lineNum">    4812 </span><span class="lineNoCov">          0 :                                         amd64_mov_reg_reg (code, ins-&gt;dreg, AMD64_RSP, 8);</span>
<span class="lineNum">    4813 </span>            :                                 }
<span class="lineNum">    4814 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">    4815 </span><span class="lineNoCov">          0 :                                 amd64_alu_reg_imm (code, X86_SUB, AMD64_RSP, size);</span>
<span class="lineNum">    4816 </span><span class="lineNoCov">          0 :                                 amd64_mov_reg_reg (code, ins-&gt;dreg, AMD64_RSP, 8);</span>
<span class="lineNum">    4817 </span>            :                         }
<span class="lineNum">    4818 </span><span class="lineNoCov">          0 :                         if (cfg-&gt;param_area)</span>
<span class="lineNum">    4819 </span><span class="lineNoCov">          0 :                                 amd64_alu_reg_imm (code, X86_ADD, ins-&gt;dreg, cfg-&gt;param_area);</span>
<span class="lineNum">    4820 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    4821 </span>            :                 }
<span class="lineNum">    4822 </span>            :                 case OP_THROW: {
<span class="lineNum">    4823 </span><span class="lineCov">   27993086 :                         amd64_mov_reg_reg (code, AMD64_ARG_REG1, ins-&gt;sreg1, 8);</span>
<span class="lineNum">    4824 </span><span class="lineCov">    2799602 :                         code = emit_call (cfg, code, MONO_PATCH_INFO_INTERNAL_METHOD, </span>
<span class="lineNum">    4825 </span>            :                                              (gpointer)&quot;mono_arch_throw_exception&quot;, FALSE);
<span class="lineNum">    4826 </span><span class="lineCov">    2799602 :                         ins-&gt;flags |= MONO_INST_GC_CALLSITE;</span>
<span class="lineNum">    4827 </span><span class="lineCov">    2799602 :                         ins-&gt;backend.pc_offset = code - cfg-&gt;native_code;</span>
<span class="lineNum">    4828 </span><span class="lineCov">    2799602 :                         break;</span>
<span class="lineNum">    4829 </span>            :                 }
<span class="lineNum">    4830 </span>            :                 case OP_RETHROW: {
<span class="lineNum">    4831 </span><span class="lineCov">     312544 :                         amd64_mov_reg_reg (code, AMD64_ARG_REG1, ins-&gt;sreg1, 8);</span>
<span class="lineNum">    4832 </span><span class="lineCov">      31255 :                         code = emit_call (cfg, code, MONO_PATCH_INFO_INTERNAL_METHOD, </span>
<span class="lineNum">    4833 </span>            :                                              (gpointer)&quot;mono_arch_rethrow_exception&quot;, FALSE);
<span class="lineNum">    4834 </span><span class="lineCov">      31255 :                         ins-&gt;flags |= MONO_INST_GC_CALLSITE;</span>
<span class="lineNum">    4835 </span><span class="lineCov">      31255 :                         ins-&gt;backend.pc_offset = code - cfg-&gt;native_code;</span>
<span class="lineNum">    4836 </span><span class="lineCov">      31255 :                         break;</span>
<span class="lineNum">    4837 </span>            :                 }
<span class="lineNum">    4838 </span>            :                 case OP_CALL_HANDLER: 
<span class="lineNum">    4839 </span>            :                         /* Align stack */
<span class="lineNum">    4840 </span><span class="lineCov">   13163867 :                         amd64_alu_reg_imm (code, X86_SUB, AMD64_RSP, 8);</span>
<span class="lineNum">    4841 </span><span class="lineCov">    1097301 :                         mono_add_patch_info (cfg, code - cfg-&gt;native_code, MONO_PATCH_INFO_BB, ins-&gt;inst_target_bb);</span>
<span class="lineNum">    4842 </span><span class="lineCov">    8777401 :                         amd64_call_imm (code, 0);</span>
<span class="lineNum">    4843 </span><span class="lineCov">    1097250 :                         mono_cfg_add_try_hole (cfg, ins-&gt;inst_eh_block, code, bb);</span>
<span class="lineNum">    4844 </span>            :                         /* Restore stack alignment */
<span class="lineNum">    4845 </span><span class="lineCov">   13164623 :                         amd64_alu_reg_imm (code, X86_ADD, AMD64_RSP, 8);</span>
<span class="lineNum">    4846 </span><span class="lineCov">    1097164 :                         break;</span>
<span class="lineNum">    4847 </span>            :                 case OP_START_HANDLER: {
<span class="lineNum">    4848 </span>            :                         /* Even though we're saving RSP, use sizeof */
<span class="lineNum">    4849 </span>            :                         /* gpointer because spvar is of type IntPtr */
<span class="lineNum">    4850 </span>            :                         /* see: mono_create_spvar_for_region */
<span class="lineNum">    4851 </span><span class="lineCov">     804055 :                         MonoInst *spvar = mono_find_spvar_for_region (cfg, bb-&gt;region);</span>
<span class="lineNum">    4852 </span><span class="lineCov">   15273019 :                         amd64_mov_membase_reg (code, spvar-&gt;inst_basereg, spvar-&gt;inst_offset, AMD64_RSP, sizeof(gpointer));</span>
<span class="lineNum">    4853 </span>            : 
<span class="lineNum">    4854 </span><span class="lineCov">    1549528 :                         if ((MONO_BBLOCK_IS_IN_REGION (bb, MONO_REGION_FINALLY) ||</span>
<span class="lineNum">    4855 </span><span class="lineCov">      58945 :                                  MONO_BBLOCK_IS_IN_REGION (bb, MONO_REGION_FINALLY)) &amp;&amp;</span>
<span class="lineNum">    4856 </span><span class="lineCov">     745184 :                                 cfg-&gt;param_area) {</span>
<span class="lineNum">    4857 </span><span class="lineCov">    2456660 :                                 amd64_alu_reg_imm (code, X86_SUB, AMD64_RSP, ALIGN_TO (cfg-&gt;param_area, MONO_ARCH_FRAME_ALIGNMENT));</span>
<span class="lineNum">    4858 </span><span class="lineCov">     164243 :                         }</span>
<span class="lineNum">    4859 </span><span class="lineCov">     803581 :                         break;</span>
<span class="lineNum">    4860 </span>            :                 }
<span class="lineNum">    4861 </span>            :                 case OP_ENDFINALLY: {
<span class="lineNum">    4862 </span><span class="lineCov">     765503 :                         MonoInst *spvar = mono_find_spvar_for_region (cfg, bb-&gt;region);</span>
<span class="lineNum">    4863 </span><span class="lineCov">   18364082 :                         amd64_mov_reg_membase (code, AMD64_RSP, spvar-&gt;inst_basereg, spvar-&gt;inst_offset, sizeof(gpointer));</span>
<span class="lineNum">    4864 </span><span class="lineCov">    1531587 :                         amd64_ret (code);</span>
<span class="lineNum">    4865 </span><span class="lineCov">     765947 :                         break;</span>
<span class="lineNum">    4866 </span>            :                 }
<span class="lineNum">    4867 </span>            :                 case OP_ENDFILTER: {
<span class="lineNum">    4868 </span><span class="lineCov">      19268 :                         MonoInst *spvar = mono_find_spvar_for_region (cfg, bb-&gt;region);</span>
<span class="lineNum">    4869 </span><span class="lineCov">     464366 :                         amd64_mov_reg_membase (code, AMD64_RSP, spvar-&gt;inst_basereg, spvar-&gt;inst_offset, sizeof(gpointer));</span>
<span class="lineNum">    4870 </span>            :                         /* The local allocator will put the result into RAX */
<span class="lineNum">    4871 </span><span class="lineCov">      38777 :                         amd64_ret (code);</span>
<span class="lineNum">    4872 </span><span class="lineCov">      19378 :                         break;</span>
<span class="lineNum">    4873 </span>            :                 }
<span class="lineNum">    4874 </span>            :                 case OP_GET_EX_OBJ:
<span class="lineNum">    4875 </span><span class="lineCov">     364650 :                         if (ins-&gt;dreg != AMD64_RAX)</span>
<span class="lineNum">    4876 </span><span class="lineNoCov">          0 :                                 amd64_mov_reg_reg (code, ins-&gt;dreg, AMD64_RAX, sizeof (gpointer));</span>
<span class="lineNum">    4877 </span><span class="lineCov">     364646 :                         break;</span>
<span class="lineNum">    4878 </span>            :                 case OP_LABEL:
<span class="lineNum">    4879 </span><span class="lineNoCov">          0 :                         ins-&gt;inst_c0 = code - cfg-&gt;native_code;</span>
<span class="lineNum">    4880 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    4881 </span>            :                 case OP_BR:
<span class="lineNum">    4882 </span>            :                         //g_print (&quot;target: %p, next: %p, curr: %p, last: %p\n&quot;, ins-&gt;inst_target_bb, bb-&gt;next_bb, ins, bb-&gt;last_ins);
<span class="lineNum">    4883 </span>            :                         //if ((ins-&gt;inst_target_bb == bb-&gt;next_bb) &amp;&amp; ins == bb-&gt;last_ins)
<span class="lineNum">    4884 </span>            :                         //break;
<span class="lineNum">    4885 </span><span class="lineCov">   21574746 :                                 if (ins-&gt;inst_target_bb-&gt;native_offset) {</span>
<span class="lineNum">    4886 </span><span class="lineCov">   11618594 :                                         amd64_jump_code (code, cfg-&gt;native_code + ins-&gt;inst_target_bb-&gt;native_offset); </span>
<span class="lineNum">    4887 </span><span class="lineCov">     645358 :                                 } else {</span>
<span class="lineNum">    4888 </span><span class="lineCov">   20930403 :                                         mono_add_patch_info (cfg, offset, MONO_PATCH_INFO_BB, ins-&gt;inst_target_bb);</span>
<span class="lineNum">    4889 </span><span class="lineCov">   41557647 :                                         if ((cfg-&gt;opt &amp; MONO_OPT_BRANCH) &amp;&amp;</span>
<span class="lineNum">    4890 </span><span class="lineCov">   41237565 :                                             x86_is_imm8 (ins-&gt;inst_target_bb-&gt;max_offset - offset))</span>
<span class="lineNum">    4891 </span><span class="lineCov">   35139946 :                                                 x86_jump8 (code, 0);</span>
<span class="lineNum">    4892 </span>            :                                         else 
<span class="lineNum">    4893 </span><span class="lineCov">   55683670 :                                                 x86_jump32 (code, 0);</span>
<span class="lineNum">    4894 </span>            :                         }
<span class="lineNum">    4895 </span><span class="lineCov">   21596370 :                         break;</span>
<span class="lineNum">    4896 </span>            :                 case OP_BR_REG:
<span class="lineNum">    4897 </span><span class="lineCov">    6752274 :                         amd64_jump_reg (code, ins-&gt;sreg1);</span>
<span class="lineNum">    4898 </span><span class="lineCov">     614166 :                         break;</span>
<span class="lineNum">    4899 </span>            :                 case OP_ICNEQ:
<span class="lineNum">    4900 </span>            :                 case OP_ICGE:
<span class="lineNum">    4901 </span>            :                 case OP_ICLE:
<span class="lineNum">    4902 </span>            :                 case OP_ICGE_UN:
<span class="lineNum">    4903 </span>            :                 case OP_ICLE_UN:
<span class="lineNum">    4904 </span>            : 
<span class="lineNum">    4905 </span>            :                 case OP_CEQ:
<span class="lineNum">    4906 </span>            :                 case OP_LCEQ:
<span class="lineNum">    4907 </span>            :                 case OP_ICEQ:
<span class="lineNum">    4908 </span>            :                 case OP_CLT:
<span class="lineNum">    4909 </span>            :                 case OP_LCLT:
<span class="lineNum">    4910 </span>            :                 case OP_ICLT:
<span class="lineNum">    4911 </span>            :                 case OP_CGT:
<span class="lineNum">    4912 </span>            :                 case OP_ICGT:
<span class="lineNum">    4913 </span>            :                 case OP_LCGT:
<span class="lineNum">    4914 </span>            :                 case OP_CLT_UN:
<span class="lineNum">    4915 </span>            :                 case OP_LCLT_UN:
<span class="lineNum">    4916 </span>            :                 case OP_ICLT_UN:
<span class="lineNum">    4917 </span>            :                 case OP_CGT_UN:
<span class="lineNum">    4918 </span>            :                 case OP_LCGT_UN:
<span class="lineNum">    4919 </span>            :                 case OP_ICGT_UN:
<span class="lineNum">    4920 </span><span class="lineCov">   73594425 :                         amd64_set_reg (code, cc_table [mono_opcode_to_cond (ins-&gt;opcode)], ins-&gt;dreg, cc_signed_table [mono_opcode_to_cond (ins-&gt;opcode)]);</span>
<span class="lineNum">    4921 </span><span class="lineCov">   62147814 :                         amd64_widen_reg (code, ins-&gt;dreg, ins-&gt;dreg, FALSE, FALSE);</span>
<span class="lineNum">    4922 </span><span class="lineCov">    3885135 :                         break;</span>
<span class="lineNum">    4923 </span>            :                 case OP_COND_EXC_EQ:
<span class="lineNum">    4924 </span>            :                 case OP_COND_EXC_NE_UN:
<span class="lineNum">    4925 </span>            :                 case OP_COND_EXC_LT:
<span class="lineNum">    4926 </span>            :                 case OP_COND_EXC_LT_UN:
<span class="lineNum">    4927 </span>            :                 case OP_COND_EXC_GT:
<span class="lineNum">    4928 </span>            :                 case OP_COND_EXC_GT_UN:
<span class="lineNum">    4929 </span>            :                 case OP_COND_EXC_GE:
<span class="lineNum">    4930 </span>            :                 case OP_COND_EXC_GE_UN:
<span class="lineNum">    4931 </span>            :                 case OP_COND_EXC_LE:
<span class="lineNum">    4932 </span>            :                 case OP_COND_EXC_LE_UN:
<span class="lineNum">    4933 </span>            :                 case OP_COND_EXC_IEQ:
<span class="lineNum">    4934 </span>            :                 case OP_COND_EXC_INE_UN:
<span class="lineNum">    4935 </span>            :                 case OP_COND_EXC_ILT:
<span class="lineNum">    4936 </span>            :                 case OP_COND_EXC_ILT_UN:
<span class="lineNum">    4937 </span>            :                 case OP_COND_EXC_IGT:
<span class="lineNum">    4938 </span>            :                 case OP_COND_EXC_IGT_UN:
<span class="lineNum">    4939 </span>            :                 case OP_COND_EXC_IGE:
<span class="lineNum">    4940 </span>            :                 case OP_COND_EXC_IGE_UN:
<span class="lineNum">    4941 </span>            :                 case OP_COND_EXC_ILE:
<span class="lineNum">    4942 </span>            :                 case OP_COND_EXC_ILE_UN:
<span class="lineNum">    4943 </span><span class="lineCov">   96699394 :                         EMIT_COND_SYSTEM_EXCEPTION (cc_table [mono_opcode_to_cond (ins-&gt;opcode)], cc_signed_table [mono_opcode_to_cond (ins-&gt;opcode)], (const char *)ins-&gt;inst_p1);</span>
<span class="lineNum">    4944 </span><span class="lineCov">    9668414 :                         break;</span>
<span class="lineNum">    4945 </span>            :                 case OP_COND_EXC_OV:
<span class="lineNum">    4946 </span>            :                 case OP_COND_EXC_NO:
<span class="lineNum">    4947 </span>            :                 case OP_COND_EXC_C:
<span class="lineNum">    4948 </span>            :                 case OP_COND_EXC_NC:
<span class="lineNum">    4949 </span><span class="lineCov">      98491 :                         EMIT_COND_SYSTEM_EXCEPTION (branch_cc_table [ins-&gt;opcode - OP_COND_EXC_EQ], </span>
<span class="lineNum">    4950 </span>            :                                                     (ins-&gt;opcode &lt; OP_COND_EXC_NE_UN), (const char *)ins-&gt;inst_p1);
<span class="lineNum">    4951 </span><span class="lineCov">       8243 :                         break;</span>
<span class="lineNum">    4952 </span>            :                 case OP_COND_EXC_IOV:
<span class="lineNum">    4953 </span>            :                 case OP_COND_EXC_INO:
<span class="lineNum">    4954 </span>            :                 case OP_COND_EXC_IC:
<span class="lineNum">    4955 </span>            :                 case OP_COND_EXC_INC:
<span class="lineNum">    4956 </span><span class="lineCov">     625616 :                         EMIT_COND_SYSTEM_EXCEPTION (branch_cc_table [ins-&gt;opcode - OP_COND_EXC_IEQ], </span>
<span class="lineNum">    4957 </span>            :                                                     (ins-&gt;opcode &lt; OP_COND_EXC_INE_UN), (const char *)ins-&gt;inst_p1);
<span class="lineNum">    4958 </span><span class="lineCov">      57429 :                         break;</span>
<span class="lineNum">    4959 </span>            : 
<span class="lineNum">    4960 </span>            :                 /* floating point opcodes */
<span class="lineNum">    4961 </span>            :                 case OP_R8CONST: {
<span class="lineNum">    4962 </span><span class="lineCov">      93672 :                         double d = *(double *)ins-&gt;inst_p0;</span>
<span class="lineNum">    4963 </span>            : 
<span class="lineNum">    4964 </span><span class="lineCov">     129801 :                         if ((d == 0.0) &amp;&amp; (mono_signbit (d) == 0)) {</span>
<span class="lineNum">    4965 </span><span class="lineCov">     325161 :                                 amd64_sse_xorpd_reg_reg (code, ins-&gt;dreg, ins-&gt;dreg);</span>
<span class="lineNum">    4966 </span><span class="lineCov">      36129 :                         }</span>
<span class="lineNum">    4967 </span>            :                         else {
<span class="lineNum">    4968 </span><span class="lineCov">      57543 :                                 mono_add_patch_info (cfg, offset, MONO_PATCH_INFO_R8, ins-&gt;inst_p0);</span>
<span class="lineNum">    4969 </span><span class="lineCov">     748385 :                                 amd64_sse_movsd_reg_membase (code, ins-&gt;dreg, AMD64_RIP, 0);</span>
<span class="lineNum">    4970 </span>            :                         }
<span class="lineNum">    4971 </span><span class="lineCov">      93678 :                         break;</span>
<span class="lineNum">    4972 </span>            :                 }
<span class="lineNum">    4973 </span>            :                 case OP_R4CONST: {
<span class="lineNum">    4974 </span><span class="lineCov">     120090 :                         float f = *(float *)ins-&gt;inst_p0;</span>
<span class="lineNum">    4975 </span>            : 
<span class="lineNum">    4976 </span><span class="lineCov">     128546 :                         if ((f == 0.0) &amp;&amp; (mono_signbit (f) == 0)) {</span>
<span class="lineNum">    4977 </span><span class="lineCov">       8456 :                                 if (cfg-&gt;r4fp)</span>
<span class="lineNum">    4978 </span><span class="lineNoCov">          0 :                                         amd64_sse_xorps_reg_reg (code, ins-&gt;dreg, ins-&gt;dreg);</span>
<span class="lineNum">    4979 </span>            :                                 else
<span class="lineNum">    4980 </span><span class="lineCov">      76104 :                                         amd64_sse_xorpd_reg_reg (code, ins-&gt;dreg, ins-&gt;dreg);</span>
<span class="lineNum">    4981 </span><span class="lineCov">       8456 :                         }</span>
<span class="lineNum">    4982 </span>            :                         else {
<span class="lineNum">    4983 </span><span class="lineCov">     111632 :                                 mono_add_patch_info (cfg, offset, MONO_PATCH_INFO_R4, ins-&gt;inst_p0);</span>
<span class="lineNum">    4984 </span><span class="lineCov">    1451448 :                                 amd64_sse_movss_reg_membase (code, ins-&gt;dreg, AMD64_RIP, 0);</span>
<span class="lineNum">    4985 </span><span class="lineCov">     111633 :                                 if (!cfg-&gt;r4fp)</span>
<span class="lineNum">    4986 </span><span class="lineCov">    1116557 :                                         amd64_sse_cvtss2sd_reg_reg (code, ins-&gt;dreg, ins-&gt;dreg);</span>
<span class="lineNum">    4987 </span>            :                         }
<span class="lineNum">    4988 </span><span class="lineCov">     120090 :                         break;</span>
<span class="lineNum">    4989 </span>            :                 }
<span class="lineNum">    4990 </span>            :                 case OP_STORER8_MEMBASE_REG:
<span class="lineNum">    4991 </span><span class="lineCov">    6475584 :                         amd64_sse_movsd_membase_reg (code, ins-&gt;inst_destbasereg, ins-&gt;inst_offset, ins-&gt;sreg1);</span>
<span class="lineNum">    4992 </span><span class="lineCov">     279318 :                         break;</span>
<span class="lineNum">    4993 </span>            :                 case OP_LOADR8_MEMBASE:
<span class="lineNum">    4994 </span><span class="lineCov">    7011468 :                         amd64_sse_movsd_reg_membase (code, ins-&gt;dreg, ins-&gt;inst_basereg, ins-&gt;inst_offset);</span>
<span class="lineNum">    4995 </span><span class="lineCov">     276525 :                         break;</span>
<span class="lineNum">    4996 </span>            :                 case OP_STORER4_MEMBASE_REG:
<span class="lineNum">    4997 </span><span class="lineCov">      87812 :                         if (cfg-&gt;r4fp) {</span>
<span class="lineNum">    4998 </span><span class="lineNoCov">          0 :                                 amd64_sse_movss_membase_reg (code, ins-&gt;inst_destbasereg, ins-&gt;inst_offset, ins-&gt;sreg1);</span>
<span class="lineNum">    4999 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">    5000 </span>            :                                 /* This requires a double-&gt;single conversion */
<span class="lineNum">    5001 </span><span class="lineCov">     878327 :                                 amd64_sse_cvtsd2ss_reg_reg (code, MONO_ARCH_FP_SCRATCH_REG, ins-&gt;sreg1);</span>
<span class="lineNum">    5002 </span><span class="lineCov">    2108314 :                                 amd64_sse_movss_membase_reg (code, ins-&gt;inst_destbasereg, ins-&gt;inst_offset, MONO_ARCH_FP_SCRATCH_REG);</span>
<span class="lineNum">    5003 </span>            :                         }
<span class="lineNum">    5004 </span><span class="lineCov">      87838 :                         break;</span>
<span class="lineNum">    5005 </span>            :                 case OP_LOADR4_MEMBASE:
<span class="lineNum">    5006 </span><span class="lineCov">     165919 :                         if (cfg-&gt;r4fp) {</span>
<span class="lineNum">    5007 </span><span class="lineNoCov">          0 :                                 amd64_sse_movss_reg_membase (code, ins-&gt;dreg, ins-&gt;inst_basereg, ins-&gt;inst_offset);</span>
<span class="lineNum">    5008 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">    5009 </span><span class="lineCov">    4244815 :                                 amd64_sse_movss_reg_membase (code, ins-&gt;dreg, ins-&gt;inst_basereg, ins-&gt;inst_offset);</span>
<span class="lineNum">    5010 </span><span class="lineCov">    1493379 :                                 amd64_sse_cvtss2sd_reg_reg (code, ins-&gt;dreg, ins-&gt;dreg);</span>
<span class="lineNum">    5011 </span>            :                         }
<span class="lineNum">    5012 </span><span class="lineCov">     165925 :                         break;</span>
<span class="lineNum">    5013 </span>            :                 case OP_ICONV_TO_R4:
<span class="lineNum">    5014 </span><span class="lineCov">       8018 :                         if (cfg-&gt;r4fp) {</span>
<span class="lineNum">    5015 </span><span class="lineNoCov">          0 :                                 amd64_sse_cvtsi2ss_reg_reg_size (code, ins-&gt;dreg, ins-&gt;sreg1, 4);</span>
<span class="lineNum">    5016 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">    5017 </span><span class="lineCov">      76315 :                                 amd64_sse_cvtsi2ss_reg_reg_size (code, ins-&gt;dreg, ins-&gt;sreg1, 4);</span>
<span class="lineNum">    5018 </span><span class="lineCov">      72162 :                                 amd64_sse_cvtss2sd_reg_reg (code, ins-&gt;dreg, ins-&gt;dreg);</span>
<span class="lineNum">    5019 </span>            :                         }
<span class="lineNum">    5020 </span><span class="lineCov">       8018 :                         break;</span>
<span class="lineNum">    5021 </span>            :                 case OP_ICONV_TO_R8:
<span class="lineNum">    5022 </span><span class="lineCov">      75847 :                         amd64_sse_cvtsi2sd_reg_reg_size (code, ins-&gt;dreg, ins-&gt;sreg1, 4);</span>
<span class="lineNum">    5023 </span><span class="lineCov">       7856 :                         break;</span>
<span class="lineNum">    5024 </span>            :                 case OP_LCONV_TO_R4:
<span class="lineNum">    5025 </span><span class="lineCov">       1037 :                         if (cfg-&gt;r4fp) {</span>
<span class="lineNum">    5026 </span><span class="lineNoCov">          0 :                                 amd64_sse_cvtsi2ss_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg1);</span>
<span class="lineNum">    5027 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">    5028 </span><span class="lineCov">      10370 :                                 amd64_sse_cvtsi2ss_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg1);</span>
<span class="lineNum">    5029 </span><span class="lineCov">       9333 :                                 amd64_sse_cvtss2sd_reg_reg (code, ins-&gt;dreg, ins-&gt;dreg);</span>
<span class="lineNum">    5030 </span>            :                         }
<span class="lineNum">    5031 </span><span class="lineCov">       1037 :                         break;</span>
<span class="lineNum">    5032 </span>            :                 case OP_LCONV_TO_R8:
<span class="lineNum">    5033 </span><span class="lineCov">      28810 :                         amd64_sse_cvtsi2sd_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg1);</span>
<span class="lineNum">    5034 </span><span class="lineCov">       2881 :                         break;</span>
<span class="lineNum">    5035 </span>            :                 case OP_FCONV_TO_R4:
<span class="lineNum">    5036 </span><span class="lineCov">      12738 :                         if (cfg-&gt;r4fp) {</span>
<span class="lineNum">    5037 </span><span class="lineNoCov">          0 :                                 amd64_sse_cvtsd2ss_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg1);</span>
<span class="lineNum">    5038 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">    5039 </span><span class="lineCov">     114646 :                                 amd64_sse_cvtsd2ss_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg1);</span>
<span class="lineNum">    5040 </span><span class="lineCov">     114650 :                                 amd64_sse_cvtss2sd_reg_reg (code, ins-&gt;dreg, ins-&gt;dreg);</span>
<span class="lineNum">    5041 </span>            :                         }
<span class="lineNum">    5042 </span><span class="lineCov">      12738 :                         break;</span>
<span class="lineNum">    5043 </span>            :                 case OP_FCONV_TO_I1:
<span class="lineNum">    5044 </span><span class="lineCov">        834 :                         code = emit_float_to_int (cfg, code, ins-&gt;dreg, ins-&gt;sreg1, 1, TRUE);</span>
<span class="lineNum">    5045 </span><span class="lineCov">        834 :                         break;</span>
<span class="lineNum">    5046 </span>            :                 case OP_FCONV_TO_U1:
<span class="lineNum">    5047 </span><span class="lineCov">        935 :                         code = emit_float_to_int (cfg, code, ins-&gt;dreg, ins-&gt;sreg1, 1, FALSE);</span>
<span class="lineNum">    5048 </span><span class="lineCov">        935 :                         break;</span>
<span class="lineNum">    5049 </span>            :                 case OP_FCONV_TO_I2:
<span class="lineNum">    5050 </span><span class="lineCov">        834 :                         code = emit_float_to_int (cfg, code, ins-&gt;dreg, ins-&gt;sreg1, 2, TRUE);</span>
<span class="lineNum">    5051 </span><span class="lineCov">        834 :                         break;</span>
<span class="lineNum">    5052 </span>            :                 case OP_FCONV_TO_U2:
<span class="lineNum">    5053 </span><span class="lineCov">       1568 :                         code = emit_float_to_int (cfg, code, ins-&gt;dreg, ins-&gt;sreg1, 2, FALSE);</span>
<span class="lineNum">    5054 </span><span class="lineCov">       1568 :                         break;</span>
<span class="lineNum">    5055 </span>            :                 case OP_FCONV_TO_U4:
<span class="lineNum">    5056 </span><span class="lineNoCov">          0 :                         code = emit_float_to_int (cfg, code, ins-&gt;dreg, ins-&gt;sreg1, 4, FALSE);                    </span>
<span class="lineNum">    5057 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    5058 </span>            :                 case OP_FCONV_TO_I4:
<span class="lineNum">    5059 </span>            :                 case OP_FCONV_TO_I:
<span class="lineNum">    5060 </span><span class="lineCov">      12706 :                         code = emit_float_to_int (cfg, code, ins-&gt;dreg, ins-&gt;sreg1, 4, TRUE);</span>
<span class="lineNum">    5061 </span><span class="lineCov">      12706 :                         break;</span>
<span class="lineNum">    5062 </span>            :                 case OP_FCONV_TO_I8:
<span class="lineNum">    5063 </span><span class="lineCov">       2105 :                         code = emit_float_to_int (cfg, code, ins-&gt;dreg, ins-&gt;sreg1, 8, TRUE);</span>
<span class="lineNum">    5064 </span><span class="lineCov">       2105 :                         break;</span>
<span class="lineNum">    5065 </span>            : 
<span class="lineNum">    5066 </span>            :                 case OP_RCONV_TO_I1:
<span class="lineNum">    5067 </span><span class="lineNoCov">          0 :                         amd64_sse_cvtss2si_reg_reg_size (code, ins-&gt;dreg, ins-&gt;sreg1, 4);</span>
<span class="lineNum">    5068 </span><span class="lineNoCov">          0 :                         amd64_widen_reg (code, ins-&gt;dreg, ins-&gt;dreg, TRUE, FALSE);</span>
<span class="lineNum">    5069 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    5070 </span>            :                 case OP_RCONV_TO_U1:
<span class="lineNum">    5071 </span><span class="lineNoCov">          0 :                         amd64_sse_cvtss2si_reg_reg_size (code, ins-&gt;dreg, ins-&gt;sreg1, 4);</span>
<span class="lineNum">    5072 </span><span class="lineNoCov">          0 :                         amd64_widen_reg (code, ins-&gt;dreg, ins-&gt;dreg, FALSE, FALSE);</span>
<span class="lineNum">    5073 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    5074 </span>            :                 case OP_RCONV_TO_I2:
<span class="lineNum">    5075 </span><span class="lineNoCov">          0 :                         amd64_sse_cvtss2si_reg_reg_size (code, ins-&gt;dreg, ins-&gt;sreg1, 4);</span>
<span class="lineNum">    5076 </span><span class="lineNoCov">          0 :                         amd64_widen_reg (code, ins-&gt;dreg, ins-&gt;dreg, TRUE, TRUE);</span>
<span class="lineNum">    5077 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    5078 </span>            :                 case OP_RCONV_TO_U2:
<span class="lineNum">    5079 </span><span class="lineNoCov">          0 :                         amd64_sse_cvtss2si_reg_reg_size (code, ins-&gt;dreg, ins-&gt;sreg1, 4);</span>
<span class="lineNum">    5080 </span><span class="lineNoCov">          0 :                         amd64_widen_reg (code, ins-&gt;dreg, ins-&gt;dreg, FALSE, TRUE);</span>
<span class="lineNum">    5081 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    5082 </span>            :                 case OP_RCONV_TO_I4:
<span class="lineNum">    5083 </span><span class="lineNoCov">          0 :                         amd64_sse_cvtss2si_reg_reg_size (code, ins-&gt;dreg, ins-&gt;sreg1, 4);</span>
<span class="lineNum">    5084 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    5085 </span>            :                 case OP_RCONV_TO_U4:
<span class="lineNum">    5086 </span><span class="lineNoCov">          0 :                         amd64_sse_cvtss2si_reg_reg_size (code, ins-&gt;dreg, ins-&gt;sreg1, 4);</span>
<span class="lineNum">    5087 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    5088 </span>            :                 case OP_RCONV_TO_I8:
<span class="lineNum">    5089 </span><span class="lineNoCov">          0 :                         amd64_sse_cvtss2si_reg_reg_size (code, ins-&gt;dreg, ins-&gt;sreg1, 8);</span>
<span class="lineNum">    5090 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    5091 </span>            :                 case OP_RCONV_TO_R8:
<span class="lineNum">    5092 </span><span class="lineNoCov">          0 :                         amd64_sse_cvtss2sd_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg1);</span>
<span class="lineNum">    5093 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    5094 </span>            :                 case OP_RCONV_TO_R4:
<span class="lineNum">    5095 </span><span class="lineNoCov">          0 :                         if (ins-&gt;dreg != ins-&gt;sreg1)</span>
<span class="lineNum">    5096 </span><span class="lineNoCov">          0 :                                 amd64_sse_movss_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg1);</span>
<span class="lineNum">    5097 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    5098 </span>            : 
<span class="lineNum">    5099 </span>            :                 case OP_LCONV_TO_R_UN: { 
<span class="lineNum">    5100 </span>            :                         guint8 *br [2];
<span class="lineNum">    5101 </span>            : 
<span class="lineNum">    5102 </span>            :                         /* Based on gcc code */
<span class="lineNum">    5103 </span><span class="lineCov">      24830 :                         amd64_test_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg1);</span>
<span class="lineNum">    5104 </span><span class="lineCov">       7096 :                         br [0] = code; x86_branch8 (code, X86_CC_S, 0, TRUE);</span>
<span class="lineNum">    5105 </span>            : 
<span class="lineNum">    5106 </span>            :                         /* Positive case */
<span class="lineNum">    5107 </span><span class="lineCov">      17736 :                         amd64_sse_cvtsi2sd_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg1);</span>
<span class="lineNum">    5108 </span><span class="lineCov">       7096 :                         br [1] = code; x86_jump8 (code, 0);</span>
<span class="lineNum">    5109 </span><span class="lineCov">       1774 :                         amd64_patch (br [0], code);</span>
<span class="lineNum">    5110 </span>            : 
<span class="lineNum">    5111 </span>            :                         /* Negative case */
<span class="lineNum">    5112 </span>            :                         /* Save to the red zone */
<span class="lineNum">    5113 </span><span class="lineCov">      28380 :                         amd64_mov_membase_reg (code, AMD64_RSP, -8, AMD64_RAX, 8);</span>
<span class="lineNum">    5114 </span><span class="lineCov">      28375 :                         amd64_mov_membase_reg (code, AMD64_RSP, -16, AMD64_RCX, 8);</span>
<span class="lineNum">    5115 </span><span class="lineCov">      17737 :                         amd64_mov_reg_reg (code, AMD64_RCX, ins-&gt;sreg1, 8);</span>
<span class="lineNum">    5116 </span><span class="lineCov">      17725 :                         amd64_mov_reg_reg (code, AMD64_RAX, ins-&gt;sreg1, 8);</span>
<span class="lineNum">    5117 </span><span class="lineCov">      21260 :                         amd64_alu_reg_imm (code, X86_AND, AMD64_RCX, 1);</span>
<span class="lineNum">    5118 </span><span class="lineCov">      24811 :                         amd64_shift_reg_imm (code, X86_SHR, AMD64_RAX, 1);</span>
<span class="lineNum">    5119 </span><span class="lineCov">      21270 :                         amd64_alu_reg_imm (code, X86_OR, AMD64_RAX, AMD64_RCX);</span>
<span class="lineNum">    5120 </span><span class="lineCov">      17730 :                         amd64_sse_cvtsi2sd_reg_reg (code, ins-&gt;dreg, AMD64_RAX);</span>
<span class="lineNum">    5121 </span><span class="lineCov">      15949 :                         amd64_sse_addsd_reg_reg (code, ins-&gt;dreg, ins-&gt;dreg);</span>
<span class="lineNum">    5122 </span>            :                         /* Restore */
<span class="lineNum">    5123 </span><span class="lineCov">      35457 :                         amd64_mov_reg_membase (code, AMD64_RCX, AMD64_RSP, -16, 8);</span>
<span class="lineNum">    5124 </span><span class="lineCov">      35467 :                         amd64_mov_reg_membase (code, AMD64_RAX, AMD64_RSP, -8, 8);</span>
<span class="lineNum">    5125 </span><span class="lineCov">       1774 :                         amd64_patch (br [1], code);</span>
<span class="lineNum">    5126 </span><span class="lineCov">       1774 :                         break;</span>
<span class="lineNum">    5127 </span>            :                 }
<span class="lineNum">    5128 </span>            :                 case OP_LCONV_TO_OVF_U4:
<span class="lineNum">    5129 </span><span class="lineNoCov">          0 :                         amd64_alu_reg_imm (code, X86_CMP, ins-&gt;sreg1, 0);</span>
<span class="lineNum">    5130 </span><span class="lineNoCov">          0 :                         EMIT_COND_SYSTEM_EXCEPTION (X86_CC_LT, TRUE, &quot;OverflowException&quot;);</span>
<span class="lineNum">    5131 </span><span class="lineNoCov">          0 :                         amd64_mov_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg1, 8);</span>
<span class="lineNum">    5132 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    5133 </span>            :                 case OP_LCONV_TO_OVF_I4_UN:
<span class="lineNum">    5134 </span><span class="lineNoCov">          0 :                         amd64_alu_reg_imm (code, X86_CMP, ins-&gt;sreg1, 0x7fffffff);</span>
<span class="lineNum">    5135 </span><span class="lineNoCov">          0 :                         EMIT_COND_SYSTEM_EXCEPTION (X86_CC_GT, FALSE, &quot;OverflowException&quot;);</span>
<span class="lineNum">    5136 </span><span class="lineNoCov">          0 :                         amd64_mov_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg1, 8);</span>
<span class="lineNum">    5137 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    5138 </span>            :                 case OP_FMOVE:
<span class="lineNum">    5139 </span><span class="lineCov">      17694 :                         if (ins-&gt;dreg != ins-&gt;sreg1)</span>
<span class="lineNum">    5140 </span><span class="lineCov">      34020 :                                 amd64_sse_movsd_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg1);</span>
<span class="lineNum">    5141 </span><span class="lineCov">      17694 :                         break;</span>
<span class="lineNum">    5142 </span>            :                 case OP_RMOVE:
<span class="lineNum">    5143 </span><span class="lineNoCov">          0 :                         if (ins-&gt;dreg != ins-&gt;sreg1)</span>
<span class="lineNum">    5144 </span><span class="lineNoCov">          0 :                                 amd64_sse_movss_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg1);</span>
<span class="lineNum">    5145 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    5146 </span>            :                 case OP_MOVE_F_TO_I4:
<span class="lineNum">    5147 </span><span class="lineNoCov">          0 :                         if (cfg-&gt;r4fp) {</span>
<span class="lineNum">    5148 </span><span class="lineNoCov">          0 :                                 amd64_movd_reg_xreg_size (code, ins-&gt;dreg, ins-&gt;sreg1, 8);</span>
<span class="lineNum">    5149 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">    5150 </span><span class="lineNoCov">          0 :                                 amd64_sse_cvtsd2ss_reg_reg (code, MONO_ARCH_FP_SCRATCH_REG, ins-&gt;sreg1);</span>
<span class="lineNum">    5151 </span><span class="lineNoCov">          0 :                                 amd64_movd_reg_xreg_size (code, ins-&gt;dreg, MONO_ARCH_FP_SCRATCH_REG, 8);</span>
<span class="lineNum">    5152 </span>            :                         }
<span class="lineNum">    5153 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    5154 </span>            :                 case OP_MOVE_I4_TO_F:
<span class="lineNum">    5155 </span><span class="lineCov">      40040 :                         amd64_movd_xreg_reg_size (code, ins-&gt;dreg, ins-&gt;sreg1, 8);</span>
<span class="lineNum">    5156 </span><span class="lineCov">       4004 :                         if (!cfg-&gt;r4fp)</span>
<span class="lineNum">    5157 </span><span class="lineCov">      40040 :                                 amd64_sse_cvtss2sd_reg_reg (code, ins-&gt;dreg, ins-&gt;dreg);</span>
<span class="lineNum">    5158 </span><span class="lineCov">       4004 :                         break;</span>
<span class="lineNum">    5159 </span>            :                 case OP_MOVE_F_TO_I8:
<span class="lineNum">    5160 </span><span class="lineNoCov">          0 :                         amd64_movd_reg_xreg_size (code, ins-&gt;dreg, ins-&gt;sreg1, 8);</span>
<span class="lineNum">    5161 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    5162 </span>            :                 case OP_MOVE_I8_TO_F:
<span class="lineNum">    5163 </span><span class="lineNoCov">          0 :                         amd64_movd_xreg_reg_size (code, ins-&gt;dreg, ins-&gt;sreg1, 8);</span>
<span class="lineNum">    5164 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    5165 </span>            :                 case OP_FADD:
<span class="lineNum">    5166 </span><span class="lineCov">     170501 :                         amd64_sse_addsd_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg2);</span>
<span class="lineNum">    5167 </span><span class="lineCov">      18922 :                         break;</span>
<span class="lineNum">    5168 </span>            :                 case OP_FSUB:
<span class="lineNum">    5169 </span><span class="lineCov">     109309 :                         amd64_sse_subsd_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg2);</span>
<span class="lineNum">    5170 </span><span class="lineCov">      12120 :                         break;          </span>
<span class="lineNum">    5171 </span>            :                 case OP_FMUL:
<span class="lineNum">    5172 </span><span class="lineCov">     169685 :                         amd64_sse_mulsd_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg2);</span>
<span class="lineNum">    5173 </span><span class="lineCov">      18830 :                         break;          </span>
<span class="lineNum">    5174 </span>            :                 case OP_FDIV:
<span class="lineNum">    5175 </span><span class="lineCov">      78427 :                         amd64_sse_divsd_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg2);</span>
<span class="lineNum">    5176 </span><span class="lineCov">       8695 :                         break;          </span>
<span class="lineNum">    5177 </span>            :                 case OP_FNEG: {
<span class="lineNum">    5178 </span>            :                         static double r8_0 = -0.0;
<span class="lineNum">    5179 </span>            : 
<span class="lineNum">    5180 </span><span class="lineCov">       2268 :                         g_assert (ins-&gt;sreg1 == ins-&gt;dreg);</span>
<span class="lineNum">    5181 </span>            :                                         
<span class="lineNum">    5182 </span><span class="lineCov">        756 :                         mono_add_patch_info (cfg, offset, MONO_PATCH_INFO_R8, &amp;r8_0);</span>
<span class="lineNum">    5183 </span><span class="lineCov">       9822 :                         amd64_sse_xorpd_reg_membase (code, ins-&gt;dreg, AMD64_RIP, 0);</span>
<span class="lineNum">    5184 </span><span class="lineCov">        755 :                         break;</span>
<span class="lineNum">    5185 </span>            :                 }
<span class="lineNum">    5186 </span>            :                 case OP_SIN:
<span class="lineNum">    5187 </span><span class="lineCov">      10374 :                         EMIT_SSE2_FPFUNC (code, fsin, ins-&gt;dreg, ins-&gt;sreg1);</span>
<span class="lineNum">    5188 </span><span class="lineCov">        133 :                         break;          </span>
<span class="lineNum">    5189 </span>            :                 case OP_COS:
<span class="lineNum">    5190 </span><span class="lineCov">      10452 :                         EMIT_SSE2_FPFUNC (code, fcos, ins-&gt;dreg, ins-&gt;sreg1);</span>
<span class="lineNum">    5191 </span><span class="lineCov">        134 :                         break;          </span>
<span class="lineNum">    5192 </span>            :                 case OP_ABS: {
<span class="lineNum">    5193 </span>            :                         static guint64 d = 0x7fffffffffffffffUL;
<span class="lineNum">    5194 </span>            : 
<span class="lineNum">    5195 </span><span class="lineCov">        540 :                         g_assert (ins-&gt;sreg1 == ins-&gt;dreg);</span>
<span class="lineNum">    5196 </span>            :                                         
<span class="lineNum">    5197 </span><span class="lineCov">        180 :                         mono_add_patch_info (cfg, offset, MONO_PATCH_INFO_R8, &amp;d);</span>
<span class="lineNum">    5198 </span><span class="lineCov">       2340 :                         amd64_sse_andpd_reg_membase (code, ins-&gt;dreg, AMD64_RIP, 0);</span>
<span class="lineNum">    5199 </span><span class="lineCov">        180 :                         break;          </span>
<span class="lineNum">    5200 </span>            :                 }
<span class="lineNum">    5201 </span>            :                 case OP_SQRT:
<span class="lineNum">    5202 </span><span class="lineCov">     118358 :                         EMIT_SSE2_FPFUNC (code, fsqrt, ins-&gt;dreg, ins-&gt;sreg1);</span>
<span class="lineNum">    5203 </span><span class="lineCov">       1517 :                         break;</span>
<span class="lineNum">    5204 </span>            : 
<span class="lineNum">    5205 </span>            :                 case OP_RADD:
<span class="lineNum">    5206 </span><span class="lineNoCov">          0 :                         amd64_sse_addss_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg2);</span>
<span class="lineNum">    5207 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    5208 </span>            :                 case OP_RSUB:
<span class="lineNum">    5209 </span><span class="lineNoCov">          0 :                         amd64_sse_subss_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg2);</span>
<span class="lineNum">    5210 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    5211 </span>            :                 case OP_RMUL:
<span class="lineNum">    5212 </span><span class="lineNoCov">          0 :                         amd64_sse_mulss_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg2);</span>
<span class="lineNum">    5213 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    5214 </span>            :                 case OP_RDIV:
<span class="lineNum">    5215 </span><span class="lineNoCov">          0 :                         amd64_sse_divss_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg2);</span>
<span class="lineNum">    5216 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    5217 </span>            :                 case OP_RNEG: {
<span class="lineNum">    5218 </span>            :                         static float r4_0 = -0.0;
<span class="lineNum">    5219 </span>            : 
<span class="lineNum">    5220 </span><span class="lineNoCov">          0 :                         g_assert (ins-&gt;sreg1 == ins-&gt;dreg);</span>
<span class="lineNum">    5221 </span>            : 
<span class="lineNum">    5222 </span><span class="lineNoCov">          0 :                         mono_add_patch_info (cfg, offset, MONO_PATCH_INFO_R4, &amp;r4_0);</span>
<span class="lineNum">    5223 </span><span class="lineNoCov">          0 :                         amd64_sse_movss_reg_membase (code, MONO_ARCH_FP_SCRATCH_REG, AMD64_RIP, 0);</span>
<span class="lineNum">    5224 </span><span class="lineNoCov">          0 :                         amd64_sse_xorps_reg_reg (code, ins-&gt;dreg, MONO_ARCH_FP_SCRATCH_REG);</span>
<span class="lineNum">    5225 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    5226 </span>            :                 }
<span class="lineNum">    5227 </span>            : 
<span class="lineNum">    5228 </span>            :                 case OP_IMIN:
<span class="lineNum">    5229 </span><span class="lineCov">     197788 :                         g_assert (cfg-&gt;opt &amp; MONO_OPT_CMOV);</span>
<span class="lineNum">    5230 </span><span class="lineCov">     197966 :                         g_assert (ins-&gt;dreg == ins-&gt;sreg1);</span>
<span class="lineNum">    5231 </span><span class="lineCov">     627752 :                         amd64_alu_reg_reg_size (code, X86_CMP, ins-&gt;sreg1, ins-&gt;sreg2, 4);</span>
<span class="lineNum">    5232 </span><span class="lineCov">     891761 :                         amd64_cmov_reg_size (code, X86_CC_GT, TRUE, ins-&gt;dreg, ins-&gt;sreg2, 4);</span>
<span class="lineNum">    5233 </span><span class="lineCov">      66011 :                         break;</span>
<span class="lineNum">    5234 </span>            :                 case OP_IMIN_UN:
<span class="lineNum">    5235 </span><span class="lineCov">        528 :                         g_assert (cfg-&gt;opt &amp; MONO_OPT_CMOV);</span>
<span class="lineNum">    5236 </span><span class="lineCov">        528 :                         g_assert (ins-&gt;dreg == ins-&gt;sreg1);</span>
<span class="lineNum">    5237 </span><span class="lineCov">       1737 :                         amd64_alu_reg_reg_size (code, X86_CMP, ins-&gt;sreg1, ins-&gt;sreg2, 4);</span>
<span class="lineNum">    5238 </span><span class="lineCov">       2441 :                         amd64_cmov_reg_size (code, X86_CC_GT, FALSE, ins-&gt;dreg, ins-&gt;sreg2, 4);</span>
<span class="lineNum">    5239 </span><span class="lineCov">        176 :                         break;</span>
<span class="lineNum">    5240 </span>            :                 case OP_IMAX:
<span class="lineNum">    5241 </span><span class="lineCov">     235822 :                         g_assert (cfg-&gt;opt &amp; MONO_OPT_CMOV);</span>
<span class="lineNum">    5242 </span><span class="lineCov">     236236 :                         g_assert (ins-&gt;dreg == ins-&gt;sreg1);</span>
<span class="lineNum">    5243 </span><span class="lineCov">     764685 :                         amd64_alu_reg_reg_size (code, X86_CMP, ins-&gt;sreg1, ins-&gt;sreg2, 4);</span>
<span class="lineNum">    5244 </span><span class="lineCov">    1079927 :                         amd64_cmov_reg_size (code, X86_CC_LT, TRUE, ins-&gt;dreg, ins-&gt;sreg2, 4);</span>
<span class="lineNum">    5245 </span><span class="lineCov">      78768 :                         break;</span>
<span class="lineNum">    5246 </span>            :                 case OP_IMAX_UN:
<span class="lineNum">    5247 </span><span class="lineCov">        102 :                         g_assert (cfg-&gt;opt &amp; MONO_OPT_CMOV);</span>
<span class="lineNum">    5248 </span><span class="lineCov">        102 :                         g_assert (ins-&gt;dreg == ins-&gt;sreg1);</span>
<span class="lineNum">    5249 </span><span class="lineCov">        320 :                         amd64_alu_reg_reg_size (code, X86_CMP, ins-&gt;sreg1, ins-&gt;sreg2, 4);</span>
<span class="lineNum">    5250 </span><span class="lineCov">        456 :                         amd64_cmov_reg_size (code, X86_CC_LT, FALSE, ins-&gt;dreg, ins-&gt;sreg2, 4);</span>
<span class="lineNum">    5251 </span><span class="lineCov">         34 :                         break;</span>
<span class="lineNum">    5252 </span>            :                 case OP_LMIN:
<span class="lineNum">    5253 </span><span class="lineCov">         78 :                         g_assert (cfg-&gt;opt &amp; MONO_OPT_CMOV);</span>
<span class="lineNum">    5254 </span><span class="lineCov">         78 :                         g_assert (ins-&gt;dreg == ins-&gt;sreg1);</span>
<span class="lineNum">    5255 </span><span class="lineCov">        260 :                         amd64_alu_reg_reg (code, X86_CMP, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    5256 </span><span class="lineCov">        364 :                         amd64_cmov_reg (code, X86_CC_GT, TRUE, ins-&gt;dreg, ins-&gt;sreg2);</span>
<span class="lineNum">    5257 </span><span class="lineCov">         26 :                         break;</span>
<span class="lineNum">    5258 </span>            :                 case OP_LMIN_UN:
<span class="lineNum">    5259 </span><span class="lineCov">         96 :                         g_assert (cfg-&gt;opt &amp; MONO_OPT_CMOV);</span>
<span class="lineNum">    5260 </span><span class="lineCov">         96 :                         g_assert (ins-&gt;dreg == ins-&gt;sreg1);</span>
<span class="lineNum">    5261 </span><span class="lineCov">        320 :                         amd64_alu_reg_reg (code, X86_CMP, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    5262 </span><span class="lineCov">        448 :                         amd64_cmov_reg (code, X86_CC_GT, FALSE, ins-&gt;dreg, ins-&gt;sreg2);</span>
<span class="lineNum">    5263 </span><span class="lineCov">         32 :                         break;</span>
<span class="lineNum">    5264 </span>            :                 case OP_LMAX:
<span class="lineNum">    5265 </span><span class="lineCov">         75 :                         g_assert (cfg-&gt;opt &amp; MONO_OPT_CMOV);</span>
<span class="lineNum">    5266 </span><span class="lineCov">         75 :                         g_assert (ins-&gt;dreg == ins-&gt;sreg1);</span>
<span class="lineNum">    5267 </span><span class="lineCov">        250 :                         amd64_alu_reg_reg (code, X86_CMP, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    5268 </span><span class="lineCov">        350 :                         amd64_cmov_reg (code, X86_CC_LT, TRUE, ins-&gt;dreg, ins-&gt;sreg2);</span>
<span class="lineNum">    5269 </span><span class="lineCov">         25 :                         break;</span>
<span class="lineNum">    5270 </span>            :                 case OP_LMAX_UN:
<span class="lineNum">    5271 </span><span class="lineCov">         96 :                         g_assert (cfg-&gt;opt &amp; MONO_OPT_CMOV);</span>
<span class="lineNum">    5272 </span><span class="lineCov">         96 :                         g_assert (ins-&gt;dreg == ins-&gt;sreg1);</span>
<span class="lineNum">    5273 </span><span class="lineCov">        320 :                         amd64_alu_reg_reg (code, X86_CMP, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    5274 </span><span class="lineCov">        448 :                         amd64_cmov_reg (code, X86_CC_LT, FALSE, ins-&gt;dreg, ins-&gt;sreg2);</span>
<span class="lineNum">    5275 </span><span class="lineCov">         32 :                         break;  </span>
<span class="lineNum">    5276 </span>            :                 case OP_X86_FPOP:
<span class="lineNum">    5277 </span><span class="lineNoCov">          0 :                         break;          </span>
<span class="lineNum">    5278 </span>            :                 case OP_FCOMPARE:
<span class="lineNum">    5279 </span>            :                         /* 
<span class="lineNum">    5280 </span>            :                          * The two arguments are swapped because the fbranch instructions
<span class="lineNum">    5281 </span>            :                          * depend on this for the non-sse case to work.
<span class="lineNum">    5282 </span>            :                          */
<span class="lineNum">    5283 </span><span class="lineCov">     333260 :                         amd64_sse_comisd_reg_reg (code, ins-&gt;sreg2, ins-&gt;sreg1);</span>
<span class="lineNum">    5284 </span><span class="lineCov">      37029 :                         break;</span>
<span class="lineNum">    5285 </span>            :                 case OP_RCOMPARE:
<span class="lineNum">    5286 </span>            :                         /*
<span class="lineNum">    5287 </span>            :                          * FIXME: Get rid of this.
<span class="lineNum">    5288 </span>            :                          * The two arguments are swapped because the fbranch instructions
<span class="lineNum">    5289 </span>            :                          * depend on this for the non-sse case to work.
<span class="lineNum">    5290 </span>            :                          */
<span class="lineNum">    5291 </span><span class="lineNoCov">          0 :                         amd64_sse_comiss_reg_reg (code, ins-&gt;sreg2, ins-&gt;sreg1);</span>
<span class="lineNum">    5292 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    5293 </span>            :                 case OP_FCNEQ:
<span class="lineNum">    5294 </span>            :                 case OP_FCEQ: {
<span class="lineNum">    5295 </span>            :                         /* zeroing the register at the start results in 
<span class="lineNum">    5296 </span>            :                          * shorter and faster code (we can also remove the widening op)
<span class="lineNum">    5297 </span>            :                          */
<span class="lineNum">    5298 </span>            :                         guchar *unordered_check;
<span class="lineNum">    5299 </span>            : 
<span class="lineNum">    5300 </span><span class="lineCov">     331390 :                         amd64_alu_reg_reg (code, X86_XOR, ins-&gt;dreg, ins-&gt;dreg);</span>
<span class="lineNum">    5301 </span><span class="lineCov">     298251 :                         amd64_sse_comisd_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    5302 </span><span class="lineCov">      33139 :                         unordered_check = code;</span>
<span class="lineNum">    5303 </span><span class="lineCov">     132556 :                         x86_branch8 (code, X86_CC_P, 0, FALSE);</span>
<span class="lineNum">    5304 </span>            : 
<span class="lineNum">    5305 </span><span class="lineCov">      33139 :                         if (ins-&gt;opcode == OP_FCEQ) {</span>
<span class="lineNum">    5306 </span><span class="lineCov">     563361 :                                 amd64_set_reg (code, X86_CC_EQ, ins-&gt;dreg, FALSE);</span>
<span class="lineNum">    5307 </span><span class="lineCov">      33139 :                                 amd64_patch (unordered_check, code);</span>
<span class="lineNum">    5308 </span><span class="lineCov">      33139 :                         } else {</span>
<span class="lineNum">    5309 </span>            :                                 guchar *jump_to_end;
<span class="lineNum">    5310 </span><span class="lineNoCov">          0 :                                 amd64_set_reg (code, X86_CC_NE, ins-&gt;dreg, FALSE);</span>
<span class="lineNum">    5311 </span><span class="lineNoCov">          0 :                                 jump_to_end = code;</span>
<span class="lineNum">    5312 </span><span class="lineNoCov">          0 :                                 x86_jump8 (code, 0);</span>
<span class="lineNum">    5313 </span><span class="lineNoCov">          0 :                                 amd64_patch (unordered_check, code);</span>
<span class="lineNum">    5314 </span><span class="lineNoCov">          0 :                                 amd64_inc_reg (code, ins-&gt;dreg);</span>
<span class="lineNum">    5315 </span><span class="lineNoCov">          0 :                                 amd64_patch (jump_to_end, code);</span>
<span class="lineNum">    5316 </span>            :                         }
<span class="lineNum">    5317 </span><span class="lineCov">      33139 :                         break;</span>
<span class="lineNum">    5318 </span>            :                 }
<span class="lineNum">    5319 </span>            :                 case OP_FCLT:
<span class="lineNum">    5320 </span>            :                 case OP_FCLT_UN: {
<span class="lineNum">    5321 </span>            :                         /* zeroing the register at the start results in 
<span class="lineNum">    5322 </span>            :                          * shorter and faster code (we can also remove the widening op)
<span class="lineNum">    5323 </span>            :                          */
<span class="lineNum">    5324 </span><span class="lineCov">      61230 :                         amd64_alu_reg_reg (code, X86_XOR, ins-&gt;dreg, ins-&gt;dreg);</span>
<span class="lineNum">    5325 </span><span class="lineCov">      55107 :                         amd64_sse_comisd_reg_reg (code, ins-&gt;sreg2, ins-&gt;sreg1);</span>
<span class="lineNum">    5326 </span><span class="lineCov">       6123 :                         if (ins-&gt;opcode == OP_FCLT_UN) {</span>
<span class="lineNum">    5327 </span><span class="lineCov">       2343 :                                 guchar *unordered_check = code;</span>
<span class="lineNum">    5328 </span>            :                                 guchar *jump_to_end;
<span class="lineNum">    5329 </span><span class="lineCov">       9372 :                                 x86_branch8 (code, X86_CC_P, 0, FALSE);</span>
<span class="lineNum">    5330 </span><span class="lineCov">      39831 :                                 amd64_set_reg (code, X86_CC_GT, ins-&gt;dreg, FALSE);</span>
<span class="lineNum">    5331 </span><span class="lineCov">       2343 :                                 jump_to_end = code;</span>
<span class="lineNum">    5332 </span><span class="lineCov">       9372 :                                 x86_jump8 (code, 0);</span>
<span class="lineNum">    5333 </span><span class="lineCov">       2343 :                                 amd64_patch (unordered_check, code);</span>
<span class="lineNum">    5334 </span><span class="lineCov">      23430 :                                 amd64_inc_reg (code, ins-&gt;dreg);</span>
<span class="lineNum">    5335 </span><span class="lineCov">       2343 :                                 amd64_patch (jump_to_end, code);</span>
<span class="lineNum">    5336 </span><span class="lineCov">       2343 :                         } else {</span>
<span class="lineNum">    5337 </span><span class="lineCov">      64255 :                                 amd64_set_reg (code, X86_CC_GT, ins-&gt;dreg, FALSE);</span>
<span class="lineNum">    5338 </span>            :                         }
<span class="lineNum">    5339 </span><span class="lineCov">       6123 :                         break;</span>
<span class="lineNum">    5340 </span>            :                 }
<span class="lineNum">    5341 </span>            :                 case OP_FCLE: {
<span class="lineNum">    5342 </span>            :                         guchar *unordered_check;
<span class="lineNum">    5343 </span><span class="lineNoCov">          0 :                         amd64_alu_reg_reg (code, X86_XOR, ins-&gt;dreg, ins-&gt;dreg);</span>
<span class="lineNum">    5344 </span><span class="lineNoCov">          0 :                         amd64_sse_comisd_reg_reg (code, ins-&gt;sreg2, ins-&gt;sreg1);</span>
<span class="lineNum">    5345 </span><span class="lineNoCov">          0 :                         unordered_check = code;</span>
<span class="lineNum">    5346 </span><span class="lineNoCov">          0 :                         x86_branch8 (code, X86_CC_P, 0, FALSE);</span>
<span class="lineNum">    5347 </span><span class="lineNoCov">          0 :                         amd64_set_reg (code, X86_CC_NB, ins-&gt;dreg, FALSE);</span>
<span class="lineNum">    5348 </span><span class="lineNoCov">          0 :                         amd64_patch (unordered_check, code);</span>
<span class="lineNum">    5349 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    5350 </span>            :                 }
<span class="lineNum">    5351 </span>            :                 case OP_FCGT:
<span class="lineNum">    5352 </span>            :                 case OP_FCGT_UN: {
<span class="lineNum">    5353 </span>            :                         /* zeroing the register at the start results in 
<span class="lineNum">    5354 </span>            :                          * shorter and faster code (we can also remove the widening op)
<span class="lineNum">    5355 </span>            :                          */
<span class="lineNum">    5356 </span>            :                         guchar *unordered_check;
<span class="lineNum">    5357 </span>            : 
<span class="lineNum">    5358 </span><span class="lineCov">      58234 :                         amd64_alu_reg_reg (code, X86_XOR, ins-&gt;dreg, ins-&gt;dreg);</span>
<span class="lineNum">    5359 </span><span class="lineCov">      52416 :                         amd64_sse_comisd_reg_reg (code, ins-&gt;sreg2, ins-&gt;sreg1);</span>
<span class="lineNum">    5360 </span><span class="lineCov">       5824 :                         if (ins-&gt;opcode == OP_FCGT) {</span>
<span class="lineNum">    5361 </span><span class="lineCov">       3471 :                                 unordered_check = code;</span>
<span class="lineNum">    5362 </span><span class="lineCov">      13884 :                                 x86_branch8 (code, X86_CC_P, 0, FALSE);</span>
<span class="lineNum">    5363 </span><span class="lineCov">      58877 :                                 amd64_set_reg (code, X86_CC_LT, ins-&gt;dreg, FALSE);</span>
<span class="lineNum">    5364 </span><span class="lineCov">       3471 :                                 amd64_patch (unordered_check, code);</span>
<span class="lineNum">    5365 </span><span class="lineCov">       3471 :                         } else {</span>
<span class="lineNum">    5366 </span><span class="lineCov">      40001 :                                 amd64_set_reg (code, X86_CC_LT, ins-&gt;dreg, FALSE);</span>
<span class="lineNum">    5367 </span>            :                         }
<span class="lineNum">    5368 </span><span class="lineCov">       5823 :                         break;</span>
<span class="lineNum">    5369 </span>            :                 }
<span class="lineNum">    5370 </span>            :                 case OP_FCGE: {
<span class="lineNum">    5371 </span>            :                         guchar *unordered_check;
<span class="lineNum">    5372 </span><span class="lineNoCov">          0 :                         amd64_alu_reg_reg (code, X86_XOR, ins-&gt;dreg, ins-&gt;dreg);</span>
<span class="lineNum">    5373 </span><span class="lineNoCov">          0 :                         amd64_sse_comisd_reg_reg (code, ins-&gt;sreg2, ins-&gt;sreg1);</span>
<span class="lineNum">    5374 </span><span class="lineNoCov">          0 :                         unordered_check = code;</span>
<span class="lineNum">    5375 </span><span class="lineNoCov">          0 :                         x86_branch8 (code, X86_CC_P, 0, FALSE);</span>
<span class="lineNum">    5376 </span><span class="lineNoCov">          0 :                         amd64_set_reg (code, X86_CC_NA, ins-&gt;dreg, FALSE);</span>
<span class="lineNum">    5377 </span><span class="lineNoCov">          0 :                         amd64_patch (unordered_check, code);</span>
<span class="lineNum">    5378 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    5379 </span>            :                 }
<span class="lineNum">    5380 </span>            : 
<span class="lineNum">    5381 </span>            :                 case OP_RCEQ:
<span class="lineNum">    5382 </span>            :                 case OP_RCGT:
<span class="lineNum">    5383 </span>            :                 case OP_RCLT:
<span class="lineNum">    5384 </span>            :                 case OP_RCLT_UN:
<span class="lineNum">    5385 </span>            :                 case OP_RCGT_UN: {
<span class="lineNum">    5386 </span>            :                         int x86_cond;
<span class="lineNum">    5387 </span><span class="lineNoCov">          0 :                         gboolean unordered = FALSE;</span>
<span class="lineNum">    5388 </span>            : 
<span class="lineNum">    5389 </span><span class="lineNoCov">          0 :                         amd64_alu_reg_reg (code, X86_XOR, ins-&gt;dreg, ins-&gt;dreg);</span>
<span class="lineNum">    5390 </span><span class="lineNoCov">          0 :                         amd64_sse_comiss_reg_reg (code, ins-&gt;sreg2, ins-&gt;sreg1);</span>
<span class="lineNum">    5391 </span>            : 
<span class="lineNum">    5392 </span><span class="lineNoCov">          0 :                         switch (ins-&gt;opcode) {</span>
<span class="lineNum">    5393 </span>            :                         case OP_RCEQ:
<span class="lineNum">    5394 </span><span class="lineNoCov">          0 :                                 x86_cond = X86_CC_EQ;</span>
<span class="lineNum">    5395 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    5396 </span>            :                         case OP_RCGT:
<span class="lineNum">    5397 </span><span class="lineNoCov">          0 :                                 x86_cond = X86_CC_LT;</span>
<span class="lineNum">    5398 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    5399 </span>            :                         case OP_RCLT:
<span class="lineNum">    5400 </span><span class="lineNoCov">          0 :                                 x86_cond = X86_CC_GT;</span>
<span class="lineNum">    5401 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    5402 </span>            :                         case OP_RCLT_UN:
<span class="lineNum">    5403 </span><span class="lineNoCov">          0 :                                 x86_cond = X86_CC_GT;</span>
<span class="lineNum">    5404 </span><span class="lineNoCov">          0 :                                 unordered = TRUE;</span>
<span class="lineNum">    5405 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    5406 </span>            :                         case OP_RCGT_UN:
<span class="lineNum">    5407 </span><span class="lineNoCov">          0 :                                 x86_cond = X86_CC_LT;</span>
<span class="lineNum">    5408 </span><span class="lineNoCov">          0 :                                 unordered = TRUE;</span>
<span class="lineNum">    5409 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    5410 </span>            :                         default:
<span class="lineNum">    5411 </span><span class="lineNoCov">          0 :                                 g_assert_not_reached ();</span>
<span class="lineNum">    5412 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    5413 </span>            :                         }
<span class="lineNum">    5414 </span>            : 
<span class="lineNum">    5415 </span><span class="lineNoCov">          0 :                         if (unordered) {</span>
<span class="lineNum">    5416 </span>            :                                 guchar *unordered_check;
<span class="lineNum">    5417 </span>            :                                 guchar *jump_to_end;
<span class="lineNum">    5418 </span>            : 
<span class="lineNum">    5419 </span><span class="lineNoCov">          0 :                                 unordered_check = code;</span>
<span class="lineNum">    5420 </span><span class="lineNoCov">          0 :                                 x86_branch8 (code, X86_CC_P, 0, FALSE);</span>
<span class="lineNum">    5421 </span><span class="lineNoCov">          0 :                                 amd64_set_reg (code, x86_cond, ins-&gt;dreg, FALSE);</span>
<span class="lineNum">    5422 </span><span class="lineNoCov">          0 :                                 jump_to_end = code;</span>
<span class="lineNum">    5423 </span><span class="lineNoCov">          0 :                                 x86_jump8 (code, 0);</span>
<span class="lineNum">    5424 </span><span class="lineNoCov">          0 :                                 amd64_patch (unordered_check, code);</span>
<span class="lineNum">    5425 </span><span class="lineNoCov">          0 :                                 amd64_inc_reg (code, ins-&gt;dreg);</span>
<span class="lineNum">    5426 </span><span class="lineNoCov">          0 :                                 amd64_patch (jump_to_end, code);</span>
<span class="lineNum">    5427 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">    5428 </span><span class="lineNoCov">          0 :                                 amd64_set_reg (code, x86_cond, ins-&gt;dreg, FALSE);</span>
<span class="lineNum">    5429 </span>            :                         }
<span class="lineNum">    5430 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    5431 </span>            :                 }
<span class="lineNum">    5432 </span>            :                 case OP_FCLT_MEMBASE:
<span class="lineNum">    5433 </span>            :                 case OP_FCGT_MEMBASE:
<span class="lineNum">    5434 </span>            :                 case OP_FCLT_UN_MEMBASE:
<span class="lineNum">    5435 </span>            :                 case OP_FCGT_UN_MEMBASE:
<span class="lineNum">    5436 </span>            :                 case OP_FCEQ_MEMBASE: {
<span class="lineNum">    5437 </span>            :                         guchar *unordered_check, *jump_to_end;
<span class="lineNum">    5438 </span>            :                         int x86_cond;
<span class="lineNum">    5439 </span>            : 
<span class="lineNum">    5440 </span><span class="lineNoCov">          0 :                         amd64_alu_reg_reg (code, X86_XOR, ins-&gt;dreg, ins-&gt;dreg);</span>
<span class="lineNum">    5441 </span><span class="lineNoCov">          0 :                         amd64_sse_comisd_reg_membase (code, ins-&gt;sreg1, ins-&gt;sreg2, ins-&gt;inst_offset);</span>
<span class="lineNum">    5442 </span>            : 
<span class="lineNum">    5443 </span><span class="lineNoCov">          0 :                         switch (ins-&gt;opcode) {</span>
<span class="lineNum">    5444 </span>            :                         case OP_FCEQ_MEMBASE:
<span class="lineNum">    5445 </span><span class="lineNoCov">          0 :                                 x86_cond = X86_CC_EQ;</span>
<span class="lineNum">    5446 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    5447 </span>            :                         case OP_FCLT_MEMBASE:
<span class="lineNum">    5448 </span>            :                         case OP_FCLT_UN_MEMBASE:
<span class="lineNum">    5449 </span><span class="lineNoCov">          0 :                                 x86_cond = X86_CC_LT;</span>
<span class="lineNum">    5450 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    5451 </span>            :                         case OP_FCGT_MEMBASE:
<span class="lineNum">    5452 </span>            :                         case OP_FCGT_UN_MEMBASE:
<span class="lineNum">    5453 </span><span class="lineNoCov">          0 :                                 x86_cond = X86_CC_GT;</span>
<span class="lineNum">    5454 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    5455 </span>            :                         default:
<span class="lineNum">    5456 </span><span class="lineNoCov">          0 :                                 g_assert_not_reached ();</span>
<span class="lineNum">    5457 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    5458 </span>            : 
<span class="lineNum">    5459 </span><span class="lineNoCov">          0 :                         unordered_check = code;</span>
<span class="lineNum">    5460 </span><span class="lineNoCov">          0 :                         x86_branch8 (code, X86_CC_P, 0, FALSE);</span>
<span class="lineNum">    5461 </span><span class="lineNoCov">          0 :                         amd64_set_reg (code, x86_cond, ins-&gt;dreg, FALSE);</span>
<span class="lineNum">    5462 </span>            : 
<span class="lineNum">    5463 </span><span class="lineNoCov">          0 :                         switch (ins-&gt;opcode) {</span>
<span class="lineNum">    5464 </span>            :                         case OP_FCEQ_MEMBASE:
<span class="lineNum">    5465 </span>            :                         case OP_FCLT_MEMBASE:
<span class="lineNum">    5466 </span>            :                         case OP_FCGT_MEMBASE:
<span class="lineNum">    5467 </span><span class="lineNoCov">          0 :                                 amd64_patch (unordered_check, code);</span>
<span class="lineNum">    5468 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    5469 </span>            :                         case OP_FCLT_UN_MEMBASE:
<span class="lineNum">    5470 </span>            :                         case OP_FCGT_UN_MEMBASE:
<span class="lineNum">    5471 </span><span class="lineNoCov">          0 :                                 jump_to_end = code;</span>
<span class="lineNum">    5472 </span><span class="lineNoCov">          0 :                                 x86_jump8 (code, 0);</span>
<span class="lineNum">    5473 </span><span class="lineNoCov">          0 :                                 amd64_patch (unordered_check, code);</span>
<span class="lineNum">    5474 </span><span class="lineNoCov">          0 :                                 amd64_inc_reg (code, ins-&gt;dreg);</span>
<span class="lineNum">    5475 </span><span class="lineNoCov">          0 :                                 amd64_patch (jump_to_end, code);</span>
<span class="lineNum">    5476 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    5477 </span>            :                         default:
<span class="lineNum">    5478 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    5479 </span>            :                         }
<span class="lineNum">    5480 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    5481 </span>            :                 }
<span class="lineNum">    5482 </span>            :                 case OP_FBEQ: {
<span class="lineNum">    5483 </span><span class="lineCov">       6083 :                         guchar *jump = code;</span>
<span class="lineNum">    5484 </span><span class="lineCov">      24332 :                         x86_branch8 (code, X86_CC_P, 0, TRUE);</span>
<span class="lineNum">    5485 </span><span class="lineCov">      45035 :                         EMIT_COND_BRANCH (ins, X86_CC_EQ, FALSE);</span>
<span class="lineNum">    5486 </span><span class="lineCov">       6083 :                         amd64_patch (jump, code);</span>
<span class="lineNum">    5487 </span><span class="lineCov">       6083 :                         break;</span>
<span class="lineNum">    5488 </span>            :                 }
<span class="lineNum">    5489 </span>            :                 case OP_FBNE_UN:
<span class="lineNum">    5490 </span>            :                         /* Branch if C013 != 100 */
<span class="lineNum">    5491 </span>            :                         /* branch if !ZF or (PF|CF) */
<span class="lineNum">    5492 </span><span class="lineCov">     107836 :                         EMIT_COND_BRANCH (ins, X86_CC_NE, FALSE);</span>
<span class="lineNum">    5493 </span><span class="lineCov">     107836 :                         EMIT_COND_BRANCH (ins, X86_CC_P, FALSE);</span>
<span class="lineNum">    5494 </span><span class="lineCov">     107836 :                         EMIT_COND_BRANCH (ins, X86_CC_B, FALSE);</span>
<span class="lineNum">    5495 </span><span class="lineCov">      14604 :                         break;</span>
<span class="lineNum">    5496 </span>            :                 case OP_FBLT:
<span class="lineNum">    5497 </span><span class="lineCov">      23545 :                         EMIT_COND_BRANCH (ins, X86_CC_GT, FALSE);</span>
<span class="lineNum">    5498 </span><span class="lineCov">       3154 :                         break;</span>
<span class="lineNum">    5499 </span>            :                 case OP_FBLT_UN:
<span class="lineNum">    5500 </span><span class="lineCov">      24011 :                         EMIT_COND_BRANCH (ins, X86_CC_P, FALSE);</span>
<span class="lineNum">    5501 </span><span class="lineCov">      24010 :                         EMIT_COND_BRANCH (ins, X86_CC_GT, FALSE);</span>
<span class="lineNum">    5502 </span><span class="lineCov">       2676 :                         break;</span>
<span class="lineNum">    5503 </span>            :                 case OP_FBGT:
<span class="lineNum">    5504 </span>            :                 case OP_FBGT_UN:
<span class="lineNum">    5505 </span><span class="lineCov">       4261 :                         if (ins-&gt;opcode == OP_FBGT) {</span>
<span class="lineNum">    5506 </span>            :                                 guchar *br1;
<span class="lineNum">    5507 </span>            : 
<span class="lineNum">    5508 </span>            :                                 /* skip branch if C1=1 */
<span class="lineNum">    5509 </span><span class="lineCov">       4207 :                                 br1 = code;</span>
<span class="lineNum">    5510 </span><span class="lineCov">      16828 :                                 x86_branch8 (code, X86_CC_P, 0, FALSE);</span>
<span class="lineNum">    5511 </span>            :                                 /* branch if (C0 | C3) = 1 */
<span class="lineNum">    5512 </span><span class="lineCov">      32993 :                                 EMIT_COND_BRANCH (ins, X86_CC_LT, FALSE);</span>
<span class="lineNum">    5513 </span><span class="lineCov">       4207 :                                 amd64_patch (br1, code);</span>
<span class="lineNum">    5514 </span><span class="lineCov">       4207 :                                 break;</span>
<span class="lineNum">    5515 </span>            :                         } else {
<span class="lineNum">    5516 </span><span class="lineCov">        476 :                                 EMIT_COND_BRANCH (ins, X86_CC_LT, FALSE);</span>
<span class="lineNum">    5517 </span>            :                         }
<span class="lineNum">    5518 </span><span class="lineCov">         54 :                         break;</span>
<span class="lineNum">    5519 </span>            :                 case OP_FBGE: {
<span class="lineNum">    5520 </span>            :                         /* Branch if C013 == 100 or 001 */
<span class="lineNum">    5521 </span>            :                         guchar *br1;
<span class="lineNum">    5522 </span>            : 
<span class="lineNum">    5523 </span>            :                         /* skip branch if C1=1 */
<span class="lineNum">    5524 </span><span class="lineCov">        462 :                         br1 = code;</span>
<span class="lineNum">    5525 </span><span class="lineCov">       1848 :                         x86_branch8 (code, X86_CC_P, 0, FALSE);</span>
<span class="lineNum">    5526 </span>            :                         /* branch if (C0 | C3) = 1 */
<span class="lineNum">    5527 </span><span class="lineCov">       3706 :                         EMIT_COND_BRANCH (ins, X86_CC_BE, FALSE);</span>
<span class="lineNum">    5528 </span><span class="lineCov">        462 :                         amd64_patch (br1, code);</span>
<span class="lineNum">    5529 </span><span class="lineCov">        462 :                         break;</span>
<span class="lineNum">    5530 </span>            :                 }
<span class="lineNum">    5531 </span>            :                 case OP_FBGE_UN:
<span class="lineNum">    5532 </span>            :                         /* Branch if C013 == 000 */
<span class="lineNum">    5533 </span><span class="lineCov">      11680 :                         EMIT_COND_BRANCH (ins, X86_CC_LE, FALSE);</span>
<span class="lineNum">    5534 </span><span class="lineCov">       1368 :                         break;</span>
<span class="lineNum">    5535 </span>            :                 case OP_FBLE: {
<span class="lineNum">    5536 </span>            :                         /* Branch if C013=000 or 100 */
<span class="lineNum">    5537 </span>            :                         guchar *br1;
<span class="lineNum">    5538 </span>            : 
<span class="lineNum">    5539 </span>            :                         /* skip branch if C1=1 */
<span class="lineNum">    5540 </span><span class="lineCov">       2419 :                         br1 = code;</span>
<span class="lineNum">    5541 </span><span class="lineCov">       9676 :                         x86_branch8 (code, X86_CC_P, 0, FALSE);</span>
<span class="lineNum">    5542 </span>            :                         /* branch if C0=0 */
<span class="lineNum">    5543 </span><span class="lineCov">      18963 :                         EMIT_COND_BRANCH (ins, X86_CC_NB, FALSE);</span>
<span class="lineNum">    5544 </span><span class="lineCov">       2420 :                         amd64_patch (br1, code);</span>
<span class="lineNum">    5545 </span><span class="lineCov">       2420 :                         break;</span>
<span class="lineNum">    5546 </span>            :                 }
<span class="lineNum">    5547 </span>            :                 case OP_FBLE_UN:
<span class="lineNum">    5548 </span>            :                         /* Branch if C013 != 001 */
<span class="lineNum">    5549 </span><span class="lineCov">      16136 :                         EMIT_COND_BRANCH (ins, X86_CC_P, FALSE);</span>
<span class="lineNum">    5550 </span><span class="lineCov">      16136 :                         EMIT_COND_BRANCH (ins, X86_CC_GE, FALSE);</span>
<span class="lineNum">    5551 </span><span class="lineCov">       2000 :                         break;</span>
<span class="lineNum">    5552 </span>            :                 case OP_CKFINITE:
<span class="lineNum">    5553 </span>            :                         /* Transfer value to the fp stack */
<span class="lineNum">    5554 </span><span class="lineCov">       1272 :                         amd64_alu_reg_imm (code, X86_SUB, AMD64_RSP, 16);</span>
<span class="lineNum">    5555 </span><span class="lineCov">       1590 :                         amd64_movsd_membase_reg (code, AMD64_RSP, 0, ins-&gt;sreg1);</span>
<span class="lineNum">    5556 </span><span class="lineCov">       1590 :                         amd64_fld_membase (code, AMD64_RSP, 0, TRUE);</span>
<span class="lineNum">    5557 </span>            : 
<span class="lineNum">    5558 </span><span class="lineCov">        530 :                         amd64_push_reg (code, AMD64_RAX);</span>
<span class="lineNum">    5559 </span><span class="lineCov">        636 :                         amd64_fxam (code);</span>
<span class="lineNum">    5560 </span><span class="lineCov">        954 :                         amd64_fnstsw (code);</span>
<span class="lineNum">    5561 </span><span class="lineCov">        848 :                         amd64_alu_reg_imm (code, X86_AND, AMD64_RAX, 0x4100);</span>
<span class="lineNum">    5562 </span><span class="lineCov">        848 :                         amd64_alu_reg_imm (code, X86_CMP, AMD64_RAX, X86_FP_C0);</span>
<span class="lineNum">    5563 </span><span class="lineCov">        530 :                         amd64_pop_reg (code, AMD64_RAX);</span>
<span class="lineNum">    5564 </span><span class="lineCov">        954 :                         amd64_fstp (code, 0);</span>
<span class="lineNum">    5565 </span><span class="lineCov">        920 :                         EMIT_COND_SYSTEM_EXCEPTION (X86_CC_EQ, FALSE, &quot;OverflowException&quot;);</span>
<span class="lineNum">    5566 </span><span class="lineCov">       1272 :                         amd64_alu_reg_imm (code, X86_ADD, AMD64_RSP, 16);</span>
<span class="lineNum">    5567 </span><span class="lineCov">        106 :                         break;</span>
<span class="lineNum">    5568 </span>            :                 case OP_TLS_GET: {
<span class="lineNum">    5569 </span><span class="lineCov">     347544 :                         code = mono_amd64_emit_tls_get (code, ins-&gt;dreg, ins-&gt;inst_offset);</span>
<span class="lineNum">    5570 </span><span class="lineCov">     347544 :                         break;</span>
<span class="lineNum">    5571 </span>            :                 }
<span class="lineNum">    5572 </span>            :                 case OP_TLS_SET: {
<span class="lineNum">    5573 </span><span class="lineCov">     561744 :                         code = mono_amd64_emit_tls_set (code, ins-&gt;sreg1, ins-&gt;inst_offset);</span>
<span class="lineNum">    5574 </span><span class="lineCov">     561744 :                         break;</span>
<span class="lineNum">    5575 </span>            :                 }
<span class="lineNum">    5576 </span>            :                 case OP_MEMORY_BARRIER: {
<span class="lineNum">    5577 </span><span class="lineCov">     214360 :                         if (ins-&gt;backend.memory_barrier_kind == MONO_MEMORY_BARRIER_SEQ)</span>
<span class="lineNum">    5578 </span><span class="lineCov">       5260 :                                 x86_mfence (code);</span>
<span class="lineNum">    5579 </span><span class="lineCov">     214372 :                         break;</span>
<span class="lineNum">    5580 </span>            :                 }
<span class="lineNum">    5581 </span>            :                 case OP_ATOMIC_ADD_I4:
<span class="lineNum">    5582 </span>            :                 case OP_ATOMIC_ADD_I8: {
<span class="lineNum">    5583 </span><span class="lineCov">      18919 :                         int dreg = ins-&gt;dreg;</span>
<span class="lineNum">    5584 </span><span class="lineCov">      18919 :                         guint32 size = (ins-&gt;opcode == OP_ATOMIC_ADD_I4) ? 4 : 8;</span>
<span class="lineNum">    5585 </span>            : 
<span class="lineNum">    5586 </span><span class="lineCov">      35881 :                         if ((dreg == ins-&gt;sreg2) || (dreg == ins-&gt;inst_basereg))</span>
<span class="lineNum">    5587 </span><span class="lineCov">      15791 :                                 dreg = AMD64_R11;</span>
<span class="lineNum">    5588 </span>            : 
<span class="lineNum">    5589 </span><span class="lineCov">     246635 :                         amd64_mov_reg_reg (code, dreg, ins-&gt;sreg2, size);</span>
<span class="lineNum">    5590 </span><span class="lineCov">      75927 :                         amd64_prefix (code, X86_LOCK_PREFIX);</span>
<span class="lineNum">    5591 </span><span class="lineCov">     398352 :                         amd64_xadd_membase_reg (code, ins-&gt;inst_basereg, ins-&gt;inst_offset, dreg, size);</span>
<span class="lineNum">    5592 </span>            :                         /* dreg contains the old value, add with sreg2 value */
<span class="lineNum">    5593 </span><span class="lineCov">     189773 :                         amd64_alu_reg_reg_size (code, X86_ADD, dreg, ins-&gt;sreg2, size);</span>
<span class="lineNum">    5594 </span>            :                         
<span class="lineNum">    5595 </span><span class="lineCov">      18954 :                         if (ins-&gt;dreg != dreg)</span>
<span class="lineNum">    5596 </span><span class="lineCov">     220807 :                                 amd64_mov_reg_reg (code, ins-&gt;dreg, dreg, size);</span>
<span class="lineNum">    5597 </span>            : 
<span class="lineNum">    5598 </span><span class="lineCov">      18989 :                         break;</span>
<span class="lineNum">    5599 </span>            :                 }
<span class="lineNum">    5600 </span>            :                 case OP_ATOMIC_EXCHANGE_I4:
<span class="lineNum">    5601 </span>            :                 case OP_ATOMIC_EXCHANGE_I8: {
<span class="lineNum">    5602 </span><span class="lineCov">      11047 :                         guint32 size = ins-&gt;opcode == OP_ATOMIC_EXCHANGE_I4 ? 4 : 8;</span>
<span class="lineNum">    5603 </span>            : 
<span class="lineNum">    5604 </span>            :                         /* LOCK prefix is implied. */
<span class="lineNum">    5605 </span><span class="lineCov">     143917 :                         amd64_mov_reg_reg (code, GP_SCRATCH_REG, ins-&gt;sreg2, size);</span>
<span class="lineNum">    5606 </span><span class="lineCov">     254829 :                         amd64_xchg_membase_reg_size (code, ins-&gt;sreg1, ins-&gt;inst_offset, GP_SCRATCH_REG, size);</span>
<span class="lineNum">    5607 </span><span class="lineCov">     143862 :                         amd64_mov_reg_reg (code, ins-&gt;dreg, GP_SCRATCH_REG, size);</span>
<span class="lineNum">    5608 </span><span class="lineCov">      11098 :                         break;</span>
<span class="lineNum">    5609 </span>            :                 }
<span class="lineNum">    5610 </span>            :                 case OP_ATOMIC_CAS_I4:
<span class="lineNum">    5611 </span>            :                 case OP_ATOMIC_CAS_I8: {
<span class="lineNum">    5612 </span>            :                         guint32 size;
<span class="lineNum">    5613 </span>            : 
<span class="lineNum">    5614 </span><span class="lineCov">     177918 :                         if (ins-&gt;opcode == OP_ATOMIC_CAS_I8)</span>
<span class="lineNum">    5615 </span><span class="lineCov">     159084 :                                 size = 8;</span>
<span class="lineNum">    5616 </span>            :                         else
<span class="lineNum">    5617 </span><span class="lineCov">      19011 :                                 size = 4;</span>
<span class="lineNum">    5618 </span>            : 
<span class="lineNum">    5619 </span>            :                         /* 
<span class="lineNum">    5620 </span>            :                          * See http://msdn.microsoft.com/en-us/magazine/cc302329.aspx for
<span class="lineNum">    5621 </span>            :                          * an explanation of how this works.
<span class="lineNum">    5622 </span>            :                          */
<span class="lineNum">    5623 </span><span class="lineCov">     534712 :                         g_assert (ins-&gt;sreg3 == AMD64_RAX);</span>
<span class="lineNum">    5624 </span><span class="lineCov">     535105 :                         g_assert (ins-&gt;sreg1 != AMD64_RAX);</span>
<span class="lineNum">    5625 </span><span class="lineCov">     535247 :                         g_assert (ins-&gt;sreg1 != ins-&gt;sreg2);</span>
<span class="lineNum">    5626 </span>            : 
<span class="lineNum">    5627 </span><span class="lineCov">     713654 :                         amd64_prefix (code, X86_LOCK_PREFIX);</span>
<span class="lineNum">    5628 </span><span class="lineCov">    3399673 :                         amd64_cmpxchg_membase_reg_size (code, ins-&gt;sreg1, ins-&gt;inst_offset, ins-&gt;sreg2, size);</span>
<span class="lineNum">    5629 </span>            : 
<span class="lineNum">    5630 </span><span class="lineCov">     178257 :                         if (ins-&gt;dreg != AMD64_RAX)</span>
<span class="lineNum">    5631 </span><span class="lineNoCov">          0 :                                 amd64_mov_reg_reg (code, ins-&gt;dreg, AMD64_RAX, size);</span>
<span class="lineNum">    5632 </span><span class="lineCov">     177953 :                         break;</span>
<span class="lineNum">    5633 </span>            :                 }
<span class="lineNum">    5634 </span>            :                 case OP_ATOMIC_LOAD_I1: {
<span class="lineNum">    5635 </span><span class="lineNoCov">          0 :                         amd64_widen_membase (code, ins-&gt;dreg, ins-&gt;inst_basereg, ins-&gt;inst_offset, TRUE, FALSE);</span>
<span class="lineNum">    5636 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    5637 </span>            :                 }
<span class="lineNum">    5638 </span>            :                 case OP_ATOMIC_LOAD_U1: {
<span class="lineNum">    5639 </span><span class="lineCov">      24046 :                         amd64_widen_membase (code, ins-&gt;dreg, ins-&gt;inst_basereg, ins-&gt;inst_offset, FALSE, FALSE);</span>
<span class="lineNum">    5640 </span><span class="lineCov">       1046 :                         break;</span>
<span class="lineNum">    5641 </span>            :                 }
<span class="lineNum">    5642 </span>            :                 case OP_ATOMIC_LOAD_I2: {
<span class="lineNum">    5643 </span><span class="lineNoCov">          0 :                         amd64_widen_membase (code, ins-&gt;dreg, ins-&gt;inst_basereg, ins-&gt;inst_offset, TRUE, TRUE);</span>
<span class="lineNum">    5644 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    5645 </span>            :                 }
<span class="lineNum">    5646 </span>            :                 case OP_ATOMIC_LOAD_U2: {
<span class="lineNum">    5647 </span><span class="lineNoCov">          0 :                         amd64_widen_membase (code, ins-&gt;dreg, ins-&gt;inst_basereg, ins-&gt;inst_offset, FALSE, TRUE);</span>
<span class="lineNum">    5648 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    5649 </span>            :                 }
<span class="lineNum">    5650 </span>            :                 case OP_ATOMIC_LOAD_I4: {
<span class="lineNum">    5651 </span><span class="lineCov">      30219 :                         amd64_movsxd_reg_membase (code, ins-&gt;dreg, ins-&gt;inst_basereg, ins-&gt;inst_offset);</span>
<span class="lineNum">    5652 </span><span class="lineCov">       1589 :                         break;</span>
<span class="lineNum">    5653 </span>            :                 }
<span class="lineNum">    5654 </span>            :                 case OP_ATOMIC_LOAD_U4:
<span class="lineNum">    5655 </span>            :                 case OP_ATOMIC_LOAD_I8:
<span class="lineNum">    5656 </span>            :                 case OP_ATOMIC_LOAD_U8: {
<span class="lineNum">    5657 </span><span class="lineCov">     669870 :                         amd64_mov_reg_membase (code, ins-&gt;dreg, ins-&gt;inst_basereg, ins-&gt;inst_offset, ins-&gt;opcode == OP_ATOMIC_LOAD_U4 ? 4 : 8);</span>
<span class="lineNum">    5658 </span><span class="lineCov">      27694 :                         break;</span>
<span class="lineNum">    5659 </span>            :                 }
<span class="lineNum">    5660 </span>            :                 case OP_ATOMIC_LOAD_R4: {
<span class="lineNum">    5661 </span><span class="lineNoCov">          0 :                         amd64_sse_movss_reg_membase (code, ins-&gt;dreg, ins-&gt;inst_basereg, ins-&gt;inst_offset);</span>
<span class="lineNum">    5662 </span><span class="lineNoCov">          0 :                         amd64_sse_cvtss2sd_reg_reg (code, ins-&gt;dreg, ins-&gt;dreg);</span>
<span class="lineNum">    5663 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    5664 </span>            :                 }
<span class="lineNum">    5665 </span>            :                 case OP_ATOMIC_LOAD_R8: {
<span class="lineNum">    5666 </span><span class="lineNoCov">          0 :                         amd64_sse_movsd_reg_membase (code, ins-&gt;dreg, ins-&gt;inst_basereg, ins-&gt;inst_offset);</span>
<span class="lineNum">    5667 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    5668 </span>            :                 }
<span class="lineNum">    5669 </span>            :                 case OP_ATOMIC_STORE_I1:
<span class="lineNum">    5670 </span>            :                 case OP_ATOMIC_STORE_U1:
<span class="lineNum">    5671 </span>            :                 case OP_ATOMIC_STORE_I2:
<span class="lineNum">    5672 </span>            :                 case OP_ATOMIC_STORE_U2:
<span class="lineNum">    5673 </span>            :                 case OP_ATOMIC_STORE_I4:
<span class="lineNum">    5674 </span>            :                 case OP_ATOMIC_STORE_U4:
<span class="lineNum">    5675 </span>            :                 case OP_ATOMIC_STORE_I8:
<span class="lineNum">    5676 </span>            :                 case OP_ATOMIC_STORE_U8: {
<span class="lineNum">    5677 </span>            :                         int size;
<span class="lineNum">    5678 </span>            : 
<span class="lineNum">    5679 </span><span class="lineCov">     117690 :                         switch (ins-&gt;opcode) {</span>
<span class="lineNum">    5680 </span>            :                         case OP_ATOMIC_STORE_I1:
<span class="lineNum">    5681 </span>            :                         case OP_ATOMIC_STORE_U1:
<span class="lineNum">    5682 </span><span class="lineCov">          1 :                                 size = 1;</span>
<span class="lineNum">    5683 </span><span class="lineCov">          1 :                                 break;</span>
<span class="lineNum">    5684 </span>            :                         case OP_ATOMIC_STORE_I2:
<span class="lineNum">    5685 </span>            :                         case OP_ATOMIC_STORE_U2:
<span class="lineNum">    5686 </span><span class="lineNoCov">          0 :                                 size = 2;</span>
<span class="lineNum">    5687 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    5688 </span>            :                         case OP_ATOMIC_STORE_I4:
<span class="lineNum">    5689 </span>            :                         case OP_ATOMIC_STORE_U4:
<span class="lineNum">    5690 </span><span class="lineCov">      26416 :                                 size = 4;</span>
<span class="lineNum">    5691 </span><span class="lineCov">      26416 :                                 break;</span>
<span class="lineNum">    5692 </span>            :                         case OP_ATOMIC_STORE_I8:
<span class="lineNum">    5693 </span>            :                         case OP_ATOMIC_STORE_U8:
<span class="lineNum">    5694 </span><span class="lineCov">      32641 :                                 size = 8;</span>
<span class="lineNum">    5695 </span><span class="lineCov">      32641 :                                 break;</span>
<span class="lineNum">    5696 </span>            :                         }
<span class="lineNum">    5697 </span>            : 
<span class="lineNum">    5698 </span><span class="lineCov">    1063812 :                         amd64_mov_membase_reg (code, ins-&gt;inst_destbasereg, ins-&gt;inst_offset, ins-&gt;sreg1, size);</span>
<span class="lineNum">    5699 </span>            : 
<span class="lineNum">    5700 </span><span class="lineCov">      59087 :                         if (ins-&gt;backend.memory_barrier_kind == MONO_MEMORY_BARRIER_SEQ)</span>
<span class="lineNum">    5701 </span><span class="lineNoCov">          0 :                                 x86_mfence (code);</span>
<span class="lineNum">    5702 </span><span class="lineCov">      59083 :                         break;</span>
<span class="lineNum">    5703 </span>            :                 }
<span class="lineNum">    5704 </span>            :                 case OP_ATOMIC_STORE_R4: {
<span class="lineNum">    5705 </span><span class="lineNoCov">          0 :                         amd64_sse_cvtsd2ss_reg_reg (code, MONO_ARCH_FP_SCRATCH_REG, ins-&gt;sreg1);</span>
<span class="lineNum">    5706 </span><span class="lineNoCov">          0 :                         amd64_sse_movss_membase_reg (code, ins-&gt;inst_destbasereg, ins-&gt;inst_offset, MONO_ARCH_FP_SCRATCH_REG);</span>
<span class="lineNum">    5707 </span>            : 
<span class="lineNum">    5708 </span><span class="lineNoCov">          0 :                         if (ins-&gt;backend.memory_barrier_kind == MONO_MEMORY_BARRIER_SEQ)</span>
<span class="lineNum">    5709 </span><span class="lineNoCov">          0 :                                 x86_mfence (code);</span>
<span class="lineNum">    5710 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    5711 </span>            :                 }
<span class="lineNum">    5712 </span>            :                 case OP_ATOMIC_STORE_R8: {
<span class="lineNum">    5713 </span><span class="lineNoCov">          0 :                         x86_nop (code);</span>
<span class="lineNum">    5714 </span><span class="lineNoCov">          0 :                         x86_nop (code);</span>
<span class="lineNum">    5715 </span><span class="lineNoCov">          0 :                         amd64_sse_movsd_membase_reg (code, ins-&gt;inst_destbasereg, ins-&gt;inst_offset, ins-&gt;sreg1);</span>
<span class="lineNum">    5716 </span><span class="lineNoCov">          0 :                         x86_nop (code);</span>
<span class="lineNum">    5717 </span><span class="lineNoCov">          0 :                         x86_nop (code);</span>
<span class="lineNum">    5718 </span>            : 
<span class="lineNum">    5719 </span><span class="lineNoCov">          0 :                         if (ins-&gt;backend.memory_barrier_kind == MONO_MEMORY_BARRIER_SEQ)</span>
<span class="lineNum">    5720 </span><span class="lineNoCov">          0 :                                 x86_mfence (code);</span>
<span class="lineNum">    5721 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    5722 </span>            :                 }
<span class="lineNum">    5723 </span>            :                 case OP_CARD_TABLE_WBARRIER: {
<span class="lineNum">    5724 </span><span class="lineCov">    8091902 :                         int ptr = ins-&gt;sreg1;</span>
<span class="lineNum">    5725 </span><span class="lineCov">    8091902 :                         int value = ins-&gt;sreg2;</span>
<span class="lineNum">    5726 </span><span class="lineCov">    8091902 :                         guchar *br = 0;</span>
<span class="lineNum">    5727 </span>            :                         int nursery_shift, card_table_shift;
<span class="lineNum">    5728 </span>            :                         gpointer card_table_mask;
<span class="lineNum">    5729 </span>            :                         size_t nursery_size;
<span class="lineNum">    5730 </span>            : 
<span class="lineNum">    5731 </span><span class="lineCov">    8091902 :                         gpointer card_table = mono_gc_get_card_table (&amp;card_table_shift, &amp;card_table_mask);</span>
<span class="lineNum">    5732 </span><span class="lineCov">    8091902 :                         guint64 nursery_start = (guint64)mono_gc_get_nursery (&amp;nursery_shift, &amp;nursery_size);</span>
<span class="lineNum">    5733 </span><span class="lineCov">    8091902 :                         guint64 shifted_nursery_start = nursery_start &gt;&gt; nursery_shift;</span>
<span class="lineNum">    5734 </span>            : 
<span class="lineNum">    5735 </span>            :                         /*If either point to the stack we can simply avoid the WB. This happens due to
<span class="lineNum">    5736 </span>            :                          * optimizations revealing a stack store that was not visible when op_cardtable was emited.
<span class="lineNum">    5737 </span>            :                          */
<span class="lineNum">    5738 </span><span class="lineCov">   16187077 :                         if (ins-&gt;sreg1 == AMD64_RSP || ins-&gt;sreg2 == AMD64_RSP)</span>
<span class="lineNum">    5739 </span><span class="lineCov">        110 :                                 continue;</span>
<span class="lineNum">    5740 </span>            : 
<span class="lineNum">    5741 </span>            :                         /*
<span class="lineNum">    5742 </span>            :                          * We need one register we can clobber, we choose EDX and make sreg1
<span class="lineNum">    5743 </span>            :                          * fixed EAX to work around limitations in the local register allocator.
<span class="lineNum">    5744 </span>            :                          * sreg2 might get allocated to EDX, but that is not a problem since
<span class="lineNum">    5745 </span>            :                          * we use it before clobbering EDX.
<span class="lineNum">    5746 </span>            :                          */
<span class="lineNum">    5747 </span><span class="lineCov">   24286129 :                         g_assert (ins-&gt;sreg1 == AMD64_RAX);</span>
<span class="lineNum">    5748 </span>            : 
<span class="lineNum">    5749 </span>            :                         /*
<span class="lineNum">    5750 </span>            :                          * This is the code we produce:
<span class="lineNum">    5751 </span>            :                          *
<span class="lineNum">    5752 </span>            :                          *   edx = value
<span class="lineNum">    5753 </span>            :                          *   edx &gt;&gt;= nursery_shift
<span class="lineNum">    5754 </span>            :                          *   cmp edx, (nursery_start &gt;&gt; nursery_shift)
<span class="lineNum">    5755 </span>            :                          *   jne done
<span class="lineNum">    5756 </span>            :                          *   edx = ptr
<span class="lineNum">    5757 </span>            :                          *   edx &gt;&gt;= card_table_shift
<span class="lineNum">    5758 </span>            :                          *   edx += cardtable
<span class="lineNum">    5759 </span>            :                          *   [edx] = 1
<span class="lineNum">    5760 </span>            :                          * done:
<span class="lineNum">    5761 </span>            :                          */
<span class="lineNum">    5762 </span>            : 
<span class="lineNum">    5763 </span><span class="lineCov">    8092021 :                         if (mono_gc_card_table_nursery_check ()) {</span>
<span class="lineNum">    5764 </span><span class="lineNoCov">          0 :                                 if (value != AMD64_RDX)</span>
<span class="lineNum">    5765 </span><span class="lineNoCov">          0 :                                         amd64_mov_reg_reg (code, AMD64_RDX, value, 8);</span>
<span class="lineNum">    5766 </span><span class="lineNoCov">          0 :                                 amd64_shift_reg_imm (code, X86_SHR, AMD64_RDX, nursery_shift);</span>
<span class="lineNum">    5767 </span><span class="lineNoCov">          0 :                                 if (shifted_nursery_start &gt;&gt; 31) {</span>
<span class="lineNum">    5768 </span>            :                                         /*
<span class="lineNum">    5769 </span>            :                                          * The value we need to compare against is 64 bits, so we need
<span class="lineNum">    5770 </span>            :                                          * another spare register.  We use RBX, which we save and
<span class="lineNum">    5771 </span>            :                                          * restore.
<span class="lineNum">    5772 </span>            :                                          */
<span class="lineNum">    5773 </span><span class="lineNoCov">          0 :                                         amd64_mov_membase_reg (code, AMD64_RSP, -8, AMD64_RBX, 8);</span>
<span class="lineNum">    5774 </span><span class="lineNoCov">          0 :                                         amd64_mov_reg_imm (code, AMD64_RBX, shifted_nursery_start);</span>
<span class="lineNum">    5775 </span><span class="lineNoCov">          0 :                                         amd64_alu_reg_reg (code, X86_CMP, AMD64_RDX, AMD64_RBX);</span>
<span class="lineNum">    5776 </span><span class="lineNoCov">          0 :                                         amd64_mov_reg_membase (code, AMD64_RBX, AMD64_RSP, -8, 8);</span>
<span class="lineNum">    5777 </span><span class="lineNoCov">          0 :                                 } else {</span>
<span class="lineNum">    5778 </span><span class="lineNoCov">          0 :                                         amd64_alu_reg_imm (code, X86_CMP, AMD64_RDX, shifted_nursery_start);</span>
<span class="lineNum">    5779 </span>            :                                 }
<span class="lineNum">    5780 </span><span class="lineNoCov">          0 :                                 br = code; x86_branch8 (code, X86_CC_NE, -1, FALSE);</span>
<span class="lineNum">    5781 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    5782 </span><span class="lineCov">   80937012 :                         amd64_mov_reg_reg (code, AMD64_RDX, ptr, 8);</span>
<span class="lineNum">    5783 </span><span class="lineCov">  137654901 :                         amd64_shift_reg_imm (code, X86_SHR, AMD64_RDX, card_table_shift);</span>
<span class="lineNum">    5784 </span><span class="lineCov">    8098414 :                         if (card_table_mask)</span>
<span class="lineNum">    5785 </span><span class="lineCov">  121473098 :                                 amd64_alu_reg_imm (code, X86_AND, AMD64_RDX, (guint32)(guint64)card_table_mask);</span>
<span class="lineNum">    5786 </span>            : 
<span class="lineNum">    5787 </span><span class="lineCov">    8098918 :                         mono_add_patch_info (cfg, code - cfg-&gt;native_code, MONO_PATCH_INFO_GC_CARD_TABLE_ADDR, card_table);</span>
<span class="lineNum">    5788 </span><span class="lineCov">   97168789 :                         amd64_alu_reg_membase (code, X86_ADD, AMD64_RDX, AMD64_RIP, 0);</span>
<span class="lineNum">    5789 </span>            : 
<span class="lineNum">    5790 </span><span class="lineCov">  105279255 :                         amd64_mov_membase_imm (code, AMD64_RDX, 0, 1, 1);</span>
<span class="lineNum">    5791 </span>            : 
<span class="lineNum">    5792 </span><span class="lineCov">    8098608 :                         if (mono_gc_card_table_nursery_check ())</span>
<span class="lineNum">    5793 </span><span class="lineNoCov">          0 :                                 x86_patch (br, code);</span>
<span class="lineNum">    5794 </span><span class="lineCov">    8090087 :                         break;</span>
<span class="lineNum">    5795 </span>            :                 }
<span class="lineNum">    5796 </span>            : #ifdef MONO_ARCH_SIMD_INTRINSICS
<span class="lineNum">    5797 </span>            :                 /* TODO: Some of these IR opcodes are marked as no clobber when they indeed do. */
<span class="lineNum">    5798 </span>            :                 case OP_ADDPS:
<span class="lineNum">    5799 </span><span class="lineCov">       6124 :                         amd64_sse_addps_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    5800 </span><span class="lineCov">        652 :                         break;</span>
<span class="lineNum">    5801 </span>            :                 case OP_DIVPS:
<span class="lineNum">    5802 </span><span class="lineCov">        288 :                         amd64_sse_divps_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    5803 </span><span class="lineCov">         32 :                         break;</span>
<span class="lineNum">    5804 </span>            :                 case OP_MULPS:
<span class="lineNum">    5805 </span><span class="lineCov">       1868 :                         amd64_sse_mulps_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    5806 </span><span class="lineCov">        204 :                         break;</span>
<span class="lineNum">    5807 </span>            :                 case OP_SUBPS:
<span class="lineNum">    5808 </span><span class="lineCov">       4640 :                         amd64_sse_subps_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    5809 </span><span class="lineCov">        496 :                         break;</span>
<span class="lineNum">    5810 </span>            :                 case OP_MAXPS:
<span class="lineNum">    5811 </span><span class="lineCov">        252 :                         amd64_sse_maxps_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    5812 </span><span class="lineCov">         28 :                         break;</span>
<span class="lineNum">    5813 </span>            :                 case OP_MINPS:
<span class="lineNum">    5814 </span><span class="lineCov">        144 :                         amd64_sse_minps_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    5815 </span><span class="lineCov">         16 :                         break;</span>
<span class="lineNum">    5816 </span>            :                 case OP_COMPPS:
<span class="lineNum">    5817 </span><span class="lineCov">        500 :                         g_assert (ins-&gt;inst_c0 &gt;= 0 &amp;&amp; ins-&gt;inst_c0 &lt;= 7);</span>
<span class="lineNum">    5818 </span><span class="lineCov">       1300 :                         amd64_sse_cmpps_reg_reg_imm (code, ins-&gt;sreg1, ins-&gt;sreg2, ins-&gt;inst_c0);</span>
<span class="lineNum">    5819 </span><span class="lineCov">        100 :                         break;</span>
<span class="lineNum">    5820 </span>            :                 case OP_ANDPS:
<span class="lineNum">    5821 </span><span class="lineCov">         36 :                         amd64_sse_andps_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    5822 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    5823 </span>            :                 case OP_ANDNPS:
<span class="lineNum">    5824 </span><span class="lineCov">         36 :                         amd64_sse_andnps_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    5825 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    5826 </span>            :                 case OP_ORPS:
<span class="lineNum">    5827 </span><span class="lineCov">         36 :                         amd64_sse_orps_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    5828 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    5829 </span>            :                 case OP_XORPS:
<span class="lineNum">    5830 </span><span class="lineCov">         36 :                         amd64_sse_xorps_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    5831 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    5832 </span>            :                 case OP_SQRTPS:
<span class="lineNum">    5833 </span><span class="lineCov">        144 :                         amd64_sse_sqrtps_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg1);</span>
<span class="lineNum">    5834 </span><span class="lineCov">         16 :                         break;</span>
<span class="lineNum">    5835 </span>            :                 case OP_RSQRTPS:
<span class="lineNum">    5836 </span><span class="lineCov">         36 :                         amd64_sse_rsqrtps_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg1);</span>
<span class="lineNum">    5837 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    5838 </span>            :                 case OP_RCPPS:
<span class="lineNum">    5839 </span><span class="lineCov">         36 :                         amd64_sse_rcpps_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg1);</span>
<span class="lineNum">    5840 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    5841 </span>            :                 case OP_ADDSUBPS:
<span class="lineNum">    5842 </span><span class="lineCov">         36 :                         amd64_sse_addsubps_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    5843 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    5844 </span>            :                 case OP_HADDPS:
<span class="lineNum">    5845 </span><span class="lineCov">         36 :                         amd64_sse_haddps_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    5846 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    5847 </span>            :                 case OP_HSUBPS:
<span class="lineNum">    5848 </span><span class="lineCov">         36 :                         amd64_sse_hsubps_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    5849 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    5850 </span>            :                 case OP_DUPPS_HIGH:
<span class="lineNum">    5851 </span><span class="lineCov">         36 :                         amd64_sse_movshdup_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg1);</span>
<span class="lineNum">    5852 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    5853 </span>            :                 case OP_DUPPS_LOW:
<span class="lineNum">    5854 </span><span class="lineCov">         36 :                         amd64_sse_movsldup_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg1);</span>
<span class="lineNum">    5855 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    5856 </span>            : 
<span class="lineNum">    5857 </span>            :                 case OP_PSHUFLEW_HIGH:
<span class="lineNum">    5858 </span><span class="lineCov">         20 :                         g_assert (ins-&gt;inst_c0 &gt;= 0 &amp;&amp; ins-&gt;inst_c0 &lt;= 0xFF);</span>
<span class="lineNum">    5859 </span><span class="lineCov">         52 :                         amd64_sse_pshufhw_reg_reg_imm (code, ins-&gt;dreg, ins-&gt;sreg1, ins-&gt;inst_c0);</span>
<span class="lineNum">    5860 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    5861 </span>            :                 case OP_PSHUFLEW_LOW:
<span class="lineNum">    5862 </span><span class="lineCov">         20 :                         g_assert (ins-&gt;inst_c0 &gt;= 0 &amp;&amp; ins-&gt;inst_c0 &lt;= 0xFF);</span>
<span class="lineNum">    5863 </span><span class="lineCov">         52 :                         amd64_sse_pshuflw_reg_reg_imm (code, ins-&gt;dreg, ins-&gt;sreg1, ins-&gt;inst_c0);</span>
<span class="lineNum">    5864 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    5865 </span>            :                 case OP_PSHUFLED:
<span class="lineNum">    5866 </span><span class="lineCov">      21580 :                         g_assert (ins-&gt;inst_c0 &gt;= 0 &amp;&amp; ins-&gt;inst_c0 &lt;= 0xFF);</span>
<span class="lineNum">    5867 </span><span class="lineCov">      56108 :                         amd64_sse_pshufd_reg_reg_imm (code, ins-&gt;dreg, ins-&gt;sreg1, ins-&gt;inst_c0);</span>
<span class="lineNum">    5868 </span><span class="lineCov">       4316 :                         break;</span>
<span class="lineNum">    5869 </span>            :                 case OP_SHUFPS:
<span class="lineNum">    5870 </span><span class="lineCov">         20 :                         g_assert (ins-&gt;inst_c0 &gt;= 0 &amp;&amp; ins-&gt;inst_c0 &lt;= 0xFF);</span>
<span class="lineNum">    5871 </span><span class="lineCov">         52 :                         amd64_sse_shufps_reg_reg_imm (code, ins-&gt;sreg1, ins-&gt;sreg2, ins-&gt;inst_c0);</span>
<span class="lineNum">    5872 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    5873 </span>            :                 case OP_SHUFPD:
<span class="lineNum">    5874 </span><span class="lineCov">         20 :                         g_assert (ins-&gt;inst_c0 &gt;= 0 &amp;&amp; ins-&gt;inst_c0 &lt;= 0x3);</span>
<span class="lineNum">    5875 </span><span class="lineCov">         52 :                         amd64_sse_shufpd_reg_reg_imm (code, ins-&gt;sreg1, ins-&gt;sreg2, ins-&gt;inst_c0);</span>
<span class="lineNum">    5876 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    5877 </span>            : 
<span class="lineNum">    5878 </span>            :                 case OP_ADDPD:
<span class="lineNum">    5879 </span><span class="lineCov">         72 :                         amd64_sse_addpd_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    5880 </span><span class="lineCov">          8 :                         break;</span>
<span class="lineNum">    5881 </span>            :                 case OP_DIVPD:
<span class="lineNum">    5882 </span><span class="lineCov">         72 :                         amd64_sse_divpd_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    5883 </span><span class="lineCov">          8 :                         break;</span>
<span class="lineNum">    5884 </span>            :                 case OP_MULPD:
<span class="lineNum">    5885 </span><span class="lineCov">         72 :                         amd64_sse_mulpd_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    5886 </span><span class="lineCov">          8 :                         break;</span>
<span class="lineNum">    5887 </span>            :                 case OP_SUBPD:
<span class="lineNum">    5888 </span><span class="lineCov">         72 :                         amd64_sse_subpd_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    5889 </span><span class="lineCov">          8 :                         break;</span>
<span class="lineNum">    5890 </span>            :                 case OP_MAXPD:
<span class="lineNum">    5891 </span><span class="lineCov">         36 :                         amd64_sse_maxpd_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    5892 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    5893 </span>            :                 case OP_MINPD:
<span class="lineNum">    5894 </span><span class="lineCov">         36 :                         amd64_sse_minpd_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    5895 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    5896 </span>            :                 case OP_COMPPD:
<span class="lineNum">    5897 </span><span class="lineCov">        120 :                         g_assert (ins-&gt;inst_c0 &gt;= 0 &amp;&amp; ins-&gt;inst_c0 &lt;= 7);</span>
<span class="lineNum">    5898 </span><span class="lineCov">        312 :                         amd64_sse_cmppd_reg_reg_imm (code, ins-&gt;sreg1, ins-&gt;sreg2, ins-&gt;inst_c0);</span>
<span class="lineNum">    5899 </span><span class="lineCov">         24 :                         break;</span>
<span class="lineNum">    5900 </span>            :                 case OP_ANDPD:
<span class="lineNum">    5901 </span><span class="lineCov">         36 :                         amd64_sse_andpd_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    5902 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    5903 </span>            :                 case OP_ANDNPD:
<span class="lineNum">    5904 </span><span class="lineCov">         36 :                         amd64_sse_andnpd_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    5905 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    5906 </span>            :                 case OP_ORPD:
<span class="lineNum">    5907 </span><span class="lineCov">         36 :                         amd64_sse_orpd_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    5908 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    5909 </span>            :                 case OP_XORPD:
<span class="lineNum">    5910 </span><span class="lineCov">         36 :                         amd64_sse_xorpd_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    5911 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    5912 </span>            :                 case OP_SQRTPD:
<span class="lineNum">    5913 </span><span class="lineCov">         36 :                         amd64_sse_sqrtpd_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg1);</span>
<span class="lineNum">    5914 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    5915 </span>            :                 case OP_ADDSUBPD:
<span class="lineNum">    5916 </span><span class="lineCov">         36 :                         amd64_sse_addsubpd_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    5917 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    5918 </span>            :                 case OP_HADDPD:
<span class="lineNum">    5919 </span><span class="lineCov">         36 :                         amd64_sse_haddpd_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    5920 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    5921 </span>            :                 case OP_HSUBPD:
<span class="lineNum">    5922 </span><span class="lineCov">         36 :                         amd64_sse_hsubpd_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    5923 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    5924 </span>            :                 case OP_DUPPD:
<span class="lineNum">    5925 </span><span class="lineCov">         36 :                         amd64_sse_movddup_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg1);</span>
<span class="lineNum">    5926 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    5927 </span>            : 
<span class="lineNum">    5928 </span>            :                 case OP_EXTRACT_MASK:
<span class="lineNum">    5929 </span><span class="lineCov">       1656 :                         amd64_sse_pmovmskb_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg1);</span>
<span class="lineNum">    5930 </span><span class="lineCov">        184 :                         break;</span>
<span class="lineNum">    5931 </span>            : 
<span class="lineNum">    5932 </span>            :                 case OP_PAND:
<span class="lineNum">    5933 </span><span class="lineCov">         72 :                         amd64_sse_pand_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    5934 </span><span class="lineCov">          8 :                         break;</span>
<span class="lineNum">    5935 </span>            :                 case OP_POR:
<span class="lineNum">    5936 </span><span class="lineCov">        288 :                         amd64_sse_por_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    5937 </span><span class="lineCov">         32 :                         break;</span>
<span class="lineNum">    5938 </span>            :                 case OP_PXOR:
<span class="lineNum">    5939 </span><span class="lineCov">         72 :                         amd64_sse_pxor_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    5940 </span><span class="lineCov">          8 :                         break;</span>
<span class="lineNum">    5941 </span>            : 
<span class="lineNum">    5942 </span>            :                 case OP_PADDB:
<span class="lineNum">    5943 </span><span class="lineCov">        108 :                         amd64_sse_paddb_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    5944 </span><span class="lineCov">         12 :                         break;</span>
<span class="lineNum">    5945 </span>            :                 case OP_PADDW:
<span class="lineNum">    5946 </span><span class="lineCov">        216 :                         amd64_sse_paddw_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    5947 </span><span class="lineCov">         24 :                         break;</span>
<span class="lineNum">    5948 </span>            :                 case OP_PADDD:
<span class="lineNum">    5949 </span><span class="lineCov">        108 :                         amd64_sse_paddd_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    5950 </span><span class="lineCov">         12 :                         break;</span>
<span class="lineNum">    5951 </span>            :                 case OP_PADDQ:
<span class="lineNum">    5952 </span><span class="lineCov">         36 :                         amd64_sse_paddq_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    5953 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    5954 </span>            : 
<span class="lineNum">    5955 </span>            :                 case OP_PSUBB:
<span class="lineNum">    5956 </span><span class="lineCov">         36 :                         amd64_sse_psubb_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    5957 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    5958 </span>            :                 case OP_PSUBW:
<span class="lineNum">    5959 </span><span class="lineCov">         72 :                         amd64_sse_psubw_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    5960 </span><span class="lineCov">          8 :                         break;</span>
<span class="lineNum">    5961 </span>            :                 case OP_PSUBD:
<span class="lineNum">    5962 </span><span class="lineCov">         36 :                         amd64_sse_psubd_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    5963 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    5964 </span>            :                 case OP_PSUBQ:
<span class="lineNum">    5965 </span><span class="lineCov">         36 :                         amd64_sse_psubq_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    5966 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    5967 </span>            : 
<span class="lineNum">    5968 </span>            :                 case OP_PMAXB_UN:
<span class="lineNum">    5969 </span><span class="lineCov">         36 :                         amd64_sse_pmaxub_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    5970 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    5971 </span>            :                 case OP_PMAXW_UN:
<span class="lineNum">    5972 </span><span class="lineCov">         44 :                         amd64_sse_pmaxuw_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    5973 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    5974 </span>            :                 case OP_PMAXD_UN:
<span class="lineNum">    5975 </span><span class="lineCov">         44 :                         amd64_sse_pmaxud_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    5976 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    5977 </span>            :                 
<span class="lineNum">    5978 </span>            :                 case OP_PMAXB:
<span class="lineNum">    5979 </span><span class="lineNoCov">          0 :                         amd64_sse_pmaxsb_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    5980 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    5981 </span>            :                 case OP_PMAXW:
<span class="lineNum">    5982 </span><span class="lineNoCov">          0 :                         amd64_sse_pmaxsw_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    5983 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    5984 </span>            :                 case OP_PMAXD:
<span class="lineNum">    5985 </span><span class="lineNoCov">          0 :                         amd64_sse_pmaxsd_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    5986 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    5987 </span>            : 
<span class="lineNum">    5988 </span>            :                 case OP_PAVGB_UN:
<span class="lineNum">    5989 </span><span class="lineCov">         36 :                         amd64_sse_pavgb_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    5990 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    5991 </span>            :                 case OP_PAVGW_UN:
<span class="lineNum">    5992 </span><span class="lineCov">         36 :                         amd64_sse_pavgw_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    5993 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    5994 </span>            : 
<span class="lineNum">    5995 </span>            :                 case OP_PMINB_UN:
<span class="lineNum">    5996 </span><span class="lineCov">         36 :                         amd64_sse_pminub_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    5997 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    5998 </span>            :                 case OP_PMINW_UN:
<span class="lineNum">    5999 </span><span class="lineCov">         44 :                         amd64_sse_pminuw_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    6000 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    6001 </span>            :                 case OP_PMIND_UN:
<span class="lineNum">    6002 </span><span class="lineCov">         44 :                         amd64_sse_pminud_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    6003 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    6004 </span>            : 
<span class="lineNum">    6005 </span>            :                 case OP_PMINB:
<span class="lineNum">    6006 </span><span class="lineNoCov">          0 :                         amd64_sse_pminsb_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    6007 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    6008 </span>            :                 case OP_PMINW:
<span class="lineNum">    6009 </span><span class="lineCov">         36 :                         amd64_sse_pminsw_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    6010 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    6011 </span>            :                 case OP_PMIND:
<span class="lineNum">    6012 </span><span class="lineNoCov">          0 :                         amd64_sse_pminsd_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    6013 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    6014 </span>            : 
<span class="lineNum">    6015 </span>            :                 case OP_PCMPEQB:
<span class="lineNum">    6016 </span><span class="lineCov">        540 :                         amd64_sse_pcmpeqb_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    6017 </span><span class="lineCov">         60 :                         break;</span>
<span class="lineNum">    6018 </span>            :                 case OP_PCMPEQW:
<span class="lineNum">    6019 </span><span class="lineCov">        396 :                         amd64_sse_pcmpeqw_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    6020 </span><span class="lineCov">         44 :                         break;</span>
<span class="lineNum">    6021 </span>            :                 case OP_PCMPEQD:
<span class="lineNum">    6022 </span><span class="lineCov">        396 :                         amd64_sse_pcmpeqd_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    6023 </span><span class="lineCov">         44 :                         break;</span>
<span class="lineNum">    6024 </span>            :                 case OP_PCMPEQQ:
<span class="lineNum">    6025 </span><span class="lineCov">        176 :                         amd64_sse_pcmpeqq_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    6026 </span><span class="lineCov">         16 :                         break;</span>
<span class="lineNum">    6027 </span>            : 
<span class="lineNum">    6028 </span>            :                 case OP_PCMPGTB:
<span class="lineNum">    6029 </span><span class="lineCov">        180 :                         amd64_sse_pcmpgtb_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    6030 </span><span class="lineCov">         20 :                         break;</span>
<span class="lineNum">    6031 </span>            :                 case OP_PCMPGTW:
<span class="lineNum">    6032 </span><span class="lineCov">         36 :                         amd64_sse_pcmpgtw_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    6033 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    6034 </span>            :                 case OP_PCMPGTD:
<span class="lineNum">    6035 </span><span class="lineCov">         36 :                         amd64_sse_pcmpgtd_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    6036 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    6037 </span>            :                 case OP_PCMPGTQ:
<span class="lineNum">    6038 </span><span class="lineCov">         88 :                         amd64_sse_pcmpgtq_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    6039 </span><span class="lineCov">          8 :                         break;</span>
<span class="lineNum">    6040 </span>            : 
<span class="lineNum">    6041 </span>            :                 case OP_PSUM_ABS_DIFF:
<span class="lineNum">    6042 </span><span class="lineNoCov">          0 :                         amd64_sse_psadbw_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    6043 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    6044 </span>            : 
<span class="lineNum">    6045 </span>            :                 case OP_UNPACK_LOWB:
<span class="lineNum">    6046 </span><span class="lineCov">         36 :                         amd64_sse_punpcklbw_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    6047 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    6048 </span>            :                 case OP_UNPACK_LOWW:
<span class="lineNum">    6049 </span><span class="lineCov">         36 :                         amd64_sse_punpcklwd_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    6050 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    6051 </span>            :                 case OP_UNPACK_LOWD:
<span class="lineNum">    6052 </span><span class="lineCov">         36 :                         amd64_sse_punpckldq_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    6053 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    6054 </span>            :                 case OP_UNPACK_LOWQ:
<span class="lineNum">    6055 </span><span class="lineCov">         36 :                         amd64_sse_punpcklqdq_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    6056 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    6057 </span>            :                 case OP_UNPACK_LOWPS:
<span class="lineNum">    6058 </span><span class="lineCov">         36 :                         amd64_sse_unpcklps_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    6059 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    6060 </span>            :                 case OP_UNPACK_LOWPD:
<span class="lineNum">    6061 </span><span class="lineCov">         36 :                         amd64_sse_unpcklpd_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    6062 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    6063 </span>            : 
<span class="lineNum">    6064 </span>            :                 case OP_UNPACK_HIGHB:
<span class="lineNum">    6065 </span><span class="lineCov">         36 :                         amd64_sse_punpckhbw_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    6066 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    6067 </span>            :                 case OP_UNPACK_HIGHW:
<span class="lineNum">    6068 </span><span class="lineNoCov">          0 :                         amd64_sse_punpckhwd_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    6069 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    6070 </span>            :                 case OP_UNPACK_HIGHD:
<span class="lineNum">    6071 </span><span class="lineCov">         36 :                         amd64_sse_punpckhdq_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    6072 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    6073 </span>            :                 case OP_UNPACK_HIGHQ:
<span class="lineNum">    6074 </span><span class="lineCov">         36 :                         amd64_sse_punpckhqdq_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    6075 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    6076 </span>            :                 case OP_UNPACK_HIGHPS:
<span class="lineNum">    6077 </span><span class="lineCov">         36 :                         amd64_sse_unpckhps_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    6078 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    6079 </span>            :                 case OP_UNPACK_HIGHPD:
<span class="lineNum">    6080 </span><span class="lineCov">         36 :                         amd64_sse_unpckhpd_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    6081 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    6082 </span>            : 
<span class="lineNum">    6083 </span>            :                 case OP_PACKW:
<span class="lineNum">    6084 </span><span class="lineCov">         36 :                         amd64_sse_packsswb_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    6085 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    6086 </span>            :                 case OP_PACKD:
<span class="lineNum">    6087 </span><span class="lineNoCov">          0 :                         amd64_sse_packssdw_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    6088 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    6089 </span>            :                 case OP_PACKW_UN:
<span class="lineNum">    6090 </span><span class="lineCov">         36 :                         amd64_sse_packuswb_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    6091 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    6092 </span>            :                 case OP_PACKD_UN:
<span class="lineNum">    6093 </span><span class="lineCov">         44 :                         amd64_sse_packusdw_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    6094 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    6095 </span>            : 
<span class="lineNum">    6096 </span>            :                 case OP_PADDB_SAT_UN:
<span class="lineNum">    6097 </span><span class="lineCov">         36 :                         amd64_sse_paddusb_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    6098 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    6099 </span>            :                 case OP_PSUBB_SAT_UN:
<span class="lineNum">    6100 </span><span class="lineCov">         36 :                         amd64_sse_psubusb_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    6101 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    6102 </span>            :                 case OP_PADDW_SAT_UN:
<span class="lineNum">    6103 </span><span class="lineCov">         36 :                         amd64_sse_paddusw_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    6104 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    6105 </span>            :                 case OP_PSUBW_SAT_UN:
<span class="lineNum">    6106 </span><span class="lineCov">         36 :                         amd64_sse_psubusw_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    6107 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    6108 </span>            : 
<span class="lineNum">    6109 </span>            :                 case OP_PADDB_SAT:
<span class="lineNum">    6110 </span><span class="lineCov">         36 :                         amd64_sse_paddsb_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    6111 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    6112 </span>            :                 case OP_PSUBB_SAT:
<span class="lineNum">    6113 </span><span class="lineCov">         36 :                         amd64_sse_psubsb_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    6114 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    6115 </span>            :                 case OP_PADDW_SAT:
<span class="lineNum">    6116 </span><span class="lineNoCov">          0 :                         amd64_sse_paddsw_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    6117 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    6118 </span>            :                 case OP_PSUBW_SAT:
<span class="lineNum">    6119 </span><span class="lineNoCov">          0 :                         amd64_sse_psubsw_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    6120 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    6121 </span>            :                         
<span class="lineNum">    6122 </span>            :                 case OP_PMULW:
<span class="lineNum">    6123 </span><span class="lineCov">         36 :                         amd64_sse_pmullw_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    6124 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    6125 </span>            :                 case OP_PMULD:
<span class="lineNum">    6126 </span><span class="lineCov">         88 :                         amd64_sse_pmulld_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    6127 </span><span class="lineCov">          8 :                         break;</span>
<span class="lineNum">    6128 </span>            :                 case OP_PMULQ:
<span class="lineNum">    6129 </span><span class="lineNoCov">          0 :                         amd64_sse_pmuludq_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    6130 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    6131 </span>            :                 case OP_PMULW_HIGH_UN:
<span class="lineNum">    6132 </span><span class="lineCov">         36 :                         amd64_sse_pmulhuw_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    6133 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    6134 </span>            :                 case OP_PMULW_HIGH:
<span class="lineNum">    6135 </span><span class="lineNoCov">          0 :                         amd64_sse_pmulhw_reg_reg (code, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    6136 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    6137 </span>            : 
<span class="lineNum">    6138 </span>            :                 case OP_PSHRW:
<span class="lineNum">    6139 </span><span class="lineCov">        104 :                         amd64_sse_psrlw_reg_imm (code, ins-&gt;dreg, ins-&gt;inst_imm);</span>
<span class="lineNum">    6140 </span><span class="lineCov">          8 :                         break;</span>
<span class="lineNum">    6141 </span>            :                 case OP_PSHRW_REG:
<span class="lineNum">    6142 </span><span class="lineCov">         36 :                         amd64_sse_psrlw_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg2);</span>
<span class="lineNum">    6143 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    6144 </span>            : 
<span class="lineNum">    6145 </span>            :                 case OP_PSARW:
<span class="lineNum">    6146 </span><span class="lineNoCov">          0 :                         amd64_sse_psraw_reg_imm (code, ins-&gt;dreg, ins-&gt;inst_imm);</span>
<span class="lineNum">    6147 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    6148 </span>            :                 case OP_PSARW_REG:
<span class="lineNum">    6149 </span><span class="lineCov">         36 :                         amd64_sse_psraw_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg2);</span>
<span class="lineNum">    6150 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    6151 </span>            : 
<span class="lineNum">    6152 </span>            :                 case OP_PSHLW:
<span class="lineNum">    6153 </span><span class="lineNoCov">          0 :                         amd64_sse_psllw_reg_imm (code, ins-&gt;dreg, ins-&gt;inst_imm);</span>
<span class="lineNum">    6154 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    6155 </span>            :                 case OP_PSHLW_REG:
<span class="lineNum">    6156 </span><span class="lineCov">         36 :                         amd64_sse_psllw_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg2);</span>
<span class="lineNum">    6157 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    6158 </span>            : 
<span class="lineNum">    6159 </span>            :                 case OP_PSHRD:
<span class="lineNum">    6160 </span><span class="lineCov">         52 :                         amd64_sse_psrld_reg_imm (code, ins-&gt;dreg, ins-&gt;inst_imm);</span>
<span class="lineNum">    6161 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    6162 </span>            :                 case OP_PSHRD_REG:
<span class="lineNum">    6163 </span><span class="lineNoCov">          0 :                         amd64_sse_psrld_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg2);</span>
<span class="lineNum">    6164 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    6165 </span>            : 
<span class="lineNum">    6166 </span>            :                 case OP_PSARD:
<span class="lineNum">    6167 </span><span class="lineCov">         52 :                         amd64_sse_psrad_reg_imm (code, ins-&gt;dreg, ins-&gt;inst_imm);</span>
<span class="lineNum">    6168 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    6169 </span>            :                 case OP_PSARD_REG:
<span class="lineNum">    6170 </span><span class="lineNoCov">          0 :                         amd64_sse_psrad_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg2);</span>
<span class="lineNum">    6171 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    6172 </span>            : 
<span class="lineNum">    6173 </span>            :                 case OP_PSHLD:
<span class="lineNum">    6174 </span><span class="lineCov">         52 :                         amd64_sse_pslld_reg_imm (code, ins-&gt;dreg, ins-&gt;inst_imm);</span>
<span class="lineNum">    6175 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    6176 </span>            :                 case OP_PSHLD_REG:
<span class="lineNum">    6177 </span><span class="lineNoCov">          0 :                         amd64_sse_pslld_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg2);</span>
<span class="lineNum">    6178 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    6179 </span>            : 
<span class="lineNum">    6180 </span>            :                 case OP_PSHRQ:
<span class="lineNum">    6181 </span><span class="lineCov">        104 :                         amd64_sse_psrlq_reg_imm (code, ins-&gt;dreg, ins-&gt;inst_imm);</span>
<span class="lineNum">    6182 </span><span class="lineCov">          8 :                         break;</span>
<span class="lineNum">    6183 </span>            :                 case OP_PSHRQ_REG:
<span class="lineNum">    6184 </span><span class="lineNoCov">          0 :                         amd64_sse_psrlq_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg2);</span>
<span class="lineNum">    6185 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    6186 </span>            :                 
<span class="lineNum">    6187 </span>            :                 /*TODO: This is appart of the sse spec but not added
<span class="lineNum">    6188 </span>            :                 case OP_PSARQ:
<span class="lineNum">    6189 </span>            :                         amd64_sse_psraq_reg_imm (code, ins-&gt;dreg, ins-&gt;inst_imm);
<span class="lineNum">    6190 </span>            :                         break;
<span class="lineNum">    6191 </span>            :                 case OP_PSARQ_REG:
<span class="lineNum">    6192 </span>            :                         amd64_sse_psraq_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg2);
<span class="lineNum">    6193 </span>            :                         break;  
<span class="lineNum">    6194 </span>            :                 */
<span class="lineNum">    6195 </span>            :         
<span class="lineNum">    6196 </span>            :                 case OP_PSHLQ:
<span class="lineNum">    6197 </span><span class="lineCov">         52 :                         amd64_sse_psllq_reg_imm (code, ins-&gt;dreg, ins-&gt;inst_imm);</span>
<span class="lineNum">    6198 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    6199 </span>            :                 case OP_PSHLQ_REG:
<span class="lineNum">    6200 </span><span class="lineNoCov">          0 :                         amd64_sse_psllq_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg2);</span>
<span class="lineNum">    6201 </span><span class="lineNoCov">          0 :                         break;  </span>
<span class="lineNum">    6202 </span>            :                 case OP_CVTDQ2PD:
<span class="lineNum">    6203 </span><span class="lineCov">         36 :                         amd64_sse_cvtdq2pd_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg1);</span>
<span class="lineNum">    6204 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    6205 </span>            :                 case OP_CVTDQ2PS:
<span class="lineNum">    6206 </span><span class="lineCov">         36 :                         amd64_sse_cvtdq2ps_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg1);</span>
<span class="lineNum">    6207 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    6208 </span>            :                 case OP_CVTPD2DQ:
<span class="lineNum">    6209 </span><span class="lineCov">         36 :                         amd64_sse_cvtpd2dq_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg1);</span>
<span class="lineNum">    6210 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    6211 </span>            :                 case OP_CVTPD2PS:
<span class="lineNum">    6212 </span><span class="lineCov">         36 :                         amd64_sse_cvtpd2ps_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg1);</span>
<span class="lineNum">    6213 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    6214 </span>            :                 case OP_CVTPS2DQ:
<span class="lineNum">    6215 </span><span class="lineCov">         36 :                         amd64_sse_cvtps2dq_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg1);</span>
<span class="lineNum">    6216 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    6217 </span>            :                 case OP_CVTPS2PD:
<span class="lineNum">    6218 </span><span class="lineCov">         36 :                         amd64_sse_cvtps2pd_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg1);</span>
<span class="lineNum">    6219 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    6220 </span>            :                 case OP_CVTTPD2DQ:
<span class="lineNum">    6221 </span><span class="lineCov">         36 :                         amd64_sse_cvttpd2dq_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg1);</span>
<span class="lineNum">    6222 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    6223 </span>            :                 case OP_CVTTPS2DQ:
<span class="lineNum">    6224 </span><span class="lineCov">         36 :                         amd64_sse_cvttps2dq_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg1);</span>
<span class="lineNum">    6225 </span><span class="lineCov">          4 :                         break;</span>
<span class="lineNum">    6226 </span>            : 
<span class="lineNum">    6227 </span>            :                 case OP_ICONV_TO_X:
<span class="lineNum">    6228 </span><span class="lineCov">        108 :                         amd64_movd_xreg_reg_size (code, ins-&gt;dreg, ins-&gt;sreg1, 4);</span>
<span class="lineNum">    6229 </span><span class="lineCov">         12 :                         break;</span>
<span class="lineNum">    6230 </span>            :                 case OP_EXTRACT_I4:
<span class="lineNum">    6231 </span><span class="lineCov">      44496 :                         amd64_movd_reg_xreg_size (code, ins-&gt;dreg, ins-&gt;sreg1, 4);</span>
<span class="lineNum">    6232 </span><span class="lineCov">       4944 :                         break;</span>
<span class="lineNum">    6233 </span>            :                 case OP_EXTRACT_I8:
<span class="lineNum">    6234 </span><span class="lineCov">        160 :                         if (ins-&gt;inst_c0) {</span>
<span class="lineNum">    6235 </span><span class="lineCov">        800 :                                 amd64_movhlps_reg_reg (code, MONO_ARCH_FP_SCRATCH_REG, ins-&gt;sreg1);</span>
<span class="lineNum">    6236 </span><span class="lineCov">        800 :                                 amd64_movd_reg_xreg_size (code, ins-&gt;dreg, MONO_ARCH_FP_SCRATCH_REG, 8);</span>
<span class="lineNum">    6237 </span><span class="lineCov">         80 :                         } else {</span>
<span class="lineNum">    6238 </span><span class="lineCov">        800 :                                 amd64_movd_reg_xreg_size (code, ins-&gt;dreg, ins-&gt;sreg1, 8);</span>
<span class="lineNum">    6239 </span>            :                         }
<span class="lineNum">    6240 </span><span class="lineCov">        160 :                         break;</span>
<span class="lineNum">    6241 </span>            :                 case OP_EXTRACT_I1:
<span class="lineNum">    6242 </span>            :                 case OP_EXTRACT_U1:
<span class="lineNum">    6243 </span><span class="lineCov">       6408 :                         amd64_movd_reg_xreg_size (code, ins-&gt;dreg, ins-&gt;sreg1, 4);</span>
<span class="lineNum">    6244 </span><span class="lineCov">        712 :                         if (ins-&gt;inst_c0)</span>
<span class="lineNum">    6245 </span><span class="lineCov">       9288 :                                 amd64_shift_reg_imm (code, X86_SHR, ins-&gt;dreg, ins-&gt;inst_c0 * 8);</span>
<span class="lineNum">    6246 </span><span class="lineCov">      12268 :                         amd64_widen_reg (code, ins-&gt;dreg, ins-&gt;dreg, ins-&gt;opcode == OP_EXTRACT_I1, FALSE);</span>
<span class="lineNum">    6247 </span><span class="lineCov">        712 :                         break;</span>
<span class="lineNum">    6248 </span>            :                 case OP_EXTRACT_I2:
<span class="lineNum">    6249 </span>            :                 case OP_EXTRACT_U2:
<span class="lineNum">    6250 </span>            :                         /*amd64_movd_reg_xreg_size (code, ins-&gt;dreg, ins-&gt;sreg1, 4);
<span class="lineNum">    6251 </span>            :                         if (ins-&gt;inst_c0)
<span class="lineNum">    6252 </span>            :                                 amd64_shift_reg_imm_size (code, X86_SHR, ins-&gt;dreg, 16, 4);*/
<span class="lineNum">    6253 </span><span class="lineCov">       8684 :                         amd64_sse_pextrw_reg_reg_imm (code, ins-&gt;dreg, ins-&gt;sreg1, ins-&gt;inst_c0);</span>
<span class="lineNum">    6254 </span><span class="lineCov">      10784 :                         amd64_widen_reg_size (code, ins-&gt;dreg, ins-&gt;dreg, ins-&gt;opcode == OP_EXTRACT_I2, TRUE, 4);</span>
<span class="lineNum">    6255 </span><span class="lineCov">        668 :                         break;</span>
<span class="lineNum">    6256 </span>            :                 case OP_EXTRACT_R8:
<span class="lineNum">    6257 </span><span class="lineCov">        204 :                         if (ins-&gt;inst_c0)</span>
<span class="lineNum">    6258 </span><span class="lineCov">       1000 :                                 amd64_movhlps_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg1);</span>
<span class="lineNum">    6259 </span>            :                         else
<span class="lineNum">    6260 </span><span class="lineCov">        936 :                                 amd64_sse_movsd_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg1);</span>
<span class="lineNum">    6261 </span><span class="lineCov">        204 :                         break;</span>
<span class="lineNum">    6262 </span>            :                 case OP_INSERT_I2:
<span class="lineNum">    6263 </span><span class="lineCov">        624 :                         amd64_sse_pinsrw_reg_reg_imm (code, ins-&gt;sreg1, ins-&gt;sreg2, ins-&gt;inst_c0);</span>
<span class="lineNum">    6264 </span><span class="lineCov">         48 :                         break;</span>
<span class="lineNum">    6265 </span>            :                 case OP_EXTRACTX_U2:
<span class="lineNum">    6266 </span><span class="lineCov">        936 :                         amd64_sse_pextrw_reg_reg_imm (code, ins-&gt;dreg, ins-&gt;sreg1, ins-&gt;inst_c0);</span>
<span class="lineNum">    6267 </span><span class="lineCov">         72 :                         break;</span>
<span class="lineNum">    6268 </span>            :                 case OP_INSERTX_U1_SLOW:
<span class="lineNum">    6269 </span>            :                         /*sreg1 is the extracted ireg (scratch)
<span class="lineNum">    6270 </span>            :                         /sreg2 is the to be inserted ireg (scratch)
<span class="lineNum">    6271 </span>            :                         /dreg is the xreg to receive the value*/
<span class="lineNum">    6272 </span>            : 
<span class="lineNum">    6273 </span>            :                         /*clear the bits from the extracted word*/
<span class="lineNum">    6274 </span><span class="lineCov">        864 :                         amd64_alu_reg_imm (code, X86_AND, ins-&gt;sreg1, ins-&gt;inst_c0 &amp; 1 ? 0x00FF : 0xFF00);</span>
<span class="lineNum">    6275 </span>            :                         /*shift the value to insert if needed*/
<span class="lineNum">    6276 </span><span class="lineCov">         72 :                         if (ins-&gt;inst_c0 &amp; 1)</span>
<span class="lineNum">    6277 </span><span class="lineCov">        512 :                                 amd64_shift_reg_imm_size (code, X86_SHL, ins-&gt;sreg2, 8, 4);</span>
<span class="lineNum">    6278 </span>            :                         /*join them together*/
<span class="lineNum">    6279 </span><span class="lineCov">        720 :                         amd64_alu_reg_reg (code, X86_OR, ins-&gt;sreg1, ins-&gt;sreg2);</span>
<span class="lineNum">    6280 </span><span class="lineCov">        936 :                         amd64_sse_pinsrw_reg_reg_imm (code, ins-&gt;dreg, ins-&gt;sreg1, ins-&gt;inst_c0 / 2);</span>
<span class="lineNum">    6281 </span><span class="lineCov">         72 :                         break;</span>
<span class="lineNum">    6282 </span>            :                 case OP_INSERTX_I4_SLOW:
<span class="lineNum">    6283 </span><span class="lineCov">        624 :                         amd64_sse_pinsrw_reg_reg_imm (code, ins-&gt;dreg, ins-&gt;sreg2, ins-&gt;inst_c0 * 2);</span>
<span class="lineNum">    6284 </span><span class="lineCov">        768 :                         amd64_shift_reg_imm (code, X86_SHR, ins-&gt;sreg2, 16);</span>
<span class="lineNum">    6285 </span><span class="lineCov">        624 :                         amd64_sse_pinsrw_reg_reg_imm (code, ins-&gt;dreg, ins-&gt;sreg2, ins-&gt;inst_c0 * 2 + 1);</span>
<span class="lineNum">    6286 </span><span class="lineCov">         48 :                         break;</span>
<span class="lineNum">    6287 </span>            :                 case OP_INSERTX_I8_SLOW:
<span class="lineNum">    6288 </span><span class="lineCov">         80 :                         amd64_movd_xreg_reg_size(code, MONO_ARCH_FP_SCRATCH_REG, ins-&gt;sreg2, 8);</span>
<span class="lineNum">    6289 </span><span class="lineCov">          8 :                         if (ins-&gt;inst_c0)</span>
<span class="lineNum">    6290 </span><span class="lineCov">         44 :                                 amd64_movlhps_reg_reg (code, ins-&gt;dreg, MONO_ARCH_FP_SCRATCH_REG);</span>
<span class="lineNum">    6291 </span>            :                         else
<span class="lineNum">    6292 </span><span class="lineCov">         40 :                                 amd64_sse_movsd_reg_reg (code, ins-&gt;dreg, MONO_ARCH_FP_SCRATCH_REG);</span>
<span class="lineNum">    6293 </span><span class="lineCov">          8 :                         break;</span>
<span class="lineNum">    6294 </span>            : 
<span class="lineNum">    6295 </span>            :                 case OP_INSERTX_R4_SLOW:
<span class="lineNum">    6296 </span><span class="lineCov">         32 :                         switch (ins-&gt;inst_c0) {</span>
<span class="lineNum">    6297 </span>            :                         case 0:
<span class="lineNum">    6298 </span><span class="lineCov">          4 :                                 if (cfg-&gt;r4fp)</span>
<span class="lineNum">    6299 </span><span class="lineNoCov">          0 :                                         amd64_sse_movss_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg2);</span>
<span class="lineNum">    6300 </span>            :                                 else
<span class="lineNum">    6301 </span><span class="lineCov">         36 :                                         amd64_sse_cvtsd2ss_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg2);</span>
<span class="lineNum">    6302 </span><span class="lineCov">          4 :                                 break;</span>
<span class="lineNum">    6303 </span>            :                         case 1:
<span class="lineNum">    6304 </span><span class="lineCov">         52 :                                 amd64_sse_pshufd_reg_reg_imm (code, ins-&gt;dreg, ins-&gt;dreg, mono_simd_shuffle_mask(1, 0, 2, 3));</span>
<span class="lineNum">    6305 </span><span class="lineCov">          4 :                                 if (cfg-&gt;r4fp)</span>
<span class="lineNum">    6306 </span><span class="lineNoCov">          0 :                                         amd64_sse_movss_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg2);</span>
<span class="lineNum">    6307 </span>            :                                 else
<span class="lineNum">    6308 </span><span class="lineCov">         36 :                                         amd64_sse_cvtsd2ss_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg2);</span>
<span class="lineNum">    6309 </span><span class="lineCov">         52 :                                 amd64_sse_pshufd_reg_reg_imm (code, ins-&gt;dreg, ins-&gt;dreg, mono_simd_shuffle_mask(1, 0, 2, 3));</span>
<span class="lineNum">    6310 </span><span class="lineCov">          4 :                                 break;</span>
<span class="lineNum">    6311 </span>            :                         case 2:
<span class="lineNum">    6312 </span><span class="lineCov">         52 :                                 amd64_sse_pshufd_reg_reg_imm (code, ins-&gt;dreg, ins-&gt;dreg, mono_simd_shuffle_mask(2, 1, 0, 3));</span>
<span class="lineNum">    6313 </span><span class="lineCov">          4 :                                 if (cfg-&gt;r4fp)</span>
<span class="lineNum">    6314 </span><span class="lineNoCov">          0 :                                         amd64_sse_movss_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg2);</span>
<span class="lineNum">    6315 </span>            :                                 else
<span class="lineNum">    6316 </span><span class="lineCov">         36 :                                         amd64_sse_cvtsd2ss_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg2);</span>
<span class="lineNum">    6317 </span><span class="lineCov">         52 :                                 amd64_sse_pshufd_reg_reg_imm (code, ins-&gt;dreg, ins-&gt;dreg, mono_simd_shuffle_mask(2, 1, 0, 3));</span>
<span class="lineNum">    6318 </span><span class="lineCov">          4 :                                 break;</span>
<span class="lineNum">    6319 </span>            :                         case 3:
<span class="lineNum">    6320 </span><span class="lineCov">         52 :                                 amd64_sse_pshufd_reg_reg_imm (code, ins-&gt;dreg, ins-&gt;dreg, mono_simd_shuffle_mask(3, 1, 2, 0));</span>
<span class="lineNum">    6321 </span><span class="lineCov">          4 :                                 if (cfg-&gt;r4fp)</span>
<span class="lineNum">    6322 </span><span class="lineNoCov">          0 :                                         amd64_sse_movss_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg2);</span>
<span class="lineNum">    6323 </span>            :                                 else
<span class="lineNum">    6324 </span><span class="lineCov">         36 :                                         amd64_sse_cvtsd2ss_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg2);</span>
<span class="lineNum">    6325 </span><span class="lineCov">         52 :                                 amd64_sse_pshufd_reg_reg_imm (code, ins-&gt;dreg, ins-&gt;dreg, mono_simd_shuffle_mask(3, 1, 2, 0));</span>
<span class="lineNum">    6326 </span><span class="lineCov">          4 :                                 break;</span>
<span class="lineNum">    6327 </span>            :                         }
<span class="lineNum">    6328 </span><span class="lineCov">         16 :                         break;</span>
<span class="lineNum">    6329 </span>            :                 case OP_INSERTX_R8_SLOW:
<span class="lineNum">    6330 </span><span class="lineCov">         12 :                         if (ins-&gt;inst_c0)</span>
<span class="lineNum">    6331 </span><span class="lineCov">         40 :                                 amd64_movlhps_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg2);</span>
<span class="lineNum">    6332 </span>            :                         else
<span class="lineNum">    6333 </span><span class="lineCov">         72 :                                 amd64_sse_movsd_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg2);</span>
<span class="lineNum">    6334 </span><span class="lineCov">         12 :                         break;</span>
<span class="lineNum">    6335 </span>            :                 case OP_STOREX_MEMBASE_REG:
<span class="lineNum">    6336 </span>            :                 case OP_STOREX_MEMBASE:
<span class="lineNum">    6337 </span><span class="lineCov">    1600760 :                         amd64_sse_movups_membase_reg (code, ins-&gt;dreg, ins-&gt;inst_offset, ins-&gt;sreg1);</span>
<span class="lineNum">    6338 </span><span class="lineCov">      77664 :                         break;</span>
<span class="lineNum">    6339 </span>            :                 case OP_LOADX_MEMBASE:
<span class="lineNum">    6340 </span><span class="lineCov">    1570820 :                         amd64_sse_movups_reg_membase (code, ins-&gt;dreg, ins-&gt;sreg1, ins-&gt;inst_offset);</span>
<span class="lineNum">    6341 </span><span class="lineCov">      69656 :                         break;</span>
<span class="lineNum">    6342 </span>            :                 case OP_LOADX_ALIGNED_MEMBASE:
<span class="lineNum">    6343 </span><span class="lineNoCov">          0 :                         amd64_sse_movaps_reg_membase (code, ins-&gt;dreg, ins-&gt;sreg1, ins-&gt;inst_offset);</span>
<span class="lineNum">    6344 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    6345 </span>            :                 case OP_STOREX_ALIGNED_MEMBASE_REG:
<span class="lineNum">    6346 </span><span class="lineNoCov">          0 :                         amd64_sse_movaps_membase_reg (code, ins-&gt;dreg, ins-&gt;inst_offset, ins-&gt;sreg1);</span>
<span class="lineNum">    6347 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    6348 </span>            :                 case OP_STOREX_NTA_MEMBASE_REG:
<span class="lineNum">    6349 </span><span class="lineNoCov">          0 :                         amd64_sse_movntps_reg_membase (code, ins-&gt;dreg, ins-&gt;sreg1, ins-&gt;inst_offset);</span>
<span class="lineNum">    6350 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    6351 </span>            :                 case OP_PREFETCH_MEMBASE:
<span class="lineNum">    6352 </span><span class="lineNoCov">          0 :                         amd64_sse_prefetch_reg_membase (code, ins-&gt;backend.arg_info, ins-&gt;sreg1, ins-&gt;inst_offset);</span>
<span class="lineNum">    6353 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    6354 </span>            : 
<span class="lineNum">    6355 </span>            :                 case OP_XMOVE:
<span class="lineNum">    6356 </span>            :                         /*FIXME the peephole pass should have killed this*/
<span class="lineNum">    6357 </span><span class="lineCov">       2376 :                         if (ins-&gt;dreg != ins-&gt;sreg1)</span>
<span class="lineNum">    6358 </span><span class="lineCov">      14304 :                                 amd64_sse_movaps_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg1);</span>
<span class="lineNum">    6359 </span><span class="lineCov">       2376 :                         break;          </span>
<span class="lineNum">    6360 </span>            :                 case OP_XZERO:
<span class="lineNum">    6361 </span><span class="lineCov">     115164 :                         amd64_sse_pxor_reg_reg (code, ins-&gt;dreg, ins-&gt;dreg);</span>
<span class="lineNum">    6362 </span><span class="lineCov">      12796 :                         break;</span>
<span class="lineNum">    6363 </span>            :                 case OP_XONES:
<span class="lineNum">    6364 </span><span class="lineNoCov">          0 :                         amd64_sse_pcmpeqb_reg_reg (code, ins-&gt;dreg, ins-&gt;dreg);</span>
<span class="lineNum">    6365 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    6366 </span>            :                 case OP_ICONV_TO_R4_RAW:
<span class="lineNum">    6367 </span><span class="lineNoCov">          0 :                         amd64_movd_xreg_reg_size (code, ins-&gt;dreg, ins-&gt;sreg1, 4);</span>
<span class="lineNum">    6368 </span><span class="lineNoCov">          0 :                         if (!cfg-&gt;r4fp)</span>
<span class="lineNum">    6369 </span><span class="lineNoCov">          0 :                           amd64_sse_cvtss2sd_reg_reg (code, ins-&gt;dreg, ins-&gt;dreg);</span>
<span class="lineNum">    6370 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    6371 </span>            : 
<span class="lineNum">    6372 </span>            :                 case OP_FCONV_TO_R8_X:
<span class="lineNum">    6373 </span><span class="lineNoCov">          0 :                         amd64_sse_movsd_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg1);</span>
<span class="lineNum">    6374 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    6375 </span>            : 
<span class="lineNum">    6376 </span>            :                 case OP_XCONV_R8_TO_I4:
<span class="lineNum">    6377 </span><span class="lineNoCov">          0 :                         amd64_sse_cvttsd2si_reg_xreg_size (code, ins-&gt;dreg, ins-&gt;sreg1, 4);</span>
<span class="lineNum">    6378 </span><span class="lineNoCov">          0 :                         switch (ins-&gt;backend.source_opcode) {</span>
<span class="lineNum">    6379 </span>            :                         case OP_FCONV_TO_I1:
<span class="lineNum">    6380 </span><span class="lineNoCov">          0 :                                 amd64_widen_reg (code, ins-&gt;dreg, ins-&gt;dreg, TRUE, FALSE);</span>
<span class="lineNum">    6381 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    6382 </span>            :                         case OP_FCONV_TO_U1:
<span class="lineNum">    6383 </span><span class="lineNoCov">          0 :                                 amd64_widen_reg (code, ins-&gt;dreg, ins-&gt;dreg, FALSE, FALSE);</span>
<span class="lineNum">    6384 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    6385 </span>            :                         case OP_FCONV_TO_I2:
<span class="lineNum">    6386 </span><span class="lineNoCov">          0 :                                 amd64_widen_reg (code, ins-&gt;dreg, ins-&gt;dreg, TRUE, TRUE);</span>
<span class="lineNum">    6387 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    6388 </span>            :                         case OP_FCONV_TO_U2:
<span class="lineNum">    6389 </span><span class="lineNoCov">          0 :                                 amd64_widen_reg (code, ins-&gt;dreg, ins-&gt;dreg, FALSE, TRUE);</span>
<span class="lineNum">    6390 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    6391 </span>            :                         }                       
<span class="lineNum">    6392 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    6393 </span>            : 
<span class="lineNum">    6394 </span>            :                 case OP_EXPAND_I2:
<span class="lineNum">    6395 </span><span class="lineCov">        416 :                         amd64_sse_pinsrw_reg_reg_imm (code, ins-&gt;dreg, ins-&gt;sreg1, 0);</span>
<span class="lineNum">    6396 </span><span class="lineCov">        416 :                         amd64_sse_pinsrw_reg_reg_imm (code, ins-&gt;dreg, ins-&gt;sreg1, 1);</span>
<span class="lineNum">    6397 </span><span class="lineCov">        416 :                         amd64_sse_pshufd_reg_reg_imm (code, ins-&gt;dreg, ins-&gt;dreg, 0);</span>
<span class="lineNum">    6398 </span><span class="lineCov">         32 :                         break;</span>
<span class="lineNum">    6399 </span>            :                 case OP_EXPAND_I4:
<span class="lineNum">    6400 </span><span class="lineCov">        144 :                         amd64_movd_xreg_reg_size (code, ins-&gt;dreg, ins-&gt;sreg1, 4);</span>
<span class="lineNum">    6401 </span><span class="lineCov">        208 :                         amd64_sse_pshufd_reg_reg_imm (code, ins-&gt;dreg, ins-&gt;dreg, 0);</span>
<span class="lineNum">    6402 </span><span class="lineCov">         16 :                         break;</span>
<span class="lineNum">    6403 </span>            :                 case OP_EXPAND_I8:
<span class="lineNum">    6404 </span><span class="lineCov">        120 :                         amd64_movd_xreg_reg_size (code, ins-&gt;dreg, ins-&gt;sreg1, 8);</span>
<span class="lineNum">    6405 </span><span class="lineCov">        156 :                         amd64_sse_pshufd_reg_reg_imm (code, ins-&gt;dreg, ins-&gt;dreg, 0x44);</span>
<span class="lineNum">    6406 </span><span class="lineCov">         12 :                         break;</span>
<span class="lineNum">    6407 </span>            :                 case OP_EXPAND_R4:
<span class="lineNum">    6408 </span><span class="lineCov">         64 :                         if (cfg-&gt;r4fp) {</span>
<span class="lineNum">    6409 </span><span class="lineNoCov">          0 :                                 amd64_sse_movsd_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg1);</span>
<span class="lineNum">    6410 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">    6411 </span><span class="lineCov">        576 :                                 amd64_sse_movsd_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg1);</span>
<span class="lineNum">    6412 </span><span class="lineCov">        576 :                                 amd64_sse_cvtsd2ss_reg_reg (code, ins-&gt;dreg, ins-&gt;dreg);</span>
<span class="lineNum">    6413 </span>            :                         }
<span class="lineNum">    6414 </span><span class="lineCov">        832 :                         amd64_sse_pshufd_reg_reg_imm (code, ins-&gt;dreg, ins-&gt;dreg, 0);</span>
<span class="lineNum">    6415 </span><span class="lineCov">         64 :                         break;</span>
<span class="lineNum">    6416 </span>            :                 case OP_EXPAND_R8:
<span class="lineNum">    6417 </span><span class="lineCov">         72 :                         amd64_sse_movsd_reg_reg (code, ins-&gt;dreg, ins-&gt;sreg1);</span>
<span class="lineNum">    6418 </span><span class="lineCov">        104 :                         amd64_sse_pshufd_reg_reg_imm (code, ins-&gt;dreg, ins-&gt;dreg, 0x44);</span>
<span class="lineNum">    6419 </span><span class="lineCov">          8 :                         break;</span>
<span class="lineNum">    6420 </span>            : #endif
<span class="lineNum">    6421 </span>            :                 case OP_LIVERANGE_START: {
<span class="lineNum">    6422 </span><span class="lineNoCov">          0 :                         if (cfg-&gt;verbose_level &gt; 1)</span>
<span class="lineNum">    6423 </span><span class="lineNoCov">          0 :                                 printf (&quot;R%d START=0x%x\n&quot;, MONO_VARINFO (cfg, ins-&gt;inst_c0)-&gt;vreg, (int)(code - cfg-&gt;native_code));</span>
<span class="lineNum">    6424 </span><span class="lineNoCov">          0 :                         MONO_VARINFO (cfg, ins-&gt;inst_c0)-&gt;live_range_start = code - cfg-&gt;native_code;</span>
<span class="lineNum">    6425 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    6426 </span>            :                 }
<span class="lineNum">    6427 </span>            :                 case OP_LIVERANGE_END: {
<span class="lineNum">    6428 </span><span class="lineNoCov">          0 :                         if (cfg-&gt;verbose_level &gt; 1)</span>
<span class="lineNum">    6429 </span><span class="lineNoCov">          0 :                                 printf (&quot;R%d END=0x%x\n&quot;, MONO_VARINFO (cfg, ins-&gt;inst_c0)-&gt;vreg, (int)(code - cfg-&gt;native_code));</span>
<span class="lineNum">    6430 </span><span class="lineNoCov">          0 :                         MONO_VARINFO (cfg, ins-&gt;inst_c0)-&gt;live_range_end = code - cfg-&gt;native_code;</span>
<span class="lineNum">    6431 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    6432 </span>            :                 }
<span class="lineNum">    6433 </span>            :                 case OP_GC_SAFE_POINT: {
<span class="lineNum">    6434 </span>            :                         guint8 *br [1];
<span class="lineNum">    6435 </span>            : 
<span class="lineNum">    6436 </span><span class="lineNoCov">          0 :                         g_assert (mono_threads_is_coop_enabled ());</span>
<span class="lineNum">    6437 </span>            : 
<span class="lineNum">    6438 </span><span class="lineNoCov">          0 :                         amd64_test_membase_imm_size (code, ins-&gt;sreg1, 0, 1, 4);</span>
<span class="lineNum">    6439 </span><span class="lineNoCov">          0 :                         br[0] = code; x86_branch8 (code, X86_CC_EQ, 0, FALSE);</span>
<span class="lineNum">    6440 </span><span class="lineNoCov">          0 :                         code = emit_call (cfg, code, MONO_PATCH_INFO_INTERNAL_METHOD, &quot;mono_threads_state_poll&quot;, FALSE);</span>
<span class="lineNum">    6441 </span><span class="lineNoCov">          0 :                         amd64_patch (br[0], code);</span>
<span class="lineNum">    6442 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    6443 </span>            :                 }
<span class="lineNum">    6444 </span>            : 
<span class="lineNum">    6445 </span>            :                 case OP_GC_LIVENESS_DEF:
<span class="lineNum">    6446 </span>            :                 case OP_GC_LIVENESS_USE:
<span class="lineNum">    6447 </span>            :                 case OP_GC_PARAM_SLOT_LIVENESS_DEF:
<span class="lineNum">    6448 </span><span class="lineNoCov">          0 :                         ins-&gt;backend.pc_offset = code - cfg-&gt;native_code;</span>
<span class="lineNum">    6449 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    6450 </span>            :                 case OP_GC_SPILL_SLOT_LIVENESS_DEF:
<span class="lineNum">    6451 </span><span class="lineNoCov">          0 :                         ins-&gt;backend.pc_offset = code - cfg-&gt;native_code;</span>
<span class="lineNum">    6452 </span><span class="lineNoCov">          0 :                         bb-&gt;spill_slot_defs = g_slist_prepend_mempool (cfg-&gt;mempool, bb-&gt;spill_slot_defs, ins);</span>
<span class="lineNum">    6453 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    6454 </span>            :                 case OP_GET_LAST_ERROR:
<span class="lineNum">    6455 </span><span class="lineNoCov">          0 :                         emit_get_last_error(code, ins-&gt;dreg);</span>
<span class="lineNum">    6456 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    6457 </span>            :                 default:
<span class="lineNum">    6458 </span><span class="lineNoCov">          0 :                         g_warning (&quot;unknown opcode %s in %s()\n&quot;, mono_inst_name (ins-&gt;opcode), __FUNCTION__);</span>
<span class="lineNum">    6459 </span><span class="lineNoCov">          0 :                         g_assert_not_reached ();</span>
<span class="lineNum">    6460 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    6461 </span>            : 
<span class="lineNum">    6462 </span><span class="lineCov">  913697125 :                 if ((code - cfg-&gt;native_code - offset) &gt; max_len) {</span>
<span class="lineNum">    6463 </span><span class="lineNoCov">          0 :                         g_warning (&quot;wrong maximal instruction length of instruction %s (expected %d, got %ld)&quot;,</span>
<span class="lineNum">    6464 </span>            :                                    mono_inst_name (ins-&gt;opcode), max_len, code - cfg-&gt;native_code - offset);
<span class="lineNum">    6465 </span><span class="lineNoCov">          0 :                         g_assert_not_reached ();</span>
<span class="lineNum">    6466 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    6467 </span><span class="lineCov">  914227642 :         }</span>
<span class="lineNum">    6468 </span>            : 
<span class="lineNum">    6469 </span><span class="lineCov">  120014528 :         cfg-&gt;code_len = code - cfg-&gt;native_code;</span>
<span class="lineNum">    6470 </span><span class="lineCov">  120014528 : }</span>
<span class="lineNum">    6471 </span>            : 
<span class="lineNum">    6472 </span>            : #endif /* DISABLE_JIT */
<a name="6473"><span class="lineNum">    6473 </span>            : </a>
<span class="lineNum">    6474 </span>            : void
<span class="lineNum">    6475 </span>            : mono_arch_register_lowlevel_calls (void)
<span class="lineNum">    6476 </span>            : {
<span class="lineNum">    6477 </span>            :         /* The signature doesn't matter */
<span class="lineNum">    6478 </span><span class="lineCov">       3285 :         mono_register_jit_icall (mono_amd64_throw_exception, &quot;mono_amd64_throw_exception&quot;, mono_create_icall_signature (&quot;void&quot;), TRUE);</span>
<span class="lineNum">    6479 </span><span class="lineCov">       3285 : }</span>
<a name="6480"><span class="lineNum">    6480 </span>            : </a>
<span class="lineNum">    6481 </span>            : void
<span class="lineNum">    6482 </span>            : mono_arch_patch_code_new (MonoCompile *cfg, MonoDomain *domain, guint8 *code, MonoJumpInfo *ji, gpointer target)
<span class="lineNum">    6483 </span>            : {
<span class="lineNum">    6484 </span><span class="lineCov">  119219586 :         unsigned char *ip = ji-&gt;ip.i + code;</span>
<span class="lineNum">    6485 </span>            : 
<span class="lineNum">    6486 </span>            :         /*
<span class="lineNum">    6487 </span>            :          * Debug code to help track down problems where the target of a near call is
<span class="lineNum">    6488 </span>            :          * is not valid.
<span class="lineNum">    6489 </span>            :          */
<span class="lineNum">    6490 </span><span class="lineCov">  119219586 :         if (amd64_is_near_call (ip)) {</span>
<span class="lineNum">    6491 </span><span class="lineCov">    1097538 :                 gint64 disp = (guint8*)target - (guint8*)ip;</span>
<span class="lineNum">    6492 </span>            : 
<span class="lineNum">    6493 </span><span class="lineCov">    2195081 :                 if (!amd64_is_imm32 (disp)) {</span>
<span class="lineNum">    6494 </span><span class="lineNoCov">          0 :                         printf (&quot;TYPE: %d\n&quot;, ji-&gt;type);</span>
<span class="lineNum">    6495 </span><span class="lineNoCov">          0 :                         switch (ji-&gt;type) {</span>
<span class="lineNum">    6496 </span>            :                         case MONO_PATCH_INFO_INTERNAL_METHOD:
<span class="lineNum">    6497 </span><span class="lineNoCov">          0 :                                 printf (&quot;V: %s\n&quot;, ji-&gt;data.name);</span>
<span class="lineNum">    6498 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    6499 </span>            :                         case MONO_PATCH_INFO_METHOD_JUMP:
<span class="lineNum">    6500 </span>            :                         case MONO_PATCH_INFO_METHOD:
<span class="lineNum">    6501 </span><span class="lineNoCov">          0 :                                 printf (&quot;V: %s\n&quot;, ji-&gt;data.method-&gt;name);</span>
<span class="lineNum">    6502 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    6503 </span>            :                         default:
<span class="lineNum">    6504 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    6505 </span>            :                         }
<span class="lineNum">    6506 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    6507 </span><span class="lineCov">    1097543 :         }</span>
<span class="lineNum">    6508 </span>            : 
<span class="lineNum">    6509 </span><span class="lineCov">  119219660 :         amd64_patch (ip, (gpointer)target);</span>
<span class="lineNum">    6510 </span><span class="lineCov">  119219660 : }</span>
<span class="lineNum">    6511 </span>            : 
<span class="lineNum">    6512 </span>            : #ifndef DISABLE_JIT
<a name="6513"><span class="lineNum">    6513 </span>            : </a>
<span class="lineNum">    6514 </span>            : static int
<span class="lineNum">    6515 </span>            : get_max_epilog_size (MonoCompile *cfg)
<span class="lineNum">    6516 </span>            : {
<span class="lineNum">    6517 </span><span class="lineCov">   28525164 :         int max_epilog_size = 16;</span>
<span class="lineNum">    6518 </span>            :         
<span class="lineNum">    6519 </span><span class="lineCov">   28525164 :         if (cfg-&gt;method-&gt;save_lmf)</span>
<span class="lineNum">    6520 </span><span class="lineCov">     559397 :                 max_epilog_size += 256;</span>
<span class="lineNum">    6521 </span>            :         
<span class="lineNum">    6522 </span><span class="lineCov">   28545493 :         if (mono_jit_trace_calls != NULL)</span>
<span class="lineNum">    6523 </span><span class="lineNoCov">          0 :                 max_epilog_size += 50;</span>
<span class="lineNum">    6524 </span>            : 
<span class="lineNum">    6525 </span><span class="lineCov">   28545520 :         if (cfg-&gt;prof_options &amp; MONO_PROFILE_ENTER_LEAVE)</span>
<span class="lineNum">    6526 </span><span class="lineCov">       1056 :                 max_epilog_size += 50;</span>
<span class="lineNum">    6527 </span>            : 
<span class="lineNum">    6528 </span><span class="lineCov">   28544580 :         max_epilog_size += (AMD64_NREG * 2);</span>
<span class="lineNum">    6529 </span>            : 
<span class="lineNum">    6530 </span><span class="lineCov">   28544580 :         return max_epilog_size;</span>
<span class="lineNum">    6531 </span>            : }
<span class="lineNum">    6532 </span>            : 
<span class="lineNum">    6533 </span>            : /*
<span class="lineNum">    6534 </span>            :  * This macro is used for testing whenever the unwinder works correctly at every point
<span class="lineNum">    6535 </span>            :  * where an async exception can happen.
<span class="lineNum">    6536 </span>            :  */
<span class="lineNum">    6537 </span>            : /* This will generate a SIGSEGV at the given point in the code */
<span class="lineNum">    6538 </span>            : #define async_exc_point(code) do { \
<span class="lineNum">    6539 </span>            :     if (mono_inject_async_exc_method &amp;&amp; mono_method_desc_full_match (mono_inject_async_exc_method, cfg-&gt;method)) { \
<span class="lineNum">    6540 </span>            :          if (cfg-&gt;arch.async_point_count == mono_inject_async_exc_pos) \
<span class="lineNum">    6541 </span>            :              amd64_mov_reg_mem (code, AMD64_RAX, 0, 4); \
<span class="lineNum">    6542 </span>            :          cfg-&gt;arch.async_point_count ++; \
<span class="lineNum">    6543 </span>            :     } \
<span class="lineNum">    6544 </span>            : } while (0)
<a name="6545"><span class="lineNum">    6545 </span>            : </a>
<span class="lineNum">    6546 </span>            : guint8 *
<span class="lineNum">    6547 </span>            : mono_arch_emit_prolog (MonoCompile *cfg)
<span class="lineNum">    6548 </span>            : {
<span class="lineNum">    6549 </span><span class="lineCov">   14264387 :         MonoMethod *method = cfg-&gt;method;</span>
<span class="lineNum">    6550 </span>            :         MonoBasicBlock *bb;
<span class="lineNum">    6551 </span>            :         MonoMethodSignature *sig;
<span class="lineNum">    6552 </span>            :         MonoInst *ins;
<span class="lineNum">    6553 </span>            :         int alloc_size, pos, i, cfa_offset, quad, max_epilog_size, save_area_offset;
<span class="lineNum">    6554 </span>            :         guint8 *code;
<span class="lineNum">    6555 </span>            :         CallInfo *cinfo;
<span class="lineNum">    6556 </span><span class="lineCov">   14264387 :         MonoInst *lmf_var = cfg-&gt;lmf_var;</span>
<span class="lineNum">    6557 </span><span class="lineCov">   14264387 :         gboolean args_clobbered = FALSE;</span>
<span class="lineNum">    6558 </span><span class="lineCov">   14264387 :         gboolean trace = FALSE;</span>
<span class="lineNum">    6559 </span>            : 
<span class="lineNum">    6560 </span><span class="lineCov">   42808548 :         cfg-&gt;code_size = MAX (cfg-&gt;header-&gt;code_size * 4, 1024);</span>
<span class="lineNum">    6561 </span>            : 
<span class="lineNum">    6562 </span><span class="lineCov">   14273250 :         code = cfg-&gt;native_code = (unsigned char *)g_malloc (cfg-&gt;code_size);</span>
<span class="lineNum">    6563 </span>            : 
<span class="lineNum">    6564 </span><span class="lineCov">   14273250 :         if (mono_jit_trace_calls != NULL &amp;&amp; mono_trace_eval (method))</span>
<span class="lineNum">    6565 </span><span class="lineNoCov">          0 :                 trace = TRUE;</span>
<span class="lineNum">    6566 </span>            : 
<span class="lineNum">    6567 </span>            :         /* Amount of stack space allocated by register saving code */
<span class="lineNum">    6568 </span><span class="lineCov">   14273783 :         pos = 0;</span>
<span class="lineNum">    6569 </span>            : 
<span class="lineNum">    6570 </span>            :         /* Offset between RSP and the CFA */
<span class="lineNum">    6571 </span><span class="lineCov">   14273783 :         cfa_offset = 0;</span>
<span class="lineNum">    6572 </span>            : 
<span class="lineNum">    6573 </span>            :         /* 
<span class="lineNum">    6574 </span>            :          * The prolog consists of the following parts:
<span class="lineNum">    6575 </span>            :          * FP present:
<span class="lineNum">    6576 </span>            :          * - push rbp, mov rbp, rsp
<span class="lineNum">    6577 </span>            :          * - save callee saved regs using pushes
<span class="lineNum">    6578 </span>            :          * - allocate frame
<span class="lineNum">    6579 </span>            :          * - save rgctx if needed
<span class="lineNum">    6580 </span>            :          * - save lmf if needed
<span class="lineNum">    6581 </span>            :          * FP not present:
<span class="lineNum">    6582 </span>            :          * - allocate frame
<span class="lineNum">    6583 </span>            :          * - save rgctx if needed
<span class="lineNum">    6584 </span>            :          * - save lmf if needed
<span class="lineNum">    6585 </span>            :          * - save callee saved regs using moves
<span class="lineNum">    6586 </span>            :          */
<span class="lineNum">    6587 </span>            : 
<span class="lineNum">    6588 </span>            :         // CFA = sp + 8
<span class="lineNum">    6589 </span><span class="lineCov">   14273783 :         cfa_offset = 8;</span>
<span class="lineNum">    6590 </span><span class="lineCov">   28546983 :         mono_emit_unwind_op_def_cfa (cfg, code, AMD64_RSP, 8);</span>
<span class="lineNum">    6591 </span>            :         // IP saved at CFA - 8
<span class="lineNum">    6592 </span><span class="lineCov">   14255788 :         mono_emit_unwind_op_offset (cfg, code, AMD64_RIP, -cfa_offset);</span>
<span class="lineNum">    6593 </span><span class="lineCov">   42791881 :         async_exc_point (code);</span>
<span class="lineNum">    6594 </span><span class="lineCov">   14261676 :         mini_gc_set_slot_type_from_cfa (cfg, -cfa_offset, SLOT_NOREF);</span>
<span class="lineNum">    6595 </span>            : 
<span class="lineNum">    6596 </span><span class="lineCov">   14261676 :         if (!cfg-&gt;arch.omit_fp) {</span>
<span class="lineNum">    6597 </span><span class="lineCov">   10390461 :                 amd64_push_reg (code, AMD64_RBP);</span>
<span class="lineNum">    6598 </span><span class="lineCov">    2079196 :                 cfa_offset += 8;</span>
<span class="lineNum">    6599 </span><span class="lineCov">    4158631 :                 mono_emit_unwind_op_def_cfa_offset (cfg, code, cfa_offset);</span>
<span class="lineNum">    6600 </span><span class="lineCov">    2080805 :                 mono_emit_unwind_op_offset (cfg, code, AMD64_RBP, - cfa_offset);</span>
<span class="lineNum">    6601 </span><span class="lineCov">    6239730 :                 async_exc_point (code);</span>
<span class="lineNum">    6602 </span>            : #ifdef TARGET_WIN32
<span class="lineNum">    6603 </span>            :                 mono_arch_unwindinfo_add_push_nonvol (&amp;cfg-&gt;arch.unwindinfo, cfg-&gt;native_code, code, AMD64_RBP);
<span class="lineNum">    6604 </span>            : #endif
<span class="lineNum">    6605 </span>            :                 /* These are handled automatically by the stack marking code */
<span class="lineNum">    6606 </span><span class="lineCov">    2078995 :                 mini_gc_set_slot_type_from_cfa (cfg, -cfa_offset, SLOT_NOREF);</span>
<span class="lineNum">    6607 </span>            :                 
<span class="lineNum">    6608 </span><span class="lineCov">   20801734 :                 amd64_mov_reg_reg (code, AMD64_RBP, AMD64_RSP, sizeof(mgreg_t));</span>
<span class="lineNum">    6609 </span><span class="lineCov">    4161397 :                 mono_emit_unwind_op_def_cfa_reg (cfg, code, AMD64_RBP);</span>
<span class="lineNum">    6610 </span><span class="lineCov">    6240613 :                 async_exc_point (code);</span>
<span class="lineNum">    6611 </span>            : #ifdef TARGET_WIN32
<span class="lineNum">    6612 </span>            :                 mono_arch_unwindinfo_add_set_fpreg (&amp;cfg-&gt;arch.unwindinfo, cfg-&gt;native_code, code, AMD64_RBP);
<span class="lineNum">    6613 </span>            : #endif
<span class="lineNum">    6614 </span><span class="lineCov">    2079726 :         }</span>
<span class="lineNum">    6615 </span>            : 
<span class="lineNum">    6616 </span>            :         /* The param area is always at offset 0 from sp */
<span class="lineNum">    6617 </span>            :         /* This needs to be allocated here, since it has to come after the spill area */
<span class="lineNum">    6618 </span><span class="lineCov">   14261976 :         if (cfg-&gt;param_area) {</span>
<span class="lineNum">    6619 </span><span class="lineCov">    1014349 :                 if (cfg-&gt;arch.omit_fp)</span>
<span class="lineNum">    6620 </span>            :                         // FIXME:
<span class="lineNum">    6621 </span><span class="lineNoCov">          0 :                         g_assert_not_reached ();</span>
<span class="lineNum">    6622 </span><span class="lineCov">    1014421 :                 cfg-&gt;stack_offset += ALIGN_TO (cfg-&gt;param_area, sizeof(mgreg_t));</span>
<span class="lineNum">    6623 </span><span class="lineCov">    1014421 :         }</span>
<span class="lineNum">    6624 </span>            : 
<span class="lineNum">    6625 </span><span class="lineCov">   14265041 :         if (cfg-&gt;arch.omit_fp) {</span>
<span class="lineNum">    6626 </span>            :                 /* 
<span class="lineNum">    6627 </span>            :                  * On enter, the stack is misaligned by the pushing of the return
<span class="lineNum">    6628 </span>            :                  * address. It is either made aligned by the pushing of %rbp, or by
<span class="lineNum">    6629 </span>            :                  * this.
<span class="lineNum">    6630 </span>            :                  */
<span class="lineNum">    6631 </span><span class="lineCov">   12184694 :                 alloc_size = ALIGN_TO (cfg-&gt;stack_offset, 8);</span>
<span class="lineNum">    6632 </span><span class="lineCov">   12184694 :                 if ((alloc_size % 16) == 0) {</span>
<span class="lineNum">    6633 </span><span class="lineCov">    5532015 :                         alloc_size += 8;</span>
<span class="lineNum">    6634 </span>            :                         /* Mark the padding slot as NOREF */
<span class="lineNum">    6635 </span><span class="lineCov">    5532015 :                         mini_gc_set_slot_type_from_cfa (cfg, -cfa_offset - sizeof (mgreg_t), SLOT_NOREF);</span>
<span class="lineNum">    6636 </span><span class="lineCov">    5532015 :                 }</span>
<span class="lineNum">    6637 </span><span class="lineCov">   12189346 :         } else {</span>
<span class="lineNum">    6638 </span><span class="lineCov">    2076853 :                 alloc_size = ALIGN_TO (cfg-&gt;stack_offset, MONO_ARCH_FRAME_ALIGNMENT);</span>
<span class="lineNum">    6639 </span><span class="lineCov">    2076853 :                 if (cfg-&gt;stack_offset != alloc_size) {</span>
<span class="lineNum">    6640 </span>            :                         /* Mark the padding slot as NOREF */
<span class="lineNum">    6641 </span><span class="lineCov">    1016756 :                         mini_gc_set_slot_type_from_fp (cfg, -alloc_size + cfg-&gt;param_area, SLOT_NOREF);</span>
<span class="lineNum">    6642 </span><span class="lineCov">    1016756 :                 }</span>
<span class="lineNum">    6643 </span><span class="lineCov">    2078390 :                 cfg-&gt;arch.sp_fp_offset = alloc_size;</span>
<span class="lineNum">    6644 </span><span class="lineCov">    2078390 :                 alloc_size -= pos;</span>
<span class="lineNum">    6645 </span>            :         }
<span class="lineNum">    6646 </span>            : 
<span class="lineNum">    6647 </span><span class="lineCov">   14264252 :         cfg-&gt;arch.stack_alloc_size = alloc_size;</span>
<span class="lineNum">    6648 </span>            : 
<span class="lineNum">    6649 </span>            :         /* Allocate stack frame */
<span class="lineNum">    6650 </span><span class="lineCov">   14264252 :         if (alloc_size) {</span>
<span class="lineNum">    6651 </span>            :                 /* See mono_emit_stack_alloc */
<span class="lineNum">    6652 </span>            : #if defined(TARGET_WIN32) || defined(MONO_ARCH_SIGSEGV_ON_ALTSTACK)
<span class="lineNum">    6653 </span><span class="lineCov">   14264524 :                 guint32 remaining_size = alloc_size;</span>
<span class="lineNum">    6654 </span>            :                 /*FIXME handle unbounded code expansion, we should use a loop in case of more than X interactions*/
<span class="lineNum">    6655 </span><span class="lineCov">   14264524 :                 guint32 required_code_size = ((remaining_size / 0x1000) + 1) * 11; /*11 is the max size of amd64_alu_reg_imm + amd64_test_membase_reg*/</span>
<span class="lineNum">    6656 </span><span class="lineCov">   14264524 :                 guint32 offset = code - cfg-&gt;native_code;</span>
<span class="lineNum">    6657 </span><span class="lineCov">   14264524 :                 if (G_UNLIKELY (required_code_size &gt;= (cfg-&gt;code_size - offset))) {</span>
<span class="lineNum">    6658 </span><span class="lineNoCov">          0 :                         while (required_code_size &gt;= (cfg-&gt;code_size - offset))</span>
<span class="lineNum">    6659 </span><span class="lineNoCov">          0 :                                 cfg-&gt;code_size *= 2;</span>
<span class="lineNum">    6660 </span><span class="lineNoCov">          0 :                         cfg-&gt;native_code = (unsigned char *)mono_realloc_native_code (cfg);</span>
<span class="lineNum">    6661 </span><span class="lineNoCov">          0 :                         code = cfg-&gt;native_code + offset;</span>
<span class="lineNum">    6662 </span><span class="lineNoCov">          0 :                         cfg-&gt;stat_code_reallocs++;</span>
<span class="lineNum">    6663 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    6664 </span>            : 
<span class="lineNum">    6665 </span><span class="lineCov">   28551110 :                 while (remaining_size &gt;= 0x1000) {</span>
<span class="lineNum">    6666 </span><span class="lineCov">     203448 :                         amd64_alu_reg_imm (code, X86_SUB, AMD64_RSP, 0x1000);</span>
<span class="lineNum">    6667 </span><span class="lineCov">      16954 :                         if (cfg-&gt;arch.omit_fp) {</span>
<span class="lineNum">    6668 </span><span class="lineCov">       9872 :                                 cfa_offset += 0x1000;</span>
<span class="lineNum">    6669 </span><span class="lineCov">      19744 :                                 mono_emit_unwind_op_def_cfa_offset (cfg, code, cfa_offset);</span>
<span class="lineNum">    6670 </span><span class="lineCov">       9872 :                         }</span>
<span class="lineNum">    6671 </span><span class="lineCov">      50862 :                         async_exc_point (code);</span>
<span class="lineNum">    6672 </span>            : #ifdef TARGET_WIN32
<span class="lineNum">    6673 </span>            :                         if (cfg-&gt;arch.omit_fp) 
<span class="lineNum">    6674 </span>            :                                 mono_arch_unwindinfo_add_alloc_stack (&amp;cfg-&gt;arch.unwindinfo, cfg-&gt;native_code, code, 0x1000);
<span class="lineNum">    6675 </span>            : #endif
<span class="lineNum">    6676 </span>            : 
<span class="lineNum">    6677 </span><span class="lineCov">     305172 :                         amd64_test_membase_reg (code, AMD64_RSP, 0, AMD64_RSP);</span>
<span class="lineNum">    6678 </span><span class="lineCov">      16954 :                         remaining_size -= 0x1000;</span>
<span class="lineNum">    6679 </span>            :                 }
<span class="lineNum">    6680 </span><span class="lineCov">   14251971 :                 if (remaining_size) {</span>
<span class="lineNum">    6681 </span><span class="lineCov">  212620748 :                         amd64_alu_reg_imm (code, X86_SUB, AMD64_RSP, remaining_size);</span>
<span class="lineNum">    6682 </span><span class="lineCov">   14272806 :                         if (cfg-&gt;arch.omit_fp) {</span>
<span class="lineNum">    6683 </span><span class="lineCov">   12195895 :                                 cfa_offset += remaining_size;</span>
<span class="lineNum">    6684 </span><span class="lineCov">   24394459 :                                 mono_emit_unwind_op_def_cfa_offset (cfg, code, cfa_offset);</span>
<span class="lineNum">    6685 </span><span class="lineCov">   36587225 :                                 async_exc_point (code);</span>
<span class="lineNum">    6686 </span><span class="lineCov">   12197297 :                         }</span>
<span class="lineNum">    6687 </span>            : #ifdef TARGET_WIN32
<span class="lineNum">    6688 </span>            :                         if (cfg-&gt;arch.omit_fp) 
<span class="lineNum">    6689 </span>            :                                 mono_arch_unwindinfo_add_alloc_stack (&amp;cfg-&gt;arch.unwindinfo, cfg-&gt;native_code, code, remaining_size);
<span class="lineNum">    6690 </span>            : #endif
<span class="lineNum">    6691 </span><span class="lineCov">   14272201 :                 }</span>
<span class="lineNum">    6692 </span>            : #else
<span class="lineNum">    6693 </span>            :                 amd64_alu_reg_imm (code, X86_SUB, AMD64_RSP, alloc_size);
<span class="lineNum">    6694 </span>            :                 if (cfg-&gt;arch.omit_fp) {
<span class="lineNum">    6695 </span>            :                         cfa_offset += alloc_size;
<span class="lineNum">    6696 </span>            :                         mono_emit_unwind_op_def_cfa_offset (cfg, code, cfa_offset);
<span class="lineNum">    6697 </span>            :                         async_exc_point (code);
<span class="lineNum">    6698 </span>            :                 }
<span class="lineNum">    6699 </span>            : #endif
<span class="lineNum">    6700 </span><span class="lineCov">   14275804 :         }</span>
<span class="lineNum">    6701 </span>            : 
<span class="lineNum">    6702 </span>            :         /* Stack alignment check */
<span class="lineNum">    6703 </span>            : #if 0
<span class="lineNum">    6704 </span>            :         {
<span class="lineNum">    6705 </span>            :                 guint8 *buf;
<span class="lineNum">    6706 </span>            : 
<span class="lineNum">    6707 </span>            :                 amd64_mov_reg_reg (code, AMD64_RAX, AMD64_RSP, 8);
<span class="lineNum">    6708 </span>            :                 amd64_alu_reg_imm (code, X86_AND, AMD64_RAX, 0xf);
<span class="lineNum">    6709 </span>            :                 amd64_alu_reg_imm (code, X86_CMP, AMD64_RAX, 0);
<span class="lineNum">    6710 </span>            :                 buf = code;
<span class="lineNum">    6711 </span>            :                 x86_branch8 (code, X86_CC_EQ, 1, FALSE);
<span class="lineNum">    6712 </span>            :                 amd64_breakpoint (code);
<span class="lineNum">    6713 </span>            :                 amd64_patch (buf, code);
<span class="lineNum">    6714 </span>            :         }
<span class="lineNum">    6715 </span>            : #endif
<span class="lineNum">    6716 </span>            : 
<span class="lineNum">    6717 </span><span class="lineCov">   14263289 :         if (mini_get_debug_options ()-&gt;init_stacks) {</span>
<span class="lineNum">    6718 </span>            :                 /* Fill the stack frame with a dummy value to force deterministic behavior */
<span class="lineNum">    6719 </span>            :         
<span class="lineNum">    6720 </span>            :                 /* Save registers to the red zone */
<span class="lineNum">    6721 </span><span class="lineNoCov">          0 :                 amd64_mov_membase_reg (code, AMD64_RSP, -8, AMD64_RDI, 8);</span>
<span class="lineNum">    6722 </span><span class="lineNoCov">          0 :                 amd64_mov_membase_reg (code, AMD64_RSP, -16, AMD64_RCX, 8);</span>
<span class="lineNum">    6723 </span>            : 
<span class="lineNum">    6724 </span><span class="lineNoCov">          0 :                 amd64_mov_reg_imm (code, AMD64_RAX, 0x2a2a2a2a2a2a2a2a);</span>
<span class="lineNum">    6725 </span><span class="lineNoCov">          0 :                 amd64_mov_reg_imm (code, AMD64_RCX, alloc_size / 8);</span>
<span class="lineNum">    6726 </span><span class="lineNoCov">          0 :                 amd64_mov_reg_reg (code, AMD64_RDI, AMD64_RSP, 8);</span>
<span class="lineNum">    6727 </span>            : 
<span class="lineNum">    6728 </span><span class="lineNoCov">          0 :                 amd64_cld (code);</span>
<span class="lineNum">    6729 </span><span class="lineNoCov">          0 :                 amd64_prefix (code, X86_REP_PREFIX);</span>
<span class="lineNum">    6730 </span><span class="lineNoCov">          0 :                 amd64_stosl (code);</span>
<span class="lineNum">    6731 </span>            : 
<span class="lineNum">    6732 </span><span class="lineNoCov">          0 :                 amd64_mov_reg_membase (code, AMD64_RDI, AMD64_RSP, -8, 8);</span>
<span class="lineNum">    6733 </span><span class="lineNoCov">          0 :                 amd64_mov_reg_membase (code, AMD64_RCX, AMD64_RSP, -16, 8);</span>
<span class="lineNum">    6734 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    6735 </span>            : 
<span class="lineNum">    6736 </span>            :         /* Save LMF */
<span class="lineNum">    6737 </span><span class="lineCov">   14251911 :         if (method-&gt;save_lmf)</span>
<span class="lineNum">    6738 </span><span class="lineCov">     279664 :                 code = emit_setup_lmf (cfg, code, lmf_var-&gt;inst_offset, cfa_offset);</span>
<span class="lineNum">    6739 </span>            : 
<span class="lineNum">    6740 </span>            :         /* Save callee saved registers */
<span class="lineNum">    6741 </span><span class="lineCov">   14277826 :         if (cfg-&gt;arch.omit_fp) {</span>
<span class="lineNum">    6742 </span><span class="lineCov">   12198741 :                 save_area_offset = cfg-&gt;arch.reg_save_area_offset;</span>
<span class="lineNum">    6743 </span>            :                 /* Save caller saved registers after sp is adjusted */
<span class="lineNum">    6744 </span>            :                 /* The registers are saved at the bottom of the frame */
<span class="lineNum">    6745 </span>            :                 /* FIXME: Optimize this so the regs are saved at the end of the frame in increasing order */
<span class="lineNum">    6746 </span><span class="lineCov">   12198741 :         } else {</span>
<span class="lineNum">    6747 </span>            :                 /* The registers are saved just below the saved rbp */
<span class="lineNum">    6748 </span><span class="lineCov">    2079656 :                 save_area_offset = cfg-&gt;arch.reg_save_area_offset;</span>
<span class="lineNum">    6749 </span>            :         }
<span class="lineNum">    6750 </span>            : 
<span class="lineNum">    6751 </span><span class="lineCov">  513746267 :         for (i = 0; i &lt; AMD64_NREG; ++i) {</span>
<span class="lineNum">    6752 </span><span class="lineCov">  328332701 :                 if (AMD64_IS_CALLEE_SAVED_REG (i) &amp;&amp; (cfg-&gt;arch.saved_iregs &amp; (1 &lt;&lt; i))) {</span>
<span class="lineNum">    6753 </span><span class="lineCov">  510946443 :                         amd64_mov_membase_reg (code, cfg-&gt;frame_reg, save_area_offset, i, 8);</span>
<span class="lineNum">    6754 </span>            : 
<span class="lineNum">    6755 </span><span class="lineCov">   26414960 :                         if (cfg-&gt;arch.omit_fp) {</span>
<span class="lineNum">    6756 </span><span class="lineCov">   20587456 :                                 mono_emit_unwind_op_offset (cfg, code, i, - (cfa_offset - save_area_offset));</span>
<span class="lineNum">    6757 </span>            :                                 /* These are handled automatically by the stack marking code */
<span class="lineNum">    6758 </span><span class="lineCov">   20587456 :                                 mini_gc_set_slot_type_from_cfa (cfg, - (cfa_offset - save_area_offset), SLOT_NOREF);</span>
<span class="lineNum">    6759 </span><span class="lineCov">   20587456 :                         } else {</span>
<span class="lineNum">    6760 </span><span class="lineCov">    5825734 :                                 mono_emit_unwind_op_offset (cfg, code, i, - (-save_area_offset + (2 * 8)));</span>
<span class="lineNum">    6761 </span>            :                                 // FIXME: GC
<span class="lineNum">    6762 </span>            :                         }
<span class="lineNum">    6763 </span>            : 
<span class="lineNum">    6764 </span><span class="lineCov">   26424564 :                         save_area_offset += 8;</span>
<span class="lineNum">    6765 </span><span class="lineCov">   79268014 :                         async_exc_point (code);</span>
<span class="lineNum">    6766 </span><span class="lineCov">   26420015 :                 }</span>
<span class="lineNum">    6767 </span><span class="lineCov">  242542688 :         }</span>
<span class="lineNum">    6768 </span>            : 
<span class="lineNum">    6769 </span>            :         /* store runtime generic context */
<span class="lineNum">    6770 </span><span class="lineCov">   14280916 :         if (cfg-&gt;rgctx_var) {</span>
<span class="lineNum">    6771 </span><span class="lineCov">    2381045 :                 g_assert (cfg-&gt;rgctx_var-&gt;opcode == OP_REGOFFSET &amp;&amp;</span>
<span class="lineNum">    6772 </span>            :                                 (cfg-&gt;rgctx_var-&gt;inst_basereg == AMD64_RBP || cfg-&gt;rgctx_var-&gt;inst_basereg == AMD64_RSP));
<span class="lineNum">    6773 </span>            : 
<span class="lineNum">    6774 </span><span class="lineCov">    8075411 :                 amd64_mov_membase_reg (code, cfg-&gt;rgctx_var-&gt;inst_basereg, cfg-&gt;rgctx_var-&gt;inst_offset, MONO_ARCH_RGCTX_REG, sizeof(gpointer));</span>
<span class="lineNum">    6775 </span>            : 
<span class="lineNum">    6776 </span><span class="lineCov">     409833 :                 mono_add_var_location (cfg, cfg-&gt;rgctx_var, TRUE, MONO_ARCH_RGCTX_REG, 0, 0, code - cfg-&gt;native_code);</span>
<span class="lineNum">    6777 </span><span class="lineCov">     409833 :                 mono_add_var_location (cfg, cfg-&gt;rgctx_var, FALSE, cfg-&gt;rgctx_var-&gt;inst_basereg, cfg-&gt;rgctx_var-&gt;inst_offset, code - cfg-&gt;native_code, 0);</span>
<span class="lineNum">    6778 </span><span class="lineCov">     409833 :         }</span>
<span class="lineNum">    6779 </span>            : 
<span class="lineNum">    6780 </span>            :         /* compute max_length in order to use short forward jumps */
<span class="lineNum">    6781 </span><span class="lineCov">   14263603 :         max_epilog_size = get_max_epilog_size (cfg);</span>
<span class="lineNum">    6782 </span><span class="lineCov">   14263603 :         if (cfg-&gt;opt &amp; MONO_OPT_BRANCH) {</span>
<span class="lineNum">    6783 </span><span class="lineCov">  266496084 :                 for (bb = cfg-&gt;bb_entry; bb; bb = bb-&gt;next_bb) {</span>
<span class="lineNum">    6784 </span>            :                         MonoInst *ins;
<span class="lineNum">    6785 </span><span class="lineCov">  119053569 :                         int max_length = 0;</span>
<span class="lineNum">    6786 </span>            : 
<span class="lineNum">    6787 </span><span class="lineCov">  119053569 :                         if (cfg-&gt;prof_options &amp; MONO_PROFILE_COVERAGE)</span>
<span class="lineNum">    6788 </span><span class="lineNoCov">          0 :                                 max_length += 6;</span>
<span class="lineNum">    6789 </span>            :                         /* max alignment for loops */
<span class="lineNum">    6790 </span><span class="lineCov">  240140850 :                         if ((cfg-&gt;opt &amp; MONO_OPT_LOOP) &amp;&amp; bb_is_loop_start (bb))</span>
<span class="lineNum">    6791 </span><span class="lineCov">    2809854 :                                 max_length += LOOP_ALIGNMENT;</span>
<span class="lineNum">    6792 </span>            : 
<span class="lineNum">    6793 </span><span class="lineCov"> 2043520065 :                         MONO_BB_FOR_EACH_INS (bb, ins) {</span>
<span class="lineNum">    6794 </span><span class="lineCov">  902858407 :                                 max_length += ((guint8 *)ins_get_spec (ins-&gt;opcode))[MONO_INST_LEN];</span>
<span class="lineNum">    6795 </span><span class="lineCov">  902858407 :                         }</span>
<span class="lineNum">    6796 </span>            : 
<span class="lineNum">    6797 </span>            :                         /* Take prolog and epilog instrumentation into account */
<span class="lineNum">    6798 </span><span class="lineCov">  223917235 :                         if (bb == cfg-&gt;bb_entry || bb == cfg-&gt;bb_exit)</span>
<span class="lineNum">    6799 </span><span class="lineCov">   28404594 :                                 max_length += max_epilog_size;</span>
<span class="lineNum">    6800 </span>            :                         
<span class="lineNum">    6801 </span><span class="lineCov">  119050583 :                         bb-&gt;max_length = max_length;</span>
<span class="lineNum">    6802 </span><span class="lineCov">  119050583 :                 }</span>
<span class="lineNum">    6803 </span><span class="lineCov">   14208729 :         }</span>
<span class="lineNum">    6804 </span>            : 
<span class="lineNum">    6805 </span><span class="lineCov">   14267037 :         sig = mono_method_signature (method);</span>
<span class="lineNum">    6806 </span><span class="lineCov">   14267037 :         pos = 0;</span>
<span class="lineNum">    6807 </span>            : 
<span class="lineNum">    6808 </span><span class="lineCov">   14267037 :         cinfo = (CallInfo *)cfg-&gt;arch.cinfo;</span>
<span class="lineNum">    6809 </span>            : 
<span class="lineNum">    6810 </span><span class="lineCov">   14267037 :         if (sig-&gt;ret-&gt;type != MONO_TYPE_VOID) {</span>
<span class="lineNum">    6811 </span>            :                 /* Save volatile arguments to the stack */
<span class="lineNum">    6812 </span><span class="lineCov">    9274915 :                 if (cfg-&gt;vret_addr &amp;&amp; (cfg-&gt;vret_addr-&gt;opcode != OP_REGVAR))</span>
<span class="lineNum">    6813 </span><span class="lineCov">    9687377 :                         amd64_mov_membase_reg (code, cfg-&gt;vret_addr-&gt;inst_basereg, cfg-&gt;vret_addr-&gt;inst_offset, cinfo-&gt;ret.reg, 8);</span>
<span class="lineNum">    6814 </span><span class="lineCov">    8791405 :         }</span>
<span class="lineNum">    6815 </span>            : 
<span class="lineNum">    6816 </span>            :         /* Keep this in sync with emit_load_volatile_arguments */
<span class="lineNum">    6817 </span><span class="lineCov">   89176248 :         for (i = 0; i &lt; sig-&gt;param_count + sig-&gt;hasthis; ++i) {</span>
<span class="lineNum">    6818 </span><span class="lineCov">   30323902 :                 ArgInfo *ainfo = cinfo-&gt;args + i;</span>
<span class="lineNum">    6819 </span>            : 
<span class="lineNum">    6820 </span><span class="lineCov">   30323902 :                 ins = cfg-&gt;args [i];</span>
<span class="lineNum">    6821 </span>            : 
<span class="lineNum">    6822 </span><span class="lineCov">   31484535 :                 if ((ins-&gt;flags &amp; MONO_INST_IS_DEAD) &amp;&amp; !trace)</span>
<span class="lineNum">    6823 </span>            :                         /* Unused arguments */
<span class="lineNum">    6824 </span><span class="lineCov">    1160691 :                         continue;</span>
<span class="lineNum">    6825 </span>            : 
<span class="lineNum">    6826 </span>            :                 /* Save volatile arguments to the stack */
<span class="lineNum">    6827 </span><span class="lineCov">   29165600 :                 if (ins-&gt;opcode != OP_REGVAR) {</span>
<span class="lineNum">    6828 </span><span class="lineCov">   12923666 :                         switch (ainfo-&gt;storage) {</span>
<span class="lineNum">    6829 </span>            :                         case ArgInIReg: {
<span class="lineNum">    6830 </span><span class="lineCov">   10188759 :                                 guint32 size = 8;</span>
<span class="lineNum">    6831 </span>            : 
<span class="lineNum">    6832 </span>            :                                 /* FIXME: I1 etc */
<span class="lineNum">    6833 </span>            :                                 /*
<span class="lineNum">    6834 </span>            :                                 if (stack_offset &amp; 0x1)
<span class="lineNum">    6835 </span>            :                                         size = 1;
<span class="lineNum">    6836 </span>            :                                 else if (stack_offset &amp; 0x2)
<span class="lineNum">    6837 </span>            :                                         size = 2;
<span class="lineNum">    6838 </span>            :                                 else if (stack_offset &amp; 0x4)
<span class="lineNum">    6839 </span>            :                                         size = 4;
<span class="lineNum">    6840 </span>            :                                 else
<span class="lineNum">    6841 </span>            :                                         size = 8;
<span class="lineNum">    6842 </span>            :                                 */
<span class="lineNum">    6843 </span><span class="lineCov">  228170960 :                                 amd64_mov_membase_reg (code, ins-&gt;inst_basereg, ins-&gt;inst_offset, ainfo-&gt;reg, size);</span>
<span class="lineNum">    6844 </span>            : 
<span class="lineNum">    6845 </span>            :                                 /*
<span class="lineNum">    6846 </span>            :                                  * Save the original location of 'this',
<span class="lineNum">    6847 </span>            :                                  * get_generic_info_from_stack_frame () needs this to properly look up
<span class="lineNum">    6848 </span>            :                                  * the argument value during the handling of async exceptions.
<span class="lineNum">    6849 </span>            :                                  */
<span class="lineNum">    6850 </span><span class="lineCov">   10191885 :                                 if (ins == cfg-&gt;args [0]) {</span>
<span class="lineNum">    6851 </span><span class="lineCov">    4037494 :                                         mono_add_var_location (cfg, ins, TRUE, ainfo-&gt;reg, 0, 0, code - cfg-&gt;native_code);</span>
<span class="lineNum">    6852 </span><span class="lineCov">    4037494 :                                         mono_add_var_location (cfg, ins, FALSE, ins-&gt;inst_basereg, ins-&gt;inst_offset, code - cfg-&gt;native_code, 0);</span>
<span class="lineNum">    6853 </span><span class="lineCov">    4037494 :                                 }</span>
<span class="lineNum">    6854 </span><span class="lineCov">   10192675 :                                 break;</span>
<span class="lineNum">    6855 </span>            :                         }
<span class="lineNum">    6856 </span>            :                         case ArgInFloatSSEReg:
<span class="lineNum">    6857 </span><span class="lineCov">     174339 :                                 amd64_movss_membase_reg (code, ins-&gt;inst_basereg, ins-&gt;inst_offset, ainfo-&gt;reg);</span>
<span class="lineNum">    6858 </span><span class="lineCov">       8128 :                                 break;</span>
<span class="lineNum">    6859 </span>            :                         case ArgInDoubleSSEReg:
<span class="lineNum">    6860 </span><span class="lineCov">     107491 :                                 amd64_movsd_membase_reg (code, ins-&gt;inst_basereg, ins-&gt;inst_offset, ainfo-&gt;reg);</span>
<span class="lineNum">    6861 </span><span class="lineCov">       5173 :                                 break;</span>
<span class="lineNum">    6862 </span>            :                         case ArgValuetypeInReg:
<span class="lineNum">    6863 </span><span class="lineCov">    8618115 :                                 for (quad = 0; quad &lt; 2; quad ++) {</span>
<span class="lineNum">    6864 </span><span class="lineCov">    2871657 :                                         switch (ainfo-&gt;pair_storage [quad]) {</span>
<span class="lineNum">    6865 </span>            :                                         case ArgInIReg:
<span class="lineNum">    6866 </span><span class="lineCov">   34722061 :                                                 amd64_mov_membase_reg (code, ins-&gt;inst_basereg, ins-&gt;inst_offset + (quad * sizeof(mgreg_t)), ainfo-&gt;pair_regs [quad], sizeof(mgreg_t));</span>
<span class="lineNum">    6867 </span><span class="lineCov">    1722942 :                                                 break;</span>
<span class="lineNum">    6868 </span>            :                                         case ArgInFloatSSEReg:
<span class="lineNum">    6869 </span><span class="lineCov">         40 :                                                 amd64_movss_membase_reg (code, ins-&gt;inst_basereg, ins-&gt;inst_offset + (quad * sizeof(mgreg_t)), ainfo-&gt;pair_regs [quad]);</span>
<span class="lineNum">    6870 </span><span class="lineCov">          2 :                                                 break;</span>
<span class="lineNum">    6871 </span>            :                                         case ArgInDoubleSSEReg:
<span class="lineNum">    6872 </span><span class="lineCov">         80 :                                                 amd64_movsd_membase_reg (code, ins-&gt;inst_basereg, ins-&gt;inst_offset + (quad * sizeof(mgreg_t)), ainfo-&gt;pair_regs [quad]);</span>
<span class="lineNum">    6873 </span><span class="lineCov">          4 :                                                 break;</span>
<span class="lineNum">    6874 </span>            :                                         case ArgNone:
<span class="lineNum">    6875 </span><span class="lineCov">    1150548 :                                                 break;</span>
<span class="lineNum">    6876 </span>            :                                         default:
<span class="lineNum">    6877 </span><span class="lineNoCov">          0 :                                                 g_assert_not_reached ();</span>
<span class="lineNum">    6878 </span><span class="lineNoCov">          0 :                                         }</span>
<span class="lineNum">    6879 </span><span class="lineCov">    2869899 :                                 }</span>
<span class="lineNum">    6880 </span><span class="lineCov">    1437503 :                                 break;</span>
<span class="lineNum">    6881 </span>            :                         case ArgValuetypeAddrInIReg:
<span class="lineNum">    6882 </span><span class="lineNoCov">          0 :                                 if (ainfo-&gt;pair_storage [0] == ArgInIReg)</span>
<span class="lineNum">    6883 </span><span class="lineNoCov">          0 :                                         amd64_mov_membase_reg (code, ins-&gt;inst_left-&gt;inst_basereg, ins-&gt;inst_left-&gt;inst_offset, ainfo-&gt;pair_regs [0],  sizeof (gpointer));</span>
<span class="lineNum">    6884 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    6885 </span>            :                         case ArgValuetypeAddrOnStack:
<span class="lineNum">    6886 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    6887 </span>            :                         case ArgGSharedVtInReg:
<span class="lineNum">    6888 </span><span class="lineNoCov">          0 :                                 amd64_mov_membase_reg (code, ins-&gt;inst_basereg, ins-&gt;inst_offset, ainfo-&gt;reg, 8);</span>
<span class="lineNum">    6889 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    6890 </span>            :                         default:
<span class="lineNum">    6891 </span><span class="lineCov">    1290860 :                                 break;</span>
<span class="lineNum">    6892 </span>            :                         }
<span class="lineNum">    6893 </span><span class="lineCov">   12923102 :                 } else {</span>
<span class="lineNum">    6894 </span>            :                         /* Argument allocated to (non-volatile) register */
<span class="lineNum">    6895 </span><span class="lineCov">   16210606 :                         switch (ainfo-&gt;storage) {</span>
<span class="lineNum">    6896 </span>            :                         case ArgInIReg:
<span class="lineNum">    6897 </span><span class="lineCov">  160262175 :                                 amd64_mov_reg_reg (code, ins-&gt;dreg, ainfo-&gt;reg, 8);</span>
<span class="lineNum">    6898 </span><span class="lineCov">   16031969 :                                 break;</span>
<span class="lineNum">    6899 </span>            :                         case ArgOnStack:
<span class="lineNum">    6900 </span><span class="lineCov">    4500388 :                                 amd64_mov_reg_membase (code, ins-&gt;dreg, AMD64_RBP, ARGS_OFFSET + ainfo-&gt;offset, 8);</span>
<span class="lineNum">    6901 </span><span class="lineCov">     204693 :                                 break;</span>
<span class="lineNum">    6902 </span>            :                         default:
<span class="lineNum">    6903 </span><span class="lineNoCov">          0 :                                 g_assert_not_reached ();</span>
<span class="lineNum">    6904 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    6905 </span>            : 
<span class="lineNum">    6906 </span><span class="lineCov">   16231499 :                         if (ins == cfg-&gt;args [0]) {</span>
<span class="lineNum">    6907 </span><span class="lineCov">    8101092 :                                 mono_add_var_location (cfg, ins, TRUE, ainfo-&gt;reg, 0, 0, code - cfg-&gt;native_code);</span>
<span class="lineNum">    6908 </span><span class="lineCov">    8101092 :                                 mono_add_var_location (cfg, ins, TRUE, ins-&gt;dreg, 0, code - cfg-&gt;native_code, 0);</span>
<span class="lineNum">    6909 </span><span class="lineCov">    8101092 :                         }</span>
<span class="lineNum">    6910 </span>            :                 }
<span class="lineNum">    6911 </span><span class="lineCov">   29155169 :         }</span>
<span class="lineNum">    6912 </span>            : 
<span class="lineNum">    6913 </span><span class="lineCov">   14278230 :         if (cfg-&gt;method-&gt;save_lmf)</span>
<span class="lineNum">    6914 </span><span class="lineCov">     279724 :                 args_clobbered = TRUE;</span>
<span class="lineNum">    6915 </span>            : 
<span class="lineNum">    6916 </span><span class="lineCov">   14279741 :         if (trace) {</span>
<span class="lineNum">    6917 </span><span class="lineNoCov">          0 :                 args_clobbered = TRUE;</span>
<span class="lineNum">    6918 </span><span class="lineNoCov">          0 :                 code = (guint8 *)mono_arch_instrument_prolog (cfg, mono_trace_enter_method, code, TRUE);</span>
<span class="lineNum">    6919 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    6920 </span>            : 
<span class="lineNum">    6921 </span><span class="lineCov">   14275853 :         if (cfg-&gt;prof_options &amp; MONO_PROFILE_ENTER_LEAVE)</span>
<span class="lineNum">    6922 </span><span class="lineCov">        528 :                 args_clobbered = TRUE;</span>
<span class="lineNum">    6923 </span>            : 
<span class="lineNum">    6924 </span>            :         /*
<span class="lineNum">    6925 </span>            :          * Optimize the common case of the first bblock making a call with the same
<span class="lineNum">    6926 </span>            :          * arguments as the method. This works because the arguments are still in their
<span class="lineNum">    6927 </span>            :          * original argument registers.
<span class="lineNum">    6928 </span>            :          * FIXME: Generalize this
<span class="lineNum">    6929 </span>            :          */
<span class="lineNum">    6930 </span><span class="lineCov">   14275286 :         if (!args_clobbered) {</span>
<span class="lineNum">    6931 </span><span class="lineCov">   13984332 :                 MonoBasicBlock *first_bb = cfg-&gt;bb_entry;</span>
<span class="lineNum">    6932 </span>            :                 MonoInst *next;
<span class="lineNum">    6933 </span><span class="lineCov">   13984332 :                 int filter = FILTER_IL_SEQ_POINT;</span>
<span class="lineNum">    6934 </span>            : 
<span class="lineNum">    6935 </span><span class="lineCov">   13984332 :                 next = mono_bb_first_inst (first_bb, filter);</span>
<span class="lineNum">    6936 </span><span class="lineCov">   27963957 :                 if (!next &amp;&amp; first_bb-&gt;next_bb) {</span>
<span class="lineNum">    6937 </span><span class="lineCov">   13982034 :                         first_bb = first_bb-&gt;next_bb;</span>
<span class="lineNum">    6938 </span><span class="lineCov">   13982034 :                         next = mono_bb_first_inst (first_bb, filter);</span>
<span class="lineNum">    6939 </span><span class="lineCov">   13982034 :                 }</span>
<span class="lineNum">    6940 </span>            : 
<span class="lineNum">    6941 </span><span class="lineCov">   14001505 :                 if (first_bb-&gt;in_count &gt; 1)</span>
<span class="lineNum">    6942 </span><span class="lineCov">      25580 :                         next = NULL;</span>
<span class="lineNum">    6943 </span>            : 
<span class="lineNum">    6944 </span><span class="lineCov">  172682981 :                 for (i = 0; next &amp;&amp; i &lt; sig-&gt;param_count + sig-&gt;hasthis; ++i) {</span>
<span class="lineNum">    6945 </span><span class="lineCov">   29315676 :                         ArgInfo *ainfo = cinfo-&gt;args + i;</span>
<span class="lineNum">    6946 </span><span class="lineCov">   29315676 :                         gboolean match = FALSE;</span>
<span class="lineNum">    6947 </span>            : 
<span class="lineNum">    6948 </span><span class="lineCov">   29315676 :                         ins = cfg-&gt;args [i];</span>
<span class="lineNum">    6949 </span><span class="lineCov">   29315676 :                         if (ins-&gt;opcode != OP_REGVAR) {</span>
<span class="lineNum">    6950 </span><span class="lineCov">   13644363 :                                 switch (ainfo-&gt;storage) {</span>
<span class="lineNum">    6951 </span>            :                                 case ArgInIReg: {
<span class="lineNum">    6952 </span><span class="lineCov">   25946807 :                                         if (((next-&gt;opcode == OP_LOAD_MEMBASE) || (next-&gt;opcode == OP_LOADI4_MEMBASE)) &amp;&amp; next-&gt;inst_basereg == ins-&gt;inst_basereg &amp;&amp; next-&gt;inst_offset == ins-&gt;inst_offset) {</span>
<span class="lineNum">    6953 </span><span class="lineCov">    3185766 :                                                 if (next-&gt;dreg == ainfo-&gt;reg) {</span>
<span class="lineNum">    6954 </span><span class="lineCov">    6387775 :                                                         NULLIFY_INS (next);</span>
<span class="lineNum">    6955 </span><span class="lineCov">    1597125 :                                                         match = TRUE;</span>
<span class="lineNum">    6956 </span><span class="lineCov">    1597125 :                                                 } else {</span>
<span class="lineNum">    6957 </span><span class="lineCov">    1588186 :                                                         next-&gt;opcode = OP_MOVE;</span>
<span class="lineNum">    6958 </span><span class="lineCov">    1588186 :                                                         next-&gt;sreg1 = ainfo-&gt;reg;</span>
<span class="lineNum">    6959 </span>            :                                                         /* Only continue if the instruction doesn't change argument regs */
<span class="lineNum">    6960 </span><span class="lineCov">    3177634 :                                                         if (next-&gt;dreg == ainfo-&gt;reg || next-&gt;dreg == AMD64_RAX)</span>
<span class="lineNum">    6961 </span><span class="lineCov">    1413759 :                                                                 match = TRUE;</span>
<span class="lineNum">    6962 </span>            :                                                 }
<span class="lineNum">    6963 </span><span class="lineCov">    3186357 :                                         }</span>
<span class="lineNum">    6964 </span><span class="lineCov">   10887608 :                                         break;</span>
<span class="lineNum">    6965 </span>            :                                 }
<span class="lineNum">    6966 </span>            :                                 default:
<span class="lineNum">    6967 </span><span class="lineCov">    2761568 :                                         break;</span>
<span class="lineNum">    6968 </span>            :                                 }
<span class="lineNum">    6969 </span><span class="lineCov">   13647622 :                         } else {</span>
<span class="lineNum">    6970 </span>            :                                 /* Argument allocated to (non-volatile) register */
<span class="lineNum">    6971 </span><span class="lineCov">   15641662 :                                 switch (ainfo-&gt;storage) {</span>
<span class="lineNum">    6972 </span>            :                                 case ArgInIReg:
<span class="lineNum">    6973 </span><span class="lineCov">   20099963 :                                         if (next-&gt;opcode == OP_MOVE &amp;&amp; next-&gt;sreg1 == ins-&gt;dreg &amp;&amp; next-&gt;dreg == ainfo-&gt;reg) {</span>
<span class="lineNum">    6974 </span><span class="lineCov">    5941842 :                                                 NULLIFY_INS (next);</span>
<span class="lineNum">    6975 </span><span class="lineCov">    1485678 :                                                 match = TRUE;</span>
<span class="lineNum">    6976 </span><span class="lineCov">    1485678 :                                         }</span>
<span class="lineNum">    6977 </span><span class="lineCov">   15454021 :                                         break;</span>
<span class="lineNum">    6978 </span>            :                                 default:
<span class="lineNum">    6979 </span><span class="lineCov">     203587 :                                         break;</span>
<span class="lineNum">    6980 </span>            :                                 }
<span class="lineNum">    6981 </span>            :                         }
<span class="lineNum">    6982 </span>            : 
<span class="lineNum">    6983 </span><span class="lineCov">   29305839 :                         if (match) {</span>
<span class="lineNum">    6984 </span><span class="lineCov">    4497538 :                                 next = mono_inst_next (next, filter);</span>
<span class="lineNum">    6985 </span>            :                                 //next = mono_inst_list_next (&amp;next-&gt;node, &amp;first_bb-&gt;ins_list);
<span class="lineNum">    6986 </span><span class="lineCov">    4497538 :                                 if (!next)</span>
<span class="lineNum">    6987 </span><span class="lineCov">      36371 :                                         break;</span>
<span class="lineNum">    6988 </span><span class="lineCov">    4461281 :                         }</span>
<span class="lineNum">    6989 </span><span class="lineCov">   29271664 :                 }</span>
<span class="lineNum">    6990 </span><span class="lineCov">   13997461 :         }</span>
<span class="lineNum">    6991 </span>            : 
<span class="lineNum">    6992 </span><span class="lineCov">   14278890 :         if (cfg-&gt;gen_sdb_seq_points) {</span>
<span class="lineNum">    6993 </span><span class="lineNoCov">          0 :                 MonoInst *info_var = (MonoInst *)cfg-&gt;arch.seq_point_info_var;</span>
<span class="lineNum">    6994 </span>            : 
<span class="lineNum">    6995 </span>            :                 /* Initialize seq_point_info_var */
<span class="lineNum">    6996 </span><span class="lineNoCov">          0 :                 if (cfg-&gt;compile_aot) {</span>
<span class="lineNum">    6997 </span>            :                         /* Initialize the variable from a GOT slot */
<span class="lineNum">    6998 </span>            :                         /* Same as OP_AOTCONST */
<span class="lineNum">    6999 </span><span class="lineNoCov">          0 :                         mono_add_patch_info (cfg, code - cfg-&gt;native_code, MONO_PATCH_INFO_SEQ_POINT_INFO, cfg-&gt;method);</span>
<span class="lineNum">    7000 </span><span class="lineNoCov">          0 :                         amd64_mov_reg_membase (code, AMD64_R11, AMD64_RIP, 0, sizeof(gpointer));</span>
<span class="lineNum">    7001 </span><span class="lineNoCov">          0 :                         g_assert (info_var-&gt;opcode == OP_REGOFFSET);</span>
<span class="lineNum">    7002 </span><span class="lineNoCov">          0 :                         amd64_mov_membase_reg (code, info_var-&gt;inst_basereg, info_var-&gt;inst_offset, AMD64_R11, 8);</span>
<span class="lineNum">    7003 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    7004 </span>            : 
<span class="lineNum">    7005 </span><span class="lineNoCov">          0 :                 if (cfg-&gt;compile_aot) {</span>
<span class="lineNum">    7006 </span>            :                         /* Initialize ss_tramp_var */
<span class="lineNum">    7007 </span><span class="lineNoCov">          0 :                         ins = (MonoInst *)cfg-&gt;arch.ss_tramp_var;</span>
<span class="lineNum">    7008 </span><span class="lineNoCov">          0 :                         g_assert (ins-&gt;opcode == OP_REGOFFSET);</span>
<span class="lineNum">    7009 </span>            : 
<span class="lineNum">    7010 </span><span class="lineNoCov">          0 :                         amd64_mov_reg_membase (code, AMD64_R11, info_var-&gt;inst_basereg, info_var-&gt;inst_offset, 8);</span>
<span class="lineNum">    7011 </span><span class="lineNoCov">          0 :                         amd64_mov_reg_membase (code, AMD64_R11, AMD64_R11, MONO_STRUCT_OFFSET (SeqPointInfo, ss_tramp_addr), 8);</span>
<span class="lineNum">    7012 </span><span class="lineNoCov">          0 :                         amd64_mov_membase_reg (code, ins-&gt;inst_basereg, ins-&gt;inst_offset, AMD64_R11, 8);</span>
<span class="lineNum">    7013 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    7014 </span>            :                         /* Initialize ss_tramp_var */
<span class="lineNum">    7015 </span><span class="lineNoCov">          0 :                         ins = (MonoInst *)cfg-&gt;arch.ss_tramp_var;</span>
<span class="lineNum">    7016 </span><span class="lineNoCov">          0 :                         g_assert (ins-&gt;opcode == OP_REGOFFSET);</span>
<span class="lineNum">    7017 </span>            : 
<span class="lineNum">    7018 </span><span class="lineNoCov">          0 :                         amd64_mov_reg_imm (code, AMD64_R11, (guint64)&amp;ss_trampoline);</span>
<span class="lineNum">    7019 </span><span class="lineNoCov">          0 :                         amd64_mov_membase_reg (code, ins-&gt;inst_basereg, ins-&gt;inst_offset, AMD64_R11, 8);</span>
<span class="lineNum">    7020 </span>            : 
<span class="lineNum">    7021 </span>            :                         /* Initialize bp_tramp_var */
<span class="lineNum">    7022 </span><span class="lineNoCov">          0 :                         ins = (MonoInst *)cfg-&gt;arch.bp_tramp_var;</span>
<span class="lineNum">    7023 </span><span class="lineNoCov">          0 :                         g_assert (ins-&gt;opcode == OP_REGOFFSET);</span>
<span class="lineNum">    7024 </span>            : 
<span class="lineNum">    7025 </span><span class="lineNoCov">          0 :                         amd64_mov_reg_imm (code, AMD64_R11, (guint64)&amp;bp_trampoline);</span>
<span class="lineNum">    7026 </span><span class="lineNoCov">          0 :                         amd64_mov_membase_reg (code, ins-&gt;inst_basereg, ins-&gt;inst_offset, AMD64_R11, 8);</span>
<span class="lineNum">    7027 </span>            :                 }
<span class="lineNum">    7028 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    7029 </span>            : 
<span class="lineNum">    7030 </span><span class="lineCov">   14252316 :         cfg-&gt;code_len = code - cfg-&gt;native_code;</span>
<span class="lineNum">    7031 </span>            : 
<span class="lineNum">    7032 </span><span class="lineCov">   42761108 :         g_assert (cfg-&gt;code_len &lt; cfg-&gt;code_size);</span>
<span class="lineNum">    7033 </span>            : 
<span class="lineNum">    7034 </span><span class="lineCov">   14262655 :         return code;</span>
<span class="lineNum">    7035 </span>            : }
<a name="7036"><span class="lineNum">    7036 </span>            : </a>
<span class="lineNum">    7037 </span>            : void
<span class="lineNum">    7038 </span>            : mono_arch_emit_epilog (MonoCompile *cfg)
<span class="lineNum">    7039 </span>            : {
<span class="lineNum">    7040 </span><span class="lineCov">   14278630 :         MonoMethod *method = cfg-&gt;method;</span>
<span class="lineNum">    7041 </span>            :         int quad, i;
<span class="lineNum">    7042 </span>            :         guint8 *code;
<span class="lineNum">    7043 </span>            :         int max_epilog_size;
<span class="lineNum">    7044 </span>            :         CallInfo *cinfo;
<span class="lineNum">    7045 </span><span class="lineCov">   42833326 :         gint32 lmf_offset = cfg-&gt;lmf_var ? ((MonoInst*)cfg-&gt;lmf_var)-&gt;inst_offset : -1;</span>
<span class="lineNum">    7046 </span><span class="lineCov">   14278306 :         gint32 save_area_offset = cfg-&gt;arch.reg_save_area_offset;</span>
<span class="lineNum">    7047 </span>            : 
<span class="lineNum">    7048 </span><span class="lineCov">   14278306 :         max_epilog_size = get_max_epilog_size (cfg);</span>
<span class="lineNum">    7049 </span>            : 
<span class="lineNum">    7050 </span><span class="lineCov">   28666711 :         while (cfg-&gt;code_len + max_epilog_size &gt; (cfg-&gt;code_size - 16)) {</span>
<span class="lineNum">    7051 </span><span class="lineCov">      54530 :                 cfg-&gt;code_size *= 2;</span>
<span class="lineNum">    7052 </span><span class="lineCov">      54530 :                 cfg-&gt;native_code = (unsigned char *)mono_realloc_native_code (cfg);</span>
<span class="lineNum">    7053 </span><span class="lineCov">      54530 :                 cfg-&gt;stat_code_reallocs++;</span>
<span class="lineNum">    7054 </span>            :         }
<span class="lineNum">    7055 </span><span class="lineCov">   14282827 :         code = cfg-&gt;native_code + cfg-&gt;code_len;</span>
<span class="lineNum">    7056 </span>            : 
<span class="lineNum">    7057 </span><span class="lineCov">   14282827 :         cfg-&gt;has_unwind_info_for_epilog = TRUE;</span>
<span class="lineNum">    7058 </span>            : 
<span class="lineNum">    7059 </span>            :         /* Mark the start of the epilog */
<span class="lineNum">    7060 </span><span class="lineCov">   14282827 :         mono_emit_unwind_op_mark_loc (cfg, code, 0);</span>
<span class="lineNum">    7061 </span>            : 
<span class="lineNum">    7062 </span>            :         /* Save the uwind state which is needed by the out-of-line code */
<span class="lineNum">    7063 </span><span class="lineCov">   14282827 :         mono_emit_unwind_op_remember_state (cfg, code);</span>
<span class="lineNum">    7064 </span>            : 
<span class="lineNum">    7065 </span><span class="lineCov">   14282827 :         if (mono_jit_trace_calls != NULL &amp;&amp; mono_trace_eval (method))</span>
<span class="lineNum">    7066 </span><span class="lineNoCov">          0 :                 code = (guint8 *)mono_arch_instrument_epilog (cfg, mono_trace_leave_method, code, TRUE);</span>
<span class="lineNum">    7067 </span>            : 
<span class="lineNum">    7068 </span>            :         /* the code restoring the registers must be kept in sync with OP_TAILCALL */
<span class="lineNum">    7069 </span>            :         
<span class="lineNum">    7070 </span><span class="lineCov">   14277676 :         if (method-&gt;save_lmf) {</span>
<span class="lineNum">    7071 </span>            :                 /* check if we need to restore protection of the stack after a stack overflow */
<span class="lineNum">    7072 </span><span class="lineCov">     839085 :                 if (!cfg-&gt;compile_aot &amp;&amp; mono_arch_have_fast_tls () &amp;&amp; mono_tls_get_tls_offset (TLS_KEY_JIT_TLS) != -1) {</span>
<span class="lineNum">    7073 </span>            :                         guint8 *patch;
<span class="lineNum">    7074 </span><span class="lineCov">     279701 :                         code = mono_amd64_emit_tls_get (code, AMD64_RCX, mono_tls_get_tls_offset (TLS_KEY_JIT_TLS));</span>
<span class="lineNum">    7075 </span>            :                         /* we load the value in a separate instruction: this mechanism may be
<span class="lineNum">    7076 </span>            :                          * used later as a safer way to do thread interruption
<span class="lineNum">    7077 </span>            :                          */
<span class="lineNum">    7078 </span><span class="lineCov">    5035001 :                         amd64_mov_reg_membase (code, AMD64_RCX, AMD64_RCX, MONO_STRUCT_OFFSET (MonoJitTlsData, restore_stack_prot), 8);</span>
<span class="lineNum">    7079 </span><span class="lineCov">    2797230 :                         x86_alu_reg_imm (code, X86_CMP, X86_ECX, 0);</span>
<span class="lineNum">    7080 </span><span class="lineCov">     279723 :                         patch = code;</span>
<span class="lineNum">    7081 </span><span class="lineCov">    1118866 :                         x86_branch8 (code, X86_CC_Z, 0, FALSE);</span>
<span class="lineNum">    7082 </span>            :                         /* note that the call trampoline will preserve eax/edx */
<span class="lineNum">    7083 </span><span class="lineCov">    1678306 :                         x86_call_reg (code, X86_ECX);</span>
<span class="lineNum">    7084 </span><span class="lineCov">    3356336 :                         x86_patch (patch, code);</span>
<span class="lineNum">    7085 </span><span class="lineCov">     279709 :                 } else {</span>
<span class="lineNum">    7086 </span>            :                         /* FIXME: maybe save the jit tls in the prolog */
<span class="lineNum">    7087 </span>            :                 }
<span class="lineNum">    7088 </span><span class="lineCov">     279719 :                 if (cfg-&gt;used_int_regs &amp; (1 &lt;&lt; AMD64_RBP)) {</span>
<span class="lineNum">    7089 </span><span class="lineCov">     178022 :                         amd64_mov_reg_membase (code, AMD64_RBP, cfg-&gt;frame_reg, lmf_offset + MONO_STRUCT_OFFSET (MonoLMF, rbp), 8);</span>
<span class="lineNum">    7090 </span><span class="lineCov">       6847 :                 }</span>
<span class="lineNum">    7091 </span><span class="lineCov">     279618 :         }</span>
<span class="lineNum">    7092 </span>            : 
<span class="lineNum">    7093 </span>            :         /* Restore callee saved regs */
<span class="lineNum">    7094 </span><span class="lineCov">  513780703 :         for (i = 0; i &lt; AMD64_NREG; ++i) {</span>
<span class="lineNum">    7095 </span><span class="lineCov">  328355288 :                 if (AMD64_IS_CALLEE_SAVED_REG (i) &amp;&amp; (cfg-&gt;arch.saved_iregs &amp; (1 &lt;&lt; i))) {</span>
<span class="lineNum">    7096 </span>            :                         /* Restore only used_int_regs, not arch.saved_iregs */
<span class="lineNum">    7097 </span>            : #if defined(MONO_SUPPORT_TASKLETS)
<span class="lineNum">    7098 </span><span class="lineCov">   26423555 :                         int restore_reg=1;</span>
<span class="lineNum">    7099 </span>            : #else
<span class="lineNum">    7100 </span>            :                         int restore_reg=(cfg-&gt;used_int_regs &amp; (1 &lt;&lt; i));
<span class="lineNum">    7101 </span>            : #endif
<span class="lineNum">    7102 </span><span class="lineCov">   26423555 :                         if (restore_reg) {</span>
<span class="lineNum">    7103 </span><span class="lineCov">  643075210 :                                 amd64_mov_reg_membase (code, i, cfg-&gt;frame_reg, save_area_offset, 8);</span>
<span class="lineNum">    7104 </span><span class="lineCov">   26418138 :                                 mono_emit_unwind_op_same_value (cfg, code, i);</span>
<span class="lineNum">    7105 </span><span class="lineCov">   79267557 :                                 async_exc_point (code);</span>
<span class="lineNum">    7106 </span><span class="lineCov">   26423682 :                         }</span>
<span class="lineNum">    7107 </span><span class="lineCov">   26424588 :                         save_area_offset += 8;</span>
<span class="lineNum">    7108 </span><span class="lineCov">   26424588 :                 }</span>
<span class="lineNum">    7109 </span><span class="lineCov">  242579910 :         }</span>
<span class="lineNum">    7110 </span>            : 
<span class="lineNum">    7111 </span>            :         /* Load returned vtypes into registers if needed */
<span class="lineNum">    7112 </span><span class="lineCov">   14279993 :         cinfo = (CallInfo *)cfg-&gt;arch.cinfo;</span>
<span class="lineNum">    7113 </span><span class="lineCov">   14279993 :         if (cinfo-&gt;ret.storage == ArgValuetypeInReg) {</span>
<span class="lineNum">    7114 </span><span class="lineCov">     797401 :                 ArgInfo *ainfo = &amp;cinfo-&gt;ret;</span>
<span class="lineNum">    7115 </span><span class="lineCov">     797401 :                 MonoInst *inst = cfg-&gt;ret;</span>
<span class="lineNum">    7116 </span>            : 
<span class="lineNum">    7117 </span><span class="lineCov">    4782570 :                 for (quad = 0; quad &lt; 2; quad ++) {</span>
<span class="lineNum">    7118 </span><span class="lineCov">    1591976 :                         switch (ainfo-&gt;pair_storage [quad]) {</span>
<span class="lineNum">    7119 </span>            :                         case ArgInIReg:
<span class="lineNum">    7120 </span><span class="lineCov">   21965018 :                                 amd64_mov_reg_membase (code, ainfo-&gt;pair_regs [quad], inst-&gt;inst_basereg, inst-&gt;inst_offset + (quad * sizeof(mgreg_t)), ainfo-&gt;pair_size [quad]);</span>
<span class="lineNum">    7121 </span><span class="lineCov">     797137 :                                 break;</span>
<span class="lineNum">    7122 </span>            :                         case ArgInFloatSSEReg:
<span class="lineNum">    7123 </span><span class="lineCov">         40 :                                 amd64_movss_reg_membase (code, ainfo-&gt;pair_regs [quad], inst-&gt;inst_basereg, inst-&gt;inst_offset + (quad * sizeof(mgreg_t)));</span>
<span class="lineNum">    7124 </span><span class="lineCov">          2 :                                 break;</span>
<span class="lineNum">    7125 </span>            :                         case ArgInDoubleSSEReg:
<span class="lineNum">    7126 </span><span class="lineCov">         80 :                                 amd64_movsd_reg_membase (code, ainfo-&gt;pair_regs [quad], inst-&gt;inst_basereg, inst-&gt;inst_offset + (quad * sizeof(mgreg_t)));</span>
<span class="lineNum">    7127 </span><span class="lineCov">          4 :                                 break;</span>
<span class="lineNum">    7128 </span>            :                         case ArgNone:
<span class="lineNum">    7129 </span><span class="lineCov">     795910 :                                 break;</span>
<span class="lineNum">    7130 </span>            :                         default:
<span class="lineNum">    7131 </span><span class="lineNoCov">          0 :                                 g_assert_not_reached ();</span>
<span class="lineNum">    7132 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    7133 </span><span class="lineCov">    1592214 :                 }</span>
<span class="lineNum">    7134 </span><span class="lineCov">     797244 :         }</span>
<span class="lineNum">    7135 </span>            : 
<span class="lineNum">    7136 </span><span class="lineCov">   14261779 :         if (cfg-&gt;arch.omit_fp) {</span>
<span class="lineNum">    7137 </span><span class="lineCov">   12184235 :                 if (cfg-&gt;arch.stack_alloc_size) {</span>
<span class="lineNum">    7138 </span><span class="lineCov">  182506457 :                         amd64_alu_reg_imm (code, X86_ADD, AMD64_RSP, cfg-&gt;arch.stack_alloc_size);</span>
<span class="lineNum">    7139 </span><span class="lineCov">   12195774 :                 }</span>
<span class="lineNum">    7140 </span><span class="lineCov">   12198815 :         } else {</span>
<span class="lineNum">    7141 </span><span class="lineCov">    4155135 :                 amd64_leave (code);</span>
<span class="lineNum">    7142 </span><span class="lineCov">    2079386 :                 mono_emit_unwind_op_same_value (cfg, code, AMD64_RBP);</span>
<span class="lineNum">    7143 </span>            :         }
<span class="lineNum">    7144 </span><span class="lineCov">   28557307 :         mono_emit_unwind_op_def_cfa (cfg, code, AMD64_RSP, 8);</span>
<span class="lineNum">    7145 </span><span class="lineCov">   42841642 :         async_exc_point (code);</span>
<span class="lineNum">    7146 </span><span class="lineCov">   28558453 :         amd64_ret (code);</span>
<span class="lineNum">    7147 </span>            : 
<span class="lineNum">    7148 </span>            :         /* Restore the unwind state to be the same as before the epilog */
<span class="lineNum">    7149 </span><span class="lineCov">   14280431 :         mono_emit_unwind_op_restore_state (cfg, code);</span>
<span class="lineNum">    7150 </span>            : 
<span class="lineNum">    7151 </span><span class="lineCov">   14280431 :         cfg-&gt;code_len = code - cfg-&gt;native_code;</span>
<span class="lineNum">    7152 </span>            : 
<span class="lineNum">    7153 </span><span class="lineCov">   42846997 :         g_assert (cfg-&gt;code_len &lt; cfg-&gt;code_size);</span>
<span class="lineNum">    7154 </span><span class="lineCov">   14283546 : }</span>
<a name="7155"><span class="lineNum">    7155 </span>            : </a>
<span class="lineNum">    7156 </span>            : void
<span class="lineNum">    7157 </span>            : mono_arch_emit_exceptions (MonoCompile *cfg)
<span class="lineNum">    7158 </span>            : {
<span class="lineNum">    7159 </span>            :         MonoJumpInfo *patch_info;
<span class="lineNum">    7160 </span>            :         int nthrows, i;
<span class="lineNum">    7161 </span>            :         guint8 *code;
<span class="lineNum">    7162 </span>            :         MonoClass *exc_classes [16];
<span class="lineNum">    7163 </span>            :         guint8 *exc_throw_start [16], *exc_throw_end [16];
<span class="lineNum">    7164 </span><span class="lineCov">   14281323 :         guint32 code_size = 0;</span>
<span class="lineNum">    7165 </span>            : 
<span class="lineNum">    7166 </span>            :         /* Compute needed space */
<span class="lineNum">    7167 </span><span class="lineCov">  295580982 :         for (patch_info = cfg-&gt;patch_info; patch_info; patch_info = patch_info-&gt;next) {</span>
<span class="lineNum">    7168 </span><span class="lineCov">  133518102 :                 if (patch_info-&gt;type == MONO_PATCH_INFO_EXC)</span>
<span class="lineNum">    7169 </span><span class="lineCov">    9751732 :                         code_size += 40;</span>
<span class="lineNum">    7170 </span><span class="lineCov">  133494679 :                 if (patch_info-&gt;type == MONO_PATCH_INFO_R8)</span>
<span class="lineNum">    7171 </span><span class="lineCov">      58484 :                         code_size += 8 + 15; /* sizeof (double) + alignment */</span>
<span class="lineNum">    7172 </span><span class="lineCov">  133499310 :                 if (patch_info-&gt;type == MONO_PATCH_INFO_R4)</span>
<span class="lineNum">    7173 </span><span class="lineCov">     111637 :                         code_size += 4 + 15; /* sizeof (float) + alignment */</span>
<span class="lineNum">    7174 </span><span class="lineCov">  133509998 :                 if (patch_info-&gt;type == MONO_PATCH_INFO_GC_CARD_TABLE_ADDR)</span>
<span class="lineNum">    7175 </span><span class="lineCov">    8096998 :                         code_size += 8 + 7; /*sizeof (void*) + alignment */</span>
<span class="lineNum">    7176 </span><span class="lineCov">  133486903 :         }</span>
<span class="lineNum">    7177 </span>            : 
<span class="lineNum">    7178 </span><span class="lineCov">   28976219 :         while (cfg-&gt;code_len + code_size &gt; (cfg-&gt;code_size - 16)) {</span>
<span class="lineNum">    7179 </span><span class="lineCov">     207525 :                 cfg-&gt;code_size *= 2;</span>
<span class="lineNum">    7180 </span><span class="lineCov">     207525 :                 cfg-&gt;native_code = (unsigned char *)mono_realloc_native_code (cfg);</span>
<span class="lineNum">    7181 </span><span class="lineCov">     207525 :                 cfg-&gt;stat_code_reallocs++;</span>
<span class="lineNum">    7182 </span>            :         }
<span class="lineNum">    7183 </span>            : 
<span class="lineNum">    7184 </span><span class="lineCov">   14278879 :         code = cfg-&gt;native_code + cfg-&gt;code_len;</span>
<span class="lineNum">    7185 </span>            : 
<span class="lineNum">    7186 </span>            :         /* add code to raise exceptions */
<span class="lineNum">    7187 </span><span class="lineCov">   14278879 :         nthrows = 0;</span>
<span class="lineNum">    7188 </span><span class="lineCov">  295607537 :         for (patch_info = cfg-&gt;patch_info; patch_info; patch_info = patch_info-&gt;next) {</span>
<span class="lineNum">    7189 </span><span class="lineCov">  133506471 :                 switch (patch_info-&gt;type) {</span>
<span class="lineNum">    7190 </span>            :                 case MONO_PATCH_INFO_EXC: {
<span class="lineNum">    7191 </span>            :                         MonoClass *exc_class;
<span class="lineNum">    7192 </span>            :                         guint8 *buf, *buf2;
<span class="lineNum">    7193 </span>            :                         guint32 throw_ip;
<span class="lineNum">    7194 </span>            : 
<span class="lineNum">    7195 </span><span class="lineCov">    9754111 :                         amd64_patch (patch_info-&gt;ip.i + cfg-&gt;native_code, code);</span>
<span class="lineNum">    7196 </span>            : 
<span class="lineNum">    7197 </span><span class="lineCov">    9754111 :                         exc_class = mono_class_load_from_name (mono_defaults.corlib, &quot;System&quot;, patch_info-&gt;data.name);</span>
<span class="lineNum">    7198 </span><span class="lineCov">    9754111 :                         throw_ip = patch_info-&gt;ip.i;</span>
<span class="lineNum">    7199 </span>            : 
<span class="lineNum">    7200 </span>            :                         //x86_breakpoint (code);
<span class="lineNum">    7201 </span>            :                         /* Find a throw sequence for the same exception class */
<span class="lineNum">    7202 </span><span class="lineCov">   22401020 :                         for (i = 0; i &lt; nthrows; ++i)</span>
<span class="lineNum">    7203 </span><span class="lineCov">    8795660 :                                 if (exc_classes [i] == exc_class)</span>
<span class="lineNum">    7204 </span><span class="lineCov">    5904479 :                                         break;</span>
<span class="lineNum">    7205 </span><span class="lineCov">    9755777 :                         if (i &lt; nthrows) {</span>
<span class="lineNum">    7206 </span><span class="lineCov">   64949477 :                                 amd64_mov_reg_imm (code, AMD64_ARG_REG2, (exc_throw_end [i] - cfg-&gt;native_code) - throw_ip);</span>
<span class="lineNum">    7207 </span><span class="lineCov">   76758738 :                                 x86_jump_code (code, exc_throw_start [i]);</span>
<span class="lineNum">    7208 </span><span class="lineCov">    5904502 :                                 patch_info-&gt;type = MONO_PATCH_INFO_NONE;</span>
<span class="lineNum">    7209 </span><span class="lineCov">    5904502 :                         }</span>
<span class="lineNum">    7210 </span>            :                         else {
<span class="lineNum">    7211 </span><span class="lineCov">    3851280 :                                 buf = code;</span>
<span class="lineNum">    7212 </span><span class="lineCov">   26959007 :                                 amd64_mov_reg_imm_size (code, AMD64_ARG_REG2, 0xf0f0f0f0, 4);</span>
<span class="lineNum">    7213 </span><span class="lineCov">    3851288 :                                 buf2 = code;</span>
<span class="lineNum">    7214 </span>            : 
<span class="lineNum">    7215 </span><span class="lineCov">    3851288 :                                 if (nthrows &lt; 16) {</span>
<span class="lineNum">    7216 </span><span class="lineCov">    3851291 :                                         exc_classes [nthrows] = exc_class;</span>
<span class="lineNum">    7217 </span><span class="lineCov">    3851291 :                                         exc_throw_start [nthrows] = code;</span>
<span class="lineNum">    7218 </span><span class="lineCov">    3851291 :                                 }</span>
<span class="lineNum">    7219 </span><span class="lineCov">   42364237 :                                 amd64_mov_reg_imm (code, AMD64_ARG_REG1, exc_class-&gt;type_token - MONO_TOKEN_TYPE_DEF);</span>
<span class="lineNum">    7220 </span>            : 
<span class="lineNum">    7221 </span><span class="lineCov">    3851295 :                                 patch_info-&gt;type = MONO_PATCH_INFO_NONE;</span>
<span class="lineNum">    7222 </span>            : 
<span class="lineNum">    7223 </span><span class="lineCov">    3851295 :                                 code = emit_call_body (cfg, code, MONO_PATCH_INFO_INTERNAL_METHOD, &quot;mono_arch_throw_corlib_exception&quot;);</span>
<span class="lineNum">    7224 </span>            : 
<span class="lineNum">    7225 </span><span class="lineCov">   42364498 :                                 amd64_mov_reg_imm (buf, AMD64_ARG_REG2, (code - cfg-&gt;native_code) - throw_ip);</span>
<span class="lineNum">    7226 </span><span class="lineCov">    7702645 :                                 while (buf &lt; buf2)</span>
<span class="lineNum">    7227 </span><span class="lineNoCov">          0 :                                         x86_nop (buf);</span>
<span class="lineNum">    7228 </span>            : 
<span class="lineNum">    7229 </span><span class="lineCov">    3851320 :                                 if (nthrows &lt; 16) {</span>
<span class="lineNum">    7230 </span><span class="lineCov">    3851317 :                                         exc_throw_end [nthrows] = code;</span>
<span class="lineNum">    7231 </span><span class="lineCov">    3851317 :                                         nthrows ++;</span>
<span class="lineNum">    7232 </span><span class="lineCov">    3851317 :                                 }</span>
<span class="lineNum">    7233 </span>            :                         }
<span class="lineNum">    7234 </span><span class="lineCov">    9755497 :                         break;</span>
<span class="lineNum">    7235 </span>            :                 }
<span class="lineNum">    7236 </span>            :                 default:
<span class="lineNum">    7237 </span>            :                         /* do nothing */
<span class="lineNum">    7238 </span><span class="lineCov">  123722737 :                         break;</span>
<span class="lineNum">    7239 </span>            :                 }
<span class="lineNum">    7240 </span><span class="lineCov">  400532316 :                 g_assert(code &lt; cfg-&gt;native_code + cfg-&gt;code_size);</span>
<span class="lineNum">    7241 </span><span class="lineCov">  133519616 :         }</span>
<span class="lineNum">    7242 </span>            : 
<span class="lineNum">    7243 </span>            :         /* Handle relocations with RIP relative addressing */
<span class="lineNum">    7244 </span><span class="lineCov">  303297859 :         for (patch_info = cfg-&gt;patch_info; patch_info; patch_info = patch_info-&gt;next) {</span>
<span class="lineNum">    7245 </span><span class="lineCov">  137359481 :                 gboolean remove = FALSE;</span>
<span class="lineNum">    7246 </span><span class="lineCov">  137359481 :                 guint8 *orig_code = code;</span>
<span class="lineNum">    7247 </span>            : 
<span class="lineNum">    7248 </span><span class="lineCov">  137359481 :                 switch (patch_info-&gt;type) {</span>
<span class="lineNum">    7249 </span>            :                 case MONO_PATCH_INFO_R8:
<span class="lineNum">    7250 </span>            :                 case MONO_PATCH_INFO_R4: {
<span class="lineNum">    7251 </span>            :                         guint8 *pos, *patch_pos;
<span class="lineNum">    7252 </span>            :                         guint32 target_pos;
<span class="lineNum">    7253 </span>            : 
<span class="lineNum">    7254 </span>            :                         /* The SSE opcodes require a 16 byte alignment */
<span class="lineNum">    7255 </span><span class="lineCov">     170121 :                         code = (guint8*)ALIGN_TO (code, 16);</span>
<span class="lineNum">    7256 </span>            : 
<span class="lineNum">    7257 </span><span class="lineCov">     170121 :                         pos = cfg-&gt;native_code + patch_info-&gt;ip.i;</span>
<span class="lineNum">    7258 </span><span class="lineCov">     170611 :                         if (IS_REX (pos [1])) {</span>
<span class="lineNum">    7259 </span><span class="lineCov">        490 :                                 patch_pos = pos + 5;</span>
<span class="lineNum">    7260 </span><span class="lineCov">        490 :                                 target_pos = code - pos - 9;</span>
<span class="lineNum">    7261 </span><span class="lineCov">        490 :                         }</span>
<span class="lineNum">    7262 </span>            :                         else {
<span class="lineNum">    7263 </span><span class="lineCov">     169631 :                                 patch_pos = pos + 4;</span>
<span class="lineNum">    7264 </span><span class="lineCov">     169631 :                                 target_pos = code - pos - 8;</span>
<span class="lineNum">    7265 </span>            :                         }
<span class="lineNum">    7266 </span>            : 
<span class="lineNum">    7267 </span><span class="lineCov">     170121 :                         if (patch_info-&gt;type == MONO_PATCH_INFO_R8) {</span>
<span class="lineNum">    7268 </span><span class="lineCov">      58485 :                                 *(double*)code = *(double*)patch_info-&gt;data.target;</span>
<span class="lineNum">    7269 </span><span class="lineCov">      58485 :                                 code += sizeof (double);</span>
<span class="lineNum">    7270 </span><span class="lineCov">      58485 :                         } else {</span>
<span class="lineNum">    7271 </span><span class="lineCov">     111637 :                                 *(float*)code = *(float*)patch_info-&gt;data.target;</span>
<span class="lineNum">    7272 </span><span class="lineCov">     111637 :                                 code += sizeof (float);</span>
<span class="lineNum">    7273 </span>            :                         }
<span class="lineNum">    7274 </span>            : 
<span class="lineNum">    7275 </span><span class="lineCov">     170123 :                         *(guint32*)(patch_pos) = target_pos;</span>
<span class="lineNum">    7276 </span>            : 
<span class="lineNum">    7277 </span><span class="lineCov">     170123 :                         remove = TRUE;</span>
<span class="lineNum">    7278 </span><span class="lineCov">     170123 :                         break;</span>
<span class="lineNum">    7279 </span>            :                 }
<span class="lineNum">    7280 </span>            :                 case MONO_PATCH_INFO_GC_CARD_TABLE_ADDR: {
<span class="lineNum">    7281 </span>            :                         guint8 *pos;
<span class="lineNum">    7282 </span>            : 
<span class="lineNum">    7283 </span><span class="lineCov">    8095274 :                         if (cfg-&gt;compile_aot)</span>
<span class="lineNum">    7284 </span><span class="lineNoCov">          0 :                                 continue;</span>
<span class="lineNum">    7285 </span>            : 
<span class="lineNum">    7286 </span>            :                         /*loading is faster against aligned addresses.*/
<span class="lineNum">    7287 </span><span class="lineCov">    8094751 :                         code = (guint8*)ALIGN_TO (code, 8);</span>
<span class="lineNum">    7288 </span><span class="lineCov">    8094751 :                         memset (orig_code, 0, code - orig_code);</span>
<span class="lineNum">    7289 </span>            : 
<span class="lineNum">    7290 </span><span class="lineCov">    8094751 :                         pos = cfg-&gt;native_code + patch_info-&gt;ip.i;</span>
<span class="lineNum">    7291 </span>            : 
<span class="lineNum">    7292 </span>            :                         /*alu_op [rex] modr/m imm32 - 7 or 8 bytes */
<span class="lineNum">    7293 </span><span class="lineCov">    8094751 :                         if (IS_REX (pos [1]))</span>
<span class="lineNum">    7294 </span><span class="lineNoCov">          0 :                                 *(guint32*)(pos + 4) = (guint8*)code - pos - 8;</span>
<span class="lineNum">    7295 </span>            :                         else
<span class="lineNum">    7296 </span><span class="lineCov">    8095259 :                                 *(guint32*)(pos + 3) = (guint8*)code - pos - 7;</span>
<span class="lineNum">    7297 </span>            : 
<span class="lineNum">    7298 </span><span class="lineCov">    8096580 :                         *(gpointer*)code = (gpointer)patch_info-&gt;data.target;</span>
<span class="lineNum">    7299 </span><span class="lineCov">    8096580 :                         code += sizeof (gpointer);</span>
<span class="lineNum">    7300 </span>            : 
<span class="lineNum">    7301 </span><span class="lineCov">    8096580 :                         remove = TRUE;</span>
<span class="lineNum">    7302 </span><span class="lineCov">    8096580 :                         break;</span>
<span class="lineNum">    7303 </span>            :                 }
<span class="lineNum">    7304 </span>            :                 default:
<span class="lineNum">    7305 </span><span class="lineCov">  129095291 :                         break;</span>
<span class="lineNum">    7306 </span>            :                 }
<span class="lineNum">    7307 </span>            : 
<span class="lineNum">    7308 </span><span class="lineCov">  137365910 :                 if (remove) {</span>
<span class="lineNum">    7309 </span><span class="lineCov">    8268090 :                         if (patch_info == cfg-&gt;patch_info)</span>
<span class="lineNum">    7310 </span><span class="lineCov">    2582637 :                                 cfg-&gt;patch_info = patch_info-&gt;next;</span>
<span class="lineNum">    7311 </span>            :                         else {
<span class="lineNum">    7312 </span>            :                                 MonoJumpInfo *tmp;
<span class="lineNum">    7313 </span>            : 
<span class="lineNum">    7314 </span><span class="lineCov">  429475815 :                                 for (tmp = cfg-&gt;patch_info; tmp-&gt;next != patch_info; tmp = tmp-&gt;next)</span>
<span class="lineNum">    7315 </span>            :                                         ;
<span class="lineNum">    7316 </span><span class="lineCov">    5685066 :                                 tmp-&gt;next = patch_info-&gt;next;</span>
<span class="lineNum">    7317 </span>            :                         }
<span class="lineNum">    7318 </span><span class="lineCov">    8266189 :                 }</span>
<span class="lineNum">    7319 </span><span class="lineCov">  412071557 :                 g_assert (code &lt; cfg-&gt;native_code + cfg-&gt;code_size);</span>
<span class="lineNum">    7320 </span><span class="lineCov">  137359319 :         }</span>
<span class="lineNum">    7321 </span>            : 
<span class="lineNum">    7322 </span><span class="lineCov">   14280330 :         cfg-&gt;code_len = code - cfg-&gt;native_code;</span>
<span class="lineNum">    7323 </span>            : 
<span class="lineNum">    7324 </span><span class="lineCov">   42843936 :         g_assert (cfg-&gt;code_len &lt; cfg-&gt;code_size);</span>
<span class="lineNum">    7325 </span>            : 
<span class="lineNum">    7326 </span><span class="lineCov">   14282612 : }</span>
<span class="lineNum">    7327 </span>            : 
<span class="lineNum">    7328 </span>            : #endif /* DISABLE_JIT */
<a name="7329"><span class="lineNum">    7329 </span>            : </a>
<span class="lineNum">    7330 </span>            : void*
<span class="lineNum">    7331 </span>            : mono_arch_instrument_prolog (MonoCompile *cfg, void *func, void *p, gboolean enable_arguments)
<span class="lineNum">    7332 </span>            : {
<span class="lineNum">    7333 </span><span class="lineNoCov">          0 :         guchar *code = (guchar *)p;</span>
<span class="lineNum">    7334 </span>            :         MonoMethodSignature *sig;
<span class="lineNum">    7335 </span>            :         MonoInst *inst;
<span class="lineNum">    7336 </span><span class="lineNoCov">          0 :         int i, n, stack_area = 0;</span>
<span class="lineNum">    7337 </span>            : 
<span class="lineNum">    7338 </span>            :         /* Keep this in sync with mono_arch_get_argument_info */
<span class="lineNum">    7339 </span>            : 
<span class="lineNum">    7340 </span><span class="lineNoCov">          0 :         if (enable_arguments) {</span>
<span class="lineNum">    7341 </span>            :                 /* Allocate a new area on the stack and save arguments there */
<span class="lineNum">    7342 </span><span class="lineNoCov">          0 :                 sig = mono_method_signature (cfg-&gt;method);</span>
<span class="lineNum">    7343 </span>            : 
<span class="lineNum">    7344 </span><span class="lineNoCov">          0 :                 n = sig-&gt;param_count + sig-&gt;hasthis;</span>
<span class="lineNum">    7345 </span>            : 
<span class="lineNum">    7346 </span><span class="lineNoCov">          0 :                 stack_area = ALIGN_TO (n * 8, 16);</span>
<span class="lineNum">    7347 </span>            : 
<span class="lineNum">    7348 </span><span class="lineNoCov">          0 :                 amd64_alu_reg_imm (code, X86_SUB, AMD64_RSP, stack_area);</span>
<span class="lineNum">    7349 </span>            : 
<span class="lineNum">    7350 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; n; ++i) {</span>
<span class="lineNum">    7351 </span><span class="lineNoCov">          0 :                         inst = cfg-&gt;args [i];</span>
<span class="lineNum">    7352 </span>            : 
<span class="lineNum">    7353 </span><span class="lineNoCov">          0 :                         if (inst-&gt;opcode == OP_REGVAR)</span>
<span class="lineNum">    7354 </span><span class="lineNoCov">          0 :                                 amd64_mov_membase_reg (code, AMD64_RSP, (i * 8), inst-&gt;dreg, 8);</span>
<span class="lineNum">    7355 </span>            :                         else {
<span class="lineNum">    7356 </span><span class="lineNoCov">          0 :                                 amd64_mov_reg_membase (code, AMD64_R11, inst-&gt;inst_basereg, inst-&gt;inst_offset, 8);</span>
<span class="lineNum">    7357 </span><span class="lineNoCov">          0 :                                 amd64_mov_membase_reg (code, AMD64_RSP, (i * 8), AMD64_R11, 8);</span>
<span class="lineNum">    7358 </span>            :                         }
<span class="lineNum">    7359 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    7360 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    7361 </span>            : 
<span class="lineNum">    7362 </span><span class="lineNoCov">          0 :         mono_add_patch_info (cfg, code-cfg-&gt;native_code, MONO_PATCH_INFO_METHODCONST, cfg-&gt;method);</span>
<span class="lineNum">    7363 </span><span class="lineNoCov">          0 :         amd64_set_reg_template (code, AMD64_ARG_REG1);</span>
<span class="lineNum">    7364 </span><span class="lineNoCov">          0 :         amd64_mov_reg_reg (code, AMD64_ARG_REG2, AMD64_RSP, 8);</span>
<span class="lineNum">    7365 </span><span class="lineNoCov">          0 :         code = emit_call (cfg, code, MONO_PATCH_INFO_ABS, (gpointer)func, TRUE);</span>
<span class="lineNum">    7366 </span>            : 
<span class="lineNum">    7367 </span><span class="lineNoCov">          0 :         if (enable_arguments)</span>
<span class="lineNum">    7368 </span><span class="lineNoCov">          0 :                 amd64_alu_reg_imm (code, X86_ADD, AMD64_RSP, stack_area);</span>
<span class="lineNum">    7369 </span>            : 
<span class="lineNum">    7370 </span><span class="lineNoCov">          0 :         return code;</span>
<span class="lineNum">    7371 </span>            : }
<span class="lineNum">    7372 </span>            : 
<span class="lineNum">    7373 </span>            : enum {
<span class="lineNum">    7374 </span>            :         SAVE_NONE,
<span class="lineNum">    7375 </span>            :         SAVE_STRUCT,
<span class="lineNum">    7376 </span>            :         SAVE_EAX,
<span class="lineNum">    7377 </span>            :         SAVE_EAX_EDX,
<span class="lineNum">    7378 </span>            :         SAVE_XMM
<span class="lineNum">    7379 </span>            : };
<a name="7380"><span class="lineNum">    7380 </span>            : </a>
<span class="lineNum">    7381 </span>            : void*
<span class="lineNum">    7382 </span>            : mono_arch_instrument_epilog_full (MonoCompile *cfg, void *func, void *p, gboolean enable_arguments, gboolean preserve_argument_registers)
<span class="lineNum">    7383 </span>            : {
<span class="lineNum">    7384 </span><span class="lineNoCov">          0 :         guchar *code = (guchar *)p;</span>
<span class="lineNum">    7385 </span><span class="lineNoCov">          0 :         int save_mode = SAVE_NONE;</span>
<span class="lineNum">    7386 </span><span class="lineNoCov">          0 :         MonoMethod *method = cfg-&gt;method;</span>
<span class="lineNum">    7387 </span><span class="lineNoCov">          0 :         MonoType *ret_type = mini_get_underlying_type (mono_method_signature (method)-&gt;ret);</span>
<span class="lineNum">    7388 </span>            :         int i;
<span class="lineNum">    7389 </span>            :         
<span class="lineNum">    7390 </span><span class="lineNoCov">          0 :         switch (ret_type-&gt;type) {</span>
<span class="lineNum">    7391 </span>            :         case MONO_TYPE_VOID:
<span class="lineNum">    7392 </span>            :                 /* special case string .ctor icall */
<span class="lineNum">    7393 </span><span class="lineNoCov">          0 :                 if (strcmp (&quot;.ctor&quot;, method-&gt;name) &amp;&amp; method-&gt;klass == mono_defaults.string_class)</span>
<span class="lineNum">    7394 </span><span class="lineNoCov">          0 :                         save_mode = SAVE_EAX;</span>
<span class="lineNum">    7395 </span>            :                 else
<span class="lineNum">    7396 </span><span class="lineNoCov">          0 :                         save_mode = SAVE_NONE;</span>
<span class="lineNum">    7397 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    7398 </span>            :         case MONO_TYPE_I8:
<span class="lineNum">    7399 </span>            :         case MONO_TYPE_U8:
<span class="lineNum">    7400 </span><span class="lineNoCov">          0 :                 save_mode = SAVE_EAX;</span>
<span class="lineNum">    7401 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    7402 </span>            :         case MONO_TYPE_R4:
<span class="lineNum">    7403 </span>            :         case MONO_TYPE_R8:
<span class="lineNum">    7404 </span><span class="lineNoCov">          0 :                 save_mode = SAVE_XMM;</span>
<span class="lineNum">    7405 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    7406 </span>            :         case MONO_TYPE_GENERICINST:
<span class="lineNum">    7407 </span><span class="lineNoCov">          0 :                 if (!mono_type_generic_inst_is_valuetype (ret_type)) {</span>
<span class="lineNum">    7408 </span><span class="lineNoCov">          0 :                         save_mode = SAVE_EAX;</span>
<span class="lineNum">    7409 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    7410 </span>            :                 }
<span class="lineNum">    7411 </span>            :                 /* Fall through */
<span class="lineNum">    7412 </span>            :         case MONO_TYPE_VALUETYPE:
<span class="lineNum">    7413 </span><span class="lineNoCov">          0 :                 save_mode = SAVE_STRUCT;</span>
<span class="lineNum">    7414 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    7415 </span>            :         default:
<span class="lineNum">    7416 </span><span class="lineNoCov">          0 :                 save_mode = SAVE_EAX;</span>
<span class="lineNum">    7417 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    7418 </span>            :         }
<span class="lineNum">    7419 </span>            : 
<span class="lineNum">    7420 </span>            :         /* Save the result and copy it into the proper argument register */
<span class="lineNum">    7421 </span><span class="lineNoCov">          0 :         switch (save_mode) {</span>
<span class="lineNum">    7422 </span>            :         case SAVE_EAX:
<span class="lineNum">    7423 </span><span class="lineNoCov">          0 :                 amd64_push_reg (code, AMD64_RAX);</span>
<span class="lineNum">    7424 </span>            :                 /* Align stack */
<span class="lineNum">    7425 </span><span class="lineNoCov">          0 :                 amd64_alu_reg_imm (code, X86_SUB, AMD64_RSP, 8);</span>
<span class="lineNum">    7426 </span><span class="lineNoCov">          0 :                 if (enable_arguments)</span>
<span class="lineNum">    7427 </span><span class="lineNoCov">          0 :                         amd64_mov_reg_reg (code, AMD64_ARG_REG2, AMD64_RAX, 8);</span>
<span class="lineNum">    7428 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    7429 </span>            :         case SAVE_STRUCT:
<span class="lineNum">    7430 </span>            :                 /* FIXME: */
<span class="lineNum">    7431 </span><span class="lineNoCov">          0 :                 if (enable_arguments)</span>
<span class="lineNum">    7432 </span><span class="lineNoCov">          0 :                         amd64_mov_reg_imm (code, AMD64_ARG_REG2, 0);</span>
<span class="lineNum">    7433 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    7434 </span>            :         case SAVE_XMM:
<span class="lineNum">    7435 </span><span class="lineNoCov">          0 :                 amd64_alu_reg_imm (code, X86_SUB, AMD64_RSP, 8);</span>
<span class="lineNum">    7436 </span><span class="lineNoCov">          0 :                 amd64_movsd_membase_reg (code, AMD64_RSP, 0, AMD64_XMM0);</span>
<span class="lineNum">    7437 </span>            :                 /* Align stack */
<span class="lineNum">    7438 </span><span class="lineNoCov">          0 :                 amd64_alu_reg_imm (code, X86_SUB, AMD64_RSP, 8);</span>
<span class="lineNum">    7439 </span>            :                 /* 
<span class="lineNum">    7440 </span>            :                  * The result is already in the proper argument register so no copying
<span class="lineNum">    7441 </span>            :                  * needed.
<span class="lineNum">    7442 </span>            :                  */
<span class="lineNum">    7443 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    7444 </span>            :         case SAVE_NONE:
<span class="lineNum">    7445 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    7446 </span>            :         default:
<span class="lineNum">    7447 </span><span class="lineNoCov">          0 :                 g_assert_not_reached ();</span>
<span class="lineNum">    7448 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    7449 </span>            : 
<span class="lineNum">    7450 </span>            :         /* Set %al since this is a varargs call */
<span class="lineNum">    7451 </span><span class="lineNoCov">          0 :         if (save_mode == SAVE_XMM)</span>
<span class="lineNum">    7452 </span><span class="lineNoCov">          0 :                 amd64_mov_reg_imm (code, AMD64_RAX, 1);</span>
<span class="lineNum">    7453 </span>            :         else
<span class="lineNum">    7454 </span><span class="lineNoCov">          0 :                 amd64_mov_reg_imm (code, AMD64_RAX, 0);</span>
<span class="lineNum">    7455 </span>            : 
<span class="lineNum">    7456 </span><span class="lineNoCov">          0 :         if (preserve_argument_registers) {</span>
<span class="lineNum">    7457 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; PARAM_REGS; ++i)</span>
<span class="lineNum">    7458 </span><span class="lineNoCov">          0 :                         amd64_push_reg (code, param_regs [i]);</span>
<span class="lineNum">    7459 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    7460 </span>            : 
<span class="lineNum">    7461 </span><span class="lineNoCov">          0 :         mono_add_patch_info (cfg, code-cfg-&gt;native_code, MONO_PATCH_INFO_METHODCONST, method);</span>
<span class="lineNum">    7462 </span><span class="lineNoCov">          0 :         amd64_set_reg_template (code, AMD64_ARG_REG1);</span>
<span class="lineNum">    7463 </span><span class="lineNoCov">          0 :         code = emit_call (cfg, code, MONO_PATCH_INFO_ABS, (gpointer)func, TRUE);</span>
<span class="lineNum">    7464 </span>            : 
<span class="lineNum">    7465 </span><span class="lineNoCov">          0 :         if (preserve_argument_registers) {</span>
<span class="lineNum">    7466 </span><span class="lineNoCov">          0 :                 for (i = PARAM_REGS - 1; i &gt;= 0; --i)</span>
<span class="lineNum">    7467 </span><span class="lineNoCov">          0 :                         amd64_pop_reg (code, param_regs [i]);</span>
<span class="lineNum">    7468 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    7469 </span>            : 
<span class="lineNum">    7470 </span>            :         /* Restore result */
<span class="lineNum">    7471 </span><span class="lineNoCov">          0 :         switch (save_mode) {</span>
<span class="lineNum">    7472 </span>            :         case SAVE_EAX:
<span class="lineNum">    7473 </span><span class="lineNoCov">          0 :                 amd64_alu_reg_imm (code, X86_ADD, AMD64_RSP, 8);</span>
<span class="lineNum">    7474 </span><span class="lineNoCov">          0 :                 amd64_pop_reg (code, AMD64_RAX);</span>
<span class="lineNum">    7475 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    7476 </span>            :         case SAVE_STRUCT:
<span class="lineNum">    7477 </span>            :                 /* FIXME: */
<span class="lineNum">    7478 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    7479 </span>            :         case SAVE_XMM:
<span class="lineNum">    7480 </span><span class="lineNoCov">          0 :                 amd64_alu_reg_imm (code, X86_ADD, AMD64_RSP, 8);</span>
<span class="lineNum">    7481 </span><span class="lineNoCov">          0 :                 amd64_movsd_reg_membase (code, AMD64_XMM0, AMD64_RSP, 0);</span>
<span class="lineNum">    7482 </span><span class="lineNoCov">          0 :                 amd64_alu_reg_imm (code, X86_ADD, AMD64_RSP, 8);</span>
<span class="lineNum">    7483 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    7484 </span>            :         case SAVE_NONE:
<span class="lineNum">    7485 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    7486 </span>            :         default:
<span class="lineNum">    7487 </span><span class="lineNoCov">          0 :                 g_assert_not_reached ();</span>
<span class="lineNum">    7488 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    7489 </span>            : 
<span class="lineNum">    7490 </span><span class="lineNoCov">          0 :         return code;</span>
<span class="lineNum">    7491 </span>            : }
<a name="7492"><span class="lineNum">    7492 </span>            : </a>
<span class="lineNum">    7493 </span>            : void
<span class="lineNum">    7494 </span>            : mono_arch_flush_icache (guint8 *code, gint size)
<span class="lineNum">    7495 </span>            : {
<span class="lineNum">    7496 </span>            :         /* Not needed */
<span class="lineNum">    7497 </span><span class="lineCov">   30590551 : }</span>
<a name="7498"><span class="lineNum">    7498 </span>            : </a>
<span class="lineNum">    7499 </span>            : void
<span class="lineNum">    7500 </span>            : mono_arch_flush_register_windows (void)
<span class="lineNum">    7501 </span>            : {
<span class="lineNum">    7502 </span><span class="lineCov">    2408936 : }</span>
<a name="7503"><span class="lineNum">    7503 </span>            : </a>
<span class="lineNum">    7504 </span>            : gboolean 
<span class="lineNum">    7505 </span>            : mono_arch_is_inst_imm (gint64 imm)
<span class="lineNum">    7506 </span>            : {
<span class="lineNum">    7507 </span><span class="lineCov">   61511291 :         return amd64_use_imm32 (imm);</span>
<span class="lineNum">    7508 </span>            : }
<span class="lineNum">    7509 </span>            : 
<span class="lineNum">    7510 </span>            : /*
<span class="lineNum">    7511 </span>            :  * Determine whenever the trap whose info is in SIGINFO is caused by
<span class="lineNum">    7512 </span>            :  * integer overflow.
<a name="7513"><span class="lineNum">    7513 </span>            :  */</a>
<span class="lineNum">    7514 </span>            : gboolean
<span class="lineNum">    7515 </span>            : mono_arch_is_int_overflow (void *sigctx, void *info)
<span class="lineNum">    7516 </span>            : {
<span class="lineNum">    7517 </span>            :         MonoContext ctx;
<span class="lineNum">    7518 </span>            :         guint8* rip;
<span class="lineNum">    7519 </span>            :         int reg;
<span class="lineNum">    7520 </span>            :         gint64 value;
<span class="lineNum">    7521 </span>            : 
<span class="lineNum">    7522 </span><span class="lineCov">       1909 :         mono_sigctx_to_monoctx (sigctx, &amp;ctx);</span>
<span class="lineNum">    7523 </span>            : 
<span class="lineNum">    7524 </span><span class="lineCov">       1909 :         rip = (guint8*)ctx.gregs [AMD64_RIP];</span>
<span class="lineNum">    7525 </span>            : 
<span class="lineNum">    7526 </span><span class="lineCov">       3818 :         if (IS_REX (rip [0])) {</span>
<span class="lineNum">    7527 </span><span class="lineCov">        808 :                 reg = amd64_rex_b (rip [0]);</span>
<span class="lineNum">    7528 </span><span class="lineCov">        808 :                 rip ++;</span>
<span class="lineNum">    7529 </span><span class="lineCov">        808 :         }</span>
<span class="lineNum">    7530 </span>            :         else
<span class="lineNum">    7531 </span><span class="lineCov">       1101 :                 reg = 0;</span>
<span class="lineNum">    7532 </span>            : 
<span class="lineNum">    7533 </span><span class="lineCov">       5727 :         if ((rip [0] == 0xf7) &amp;&amp; (x86_modrm_mod (rip [1]) == 0x3) &amp;&amp; (x86_modrm_reg (rip [1]) == 0x7)) {</span>
<span class="lineNum">    7534 </span>            :                 /* idiv REG */
<span class="lineNum">    7535 </span><span class="lineCov">       1409 :                 reg += x86_modrm_rm (rip [1]);</span>
<span class="lineNum">    7536 </span>            : 
<span class="lineNum">    7537 </span><span class="lineCov">       1409 :                 value = ctx.gregs [reg];</span>
<span class="lineNum">    7538 </span>            : 
<span class="lineNum">    7539 </span><span class="lineCov">       1409 :                 if (value == -1)</span>
<span class="lineNum">    7540 </span><span class="lineCov">        700 :                         return TRUE;</span>
<span class="lineNum">    7541 </span><span class="lineCov">        709 :         }</span>
<span class="lineNum">    7542 </span>            : 
<span class="lineNum">    7543 </span><span class="lineCov">       1209 :         return FALSE;</span>
<span class="lineNum">    7544 </span><span class="lineCov">       1909 : }</span>
<a name="7545"><span class="lineNum">    7545 </span>            : </a>
<span class="lineNum">    7546 </span>            : guint32
<span class="lineNum">    7547 </span>            : mono_arch_get_patch_offset (guint8 *code)
<span class="lineNum">    7548 </span>            : {
<span class="lineNum">    7549 </span><span class="lineCov">     103876 :         return 3;</span>
<span class="lineNum">    7550 </span>            : }
<span class="lineNum">    7551 </span>            : 
<span class="lineNum">    7552 </span>            : /**
<span class="lineNum">    7553 </span>            :  * mono_breakpoint_clean_code:
<span class="lineNum">    7554 </span>            :  *
<span class="lineNum">    7555 </span>            :  * Copy @size bytes from @code - @offset to the buffer @buf. If the debugger inserted software
<span class="lineNum">    7556 </span>            :  * breakpoints in the original code, they are removed in the copy.
<span class="lineNum">    7557 </span>            :  *
<span class="lineNum">    7558 </span>            :  * Returns TRUE if no sw breakpoint was present.
<a name="7559"><span class="lineNum">    7559 </span>            :  */</a>
<span class="lineNum">    7560 </span>            : gboolean
<span class="lineNum">    7561 </span>            : mono_breakpoint_clean_code (guint8 *method_start, guint8 *code, int offset, guint8 *buf, int size)
<span class="lineNum">    7562 </span>            : {
<span class="lineNum">    7563 </span>            :         /*
<span class="lineNum">    7564 </span>            :          * If method_start is non-NULL we need to perform bound checks, since we access memory
<span class="lineNum">    7565 </span>            :          * at code - offset we could go before the start of the method and end up in a different
<span class="lineNum">    7566 </span>            :          * page of memory that is not mapped or read incorrect data anyway. We zero-fill the bytes
<span class="lineNum">    7567 </span>            :          * instead.
<span class="lineNum">    7568 </span>            :          */
<span class="lineNum">    7569 </span><span class="lineCov">   49248477 :         if (!method_start || code - offset &gt;= method_start) {</span>
<span class="lineNum">    7570 </span><span class="lineCov">   24611222 :                 memcpy (buf, code - offset, size);</span>
<span class="lineNum">    7571 </span><span class="lineCov">   24611222 :         } else {</span>
<span class="lineNum">    7572 </span><span class="lineCov">      13433 :                 int diff = code - method_start;</span>
<span class="lineNum">    7573 </span><span class="lineCov">      13433 :                 memset (buf, 0, size);</span>
<span class="lineNum">    7574 </span><span class="lineCov">      13433 :                 memcpy (buf + offset - diff, method_start, diff + size - offset);</span>
<span class="lineNum">    7575 </span>            :         }
<span class="lineNum">    7576 </span><span class="lineCov">   24624119 :         return TRUE;</span>
<span class="lineNum">    7577 </span>            : }
<a name="7578"><span class="lineNum">    7578 </span>            : </a>
<span class="lineNum">    7579 </span>            : int
<span class="lineNum">    7580 </span>            : mono_arch_get_this_arg_reg (guint8 *code)
<span class="lineNum">    7581 </span>            : {
<span class="lineNum">    7582 </span><span class="lineCov">    7767942 :         return AMD64_ARG_REG1;</span>
<span class="lineNum">    7583 </span>            : }
<a name="7584"><span class="lineNum">    7584 </span>            : </a>
<span class="lineNum">    7585 </span>            : gpointer
<span class="lineNum">    7586 </span>            : mono_arch_get_this_arg_from_call (mgreg_t *regs, guint8 *code)
<span class="lineNum">    7587 </span>            : {
<span class="lineNum">    7588 </span><span class="lineCov">    7597270 :         return (gpointer)regs [mono_arch_get_this_arg_reg (code)];</span>
<span class="lineNum">    7589 </span>            : }
<span class="lineNum">    7590 </span>            : 
<span class="lineNum">    7591 </span>            : #define MAX_ARCH_DELEGATE_PARAMS 10
<a name="7592"><span class="lineNum">    7592 </span>            : </a>
<span class="lineNum">    7593 </span>            : static gpointer
<span class="lineNum">    7594 </span>            : get_delegate_invoke_impl (MonoTrampInfo **info, gboolean has_target, guint32 param_count)
<span class="lineNum">    7595 </span>            : {
<span class="lineNum">    7596 </span>            :         guint8 *code, *start;
<span class="lineNum">    7597 </span><span class="lineCov">      11522 :         GSList *unwind_ops = NULL;</span>
<span class="lineNum">    7598 </span>            :         int i;
<span class="lineNum">    7599 </span>            : 
<span class="lineNum">    7600 </span><span class="lineCov">      11522 :         unwind_ops = mono_arch_get_cie_program ();</span>
<span class="lineNum">    7601 </span>            : 
<span class="lineNum">    7602 </span><span class="lineCov">      11522 :         if (has_target) {</span>
<span class="lineNum">    7603 </span><span class="lineCov">       2586 :                 start = code = (guint8 *)mono_global_codeman_reserve (64);</span>
<span class="lineNum">    7604 </span>            : 
<span class="lineNum">    7605 </span>            :                 /* Replace the this argument with the target */
<span class="lineNum">    7606 </span><span class="lineCov">      25860 :                 amd64_mov_reg_reg (code, AMD64_RAX, AMD64_ARG_REG1, 8);</span>
<span class="lineNum">    7607 </span><span class="lineCov">      46548 :                 amd64_mov_reg_membase (code, AMD64_ARG_REG1, AMD64_RAX, MONO_STRUCT_OFFSET (MonoDelegate, target), 8);</span>
<span class="lineNum">    7608 </span><span class="lineCov">      38790 :                 amd64_jump_membase (code, AMD64_RAX, MONO_STRUCT_OFFSET (MonoDelegate, method_ptr));</span>
<span class="lineNum">    7609 </span>            : 
<span class="lineNum">    7610 </span><span class="lineCov">       7758 :                 g_assert ((code - start) &lt; 64);</span>
<span class="lineNum">    7611 </span><span class="lineCov">       2586 :         } else {</span>
<span class="lineNum">    7612 </span><span class="lineCov">       8936 :                 start = code = (guint8 *)mono_global_codeman_reserve (64);</span>
<span class="lineNum">    7613 </span>            : 
<span class="lineNum">    7614 </span><span class="lineCov">       8936 :                 if (param_count == 0) {</span>
<span class="lineNum">    7615 </span><span class="lineCov">      32205 :                         amd64_jump_membase (code, AMD64_ARG_REG1, MONO_STRUCT_OFFSET (MonoDelegate, method_ptr));</span>
<span class="lineNum">    7616 </span><span class="lineCov">       2147 :                 } else {</span>
<span class="lineNum">    7617 </span>            :                         /* We have to shift the arguments left */
<span class="lineNum">    7618 </span><span class="lineCov">      67890 :                         amd64_mov_reg_reg (code, AMD64_RAX, AMD64_ARG_REG1, 8);</span>
<span class="lineNum">    7619 </span><span class="lineCov">      42638 :                         for (i = 0; i &lt; param_count; ++i) {</span>
<span class="lineNum">    7620 </span>            : #ifdef TARGET_WIN32
<span class="lineNum">    7621 </span>            :                                 if (i &lt; 3)
<span class="lineNum">    7622 </span>            :                                         amd64_mov_reg_reg (code, param_regs [i], param_regs [i + 1], 8);
<span class="lineNum">    7623 </span>            :                                 else
<span class="lineNum">    7624 </span>            :                                         amd64_mov_reg_membase (code, param_regs [i], AMD64_RSP, 0x28, 8);
<span class="lineNum">    7625 </span>            : #else
<span class="lineNum">    7626 </span><span class="lineCov">     145300 :                                 amd64_mov_reg_reg (code, param_regs [i], param_regs [i + 1], 8);</span>
<span class="lineNum">    7627 </span>            : #endif
<span class="lineNum">    7628 </span><span class="lineCov">      14530 :                         }</span>
<span class="lineNum">    7629 </span>            : 
<span class="lineNum">    7630 </span><span class="lineCov">     101835 :                         amd64_jump_membase (code, AMD64_RAX, MONO_STRUCT_OFFSET (MonoDelegate, method_ptr));</span>
<span class="lineNum">    7631 </span>            :                 }
<span class="lineNum">    7632 </span><span class="lineCov">      26808 :                 g_assert ((code - start) &lt; 64);</span>
<span class="lineNum">    7633 </span>            :         }
<span class="lineNum">    7634 </span>            : 
<span class="lineNum">    7635 </span><span class="lineCov">      11522 :         mono_arch_flush_icache (start, code - start);</span>
<span class="lineNum">    7636 </span>            : 
<span class="lineNum">    7637 </span><span class="lineCov">      11522 :         if (has_target) {</span>
<span class="lineNum">    7638 </span><span class="lineCov">       2586 :                 *info = mono_tramp_info_create (&quot;delegate_invoke_impl_has_target&quot;, start, code - start, NULL, unwind_ops);</span>
<span class="lineNum">    7639 </span><span class="lineCov">       2586 :         } else {</span>
<span class="lineNum">    7640 </span><span class="lineCov">       8936 :                 char *name = g_strdup_printf (&quot;delegate_invoke_impl_target_%d&quot;, param_count);</span>
<span class="lineNum">    7641 </span><span class="lineCov">       8936 :                 *info = mono_tramp_info_create (name, start, code - start, NULL, unwind_ops);</span>
<span class="lineNum">    7642 </span><span class="lineCov">       8936 :                 g_free (name);</span>
<span class="lineNum">    7643 </span>            :         }
<span class="lineNum">    7644 </span>            : 
<span class="lineNum">    7645 </span>            :         if (mono_jit_map_is_enabled ()) {
<span class="lineNum">    7646 </span>            :                 char *buff;
<span class="lineNum">    7647 </span>            :                 if (has_target)
<span class="lineNum">    7648 </span>            :                         buff = (char*)&quot;delegate_invoke_has_target&quot;;
<span class="lineNum">    7649 </span>            :                 else
<span class="lineNum">    7650 </span>            :                         buff = g_strdup_printf (&quot;delegate_invoke_no_target_%d&quot;, param_count);
<span class="lineNum">    7651 </span>            :                 mono_emit_jit_tramp (start, code - start, buff);
<span class="lineNum">    7652 </span>            :                 if (!has_target)
<span class="lineNum">    7653 </span>            :                         g_free (buff);
<span class="lineNum">    7654 </span>            :         }
<span class="lineNum">    7655 </span><span class="lineCov">      11520 :         mono_profiler_code_buffer_new (start, code - start, MONO_PROFILER_CODE_BUFFER_DELEGATE_INVOKE, NULL);</span>
<span class="lineNum">    7656 </span>            : 
<span class="lineNum">    7657 </span><span class="lineCov">      11520 :         return start;</span>
<span class="lineNum">    7658 </span>            : }
<span class="lineNum">    7659 </span>            : 
<span class="lineNum">    7660 </span>            : #define MAX_VIRTUAL_DELEGATE_OFFSET 32
<a name="7661"><span class="lineNum">    7661 </span>            : </a>
<span class="lineNum">    7662 </span>            : static gpointer
<span class="lineNum">    7663 </span>            : get_delegate_virtual_invoke_impl (MonoTrampInfo **info, gboolean load_imt_reg, int offset)
<span class="lineNum">    7664 </span>            : {
<span class="lineNum">    7665 </span>            :         guint8 *code, *start;
<span class="lineNum">    7666 </span><span class="lineCov">       7525 :         int size = 20;</span>
<span class="lineNum">    7667 </span>            :         char *tramp_name;
<span class="lineNum">    7668 </span>            :         GSList *unwind_ops;
<span class="lineNum">    7669 </span>            : 
<span class="lineNum">    7670 </span><span class="lineCov">       7525 :         if (offset / (int)sizeof (gpointer) &gt; MAX_VIRTUAL_DELEGATE_OFFSET)</span>
<span class="lineNum">    7671 </span><span class="lineNoCov">          0 :                 return NULL;</span>
<span class="lineNum">    7672 </span>            : 
<span class="lineNum">    7673 </span><span class="lineCov">       7525 :         start = code = (guint8 *)mono_global_codeman_reserve (size);</span>
<span class="lineNum">    7674 </span>            : 
<span class="lineNum">    7675 </span><span class="lineCov">       7525 :         unwind_ops = mono_arch_get_cie_program ();</span>
<span class="lineNum">    7676 </span>            : 
<span class="lineNum">    7677 </span>            :         /* Replace the this argument with the target */
<span class="lineNum">    7678 </span><span class="lineCov">      75250 :         amd64_mov_reg_reg (code, AMD64_RAX, AMD64_ARG_REG1, 8);</span>
<span class="lineNum">    7679 </span><span class="lineCov">     135450 :         amd64_mov_reg_membase (code, AMD64_ARG_REG1, AMD64_RAX, MONO_STRUCT_OFFSET (MonoDelegate, target), 8);</span>
<span class="lineNum">    7680 </span>            : 
<span class="lineNum">    7681 </span><span class="lineCov">       7525 :         if (load_imt_reg) {</span>
<span class="lineNum">    7682 </span>            :                 /* Load the IMT reg */
<span class="lineNum">    7683 </span><span class="lineCov">       1962 :                 amd64_mov_reg_membase (code, MONO_ARCH_IMT_REG, AMD64_RAX, MONO_STRUCT_OFFSET (MonoDelegate, method), 8);</span>
<span class="lineNum">    7684 </span><span class="lineCov">        109 :         }</span>
<span class="lineNum">    7685 </span>            : 
<span class="lineNum">    7686 </span>            :         /* Load the vtable */
<span class="lineNum">    7687 </span><span class="lineCov">     120400 :         amd64_mov_reg_membase (code, AMD64_RAX, AMD64_ARG_REG1, MONO_STRUCT_OFFSET (MonoObject, vtable), 8);</span>
<span class="lineNum">    7688 </span><span class="lineCov">     141935 :         amd64_jump_membase (code, AMD64_RAX, offset);</span>
<span class="lineNum">    7689 </span><span class="lineCov">       7525 :         mono_profiler_code_buffer_new (start, code - start, MONO_PROFILER_CODE_BUFFER_DELEGATE_INVOKE, NULL);</span>
<span class="lineNum">    7690 </span>            : 
<span class="lineNum">    7691 </span><span class="lineCov">       7525 :         tramp_name = mono_get_delegate_virtual_invoke_impl_name (load_imt_reg, offset);</span>
<span class="lineNum">    7692 </span><span class="lineCov">       7525 :         *info = mono_tramp_info_create (tramp_name, start, code - start, NULL, unwind_ops);</span>
<span class="lineNum">    7693 </span><span class="lineCov">       7525 :         g_free (tramp_name);</span>
<span class="lineNum">    7694 </span>            : 
<span class="lineNum">    7695 </span><span class="lineCov">       7525 :         return start;</span>
<span class="lineNum">    7696 </span><span class="lineCov">       7525 : }</span>
<span class="lineNum">    7697 </span>            : 
<span class="lineNum">    7698 </span>            : /*
<span class="lineNum">    7699 </span>            :  * mono_arch_get_delegate_invoke_impls:
<span class="lineNum">    7700 </span>            :  *
<span class="lineNum">    7701 </span>            :  *   Return a list of MonoTrampInfo structures for the delegate invoke impl
<span class="lineNum">    7702 </span>            :  * trampolines.
<a name="7703"><span class="lineNum">    7703 </span>            :  */</a>
<span class="lineNum">    7704 </span>            : GSList*
<span class="lineNum">    7705 </span>            : mono_arch_get_delegate_invoke_impls (void)
<span class="lineNum">    7706 </span>            : {
<span class="lineNum">    7707 </span><span class="lineNoCov">          0 :         GSList *res = NULL;</span>
<span class="lineNum">    7708 </span>            :         MonoTrampInfo *info;
<span class="lineNum">    7709 </span>            :         int i;
<span class="lineNum">    7710 </span>            : 
<span class="lineNum">    7711 </span><span class="lineNoCov">          0 :         get_delegate_invoke_impl (&amp;info, TRUE, 0);</span>
<span class="lineNum">    7712 </span><span class="lineNoCov">          0 :         res = g_slist_prepend (res, info);</span>
<span class="lineNum">    7713 </span>            : 
<span class="lineNum">    7714 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt;= MAX_ARCH_DELEGATE_PARAMS; ++i) {</span>
<span class="lineNum">    7715 </span><span class="lineNoCov">          0 :                 get_delegate_invoke_impl (&amp;info, FALSE, i);</span>
<span class="lineNum">    7716 </span><span class="lineNoCov">          0 :                 res = g_slist_prepend (res, info);</span>
<span class="lineNum">    7717 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    7718 </span>            : 
<span class="lineNum">    7719 </span><span class="lineNoCov">          0 :         for (i = 1; i &lt;= MONO_IMT_SIZE; ++i) {</span>
<span class="lineNum">    7720 </span><span class="lineNoCov">          0 :                 get_delegate_virtual_invoke_impl (&amp;info, TRUE, - i * SIZEOF_VOID_P);</span>
<span class="lineNum">    7721 </span><span class="lineNoCov">          0 :                 res = g_slist_prepend (res, info);</span>
<span class="lineNum">    7722 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    7723 </span>            : 
<span class="lineNum">    7724 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt;= MAX_VIRTUAL_DELEGATE_OFFSET; ++i) {</span>
<span class="lineNum">    7725 </span><span class="lineNoCov">          0 :                 get_delegate_virtual_invoke_impl (&amp;info, FALSE, i * SIZEOF_VOID_P);</span>
<span class="lineNum">    7726 </span><span class="lineNoCov">          0 :                 res = g_slist_prepend (res, info);</span>
<span class="lineNum">    7727 </span><span class="lineNoCov">          0 :                 get_delegate_virtual_invoke_impl (&amp;info, TRUE, i * SIZEOF_VOID_P);</span>
<span class="lineNum">    7728 </span><span class="lineNoCov">          0 :                 res = g_slist_prepend (res, info);</span>
<span class="lineNum">    7729 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    7730 </span>            : 
<span class="lineNum">    7731 </span><span class="lineNoCov">          0 :         return res;</span>
<span class="lineNum">    7732 </span>            : }
<a name="7733"><span class="lineNum">    7733 </span>            : </a>
<span class="lineNum">    7734 </span>            : gpointer
<span class="lineNum">    7735 </span>            : mono_arch_get_delegate_invoke_impl (MonoMethodSignature *sig, gboolean has_target)
<span class="lineNum">    7736 </span>            : {
<span class="lineNum">    7737 </span>            :         guint8 *code, *start;
<span class="lineNum">    7738 </span>            :         int i;
<span class="lineNum">    7739 </span>            : 
<span class="lineNum">    7740 </span><span class="lineCov">     852684 :         if (sig-&gt;param_count &gt; MAX_ARCH_DELEGATE_PARAMS)</span>
<span class="lineNum">    7741 </span><span class="lineNoCov">          0 :                 return NULL;</span>
<span class="lineNum">    7742 </span>            : 
<span class="lineNum">    7743 </span>            :         /* FIXME: Support more cases */
<span class="lineNum">    7744 </span><span class="lineCov">     852687 :         if (MONO_TYPE_ISSTRUCT (mini_get_underlying_type (sig-&gt;ret)))</span>
<span class="lineNum">    7745 </span><span class="lineCov">      48542 :                 return NULL;</span>
<span class="lineNum">    7746 </span>            : 
<span class="lineNum">    7747 </span><span class="lineCov">     804148 :         if (has_target) {</span>
<span class="lineNum">    7748 </span>            :                 static guint8* cached = NULL;
<span class="lineNum">    7749 </span>            : 
<span class="lineNum">    7750 </span><span class="lineCov">     402073 :                 if (cached)</span>
<span class="lineNum">    7751 </span><span class="lineCov">     399488 :                         return cached;</span>
<span class="lineNum">    7752 </span>            : 
<span class="lineNum">    7753 </span><span class="lineCov">       2586 :                 if (mono_aot_only) {</span>
<span class="lineNum">    7754 </span><span class="lineNoCov">          0 :                         start = (guint8 *)mono_aot_get_trampoline (&quot;delegate_invoke_impl_has_target&quot;);</span>
<span class="lineNum">    7755 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    7756 </span>            :                         MonoTrampInfo *info;
<span class="lineNum">    7757 </span><span class="lineCov">       2586 :                         start = (guint8 *)get_delegate_invoke_impl (&amp;info, TRUE, 0);</span>
<span class="lineNum">    7758 </span><span class="lineCov">       2586 :                         mono_tramp_info_register (info, NULL);</span>
<span class="lineNum">    7759 </span>            :                 }
<span class="lineNum">    7760 </span>            : 
<span class="lineNum">    7761 </span><span class="lineCov">       2586 :                 mono_memory_barrier ();</span>
<span class="lineNum">    7762 </span>            : 
<span class="lineNum">    7763 </span><span class="lineCov">       2586 :                 cached = start;</span>
<span class="lineNum">    7764 </span><span class="lineCov">       2586 :         } else {</span>
<span class="lineNum">    7765 </span>            :                 static guint8* cache [MAX_ARCH_DELEGATE_PARAMS + 1] = {NULL};
<span class="lineNum">    7766 </span><span class="lineCov">    1243993 :                 for (i = 0; i &lt; sig-&gt;param_count; ++i)</span>
<span class="lineNum">    7767 </span><span class="lineCov">     489233 :                         if (!mono_is_regsize_var (sig-&gt;params [i]))</span>
<span class="lineNum">    7768 </span><span class="lineCov">      49383 :                                 return NULL;</span>
<span class="lineNum">    7769 </span><span class="lineCov">     352689 :                 if (sig-&gt;param_count &gt; 4)</span>
<span class="lineNum">    7770 </span><span class="lineCov">         10 :                         return NULL;</span>
<span class="lineNum">    7771 </span>            : 
<span class="lineNum">    7772 </span><span class="lineCov">     352679 :                 code = cache [sig-&gt;param_count];</span>
<span class="lineNum">    7773 </span><span class="lineCov">     352679 :                 if (code)</span>
<span class="lineNum">    7774 </span><span class="lineCov">     343741 :                         return code;</span>
<span class="lineNum">    7775 </span>            : 
<span class="lineNum">    7776 </span><span class="lineCov">       8935 :                 if (mono_aot_only) {</span>
<span class="lineNum">    7777 </span><span class="lineNoCov">          0 :                         char *name = g_strdup_printf (&quot;delegate_invoke_impl_target_%d&quot;, sig-&gt;param_count);</span>
<span class="lineNum">    7778 </span><span class="lineNoCov">          0 :                         start = (guint8 *)mono_aot_get_trampoline (name);</span>
<span class="lineNum">    7779 </span><span class="lineNoCov">          0 :                         g_free (name);</span>
<span class="lineNum">    7780 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    7781 </span>            :                         MonoTrampInfo *info;
<span class="lineNum">    7782 </span><span class="lineCov">       8935 :                         start = (guint8 *)get_delegate_invoke_impl (&amp;info, FALSE, sig-&gt;param_count);</span>
<span class="lineNum">    7783 </span><span class="lineCov">       8935 :                         mono_tramp_info_register (info, NULL);</span>
<span class="lineNum">    7784 </span>            :                 }
<span class="lineNum">    7785 </span>            : 
<span class="lineNum">    7786 </span><span class="lineCov">       8936 :                 mono_memory_barrier ();</span>
<span class="lineNum">    7787 </span>            : 
<span class="lineNum">    7788 </span><span class="lineCov">       8936 :                 cache [sig-&gt;param_count] = start;</span>
<span class="lineNum">    7789 </span>            :         }
<span class="lineNum">    7790 </span>            : 
<span class="lineNum">    7791 </span><span class="lineCov">      11522 :         return start;</span>
<span class="lineNum">    7792 </span><span class="lineCov">     852680 : }</span>
<a name="7793"><span class="lineNum">    7793 </span>            : </a>
<span class="lineNum">    7794 </span>            : gpointer
<span class="lineNum">    7795 </span>            : mono_arch_get_delegate_virtual_invoke_impl (MonoMethodSignature *sig, MonoMethod *method, int offset, gboolean load_imt_reg)
<span class="lineNum">    7796 </span>            : {
<span class="lineNum">    7797 </span>            :         MonoTrampInfo *info;
<span class="lineNum">    7798 </span>            :         gpointer code;
<span class="lineNum">    7799 </span>            : 
<span class="lineNum">    7800 </span><span class="lineCov">       7525 :         code = get_delegate_virtual_invoke_impl (&amp;info, load_imt_reg, offset);</span>
<span class="lineNum">    7801 </span><span class="lineCov">       7525 :         if (code)</span>
<span class="lineNum">    7802 </span><span class="lineCov">       7525 :                 mono_tramp_info_register (info, NULL);</span>
<span class="lineNum">    7803 </span><span class="lineCov">       7525 :         return code;</span>
<span class="lineNum">    7804 </span>            : }
<a name="7805"><span class="lineNum">    7805 </span>            : </a>
<span class="lineNum">    7806 </span>            : void
<span class="lineNum">    7807 </span>            : mono_arch_finish_init (void)
<span class="lineNum">    7808 </span>            : {
<span class="lineNum">    7809 </span>            : #if !defined(HOST_WIN32) &amp;&amp; defined(MONO_XEN_OPT)
<span class="lineNum">    7810 </span>            :         optimize_for_xen = access (&quot;/proc/xen&quot;, F_OK) == 0;
<span class="lineNum">    7811 </span>            : #endif
<span class="lineNum">    7812 </span><span class="lineCov">       3285 : }</span>
<a name="7813"><span class="lineNum">    7813 </span>            : </a>
<span class="lineNum">    7814 </span>            : void
<span class="lineNum">    7815 </span>            : mono_arch_free_jit_tls_data (MonoJitTlsData *tls)
<span class="lineNum">    7816 </span>            : {
<span class="lineNum">    7817 </span><span class="lineCov">      20016 : }</span>
<span class="lineNum">    7818 </span>            : 
<span class="lineNum">    7819 </span>            : #define CMP_SIZE (6 + 1)
<span class="lineNum">    7820 </span>            : #define CMP_REG_REG_SIZE (4 + 1)
<span class="lineNum">    7821 </span>            : #define BR_SMALL_SIZE 2
<span class="lineNum">    7822 </span>            : #define BR_LARGE_SIZE 6
<span class="lineNum">    7823 </span>            : #define MOV_REG_IMM_SIZE 10
<span class="lineNum">    7824 </span>            : #define MOV_REG_IMM_32BIT_SIZE 6
<span class="lineNum">    7825 </span>            : #define JUMP_REG_SIZE (2 + 1)
<a name="7826"><span class="lineNum">    7826 </span>            : </a>
<span class="lineNum">    7827 </span>            : static int
<span class="lineNum">    7828 </span>            : imt_branch_distance (MonoIMTCheckItem **imt_entries, int start, int target)
<span class="lineNum">    7829 </span>            : {
<span class="lineNum">    7830 </span><span class="lineCov">     832546 :         int i, distance = 0;</span>
<span class="lineNum">    7831 </span><span class="lineCov">    7961236 :         for (i = start; i &lt; target; ++i)</span>
<span class="lineNum">    7832 </span><span class="lineCov">    3148072 :                 distance += imt_entries [i]-&gt;chunk_size;</span>
<span class="lineNum">    7833 </span><span class="lineCov">     832546 :         return distance;</span>
<span class="lineNum">    7834 </span>            : }
<span class="lineNum">    7835 </span>            : 
<span class="lineNum">    7836 </span>            : /*
<span class="lineNum">    7837 </span>            :  * LOCKING: called with the domain lock held
<a name="7838"><span class="lineNum">    7838 </span>            :  */</a>
<span class="lineNum">    7839 </span>            : gpointer
<span class="lineNum">    7840 </span>            : mono_arch_build_imt_trampoline (MonoVTable *vtable, MonoDomain *domain, MonoIMTCheckItem **imt_entries, int count,
<span class="lineNum">    7841 </span>            :         gpointer fail_tramp)
<span class="lineNum">    7842 </span>            : {
<span class="lineNum">    7843 </span>            :         int i;
<span class="lineNum">    7844 </span><span class="lineCov">     913717 :         int size = 0;</span>
<span class="lineNum">    7845 </span>            :         guint8 *code, *start;
<span class="lineNum">    7846 </span><span class="lineCov">     913717 :         gboolean vtable_is_32bit = ((gsize)(vtable) == (gsize)(int)(gsize)(vtable));</span>
<span class="lineNum">    7847 </span>            :         GSList *unwind_ops;
<span class="lineNum">    7848 </span>            : 
<span class="lineNum">    7849 </span><span class="lineCov">    7894360 :         for (i = 0; i &lt; count; ++i) {</span>
<span class="lineNum">    7850 </span><span class="lineCov">    3033463 :                 MonoIMTCheckItem *item = imt_entries [i];</span>
<span class="lineNum">    7851 </span><span class="lineCov">    3033463 :                 if (item-&gt;is_equals) {</span>
<span class="lineNum">    7852 </span><span class="lineCov">    2617190 :                         if (item-&gt;check_target_idx) {</span>
<span class="lineNum">    7853 </span><span class="lineCov">    1287200 :                                 if (!item-&gt;compare_done) {</span>
<span class="lineNum">    7854 </span><span class="lineCov">     964127 :                                         if (amd64_use_imm32 ((gint64)item-&gt;key))</span>
<span class="lineNum">    7855 </span><span class="lineNoCov">          0 :                                                 item-&gt;chunk_size += CMP_SIZE;</span>
<span class="lineNum">    7856 </span>            :                                         else
<span class="lineNum">    7857 </span><span class="lineCov">     964127 :                                                 item-&gt;chunk_size += MOV_REG_IMM_SIZE + CMP_REG_REG_SIZE;</span>
<span class="lineNum">    7858 </span><span class="lineCov">     964127 :                                 }</span>
<span class="lineNum">    7859 </span><span class="lineCov">    1287200 :                                 if (item-&gt;has_target_code) {</span>
<span class="lineNum">    7860 </span><span class="lineCov">      22369 :                                         item-&gt;chunk_size += MOV_REG_IMM_SIZE;</span>
<span class="lineNum">    7861 </span><span class="lineCov">      22369 :                                 } else {</span>
<span class="lineNum">    7862 </span><span class="lineCov">    1264831 :                                         if (vtable_is_32bit)</span>
<span class="lineNum">    7863 </span><span class="lineNoCov">          0 :                                                 item-&gt;chunk_size += MOV_REG_IMM_32BIT_SIZE;</span>
<span class="lineNum">    7864 </span>            :                                         else
<span class="lineNum">    7865 </span><span class="lineCov">    1264831 :                                                 item-&gt;chunk_size += MOV_REG_IMM_SIZE;</span>
<span class="lineNum">    7866 </span>            :                                 }
<span class="lineNum">    7867 </span><span class="lineCov">    1287200 :                                 item-&gt;chunk_size += BR_SMALL_SIZE + JUMP_REG_SIZE;</span>
<span class="lineNum">    7868 </span><span class="lineCov">    1287200 :                         } else {</span>
<span class="lineNum">    7869 </span><span class="lineCov">    1329990 :                                 if (fail_tramp) {</span>
<span class="lineNum">    7870 </span><span class="lineCov">    1223616 :                                         item-&gt;chunk_size += MOV_REG_IMM_SIZE * 3 + CMP_REG_REG_SIZE +</span>
<span class="lineNum">    7871 </span>            :                                                 BR_SMALL_SIZE + JUMP_REG_SIZE * 2;
<span class="lineNum">    7872 </span><span class="lineCov">    1223616 :                                 } else {</span>
<span class="lineNum">    7873 </span><span class="lineCov">     106374 :                                         if (vtable_is_32bit)</span>
<span class="lineNum">    7874 </span><span class="lineNoCov">          0 :                                                 item-&gt;chunk_size += MOV_REG_IMM_32BIT_SIZE;</span>
<span class="lineNum">    7875 </span>            :                                         else
<span class="lineNum">    7876 </span><span class="lineCov">     106374 :                                                 item-&gt;chunk_size += MOV_REG_IMM_SIZE;</span>
<span class="lineNum">    7877 </span><span class="lineCov">     106374 :                                         item-&gt;chunk_size += JUMP_REG_SIZE;</span>
<span class="lineNum">    7878 </span>            :                                         /* with assert below:
<span class="lineNum">    7879 </span>            :                                          * item-&gt;chunk_size += CMP_SIZE + BR_SMALL_SIZE + 1;
<span class="lineNum">    7880 </span>            :                                          */
<span class="lineNum">    7881 </span>            :                                 }
<span class="lineNum">    7882 </span>            :                         }
<span class="lineNum">    7883 </span><span class="lineCov">    2617190 :                 } else {</span>
<span class="lineNum">    7884 </span><span class="lineCov">     416273 :                         if (amd64_use_imm32 ((gint64)item-&gt;key))</span>
<span class="lineNum">    7885 </span><span class="lineNoCov">          0 :                                 item-&gt;chunk_size += CMP_SIZE;</span>
<span class="lineNum">    7886 </span>            :                         else
<span class="lineNum">    7887 </span><span class="lineCov">     416273 :                                 item-&gt;chunk_size += MOV_REG_IMM_SIZE + CMP_REG_REG_SIZE;</span>
<span class="lineNum">    7888 </span><span class="lineCov">     416273 :                         item-&gt;chunk_size += BR_LARGE_SIZE;</span>
<span class="lineNum">    7889 </span><span class="lineCov">     416273 :                         imt_entries [item-&gt;check_target_idx]-&gt;compare_done = TRUE;</span>
<span class="lineNum">    7890 </span>            :                 }
<span class="lineNum">    7891 </span><span class="lineCov">    3033463 :                 size += item-&gt;chunk_size;</span>
<span class="lineNum">    7892 </span><span class="lineCov">    3033463 :         }</span>
<span class="lineNum">    7893 </span><span class="lineCov">     913717 :         if (fail_tramp)</span>
<span class="lineNum">    7894 </span><span class="lineCov">     849972 :                 code = (guint8 *)mono_method_alloc_generic_virtual_trampoline (domain, size);</span>
<span class="lineNum">    7895 </span>            :         else
<span class="lineNum">    7896 </span><span class="lineCov">      63745 :                 code = (guint8 *)mono_domain_code_reserve (domain, size);</span>
<span class="lineNum">    7897 </span><span class="lineCov">     913717 :         start = code;</span>
<span class="lineNum">    7898 </span>            : 
<span class="lineNum">    7899 </span><span class="lineCov">     913717 :         unwind_ops = mono_arch_get_cie_program ();</span>
<span class="lineNum">    7900 </span>            : 
<span class="lineNum">    7901 </span><span class="lineCov">    7894360 :         for (i = 0; i &lt; count; ++i) {</span>
<span class="lineNum">    7902 </span><span class="lineCov">    3033463 :                 MonoIMTCheckItem *item = imt_entries [i];</span>
<span class="lineNum">    7903 </span><span class="lineCov">    3033463 :                 item-&gt;code_target = code;</span>
<span class="lineNum">    7904 </span><span class="lineCov">    3033463 :                 if (item-&gt;is_equals) {</span>
<span class="lineNum">    7905 </span><span class="lineCov">    6564370 :                         gboolean fail_case = !item-&gt;check_target_idx &amp;&amp; fail_tramp;</span>
<span class="lineNum">    7906 </span>            : 
<span class="lineNum">    7907 </span><span class="lineCov">    3947180 :                         if (item-&gt;check_target_idx || fail_case) {</span>
<span class="lineNum">    7908 </span><span class="lineCov">    2833889 :                                 if (!item-&gt;compare_done || fail_case) {</span>
<span class="lineNum">    7909 </span><span class="lineCov">    2187743 :                                         if (amd64_use_imm32 ((gint64)item-&gt;key))</span>
<span class="lineNum">    7910 </span><span class="lineNoCov">          0 :                                                 amd64_alu_reg_imm_size (code, X86_CMP, MONO_ARCH_IMT_REG, (guint32)(gssize)item-&gt;key, sizeof(gpointer));</span>
<span class="lineNum">    7911 </span>            :                                         else {
<span class="lineNum">    7912 </span><span class="lineCov">   17501944 :                                                 amd64_mov_reg_imm_size (code, MONO_ARCH_IMT_SCRATCH_REG, item-&gt;key, sizeof(gpointer));</span>
<span class="lineNum">    7913 </span><span class="lineCov">   21877430 :                                                 amd64_alu_reg_reg (code, X86_CMP, MONO_ARCH_IMT_REG, MONO_ARCH_IMT_SCRATCH_REG);</span>
<span class="lineNum">    7914 </span>            :                                         }
<span class="lineNum">    7915 </span><span class="lineCov">    2187743 :                                 }</span>
<span class="lineNum">    7916 </span><span class="lineCov">    2510816 :                                 item-&gt;jmp_code = code;</span>
<span class="lineNum">    7917 </span><span class="lineCov">   15064896 :                                 amd64_branch8 (code, X86_CC_NE, 0, FALSE);</span>
<span class="lineNum">    7918 </span><span class="lineCov">    2510816 :                                 if (item-&gt;has_target_code) {</span>
<span class="lineNum">    7919 </span><span class="lineCov">     586848 :                                         amd64_mov_reg_imm (code, MONO_ARCH_IMT_SCRATCH_REG, item-&gt;value.target_code);</span>
<span class="lineNum">    7920 </span><span class="lineCov">     586848 :                                         amd64_jump_reg (code, MONO_ARCH_IMT_SCRATCH_REG);</span>
<span class="lineNum">    7921 </span><span class="lineCov">      48904 :                                 } else {</span>
<span class="lineNum">    7922 </span><span class="lineCov">   29542944 :                                         amd64_mov_reg_imm (code, MONO_ARCH_IMT_SCRATCH_REG, &amp; (vtable-&gt;vtable [item-&gt;value.vtable_slot]));</span>
<span class="lineNum">    7923 </span><span class="lineCov">   34466768 :                                         amd64_jump_membase (code, MONO_ARCH_IMT_SCRATCH_REG, 0);</span>
<span class="lineNum">    7924 </span>            :                                 }
<span class="lineNum">    7925 </span>            : 
<span class="lineNum">    7926 </span><span class="lineCov">    2510816 :                                 if (fail_case) {</span>
<span class="lineNum">    7927 </span><span class="lineCov">    1223616 :                                         amd64_patch (item-&gt;jmp_code, code);</span>
<span class="lineNum">    7928 </span><span class="lineCov">   14683392 :                                         amd64_mov_reg_imm (code, MONO_ARCH_IMT_SCRATCH_REG, fail_tramp);</span>
<span class="lineNum">    7929 </span><span class="lineCov">   14683392 :                                         amd64_jump_reg (code, MONO_ARCH_IMT_SCRATCH_REG);</span>
<span class="lineNum">    7930 </span><span class="lineCov">    1223616 :                                         item-&gt;jmp_code = NULL;</span>
<span class="lineNum">    7931 </span><span class="lineCov">    1223616 :                                 }</span>
<span class="lineNum">    7932 </span><span class="lineCov">    2510816 :                         } else {</span>
<span class="lineNum">    7933 </span>            :                                 /* enable the commented code to assert on wrong method */
<span class="lineNum">    7934 </span>            : #if 0
<span class="lineNum">    7935 </span>            :                                 if (amd64_is_imm32 (item-&gt;key))
<span class="lineNum">    7936 </span>            :                                         amd64_alu_reg_imm_size (code, X86_CMP, MONO_ARCH_IMT_REG, (guint32)(gssize)item-&gt;key, sizeof(gpointer));
<span class="lineNum">    7937 </span>            :                                 else {
<span class="lineNum">    7938 </span>            :                                         amd64_mov_reg_imm (code, MONO_ARCH_IMT_SCRATCH_REG, item-&gt;key);
<span class="lineNum">    7939 </span>            :                                         amd64_alu_reg_reg (code, X86_CMP, MONO_ARCH_IMT_REG, MONO_ARCH_IMT_SCRATCH_REG);
<span class="lineNum">    7940 </span>            :                                 }
<span class="lineNum">    7941 </span>            :                                 item-&gt;jmp_code = code;
<span class="lineNum">    7942 </span>            :                                 amd64_branch8 (code, X86_CC_NE, 0, FALSE);
<span class="lineNum">    7943 </span>            :                                 /* See the comment below about R10 */
<span class="lineNum">    7944 </span>            :                                 amd64_mov_reg_imm (code, MONO_ARCH_IMT_SCRATCH_REG, &amp; (vtable-&gt;vtable [item-&gt;value.vtable_slot]));
<span class="lineNum">    7945 </span>            :                                 amd64_jump_membase (code, MONO_ARCH_IMT_SCRATCH_REG, 0);
<span class="lineNum">    7946 </span>            :                                 amd64_patch (item-&gt;jmp_code, code);
<span class="lineNum">    7947 </span>            :                                 amd64_breakpoint (code);
<span class="lineNum">    7948 </span>            :                                 item-&gt;jmp_code = NULL;
<span class="lineNum">    7949 </span>            : #else
<span class="lineNum">    7950 </span>            :                                 /* We're using R10 (MONO_ARCH_IMT_SCRATCH_REG) here because R11 (MONO_ARCH_IMT_REG)
<span class="lineNum">    7951 </span>            :                                    needs to be preserved.  R10 needs
<span class="lineNum">    7952 </span>            :                                    to be preserved for calls which
<span class="lineNum">    7953 </span>            :                                    require a runtime generic context,
<span class="lineNum">    7954 </span>            :                                    but interface calls don't. */
<span class="lineNum">    7955 </span><span class="lineCov">    1276488 :                                 amd64_mov_reg_imm (code, MONO_ARCH_IMT_SCRATCH_REG, &amp; (vtable-&gt;vtable [item-&gt;value.vtable_slot]));</span>
<span class="lineNum">    7956 </span><span class="lineCov">    1489236 :                                 amd64_jump_membase (code, MONO_ARCH_IMT_SCRATCH_REG, 0);</span>
<span class="lineNum">    7957 </span>            : #endif
<span class="lineNum">    7958 </span>            :                         }
<span class="lineNum">    7959 </span><span class="lineCov">    2617190 :                 } else {</span>
<span class="lineNum">    7960 </span><span class="lineCov">     416273 :                         if (amd64_use_imm32 ((gint64)item-&gt;key))</span>
<span class="lineNum">    7961 </span><span class="lineNoCov">          0 :                                 amd64_alu_reg_imm_size (code, X86_CMP, MONO_ARCH_IMT_REG, (guint32)(gssize)item-&gt;key, sizeof (gpointer));</span>
<span class="lineNum">    7962 </span>            :                         else {
<span class="lineNum">    7963 </span><span class="lineCov">    3330184 :                                 amd64_mov_reg_imm_size (code, MONO_ARCH_IMT_SCRATCH_REG, item-&gt;key, sizeof (gpointer));</span>
<span class="lineNum">    7964 </span><span class="lineCov">    4162730 :                                 amd64_alu_reg_reg (code, X86_CMP, MONO_ARCH_IMT_REG, MONO_ARCH_IMT_SCRATCH_REG);</span>
<span class="lineNum">    7965 </span>            :                         }
<span class="lineNum">    7966 </span><span class="lineCov">     416273 :                         item-&gt;jmp_code = code;</span>
<span class="lineNum">    7967 </span><span class="lineCov">     832546 :                         if (x86_is_imm8 (imt_branch_distance (imt_entries, i, item-&gt;check_target_idx)))</span>
<span class="lineNum">    7968 </span><span class="lineCov">    1737505 :                                 x86_branch8 (code, X86_CC_GE, 0, FALSE);</span>
<span class="lineNum">    7969 </span>            :                         else
<span class="lineNum">    7970 </span><span class="lineCov">     275088 :                                 x86_branch32 (code, X86_CC_GE, 0, FALSE);</span>
<span class="lineNum">    7971 </span>            :                 }
<span class="lineNum">    7972 </span><span class="lineCov">    9100389 :                 g_assert (code - item-&gt;code_target &lt;= item-&gt;chunk_size);</span>
<span class="lineNum">    7973 </span><span class="lineCov">    3033463 :         }</span>
<span class="lineNum">    7974 </span>            :         /* patch the branches to get to the target items */
<span class="lineNum">    7975 </span><span class="lineCov">    7894360 :         for (i = 0; i &lt; count; ++i) {</span>
<span class="lineNum">    7976 </span><span class="lineCov">    3033463 :                 MonoIMTCheckItem *item = imt_entries [i];</span>
<span class="lineNum">    7977 </span><span class="lineCov">    3033463 :                 if (item-&gt;jmp_code) {</span>
<span class="lineNum">    7978 </span><span class="lineCov">    1703473 :                         if (item-&gt;check_target_idx) {</span>
<span class="lineNum">    7979 </span><span class="lineCov">    1703473 :                                 amd64_patch (item-&gt;jmp_code, imt_entries [item-&gt;check_target_idx]-&gt;code_target);</span>
<span class="lineNum">    7980 </span><span class="lineCov">    1703473 :                         }</span>
<span class="lineNum">    7981 </span><span class="lineCov">    1703473 :                 }</span>
<span class="lineNum">    7982 </span><span class="lineCov">    3033463 :         }</span>
<span class="lineNum">    7983 </span>            : 
<span class="lineNum">    7984 </span><span class="lineCov">     913717 :         if (!fail_tramp)</span>
<span class="lineNum">    7985 </span><span class="lineCov">      63745 :                 mono_stats.imt_trampolines_size += code - start;</span>
<span class="lineNum">    7986 </span><span class="lineCov">    2741151 :         g_assert (code - start &lt;= size);</span>
<span class="lineNum">    7987 </span>            : 
<span class="lineNum">    7988 </span><span class="lineCov">     913717 :         mono_profiler_code_buffer_new (start, code - start, MONO_PROFILER_CODE_BUFFER_IMT_TRAMPOLINE, NULL);</span>
<span class="lineNum">    7989 </span>            : 
<span class="lineNum">    7990 </span><span class="lineCov">     913717 :         mono_tramp_info_register (mono_tramp_info_create (NULL, start, code - start, NULL, unwind_ops), domain);</span>
<span class="lineNum">    7991 </span>            : 
<span class="lineNum">    7992 </span><span class="lineCov">     913717 :         return start;</span>
<span class="lineNum">    7993 </span>            : }
<a name="7994"><span class="lineNum">    7994 </span>            : </a>
<span class="lineNum">    7995 </span>            : MonoMethod*
<span class="lineNum">    7996 </span>            : mono_arch_find_imt_method (mgreg_t *regs, guint8 *code)
<span class="lineNum">    7997 </span>            : {
<span class="lineNum">    7998 </span><span class="lineCov">    1302435 :         return (MonoMethod*)regs [MONO_ARCH_IMT_REG];</span>
<span class="lineNum">    7999 </span>            : }
<a name="8000"><span class="lineNum">    8000 </span>            : </a>
<span class="lineNum">    8001 </span>            : MonoVTable*
<span class="lineNum">    8002 </span>            : mono_arch_find_static_call_vtable (mgreg_t *regs, guint8 *code)
<span class="lineNum">    8003 </span>            : {
<span class="lineNum">    8004 </span><span class="lineCov">     498785 :         return (MonoVTable*) regs [MONO_ARCH_RGCTX_REG];</span>
<span class="lineNum">    8005 </span>            : }
<a name="8006"><span class="lineNum">    8006 </span>            : </a>
<span class="lineNum">    8007 </span>            : GSList*
<span class="lineNum">    8008 </span>            : mono_arch_get_cie_program (void)
<span class="lineNum">    8009 </span>            : {
<span class="lineNum">    8010 </span><span class="lineCov">    1725794 :         GSList *l = NULL;</span>
<span class="lineNum">    8011 </span>            : 
<span class="lineNum">    8012 </span><span class="lineCov">    3451588 :         mono_add_unwind_op_def_cfa (l, (guint8*)NULL, (guint8*)NULL, AMD64_RSP, 8);</span>
<span class="lineNum">    8013 </span><span class="lineCov">    3451584 :         mono_add_unwind_op_offset (l, (guint8*)NULL, (guint8*)NULL, AMD64_RIP, -8);</span>
<span class="lineNum">    8014 </span>            : 
<span class="lineNum">    8015 </span><span class="lineCov">    1725793 :         return l;</span>
<span class="lineNum">    8016 </span>            : }
<span class="lineNum">    8017 </span>            : 
<span class="lineNum">    8018 </span>            : #ifndef DISABLE_JIT
<a name="8019"><span class="lineNum">    8019 </span>            : </a>
<span class="lineNum">    8020 </span>            : MonoInst*
<span class="lineNum">    8021 </span>            : mono_arch_emit_inst_for_method (MonoCompile *cfg, MonoMethod *cmethod, MonoMethodSignature *fsig, MonoInst **args)
<span class="lineNum">    8022 </span>            : {
<span class="lineNum">    8023 </span><span class="lineCov">   73324515 :         MonoInst *ins = NULL;</span>
<span class="lineNum">    8024 </span><span class="lineCov">   73324515 :         int opcode = 0;</span>
<span class="lineNum">    8025 </span>            : 
<span class="lineNum">    8026 </span><span class="lineCov">   73324515 :         if (cmethod-&gt;klass == mono_defaults.math_class) {</span>
<span class="lineNum">    8027 </span><span class="lineCov">     178532 :                 if (strcmp (cmethod-&gt;name, &quot;Sin&quot;) == 0) {</span>
<span class="lineNum">    8028 </span><span class="lineCov">        133 :                         opcode = OP_SIN;</span>
<span class="lineNum">    8029 </span><span class="lineCov">     178538 :                 } else if (strcmp (cmethod-&gt;name, &quot;Cos&quot;) == 0) {</span>
<span class="lineNum">    8030 </span><span class="lineCov">        134 :                         opcode = OP_COS;</span>
<span class="lineNum">    8031 </span><span class="lineCov">     178398 :                 } else if (strcmp (cmethod-&gt;name, &quot;Sqrt&quot;) == 0) {</span>
<span class="lineNum">    8032 </span><span class="lineCov">       1777 :                         opcode = OP_SQRT;</span>
<span class="lineNum">    8033 </span><span class="lineCov">     188897 :                 } else if (strcmp (cmethod-&gt;name, &quot;Abs&quot;) == 0 &amp;&amp; fsig-&gt;params [0]-&gt;type == MONO_TYPE_R8) {</span>
<span class="lineNum">    8034 </span><span class="lineCov">        672 :                         opcode = OP_ABS;</span>
<span class="lineNum">    8035 </span><span class="lineCov">        672 :                 }</span>
<span class="lineNum">    8036 </span>            :                 
<span class="lineNum">    8037 </span><span class="lineCov">     181253 :                 if (opcode &amp;&amp; fsig-&gt;param_count == 1) {</span>
<span class="lineNum">    8038 </span><span class="lineCov">      10864 :                         MONO_INST_NEW (cfg, ins, opcode);</span>
<span class="lineNum">    8039 </span><span class="lineCov">       2716 :                         ins-&gt;type = STACK_R8;</span>
<span class="lineNum">    8040 </span><span class="lineCov">       2716 :                         ins-&gt;dreg = mono_alloc_freg (cfg);</span>
<span class="lineNum">    8041 </span><span class="lineCov">       2716 :                         ins-&gt;sreg1 = args [0]-&gt;dreg;</span>
<span class="lineNum">    8042 </span><span class="lineCov">      10864 :                         MONO_ADD_INS (cfg-&gt;cbb, ins);</span>
<span class="lineNum">    8043 </span><span class="lineCov">       2716 :                 }</span>
<span class="lineNum">    8044 </span>            : 
<span class="lineNum">    8045 </span><span class="lineCov">     178530 :                 opcode = 0;</span>
<span class="lineNum">    8046 </span><span class="lineCov">     178530 :                 if (cfg-&gt;opt &amp; MONO_OPT_CMOV) {</span>
<span class="lineNum">    8047 </span><span class="lineCov">     160365 :                         if (strcmp (cmethod-&gt;name, &quot;Min&quot;) == 0) {</span>
<span class="lineNum">    8048 </span><span class="lineCov">      66315 :                                 if (fsig-&gt;params [0]-&gt;type == MONO_TYPE_I4)</span>
<span class="lineNum">    8049 </span><span class="lineCov">      66041 :                                         opcode = OP_IMIN;</span>
<span class="lineNum">    8050 </span><span class="lineCov">      66316 :                                 if (fsig-&gt;params [0]-&gt;type == MONO_TYPE_U4)</span>
<span class="lineNum">    8051 </span><span class="lineCov">        176 :                                         opcode = OP_IMIN_UN;</span>
<span class="lineNum">    8052 </span><span class="lineCov">      66138 :                                 else if (fsig-&gt;params [0]-&gt;type == MONO_TYPE_I8)</span>
<span class="lineNum">    8053 </span><span class="lineCov">         26 :                                         opcode = OP_LMIN;</span>
<span class="lineNum">    8054 </span><span class="lineCov">      66111 :                                 else if (fsig-&gt;params [0]-&gt;type == MONO_TYPE_U8)</span>
<span class="lineNum">    8055 </span><span class="lineCov">         32 :                                         opcode = OP_LMIN_UN;</span>
<span class="lineNum">    8056 </span><span class="lineCov">     160361 :                         } else if (strcmp (cmethod-&gt;name, &quot;Max&quot;) == 0) {</span>
<span class="lineNum">    8057 </span><span class="lineCov">      87762 :                                 if (fsig-&gt;params [0]-&gt;type == MONO_TYPE_I4)</span>
<span class="lineNum">    8058 </span><span class="lineCov">      78838 :                                         opcode = OP_IMAX;</span>
<span class="lineNum">    8059 </span><span class="lineCov">      87768 :                                 if (fsig-&gt;params [0]-&gt;type == MONO_TYPE_U4)</span>
<span class="lineNum">    8060 </span><span class="lineCov">         34 :                                         opcode = OP_IMAX_UN;</span>
<span class="lineNum">    8061 </span><span class="lineCov">      87733 :                                 else if (fsig-&gt;params [0]-&gt;type == MONO_TYPE_I8)</span>
<span class="lineNum">    8062 </span><span class="lineCov">         25 :                                         opcode = OP_LMAX;</span>
<span class="lineNum">    8063 </span><span class="lineCov">      87707 :                                 else if (fsig-&gt;params [0]-&gt;type == MONO_TYPE_U8)</span>
<span class="lineNum">    8064 </span><span class="lineCov">         32 :                                         opcode = OP_LMAX_UN;</span>
<span class="lineNum">    8065 </span><span class="lineCov">      87767 :                         }</span>
<span class="lineNum">    8066 </span><span class="lineCov">     160361 :                 }</span>
<span class="lineNum">    8067 </span>            :                 
<span class="lineNum">    8068 </span><span class="lineCov">     323750 :                 if (opcode &amp;&amp; fsig-&gt;param_count == 2) {</span>
<span class="lineNum">    8069 </span><span class="lineCov">     580807 :                         MONO_INST_NEW (cfg, ins, opcode);</span>
<span class="lineNum">    8070 </span><span class="lineCov">     145196 :                         ins-&gt;type = fsig-&gt;params [0]-&gt;type == MONO_TYPE_I4 ? STACK_I4 : STACK_I8;</span>
<span class="lineNum">    8071 </span><span class="lineCov">     145196 :                         ins-&gt;dreg = mono_alloc_ireg (cfg);</span>
<span class="lineNum">    8072 </span><span class="lineCov">     145196 :                         ins-&gt;sreg1 = args [0]-&gt;dreg;</span>
<span class="lineNum">    8073 </span><span class="lineCov">     145196 :                         ins-&gt;sreg2 = args [1]-&gt;dreg;</span>
<span class="lineNum">    8074 </span><span class="lineCov">     580789 :                         MONO_ADD_INS (cfg-&gt;cbb, ins);</span>
<span class="lineNum">    8075 </span><span class="lineCov">     145198 :                 }</span>
<span class="lineNum">    8076 </span>            : 
<span class="lineNum">    8077 </span>            : #if 0
<span class="lineNum">    8078 </span>            :                 /* OP_FREM is not IEEE compatible */
<span class="lineNum">    8079 </span>            :                 else if (strcmp (cmethod-&gt;name, &quot;IEEERemainder&quot;) == 0 &amp;&amp; fsig-&gt;param_count == 2) {
<span class="lineNum">    8080 </span>            :                         MONO_INST_NEW (cfg, ins, OP_FREM);
<span class="lineNum">    8081 </span>            :                         ins-&gt;inst_i0 = args [0];
<span class="lineNum">    8082 </span>            :                         ins-&gt;inst_i1 = args [1];
<span class="lineNum">    8083 </span>            :                 }
<span class="lineNum">    8084 </span>            : #endif
<span class="lineNum">    8085 </span><span class="lineCov">     178523 :         }</span>
<span class="lineNum">    8086 </span>            : 
<span class="lineNum">    8087 </span><span class="lineCov">   73323564 :         return ins;</span>
<span class="lineNum">    8088 </span>            : }
<span class="lineNum">    8089 </span>            : #endif
<a name="8090"><span class="lineNum">    8090 </span>            : </a>
<span class="lineNum">    8091 </span>            : gboolean
<span class="lineNum">    8092 </span>            : mono_arch_print_tree (MonoInst *tree, int arity)
<span class="lineNum">    8093 </span>            : {
<span class="lineNum">    8094 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    8095 </span>            : }
<a name="8096"><span class="lineNum">    8096 </span>            : </a>
<span class="lineNum">    8097 </span>            : mgreg_t
<span class="lineNum">    8098 </span>            : mono_arch_context_get_int_reg (MonoContext *ctx, int reg)
<span class="lineNum">    8099 </span>            : {
<span class="lineNum">    8100 </span><span class="lineCov">       3987 :         return ctx-&gt;gregs [reg];</span>
<span class="lineNum">    8101 </span>            : }
<a name="8102"><span class="lineNum">    8102 </span>            : </a>
<span class="lineNum">    8103 </span>            : void
<span class="lineNum">    8104 </span>            : mono_arch_context_set_int_reg (MonoContext *ctx, int reg, mgreg_t val)
<span class="lineNum">    8105 </span>            : {
<span class="lineNum">    8106 </span><span class="lineNoCov">          0 :         ctx-&gt;gregs [reg] = val;</span>
<span class="lineNum">    8107 </span><span class="lineNoCov">          0 : }</span>
<a name="8108"><span class="lineNum">    8108 </span>            : </a>
<span class="lineNum">    8109 </span>            : gpointer
<span class="lineNum">    8110 </span>            : mono_arch_install_handler_block_guard (MonoJitInfo *ji, MonoJitExceptionInfo *clause, MonoContext *ctx, gpointer new_value)
<span class="lineNum">    8111 </span>            : {
<span class="lineNum">    8112 </span>            :         gpointer *sp, old_value;
<span class="lineNum">    8113 </span>            :         char *bp;
<span class="lineNum">    8114 </span>            : 
<span class="lineNum">    8115 </span>            :         /*Load the spvar*/
<span class="lineNum">    8116 </span><span class="lineCov">          8 :         bp = (char *)MONO_CONTEXT_GET_BP (ctx);</span>
<span class="lineNum">    8117 </span><span class="lineCov">          8 :         sp = (gpointer *)*(gpointer*)(bp + clause-&gt;exvar_offset);</span>
<span class="lineNum">    8118 </span>            : 
<span class="lineNum">    8119 </span><span class="lineCov">          8 :         old_value = *sp;</span>
<span class="lineNum">    8120 </span><span class="lineCov">         16 :         if (old_value &lt; ji-&gt;code_start || (char*)old_value &gt; ((char*)ji-&gt;code_start + ji-&gt;code_size))</span>
<span class="lineNum">    8121 </span><span class="lineNoCov">          0 :                 return old_value;</span>
<span class="lineNum">    8122 </span>            : 
<span class="lineNum">    8123 </span><span class="lineCov">          8 :         *sp = new_value;</span>
<span class="lineNum">    8124 </span>            : 
<span class="lineNum">    8125 </span><span class="lineCov">          8 :         return old_value;</span>
<span class="lineNum">    8126 </span><span class="lineCov">          8 : }</span>
<span class="lineNum">    8127 </span>            : 
<span class="lineNum">    8128 </span>            : /*
<span class="lineNum">    8129 </span>            :  * mono_arch_emit_load_aotconst:
<span class="lineNum">    8130 </span>            :  *
<span class="lineNum">    8131 </span>            :  *   Emit code to load the contents of the GOT slot identified by TRAMP_TYPE and
<span class="lineNum">    8132 </span>            :  * TARGET from the mscorlib GOT in full-aot code.
<span class="lineNum">    8133 </span>            :  * On AMD64, the result is placed into R11.
<a name="8134"><span class="lineNum">    8134 </span>            :  */</a>
<span class="lineNum">    8135 </span>            : guint8*
<span class="lineNum">    8136 </span>            : mono_arch_emit_load_aotconst (guint8 *start, guint8 *code, MonoJumpInfo **ji, MonoJumpInfoType tramp_type, gconstpointer target)
<span class="lineNum">    8137 </span>            : {
<span class="lineNum">    8138 </span><span class="lineNoCov">          0 :         *ji = mono_patch_info_list_prepend (*ji, code - start, tramp_type, target);</span>
<span class="lineNum">    8139 </span><span class="lineNoCov">          0 :         amd64_mov_reg_membase (code, AMD64_R11, AMD64_RIP, 0, 8);</span>
<span class="lineNum">    8140 </span>            : 
<span class="lineNum">    8141 </span><span class="lineNoCov">          0 :         return code;</span>
<span class="lineNum">    8142 </span>            : }
<span class="lineNum">    8143 </span>            : 
<span class="lineNum">    8144 </span>            : /*
<span class="lineNum">    8145 </span>            :  * mono_arch_get_trampolines:
<span class="lineNum">    8146 </span>            :  *
<span class="lineNum">    8147 </span>            :  *   Return a list of MonoTrampInfo structures describing arch specific trampolines
<span class="lineNum">    8148 </span>            :  * for AOT.
<a name="8149"><span class="lineNum">    8149 </span>            :  */</a>
<span class="lineNum">    8150 </span>            : GSList *
<span class="lineNum">    8151 </span>            : mono_arch_get_trampolines (gboolean aot)
<span class="lineNum">    8152 </span>            : {
<span class="lineNum">    8153 </span><span class="lineNoCov">          0 :         return mono_amd64_get_exception_trampolines (aot);</span>
<span class="lineNum">    8154 </span>            : }
<span class="lineNum">    8155 </span>            : 
<span class="lineNum">    8156 </span>            : /* Soft Debug support */
<span class="lineNum">    8157 </span>            : #ifdef MONO_ARCH_SOFT_DEBUG_SUPPORTED
<span class="lineNum">    8158 </span>            : 
<span class="lineNum">    8159 </span>            : /*
<span class="lineNum">    8160 </span>            :  * mono_arch_set_breakpoint:
<span class="lineNum">    8161 </span>            :  *
<span class="lineNum">    8162 </span>            :  *   Set a breakpoint at the native code corresponding to JI at NATIVE_OFFSET.
<span class="lineNum">    8163 </span>            :  * The location should contain code emitted by OP_SEQ_POINT.
<a name="8164"><span class="lineNum">    8164 </span>            :  */</a>
<span class="lineNum">    8165 </span>            : void
<span class="lineNum">    8166 </span>            : mono_arch_set_breakpoint (MonoJitInfo *ji, guint8 *ip)
<span class="lineNum">    8167 </span>            : {
<span class="lineNum">    8168 </span><span class="lineNoCov">          0 :         guint8 *code = ip;</span>
<span class="lineNum">    8169 </span>            : 
<span class="lineNum">    8170 </span><span class="lineNoCov">          0 :         if (ji-&gt;from_aot) {</span>
<span class="lineNum">    8171 </span><span class="lineNoCov">          0 :                 guint32 native_offset = ip - (guint8*)ji-&gt;code_start;</span>
<span class="lineNum">    8172 </span><span class="lineNoCov">          0 :                 SeqPointInfo *info = (SeqPointInfo *)mono_arch_get_seq_point_info (mono_domain_get (), (guint8 *)ji-&gt;code_start);</span>
<span class="lineNum">    8173 </span>            : 
<span class="lineNum">    8174 </span><span class="lineNoCov">          0 :                 g_assert (info-&gt;bp_addrs [native_offset] == 0);</span>
<span class="lineNum">    8175 </span><span class="lineNoCov">          0 :                 info-&gt;bp_addrs [native_offset] = mini_get_breakpoint_trampoline ();</span>
<span class="lineNum">    8176 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    8177 </span>            :                 /* ip points to a mov r11, 0 */
<span class="lineNum">    8178 </span><span class="lineNoCov">          0 :                 g_assert (code [0] == 0x41);</span>
<span class="lineNum">    8179 </span><span class="lineNoCov">          0 :                 g_assert (code [1] == 0xbb);</span>
<span class="lineNum">    8180 </span><span class="lineNoCov">          0 :                 amd64_mov_reg_imm (code, AMD64_R11, 1);</span>
<span class="lineNum">    8181 </span>            :         }
<span class="lineNum">    8182 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    8183 </span>            : 
<span class="lineNum">    8184 </span>            : /*
<span class="lineNum">    8185 </span>            :  * mono_arch_clear_breakpoint:
<span class="lineNum">    8186 </span>            :  *
<span class="lineNum">    8187 </span>            :  *   Clear the breakpoint at IP.
<a name="8188"><span class="lineNum">    8188 </span>            :  */</a>
<span class="lineNum">    8189 </span>            : void
<span class="lineNum">    8190 </span>            : mono_arch_clear_breakpoint (MonoJitInfo *ji, guint8 *ip)
<span class="lineNum">    8191 </span>            : {
<span class="lineNum">    8192 </span><span class="lineNoCov">          0 :         guint8 *code = ip;</span>
<span class="lineNum">    8193 </span>            : 
<span class="lineNum">    8194 </span><span class="lineNoCov">          0 :         if (ji-&gt;from_aot) {</span>
<span class="lineNum">    8195 </span><span class="lineNoCov">          0 :                 guint32 native_offset = ip - (guint8*)ji-&gt;code_start;</span>
<span class="lineNum">    8196 </span><span class="lineNoCov">          0 :                 SeqPointInfo *info = (SeqPointInfo *)mono_arch_get_seq_point_info (mono_domain_get (), (guint8 *)ji-&gt;code_start);</span>
<span class="lineNum">    8197 </span>            : 
<span class="lineNum">    8198 </span><span class="lineNoCov">          0 :                 info-&gt;bp_addrs [native_offset] = NULL;</span>
<span class="lineNum">    8199 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    8200 </span><span class="lineNoCov">          0 :                 amd64_mov_reg_imm (code, AMD64_R11, 0);</span>
<span class="lineNum">    8201 </span>            :         }
<span class="lineNum">    8202 </span><span class="lineNoCov">          0 : }</span>
<a name="8203"><span class="lineNum">    8203 </span>            : </a>
<span class="lineNum">    8204 </span>            : gboolean
<span class="lineNum">    8205 </span>            : mono_arch_is_breakpoint_event (void *info, void *sigctx)
<span class="lineNum">    8206 </span>            : {
<span class="lineNum">    8207 </span>            :         /* We use soft breakpoints on amd64 */
<span class="lineNum">    8208 </span><span class="lineCov">      41934 :         return FALSE;</span>
<span class="lineNum">    8209 </span>            : }
<span class="lineNum">    8210 </span>            : 
<span class="lineNum">    8211 </span>            : /*
<span class="lineNum">    8212 </span>            :  * mono_arch_skip_breakpoint:
<span class="lineNum">    8213 </span>            :  *
<span class="lineNum">    8214 </span>            :  *   Modify CTX so the ip is placed after the breakpoint instruction, so when
<span class="lineNum">    8215 </span>            :  * we resume, the instruction is not executed again.
<a name="8216"><span class="lineNum">    8216 </span>            :  */</a>
<span class="lineNum">    8217 </span>            : void
<span class="lineNum">    8218 </span>            : mono_arch_skip_breakpoint (MonoContext *ctx, MonoJitInfo *ji)
<span class="lineNum">    8219 </span>            : {
<span class="lineNum">    8220 </span><span class="lineNoCov">          0 :         g_assert_not_reached ();</span>
<span class="lineNum">    8221 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    8222 </span>            :         
<span class="lineNum">    8223 </span>            : /*
<span class="lineNum">    8224 </span>            :  * mono_arch_start_single_stepping:
<span class="lineNum">    8225 </span>            :  *
<span class="lineNum">    8226 </span>            :  *   Start single stepping.
<a name="8227"><span class="lineNum">    8227 </span>            :  */</a>
<span class="lineNum">    8228 </span>            : void
<span class="lineNum">    8229 </span>            : mono_arch_start_single_stepping (void)
<span class="lineNum">    8230 </span>            : {
<span class="lineNum">    8231 </span><span class="lineNoCov">          0 :         ss_trampoline = mini_get_single_step_trampoline ();</span>
<span class="lineNum">    8232 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    8233 </span>            :         
<span class="lineNum">    8234 </span>            : /*
<span class="lineNum">    8235 </span>            :  * mono_arch_stop_single_stepping:
<span class="lineNum">    8236 </span>            :  *
<span class="lineNum">    8237 </span>            :  *   Stop single stepping.
<a name="8238"><span class="lineNum">    8238 </span>            :  */</a>
<span class="lineNum">    8239 </span>            : void
<span class="lineNum">    8240 </span>            : mono_arch_stop_single_stepping (void)
<span class="lineNum">    8241 </span>            : {
<span class="lineNum">    8242 </span><span class="lineNoCov">          0 :         ss_trampoline = NULL;</span>
<span class="lineNum">    8243 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    8244 </span>            : 
<span class="lineNum">    8245 </span>            : /*
<span class="lineNum">    8246 </span>            :  * mono_arch_is_single_step_event:
<span class="lineNum">    8247 </span>            :  *
<span class="lineNum">    8248 </span>            :  *   Return whenever the machine state in SIGCTX corresponds to a single
<span class="lineNum">    8249 </span>            :  * step event.
<a name="8250"><span class="lineNum">    8250 </span>            :  */</a>
<span class="lineNum">    8251 </span>            : gboolean
<span class="lineNum">    8252 </span>            : mono_arch_is_single_step_event (void *info, void *sigctx)
<span class="lineNum">    8253 </span>            : {
<span class="lineNum">    8254 </span>            :         /* We use soft breakpoints on amd64 */
<span class="lineNum">    8255 </span><span class="lineCov">      41934 :         return FALSE;</span>
<span class="lineNum">    8256 </span>            : }
<span class="lineNum">    8257 </span>            : 
<span class="lineNum">    8258 </span>            : /*
<span class="lineNum">    8259 </span>            :  * mono_arch_skip_single_step:
<span class="lineNum">    8260 </span>            :  *
<span class="lineNum">    8261 </span>            :  *   Modify CTX so the ip is placed after the single step trigger instruction,
<span class="lineNum">    8262 </span>            :  * we resume, the instruction is not executed again.
<a name="8263"><span class="lineNum">    8263 </span>            :  */</a>
<span class="lineNum">    8264 </span>            : void
<span class="lineNum">    8265 </span>            : mono_arch_skip_single_step (MonoContext *ctx)
<span class="lineNum">    8266 </span>            : {
<span class="lineNum">    8267 </span><span class="lineNoCov">          0 :         g_assert_not_reached ();</span>
<span class="lineNum">    8268 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    8269 </span>            : 
<span class="lineNum">    8270 </span>            : /*
<span class="lineNum">    8271 </span>            :  * mono_arch_create_seq_point_info:
<span class="lineNum">    8272 </span>            :  *
<span class="lineNum">    8273 </span>            :  *   Return a pointer to a data structure which is used by the sequence
<span class="lineNum">    8274 </span>            :  * point implementation in AOTed code.
<a name="8275"><span class="lineNum">    8275 </span>            :  */</a>
<span class="lineNum">    8276 </span>            : gpointer
<span class="lineNum">    8277 </span>            : mono_arch_get_seq_point_info (MonoDomain *domain, guint8 *code)
<span class="lineNum">    8278 </span>            : {
<span class="lineNum">    8279 </span>            :         SeqPointInfo *info;
<span class="lineNum">    8280 </span>            :         MonoJitInfo *ji;
<span class="lineNum">    8281 </span>            : 
<span class="lineNum">    8282 </span>            :         // FIXME: Add a free function
<span class="lineNum">    8283 </span>            : 
<span class="lineNum">    8284 </span><span class="lineNoCov">          0 :         mono_domain_lock (domain);</span>
<span class="lineNum">    8285 </span><span class="lineNoCov">          0 :         info = (SeqPointInfo *)g_hash_table_lookup (domain_jit_info (domain)-&gt;arch_seq_points,</span>
<span class="lineNum">    8286 </span><span class="lineNoCov">          0 :                                                                 code);</span>
<span class="lineNum">    8287 </span><span class="lineNoCov">          0 :         mono_domain_unlock (domain);</span>
<span class="lineNum">    8288 </span>            : 
<span class="lineNum">    8289 </span><span class="lineNoCov">          0 :         if (!info) {</span>
<span class="lineNum">    8290 </span><span class="lineNoCov">          0 :                 ji = mono_jit_info_table_find (domain, (char*)code);</span>
<span class="lineNum">    8291 </span><span class="lineNoCov">          0 :                 g_assert (ji);</span>
<span class="lineNum">    8292 </span>            : 
<span class="lineNum">    8293 </span>            :                 // FIXME: Optimize the size
<span class="lineNum">    8294 </span><span class="lineNoCov">          0 :                 info = (SeqPointInfo *)g_malloc0 (sizeof (SeqPointInfo) + (ji-&gt;code_size * sizeof (gpointer)));</span>
<span class="lineNum">    8295 </span>            : 
<span class="lineNum">    8296 </span><span class="lineNoCov">          0 :                 info-&gt;ss_tramp_addr = &amp;ss_trampoline;</span>
<span class="lineNum">    8297 </span>            : 
<span class="lineNum">    8298 </span><span class="lineNoCov">          0 :                 mono_domain_lock (domain);</span>
<span class="lineNum">    8299 </span><span class="lineNoCov">          0 :                 g_hash_table_insert (domain_jit_info (domain)-&gt;arch_seq_points,</span>
<span class="lineNum">    8300 </span>            :                                                          code, info);
<span class="lineNum">    8301 </span><span class="lineNoCov">          0 :                 mono_domain_unlock (domain);</span>
<span class="lineNum">    8302 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    8303 </span>            : 
<span class="lineNum">    8304 </span><span class="lineNoCov">          0 :         return info;</span>
<span class="lineNum">    8305 </span>            : }
<a name="8306"><span class="lineNum">    8306 </span>            : </a>
<span class="lineNum">    8307 </span>            : void
<span class="lineNum">    8308 </span>            : mono_arch_init_lmf_ext (MonoLMFExt *ext, gpointer prev_lmf)
<span class="lineNum">    8309 </span>            : {
<span class="lineNum">    8310 </span><span class="lineNoCov">          0 :         ext-&gt;lmf.previous_lmf = prev_lmf;</span>
<span class="lineNum">    8311 </span>            :         /* Mark that this is a MonoLMFExt */
<span class="lineNum">    8312 </span><span class="lineNoCov">          0 :         ext-&gt;lmf.previous_lmf = (gpointer)(((gssize)ext-&gt;lmf.previous_lmf) | 2);</span>
<span class="lineNum">    8313 </span><span class="lineNoCov">          0 :         ext-&gt;lmf.rsp = (gssize)ext;</span>
<span class="lineNum">    8314 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    8315 </span>            : 
<span class="lineNum">    8316 </span>            : #endif
<a name="8317"><span class="lineNum">    8317 </span>            : </a>
<span class="lineNum">    8318 </span>            : gboolean
<span class="lineNum">    8319 </span>            : mono_arch_opcode_supported (int opcode)
<span class="lineNum">    8320 </span>            : {
<span class="lineNum">    8321 </span><span class="lineCov">     304237 :         switch (opcode) {</span>
<span class="lineNum">    8322 </span>            :         case OP_ATOMIC_ADD_I4:
<span class="lineNum">    8323 </span>            :         case OP_ATOMIC_ADD_I8:
<span class="lineNum">    8324 </span>            :         case OP_ATOMIC_EXCHANGE_I4:
<span class="lineNum">    8325 </span>            :         case OP_ATOMIC_EXCHANGE_I8:
<span class="lineNum">    8326 </span>            :         case OP_ATOMIC_CAS_I4:
<span class="lineNum">    8327 </span>            :         case OP_ATOMIC_CAS_I8:
<span class="lineNum">    8328 </span>            :         case OP_ATOMIC_LOAD_I1:
<span class="lineNum">    8329 </span>            :         case OP_ATOMIC_LOAD_I2:
<span class="lineNum">    8330 </span>            :         case OP_ATOMIC_LOAD_I4:
<span class="lineNum">    8331 </span>            :         case OP_ATOMIC_LOAD_I8:
<span class="lineNum">    8332 </span>            :         case OP_ATOMIC_LOAD_U1:
<span class="lineNum">    8333 </span>            :         case OP_ATOMIC_LOAD_U2:
<span class="lineNum">    8334 </span>            :         case OP_ATOMIC_LOAD_U4:
<span class="lineNum">    8335 </span>            :         case OP_ATOMIC_LOAD_U8:
<span class="lineNum">    8336 </span>            :         case OP_ATOMIC_LOAD_R4:
<span class="lineNum">    8337 </span>            :         case OP_ATOMIC_LOAD_R8:
<span class="lineNum">    8338 </span>            :         case OP_ATOMIC_STORE_I1:
<span class="lineNum">    8339 </span>            :         case OP_ATOMIC_STORE_I2:
<span class="lineNum">    8340 </span>            :         case OP_ATOMIC_STORE_I4:
<span class="lineNum">    8341 </span>            :         case OP_ATOMIC_STORE_I8:
<span class="lineNum">    8342 </span>            :         case OP_ATOMIC_STORE_U1:
<span class="lineNum">    8343 </span>            :         case OP_ATOMIC_STORE_U2:
<span class="lineNum">    8344 </span>            :         case OP_ATOMIC_STORE_U4:
<span class="lineNum">    8345 </span>            :         case OP_ATOMIC_STORE_U8:
<span class="lineNum">    8346 </span>            :         case OP_ATOMIC_STORE_R4:
<span class="lineNum">    8347 </span>            :         case OP_ATOMIC_STORE_R8:
<span class="lineNum">    8348 </span><span class="lineCov">     304248 :                 return TRUE;</span>
<span class="lineNum">    8349 </span>            :         default:
<span class="lineNum">    8350 </span><span class="lineNoCov">          0 :                 return FALSE;</span>
<span class="lineNum">    8351 </span>            :         }
<span class="lineNum">    8352 </span><span class="lineCov">     304269 : }</span>
<a name="8353"><span class="lineNum">    8353 </span>            : </a>
<span class="lineNum">    8354 </span>            : CallInfo*
<span class="lineNum">    8355 </span>            : mono_arch_get_call_info (MonoMemPool *mp, MonoMethodSignature *sig)
<span class="lineNum">    8356 </span>            : {
<span class="lineNum">    8357 </span><span class="lineNoCov">          0 :         return get_call_info (mp, sig);</span>
<span class="lineNum">    8358 </span>            : }
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
