// Seed: 2576293010
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_8 = 1 + 1'h0 | 1;
  always id_9 <= 1;
  wire id_10, id_11;
  wire id_12;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  reg id_5;
  module_0(
      id_1, id_3, id_3, id_1, id_1, id_2, id_1, id_1, id_5
  );
  wire id_6, id_7;
  wire id_8;
  always id_5 <= 1;
endmodule
