Analysis & Synthesis report for PipelineCPU
Thu Jun 15 18:17:08 2017
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for pipeif:if_stage|instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated
 13. Source assignments for pipemem:mem_stage|datamem:comb_8|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated
 14. Parameter Settings for User Entity Instance: pipeif:if_stage|instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component
 15. Parameter Settings for User Entity Instance: pipemem:mem_stage|datamem:comb_8|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component
 16. altsyncram Parameter Settings by Entity Instance
 17. Port Connectivity Checks: "pipemem:mem_stage"
 18. Port Connectivity Checks: "pipeexe:exe_stage|alu:algorithm_unit"
 19. Port Connectivity Checks: "pipeexe:exe_stage|mux2x32:get_a"
 20. Port Connectivity Checks: "binary_to_sevenseg:LED8_out_port0"
 21. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jun 15 18:17:08 2017    ;
; Quartus II Version                 ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name                      ; PipelineCPU                              ;
; Top-level Entity Name              ; PipelineCPU                              ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 3,944                                    ;
;     Total combinational functions  ; 2,968                                    ;
;     Dedicated logic registers      ; 1,383                                    ;
; Total registers                    ; 1383                                     ;
; Total pins                         ; 79                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 3,072                                    ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP2C35F672C6       ;                    ;
; Top-level entity name                                          ; PipelineCPU        ; PipelineCPU        ;
; Family name                                                    ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Timing-Driven Synthesis                                        ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                     ;
+----------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                       ;
+----------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------+
; sc_instmem.mif                   ; yes             ; User Memory Initialization File  ; D:/FPGA/pipeline/sc_instmem.mif                                    ;
; pipelined_computer.v             ; yes             ; User Verilog HDL File            ; D:/FPGA/pipeline/pipelined_computer.v                              ;
; pipepc.v                         ; yes             ; User Verilog HDL File            ; D:/FPGA/pipeline/pipepc.v                                          ;
; pipeir.v                         ; yes             ; User Verilog HDL File            ; D:/FPGA/pipeline/pipeir.v                                          ;
; pipedereg.v                      ; yes             ; User Verilog HDL File            ; D:/FPGA/pipeline/pipedereg.v                                       ;
; pipeemreg.v                      ; yes             ; User Verilog HDL File            ; D:/FPGA/pipeline/pipeemreg.v                                       ;
; pipemwreg.v                      ; yes             ; User Verilog HDL File            ; D:/FPGA/pipeline/pipemwreg.v                                       ;
; pipeif.v                         ; yes             ; User Verilog HDL File            ; D:/FPGA/pipeline/pipeif.v                                          ;
; lpm_rom_irom.v                   ; yes             ; User Wizard-Generated File       ; D:/FPGA/pipeline/lpm_rom_irom.v                                    ;
; pipeid.v                         ; yes             ; User Verilog HDL File            ; D:/FPGA/pipeline/pipeid.v                                          ;
; mux2x32.v                        ; yes             ; User Verilog HDL File            ; D:/FPGA/pipeline/mux2x32.v                                         ;
; mux4x32.v                        ; yes             ; User Verilog HDL File            ; D:/FPGA/pipeline/mux4x32.v                                         ;
; mux2x5.v                         ; yes             ; User Verilog HDL File            ; D:/FPGA/pipeline/mux2x5.v                                          ;
; regfile.v                        ; yes             ; User Verilog HDL File            ; D:/FPGA/pipeline/regfile.v                                         ;
; cu.v                             ; yes             ; User Verilog HDL File            ; D:/FPGA/pipeline/cu.v                                              ;
; pipeexe.v                        ; yes             ; User Verilog HDL File            ; D:/FPGA/pipeline/pipeexe.v                                         ;
; alu.v                            ; yes             ; User Verilog HDL File            ; D:/FPGA/pipeline/alu.v                                             ;
; pipemem.v                        ; yes             ; User Verilog HDL File            ; D:/FPGA/pipeline/pipemem.v                                         ;
; lpm_ram_dq_dram.v                ; yes             ; User Wizard-Generated File       ; D:/FPGA/pipeline/lpm_ram_dq_dram.v                                 ;
; instmem.v                        ; yes             ; User Verilog HDL File            ; D:/FPGA/pipeline/instmem.v                                         ;
; datamem.v                        ; yes             ; User Verilog HDL File            ; D:/FPGA/pipeline/datamem.v                                         ;
; io_input_reg.v                   ; yes             ; User Verilog HDL File            ; D:/FPGA/pipeline/io_input_reg.v                                    ;
; io_output_reg.v                  ; yes             ; User Verilog HDL File            ; D:/FPGA/pipeline/io_output_reg.v                                   ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf        ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; d:/altera/90/quartus/libraries/megafunctions/stratix_ram_block.inc ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; d:/altera/90/quartus/libraries/megafunctions/lpm_mux.inc           ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; d:/altera/90/quartus/libraries/megafunctions/lpm_decode.inc        ;
; aglobal90.inc                    ; yes             ; Megafunction                     ; d:/altera/90/quartus/libraries/megafunctions/aglobal90.inc         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; d:/altera/90/quartus/libraries/megafunctions/a_rdenreg.inc         ;
; altrom.inc                       ; yes             ; Megafunction                     ; d:/altera/90/quartus/libraries/megafunctions/altrom.inc            ;
; altram.inc                       ; yes             ; Megafunction                     ; d:/altera/90/quartus/libraries/megafunctions/altram.inc            ;
; altdpram.inc                     ; yes             ; Megafunction                     ; d:/altera/90/quartus/libraries/megafunctions/altdpram.inc          ;
; altqpram.inc                     ; yes             ; Megafunction                     ; d:/altera/90/quartus/libraries/megafunctions/altqpram.inc          ;
; db/altsyncram_mpb1.tdf           ; yes             ; Auto-Generated Megafunction      ; D:/FPGA/pipeline/db/altsyncram_mpb1.tdf                            ;
; db/altsyncram_38f1.tdf           ; yes             ; Auto-Generated Megafunction      ; D:/FPGA/pipeline/db/altsyncram_38f1.tdf                            ;
+----------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 3,944 ;
;                                             ;       ;
; Total combinational functions               ; 2968  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 2073  ;
;     -- 3 input functions                    ; 472   ;
;     -- <=2 input functions                  ; 423   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 2815  ;
;     -- arithmetic mode                      ; 153   ;
;                                             ;       ;
; Total registers                             ; 1383  ;
;     -- Dedicated logic registers            ; 1383  ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 79    ;
; Total memory bits                           ; 3072  ;
; Maximum fan-out node                        ; clock ;
; Maximum fan-out                             ; 1432  ;
; Total fan-out                               ; 15941 ;
; Average fan-out                             ; 3.55  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                            ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                               ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+
; |PipelineCPU                                    ; 2968 (0)          ; 1383 (0)     ; 3072        ; 0            ; 0       ; 0         ; 79   ; 0            ; |PipelineCPU                                                                                                                      ; work         ;
;    |binary_to_sevenseg:LED8_out_port0|          ; 19 (19)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineCPU|binary_to_sevenseg:LED8_out_port0                                                                                    ; work         ;
;    |mux2x32:wb_stage|                           ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineCPU|mux2x32:wb_stage                                                                                                     ; work         ;
;    |pipedereg:de_reg|                           ; 121 (121)         ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineCPU|pipedereg:de_reg                                                                                                     ; work         ;
;    |pipeemreg:em_reg|                           ; 72 (72)           ; 72 (72)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineCPU|pipeemreg:em_reg                                                                                                     ; work         ;
;    |pipeexe:exe_stage|                          ; 855 (34)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineCPU|pipeexe:exe_stage                                                                                                    ; work         ;
;       |alu:algorithm_unit|                      ; 469 (469)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineCPU|pipeexe:exe_stage|alu:algorithm_unit                                                                                 ; work         ;
;       |mux2x32:get_a|                           ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineCPU|pipeexe:exe_stage|mux2x32:get_a                                                                                      ; work         ;
;       |mux2x32:get_b|                           ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineCPU|pipeexe:exe_stage|mux2x32:get_b                                                                                      ; work         ;
;       |mux2x32:get_ealu|                        ; 287 (287)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineCPU|pipeexe:exe_stage|mux2x32:get_ealu                                                                                   ; work         ;
;    |pipeid:id_stage|                            ; 1584 (54)         ; 992 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineCPU|pipeid:id_stage                                                                                                      ; work         ;
;       |cu:control_unit|                         ; 69 (69)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineCPU|pipeid:id_stage|cu:control_unit                                                                                      ; work         ;
;       |mux4x32:get_da|                          ; 713 (713)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineCPU|pipeid:id_stage|mux4x32:get_da                                                                                       ; work         ;
;       |mux4x32:get_db|                          ; 713 (713)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineCPU|pipeid:id_stage|mux4x32:get_db                                                                                       ; work         ;
;       |regfile:rf|                              ; 35 (35)           ; 992 (992)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineCPU|pipeid:id_stage|regfile:rf                                                                                           ; work         ;
;    |pipeif:if_stage|                            ; 30 (30)           ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineCPU|pipeif:if_stage                                                                                                      ; work         ;
;       |instmem:imem|                            ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineCPU|pipeif:if_stage|instmem:imem                                                                                         ; work         ;
;          |lpm_rom_irom:irom|                    ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineCPU|pipeif:if_stage|instmem:imem|lpm_rom_irom:irom                                                                       ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineCPU|pipeif:if_stage|instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component                                       ; work         ;
;                |altsyncram_mpb1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineCPU|pipeif:if_stage|instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated        ; work         ;
;    |pipeir:inst_reg|                            ; 65 (65)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineCPU|pipeir:inst_reg                                                                                                      ; work         ;
;    |pipemem:mem_stage|                          ; 55 (1)            ; 17 (1)       ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineCPU|pipemem:mem_stage                                                                                                    ; work         ;
;       |datamem:comb_8|                          ; 54 (3)            ; 16 (0)       ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineCPU|pipemem:mem_stage|datamem:comb_8                                                                                     ; work         ;
;          |io_input_reg:io_input_regx2|          ; 18 (0)            ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineCPU|pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2                                                         ; work         ;
;             |io_input_mux:io_imput_mux2x32|     ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineCPU|pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32                           ; work         ;
;          |io_output_reg:io_output_regx2|        ; 1 (1)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineCPU|pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2                                                       ; work         ;
;          |lpm_ram_dq_dram:dram|                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineCPU|pipemem:mem_stage|datamem:comb_8|lpm_ram_dq_dram:dram                                                                ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineCPU|pipemem:mem_stage|datamem:comb_8|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component                                ; work         ;
;                |altsyncram_38f1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineCPU|pipemem:mem_stage|datamem:comb_8|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated ; work         ;
;          |mux2x32:mem_io_dataout_mux|           ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineCPU|pipemem:mem_stage|datamem:comb_8|mux2x32:mem_io_dataout_mux                                                          ; work         ;
;    |pipemwreg:mw_reg|                           ; 71 (71)           ; 71 (71)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineCPU|pipemwreg:mw_reg                                                                                                     ; work         ;
;    |pipepc:prog_cnt|                            ; 64 (64)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineCPU|pipepc:prog_cnt                                                                                                      ; work         ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------------------+
; Name                                                                                                                            ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF              ;
+---------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------------------+
; pipeif:if_stage|instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ALTSYNCRAM        ; M4K  ; ROM         ; 64           ; 32           ; --           ; --           ; 2048 ; ./sc_instmem.mif ;
; pipemem:mem_stage|datamem:comb_8|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ALTSYNCRAM ; M4K  ; Single Port ; 32           ; 32           ; --           ; --           ; 1024 ; ./sc_datamem.mif ;
+---------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                                      ; Latch Enable Signal                                                                                 ; Free of Timing Hazards ;
+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------------+
; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[0] ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|WideNor0 ; yes                    ;
; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[3] ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|WideNor0 ; yes                    ;
; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[7] ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|WideNor0 ; yes                    ;
; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[6] ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|WideNor0 ; yes                    ;
; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[5] ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|WideNor0 ; yes                    ;
; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[4] ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|WideNor0 ; yes                    ;
; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[1] ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|WideNor0 ; yes                    ;
; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[2] ; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|WideNor0 ; yes                    ;
; Number of user-specified and inferred latches = 8                                               ;                                                                                                     ;                        ;
+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                   ;
+-----------------------------------------------------------------------------+----------------------------------------+
; Register name                                                               ; Reason for Removal                     ;
+-----------------------------------------------------------------------------+----------------------------------------+
; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|in_reg1[0]     ; Stuck at GND due to stuck port data_in ;
; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|in_reg1[1]     ; Stuck at VCC due to stuck port data_in ;
; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|in_reg1[2]     ; Stuck at GND due to stuck port data_in ;
; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|in_reg1[3]     ; Stuck at VCC due to stuck port data_in ;
; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|in_reg1[4..5]  ; Stuck at GND due to stuck port data_in ;
; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|in_reg1[6..7]  ; Stuck at VCC due to stuck port data_in ;
; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|in_reg1[8..31] ; Stuck at GND due to stuck port data_in ;
; pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|in_reg0[8..31] ; Stuck at GND due to stuck port data_in ;
; pipedereg:de_reg|eimm[17..31]                                               ; Merged with pipedereg:de_reg|eimm[16]  ;
; Total Number of Removed Registers = 71                                      ;                                        ;
+-----------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1383  ;
; Number of registers using Synchronous Clear  ; 42    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 1000  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1096  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |PipelineCPU|pipedereg:de_reg|ern0[2]                 ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |PipelineCPU|pipeir:inst_reg|inst[14]                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |PipelineCPU|pipepc:prog_cnt|pc[0]                    ;
; 6:1                ; 30 bits   ; 120 LEs       ; 90 LEs               ; 30 LEs                 ; Yes        ; |PipelineCPU|pipepc:prog_cnt|pc[18]                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |PipelineCPU|pipeid:id_stage|cu:control_unit|fwdb[0]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |PipelineCPU|pipeid:id_stage|cu:control_unit|fwda[1]  ;
; 35:1               ; 32 bits   ; 736 LEs       ; 704 LEs              ; 32 LEs                 ; No         ; |PipelineCPU|pipeid:id_stage|mux4x32:get_db|Mux8      ;
; 35:1               ; 32 bits   ; 736 LEs       ; 704 LEs              ; 32 LEs                 ; No         ; |PipelineCPU|pipeid:id_stage|mux4x32:get_da|Mux24     ;
; 23:1               ; 7 bits    ; 105 LEs       ; 56 LEs               ; 49 LEs                 ; No         ; |PipelineCPU|pipeexe:exe_stage|mux2x32:get_ealu|y[10] ;
; 24:1               ; 7 bits    ; 112 LEs       ; 63 LEs               ; 49 LEs                 ; No         ; |PipelineCPU|pipeexe:exe_stage|mux2x32:get_ealu|y[17] ;
; 24:1               ; 4 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |PipelineCPU|pipeexe:exe_stage|mux2x32:get_ealu|y[4]  ;
; 25:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; No         ; |PipelineCPU|pipeexe:exe_stage|mux2x32:get_ealu|y[24] ;
; 25:1               ; 2 bits    ; 32 LEs        ; 20 LEs               ; 12 LEs                 ; No         ; |PipelineCPU|pipeexe:exe_stage|mux2x32:get_ealu|y[2]  ;
; 26:1               ; 2 bits    ; 34 LEs        ; 20 LEs               ; 14 LEs                 ; No         ; |PipelineCPU|pipeexe:exe_stage|mux2x32:get_ealu|y[29] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pipeif:if_stage|instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pipemem:mem_stage|datamem:comb_8|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeif:if_stage|instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; ./sc_instmem.mif     ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 256                  ; Signed Integer                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_mpb1      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipemem:mem_stage|datamem:comb_8|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; ./sc_datamem.mif     ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_38f1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                  ;
+-------------------------------------------+---------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                     ;
; Entity Instance                           ; pipeif:if_stage|instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                    ;
;     -- NUMWORDS_A                         ; 64                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; pipemem:mem_stage|datamem:comb_8|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
+-------------------------------------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipemem:mem_stage"                                                                                                                           ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                           ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; out_port1       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
; in_port0[31..8] ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; in_port1[7..6]  ; Input  ; Info     ; Stuck at VCC                                                                                                                      ;
; in_port1[31..8] ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; in_port1[5..4]  ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; in_port1[3]     ; Input  ; Info     ; Stuck at VCC                                                                                                                      ;
; in_port1[2]     ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; in_port1[1]     ; Input  ; Info     ; Stuck at VCC                                                                                                                      ;
; in_port1[0]     ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; mem_dataout     ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "mem_dataout[31..1]" have no fanouts  ;
; mem_dataout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
; io_read_data    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "io_read_data[31..1]" have no fanouts ;
; io_read_data    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeexe:exe_stage|alu:algorithm_unit"                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; z    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "pipeexe:exe_stage|mux2x32:get_a" ;
+-----------+-------+----------+------------------------------+
; Port      ; Type  ; Severity ; Details                      ;
+-----------+-------+----------+------------------------------+
; a1[31..5] ; Input ; Info     ; Stuck at GND                 ;
+-----------+-------+----------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "binary_to_sevenseg:LED8_out_port0"                                                          ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; ledsegments0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Thu Jun 15 18:16:53 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PipelineCPU -c PipelineCPU
Info: Found 3 design units, including 3 entities, in source file pipelined_computer.v
    Info: Found entity 1: PipelineCPU
    Info: Found entity 2: operand_to_in_port
    Info: Found entity 3: binary_to_sevenseg
Info: Found 1 design units, including 1 entities, in source file pipepc.v
    Info: Found entity 1: pipepc
Info: Found 1 design units, including 1 entities, in source file pipeir.v
    Info: Found entity 1: pipeir
Info: Found 1 design units, including 1 entities, in source file pipedereg.v
    Info: Found entity 1: pipedereg
Info: Found 1 design units, including 1 entities, in source file pipeemreg.v
    Info: Found entity 1: pipeemreg
Info: Found 1 design units, including 1 entities, in source file pipemwreg.v
    Info: Found entity 1: pipemwreg
Info: Found 1 design units, including 1 entities, in source file pipeif.v
    Info: Found entity 1: pipeif
Info: Found 1 design units, including 1 entities, in source file lpm_rom_irom.v
    Info: Found entity 1: lpm_rom_irom
Info: Found 1 design units, including 1 entities, in source file pipeid.v
    Info: Found entity 1: pipeid
Info: Found 1 design units, including 1 entities, in source file mux2x32.v
    Info: Found entity 1: mux2x32
Info: Found 1 design units, including 1 entities, in source file mux4x32.v
    Info: Found entity 1: mux4x32
Info: Found 1 design units, including 1 entities, in source file mux2x5.v
    Info: Found entity 1: mux2x5
Info: Found 1 design units, including 1 entities, in source file regfile.v
    Info: Found entity 1: regfile
Info: Found 1 design units, including 1 entities, in source file cu.v
    Info: Found entity 1: cu
Info: Found 1 design units, including 1 entities, in source file pipeexe.v
    Info: Found entity 1: pipeexe
Info: Found 1 design units, including 1 entities, in source file alu.v
    Info: Found entity 1: alu
Info: Found 1 design units, including 1 entities, in source file pipemem.v
    Info: Found entity 1: pipemem
Info: Found 1 design units, including 1 entities, in source file lpm_ram_dq_dram.v
    Info: Found entity 1: lpm_ram_dq_dram
Info: Found 1 design units, including 1 entities, in source file instmem.v
    Info: Found entity 1: instmem
Info: Found 1 design units, including 1 entities, in source file datamem.v
    Info: Found entity 1: datamem
Info: Found 2 design units, including 2 entities, in source file io_input_reg.v
    Info: Found entity 1: io_input_reg
    Info: Found entity 2: io_input_mux
Info: Found 1 design units, including 1 entities, in source file io_output_reg.v
    Info: Found entity 1: io_output_reg
Warning (10227): Verilog HDL Port Declaration warning at pipelined_computer.v(144): data type declaration for "ledsegments0" declares packed dimensions but the port declaration declaration does not
Info (10151): Verilog HDL Declaration information at pipelined_computer.v(143): "ledsegments0" is declared here
Warning (10227): Verilog HDL Port Declaration warning at pipelined_computer.v(144): data type declaration for "ledsegments1" declares packed dimensions but the port declaration declaration does not
Info (10151): Verilog HDL Declaration information at pipelined_computer.v(143): "ledsegments1" is declared here
Critical Warning (10846): Verilog HDL Instantiation warning at pipemem.v(22): instance has no name
Warning (10227): Verilog HDL Port Declaration warning at pipelined_computer.v(132): data type declaration for "in_port" declares packed dimensions but the port declaration declaration does not
Info (10151): Verilog HDL Declaration information at pipelined_computer.v(131): "in_port" is declared here
Info: Elaborating entity "PipelineCPU" for the top level hierarchy
Warning (10034): Output port "led0[3]" at pipelined_computer.v(10) has no driver
Warning (10034): Output port "led0[2]" at pipelined_computer.v(10) has no driver
Warning (10034): Output port "led0[1]" at pipelined_computer.v(10) has no driver
Warning (10034): Output port "led0[0]" at pipelined_computer.v(10) has no driver
Warning (10034): Output port "led1[3]" at pipelined_computer.v(10) has no driver
Warning (10034): Output port "led1[2]" at pipelined_computer.v(10) has no driver
Warning (10034): Output port "led1[1]" at pipelined_computer.v(10) has no driver
Warning (10034): Output port "led1[0]" at pipelined_computer.v(10) has no driver
Info: Elaborating entity "binary_to_sevenseg" for hierarchy "binary_to_sevenseg:LED8_out_port0"
Warning (10230): Verilog HDL assignment warning at pipelined_computer.v(161): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at pipelined_computer.v(159): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "pipepc" for hierarchy "pipepc:prog_cnt"
Info: Elaborating entity "pipeif" for hierarchy "pipeif:if_stage"
Info: Elaborating entity "instmem" for hierarchy "pipeif:if_stage|instmem:imem"
Info: Elaborating entity "lpm_rom_irom" for hierarchy "pipeif:if_stage|instmem:imem|lpm_rom_irom:irom"
Info: Elaborating entity "altsyncram" for hierarchy "pipeif:if_stage|instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "pipeif:if_stage|instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component"
Info: Instantiated megafunction "pipeif:if_stage|instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "./sc_instmem.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "maximum_depth" = "256"
    Info: Parameter "numwords_a" = "64"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "M4K"
    Info: Parameter "widthad_a" = "6"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_mpb1.tdf
    Info: Found entity 1: altsyncram_mpb1
Info: Elaborating entity "altsyncram_mpb1" for hierarchy "pipeif:if_stage|instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated"
Warning: 55 out of 64 addresses are uninitialized. The Quartus II software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported.
    Warning: Addresses ranging from 9 to 63 are not initialized
Info: Elaborating entity "mux4x32" for hierarchy "pipeif:if_stage|mux4x32:if_npc"
Info: Elaborating entity "pipeir" for hierarchy "pipeir:inst_reg"
Info: Elaborating entity "pipeid" for hierarchy "pipeid:id_stage"
Info: Elaborating entity "cu" for hierarchy "pipeid:id_stage|cu:control_unit"
Info: Elaborating entity "regfile" for hierarchy "pipeid:id_stage|regfile:rf"
Info: Elaborating entity "mux2x5" for hierarchy "pipeid:id_stage|mux2x5:get_drn"
Info: Elaborating entity "pipedereg" for hierarchy "pipedereg:de_reg"
Info: Elaborating entity "pipeexe" for hierarchy "pipeexe:exe_stage"
Info: Elaborating entity "mux2x32" for hierarchy "pipeexe:exe_stage|mux2x32:get_a"
Info: Elaborating entity "alu" for hierarchy "pipeexe:exe_stage|alu:algorithm_unit"
Warning (10230): Verilog HDL assignment warning at alu.v(23): truncated value with size 32 to match size of target (6)
Warning (10240): Verilog HDL Always Construct warning at alu.v(9): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Info: Elaborating entity "pipeemreg" for hierarchy "pipeemreg:em_reg"
Info: Elaborating entity "pipemem" for hierarchy "pipemem:mem_stage"
Warning (10230): Verilog HDL assignment warning at pipemem.v(18): truncated value with size 32 to match size of target (1)
Info: Elaborating entity "datamem" for hierarchy "pipemem:mem_stage|datamem:comb_8"
Info: Elaborating entity "lpm_ram_dq_dram" for hierarchy "pipemem:mem_stage|datamem:comb_8|lpm_ram_dq_dram:dram"
Info: Elaborating entity "altsyncram" for hierarchy "pipemem:mem_stage|datamem:comb_8|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "pipemem:mem_stage|datamem:comb_8|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component"
Info: Instantiated megafunction "pipemem:mem_stage|datamem:comb_8|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "./sc_datamem.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "ram_block_type" = "M4K"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_38f1.tdf
    Info: Found entity 1: altsyncram_38f1
Info: Elaborating entity "altsyncram_38f1" for hierarchy "pipemem:mem_stage|datamem:comb_8|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated"
Info: Elaborating entity "io_output_reg" for hierarchy "pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2"
Info: Elaborating entity "io_input_reg" for hierarchy "pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2"
Info: Elaborating entity "io_input_mux" for hierarchy "pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"
Warning (10270): Verilog HDL Case Statement warning at io_input_reg.v(29): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at io_input_reg.v(29): inferring latch(es) for variable "y", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "y[0]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[1]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[2]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[3]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[4]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[5]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[6]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[7]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[8]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[9]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[10]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[11]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[12]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[13]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[14]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[15]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[16]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[17]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[18]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[19]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[20]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[21]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[22]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[23]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[24]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[25]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[26]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[27]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[28]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[29]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[30]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[31]" at io_input_reg.v(29)
Info: Elaborating entity "pipemwreg" for hierarchy "pipemwreg:mw_reg"
Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: Latch pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal pipeemreg:em_reg|malu[7]
Warning: Latch pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal pipeemreg:em_reg|malu[7]
Warning: Latch pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal pipeemreg:em_reg|malu[7]
Warning: Latch pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal pipeemreg:em_reg|malu[7]
Warning: Latch pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal pipeemreg:em_reg|malu[7]
Warning: Latch pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal pipeemreg:em_reg|malu[7]
Warning: Latch pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal pipeemreg:em_reg|malu[7]
Warning: Latch pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal pipeemreg:em_reg|malu[7]
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "hex0[0]" is stuck at VCC
    Warning (13410): Pin "hex0[1]" is stuck at VCC
    Warning (13410): Pin "hex0[2]" is stuck at VCC
    Warning (13410): Pin "hex0[3]" is stuck at VCC
    Warning (13410): Pin "hex0[4]" is stuck at VCC
    Warning (13410): Pin "hex0[5]" is stuck at VCC
    Warning (13410): Pin "hex0[6]" is stuck at VCC
    Warning (13410): Pin "hex1[0]" is stuck at VCC
    Warning (13410): Pin "hex1[1]" is stuck at VCC
    Warning (13410): Pin "hex1[2]" is stuck at VCC
    Warning (13410): Pin "hex1[3]" is stuck at VCC
    Warning (13410): Pin "hex1[4]" is stuck at VCC
    Warning (13410): Pin "hex1[5]" is stuck at VCC
    Warning (13410): Pin "hex1[6]" is stuck at VCC
    Warning (13410): Pin "hex2[0]" is stuck at VCC
    Warning (13410): Pin "hex2[1]" is stuck at VCC
    Warning (13410): Pin "hex2[2]" is stuck at VCC
    Warning (13410): Pin "hex2[3]" is stuck at VCC
    Warning (13410): Pin "hex2[4]" is stuck at VCC
    Warning (13410): Pin "hex2[5]" is stuck at VCC
    Warning (13410): Pin "hex2[6]" is stuck at VCC
    Warning (13410): Pin "hex4[0]" is stuck at VCC
    Warning (13410): Pin "hex4[1]" is stuck at VCC
    Warning (13410): Pin "hex4[2]" is stuck at VCC
    Warning (13410): Pin "hex4[3]" is stuck at VCC
    Warning (13410): Pin "hex4[4]" is stuck at VCC
    Warning (13410): Pin "hex4[5]" is stuck at VCC
    Warning (13410): Pin "hex4[6]" is stuck at VCC
    Warning (13410): Pin "hex5[0]" is stuck at VCC
    Warning (13410): Pin "hex5[1]" is stuck at VCC
    Warning (13410): Pin "hex5[2]" is stuck at VCC
    Warning (13410): Pin "hex5[3]" is stuck at VCC
    Warning (13410): Pin "hex5[4]" is stuck at VCC
    Warning (13410): Pin "hex5[5]" is stuck at VCC
    Warning (13410): Pin "hex5[6]" is stuck at VCC
    Warning (13410): Pin "hex6[0]" is stuck at VCC
    Warning (13410): Pin "hex6[1]" is stuck at VCC
    Warning (13410): Pin "hex6[2]" is stuck at VCC
    Warning (13410): Pin "hex6[3]" is stuck at VCC
    Warning (13410): Pin "hex6[4]" is stuck at VCC
    Warning (13410): Pin "hex6[5]" is stuck at VCC
    Warning (13410): Pin "hex6[6]" is stuck at VCC
    Warning (13410): Pin "hex7[0]" is stuck at VCC
    Warning (13410): Pin "hex7[1]" is stuck at VCC
    Warning (13410): Pin "hex7[2]" is stuck at VCC
    Warning (13410): Pin "hex7[3]" is stuck at VCC
    Warning (13410): Pin "hex7[4]" is stuck at VCC
    Warning (13410): Pin "hex7[5]" is stuck at VCC
    Warning (13410): Pin "hex7[6]" is stuck at VCC
    Warning (13410): Pin "led0[0]" is stuck at GND
    Warning (13410): Pin "led0[1]" is stuck at GND
    Warning (13410): Pin "led0[2]" is stuck at GND
    Warning (13410): Pin "led0[3]" is stuck at GND
    Warning (13410): Pin "led1[0]" is stuck at GND
    Warning (13410): Pin "led1[1]" is stuck at GND
    Warning (13410): Pin "led1[2]" is stuck at GND
    Warning (13410): Pin "led1[3]" is stuck at GND
Warning: Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "operand1[0]"
    Warning (15610): No output dependent on input pin "operand1[1]"
    Warning (15610): No output dependent on input pin "operand1[2]"
    Warning (15610): No output dependent on input pin "operand1[3]"
Info: Implemented 4120 device resources after synthesis - the final resource count might be different
    Info: Implemented 14 input pins
    Info: Implemented 65 output pins
    Info: Implemented 3977 logic cells
    Info: Implemented 64 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 101 warnings
    Info: Peak virtual memory: 263 megabytes
    Info: Processing ended: Thu Jun 15 18:17:08 2017
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:15


