v 20080127 1
C 40000 40000 0 0 0 title-B.sym
U 41200 50000 53700 50000 10 0
C 43400 43000 1 0 0 gnd-1.sym
N 43000 43300 44200 43300 4
N 43000 43500 43000 43300 4
N 43200 43500 43200 43300 4
N 43400 43500 43400 43300 4
N 43600 43500 43600 43300 4
N 43800 43500 43800 43300 4
N 44000 43500 44000 43300 4
N 44200 43500 44200 43300 4
C 51200 43100 1 0 0 gnd-1.sym
N 50800 43400 52000 43400 4
N 50800 43600 50800 43400 4
N 51000 43600 51000 43400 4
N 51200 43600 51200 43400 4
N 51400 43600 51400 43400 4
N 51600 43600 51600 43400 4
N 51800 43600 51800 43400 4
N 52000 43600 52000 43400 4
U 45900 50000 45900 45700 10 0
U 53700 50000 53700 45800 10 0
U 41200 50000 41200 44300 10 0
C 45700 48600 1 0 0 busripper-1.sym
{
T 45700 49000 5 8 0 0 0 0 1
device=none
}
C 45700 48400 1 0 0 busripper-1.sym
{
T 45700 48800 5 8 0 0 0 0 1
device=none
}
C 45700 48200 1 0 0 busripper-1.sym
{
T 45700 48600 5 8 0 0 0 0 1
device=none
}
C 45700 48000 1 0 0 busripper-1.sym
{
T 45700 48400 5 8 0 0 0 0 1
device=none
}
C 45700 47800 1 0 0 busripper-1.sym
{
T 45700 48200 5 8 0 0 0 0 1
device=none
}
C 45700 47600 1 0 0 busripper-1.sym
{
T 45700 48000 5 8 0 0 0 0 1
device=none
}
C 45700 47400 1 0 0 busripper-1.sym
{
T 45700 47800 5 8 0 0 0 0 1
device=none
}
C 45700 47200 1 0 0 busripper-1.sym
{
T 45700 47600 5 8 0 0 0 0 1
device=none
}
C 45700 47000 1 0 0 busripper-1.sym
{
T 45700 47400 5 8 0 0 0 0 1
device=none
}
C 45700 46800 1 0 0 busripper-1.sym
{
T 45700 47200 5 8 0 0 0 0 1
device=none
}
C 45700 46600 1 0 0 busripper-1.sym
{
T 45700 47000 5 8 0 0 0 0 1
device=none
}
C 45700 46400 1 0 0 busripper-1.sym
{
T 45700 46800 5 8 0 0 0 0 1
device=none
}
C 45700 46200 1 0 0 busripper-1.sym
{
T 45700 46600 5 8 0 0 0 0 1
device=none
}
C 45700 46000 1 0 0 busripper-1.sym
{
T 45700 46400 5 8 0 0 0 0 1
device=none
}
C 45700 45800 1 0 0 busripper-1.sym
{
T 45700 46200 5 8 0 0 0 0 1
device=none
}
C 45700 45600 1 0 0 busripper-1.sym
{
T 45700 46000 5 8 0 0 0 0 1
device=none
}
C 41400 48600 1 0 1 busripper-1.sym
{
T 41400 49000 5 8 0 0 0 6 1
device=none
}
C 41400 48400 1 0 1 busripper-1.sym
{
T 41400 48800 5 8 0 0 0 6 1
device=none
}
C 41400 48200 1 0 1 busripper-1.sym
{
T 41400 48600 5 8 0 0 0 6 1
device=none
}
C 41400 48000 1 0 1 busripper-1.sym
{
T 41400 48400 5 8 0 0 0 6 1
device=none
}
C 41400 47800 1 0 1 busripper-1.sym
{
T 41400 48200 5 8 0 0 0 6 1
device=none
}
C 41400 47600 1 0 1 busripper-1.sym
{
T 41400 48000 5 8 0 0 0 6 1
device=none
}
C 41400 47400 1 0 1 busripper-1.sym
{
T 41400 47800 5 8 0 0 0 6 1
device=none
}
C 41400 47200 1 0 1 busripper-1.sym
{
T 41400 47600 5 8 0 0 0 6 1
device=none
}
C 41400 47000 1 0 1 busripper-1.sym
{
T 41400 47400 5 8 0 0 0 6 1
device=none
}
C 41400 46800 1 0 1 busripper-1.sym
{
T 41400 47200 5 8 0 0 0 6 1
device=none
}
C 41400 46600 1 0 1 busripper-1.sym
{
T 41400 47000 5 8 0 0 0 6 1
device=none
}
C 41400 46400 1 0 1 busripper-1.sym
{
T 41400 46800 5 8 0 0 0 6 1
device=none
}
C 41400 46200 1 0 1 busripper-1.sym
{
T 41400 46600 5 8 0 0 0 6 1
device=none
}
C 41400 46000 1 0 1 busripper-1.sym
{
T 41400 46400 5 8 0 0 0 6 1
device=none
}
C 41400 45800 1 0 1 busripper-1.sym
{
T 41400 46200 5 8 0 0 0 6 1
device=none
}
C 41400 45600 1 0 1 busripper-1.sym
{
T 41400 46000 5 8 0 0 0 6 1
device=none
}
C 41400 45400 1 0 1 busripper-1.sym
{
T 41400 45800 5 8 0 0 0 6 1
device=none
}
C 41400 45200 1 0 1 busripper-1.sym
{
T 41400 45600 5 8 0 0 0 6 1
device=none
}
C 41400 45000 1 0 1 busripper-1.sym
{
T 41400 45400 5 8 0 0 0 6 1
device=none
}
C 41400 44800 1 0 1 busripper-1.sym
{
T 41400 45200 5 8 0 0 0 6 1
device=none
}
C 41400 44600 1 0 1 busripper-1.sym
{
T 41400 45000 5 8 0 0 0 6 1
device=none
}
C 41400 44400 1 0 1 busripper-1.sym
{
T 41400 44800 5 8 0 0 0 6 1
device=none
}
C 41400 44200 1 0 1 busripper-1.sym
{
T 41400 44600 5 8 0 0 0 6 1
device=none
}
N 41400 48600 42200 48600 4
{
T 41500 48600 5 10 1 1 0 0 1
netname=A2
}
N 41400 48400 42200 48400 4
{
T 41500 48400 5 10 1 1 0 0 1
netname=A3
}
N 41400 48200 42200 48200 4
{
T 41500 48200 5 10 1 1 0 0 1
netname=A4
}
N 41400 47800 42200 47800 4
{
T 41500 47800 5 10 1 1 0 0 1
netname=A6
}
N 41400 47600 42200 47600 4
{
T 41500 47600 5 10 1 1 0 0 1
netname=A7
}
N 41400 47400 42200 47400 4
{
T 41500 47400 5 10 1 1 0 0 1
netname=A8
}
N 41400 46800 42200 46800 4
{
T 41500 46800 5 10 1 1 0 0 1
netname=A11
}
N 41400 46600 42200 46600 4
{
T 41500 46600 5 10 1 1 0 0 1
netname=SDA10
}
N 41400 46400 42200 46400 4
{
T 41500 46400 5 10 1 1 0 0 1
netname=A13
}
N 41400 46200 42200 46200 4
{
T 41500 46200 5 10 1 1 0 0 1
netname=A14
}
N 41400 48000 42200 48000 4
{
T 41500 48000 5 10 1 1 0 0 1
netname=A5
}
N 41400 47200 42200 47200 4
{
T 41500 47200 5 10 1 1 0 0 1
netname=A9
}
N 41400 47000 42200 47000 4
{
T 41500 47000 5 10 1 1 0 0 1
netname=A10
}
N 41400 46000 42200 46000 4
{
T 41500 46000 5 10 1 1 0 0 1
netname=BA0
}
N 41400 45800 42200 45800 4
{
T 41500 45800 5 10 1 1 0 0 1
netname=BA1
}
N 41400 45600 42200 45600 4
{
T 41500 45600 5 10 1 1 0 0 1
netname=A0
}
N 41400 45400 42200 45400 4
{
T 41500 45400 5 10 1 1 0 0 1
netname=NBS1
}
N 41400 45200 42200 45200 4
{
T 41500 45200 5 10 1 1 0 0 1
netname=SDCS
}
N 41400 45000 42200 45000 4
{
T 41500 45000 5 10 1 1 0 0 1
netname=SDWE
}
N 41400 44800 42200 44800 4
{
T 41500 44800 5 10 1 1 0 0 1
netname=CAS
}
N 41400 44600 42200 44600 4
{
T 41500 44600 5 10 1 1 0 0 1
netname=RAS
}
N 41400 44400 42200 44400 4
{
T 41500 44400 5 10 1 1 0 0 1
netname=SDCK
}
N 41400 44200 42200 44200 4
{
T 41500 44200 5 10 1 1 0 0 1
netname=SDCKE
}
N 45000 48600 45700 48600 4
{
T 45200 48600 5 10 1 1 0 0 1
netname=D0
}
N 45000 48400 45700 48400 4
{
T 45200 48400 5 10 1 1 0 0 1
netname=D1
}
N 45000 48200 45700 48200 4
{
T 45200 48200 5 10 1 1 0 0 1
netname=D2
}
N 45000 48000 45700 48000 4
{
T 45200 48000 5 10 1 1 0 0 1
netname=D3
}
N 45000 47800 45700 47800 4
{
T 45200 47800 5 10 1 1 0 0 1
netname=D4
}
N 45000 47600 45700 47600 4
{
T 45200 47600 5 10 1 1 0 0 1
netname=D5
}
N 45000 47400 45700 47400 4
{
T 45200 47400 5 10 1 1 0 0 1
netname=D6
}
N 45000 47200 45700 47200 4
{
T 45200 47200 5 10 1 1 0 0 1
netname=D7
}
N 45000 47000 45700 47000 4
{
T 45200 47000 5 10 1 1 0 0 1
netname=D8
}
N 45000 46800 45700 46800 4
{
T 45200 46800 5 10 1 1 0 0 1
netname=D9
}
N 45000 46600 45700 46600 4
{
T 45200 46600 5 10 1 1 0 0 1
netname=D10
}
N 45000 46400 45700 46400 4
{
T 45200 46400 5 10 1 1 0 0 1
netname=D11
}
N 45000 46200 45700 46200 4
{
T 45200 46200 5 10 1 1 0 0 1
netname=D12
}
N 45000 46000 45700 46000 4
{
T 45200 46000 5 10 1 1 0 0 1
netname=D13
}
N 45000 45800 45700 45800 4
{
T 45200 45800 5 10 1 1 0 0 1
netname=D14
}
N 45000 45600 45700 45600 4
{
T 45200 45600 5 10 1 1 0 0 1
netname=D15
}
N 49200 48700 50000 48700 4
{
T 49300 48700 5 10 1 1 0 0 1
netname=A2
}
N 49200 48500 50000 48500 4
{
T 49300 48500 5 10 1 1 0 0 1
netname=A3
}
N 49200 48300 50000 48300 4
{
T 49300 48300 5 10 1 1 0 0 1
netname=A4
}
N 49200 47900 50000 47900 4
{
T 49300 47900 5 10 1 1 0 0 1
netname=A6
}
N 49200 47700 50000 47700 4
{
T 49300 47700 5 10 1 1 0 0 1
netname=A7
}
N 49200 47500 50000 47500 4
{
T 49300 47500 5 10 1 1 0 0 1
netname=A8
}
N 49200 46900 50000 46900 4
{
T 49300 46900 5 10 1 1 0 0 1
netname=A11
}
N 49200 46700 50000 46700 4
{
T 49300 46700 5 10 1 1 0 0 1
netname=SDA10
}
N 49200 46500 50000 46500 4
{
T 49300 46500 5 10 1 1 0 0 1
netname=A13
}
N 49200 46300 50000 46300 4
{
T 49300 46300 5 10 1 1 0 0 1
netname=A14
}
N 49200 48100 50000 48100 4
{
T 49300 48100 5 10 1 1 0 0 1
netname=A5
}
N 49200 47300 50000 47300 4
{
T 49300 47300 5 10 1 1 0 0 1
netname=A9
}
N 49200 47100 50000 47100 4
{
T 49300 47100 5 10 1 1 0 0 1
netname=A10
}
N 49200 46100 50000 46100 4
{
T 49300 46100 5 10 1 1 0 0 1
netname=BA0
}
N 49200 45900 50000 45900 4
{
T 49300 45900 5 10 1 1 0 0 1
netname=BA1
}
N 49200 45700 50000 45700 4
{
T 49300 45700 5 10 1 1 0 0 1
netname=A1
}
N 49200 45500 50000 45500 4
{
T 49300 45500 5 10 1 1 0 0 1
netname=NBS3
}
N 49200 45300 50000 45300 4
{
T 49300 45300 5 10 1 1 0 0 1
netname=SDCS
}
N 49200 45100 50000 45100 4
{
T 49300 45100 5 10 1 1 0 0 1
netname=SDWE
}
N 49200 44900 50000 44900 4
{
T 49300 44900 5 10 1 1 0 0 1
netname=CAS
}
N 49200 44700 50000 44700 4
{
T 49300 44700 5 10 1 1 0 0 1
netname=RAS
}
N 49200 44500 50000 44500 4
{
T 49300 44500 5 10 1 1 0 0 1
netname=SDCK
}
N 49200 44300 50000 44300 4
{
T 49300 44300 5 10 1 1 0 0 1
netname=SDCKE
}
C 53500 48700 1 0 0 busripper-1.sym
{
T 53500 49100 5 8 0 0 0 0 1
device=none
}
C 53500 48500 1 0 0 busripper-1.sym
{
T 53500 48900 5 8 0 0 0 0 1
device=none
}
C 53500 48300 1 0 0 busripper-1.sym
{
T 53500 48700 5 8 0 0 0 0 1
device=none
}
C 53500 48100 1 0 0 busripper-1.sym
{
T 53500 48500 5 8 0 0 0 0 1
device=none
}
C 53500 47900 1 0 0 busripper-1.sym
{
T 53500 48300 5 8 0 0 0 0 1
device=none
}
C 53500 47700 1 0 0 busripper-1.sym
{
T 53500 48100 5 8 0 0 0 0 1
device=none
}
C 53500 47500 1 0 0 busripper-1.sym
{
T 53500 47900 5 8 0 0 0 0 1
device=none
}
C 53500 47300 1 0 0 busripper-1.sym
{
T 53500 47700 5 8 0 0 0 0 1
device=none
}
C 53500 47100 1 0 0 busripper-1.sym
{
T 53500 47500 5 8 0 0 0 0 1
device=none
}
C 53500 46900 1 0 0 busripper-1.sym
{
T 53500 47300 5 8 0 0 0 0 1
device=none
}
C 53500 46700 1 0 0 busripper-1.sym
{
T 53500 47100 5 8 0 0 0 0 1
device=none
}
C 53500 46500 1 0 0 busripper-1.sym
{
T 53500 46900 5 8 0 0 0 0 1
device=none
}
C 53500 46300 1 0 0 busripper-1.sym
{
T 53500 46700 5 8 0 0 0 0 1
device=none
}
C 53500 46100 1 0 0 busripper-1.sym
{
T 53500 46500 5 8 0 0 0 0 1
device=none
}
C 53500 45900 1 0 0 busripper-1.sym
{
T 53500 46300 5 8 0 0 0 0 1
device=none
}
C 53500 45700 1 0 0 busripper-1.sym
{
T 53500 46100 5 8 0 0 0 0 1
device=none
}
N 52800 48700 53500 48700 4
{
T 53000 48700 5 10 1 1 0 0 1
netname=D16
}
N 52800 48500 53500 48500 4
{
T 53000 48500 5 10 1 1 0 0 1
netname=D17
}
N 52800 48300 53500 48300 4
{
T 53000 48300 5 10 1 1 0 0 1
netname=D18
}
N 52800 48100 53500 48100 4
{
T 53000 48100 5 10 1 1 0 0 1
netname=D19
}
N 52800 47900 53500 47900 4
{
T 53000 47900 5 10 1 1 0 0 1
netname=D20
}
N 52800 47700 53500 47700 4
{
T 53000 47700 5 10 1 1 0 0 1
netname=D21
}
N 52800 47500 53500 47500 4
{
T 53000 47500 5 10 1 1 0 0 1
netname=D22
}
N 52800 47300 53500 47300 4
{
T 53000 47300 5 10 1 1 0 0 1
netname=D23
}
N 52800 47100 53500 47100 4
{
T 53000 47100 5 10 1 1 0 0 1
netname=D24
}
N 52800 46900 53500 46900 4
{
T 53000 46900 5 10 1 1 0 0 1
netname=D25
}
N 52800 46700 53500 46700 4
{
T 53000 46700 5 10 1 1 0 0 1
netname=D26
}
N 52800 46500 53500 46500 4
{
T 53000 46500 5 10 1 1 0 0 1
netname=D27
}
N 52800 46300 53500 46300 4
{
T 53000 46300 5 10 1 1 0 0 1
netname=D28
}
N 52800 46100 53500 46100 4
{
T 53000 46100 5 10 1 1 0 0 1
netname=D29
}
N 52800 45900 53500 45900 4
{
T 53000 45900 5 10 1 1 0 0 1
netname=D30
}
N 52800 45700 53500 45700 4
{
T 53000 45700 5 10 1 1 0 0 1
netname=D31
}
N 43000 49100 46600 49100 4
N 46400 48500 46600 48500 4
N 46400 47900 46600 47900 4
N 46400 47300 46600 47300 4
N 46400 46200 46600 46200 4
N 46400 46200 46400 49100 4
N 47700 49100 47700 45800 4
C 47500 45500 1 0 0 gnd-1.sym
N 47300 49100 47700 49100 4
N 47300 48500 47700 48500 4
N 47300 47900 47700 47900 4
N 47300 47300 47700 47300 4
N 47300 46800 47700 46800 4
N 47300 46200 47700 46200 4
N 46600 46800 46400 46800 4
N 50800 49200 54400 49200 4
T 54200 40100 9 10 1 0 0 0 2
Saritha Kalyanam
GPLv3
T 51900 40800 9 10 1 0 0 0 2
SDRAM
32 MB (32-bit mode)
C 46600 48900 1 0 0 capacitor-h-1.sym
{
T 47100 49200 5 10 1 1 0 0 1
refdes=C?
T 47200 50800 5 10 0 0 0 0 1
device=Capacitor
T 47100 48900 5 10 1 1 0 0 1
value=100nF
}
C 46600 48300 1 0 0 capacitor-h-1.sym
{
T 47100 48600 5 10 1 1 0 0 1
refdes=C?
T 47200 50200 5 10 0 0 0 0 1
device=Capacitor
T 47100 48300 5 10 1 1 0 0 1
value=100nF
}
C 46600 47700 1 0 0 capacitor-h-1.sym
{
T 47100 48000 5 10 1 1 0 0 1
refdes=C?
T 47200 49600 5 10 0 0 0 0 1
device=Capacitor
T 47100 47700 5 10 1 1 0 0 1
value=100nF
}
C 46600 47100 1 0 0 capacitor-h-1.sym
{
T 47100 47400 5 10 1 1 0 0 1
refdes=C?
T 47200 49000 5 10 0 0 0 0 1
device=Capacitor
T 47100 47100 5 10 1 1 0 0 1
value=100nF
}
C 46600 46600 1 0 0 capacitor-h-1.sym
{
T 47100 46900 5 10 1 1 0 0 1
refdes=C?
T 47200 48500 5 10 0 0 0 0 1
device=Capacitor
T 47100 46600 5 10 1 1 0 0 1
value=100nF
}
C 46600 46000 1 0 0 capacitor-h-1.sym
{
T 47100 46300 5 10 1 1 0 0 1
refdes=C?
T 47200 47900 5 10 0 0 0 0 1
device=Capacitor
T 47100 46000 5 10 1 1 0 0 1
value=100nF
}
C 53900 49200 1 0 0 3V3-plus.sym
N 54200 48600 54400 48600 4
N 54200 48000 54400 48000 4
N 54200 47400 54400 47400 4
N 54200 46300 54400 46300 4
N 54200 46300 54200 49200 4
N 55500 49200 55500 45900 4
C 55300 45600 1 0 0 gnd-1.sym
N 55100 49200 55500 49200 4
N 55100 48600 55500 48600 4
N 55100 48000 55500 48000 4
N 55100 47400 55500 47400 4
N 55100 46900 55500 46900 4
N 55100 46300 55500 46300 4
N 54400 46900 54200 46900 4
C 54400 49000 1 0 0 capacitor-h-1.sym
{
T 54900 49300 5 10 1 1 0 0 1
refdes=C?
T 55000 50900 5 10 0 0 0 0 1
device=Capacitor
T 54900 49000 5 10 1 1 0 0 1
value=100nF
}
C 54400 48400 1 0 0 capacitor-h-1.sym
{
T 54900 48700 5 10 1 1 0 0 1
refdes=C?
T 55000 50300 5 10 0 0 0 0 1
device=Capacitor
T 54900 48400 5 10 1 1 0 0 1
value=100nF
}
C 54400 47800 1 0 0 capacitor-h-1.sym
{
T 54900 48100 5 10 1 1 0 0 1
refdes=C?
T 55000 49700 5 10 0 0 0 0 1
device=Capacitor
T 54900 47800 5 10 1 1 0 0 1
value=100nF
}
C 54400 47200 1 0 0 capacitor-h-1.sym
{
T 54900 47500 5 10 1 1 0 0 1
refdes=C?
T 55000 49100 5 10 0 0 0 0 1
device=Capacitor
T 54900 47200 5 10 1 1 0 0 1
value=100nF
}
C 54400 46700 1 0 0 capacitor-h-1.sym
{
T 54900 47000 5 10 1 1 0 0 1
refdes=C?
T 55000 48600 5 10 0 0 0 0 1
device=Capacitor
T 54900 46700 5 10 1 1 0 0 1
value=100nF
}
C 54400 46100 1 0 0 capacitor-h-1.sym
{
T 54900 46400 5 10 1 1 0 0 1
refdes=C?
T 55000 48000 5 10 0 0 0 0 1
device=Capacitor
T 54900 46100 5 10 1 1 0 0 1
value=100nF
}
C 46100 49100 1 0 0 3V3-plus.sym
C 42200 43500 1 0 0 MT48LC8M16A2P-75-L.sym
{
T 44700 48900 5 10 1 1 0 6 1
refdes=U?
T 43400 46500 5 10 0 0 0 0 1
device=MT48LC8M16A2P-75-L
T 43400 46700 5 10 0 0 0 0 1
footprint=TSOP-54
}
C 49200 48700 1 0 1 busripper-1.sym
{
T 49200 49100 5 8 0 0 0 6 1
device=none
}
C 49200 48500 1 0 1 busripper-1.sym
{
T 49200 48900 5 8 0 0 0 6 1
device=none
}
C 49200 48300 1 0 1 busripper-1.sym
{
T 49200 48700 5 8 0 0 0 6 1
device=none
}
C 49200 48100 1 0 1 busripper-1.sym
{
T 49200 48500 5 8 0 0 0 6 1
device=none
}
C 49200 47900 1 0 1 busripper-1.sym
{
T 49200 48300 5 8 0 0 0 6 1
device=none
}
C 49200 47700 1 0 1 busripper-1.sym
{
T 49200 48100 5 8 0 0 0 6 1
device=none
}
C 49200 47500 1 0 1 busripper-1.sym
{
T 49200 47900 5 8 0 0 0 6 1
device=none
}
C 49200 47300 1 0 1 busripper-1.sym
{
T 49200 47700 5 8 0 0 0 6 1
device=none
}
C 49200 47100 1 0 1 busripper-1.sym
{
T 49200 47500 5 8 0 0 0 6 1
device=none
}
C 49200 46900 1 0 1 busripper-1.sym
{
T 49200 47300 5 8 0 0 0 6 1
device=none
}
C 49200 46700 1 0 1 busripper-1.sym
{
T 49200 47100 5 8 0 0 0 6 1
device=none
}
C 49200 46500 1 0 1 busripper-1.sym
{
T 49200 46900 5 8 0 0 0 6 1
device=none
}
C 49200 46300 1 0 1 busripper-1.sym
{
T 49200 46700 5 8 0 0 0 6 1
device=none
}
C 49200 46100 1 0 1 busripper-1.sym
{
T 49200 46500 5 8 0 0 0 6 1
device=none
}
C 49200 45900 1 0 1 busripper-1.sym
{
T 49200 46300 5 8 0 0 0 6 1
device=none
}
C 49200 45700 1 0 1 busripper-1.sym
{
T 49200 46100 5 8 0 0 0 6 1
device=none
}
C 49200 45500 1 0 1 busripper-1.sym
{
T 49200 45900 5 8 0 0 0 6 1
device=none
}
C 49200 45300 1 0 1 busripper-1.sym
{
T 49200 45700 5 8 0 0 0 6 1
device=none
}
C 49200 45100 1 0 1 busripper-1.sym
{
T 49200 45500 5 8 0 0 0 6 1
device=none
}
C 49200 44900 1 0 1 busripper-1.sym
{
T 49200 45300 5 8 0 0 0 6 1
device=none
}
C 49200 44700 1 0 1 busripper-1.sym
{
T 49200 45100 5 8 0 0 0 6 1
device=none
}
C 49200 44500 1 0 1 busripper-1.sym
{
T 49200 44900 5 8 0 0 0 6 1
device=none
}
C 49200 44300 1 0 1 busripper-1.sym
{
T 49200 44700 5 8 0 0 0 6 1
device=none
}
U 45900 53900 45900 49600 10 0
U 49000 50000 49000 44400 10 0
C 50000 43600 1 0 0 MT48LC8M16A2P-75-L.sym
{
T 52500 49000 5 10 1 1 0 6 1
refdes=U?
T 51200 46600 5 10 0 0 0 0 1
device=MT48LC8M16A2P-75-L
T 51200 46800 5 10 0 0 0 0 1
footprint=TSOP-54
}
