Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Sep 14 02:18:59 2022
| Host         : DESKTOP-JAMES running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file wrapper_timing_summary_routed.rpt -pb wrapper_timing_summary_routed.pb -rpx wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : wrapper
| Device       : 7z007s-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.544        0.000                      0                  240        0.131        0.000                      0                  240        3.000        0.000                       0                   204  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0  {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       35.544        0.000                      0                  240        0.131        0.000                      0                  240       19.146        0.000                       0                   190  
  clk_out2_clk_wiz_0                                                                                                                                                    6.408        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.544ns  (required time - arrival time)
  Source:                 vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 1.660ns (37.687%)  route 2.745ns (62.313%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.826ns = ( 39.174 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.338ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.483    -0.338    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X42Y6          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.345     1.007 r  vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/Q
                         net (fo=18, routed)          1.049     2.056    vga_to_hdmi/inst/encb/data_o[1]
    SLICE_X42Y22         LUT2 (Prop_lut2_I1_O)        0.105     2.161 f  vga_to_hdmi/inst/encb/dout[6]_i_3__1/O
                         net (fo=2, routed)           1.136     3.297    vga_to_hdmi/inst/encb/dout[6]_i_3__1_n_0
    SLICE_X42Y10         LUT2 (Prop_lut2_I0_O)        0.105     3.402 f  vga_to_hdmi/inst/encb/dout[2]_i_2/O
                         net (fo=1, routed)           0.560     3.962    vga_to_hdmi/inst/encb/dout[2]_i_2_n_0
    SLICE_X42Y10         LUT4 (Prop_lut4_I3_O)        0.105     4.067 r  vga_to_hdmi/inst/encb/dout[2]_i_1/O
                         net (fo=1, routed)           0.000     4.067    vga_to_hdmi/inst/encb/dout[2]_i_1_n_0
    SLICE_X42Y10         FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    41.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    36.430 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    37.774    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.851 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.323    39.174    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X42Y10         FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[2]/C
                         clock pessimism              0.459    39.633    
                         clock uncertainty           -0.095    39.539    
    SLICE_X42Y10         FDCE (Setup_fdce_C_D)        0.072    39.611    vga_to_hdmi/inst/encb/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         39.611    
                         arrival time                          -4.067    
  -------------------------------------------------------------------
                         slack                                 35.544    

Slack (MET) :             35.545ns  (required time - arrival time)
  Source:                 vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 1.863ns (42.270%)  route 2.544ns (57.730%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.826ns = ( 39.174 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.338ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.483    -0.338    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X42Y6          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.345     1.007 r  vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/Q
                         net (fo=18, routed)          1.049     2.056    vga_to_hdmi/inst/encb/data_o[1]
    SLICE_X42Y22         LUT2 (Prop_lut2_I1_O)        0.105     2.161 f  vga_to_hdmi/inst/encb/dout[6]_i_3__1/O
                         net (fo=2, routed)           1.136     3.297    vga_to_hdmi/inst/encb/dout[6]_i_3__1_n_0
    SLICE_X42Y10         LUT2 (Prop_lut2_I0_O)        0.127     3.424 f  vga_to_hdmi/inst/encb/dout[6]_i_2/O
                         net (fo=1, routed)           0.359     3.784    vga_to_hdmi/inst/encb/dout[6]_i_2_n_0
    SLICE_X42Y10         LUT4 (Prop_lut4_I3_O)        0.286     4.070 r  vga_to_hdmi/inst/encb/dout[6]_i_1/O
                         net (fo=1, routed)           0.000     4.070    vga_to_hdmi/inst/encb/dout[6]_i_1_n_0
    SLICE_X42Y10         FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    41.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    36.430 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    37.774    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.851 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.323    39.174    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X42Y10         FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[6]/C
                         clock pessimism              0.459    39.633    
                         clock uncertainty           -0.095    39.539    
    SLICE_X42Y10         FDCE (Setup_fdce_C_D)        0.076    39.615    vga_to_hdmi/inst/encb/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         39.615    
                         arrival time                          -4.070    
  -------------------------------------------------------------------
                         slack                                 35.545    

Slack (MET) :             35.713ns  (required time - arrival time)
  Source:                 vga_to_hdmi/inst/encr/n0q_m_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encr/dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.969ns  (logic 1.072ns (27.010%)  route 2.897ns (72.990%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 39.161 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.354ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.467    -0.354    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X38Y22         FDRE                                         r  vga_to_hdmi/inst/encr/n0q_m_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.433     0.079 f  vga_to_hdmi/inst/encr/n0q_m_reg[3]/Q
                         net (fo=10, routed)          0.686     0.765    vga_to_hdmi/inst/encr/n0q_m_reg_n_0_[3]
    SLICE_X37Y22         LUT6 (Prop_lut6_I1_O)        0.105     0.870 r  vga_to_hdmi/inst/encr/cnt[4]_i_10__1/O
                         net (fo=1, routed)           0.314     1.184    vga_to_hdmi/inst/encr/cnt[4]_i_10__1_n_0
    SLICE_X37Y22         LUT5 (Prop_lut5_I0_O)        0.105     1.289 f  vga_to_hdmi/inst/encr/cnt[4]_i_3__1/O
                         net (fo=5, routed)           0.776     2.066    vga_to_hdmi/inst/encr/cnt[4]_i_3__1_n_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.126     2.192 r  vga_to_hdmi/inst/encr/dout[9]_i_2__1/O
                         net (fo=9, routed)           0.755     2.947    vga_to_hdmi/inst/encb/dout_reg[4]_2
    SLICE_X42Y22         LUT4 (Prop_lut4_I2_O)        0.303     3.250 r  vga_to_hdmi/inst/encb/dout[4]_i_1__1/O
                         net (fo=1, routed)           0.365     3.615    vga_to_hdmi/inst/encr/D[0]
    SLICE_X42Y24         FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    41.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    36.430 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    37.774    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.851 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.310    39.161    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X42Y24         FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[4]/C
                         clock pessimism              0.424    39.585    
                         clock uncertainty           -0.095    39.491    
    SLICE_X42Y24         FDCE (Setup_fdce_C_D)       -0.163    39.328    vga_to_hdmi/inst/encr/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         39.328    
                         arrival time                          -3.615    
  -------------------------------------------------------------------
                         slack                                 35.713    

Slack (MET) :             36.072ns  (required time - arrival time)
  Source:                 vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/n1d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 1.740ns (45.328%)  route 2.099ns (54.672%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 39.172 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.479    -0.342    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y11         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.349     1.007 r  vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/Q
                         net (fo=4, routed)           1.230     2.237    vga_to_hdmi/inst/encb/data_o[13]
    SLICE_X40Y12         LUT6 (Prop_lut6_I4_O)        0.286     2.523 r  vga_to_hdmi/inst/encb/n1d[3]_i_2/O
                         net (fo=3, routed)           0.869     3.392    vga_to_hdmi/inst/encb/n1d[3]_i_2_n_0
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.105     3.497 r  vga_to_hdmi/inst/encb/n1d[1]_i_1/O
                         net (fo=1, routed)           0.000     3.497    vga_to_hdmi/inst/encb/n1d0[1]
    SLICE_X39Y12         FDRE                                         r  vga_to_hdmi/inst/encb/n1d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    41.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    36.430 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    37.774    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.851 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.321    39.172    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X39Y12         FDRE                                         r  vga_to_hdmi/inst/encb/n1d_reg[1]/C
                         clock pessimism              0.459    39.631    
                         clock uncertainty           -0.095    39.537    
    SLICE_X39Y12         FDRE (Setup_fdre_C_D)        0.032    39.569    vga_to_hdmi/inst/encb/n1d_reg[1]
  -------------------------------------------------------------------
                         required time                         39.569    
                         arrival time                          -3.497    
  -------------------------------------------------------------------
                         slack                                 36.072    

Slack (MET) :             36.096ns  (required time - arrival time)
  Source:                 VGA/Vertical/val_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[24].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 0.840ns (22.513%)  route 2.891ns (77.487%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 39.175 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.338ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.483    -0.338    VGA/Vertical/CLK
    SLICE_X38Y4          FDRE                                         r  VGA/Vertical/val_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y4          FDRE (Prop_fdre_C_Q)         0.398     0.060 r  VGA/Vertical/val_reg[7]/Q
                         net (fo=6, routed)           0.738     0.798    VGA/Vertical/PY[7]
    SLICE_X38Y5          LUT6 (Prop_lut6_I2_O)        0.232     1.030 f  VGA/Vertical/vga_to_hdmi_i_12/O
                         net (fo=2, routed)           0.668     1.698    VGA/Vertical/vga_to_hdmi_i_12_n_0
    SLICE_X37Y5          LUT6 (Prop_lut6_I1_O)        0.105     1.803 f  VGA/Vertical/vga_to_hdmi_i_7/O
                         net (fo=3, routed)           0.604     2.407    VGA/Horizontal/HDMI_CLK_P_0
    SLICE_X38Y7          LUT6 (Prop_lut6_I5_O)        0.105     2.512 r  VGA/Horizontal/vga_to_hdmi_i_2/O
                         net (fo=8, routed)           0.881     3.393    vga_to_hdmi/inst/srldly_0/data_i[22]
    SLICE_X38Y2          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[24].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    41.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    36.430 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    37.774    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.851 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.324    39.175    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y2          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[24].srl16_i/CLK
                         clock pessimism              0.459    39.634    
                         clock uncertainty           -0.095    39.540    
    SLICE_X38Y2          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050    39.490    vga_to_hdmi/inst/srldly_0/srl[24].srl16_i
  -------------------------------------------------------------------
                         required time                         39.490    
                         arrival time                          -3.393    
  -------------------------------------------------------------------
                         slack                                 36.096    

Slack (MET) :             36.109ns  (required time - arrival time)
  Source:                 VGA/Vertical/val_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 0.840ns (22.513%)  route 2.891ns (77.487%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 39.175 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.338ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.483    -0.338    VGA/Vertical/CLK
    SLICE_X38Y4          FDRE                                         r  VGA/Vertical/val_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y4          FDRE (Prop_fdre_C_Q)         0.398     0.060 r  VGA/Vertical/val_reg[7]/Q
                         net (fo=6, routed)           0.738     0.798    VGA/Vertical/PY[7]
    SLICE_X38Y5          LUT6 (Prop_lut6_I2_O)        0.232     1.030 f  VGA/Vertical/vga_to_hdmi_i_12/O
                         net (fo=2, routed)           0.668     1.698    VGA/Vertical/vga_to_hdmi_i_12_n_0
    SLICE_X37Y5          LUT6 (Prop_lut6_I1_O)        0.105     1.803 f  VGA/Vertical/vga_to_hdmi_i_7/O
                         net (fo=3, routed)           0.604     2.407    VGA/Horizontal/HDMI_CLK_P_0
    SLICE_X38Y7          LUT6 (Prop_lut6_I5_O)        0.105     2.512 r  VGA/Horizontal/vga_to_hdmi_i_2/O
                         net (fo=8, routed)           0.881     3.393    vga_to_hdmi/inst/srldly_0/data_i[26]
    SLICE_X38Y2          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    41.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    36.430 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    37.774    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.851 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.324    39.175    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y2          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/CLK
                         clock pessimism              0.459    39.634    
                         clock uncertainty           -0.095    39.540    
    SLICE_X38Y2          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.037    39.503    vga_to_hdmi/inst/srldly_0/srl[28].srl16_i
  -------------------------------------------------------------------
                         required time                         39.503    
                         arrival time                          -3.393    
  -------------------------------------------------------------------
                         slack                                 36.109    

Slack (MET) :             36.119ns  (required time - arrival time)
  Source:                 VGA/Vertical/val_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.723ns  (logic 0.840ns (22.560%)  route 2.883ns (77.440%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.835ns = ( 39.165 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.338ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.483    -0.338    VGA/Vertical/CLK
    SLICE_X38Y4          FDRE                                         r  VGA/Vertical/val_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y4          FDRE (Prop_fdre_C_Q)         0.398     0.060 r  VGA/Vertical/val_reg[7]/Q
                         net (fo=6, routed)           0.738     0.798    VGA/Vertical/PY[7]
    SLICE_X38Y5          LUT6 (Prop_lut6_I2_O)        0.232     1.030 f  VGA/Vertical/vga_to_hdmi_i_12/O
                         net (fo=2, routed)           0.668     1.698    VGA/Vertical/vga_to_hdmi_i_12_n_0
    SLICE_X37Y5          LUT6 (Prop_lut6_I1_O)        0.105     1.803 f  VGA/Vertical/vga_to_hdmi_i_7/O
                         net (fo=3, routed)           0.608     2.411    VGA/Horizontal/HDMI_CLK_P_0
    SLICE_X38Y7          LUT6 (Prop_lut6_I5_O)        0.105     2.516 r  VGA/Horizontal/vga_to_hdmi_i_1/O
                         net (fo=8, routed)           0.869     3.386    vga_to_hdmi/inst/srldly_0/data_i[19]
    SLICE_X38Y20         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    41.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    36.430 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    37.774    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.851 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.314    39.165    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y20         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
                         clock pessimism              0.459    39.624    
                         clock uncertainty           -0.095    39.530    
    SLICE_X38Y20         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.025    39.505    vga_to_hdmi/inst/srldly_0/srl[21].srl16_i
  -------------------------------------------------------------------
                         required time                         39.505    
                         arrival time                          -3.386    
  -------------------------------------------------------------------
                         slack                                 36.119    

Slack (MET) :             36.173ns  (required time - arrival time)
  Source:                 vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encg/n1d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 1.836ns (49.593%)  route 1.866ns (50.407%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.824ns = ( 39.176 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.338ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.483    -0.338    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y2          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.343     1.005 r  vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/Q
                         net (fo=6, routed)           1.087     2.093    vga_to_hdmi/inst/encg/data_o[11]
    SLICE_X40Y2          LUT3 (Prop_lut3_I2_O)        0.283     2.376 r  vga_to_hdmi/inst/encg/n1d[0]_i_2/O
                         net (fo=2, routed)           0.134     2.509    vga_to_hdmi/inst/encg/n1d[0]_i_2_n_0
    SLICE_X40Y2          LUT6 (Prop_lut6_I5_O)        0.105     2.614 r  vga_to_hdmi/inst/encg/n1d[3]_i_2/O
                         net (fo=3, routed)           0.645     3.259    vga_to_hdmi/inst/encg/n1d[3]_i_2_n_0
    SLICE_X40Y1          LUT6 (Prop_lut6_I0_O)        0.105     3.364 r  vga_to_hdmi/inst/encg/n1d[3]_i_1/O
                         net (fo=1, routed)           0.000     3.364    vga_to_hdmi/inst/encg/n1d[3]_i_1_n_0
    SLICE_X40Y1          FDRE                                         r  vga_to_hdmi/inst/encg/n1d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    41.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    36.430 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    37.774    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.851 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.325    39.176    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X40Y1          FDRE                                         r  vga_to_hdmi/inst/encg/n1d_reg[3]/C
                         clock pessimism              0.424    39.600    
                         clock uncertainty           -0.095    39.506    
    SLICE_X40Y1          FDRE (Setup_fdre_C_D)        0.032    39.538    vga_to_hdmi/inst/encg/n1d_reg[3]
  -------------------------------------------------------------------
                         required time                         39.538    
                         arrival time                          -3.364    
  -------------------------------------------------------------------
                         slack                                 36.173    

Slack (MET) :             36.190ns  (required time - arrival time)
  Source:                 vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encr/n1d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.684ns  (logic 1.920ns (52.111%)  route 1.764ns (47.889%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 39.164 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.351ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.470    -0.351    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y20         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.349     0.998 r  vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/Q
                         net (fo=4, routed)           0.931     1.929    vga_to_hdmi/inst/encr/data_o[12]
    SLICE_X39Y21         LUT5 (Prop_lut5_I0_O)        0.296     2.225 r  vga_to_hdmi/inst/encr/n1d[3]_i_3/O
                         net (fo=3, routed)           0.834     3.059    vga_to_hdmi/inst/encr/n1d[3]_i_3_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I1_O)        0.275     3.334 r  vga_to_hdmi/inst/encr/n1d[2]_i_1/O
                         net (fo=1, routed)           0.000     3.334    vga_to_hdmi/inst/encr/n1d[2]_i_1_n_0
    SLICE_X40Y21         FDRE                                         r  vga_to_hdmi/inst/encr/n1d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    41.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    36.430 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    37.774    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.851 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.313    39.164    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X40Y21         FDRE                                         r  vga_to_hdmi/inst/encr/n1d_reg[2]/C
                         clock pessimism              0.424    39.588    
                         clock uncertainty           -0.095    39.494    
    SLICE_X40Y21         FDRE (Setup_fdre_C_D)        0.030    39.524    vga_to_hdmi/inst/encr/n1d_reg[2]
  -------------------------------------------------------------------
                         required time                         39.524    
                         arrival time                          -3.334    
  -------------------------------------------------------------------
                         slack                                 36.190    

Slack (MET) :             36.215ns  (required time - arrival time)
  Source:                 VGA/Vertical/val_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[17].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 0.840ns (23.341%)  route 2.759ns (76.659%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.835ns = ( 39.165 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.338ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.483    -0.338    VGA/Vertical/CLK
    SLICE_X38Y4          FDRE                                         r  VGA/Vertical/val_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y4          FDRE (Prop_fdre_C_Q)         0.398     0.060 r  VGA/Vertical/val_reg[7]/Q
                         net (fo=6, routed)           0.738     0.798    VGA/Vertical/PY[7]
    SLICE_X38Y5          LUT6 (Prop_lut6_I2_O)        0.232     1.030 f  VGA/Vertical/vga_to_hdmi_i_12/O
                         net (fo=2, routed)           0.668     1.698    VGA/Vertical/vga_to_hdmi_i_12_n_0
    SLICE_X37Y5          LUT6 (Prop_lut6_I1_O)        0.105     1.803 f  VGA/Vertical/vga_to_hdmi_i_7/O
                         net (fo=3, routed)           0.608     2.411    VGA/Horizontal/HDMI_CLK_P_0
    SLICE_X38Y7          LUT6 (Prop_lut6_I5_O)        0.105     2.516 r  VGA/Horizontal/vga_to_hdmi_i_1/O
                         net (fo=8, routed)           0.745     3.261    vga_to_hdmi/inst/srldly_0/data_i[15]
    SLICE_X38Y20         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[17].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    41.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    36.430 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    37.774    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.851 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.314    39.165    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y20         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[17].srl16_i/CLK
                         clock pessimism              0.459    39.624    
                         clock uncertainty           -0.095    39.530    
    SLICE_X38Y20         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054    39.476    vga_to_hdmi/inst/srldly_0/srl[17].srl16_i
  -------------------------------------------------------------------
                         required time                         39.476    
                         arrival time                          -3.261    
  -------------------------------------------------------------------
                         slack                                 36.215    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encg/q_m_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encg/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.186ns (78.745%)  route 0.050ns (21.255%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.594    -0.501    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X40Y4          FDRE                                         r  vga_to_hdmi/inst/encg/q_m_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  vga_to_hdmi/inst/encg/q_m_reg_reg[6]/Q
                         net (fo=1, routed)           0.050    -0.309    vga_to_hdmi/inst/encg/q_m_reg_reg_n_0_[6]
    SLICE_X41Y4          LUT5 (Prop_lut5_I2_O)        0.045    -0.264 r  vga_to_hdmi/inst/encg/dout[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.264    vga_to_hdmi/inst/encg/dout[6]_i_1__0_n_0
    SLICE_X41Y4          FDCE                                         r  vga_to_hdmi/inst/encg/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.863    -0.734    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X41Y4          FDCE                                         r  vga_to_hdmi/inst/encg/dout_reg[6]/C
                         clock pessimism              0.246    -0.488    
    SLICE_X41Y4          FDCE (Hold_fdce_C_D)         0.092    -0.396    vga_to_hdmi/inst/encg/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encb/q_m_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.707%)  route 0.056ns (23.293%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.593    -0.502    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X41Y9          FDRE                                         r  vga_to_hdmi/inst/encb/q_m_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  vga_to_hdmi/inst/encb/q_m_reg_reg[4]/Q
                         net (fo=1, routed)           0.056    -0.304    vga_to_hdmi/inst/encb/q_m_reg_reg_n_0_[4]
    SLICE_X40Y9          LUT6 (Prop_lut6_I2_O)        0.045    -0.259 r  vga_to_hdmi/inst/encb/dout[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    vga_to_hdmi/inst/encb/dout[4]_i_1_n_0
    SLICE_X40Y9          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.862    -0.735    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X40Y9          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[4]/C
                         clock pessimism              0.246    -0.489    
    SLICE_X40Y9          FDCE (Hold_fdce_C_D)         0.091    -0.398    vga_to_hdmi/inst/encb/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encb/vdin_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/q_m_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.395%)  route 0.071ns (27.606%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.592    -0.503    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X40Y11         FDRE                                         r  vga_to_hdmi/inst/encb/vdin_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  vga_to_hdmi/inst/encb/vdin_q_reg[3]/Q
                         net (fo=11, routed)          0.071    -0.291    vga_to_hdmi/inst/encb/p_0_in3_in
    SLICE_X41Y11         LUT5 (Prop_lut5_I3_O)        0.045    -0.246 r  vga_to_hdmi/inst/encb/q_m_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    vga_to_hdmi/inst/encb/q_m_reg[5]_i_1_n_0
    SLICE_X41Y11         FDRE                                         r  vga_to_hdmi/inst/encb/q_m_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.861    -0.736    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X41Y11         FDRE                                         r  vga_to_hdmi/inst/encb/q_m_reg_reg[5]/C
                         clock pessimism              0.246    -0.490    
    SLICE_X41Y11         FDRE (Hold_fdre_C_D)         0.092    -0.398    vga_to_hdmi/inst/encb/q_m_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encg/n1d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encg/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.563%)  route 0.074ns (28.437%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.595    -0.500    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X40Y2          FDRE                                         r  vga_to_hdmi/inst/encg/n1d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  vga_to_hdmi/inst/encg/n1d_reg[1]/Q
                         net (fo=4, routed)           0.074    -0.285    vga_to_hdmi/inst/encg/n1d[1]
    SLICE_X41Y2          LUT6 (Prop_lut6_I2_O)        0.045    -0.240 r  vga_to_hdmi/inst/encg/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.240    vga_to_hdmi/inst/encg/q_m_1
    SLICE_X41Y2          FDRE                                         r  vga_to_hdmi/inst/encg/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.864    -0.733    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X41Y2          FDRE                                         r  vga_to_hdmi/inst/encg/q_m_reg_reg[1]/C
                         clock pessimism              0.246    -0.487    
    SLICE_X41Y2          FDRE (Hold_fdre_C_D)         0.091    -0.396    vga_to_hdmi/inst/encg/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 VGA/Vertical/val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/Vertical/val_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.224%)  route 0.128ns (40.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.592    -0.503    VGA/Vertical/CLK
    SLICE_X39Y5          FDRE                                         r  VGA/Vertical/val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  VGA/Vertical/val_reg[2]/Q
                         net (fo=9, routed)           0.128    -0.234    VGA/Vertical/PY[2]
    SLICE_X38Y5          LUT6 (Prop_lut6_I4_O)        0.045    -0.189 r  VGA/Vertical/val[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.189    VGA/Vertical/p_0_in__0[5]
    SLICE_X38Y5          FDRE                                         r  VGA/Vertical/val_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.861    -0.736    VGA/Vertical/CLK
    SLICE_X38Y5          FDRE                                         r  VGA/Vertical/val_reg[5]/C
                         clock pessimism              0.246    -0.490    
    SLICE_X38Y5          FDRE (Hold_fdre_C_D)         0.120    -0.370    VGA/Vertical/val_reg[5]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encb/q_m_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.217%)  route 0.157ns (45.783%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.590    -0.505    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X39Y11         FDRE                                         r  vga_to_hdmi/inst/encb/q_m_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  vga_to_hdmi/inst/encb/q_m_reg_reg[1]/Q
                         net (fo=1, routed)           0.157    -0.207    vga_to_hdmi/inst/encb/q_m_reg_reg_n_0_[1]
    SLICE_X42Y10         LUT5 (Prop_lut5_I3_O)        0.045    -0.162 r  vga_to_hdmi/inst/encb/dout[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    vga_to_hdmi/inst/encb/dout[1]_i_1_n_0
    SLICE_X42Y10         FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.861    -0.736    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X42Y10         FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[1]/C
                         clock pessimism              0.269    -0.467    
    SLICE_X42Y10         FDCE (Hold_fdce_C_D)         0.121    -0.346    vga_to_hdmi/inst/encb/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encr/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encr/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.434%)  route 0.132ns (41.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.584    -0.511    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X40Y22         FDRE                                         r  vga_to_hdmi/inst/encr/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  vga_to_hdmi/inst/encr/q_m_reg_reg[0]/Q
                         net (fo=1, routed)           0.132    -0.237    vga_to_hdmi/inst/encr/q_m_reg_reg_n_0_[0]
    SLICE_X42Y23         LUT3 (Prop_lut3_I0_O)        0.045    -0.192 r  vga_to_hdmi/inst/encr/dout[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.192    vga_to_hdmi/inst/encr/dout[0]_i_1__1_n_0
    SLICE_X42Y23         FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.848    -0.749    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X42Y23         FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[0]/C
                         clock pessimism              0.249    -0.500    
    SLICE_X42Y23         FDCE (Hold_fdce_C_D)         0.120    -0.380    vga_to_hdmi/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 VGA/Vertical/val_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/Vertical/val_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.246ns (78.589%)  route 0.067ns (21.411%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.592    -0.503    VGA/Vertical/CLK
    SLICE_X38Y4          FDRE                                         r  VGA/Vertical/val_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y4          FDRE (Prop_fdre_C_Q)         0.148    -0.355 r  VGA/Vertical/val_reg[7]/Q
                         net (fo=6, routed)           0.067    -0.288    VGA/Vertical/PY[7]
    SLICE_X38Y4          LUT6 (Prop_lut6_I3_O)        0.098    -0.190 r  VGA/Vertical/val[9]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.190    VGA/Vertical/p_0_in__0[9]
    SLICE_X38Y4          FDRE                                         r  VGA/Vertical/val_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.861    -0.736    VGA/Vertical/CLK
    SLICE_X38Y4          FDRE                                         r  VGA/Vertical/val_reg[9]/C
                         clock pessimism              0.233    -0.503    
    SLICE_X38Y4          FDRE (Hold_fdre_C_D)         0.121    -0.382    VGA/Vertical/val_reg[9]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encb/c0_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/c0_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.198%)  route 0.108ns (39.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.594    -0.501    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X42Y6          FDRE                                         r  vga_to_hdmi/inst/encb/c0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.337 r  vga_to_hdmi/inst/encb/c0_q_reg/Q
                         net (fo=1, routed)           0.108    -0.228    vga_to_hdmi/inst/encb/c0_q
    SLICE_X42Y7          FDRE                                         r  vga_to_hdmi/inst/encb/c0_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.862    -0.735    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X42Y7          FDRE                                         r  vga_to_hdmi/inst/encb/c0_reg_reg/C
                         clock pessimism              0.249    -0.486    
    SLICE_X42Y7          FDRE (Hold_fdre_C_D)         0.059    -0.427    vga_to_hdmi/inst/encb/c0_reg_reg
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 VGA/Horizontal/val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/Horizontal/val_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.472%)  route 0.134ns (41.528%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.591    -0.504    VGA/Horizontal/CLK
    SLICE_X37Y7          FDRE                                         r  VGA/Horizontal/val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  VGA/Horizontal/val_reg[0]/Q
                         net (fo=9, routed)           0.134    -0.228    VGA/Horizontal/PX[0]
    SLICE_X36Y7          LUT4 (Prop_lut4_I1_O)        0.048    -0.180 r  VGA/Horizontal/val[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    VGA/Horizontal/p_0_in[3]
    SLICE_X36Y7          FDRE                                         r  VGA/Horizontal/val_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.860    -0.737    VGA/Horizontal/CLK
    SLICE_X36Y7          FDRE                                         r  VGA/Horizontal/val_reg[3]/C
                         clock pessimism              0.246    -0.491    
    SLICE_X36Y7          FDRE (Hold_fdre_C_D)         0.107    -0.384    VGA/Horizontal/val_reg[3]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y16   inst/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         40.000      38.529     OLOGIC_X0Y8      vga_to_hdmi/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         40.000      38.529     OLOGIC_X0Y7      vga_to_hdmi/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         40.000      38.529     OLOGIC_X0Y26     vga_to_hdmi/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         40.000      38.529     OLOGIC_X0Y25     vga_to_hdmi/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         40.000      38.529     OLOGIC_X0Y4      vga_to_hdmi/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         40.000      38.529     OLOGIC_X0Y3      vga_to_hdmi/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         40.000      38.529     OLOGIC_X0Y24     vga_to_hdmi/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         40.000      38.529     OLOGIC_X0Y23     vga_to_hdmi/inst/serial_r/oserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  inst/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X42Y5      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X42Y5      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X38Y20     vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X38Y20     vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X38Y20     vga_to_hdmi/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X38Y20     vga_to_hdmi/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X38Y20     vga_to_hdmi/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X38Y20     vga_to_hdmi/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X38Y20     vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X38Y20     vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X42Y5      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X42Y5      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X38Y20     vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X38Y20     vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X38Y20     vga_to_hdmi/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X38Y20     vga_to_hdmi/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X38Y20     vga_to_hdmi/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X38Y20     vga_to_hdmi/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X38Y20     vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X38Y20     vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y17   inst/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         8.000       6.529      OLOGIC_X0Y8      vga_to_hdmi/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         8.000       6.529      OLOGIC_X0Y7      vga_to_hdmi/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         8.000       6.529      OLOGIC_X0Y26     vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         8.000       6.529      OLOGIC_X0Y25     vga_to_hdmi/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         8.000       6.529      OLOGIC_X0Y4      vga_to_hdmi/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         8.000       6.529      OLOGIC_X0Y3      vga_to_hdmi/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         8.000       6.529      OLOGIC_X0Y24     vga_to_hdmi/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         8.000       6.529      OLOGIC_X0Y23     vga_to_hdmi/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  inst/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  inst/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y18   inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  inst/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_CLK_N
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.080ns  (logic 2.079ns (99.952%)  route 0.001ns (0.048%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.501    -0.320    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y26         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     0.098 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.099    vga_to_hdmi/inst/tmdsclk
    U18                  OBUFDS (Prop_obufds_I_OB)    1.661     1.760 r  vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     1.760    HDMI_CLK_N
    U19                                                               r  HDMI_CLK_N (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_CLK_P
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.079ns  (logic 2.078ns (99.952%)  route 0.001ns (0.048%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.501    -0.320    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y26         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     0.098 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.099    vga_to_hdmi/inst/tmdsclk
    U18                  OBUFDS (Prop_obufds_I_O)     1.660     1.759 r  vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     1.759    HDMI_CLK_P
    U18                                                               r  HDMI_CLK_P (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_D_N[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.045ns  (logic 2.044ns (99.951%)  route 0.001ns (0.049%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.517    -0.304    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y4          OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y4          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     0.114 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.115    vga_to_hdmi/inst/TMDSINT_1
    N17                  OBUFDS (Prop_obufds_I_OB)    1.626     1.741 r  vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     1.741    HDMI_D_N[1]
    P18                                                               r  HDMI_D_N[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_D_P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.044ns  (logic 2.043ns (99.951%)  route 0.001ns (0.049%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.517    -0.304    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y4          OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y4          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     0.114 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.115    vga_to_hdmi/inst/TMDSINT_1
    N17                  OBUFDS (Prop_obufds_I_O)     1.625     1.740 r  vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     1.740    HDMI_D_P[1]
    N17                                                               r  HDMI_D_P[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_D_N[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.041ns  (logic 2.040ns (99.951%)  route 0.001ns (0.049%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.501    -0.320    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     0.098 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.099    vga_to_hdmi/inst/TMDSINT_2
    N18                  OBUFDS (Prop_obufds_I_OB)    1.622     1.722 r  vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     1.722    HDMI_D_N[2]
    P19                                                               r  HDMI_D_N[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_D_P[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.040ns  (logic 2.039ns (99.951%)  route 0.001ns (0.049%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.501    -0.320    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     0.098 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.099    vga_to_hdmi/inst/TMDSINT_2
    N18                  OBUFDS (Prop_obufds_I_O)     1.621     1.721 r  vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     1.721    HDMI_D_P[2]
    N18                                                               r  HDMI_D_P[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_D_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.025ns  (logic 2.024ns (99.951%)  route 0.001ns (0.049%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.515    -0.306    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y8          OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y8          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     0.112 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.113    vga_to_hdmi/inst/TMDSINT_0
    V17                  OBUFDS (Prop_obufds_I_OB)    1.606     1.719 r  vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     1.719    HDMI_D_N[0]
    V18                                                               r  HDMI_D_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_D_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.024ns  (logic 2.023ns (99.951%)  route 0.001ns (0.049%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.515    -0.306    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y8          OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y8          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     0.112 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.113    vga_to_hdmi/inst/TMDSINT_0
    V17                  OBUFDS (Prop_obufds_I_O)     1.605     1.718 r  vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     1.718    HDMI_D_P[0]
    V17                                                               r  HDMI_D_P[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_D_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.985ns  (logic 0.984ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.584    -0.511    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y8          OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y8          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.334 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.333    vga_to_hdmi/inst/TMDSINT_0
    V17                  OBUFDS (Prop_obufds_I_O)     0.807     0.475 r  vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     0.475    HDMI_D_P[0]
    V17                                                               r  HDMI_D_P[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_D_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.986ns  (logic 0.985ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.584    -0.511    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y8          OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y8          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.334 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.333    vga_to_hdmi/inst/TMDSINT_0
    V17                  OBUFDS (Prop_obufds_I_OB)    0.808     0.476 r  vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     0.476    HDMI_D_N[0]
    V18                                                               r  HDMI_D_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_D_P[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.002ns  (logic 1.001ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.577    -0.518    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.341 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.340    vga_to_hdmi/inst/TMDSINT_2
    N18                  OBUFDS (Prop_obufds_I_O)     0.824     0.484 r  vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     0.484    HDMI_D_P[2]
    N18                                                               r  HDMI_D_P[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_D_N[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.003ns  (logic 1.002ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.577    -0.518    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.341 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.340    vga_to_hdmi/inst/TMDSINT_2
    N18                  OBUFDS (Prop_obufds_I_OB)    0.825     0.485 r  vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     0.485    HDMI_D_N[2]
    P19                                                               r  HDMI_D_N[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_D_P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.005ns  (logic 1.004ns (99.900%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.585    -0.510    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y4          OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y4          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.333 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.332    vga_to_hdmi/inst/TMDSINT_1
    N17                  OBUFDS (Prop_obufds_I_O)     0.827     0.496 r  vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     0.496    HDMI_D_P[1]
    N17                                                               r  HDMI_D_P[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_D_N[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.006ns  (logic 1.005ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.585    -0.510    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y4          OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y4          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.333 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.332    vga_to_hdmi/inst/TMDSINT_1
    N17                  OBUFDS (Prop_obufds_I_OB)    0.828     0.497 r  vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     0.497    HDMI_D_N[1]
    P18                                                               r  HDMI_D_N[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_CLK_P
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.039ns  (logic 1.038ns (99.904%)  route 0.001ns (0.096%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.577    -0.518    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y26         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.341 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.340    vga_to_hdmi/inst/tmdsclk
    U18                  OBUFDS (Prop_obufds_I_O)     0.861     0.522 r  vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     0.522    HDMI_CLK_P
    U18                                                               r  HDMI_CLK_P (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_CLK_N
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.040ns  (logic 1.039ns (99.904%)  route 0.001ns (0.096%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.577    -0.518    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y26         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.341 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.340    vga_to_hdmi/inst/tmdsclk
    U18                  OBUFDS (Prop_obufds_I_OB)    0.862     0.523 r  vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     0.523    HDMI_CLK_N
    U19                                                               r  HDMI_CLK_N (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.993ns  (logic 0.085ns (2.840%)  route 2.908ns (97.160%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     6.388 f  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     7.498    inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.887     1.611 f  inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.483     3.094    inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.179 f  inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.425     4.604    inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.683ns  (logic 0.077ns (2.870%)  route 2.606ns (97.130%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.326    inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.897    -3.570 r  inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.344    -2.226    inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    -2.149 r  inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.261    -0.888    inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            96 Endpoints
Min Delay            96 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_to_hdmi/inst/encg/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.600ns  (logic 1.483ns (22.469%)  route 5.117ns (77.531%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R17                  IBUF (Prop_ibuf_I_O)         1.378     1.378 f  rst_IBUF_inst/O
                         net (fo=6, routed)           1.415     2.793    vga_to_hdmi/inst/encr/rst
    SLICE_X43Y29         LUT2 (Prop_lut2_I0_O)        0.105     2.898 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.702     6.600    vga_to_hdmi/inst/encg/AR[0]
    SLICE_X36Y2          FDCE                                         f  vga_to_hdmi/inst/encg/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    -3.570 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    -2.226    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.149 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.324    -0.825    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X36Y2          FDCE                                         r  vga_to_hdmi/inst/encg/cnt_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_to_hdmi/inst/encg/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.372ns  (logic 1.483ns (23.271%)  route 4.889ns (76.729%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R17                  IBUF (Prop_ibuf_I_O)         1.378     1.378 f  rst_IBUF_inst/O
                         net (fo=6, routed)           1.415     2.793    vga_to_hdmi/inst/encr/rst
    SLICE_X43Y29         LUT2 (Prop_lut2_I0_O)        0.105     2.898 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.474     6.372    vga_to_hdmi/inst/encg/AR[0]
    SLICE_X36Y3          FDCE                                         f  vga_to_hdmi/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    -3.570 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    -2.226    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.149 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.324    -0.825    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X36Y3          FDCE                                         r  vga_to_hdmi/inst/encg/cnt_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_to_hdmi/inst/encg/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.372ns  (logic 1.483ns (23.271%)  route 4.889ns (76.729%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R17                  IBUF (Prop_ibuf_I_O)         1.378     1.378 f  rst_IBUF_inst/O
                         net (fo=6, routed)           1.415     2.793    vga_to_hdmi/inst/encr/rst
    SLICE_X43Y29         LUT2 (Prop_lut2_I0_O)        0.105     2.898 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.474     6.372    vga_to_hdmi/inst/encg/AR[0]
    SLICE_X36Y3          FDCE                                         f  vga_to_hdmi/inst/encg/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    -3.570 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    -2.226    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.149 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.324    -0.825    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X36Y3          FDCE                                         r  vga_to_hdmi/inst/encg/cnt_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_to_hdmi/inst/encg/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.368ns  (logic 1.483ns (23.285%)  route 4.886ns (76.715%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R17                  IBUF (Prop_ibuf_I_O)         1.378     1.378 f  rst_IBUF_inst/O
                         net (fo=6, routed)           1.415     2.793    vga_to_hdmi/inst/encr/rst
    SLICE_X43Y29         LUT2 (Prop_lut2_I0_O)        0.105     2.898 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.471     6.368    vga_to_hdmi/inst/encg/AR[0]
    SLICE_X37Y3          FDCE                                         f  vga_to_hdmi/inst/encg/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    -3.570 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    -2.226    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.149 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.324    -0.825    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X37Y3          FDCE                                         r  vga_to_hdmi/inst/encg/cnt_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_to_hdmi/inst/encg/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.126ns  (logic 1.483ns (24.207%)  route 4.643ns (75.793%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R17                  IBUF (Prop_ibuf_I_O)         1.378     1.378 f  rst_IBUF_inst/O
                         net (fo=6, routed)           1.415     2.793    vga_to_hdmi/inst/encr/rst
    SLICE_X43Y29         LUT2 (Prop_lut2_I0_O)        0.105     2.898 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.228     6.126    vga_to_hdmi/inst/encg/AR[0]
    SLICE_X42Y4          FDCE                                         f  vga_to_hdmi/inst/encg/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    -3.570 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    -2.226    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.149 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.325    -0.824    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X42Y4          FDCE                                         r  vga_to_hdmi/inst/encg/dout_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_to_hdmi/inst/encg/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.126ns  (logic 1.483ns (24.207%)  route 4.643ns (75.793%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R17                  IBUF (Prop_ibuf_I_O)         1.378     1.378 f  rst_IBUF_inst/O
                         net (fo=6, routed)           1.415     2.793    vga_to_hdmi/inst/encr/rst
    SLICE_X43Y29         LUT2 (Prop_lut2_I0_O)        0.105     2.898 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.228     6.126    vga_to_hdmi/inst/encg/AR[0]
    SLICE_X42Y4          FDCE                                         f  vga_to_hdmi/inst/encg/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    -3.570 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    -2.226    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.149 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.325    -0.824    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X42Y4          FDCE                                         r  vga_to_hdmi/inst/encg/dout_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_to_hdmi/inst/encg/dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.126ns  (logic 1.483ns (24.207%)  route 4.643ns (75.793%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R17                  IBUF (Prop_ibuf_I_O)         1.378     1.378 f  rst_IBUF_inst/O
                         net (fo=6, routed)           1.415     2.793    vga_to_hdmi/inst/encr/rst
    SLICE_X43Y29         LUT2 (Prop_lut2_I0_O)        0.105     2.898 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.228     6.126    vga_to_hdmi/inst/encg/AR[0]
    SLICE_X42Y4          FDCE                                         f  vga_to_hdmi/inst/encg/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    -3.570 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    -2.226    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.149 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.325    -0.824    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X42Y4          FDCE                                         r  vga_to_hdmi/inst/encg/dout_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_to_hdmi/inst/encg/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.117ns  (logic 1.483ns (24.244%)  route 4.634ns (75.756%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R17                  IBUF (Prop_ibuf_I_O)         1.378     1.378 f  rst_IBUF_inst/O
                         net (fo=6, routed)           1.415     2.793    vga_to_hdmi/inst/encr/rst
    SLICE_X43Y29         LUT2 (Prop_lut2_I0_O)        0.105     2.898 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.219     6.117    vga_to_hdmi/inst/encg/AR[0]
    SLICE_X41Y4          FDCE                                         f  vga_to_hdmi/inst/encg/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    -3.570 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    -2.226    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.149 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.325    -0.824    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X41Y4          FDCE                                         r  vga_to_hdmi/inst/encg/dout_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_to_hdmi/inst/encg/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.117ns  (logic 1.483ns (24.244%)  route 4.634ns (75.756%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R17                  IBUF (Prop_ibuf_I_O)         1.378     1.378 f  rst_IBUF_inst/O
                         net (fo=6, routed)           1.415     2.793    vga_to_hdmi/inst/encr/rst
    SLICE_X43Y29         LUT2 (Prop_lut2_I0_O)        0.105     2.898 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.219     6.117    vga_to_hdmi/inst/encg/AR[0]
    SLICE_X41Y4          FDCE                                         f  vga_to_hdmi/inst/encg/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    -3.570 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    -2.226    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.149 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.325    -0.824    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X41Y4          FDCE                                         r  vga_to_hdmi/inst/encg/dout_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_to_hdmi/inst/encg/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.117ns  (logic 1.483ns (24.244%)  route 4.634ns (75.756%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R17                  IBUF (Prop_ibuf_I_O)         1.378     1.378 f  rst_IBUF_inst/O
                         net (fo=6, routed)           1.415     2.793    vga_to_hdmi/inst/encr/rst
    SLICE_X43Y29         LUT2 (Prop_lut2_I0_O)        0.105     2.898 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.219     6.117    vga_to_hdmi/inst/encg/AR[0]
    SLICE_X41Y4          FDCE                                         f  vga_to_hdmi/inst/encg/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    -3.570 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    -2.226    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.149 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.325    -0.824    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X41Y4          FDCE                                         r  vga_to_hdmi/inst/encg/dout_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            VGA/V_Sync/Q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.720ns  (logic 0.215ns (29.876%)  route 0.505ns (70.124%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 f  rst_IBUF_inst/O
                         net (fo=6, routed)           0.505     0.720    VGA/V_Sync/rst_IBUF
    SLICE_X38Y6          FDCE                                         f  VGA/V_Sync/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.861    -0.736    VGA/V_Sync/CLK
    SLICE_X38Y6          FDCE                                         r  VGA/V_Sync/Q_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            VGA/H_Sync/Q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.762ns  (logic 0.215ns (28.221%)  route 0.547ns (71.779%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 f  rst_IBUF_inst/O
                         net (fo=6, routed)           0.547     0.762    VGA/H_Sync/rst_IBUF
    SLICE_X37Y6          FDCE                                         f  VGA/H_Sync/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.861    -0.736    VGA/H_Sync/CLK
    SLICE_X37Y6          FDCE                                         r  VGA/H_Sync/Q_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            VGA/Horizontal/val_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.959ns  (logic 0.260ns (27.127%)  route 0.699ns (72.873%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  rst_IBUF_inst/O
                         net (fo=6, routed)           0.568     0.783    VGA/Horizontal/rst_IBUF
    SLICE_X37Y6          LUT6 (Prop_lut6_I5_O)        0.045     0.828 r  VGA/Horizontal/val[9]_i_1/O
                         net (fo=10, routed)          0.131     0.959    VGA/Horizontal/clear
    SLICE_X37Y7          FDRE                                         r  VGA/Horizontal/val_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.860    -0.737    VGA/Horizontal/CLK
    SLICE_X37Y7          FDRE                                         r  VGA/Horizontal/val_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            VGA/Horizontal/val_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.959ns  (logic 0.260ns (27.127%)  route 0.699ns (72.873%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  rst_IBUF_inst/O
                         net (fo=6, routed)           0.568     0.783    VGA/Horizontal/rst_IBUF
    SLICE_X37Y6          LUT6 (Prop_lut6_I5_O)        0.045     0.828 r  VGA/Horizontal/val[9]_i_1/O
                         net (fo=10, routed)          0.131     0.959    VGA/Horizontal/clear
    SLICE_X37Y7          FDRE                                         r  VGA/Horizontal/val_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.860    -0.737    VGA/Horizontal/CLK
    SLICE_X37Y7          FDRE                                         r  VGA/Horizontal/val_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            VGA/Horizontal/val_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.962ns  (logic 0.260ns (27.022%)  route 0.702ns (72.978%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  rst_IBUF_inst/O
                         net (fo=6, routed)           0.568     0.783    VGA/Horizontal/rst_IBUF
    SLICE_X37Y6          LUT6 (Prop_lut6_I5_O)        0.045     0.828 r  VGA/Horizontal/val[9]_i_1/O
                         net (fo=10, routed)          0.134     0.962    VGA/Horizontal/clear
    SLICE_X36Y7          FDRE                                         r  VGA/Horizontal/val_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.860    -0.737    VGA/Horizontal/CLK
    SLICE_X36Y7          FDRE                                         r  VGA/Horizontal/val_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            VGA/Horizontal/val_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.962ns  (logic 0.260ns (27.022%)  route 0.702ns (72.978%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  rst_IBUF_inst/O
                         net (fo=6, routed)           0.568     0.783    VGA/Horizontal/rst_IBUF
    SLICE_X37Y6          LUT6 (Prop_lut6_I5_O)        0.045     0.828 r  VGA/Horizontal/val[9]_i_1/O
                         net (fo=10, routed)          0.134     0.962    VGA/Horizontal/clear
    SLICE_X36Y7          FDRE                                         r  VGA/Horizontal/val_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.860    -0.737    VGA/Horizontal/CLK
    SLICE_X36Y7          FDRE                                         r  VGA/Horizontal/val_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            VGA/Horizontal/val_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.962ns  (logic 0.260ns (27.022%)  route 0.702ns (72.978%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  rst_IBUF_inst/O
                         net (fo=6, routed)           0.568     0.783    VGA/Horizontal/rst_IBUF
    SLICE_X37Y6          LUT6 (Prop_lut6_I5_O)        0.045     0.828 r  VGA/Horizontal/val[9]_i_1/O
                         net (fo=10, routed)          0.134     0.962    VGA/Horizontal/clear
    SLICE_X36Y7          FDRE                                         r  VGA/Horizontal/val_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.860    -0.737    VGA/Horizontal/CLK
    SLICE_X36Y7          FDRE                                         r  VGA/Horizontal/val_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            VGA/Horizontal/val_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.962ns  (logic 0.260ns (27.022%)  route 0.702ns (72.978%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  rst_IBUF_inst/O
                         net (fo=6, routed)           0.568     0.783    VGA/Horizontal/rst_IBUF
    SLICE_X37Y6          LUT6 (Prop_lut6_I5_O)        0.045     0.828 r  VGA/Horizontal/val[9]_i_1/O
                         net (fo=10, routed)          0.134     0.962    VGA/Horizontal/clear
    SLICE_X36Y7          FDRE                                         r  VGA/Horizontal/val_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.860    -0.737    VGA/Horizontal/CLK
    SLICE_X36Y7          FDRE                                         r  VGA/Horizontal/val_reg[5]/C

Slack:                    inf
  Source:                 sw_g
                            (input port)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[25].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.056ns  (logic 0.264ns (25.006%)  route 0.792ns (74.994%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  sw_g (IN)
                         net (fo=0)                   0.000     0.000    sw_g
    R16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_g_IBUF_inst/O
                         net (fo=1, routed)           0.590     0.809    VGA/Horizontal/sw_g_IBUF
    SLICE_X38Y7          LUT6 (Prop_lut6_I0_O)        0.045     0.854 r  VGA/Horizontal/vga_to_hdmi_i_2/O
                         net (fo=8, routed)           0.202     1.056    vga_to_hdmi/inst/srldly_0/data_i[23]
    SLICE_X38Y2          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[25].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.862    -0.735    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y2          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[25].srl16_i/CLK

Slack:                    inf
  Source:                 sw_g
                            (input port)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.056ns  (logic 0.264ns (25.006%)  route 0.792ns (74.994%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  sw_g (IN)
                         net (fo=0)                   0.000     0.000    sw_g
    R16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_g_IBUF_inst/O
                         net (fo=1, routed)           0.590     0.809    VGA/Horizontal/sw_g_IBUF
    SLICE_X38Y7          LUT6 (Prop_lut6_I0_O)        0.045     0.854 r  VGA/Horizontal/vga_to_hdmi_i_2/O
                         net (fo=8, routed)           0.202     1.056    vga_to_hdmi/inst/srldly_0/data_i[27]
    SLICE_X38Y2          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.862    -0.735    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y2          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/CLK





