

================================================================
== Vitis HLS Report for 'generate_ipv4_512_s'
================================================================
* Date:           Sat Mar 18 14:38:42 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.953 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.95>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipTxData_internal, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipTxData_internal, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipTxData_internal, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng_ipMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng_ipMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng_ipMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %txEng_ipTupleFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %txEng_ipTupleFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %txEng_ipTupleFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txEng_tcpPkgBuffer6, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txEng_tcpPkgBuffer6, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txEng_tcpPkgBuffer6, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txEng_tcpPkgBuffer6, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %txEng_ipTupleFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng_ipMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipTxData_internal, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln809 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:809]   --->   Operation 19 'specpipeline' 'specpipeline_ln809' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%gi_state_load = load i2 %gi_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:822]   --->   Operation 20 'load' 'gi_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%header_idx_3_load = load i16 %header_idx_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../packet.hpp:76]   --->   Operation 21 'load' 'header_idx_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_Val2_s = load i160 %header_header_V_3"   --->   Operation 22 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.65ns)   --->   "%switch_ln822 = switch i2 %gi_state_load, void, i2 3, void, i2 1, void, i2 2, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:822]   --->   Operation 23 'switch' 'switch_ln822' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_i_337 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i577P0A, i577 %txEng_tcpPkgBuffer6, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 24 'nbreadreq' 'tmp_i_337' <Predicate = (gi_state_load == 2)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln873 = br i1 %tmp_i_337, void %._crit_edge4.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:873]   --->   Operation 25 'br' 'br_ln873' <Predicate = (gi_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.16ns)   --->   "%txEng_tcpPkgBuffer6_read_1 = read i577 @_ssdm_op_Read.ap_fifo.volatile.i577P0A, i577 %txEng_tcpPkgBuffer6" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 26 'read' 'txEng_tcpPkgBuffer6_read_1' <Predicate = (gi_state_load == 2 & tmp_i_337)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_data_V_4 = trunc i577 %txEng_tcpPkgBuffer6_read_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 27 'trunc' 'tmp_data_V_4' <Predicate = (gi_state_load == 2 & tmp_i_337)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i577.i32, i577 %txEng_tcpPkgBuffer6_read_1, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 28 'bitselect' 'tmp_last_V' <Predicate = (gi_state_load == 2 & tmp_i_337)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln76_2 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %header_idx_3_load, i9 0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../packet.hpp:76]   --->   Operation 29 'bitconcatenate' 'shl_ln76_2' <Predicate = (gi_state_load == 2 & tmp_i_337)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.77ns)   --->   "%icmp_ln82_2 = icmp_ult  i25 %shl_ln76_2, i25 160" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../packet.hpp:82]   --->   Operation 30 'icmp' 'icmp_ln82_2' <Predicate = (gi_state_load == 2 & tmp_i_337)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%br_ln82 = br i1 %icmp_ln82_2, void %_ZN12packetHeaderILi512ELi160EE11consumeWordER7ap_uintILi512EE.exit140.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../packet.hpp:82]   --->   Operation 31 'br' 'br_ln82' <Predicate = (gi_state_load == 2 & tmp_i_337)> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_230 = partset i512 @llvm.part.set.i512.i160, i512 %tmp_data_V_4, i160 %p_Val2_s, i32 0, i32 159"   --->   Operation 32 'partset' 'p_Result_230' <Predicate = (gi_state_load == 2 & tmp_i_337 & icmp_ln82_2)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.78ns)   --->   "%add_ln85_2 = add i16 %header_idx_3_load, i16 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../packet.hpp:85]   --->   Operation 33 'add' 'add_ln85_2' <Predicate = (gi_state_load == 2 & tmp_i_337 & icmp_ln82_2)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.41ns)   --->   "%store_ln85 = store i16 %add_ln85_2, i16 %header_idx_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../packet.hpp:85]   --->   Operation 34 'store' 'store_ln85' <Predicate = (gi_state_load == 2 & tmp_i_337 & icmp_ln82_2)> <Delay = 0.41>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%br_ln86 = br void %_ZN12packetHeaderILi512ELi160EE11consumeWordER7ap_uintILi512EE.exit140.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../packet.hpp:86]   --->   Operation 35 'br' 'br_ln86' <Predicate = (gi_state_load == 2 & tmp_i_337 & icmp_ln82_2)> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = partselect i65 @_ssdm_op_PartSelect.i65.i577.i32.i32, i577 %txEng_tcpPkgBuffer6_read_1, i32 512, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 36 'partselect' 'tmp' <Predicate = (gi_state_load == 2 & tmp_i_337)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln883_cast_i)   --->   "%xor_ln883 = xor i1 %tmp_last_V, i1 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:883]   --->   Operation 37 'xor' 'xor_ln883' <Predicate = (gi_state_load == 2 & tmp_i_337)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln883_cast_i = select i1 %xor_ln883, i2 3, i2 0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:883]   --->   Operation 38 'select' 'select_ln883_cast_i' <Predicate = (gi_state_load == 2 & tmp_i_337)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.41ns)   --->   "%store_ln883 = store i2 %select_ln883_cast_i, i2 %gi_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:883]   --->   Operation 39 'store' 'store_ln883' <Predicate = (gi_state_load == 2 & tmp_i_337)> <Delay = 0.41>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln888 = br void %generate_ipv4<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:888]   --->   Operation 40 'br' 'br_ln888' <Predicate = (gi_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %header_idx_3_load, i9 0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../packet.hpp:76]   --->   Operation 41 'bitconcatenate' 'shl_ln' <Predicate = (gi_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.77ns)   --->   "%icmp_ln82 = icmp_ult  i25 %shl_ln, i25 160" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../packet.hpp:82]   --->   Operation 42 'icmp' 'icmp_ln82' <Predicate = (gi_state_load == 1)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %_ZN12packetHeaderILi512ELi160EE11consumeWordER7ap_uintILi512EE.exit.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../packet.hpp:82]   --->   Operation 43 'br' 'br_ln82' <Predicate = (gi_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_229 = partset i512 @llvm.part.set.i512.i160, i512 0, i160 %p_Val2_s, i32 0, i32 159"   --->   Operation 44 'partset' 'p_Result_229' <Predicate = (gi_state_load == 1 & icmp_ln82)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.78ns)   --->   "%add_ln85 = add i16 %header_idx_3_load, i16 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../packet.hpp:85]   --->   Operation 45 'add' 'add_ln85' <Predicate = (gi_state_load == 1 & icmp_ln82)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.41ns)   --->   "%store_ln85 = store i16 %add_ln85, i16 %header_idx_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../packet.hpp:85]   --->   Operation 46 'store' 'store_ln85' <Predicate = (gi_state_load == 1 & icmp_ln82)> <Delay = 0.41>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln86 = br void %_ZN12packetHeaderILi512ELi160EE11consumeWordER7ap_uintILi512EE.exit.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../packet.hpp:86]   --->   Operation 47 'br' 'br_ln86' <Predicate = (gi_state_load == 1 & icmp_ln82)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.41ns)   --->   "%store_ln861 = store i2 2, i2 %gi_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:861]   --->   Operation 48 'store' 'store_ln861' <Predicate = (gi_state_load == 1)> <Delay = 0.41>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_50_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i577P0A, i577 %txEng_tcpPkgBuffer6, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 49 'nbreadreq' 'tmp_50_i' <Predicate = (gi_state_load == 3)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 2> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %tmp_50_i, void %._crit_edge5.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:890]   --->   Operation 50 'br' 'br_ln890' <Predicate = (gi_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.16ns)   --->   "%txEng_tcpPkgBuffer6_read = read i577 @_ssdm_op_Read.ap_fifo.volatile.i577P0A, i577 %txEng_tcpPkgBuffer6" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 51 'read' 'txEng_tcpPkgBuffer6_read' <Predicate = (gi_state_load == 3 & tmp_50_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 2> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_last_V_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i577.i32, i577 %txEng_tcpPkgBuffer6_read, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 52 'bitselect' 'tmp_last_V_9' <Predicate = (gi_state_load == 3 & tmp_50_i)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln899 = br i1 %tmp_last_V_9, void %._crit_edge6.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:899]   --->   Operation 53 'br' 'br_ln899' <Predicate = (gi_state_load == 3 & tmp_50_i)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.41ns)   --->   "%store_ln901 = store i2 0, i2 %gi_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:901]   --->   Operation 54 'store' 'store_ln901' <Predicate = (gi_state_load == 3 & tmp_50_i & tmp_last_V_9)> <Delay = 0.41>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln902 = br void %._crit_edge6.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:902]   --->   Operation 55 'br' 'br_ln902' <Predicate = (gi_state_load == 3 & tmp_50_i & tmp_last_V_9)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln903 = br void %._crit_edge5.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:903]   --->   Operation 56 'br' 'br_ln903' <Predicate = (gi_state_load == 3 & tmp_50_i)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln904 = br void %generate_ipv4<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:904]   --->   Operation 57 'br' 'br_ln904' <Predicate = (gi_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %txEng_ipMetaFifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 58 'nbreadreq' 'tmp_i' <Predicate = (gi_state_load == 0)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 32> <FIFO>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln826 = br i1 %tmp_i, void %._crit_edge2.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:826]   --->   Operation 59 'br' 'br_ln826' <Predicate = (gi_state_load == 0)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_51_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A, i64 %txEng_ipTupleFifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 60 'nbreadreq' 'tmp_51_i' <Predicate = (gi_state_load == 0 & tmp_i)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 32> <FIFO>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln826 = br i1 %tmp_51_i, void %._crit_edge2.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:826]   --->   Operation 61 'br' 'br_ln826' <Predicate = (gi_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.16ns)   --->   "%metaLength_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %txEng_ipMetaFifo" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 62 'read' 'metaLength_V' <Predicate = (gi_state_load == 0 & tmp_i & tmp_51_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 32> <FIFO>
ST_1 : Operation 63 [1/1] (1.16ns)   --->   "%txEng_ipTupleFifo_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %txEng_ipTupleFifo" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 63 'read' 'txEng_ipTupleFifo_read' <Predicate = (gi_state_load == 0 & tmp_i & tmp_51_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 32> <FIFO>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_srcIp_V = trunc i64 %txEng_ipTupleFifo_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 64 'trunc' 'tmp_srcIp_V' <Predicate = (gi_state_load == 0 & tmp_i & tmp_51_i)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_dstIp_V = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %txEng_ipTupleFifo_read, i32 32, i32 63" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 65 'partselect' 'tmp_dstIp_V' <Predicate = (gi_state_load == 0 & tmp_i & tmp_51_i)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.41ns)   --->   "%store_ln162 = store i16 0, i16 %header_idx_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../packet.hpp:162]   --->   Operation 66 'store' 'store_ln162' <Predicate = (gi_state_load == 0 & tmp_i & tmp_51_i)> <Delay = 0.41>
ST_1 : Operation 67 [1/1] (0.78ns)   --->   "%length_V_1 = add i16 %metaLength_V, i16 40"   --->   Operation 67 'add' 'length_V_1' <Predicate = (gi_state_load == 0 & tmp_i & tmp_51_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_i = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %length_V_1, i32 8, i32 15"   --->   Operation 68 'partselect' 'p_Result_i' <Predicate = (gi_state_load == 0 & tmp_i & tmp_51_i)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_Result_224 = partset i16 @llvm.part.set.i16.i8, i16 0, i8 %p_Result_i, i32 0, i32 7"   --->   Operation 69 'partset' 'p_Result_224' <Predicate = (gi_state_load == 0 & tmp_i & tmp_51_i)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i16 %length_V_1"   --->   Operation 70 'trunc' 'trunc_ln674' <Predicate = (gi_state_load == 0 & tmp_i & tmp_51_i)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_225 = partset i16 @llvm.part.set.i16.i8, i16 %p_Result_224, i8 %trunc_ln674, i32 8, i32 15"   --->   Operation 71 'partset' 'p_Result_225' <Predicate = (gi_state_load == 0 & tmp_i & tmp_51_i)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_Result_226 = partset i160 @llvm.part.set.i160.i16, i160 %p_Val2_s, i16 %p_Result_225, i32 16, i32 31"   --->   Operation 72 'partset' 'p_Result_226' <Predicate = (gi_state_load == 0 & tmp_i & tmp_51_i)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_227 = partset i160 @llvm.part.set.i160.i32, i160 %p_Result_226, i32 %tmp_dstIp_V, i32 128, i32 159"   --->   Operation 73 'partset' 'p_Result_227' <Predicate = (gi_state_load == 0 & tmp_i & tmp_51_i)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_228 = partset i160 @llvm.part.set.i160.i32, i160 %p_Result_227, i32 %tmp_srcIp_V, i32 96, i32 127"   --->   Operation 74 'partset' 'p_Result_228' <Predicate = (gi_state_load == 0 & tmp_i & tmp_51_i)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%p_Result_s = partset i160 @llvm.part.set.i160.i8, i160 %p_Result_228, i8 6, i32 72, i32 79"   --->   Operation 75 'partset' 'p_Result_s' <Predicate = (gi_state_load == 0 & tmp_i & tmp_51_i)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%store_ln414 = store i160 %p_Result_s, i160 %header_header_V_3"   --->   Operation 76 'store' 'store_ln414' <Predicate = (gi_state_load == 0 & tmp_i & tmp_51_i)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.41ns)   --->   "%store_ln848 = store i2 2, i2 %gi_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:848]   --->   Operation 77 'store' 'store_ln848' <Predicate = (gi_state_load == 0 & tmp_i & tmp_51_i)> <Delay = 0.41>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln850 = br void %._crit_edge2.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:850]   --->   Operation 78 'br' 'br_ln850' <Predicate = (gi_state_load == 0 & tmp_i & tmp_51_i)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln851 = br void %generate_ipv4<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:851]   --->   Operation 79 'br' 'br_ln851' <Predicate = (gi_state_load == 0)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%currWord_data_V = phi i512 %p_Result_230, void, i512 %tmp_data_V_4, void"   --->   Operation 80 'phi' 'currWord_data_V' <Predicate = (gi_state_load == 2 & tmp_i_337)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i65.i512, i65 %tmp, i512 %currWord_data_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 81 'bitconcatenate' 'tmp_s' <Predicate = (gi_state_load == 2 & tmp_i_337)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln173_55 = zext i577 %tmp_s" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 82 'zext' 'zext_ln173_55' <Predicate = (gi_state_load == 2 & tmp_i_337)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %ipTxData_internal, i1024 %zext_ln173_55" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 83 'write' 'write_ln173' <Predicate = (gi_state_load == 2 & tmp_i_337)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln887 = br void %._crit_edge4.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:887]   --->   Operation 84 'br' 'br_ln887' <Predicate = (gi_state_load == 2 & tmp_i_337)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%sendWord_data_V_16 = phi i512 %p_Result_229, void, i512 0, void"   --->   Operation 85 'phi' 'sendWord_data_V_16' <Predicate = (gi_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i513 @_ssdm_op_BitConcatenate.i513.i1.i512, i1 1, i512 %sendWord_data_V_16" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 86 'bitconcatenate' 'or_ln' <Predicate = (gi_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln173 = sext i513 %or_ln" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 87 'sext' 'sext_ln173' <Predicate = (gi_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i544 %sext_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 88 'zext' 'zext_ln173' <Predicate = (gi_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %ipTxData_internal, i1024 %zext_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 89 'write' 'write_ln173' <Predicate = (gi_state_load == 1)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln870 = br void %generate_ipv4<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:870]   --->   Operation 90 'br' 'br_ln870' <Predicate = (gi_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%p_07 = zext i577 %txEng_tcpPkgBuffer6_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 91 'zext' 'p_07' <Predicate = (gi_state_load == 3 & tmp_50_i)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %ipTxData_internal, i1024 %p_07" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 92 'write' 'write_ln173' <Predicate = (gi_state_load == 3 & tmp_50_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 93 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gi_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ header_idx_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ header_header_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ txEng_ipMetaFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ txEng_ipTupleFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ipTxData_internal]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ txEng_tcpPkgBuffer6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0          (specinterface ) [ 000]
specinterface_ln0          (specinterface ) [ 000]
specinterface_ln0          (specinterface ) [ 000]
specinterface_ln0          (specinterface ) [ 000]
specinterface_ln0          (specinterface ) [ 000]
specinterface_ln0          (specinterface ) [ 000]
specinterface_ln0          (specinterface ) [ 000]
specinterface_ln0          (specinterface ) [ 000]
specinterface_ln0          (specinterface ) [ 000]
specinterface_ln0          (specinterface ) [ 000]
specinterface_ln0          (specinterface ) [ 000]
specinterface_ln0          (specinterface ) [ 000]
specinterface_ln0          (specinterface ) [ 000]
specinterface_ln0          (specinterface ) [ 000]
specinterface_ln0          (specinterface ) [ 000]
specinterface_ln0          (specinterface ) [ 000]
specpipeline_ln809         (specpipeline  ) [ 000]
gi_state_load              (load          ) [ 011]
header_idx_3_load          (load          ) [ 000]
p_Val2_s                   (load          ) [ 000]
switch_ln822               (switch        ) [ 000]
tmp_i_337                  (nbreadreq     ) [ 011]
br_ln873                   (br            ) [ 000]
txEng_tcpPkgBuffer6_read_1 (read          ) [ 000]
tmp_data_V_4               (trunc         ) [ 011]
tmp_last_V                 (bitselect     ) [ 000]
shl_ln76_2                 (bitconcatenate) [ 000]
icmp_ln82_2                (icmp          ) [ 010]
br_ln82                    (br            ) [ 011]
p_Result_230               (partset       ) [ 011]
add_ln85_2                 (add           ) [ 000]
store_ln85                 (store         ) [ 000]
br_ln86                    (br            ) [ 011]
tmp                        (partselect    ) [ 011]
xor_ln883                  (xor           ) [ 000]
select_ln883_cast_i        (select        ) [ 000]
store_ln883                (store         ) [ 000]
br_ln888                   (br            ) [ 000]
shl_ln                     (bitconcatenate) [ 000]
icmp_ln82                  (icmp          ) [ 010]
br_ln82                    (br            ) [ 011]
p_Result_229               (partset       ) [ 011]
add_ln85                   (add           ) [ 000]
store_ln85                 (store         ) [ 000]
br_ln86                    (br            ) [ 011]
store_ln861                (store         ) [ 000]
tmp_50_i                   (nbreadreq     ) [ 011]
br_ln890                   (br            ) [ 000]
txEng_tcpPkgBuffer6_read   (read          ) [ 011]
tmp_last_V_9               (bitselect     ) [ 010]
br_ln899                   (br            ) [ 000]
store_ln901                (store         ) [ 000]
br_ln902                   (br            ) [ 000]
br_ln903                   (br            ) [ 000]
br_ln904                   (br            ) [ 000]
tmp_i                      (nbreadreq     ) [ 010]
br_ln826                   (br            ) [ 000]
tmp_51_i                   (nbreadreq     ) [ 010]
br_ln826                   (br            ) [ 000]
metaLength_V               (read          ) [ 000]
txEng_ipTupleFifo_read     (read          ) [ 000]
tmp_srcIp_V                (trunc         ) [ 000]
tmp_dstIp_V                (partselect    ) [ 000]
store_ln162                (store         ) [ 000]
length_V_1                 (add           ) [ 000]
p_Result_i                 (partselect    ) [ 000]
p_Result_224               (partset       ) [ 000]
trunc_ln674                (trunc         ) [ 000]
p_Result_225               (partset       ) [ 000]
p_Result_226               (partset       ) [ 000]
p_Result_227               (partset       ) [ 000]
p_Result_228               (partset       ) [ 000]
p_Result_s                 (partset       ) [ 000]
store_ln414                (store         ) [ 000]
store_ln848                (store         ) [ 000]
br_ln850                   (br            ) [ 000]
br_ln851                   (br            ) [ 000]
currWord_data_V            (phi           ) [ 011]
tmp_s                      (bitconcatenate) [ 000]
zext_ln173_55              (zext          ) [ 000]
write_ln173                (write         ) [ 000]
br_ln887                   (br            ) [ 000]
sendWord_data_V_16         (phi           ) [ 011]
or_ln                      (bitconcatenate) [ 000]
sext_ln173                 (sext          ) [ 000]
zext_ln173                 (zext          ) [ 000]
write_ln173                (write         ) [ 000]
br_ln870                   (br            ) [ 000]
p_07                       (zext          ) [ 000]
write_ln173                (write         ) [ 000]
ret_ln0                    (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gi_state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gi_state"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="header_idx_3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_idx_3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="header_header_V_3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_header_V_3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="txEng_ipMetaFifo">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txEng_ipMetaFifo"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="txEng_ipTupleFifo">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txEng_ipTupleFifo"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ipTxData_internal">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ipTxData_internal"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="txEng_tcpPkgBuffer6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txEng_tcpPkgBuffer6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i577P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i577P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i577.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i16.i9"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i512.i160"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i65.i577.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i160.i16"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i160.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i160.i8"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i577.i65.i512"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i513.i1.i512"/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="grp_nbreadreq_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="577" slack="0"/>
<pin id="123" dir="0" index="2" bw="1" slack="0"/>
<pin id="124" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_337/1 tmp_50_i/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="577" slack="0"/>
<pin id="130" dir="0" index="1" bw="577" slack="0"/>
<pin id="131" dir="1" index="2" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="txEng_tcpPkgBuffer6_read_1/1 txEng_tcpPkgBuffer6_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_i_nbreadreq_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="16" slack="0"/>
<pin id="137" dir="0" index="2" bw="1" slack="0"/>
<pin id="138" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_51_i_nbreadreq_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="0"/>
<pin id="145" dir="0" index="2" bw="1" slack="0"/>
<pin id="146" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_51_i/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="metaLength_V_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="0" index="1" bw="16" slack="0"/>
<pin id="153" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="metaLength_V/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="txEng_ipTupleFifo_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="0"/>
<pin id="159" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="txEng_ipTupleFifo_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_write_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="1024" slack="0"/>
<pin id="165" dir="0" index="2" bw="577" slack="0"/>
<pin id="166" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/2 write_ln173/2 write_ln173/2 "/>
</bind>
</comp>

<comp id="169" class="1005" name="currWord_data_V_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="171" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opset="currWord_data_V (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="currWord_data_V_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="512" slack="1"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="512" slack="1"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="currWord_data_V/2 "/>
</bind>
</comp>

<comp id="178" class="1005" name="sendWord_data_V_16_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="512" slack="1"/>
<pin id="180" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="sendWord_data_V_16 (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="sendWord_data_V_16_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="512" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="1" slack="1"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sendWord_data_V_16/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="577" slack="0"/>
<pin id="192" dir="0" index="2" bw="11" slack="0"/>
<pin id="193" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_last_V/1 tmp_last_V_9/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="16" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85_2/1 add_ln85/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="gi_state_load_load_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="2" slack="0"/>
<pin id="204" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="gi_state_load/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="header_idx_3_load_load_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="0"/>
<pin id="208" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="header_idx_3_load/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="p_Val2_s_load_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="160" slack="0"/>
<pin id="213" dir="1" index="1" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_data_V_4_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="577" slack="0"/>
<pin id="217" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_data_V_4/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="shl_ln76_2_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="25" slack="0"/>
<pin id="221" dir="0" index="1" bw="16" slack="0"/>
<pin id="222" dir="0" index="2" bw="1" slack="0"/>
<pin id="223" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln76_2/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="icmp_ln82_2_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="25" slack="0"/>
<pin id="229" dir="0" index="1" bw="9" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82_2/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="p_Result_230_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="512" slack="0"/>
<pin id="235" dir="0" index="1" bw="512" slack="0"/>
<pin id="236" dir="0" index="2" bw="160" slack="0"/>
<pin id="237" dir="0" index="3" bw="1" slack="0"/>
<pin id="238" dir="0" index="4" bw="9" slack="0"/>
<pin id="239" dir="1" index="5" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_230/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln85_store_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="16" slack="0"/>
<pin id="247" dir="0" index="1" bw="16" slack="0"/>
<pin id="248" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="65" slack="0"/>
<pin id="253" dir="0" index="1" bw="577" slack="0"/>
<pin id="254" dir="0" index="2" bw="11" slack="0"/>
<pin id="255" dir="0" index="3" bw="11" slack="0"/>
<pin id="256" dir="1" index="4" bw="65" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="xor_ln883_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln883/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="select_ln883_cast_i_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="1" slack="0"/>
<pin id="271" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln883_cast_i/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="store_ln883_store_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="2" slack="0"/>
<pin id="277" dir="0" index="1" bw="2" slack="0"/>
<pin id="278" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln883/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="shl_ln_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="25" slack="0"/>
<pin id="283" dir="0" index="1" bw="16" slack="0"/>
<pin id="284" dir="0" index="2" bw="1" slack="0"/>
<pin id="285" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_ln82_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="25" slack="0"/>
<pin id="291" dir="0" index="1" bw="9" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="p_Result_229_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="512" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="160" slack="0"/>
<pin id="299" dir="0" index="3" bw="1" slack="0"/>
<pin id="300" dir="0" index="4" bw="9" slack="0"/>
<pin id="301" dir="1" index="5" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_229/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="store_ln85_store_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="16" slack="0"/>
<pin id="309" dir="0" index="1" bw="16" slack="0"/>
<pin id="310" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln861_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="2" slack="0"/>
<pin id="315" dir="0" index="1" bw="2" slack="0"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln861/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="store_ln901_store_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="2" slack="0"/>
<pin id="322" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln901/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_srcIp_V_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="64" slack="0"/>
<pin id="327" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_srcIp_V/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_dstIp_V_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="0" index="1" bw="64" slack="0"/>
<pin id="332" dir="0" index="2" bw="7" slack="0"/>
<pin id="333" dir="0" index="3" bw="7" slack="0"/>
<pin id="334" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_dstIp_V/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="store_ln162_store_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="16" slack="0"/>
<pin id="342" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln162/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="length_V_1_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="16" slack="0"/>
<pin id="347" dir="0" index="1" bw="7" slack="0"/>
<pin id="348" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="length_V_1/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="p_Result_i_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="0"/>
<pin id="353" dir="0" index="1" bw="16" slack="0"/>
<pin id="354" dir="0" index="2" bw="5" slack="0"/>
<pin id="355" dir="0" index="3" bw="5" slack="0"/>
<pin id="356" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="p_Result_224_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="16" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="0" index="2" bw="8" slack="0"/>
<pin id="365" dir="0" index="3" bw="1" slack="0"/>
<pin id="366" dir="0" index="4" bw="4" slack="0"/>
<pin id="367" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_224/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="trunc_ln674_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="16" slack="0"/>
<pin id="375" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="p_Result_225_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="16" slack="0"/>
<pin id="379" dir="0" index="1" bw="16" slack="0"/>
<pin id="380" dir="0" index="2" bw="8" slack="0"/>
<pin id="381" dir="0" index="3" bw="5" slack="0"/>
<pin id="382" dir="0" index="4" bw="5" slack="0"/>
<pin id="383" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_225/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="p_Result_226_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="160" slack="0"/>
<pin id="391" dir="0" index="1" bw="160" slack="0"/>
<pin id="392" dir="0" index="2" bw="16" slack="0"/>
<pin id="393" dir="0" index="3" bw="6" slack="0"/>
<pin id="394" dir="0" index="4" bw="6" slack="0"/>
<pin id="395" dir="1" index="5" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_226/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="p_Result_227_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="160" slack="0"/>
<pin id="403" dir="0" index="1" bw="160" slack="0"/>
<pin id="404" dir="0" index="2" bw="32" slack="0"/>
<pin id="405" dir="0" index="3" bw="9" slack="0"/>
<pin id="406" dir="0" index="4" bw="9" slack="0"/>
<pin id="407" dir="1" index="5" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_227/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="p_Result_228_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="160" slack="0"/>
<pin id="415" dir="0" index="1" bw="160" slack="0"/>
<pin id="416" dir="0" index="2" bw="32" slack="0"/>
<pin id="417" dir="0" index="3" bw="8" slack="0"/>
<pin id="418" dir="0" index="4" bw="8" slack="0"/>
<pin id="419" dir="1" index="5" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_228/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="p_Result_s_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="160" slack="0"/>
<pin id="427" dir="0" index="1" bw="160" slack="0"/>
<pin id="428" dir="0" index="2" bw="4" slack="0"/>
<pin id="429" dir="0" index="3" bw="8" slack="0"/>
<pin id="430" dir="0" index="4" bw="8" slack="0"/>
<pin id="431" dir="1" index="5" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="store_ln414_store_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="160" slack="0"/>
<pin id="439" dir="0" index="1" bw="160" slack="0"/>
<pin id="440" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln414/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="store_ln848_store_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="2" slack="0"/>
<pin id="445" dir="0" index="1" bw="2" slack="0"/>
<pin id="446" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln848/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_s_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="577" slack="0"/>
<pin id="451" dir="0" index="1" bw="65" slack="1"/>
<pin id="452" dir="0" index="2" bw="512" slack="0"/>
<pin id="453" dir="1" index="3" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="zext_ln173_55_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="577" slack="0"/>
<pin id="458" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173_55/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="or_ln_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="513" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="0" index="2" bw="512" slack="0"/>
<pin id="465" dir="1" index="3" bw="513" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="sext_ln173_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="513" slack="0"/>
<pin id="471" dir="1" index="1" bw="544" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln173/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="zext_ln173_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="513" slack="0"/>
<pin id="475" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="p_07_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="577" slack="1"/>
<pin id="480" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_07/2 "/>
</bind>
</comp>

<comp id="482" class="1005" name="gi_state_load_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="2" slack="1"/>
<pin id="484" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="gi_state_load "/>
</bind>
</comp>

<comp id="486" class="1005" name="tmp_i_337_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="1"/>
<pin id="488" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_337 "/>
</bind>
</comp>

<comp id="490" class="1005" name="tmp_data_V_4_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="512" slack="1"/>
<pin id="492" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_4 "/>
</bind>
</comp>

<comp id="498" class="1005" name="p_Result_230_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="512" slack="1"/>
<pin id="500" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_230 "/>
</bind>
</comp>

<comp id="503" class="1005" name="tmp_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="65" slack="1"/>
<pin id="505" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="511" class="1005" name="p_Result_229_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="512" slack="1"/>
<pin id="513" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_229 "/>
</bind>
</comp>

<comp id="516" class="1005" name="tmp_50_i_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="1"/>
<pin id="518" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_50_i "/>
</bind>
</comp>

<comp id="520" class="1005" name="txEng_tcpPkgBuffer6_read_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="577" slack="1"/>
<pin id="522" dir="1" index="1" bw="577" slack="1"/>
</pin_list>
<bind>
<opset="txEng_tcpPkgBuffer6_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="125"><net_src comp="32" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="12" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="24" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="132"><net_src comp="34" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="62" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="6" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="24" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="147"><net_src comp="64" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="8" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="24" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="154"><net_src comp="66" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="68" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="8" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="116" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="10" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="181"><net_src comp="60" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="194"><net_src comp="36" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="128" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="38" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="201"><net_src comp="50" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="205"><net_src comp="0" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="2" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="214"><net_src comp="4" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="128" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="40" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="206" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="42" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="231"><net_src comp="219" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="44" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="240"><net_src comp="46" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="215" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="242"><net_src comp="211" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="243"><net_src comp="18" pin="0"/><net_sink comp="233" pin=3"/></net>

<net id="244"><net_src comp="48" pin="0"/><net_sink comp="233" pin=4"/></net>

<net id="249"><net_src comp="197" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="2" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="257"><net_src comp="52" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="128" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="259"><net_src comp="54" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="260"><net_src comp="38" pin="0"/><net_sink comp="251" pin=3"/></net>

<net id="265"><net_src comp="189" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="56" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="272"><net_src comp="261" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="26" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="58" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="279"><net_src comp="267" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="0" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="286"><net_src comp="40" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="206" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="42" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="293"><net_src comp="281" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="44" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="302"><net_src comp="46" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="60" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="211" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="305"><net_src comp="18" pin="0"/><net_sink comp="295" pin=3"/></net>

<net id="306"><net_src comp="48" pin="0"/><net_sink comp="295" pin=4"/></net>

<net id="311"><net_src comp="197" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="2" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="30" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="0" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="58" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="0" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="328"><net_src comp="156" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="335"><net_src comp="70" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="156" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="337"><net_src comp="72" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="338"><net_src comp="74" pin="0"/><net_sink comp="329" pin=3"/></net>

<net id="343"><net_src comp="76" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="2" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="150" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="78" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="357"><net_src comp="80" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="345" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="359"><net_src comp="82" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="360"><net_src comp="84" pin="0"/><net_sink comp="351" pin=3"/></net>

<net id="368"><net_src comp="86" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="369"><net_src comp="88" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="370"><net_src comp="351" pin="4"/><net_sink comp="361" pin=2"/></net>

<net id="371"><net_src comp="18" pin="0"/><net_sink comp="361" pin=3"/></net>

<net id="372"><net_src comp="90" pin="0"/><net_sink comp="361" pin=4"/></net>

<net id="376"><net_src comp="345" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="384"><net_src comp="86" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="361" pin="5"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="373" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="387"><net_src comp="82" pin="0"/><net_sink comp="377" pin=3"/></net>

<net id="388"><net_src comp="84" pin="0"/><net_sink comp="377" pin=4"/></net>

<net id="396"><net_src comp="92" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="211" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="398"><net_src comp="377" pin="5"/><net_sink comp="389" pin=2"/></net>

<net id="399"><net_src comp="94" pin="0"/><net_sink comp="389" pin=3"/></net>

<net id="400"><net_src comp="96" pin="0"/><net_sink comp="389" pin=4"/></net>

<net id="408"><net_src comp="98" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="409"><net_src comp="389" pin="5"/><net_sink comp="401" pin=1"/></net>

<net id="410"><net_src comp="329" pin="4"/><net_sink comp="401" pin=2"/></net>

<net id="411"><net_src comp="100" pin="0"/><net_sink comp="401" pin=3"/></net>

<net id="412"><net_src comp="48" pin="0"/><net_sink comp="401" pin=4"/></net>

<net id="420"><net_src comp="98" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="421"><net_src comp="401" pin="5"/><net_sink comp="413" pin=1"/></net>

<net id="422"><net_src comp="325" pin="1"/><net_sink comp="413" pin=2"/></net>

<net id="423"><net_src comp="102" pin="0"/><net_sink comp="413" pin=3"/></net>

<net id="424"><net_src comp="104" pin="0"/><net_sink comp="413" pin=4"/></net>

<net id="432"><net_src comp="106" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="433"><net_src comp="413" pin="5"/><net_sink comp="425" pin=1"/></net>

<net id="434"><net_src comp="108" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="435"><net_src comp="110" pin="0"/><net_sink comp="425" pin=3"/></net>

<net id="436"><net_src comp="112" pin="0"/><net_sink comp="425" pin=4"/></net>

<net id="441"><net_src comp="425" pin="5"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="4" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="30" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="0" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="454"><net_src comp="114" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="172" pin="4"/><net_sink comp="449" pin=2"/></net>

<net id="459"><net_src comp="449" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="466"><net_src comp="118" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="56" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="468"><net_src comp="182" pin="4"/><net_sink comp="461" pin=2"/></net>

<net id="472"><net_src comp="461" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="469" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="481"><net_src comp="478" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="485"><net_src comp="202" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="120" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="215" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="501"><net_src comp="233" pin="5"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="506"><net_src comp="251" pin="4"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="514"><net_src comp="295" pin="5"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="519"><net_src comp="120" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="128" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="478" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gi_state | {1 }
	Port: header_idx_3 | {1 }
	Port: header_header_V_3 | {1 }
	Port: ipTxData_internal | {2 }
 - Input state : 
	Port: generate_ipv4<512> : gi_state | {1 }
	Port: generate_ipv4<512> : header_idx_3 | {1 }
	Port: generate_ipv4<512> : header_header_V_3 | {1 }
	Port: generate_ipv4<512> : txEng_ipMetaFifo | {1 }
	Port: generate_ipv4<512> : txEng_ipTupleFifo | {1 }
	Port: generate_ipv4<512> : txEng_tcpPkgBuffer6 | {1 }
  - Chain level:
	State 1
		switch_ln822 : 1
		shl_ln76_2 : 1
		icmp_ln82_2 : 2
		br_ln82 : 3
		p_Result_230 : 1
		add_ln85_2 : 1
		store_ln85 : 2
		xor_ln883 : 1
		select_ln883_cast_i : 1
		store_ln883 : 2
		shl_ln : 1
		icmp_ln82 : 2
		br_ln82 : 3
		p_Result_229 : 1
		add_ln85 : 1
		store_ln85 : 2
		br_ln899 : 1
		p_Result_i : 1
		p_Result_224 : 2
		trunc_ln674 : 1
		p_Result_225 : 3
		p_Result_226 : 4
		p_Result_227 : 5
		p_Result_228 : 6
		p_Result_s : 7
		store_ln414 : 8
	State 2
		tmp_s : 1
		zext_ln173_55 : 2
		write_ln173 : 3
		or_ln : 1
		sext_ln173 : 2
		zext_ln173 : 3
		write_ln173 : 4
		write_ln173 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|    add   |             grp_fu_197             |    0    |    23   |
|          |          length_V_1_fu_345         |    0    |    23   |
|----------|------------------------------------|---------|---------|
|   icmp   |         icmp_ln82_2_fu_227         |    0    |    16   |
|          |          icmp_ln82_fu_289          |    0    |    16   |
|----------|------------------------------------|---------|---------|
|    xor   |          xor_ln883_fu_261          |    0    |    2    |
|----------|------------------------------------|---------|---------|
|  select  |     select_ln883_cast_i_fu_267     |    0    |    2    |
|----------|------------------------------------|---------|---------|
|          |        grp_nbreadreq_fu_120        |    0    |    0    |
| nbreadreq|       tmp_i_nbreadreq_fu_134       |    0    |    0    |
|          |      tmp_51_i_nbreadreq_fu_142     |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |           grp_read_fu_128          |    0    |    0    |
|   read   |      metaLength_V_read_fu_150      |    0    |    0    |
|          | txEng_ipTupleFifo_read_read_fu_156 |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   write  |          grp_write_fu_162          |    0    |    0    |
|----------|------------------------------------|---------|---------|
| bitselect|             grp_fu_189             |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |         tmp_data_V_4_fu_215        |    0    |    0    |
|   trunc  |         tmp_srcIp_V_fu_325         |    0    |    0    |
|          |         trunc_ln674_fu_373         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |          shl_ln76_2_fu_219         |    0    |    0    |
|bitconcatenate|            shl_ln_fu_281           |    0    |    0    |
|          |            tmp_s_fu_449            |    0    |    0    |
|          |            or_ln_fu_461            |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |         p_Result_230_fu_233        |    0    |    0    |
|          |         p_Result_229_fu_295        |    0    |    0    |
|          |         p_Result_224_fu_361        |    0    |    0    |
|  partset |         p_Result_225_fu_377        |    0    |    0    |
|          |         p_Result_226_fu_389        |    0    |    0    |
|          |         p_Result_227_fu_401        |    0    |    0    |
|          |         p_Result_228_fu_413        |    0    |    0    |
|          |          p_Result_s_fu_425         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |             tmp_fu_251             |    0    |    0    |
|partselect|         tmp_dstIp_V_fu_329         |    0    |    0    |
|          |          p_Result_i_fu_351         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |        zext_ln173_55_fu_456        |    0    |    0    |
|   zext   |          zext_ln173_fu_473         |    0    |    0    |
|          |             p_07_fu_478            |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   sext   |          sext_ln173_fu_469         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    0    |    82   |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|     currWord_data_V_reg_169    |   512  |
|      gi_state_load_reg_482     |    2   |
|      p_Result_229_reg_511      |   512  |
|      p_Result_230_reg_498      |   512  |
|   sendWord_data_V_16_reg_178   |   512  |
|        tmp_50_i_reg_516        |    1   |
|      tmp_data_V_4_reg_490      |   512  |
|        tmp_i_337_reg_486       |    1   |
|           tmp_reg_503          |   65   |
|txEng_tcpPkgBuffer6_read_reg_520|   577  |
+--------------------------------+--------+
|              Total             |  3206  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_162 |  p2  |   3  |  577 |  1731  ||    14   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |  1731  || 0.419857||    14   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   82   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   14   |
|  Register |    -   |  3206  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  3206  |   96   |
+-----------+--------+--------+--------+
