Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Feb 27 11:37:53 2021
| Host         : wilson-VirtualBox running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_methodology -file W2812b_design_1_wrapper_methodology_drc_routed.rpt -pb W2812b_design_1_wrapper_methodology_drc_routed.pb -rpx W2812b_design_1_wrapper_methodology_drc_routed.rpx
| Design       : W2812b_design_1_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 21
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 4          |
| TIMING-18 | Warning  | Missing input or output delay | 17         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/bit_counter[31]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[0]/CLR, W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[1]/CLR, W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[2]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/bit_counter[31]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[0]/CLR, W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[1]/CLR, W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[2]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/bit_counter[31]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[0]/CLR, W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[1]/CLR, W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[2]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell W2812b_design_1_i/myW2812bDesignIP_3/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/bit_counter[31]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) W2812b_design_1_i/myW2812bDesignIP_3/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[0]/CLR, W2812b_design_1_i/myW2812bDesignIP_3/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[1]/CLR, W2812b_design_1_i/myW2812bDesignIP_3/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[2]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on btns_5bits_tri_i[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on btns_5bits_tri_i[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on btns_5bits_tri_i[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on btns_5bits_tri_i[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on btns_5bits_tri_i[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on sws_8bits_tri_i[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on sws_8bits_tri_i[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on sws_8bits_tri_i[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on sws_8bits_tri_i[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on sws_8bits_tri_i[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on sws_8bits_tri_i[5] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on sws_8bits_tri_i[6] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on sws_8bits_tri_i[7] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on led0_pin relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on led1_pin relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on led2_pin relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on led3_pin relative to clock(s) clk_fpga_0
Related violations: <none>


