Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 0489e1f5a798437999ddc96b6761d8b3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AM_top_tb_behav xil_defaultlib.AM_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/University Courses/SC2103/SC2103_Lab3/multA.v" Line 1. Module multA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/University Courses/SC2103/SC2103_Lab3/multB.v" Line 1. Module multB doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multA
Compiling module xil_defaultlib.multB
Compiling module xil_defaultlib.AM_top
Compiling module xil_defaultlib.AM_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AM_top_tb_behav
