// Seed: 1142093355
module module_0 (
    output wand id_0,
    output uwire id_1,
    input uwire id_2,
    input tri id_3,
    output tri1 id_4,
    input wand id_5,
    input supply1 id_6,
    input wand id_7
);
  logic id_9;
  ;
  assign id_4 = id_7;
endmodule
module module_1 #(
    parameter id_7 = 32'd27
) (
    output logic id_0,
    output supply1 id_1,
    input wand id_2,
    output supply1 id_3,
    output supply0 id_4,
    input wor id_5
);
  module_0 modCall_1 (
      id_3,
      id_4,
      id_2,
      id_5,
      id_1,
      id_2,
      id_5,
      id_5
  );
  always id_0 <= 1'b0;
  wire _id_7;
  wire [id_7 : -1 'b0] id_8;
  assign id_7 = id_2;
endmodule
