{
    "nl": "/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/runs/macros/52-openroad-fillinsertion/clock_century.nl.v",
    "pnl": "/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/runs/macros/52-openroad-fillinsertion/clock_century.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/runs/macros/53-odb-cellfrequencytables/clock_century.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/runs/macros/53-odb-cellfrequencytables/clock_century.odb",
    "sdc": "/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/runs/macros/52-openroad-fillinsertion/clock_century.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/runs/macros/55-openroad-stapostpnr/nom_tt_025C_1v80/clock_century__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/runs/macros/55-openroad-stapostpnr/nom_ss_100C_1v60/clock_century__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/runs/macros/55-openroad-stapostpnr/nom_ff_n40C_1v95/clock_century__nom_ff_n40C_1v95.sdf",
        "min_tt_025C_1v80": "/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/runs/macros/55-openroad-stapostpnr/min_tt_025C_1v80/clock_century__min_tt_025C_1v80.sdf",
        "min_ss_100C_1v60": "/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/runs/macros/55-openroad-stapostpnr/min_ss_100C_1v60/clock_century__min_ss_100C_1v60.sdf",
        "min_ff_n40C_1v95": "/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/runs/macros/55-openroad-stapostpnr/min_ff_n40C_1v95/clock_century__min_ff_n40C_1v95.sdf",
        "max_tt_025C_1v80": "/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/runs/macros/55-openroad-stapostpnr/max_tt_025C_1v80/clock_century__max_tt_025C_1v80.sdf",
        "max_ss_100C_1v60": "/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/runs/macros/55-openroad-stapostpnr/max_ss_100C_1v60/clock_century__max_ss_100C_1v60.sdf",
        "max_ff_n40C_1v95": "/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/runs/macros/55-openroad-stapostpnr/max_ff_n40C_1v95/clock_century__max_ff_n40C_1v95.sdf"
    },
    "spef": {
        "nom_*": "/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/runs/macros/54-openroad-rcx/nom/clock_century.nom.spef",
        "min_*": "/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/runs/macros/54-openroad-rcx/min/clock_century.min.spef",
        "max_*": "/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/runs/macros/54-openroad-rcx/max/clock_century.max.spef"
    },
    "lib": {
        "nom_tt_025C_1v80": "/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/runs/macros/55-openroad-stapostpnr/nom_tt_025C_1v80/clock_century__nom_tt_025C_1v80.lib",
        "nom_ss_100C_1v60": "/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/runs/macros/55-openroad-stapostpnr/nom_ss_100C_1v60/clock_century__nom_ss_100C_1v60.lib",
        "nom_ff_n40C_1v95": "/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/runs/macros/55-openroad-stapostpnr/nom_ff_n40C_1v95/clock_century__nom_ff_n40C_1v95.lib",
        "min_tt_025C_1v80": "/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/runs/macros/55-openroad-stapostpnr/min_tt_025C_1v80/clock_century__min_tt_025C_1v80.lib",
        "min_ss_100C_1v60": "/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/runs/macros/55-openroad-stapostpnr/min_ss_100C_1v60/clock_century__min_ss_100C_1v60.lib",
        "min_ff_n40C_1v95": "/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/runs/macros/55-openroad-stapostpnr/min_ff_n40C_1v95/clock_century__min_ff_n40C_1v95.lib",
        "max_tt_025C_1v80": "/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/runs/macros/55-openroad-stapostpnr/max_tt_025C_1v80/clock_century__max_tt_025C_1v80.lib",
        "max_ss_100C_1v60": "/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/runs/macros/55-openroad-stapostpnr/max_ss_100C_1v60/clock_century__max_ss_100C_1v60.lib",
        "max_ff_n40C_1v95": "/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/runs/macros/55-openroad-stapostpnr/max_ff_n40C_1v95/clock_century__max_ff_n40C_1v95.lib"
    },
    "spice": null,
    "mag": "/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/runs/macros/57-magic-streamout/clock_century.mag",
    "gds": "/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/runs/macros/57-magic-streamout/clock_century.gds",
    "mag_gds": "/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/runs/macros/57-magic-streamout/clock_century.magic.gds",
    "klayout_gds": "/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/runs/macros/58-klayout-streamout/clock_century.klayout.gds",
    "json_h": "/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/runs/macros/05-yosys-jsonheader/clock_century.h.json",
    "vh": "/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/runs/macros/28-odb-writeverilogheader/clock_century.vh",
    "metrics": {
        "design__lint_error__count": 6,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 0,
        "design__inferred_latch__count": 0,
        "design__instance__count": 1361,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 9.399502660586978e-13,
        "power__switching__total": 5.571845610764792e-13,
        "power__leakage__total": 7.709774152431237e-09,
        "power__total": 7.711271621246851e-09,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.25,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.25748540139948056,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 2.576250619088132,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 800000034.546475,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 2.576251,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 1000000000,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.25,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.26288447163208006,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 2.582558684447851,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 800000034.546475,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 2.582559,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 1000000000,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25592373389330025,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 2.573901387101584,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 800000034.546475,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 2.573901,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 1000000000,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 6,
        "design__max_fanout_violation__count": 0,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.25,
        "clock__skew__worst_setup": 0.25486635745474256,
        "timing__hold__ws": 2.5515168478014085,
        "timing__setup__ws": 800000034.546475,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 2.551517,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 1000000000,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 400.0 300.0",
        "design__core__bbox": "5.52 10.88 394.22 288.32",
        "design__io": 112,
        "design__die__area": 120000,
        "design__core__area": 107841,
        "design__instance__area": 28031.4,
        "design__instance__count__stdcell": 1356,
        "design__instance__area__stdcell": 2527.42,
        "design__instance__count__macros": 5,
        "design__instance__area__macros": 25504,
        "design__instance__utilization": 0.259933,
        "design__instance__utilization__stdcell": 0.0306961,
        "design__instance__count__class:macro": 5,
        "flow__warnings__count": 1105,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 6105,
        "design__instance__count__class:tap_cell": 966,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 110,
        "design__io__hpwl": 11402910,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 31347.2,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 110,
        "design__instance__count__class:clock_buffer": 3,
        "design__instance__count__class:clock_inverter": 1,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 0,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0,
        "design__instance__count__class:antenna_cell": 276,
        "route__net": 294,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 50,
        "route__wirelength__iter:1": 31122,
        "route__drc_errors__iter:2": 11,
        "route__wirelength__iter:2": 31057,
        "route__drc_errors__iter:3": 2,
        "route__wirelength__iter:3": 31044,
        "route__drc_errors__iter:4": 0,
        "route__wirelength__iter:4": 31044,
        "route__drc_errors": 0,
        "route__wirelength": 31044,
        "route__vias": 1420,
        "route__vias__singlecut": 1420,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 507.38,
        "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 1,
        "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 1,
        "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 1,
        "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.25,
        "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.2561914086721077,
        "timing__hold__ws__corner:min_tt_025C_1v80": 2.5536258275186325,
        "timing__setup__ws__corner:min_tt_025C_1v80": 800000034.546475,
        "timing__hold__tns__corner:min_tt_025C_1v80": 0,
        "timing__setup__tns__corner:min_tt_025C_1v80": 0,
        "timing__hold__wns__corner:min_tt_025C_1v80": 0,
        "timing__setup__wns__corner:min_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 2.553626,
        "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 1000000000,
        "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:min_tt_025C_1v80": 1,
        "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.25,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.260587864218388,
        "timing__hold__ws__corner:min_ss_100C_1v60": 2.5589266985219266,
        "timing__setup__ws__corner:min_ss_100C_1v60": 800000034.546475,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0,
        "timing__setup__tns__corner:min_ss_100C_1v60": 0,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0,
        "timing__setup__wns__corner:min_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 2.558927,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 1000000000,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:min_ss_100C_1v60": 1,
        "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.25,
        "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.25486635745474256,
        "timing__hold__ws__corner:min_ff_n40C_1v95": 2.5515168478014085,
        "timing__setup__ws__corner:min_ff_n40C_1v95": 800000034.546475,
        "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 2.551517,
        "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 1000000000,
        "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 1,
        "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:max_tt_025C_1v80": 6,
        "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.25,
        "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.2586416709567536,
        "timing__hold__ws__corner:max_tt_025C_1v80": 2.5954676920094695,
        "timing__setup__ws__corner:max_tt_025C_1v80": 800000034.546475,
        "timing__hold__tns__corner:max_tt_025C_1v80": 0,
        "timing__setup__tns__corner:max_tt_025C_1v80": 0,
        "timing__hold__wns__corner:max_tt_025C_1v80": 0,
        "timing__setup__wns__corner:max_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 2.595468,
        "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 1000000000,
        "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:max_tt_025C_1v80": 1,
        "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 6,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.25,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.26439159943063323,
        "timing__hold__ws__corner:max_ss_100C_1v60": 2.602132361014784,
        "timing__setup__ws__corner:max_ss_100C_1v60": 800000034.546475,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0,
        "timing__setup__tns__corner:max_ss_100C_1v60": 0,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0,
        "timing__setup__wns__corner:max_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 2.602132,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 1000000000,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:max_ss_100C_1v60": 1,
        "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 6,
        "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.25,
        "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.2569220742208538,
        "timing__hold__ws__corner:max_ff_n40C_1v95": 2.5929545910998524,
        "timing__setup__ws__corner:max_ff_n40C_1v95": 800000034.546475,
        "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 2.592955,
        "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 1000000000,
        "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 1,
        "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count": 1,
        "timing__unannotated_net_filtered__count": 0,
        "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.8,
        "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.8,
        "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 4.2173e-10,
        "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 2.01456e-10,
        "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 2.74544e-11,
        "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 2.01456e-10,
        "design_powergrid__voltage__worst": 2.01456e-10,
        "design_powergrid__voltage__worst__net:VPWR": 1.8,
        "design_powergrid__drop__worst": 4.2173e-10,
        "design_powergrid__drop__worst__net:VPWR": 4.2173e-10,
        "design_powergrid__voltage__worst__net:VGND": 2.01456e-10,
        "design_powergrid__drop__worst__net:VGND": 2.01456e-10,
        "ir__voltage__worst": 1.8,
        "ir__drop__avg": 3.01e-11,
        "ir__drop__worst": 4.22e-10
    }
}