#ifndef _OCT_IO_H_
#define _OCT_IO_H_

/*
	Mainly generated by Ktools
*/

#define ID_OFFSET 0xc
#define ID(_base) ((_base) + 0xc)
	#define ID_REV_OFFSET 0x0
	#define ID_REV_WIDTH 0x8
	#define ID_REV_MASK 0xff
	#define ID_REV(_reg) (((_reg) & 0xff) >> 0x0)
	#define ID_MOD32_OFFSET 0x8
	#define ID_MOD32_WIDTH 0x8
	#define ID_MOD32_MASK 0xff00
	#define ID_MOD32(_reg) (((_reg) & 0xff00) >> 0x8)
	#define ID_MOD_OFFSET 0x10
	#define ID_MOD_WIDTH 0x10
	#define ID_MOD_MASK 0xffff0000
	#define ID_MOD(_reg) (((_reg) & 0xffff0000) >> 0x10)

#define CLC_OFFSET 0x10
#define CLC(_base) ((_base) + 0x10)
	#define CLC_DISR_OFFSET 0x0
	#define CLC_DISR_WIDTH 0x1
	#define CLC_DISR_MASK 0x1
	#define CLC_DISR(_reg) (((_reg) & 0x1) >> 0x0)
		#define CLC_DISR_NREQ (0x0)
		#define CLC_DISR_REQ (0x1)
	#define CLC_DISS_OFFSET 0x1
	#define CLC_DISS_WIDTH 0x1
	#define CLC_DISS_MASK 0x2
	#define CLC_DISS(_reg) (((_reg) & 0x2) >> 0x1)
		#define CLC_DISS_EN (0x0)
		#define CLC_DISS_DIS (0x1)
	#define CLC_SPEN_OFFSET 0x2
	#define CLC_SPEN_WIDTH 0x1
	#define CLC_SPEN_MASK 0x4
	#define CLC_SPEN(_reg) (((_reg) & 0x4) >> 0x2)
		#define CLC_SPEN_DIS (0x0)
		#define CLC_SPEN_EN (0x1)
	#define CLC_EDIS_OFFSET 0x3
	#define CLC_EDIS_WIDTH 0x1
	#define CLC_EDIS_MASK 0x8
	#define CLC_EDIS(_reg) (((_reg) & 0x8) >> 0x3)
		#define CLC_EDIS_EN (0x0)
		#define CLC_EDIS_DIS (0x1)
	#define CLC_SBWE_OFFSET 0x4
	#define CLC_SBWE_WIDTH 0x1
	#define CLC_SBWE_MASK 0x10
	#define CLC_SBWE(_reg) (((_reg) & 0x10) >> 0x4)
		#define CLC_SBWE_WRTPROT (0x0)
		#define CLC_SBWE_OVERWRT (0x1)
	#define CLC_FSOE_OFFSET 0x5
	#define CLC_FSOE_WIDTH 0x1
	#define CLC_FSOE_MASK 0x20
	#define CLC_FSOE(_reg) (((_reg) & 0x20) >> 0x5)
		#define CLC_FSOE_FCLKSWON (0x0)
		#define CLC_FSOE_FCLKSWOFF (0x1)
	#define CLC_RES1_OFFSET 0x6
	#define CLC_RES1_WIDTH 0x2
	#define CLC_RES1_MASK 0xc0
	#define CLC_RES1(_reg) (((_reg) & 0xc0) >> 0x6)
	#define CLC_RMC_OFFSET 0x8
	#define CLC_RMC_WIDTH 0x8
	#define CLC_RMC_MASK 0xff00
	#define CLC_RMC(_reg) (((_reg) & 0xff00) >> 0x8)
	#define CLC_ORMC_OFFSET 0x10
	#define CLC_ORMC_WIDTH 0x8
	#define CLC_ORMC_MASK 0xff0000
	#define CLC_ORMC(_reg) (((_reg) & 0xff0000) >> 0x10)
	#define CLC_RES2_OFFSET 0x18
	#define CLC_RES2_WIDTH 0x8
	#define CLC_RES2_MASK 0xff000000
	#define CLC_RES2(_reg) (((_reg) & 0xff000000) >> 0x18)

#define HWAPIVERS_OFFSET 0x14
#define HWAPIVERS(_base) ((_base) + 0x14)
	#define HWAPIVERS_CHKSUM_OFFSET 0x0
	#define HWAPIVERS_CHKSUM_WIDTH 0x20
	#define HWAPIVERS_CHKSUM_MASK 0xffffffff
	#define HWAPIVERS_CHKSUM(_reg) (((_reg) & 0xffffffff) >> 0x0)

#define OCT_STAT_OFFSET 0x18
#define OCT_STAT(_base) ((_base) + 0x18)
	#define OCT_STAT_TRF_FULL_OFFSET 0x0
	#define OCT_STAT_TRF_FULL_WIDTH 0x1
	#define OCT_STAT_TRF_FULL_MASK 0x1
	#define OCT_STAT_TRF_FULL(_reg) (((_reg) & 0x1) >> 0x0)
		#define OCT_STAT_TRF_FULL_NORMAL (0x0)
		#define OCT_STAT_TRF_FULL_FULL (0x1)
	#define OCT_STAT_OCTM_FULL_OFFSET 0x1
	#define OCT_STAT_OCTM_FULL_WIDTH 0x1
	#define OCT_STAT_OCTM_FULL_MASK 0x2
	#define OCT_STAT_OCTM_FULL(_reg) (((_reg) & 0x2) >> 0x1)
		#define OCT_STAT_OCTM_FULL_NORMAL (0x0)
		#define OCT_STAT_OCTM_FULL_FULL (0x1)
	#define OCT_STAT_TRF_RDY_OFFSET 0x2
	#define OCT_STAT_TRF_RDY_WIDTH 0x1
	#define OCT_STAT_TRF_RDY_MASK 0x4
	#define OCT_STAT_TRF_RDY(_reg) (((_reg) & 0x4) >> 0x2)
	#define OCT_STAT_OCTM_RDY_OFFSET 0x3
	#define OCT_STAT_OCTM_RDY_WIDTH 0x1
	#define OCT_STAT_OCTM_RDY_MASK 0x8
	#define OCT_STAT_OCTM_RDY(_reg) (((_reg) & 0x8) >> 0x3)
	#define OCT_STAT_OCT_STALL_OFFSET 0x4
	#define OCT_STAT_OCT_STALL_WIDTH 0x1
	#define OCT_STAT_OCT_STALL_MASK 0x10
	#define OCT_STAT_OCT_STALL(_reg) (((_reg) & 0x10) >> 0x4)
	#define OCT_STAT_TRFORM_BUSY_OFFSET 0x6
	#define OCT_STAT_TRFORM_BUSY_WIDTH 0x1
	#define OCT_STAT_TRFORM_BUSY_MASK 0x40
	#define OCT_STAT_TRFORM_BUSY(_reg) (((_reg) & 0x40) >> 0x6)

#define OCT_CNF_OFFSET 0x1c
#define OCT_CNF(_base) ((_base) + 0x1c)
	#define OCT_CNF_ENABLE_OCTM_RINGBF_OFFSET 0x0
	#define OCT_CNF_ENABLE_OCTM_RINGBF_WIDTH 0x1
	#define OCT_CNF_ENABLE_OCTM_RINGBF_MASK 0x1
	#define OCT_CNF_ENABLE_OCTM_RINGBF(_reg) (((_reg) & 0x1) >> 0x0)
		#define OCT_CNF_ENABLE_OCTM_RINGBF_DISABLED (0x0)
		#define OCT_CNF_ENABLE_OCTM_RINGBF_ENABLED (0x1)
	#define OCT_CNF_ENABLE_EXTM_RINGBF_OFFSET 0x1
	#define OCT_CNF_ENABLE_EXTM_RINGBF_WIDTH 0x1
	#define OCT_CNF_ENABLE_EXTM_RINGBF_MASK 0x2
	#define OCT_CNF_ENABLE_EXTM_RINGBF(_reg) (((_reg) & 0x2) >> 0x1)
		#define OCT_CNF_ENABLE_EXTM_RINGBF_DISABLED (0x0)
		#define OCT_CNF_ENABLE_EXTM_RINGBF_ENABLED (0x1)
	#define OCT_CNF_ENABLE_OCTM_STALL_STOP_OFFSET 0x2
	#define OCT_CNF_ENABLE_OCTM_STALL_STOP_WIDTH 0x1
	#define OCT_CNF_ENABLE_OCTM_STALL_STOP_MASK 0x4
	#define OCT_CNF_ENABLE_OCTM_STALL_STOP(_reg) (((_reg) & 0x4) >> 0x2)
		#define OCT_CNF_ENABLE_OCTM_STALL_STOP_DISABLED (0x0)
		#define OCT_CNF_ENABLE_OCTM_STALL_STOP_ENABLED (0x1)
	#define OCT_CNF_ENABLE_MANU_STALL_OFFSET 0x3
	#define OCT_CNF_ENABLE_MANU_STALL_WIDTH 0x1
	#define OCT_CNF_ENABLE_MANU_STALL_MASK 0x8
	#define OCT_CNF_ENABLE_MANU_STALL(_reg) (((_reg) & 0x8) >> 0x3)
		#define OCT_CNF_ENABLE_MANU_STALL_DISABLED (0x0)
		#define OCT_CNF_ENABLE_MANU_STALL_ENABLED (0x1)
	#define OCT_CNF_ENABLE_TRIG_LEVEL1_INT_OFFSET 0x4
	#define OCT_CNF_ENABLE_TRIG_LEVEL1_INT_WIDTH 0x1
	#define OCT_CNF_ENABLE_TRIG_LEVEL1_INT_MASK 0x10
	#define OCT_CNF_ENABLE_TRIG_LEVEL1_INT(_reg) (((_reg) & 0x10) >> 0x4)
		#define OCT_CNF_ENABLE_TRIG_LEVEL1_INT_DISABLED (0x0)
		#define OCT_CNF_ENABLE_TRIG_LEVEL1_INT_ENABLED (0x1)
	#define OCT_CNF_ENABLE_TRIG_LEVEL2_INT_OFFSET 0x5
	#define OCT_CNF_ENABLE_TRIG_LEVEL2_INT_WIDTH 0x1
	#define OCT_CNF_ENABLE_TRIG_LEVEL2_INT_MASK 0x20
	#define OCT_CNF_ENABLE_TRIG_LEVEL2_INT(_reg) (((_reg) & 0x20) >> 0x5)
		#define OCT_CNF_ENABLE_TRIG_LEVEL2_INT_DISABLED (0x0)
		#define OCT_CNF_ENABLE_TRIG_LEVEL2_INT_ENABLED (0x1)
	#define OCT_CNF_ENABLE_TRIG_CYCLE_INT_OFFSET 0x6
	#define OCT_CNF_ENABLE_TRIG_CYCLE_INT_WIDTH 0x1
	#define OCT_CNF_ENABLE_TRIG_CYCLE_INT_MASK 0x40
	#define OCT_CNF_ENABLE_TRIG_CYCLE_INT(_reg) (((_reg) & 0x40) >> 0x6)
		#define OCT_CNF_ENABLE_TRIG_CYCLE_INT_DISABLED (0x0)
		#define OCT_CNF_ENABLE_TRIG_CYCLE_INT_ENABLED (0x1)
	#define OCT_CNF_CLR_OCTM_OFFSET 0x7
	#define OCT_CNF_CLR_OCTM_WIDTH 0x1
	#define OCT_CNF_CLR_OCTM_MASK 0x80
	#define OCT_CNF_CLR_OCTM(_reg) (((_reg) & 0x80) >> 0x7)
		#define OCT_CNF_CLR_OCTM_NORMAL (0x0)
		#define OCT_CNF_CLR_OCTM_CLR_OCTM (0x1)
	#define OCT_CNF_FRAME_TIMEOUT_OFFSET 0xa
	#define OCT_CNF_FRAME_TIMEOUT_WIDTH 0x9
	#define OCT_CNF_FRAME_TIMEOUT_MASK 0x7fc00
	#define OCT_CNF_FRAME_TIMEOUT(_reg) (((_reg) & 0x7fc00) >> 0xa)
	#define OCT_CNF_FRAME_TIMEOUT_FACTOR_OFFSET 0x13
	#define OCT_CNF_FRAME_TIMEOUT_FACTOR_WIDTH 0x1
	#define OCT_CNF_FRAME_TIMEOUT_FACTOR_MASK 0x80000
	#define OCT_CNF_FRAME_TIMEOUT_FACTOR(_reg) (((_reg) & 0x80000) >> 0x13)
	#define OCT_CNF_OCTM_TIMEOUT_OFFSET 0x14
	#define OCT_CNF_OCTM_TIMEOUT_WIDTH 0xc
	#define OCT_CNF_OCTM_TIMEOUT_MASK 0xfff00000
	#define OCT_CNF_OCTM_TIMEOUT(_reg) (((_reg) & 0xfff00000) >> 0x14)

#define OCT_CNF2_OFFSET 0x20
#define OCT_CNF2(_base) ((_base) + 0x20)
	#define OCT_CNF2_TRFORM_STOP_OFFSET 0x0
	#define OCT_CNF2_TRFORM_STOP_WIDTH 0x1
	#define OCT_CNF2_TRFORM_STOP_MASK 0x1
	#define OCT_CNF2_TRFORM_STOP(_reg) (((_reg) & 0x1) >> 0x0)
		#define OCT_CNF2_TRFORM_STOP_DISABLED (0x0)
		#define OCT_CNF2_TRFORM_STOP_ENABLED (0x1)

#define OCT_OCTM_RXD_OFFSET 0x24
#define OCT_OCTM_RXD(_base) ((_base) + 0x24)
	#define OCT_OCTM_RXD_RXD_OFFSET 0x0
	#define OCT_OCTM_RXD_RXD_WIDTH 0x20
	#define OCT_OCTM_RXD_RXD_MASK 0xffffffff
	#define OCT_OCTM_RXD_RXD(_reg) (((_reg) & 0xffffffff) >> 0x0)

#define OCT_TRFORM_CRC_CNF_OFFSET 0x28
#define OCT_TRFORM_CRC_CNF(_base) ((_base) + 0x28)
	#define OCT_TRFORM_CRC_CNF_CRC_LENGTH_OFFSET 0x0
	#define OCT_TRFORM_CRC_CNF_CRC_LENGTH_WIDTH 0x1
	#define OCT_TRFORM_CRC_CNF_CRC_LENGTH_MASK 0x1
	#define OCT_TRFORM_CRC_CNF_CRC_LENGTH(_reg) (((_reg) & 0x1) >> 0x0)
		#define OCT_TRFORM_CRC_CNF_CRC_LENGTH_LENGTH32 (0x0)
		#define OCT_TRFORM_CRC_CNF_CRC_LENGTH_LENGTH16 (0x1)
	#define OCT_TRFORM_CRC_CNF_CRC_INIT_OFFSET 0x1
	#define OCT_TRFORM_CRC_CNF_CRC_INIT_WIDTH 0x1
	#define OCT_TRFORM_CRC_CNF_CRC_INIT_MASK 0x2
	#define OCT_TRFORM_CRC_CNF_CRC_INIT(_reg) (((_reg) & 0x2) >> 0x1)
		#define OCT_TRFORM_CRC_CNF_CRC_INIT_ZEROS (0x0)
		#define OCT_TRFORM_CRC_CNF_CRC_INIT_ONES (0x1)
	#define OCT_TRFORM_CRC_CNF_CRC_HD_OFFSET 0x2
	#define OCT_TRFORM_CRC_CNF_CRC_HD_WIDTH 0x1
	#define OCT_TRFORM_CRC_CNF_CRC_HD_MASK 0x4
	#define OCT_TRFORM_CRC_CNF_CRC_HD(_reg) (((_reg) & 0x4) >> 0x2)
		#define OCT_TRFORM_CRC_CNF_CRC_HD_LSB (0x0)
		#define OCT_TRFORM_CRC_CNF_CRC_HD_MSB (0x1)
	#define OCT_TRFORM_CRC_CNF_CRC_REFO_OFFSET 0x3
	#define OCT_TRFORM_CRC_CNF_CRC_REFO_WIDTH 0x1
	#define OCT_TRFORM_CRC_CNF_CRC_REFO_MASK 0x8
	#define OCT_TRFORM_CRC_CNF_CRC_REFO(_reg) (((_reg) & 0x8) >> 0x3)
		#define OCT_TRFORM_CRC_CNF_CRC_REFO_NOT (0x0)
		#define OCT_TRFORM_CRC_CNF_CRC_REFO_BITREF (0x1)
	#define OCT_TRFORM_CRC_CNF_CRC_FIN_XOR_OFFSET 0x4
	#define OCT_TRFORM_CRC_CNF_CRC_FIN_XOR_WIDTH 0x1
	#define OCT_TRFORM_CRC_CNF_CRC_FIN_XOR_MASK 0x10
	#define OCT_TRFORM_CRC_CNF_CRC_FIN_XOR(_reg) (((_reg) & 0x10) >> 0x4)
		#define OCT_TRFORM_CRC_CNF_CRC_FIN_XOR_NOINV (0x0)
		#define OCT_TRFORM_CRC_CNF_CRC_FIN_XOR_INV (0x1)
	#define OCT_TRFORM_CRC_CNF_CRC_ENDIAN_OFFSET 0x5
	#define OCT_TRFORM_CRC_CNF_CRC_ENDIAN_WIDTH 0x1
	#define OCT_TRFORM_CRC_CNF_CRC_ENDIAN_MASK 0x20
	#define OCT_TRFORM_CRC_CNF_CRC_ENDIAN(_reg) (((_reg) & 0x20) >> 0x5)
		#define OCT_TRFORM_CRC_CNF_CRC_ENDIAN_BIG_ENDIAN (0x0)
		#define OCT_TRFORM_CRC_CNF_CRC_ENDIAN_LITTLE_ENDIAN (0x1)
	#define OCT_TRFORM_CRC_CNF_CRC_ENABLE_OFFSET 0x8
	#define OCT_TRFORM_CRC_CNF_CRC_ENABLE_WIDTH 0x1
	#define OCT_TRFORM_CRC_CNF_CRC_ENABLE_MASK 0x100
	#define OCT_TRFORM_CRC_CNF_CRC_ENABLE(_reg) (((_reg) & 0x100) >> 0x8)
		#define OCT_TRFORM_CRC_CNF_CRC_ENABLE_ENABLE (0x1)
		#define OCT_TRFORM_CRC_CNF_CRC_ENABLE_DISABLE (0x0)
	#define OCT_TRFORM_CRC_CNF_SLIP_ENABLE_OFFSET 0x9
	#define OCT_TRFORM_CRC_CNF_SLIP_ENABLE_WIDTH 0x1
	#define OCT_TRFORM_CRC_CNF_SLIP_ENABLE_MASK 0x200
	#define OCT_TRFORM_CRC_CNF_SLIP_ENABLE(_reg) (((_reg) & 0x200) >> 0x9)
		#define OCT_TRFORM_CRC_CNF_SLIP_ENABLE_ENABLE (0x1)
		#define OCT_TRFORM_CRC_CNF_SLIP_ENABLE_DISABLE (0x0)

#define OCT_OCTM_WPTR_OFFSET 0x2c
#define OCT_OCTM_WPTR(_base) ((_base) + 0x2c)
	#define OCT_OCTM_WPTR_OCTM_WPTR_OFFSET 0x0
	#define OCT_OCTM_WPTR_OCTM_WPTR_WIDTH 0xb
	#define OCT_OCTM_WPTR_OCTM_WPTR_MASK 0x7ff
	#define OCT_OCTM_WPTR_OCTM_WPTR(_reg) (((_reg) & 0x7ff) >> 0x0)

#define OCT_TRFORM_CRCPOLY_OFFSET 0x30
#define OCT_TRFORM_CRCPOLY(_base) ((_base) + 0x30)
	#define OCT_TRFORM_CRCPOLY_CRCPOLY_OFFSET 0x0
	#define OCT_TRFORM_CRCPOLY_CRCPOLY_WIDTH 0x20
	#define OCT_TRFORM_CRCPOLY_CRCPOLY_MASK 0xffffffff
	#define OCT_TRFORM_CRCPOLY_CRCPOLY(_reg) (((_reg) & 0xffffffff) >> 0x0)

#define OCT_TRFORM_CRC_RESULT_OFFSET 0x34
#define OCT_TRFORM_CRC_RESULT(_base) ((_base) + 0x34)
	#define OCT_TRFORM_CRC_RESULT_CRC_OFFSET 0x0
	#define OCT_TRFORM_CRC_RESULT_CRC_WIDTH 0x20
	#define OCT_TRFORM_CRC_RESULT_CRC_MASK 0xffffffff
	#define OCT_TRFORM_CRC_RESULT_CRC(_reg) (((_reg) & 0xffffffff) >> 0x0)

#define OCT_MASTER_WPTR_OFFSET 0x38
#define OCT_MASTER_WPTR(_base) ((_base) + 0x38)
	#define OCT_MASTER_WPTR_DAT_OFFSET 0x0
	#define OCT_MASTER_WPTR_DAT_WIDTH 0x1
	#define OCT_MASTER_WPTR_DAT_MASK 0x1
	#define OCT_MASTER_WPTR_DAT(_reg) (((_reg) & 0x1) >> 0x0)
		#define OCT_MASTER_WPTR_DAT_EMPTY (0x0)
		#define OCT_MASTER_WPTR_DAT_NOT_EMPTY (0x1)
	#define OCT_MASTER_WPTR_EXT_MEM_FULL_OFFSET 0x1
	#define OCT_MASTER_WPTR_EXT_MEM_FULL_WIDTH 0x1
	#define OCT_MASTER_WPTR_EXT_MEM_FULL_MASK 0x2
	#define OCT_MASTER_WPTR_EXT_MEM_FULL(_reg) (((_reg) & 0x2) >> 0x1)
		#define OCT_MASTER_WPTR_EXT_MEM_FULL_FULL (0x1)
		#define OCT_MASTER_WPTR_EXT_MEM_FULL_NOT_FULL (0x0)
	#define OCT_MASTER_WPTR_MASTER_WPTR_OFFSET 0x2
	#define OCT_MASTER_WPTR_MASTER_WPTR_WIDTH 0x16
	#define OCT_MASTER_WPTR_MASTER_WPTR_MASK 0xfffffc
	#define OCT_MASTER_WPTR_MASTER_WPTR(_reg) (((_reg) & 0xfffffc) >> 0x2)

#define OCT_MASTER_TRIG_LEVEL1_OFFSET 0x3c
#define OCT_MASTER_TRIG_LEVEL1(_base) ((_base) + 0x3c)
	#define OCT_MASTER_TRIG_LEVEL1_DMA_TRIG_LEVEL_OFFSET 0x2
	#define OCT_MASTER_TRIG_LEVEL1_DMA_TRIG_LEVEL_WIDTH 0x16
	#define OCT_MASTER_TRIG_LEVEL1_DMA_TRIG_LEVEL_MASK 0xfffffc
	#define OCT_MASTER_TRIG_LEVEL1_DMA_TRIG_LEVEL(_reg) \
		(((_reg) & 0xfffffc) >> 0x2)

#define OCT_MASTER_TRIG_LEVEL2_OFFSET 0x40
#define OCT_MASTER_TRIG_LEVEL2(_base) ((_base) + 0x40)
	#define OCT_MASTER_TRIG_LEVEL2_DMA_TRIG_LEVEL_OFFSET 0x2
	#define OCT_MASTER_TRIG_LEVEL2_DMA_TRIG_LEVEL_WIDTH 0x16
	#define OCT_MASTER_TRIG_LEVEL2_DMA_TRIG_LEVEL_MASK 0xfffffc
	#define OCT_MASTER_TRIG_LEVEL2_DMA_TRIG_LEVEL(_reg) \
		(((_reg) & 0xfffffc) >> 0x2)

#define OCT_MASTER_TRIG_CYCLE_OFFSET 0x44
#define OCT_MASTER_TRIG_CYCLE(_base) ((_base) + 0x44)
	#define OCT_MASTER_TRIG_CYCLE_DMA_TRIG_CYCLE_OFFSET 0x0
	#define OCT_MASTER_TRIG_CYCLE_DMA_TRIG_CYCLE_WIDTH 0x20
	#define OCT_MASTER_TRIG_CYCLE_DMA_TRIG_CYCLE_MASK 0xffffffff
	#define OCT_MASTER_TRIG_CYCLE_DMA_TRIG_CYCLE(_reg) \
		(((_reg) & 0xffffffff) >> 0x0)

#define OCT_MASTER_RXSTAT_OFFSET 0x48
#define OCT_MASTER_RXSTAT(_base) ((_base) + 0x48)
	#define OCT_MASTER_RXSTAT_BSY_CH_OFFSET 0x0
	#define OCT_MASTER_RXSTAT_BSY_CH_WIDTH 0x1
	#define OCT_MASTER_RXSTAT_BSY_CH_MASK 0x1
	#define OCT_MASTER_RXSTAT_BSY_CH(_reg) (((_reg) & 0x1) >> 0x0)

#define OCT_MASTER_RXCON_OFFSET 0x4c
#define OCT_MASTER_RXCON(_base) ((_base) + 0x4c)
	#define OCT_MASTER_RXCON_EN_CH_OFFSET 0x0
	#define OCT_MASTER_RXCON_EN_CH_WIDTH 0x1
	#define OCT_MASTER_RXCON_EN_CH_MASK 0x1
	#define OCT_MASTER_RXCON_EN_CH(_reg) (((_reg) & 0x1) >> 0x0)
	#define OCT_MASTER_RXCON_CLR_CH_OFFSET 0x1
	#define OCT_MASTER_RXCON_CLR_CH_WIDTH 0x1
	#define OCT_MASTER_RXCON_CLR_CH_MASK 0x2
	#define OCT_MASTER_RXCON_CLR_CH(_reg) (((_reg) & 0x2) >> 0x1)
		#define OCT_MASTER_RXCON_CLR_CH_DEFAULT (0x0)
		#define OCT_MASTER_RXCON_CLR_CH_CLEAR (0x1)
	#define OCT_MASTER_RXCON_FLUSH_TO_OFFSET 0x8
	#define OCT_MASTER_RXCON_FLUSH_TO_WIDTH 0x4
	#define OCT_MASTER_RXCON_FLUSH_TO_MASK 0xf00
	#define OCT_MASTER_RXCON_FLUSH_TO(_reg) (((_reg) & 0xf00) >> 0x8)
	#define OCT_MASTER_RXCON_FLUSH_OFFSET 0x10
	#define OCT_MASTER_RXCON_FLUSH_WIDTH 0x1
	#define OCT_MASTER_RXCON_FLUSH_MASK 0x10000
	#define OCT_MASTER_RXCON_FLUSH(_reg) (((_reg) & 0x10000) >> 0x10)
	#define OCT_MASTER_RXCON_TIMEOUT_OFFSET 0x14
	#define OCT_MASTER_RXCON_TIMEOUT_WIDTH 0xc
	#define OCT_MASTER_RXCON_TIMEOUT_MASK 0xfff00000
	#define OCT_MASTER_RXCON_TIMEOUT(_reg) (((_reg) & 0xfff00000) >> 0x14)

#define OCT_MASTER_RXDEBUG_OFFSET 0x50
#define OCT_MASTER_RXDEBUG(_base) ((_base) + 0x50)
	#define OCT_MASTER_RXDEBUG_DATA_STATUS_OFFSET 0x0
	#define OCT_MASTER_RXDEBUG_DATA_STATUS_WIDTH 0x1
	#define OCT_MASTER_RXDEBUG_DATA_STATUS_MASK 0x1
	#define OCT_MASTER_RXDEBUG_DATA_STATUS(_reg) (((_reg) & 0x1) >> 0x0)
	#define OCT_MASTER_RXDEBUG_FULL_STATUS_OFFSET 0x10
	#define OCT_MASTER_RXDEBUG_FULL_STATUS_WIDTH 0x1
	#define OCT_MASTER_RXDEBUG_FULL_STATUS_MASK 0x10000
	#define OCT_MASTER_RXDEBUG_FULL_STATUS(_reg) \
		(((_reg) & 0x10000) >> 0x10)

#define OCT_MASTER_RXIRQ_STAT_OFFSET 0x54
#define OCT_MASTER_RXIRQ_STAT(_base) ((_base) + 0x54)
	#define OCT_MASTER_RXIRQ_STAT_IRQ_LEVEL1_OFFSET 0x0
	#define OCT_MASTER_RXIRQ_STAT_IRQ_LEVEL1_WIDTH 0x1
	#define OCT_MASTER_RXIRQ_STAT_IRQ_LEVEL1_MASK 0x1
	#define OCT_MASTER_RXIRQ_STAT_IRQ_LEVEL1(_reg) (((_reg) & 0x1) >> 0x0)
	#define OCT_MASTER_RXIRQ_STAT_IRQ_LEVEL2_OFFSET 0x1
	#define OCT_MASTER_RXIRQ_STAT_IRQ_LEVEL2_WIDTH 0x1
	#define OCT_MASTER_RXIRQ_STAT_IRQ_LEVEL2_MASK 0x2
	#define OCT_MASTER_RXIRQ_STAT_IRQ_LEVEL2(_reg) (((_reg) & 0x2) >> 0x1)
	#define OCT_MASTER_RXIRQ_STAT_IRQ_CYCLE_OFFSET 0x2
	#define OCT_MASTER_RXIRQ_STAT_IRQ_CYCLE_WIDTH 0x1
	#define OCT_MASTER_RXIRQ_STAT_IRQ_CYCLE_MASK 0x4
	#define OCT_MASTER_RXIRQ_STAT_IRQ_CYCLE(_reg) (((_reg) & 0x4) >> 0x2)

#define OCT_MASTER_RXIRQ_CON_OFFSET 0x58
#define OCT_MASTER_RXIRQ_CON(_base) ((_base) + 0x58)
	#define OCT_MASTER_RXIRQ_CON_CLR_LEVEL1_OFFSET 0x0
	#define OCT_MASTER_RXIRQ_CON_CLR_LEVEL1_WIDTH 0x1
	#define OCT_MASTER_RXIRQ_CON_CLR_LEVEL1_MASK 0x1
	#define OCT_MASTER_RXIRQ_CON_CLR_LEVEL1(_reg) (((_reg) & 0x1) >> 0x0)
	#define OCT_MASTER_RXIRQ_CON_CLR_LEVEL2_OFFSET 0x1
	#define OCT_MASTER_RXIRQ_CON_CLR_LEVEL2_WIDTH 0x1
	#define OCT_MASTER_RXIRQ_CON_CLR_LEVEL2_MASK 0x2
	#define OCT_MASTER_RXIRQ_CON_CLR_LEVEL2(_reg) (((_reg) & 0x2) >> 0x1)
	#define OCT_MASTER_RXIRQ_CON_CLR_CYCLE_OFFSET 0x2
	#define OCT_MASTER_RXIRQ_CON_CLR_CYCLE_WIDTH 0x1
	#define OCT_MASTER_RXIRQ_CON_CLR_CYCLE_MASK 0x4
	#define OCT_MASTER_RXIRQ_CON_CLR_CYCLE(_reg) (((_reg) & 0x4) >> 0x2)

#define OCT_MASTER_RXCH0_BASE_OFFSET 0x5c
#define OCT_MASTER_RXCH0_BASE(_base) ((_base) + 0x5c)
	#define OCT_MASTER_RXCH0_BASE_BASE_OFFSET 0x4
	#define OCT_MASTER_RXCH0_BASE_BASE_WIDTH 0x1c
	#define OCT_MASTER_RXCH0_BASE_BASE_MASK 0xfffffff0
	#define OCT_MASTER_RXCH0_BASE_BASE(_reg) (((_reg) & 0xfffffff0) >> 0x4)

#define OCT_MASTER_RXCH0_SIZE_OFFSET 0x60
#define OCT_MASTER_RXCH0_SIZE(_base) ((_base) + 0x60)
	#define OCT_MASTER_RXCH0_SIZE_SIZE_OFFSET 0x2
	#define OCT_MASTER_RXCH0_SIZE_SIZE_WIDTH 0x17
	#define OCT_MASTER_RXCH0_SIZE_SIZE_MASK 0x1fffffc
	#define OCT_MASTER_RXCH0_SIZE_SIZE(_reg) (((_reg) & 0x1fffffc) >> 0x2)

#define OCT_SW_RPTR_OFFSET 0x64
#define OCT_SW_RPTR(_base) ((_base) + 0x64)
	#define OCT_SW_RPTR_RST_OFFSET 0x0
	#define OCT_SW_RPTR_RST_WIDTH 0x1
	#define OCT_SW_RPTR_RST_MASK 0x1
	#define OCT_SW_RPTR_RST(_reg) (((_reg) & 0x1) >> 0x0)
		#define OCT_SW_RPTR_RST_NORMAL (0x0)
		#define OCT_SW_RPTR_RST_RESET (0x1)
	#define OCT_SW_RPTR_SW_RPTR_OFFSET 0x2
	#define OCT_SW_RPTR_SW_RPTR_WIDTH 0x16
	#define OCT_SW_RPTR_SW_RPTR_MASK 0xfffffc
	#define OCT_SW_RPTR_SW_RPTR(_reg) (((_reg) & 0xfffffc) >> 0x2)

/***/
#define OCT_MASTER_RXIRQ_STAT_LSB_IRQ_LEVEL1 0
#define OCT_MASTER_RXIRQ_STAT_LSB_IRQ_LEVEL2 1
#define OCT_MASTER_RXIRQ_STAT_LSB_IRQ_CYCLE 2
/***/
#define DECLARE_OCT_SET_REG_ACC(REG, BIT)\
void SET_OCT_##REG##_##BIT(void __iomem *base, unsigned value)\
{\
	unsigned tmp = ioread32(base + REG##_OFFSET);\
	tmp &= ~REG##_##BIT##_MASK;\
	tmp |= value << REG##_##BIT##_OFFSET;\
	iowrite32(tmp, base + REG##_OFFSET);\
}
DECLARE_OCT_SET_REG_ACC(OCT_CNF, CLR_OCTM)
DECLARE_OCT_SET_REG_ACC(OCT_CNF, ENABLE_TRIG_CYCLE_INT)
DECLARE_OCT_SET_REG_ACC(OCT_CNF, ENABLE_TRIG_LEVEL1_INT)
DECLARE_OCT_SET_REG_ACC(OCT_CNF, ENABLE_TRIG_LEVEL2_INT)
DECLARE_OCT_SET_REG_ACC(OCT_CNF, ENABLE_OCTM_RINGBF)
DECLARE_OCT_SET_REG_ACC(OCT_CNF, ENABLE_EXTM_RINGBF)
DECLARE_OCT_SET_REG_ACC(OCT_CNF, ENABLE_MANU_STALL)
DECLARE_OCT_SET_REG_ACC(OCT_CNF, FRAME_TIMEOUT)
DECLARE_OCT_SET_REG_ACC(OCT_CNF, OCTM_TIMEOUT)
DECLARE_OCT_SET_REG_ACC(OCT_CNF2, TRFORM_STOP)
DECLARE_OCT_SET_REG_ACC(OCT_MASTER_RXCON, FLUSH)
DECLARE_OCT_SET_REG_ACC(OCT_MASTER_RXCON, CLR_CH)
DECLARE_OCT_SET_REG_ACC(OCT_MASTER_RXCON, EN_CH)
DECLARE_OCT_SET_REG_ACC(OCT_MASTER_RXCON, TIMEOUT)
DECLARE_OCT_SET_REG_ACC(OCT_MASTER_RXCH0_BASE, BASE)
DECLARE_OCT_SET_REG_ACC(OCT_MASTER_RXCH0_SIZE, SIZE)
DECLARE_OCT_SET_REG_ACC(OCT_MASTER_TRIG_CYCLE, DMA_TRIG_CYCLE)
DECLARE_OCT_SET_REG_ACC(OCT_MASTER_TRIG_LEVEL1, DMA_TRIG_LEVEL)
DECLARE_OCT_SET_REG_ACC(OCT_MASTER_TRIG_LEVEL2, DMA_TRIG_LEVEL)
DECLARE_OCT_SET_REG_ACC(OCT_SW_RPTR, RST)
DECLARE_OCT_SET_REG_ACC(OCT_SW_RPTR, SW_RPTR)
#define DECLARE_OCT_GET_REG_ACC(REG, BIT)\
unsigned GET_OCT_##REG##_##BIT(void __iomem *base)\
{\
	unsigned tmp = ioread32(base + REG##_OFFSET);\
	tmp &= REG##_##BIT##_MASK;\
	tmp >>= REG##_##BIT##_OFFSET;\
	return tmp;\
}
DECLARE_OCT_GET_REG_ACC(OCT_MASTER_RXCH0_BASE, BASE)
DECLARE_OCT_GET_REG_ACC(OCT_MASTER_RXCH0_SIZE, SIZE)
DECLARE_OCT_GET_REG_ACC(OCT_CNF, ENABLE_EXTM_RINGBF)
DECLARE_OCT_GET_REG_ACC(OCT_MASTER_WPTR, MASTER_WPTR)

#define DECLARE_OCT_SET_REG(REG)\
void SET_OCT_##REG(void __iomem *base, unsigned value)\
{\
	iowrite32(value, base + REG##_OFFSET);\
}
DECLARE_OCT_SET_REG(OCT_MASTER_RXIRQ_CON)
DECLARE_OCT_SET_REG(CLC)
DECLARE_OCT_SET_REG(OCT_CNF)
DECLARE_OCT_SET_REG(OCT_SW_RPTR)
#define DECLARE_OCT_GET_REG(REG)\
unsigned GET_OCT_##REG(void __iomem *base)\
{\
	return ioread32(base + REG##_OFFSET);\
}
DECLARE_OCT_GET_REG(OCT_MASTER_RXIRQ_STAT)
DECLARE_OCT_GET_REG(CLC)
DECLARE_OCT_GET_REG(OCT_CNF)
DECLARE_OCT_GET_REG(OCT_SW_RPTR)
DECLARE_OCT_GET_REG(OCT_MASTER_WPTR)
DECLARE_OCT_GET_REG(OCT_MASTER_RXCH0_BASE)
DECLARE_OCT_GET_REG(OCT_MASTER_RXCH0_SIZE)

#endif
