<?xml version="1.0" encoding="UTF-8" standalone="yes"?>


<module description="ALL_DSS_RFBI" id="ALL_DSS_RFBI">
  
  
  <register acronym="RFBI_REVISION" description="This Register contains the IP revision code" id="RFBI_REVISION" offset="0x0" width="32">
    
  <bitfield begin="31" description=" " end="8" id="RESERVED_1" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description=" IP Revision" end="0" id="REV" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="RFBI_SYSCONFIG" description="This Register allows control of various parameters of the Interconnect Interface" id="RFBI_SYSCONFIG" offset="0x10" width="32">
    
  <bitfield begin="31" description=" " end="5" id="RESERVED_1" rwaccess="RW" width="27"></bitfield>
    
  <bitfield begin="4" description=" Slave interface power management, Idle req/ack control" end="3" id="SIDLE_MODE" rwaccess="RW" width="2">
    <bitenum description="3" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Idle request is acknowledged based on the internal activity of the module" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="An idle request is never acknowledged" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Idle request is acknowledged unconditionally" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description=" " end="2" id="RESERVED_2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description=" Software reset Sets this bit to 1 to trigger a module reset. [[br]]The bit is automatically reset by the hardware. [[br]]During reads, it always returns 0 " end="1" id="SOFT_RESET" rwaccess="RW" width="1">
    <bitenum description="The module is reset" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Normal mode" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description=" Internal clock gating strategy (interconnectL4 and display controller clock)" end="0" id="AUTO_IDLE" rwaccess="RW" width="1">
    <bitenum description="Automatic clock gating strategy is applied for the interconnect L4 clock and display controller clock, based on the interconnect interface and internal activity" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Interconnect L4 clock and display controller clock are free-running." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="RFBI_SYSSTS" description="This register provides status information about the module, excluding the interrupt status information." id="RFBI_SYSSTS" offset="0x14" width="32">
    
  <bitfield begin="31" description=" " end="10" id="RESERVED_1" rwaccess="R" width="22"></bitfield>
    
  <bitfield begin="9" description=" Data are pending to be processed from interconnect FIFO." end="9" id="BUSY_RFBI_DATA" rwaccess="R" width="1">
    <bitenum description="Data Pending" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No Data Pending" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description=" L4 Interface busy status bit" end="8" id="BUSY" rwaccess="R" width="1">
    <bitenum description="The access to any of the following registers is stalled: RFBI_CMD, RFBI_DATA, RFBI_STATUS, RFBI_PARAM, RFBI_READ." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="The access to the following register is not stalled: RFBI_CMD, RFBI_DATA, RFBI_STATUS, RFBI_PARAM, RFBI_READ" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="1" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="0" description=" Internal reset monitoring" end="0" id="RESET_DONE" rwaccess="R" width="1">
    <bitenum description="Reset Completed" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Internal module reset is on-going" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="RFBI_CTRL" description="The control register allows configuration of the RFBI module" id="RFBI_CTRL" offset="0x40" width="32">
    
  <bitfield begin="31" description=" " end="9" id="RESERVED_1" rwaccess="RW" width="23"></bitfield>
    
  <bitfield begin="8" description=" Smart DMA request" end="8" id="SMART_DMA_REQ" rwaccess="RW" width="1">
    <bitenum description="The dmareq is de-asserted after 2 clk cycles if it has been asserted for more than or equal to 2 clk cycles and MIdlereq is high in smart idle or no idle mode. No more burst requests will be given even if the space is available in the interconnect FIFO." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="The dmareq is asserted and de-asserted depending on the interconnect FIFO space even if MIdlereq is high in smart idle/no-idle mode and the entire burst gets error responses from the module." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" Disable DMA request" end="7" id="DISABLE_DMA_REQ" rwaccess="RW" width="1">
    <bitenum description="The dmareq is disabled and the signal is not generated at all based on space in the interconnect FIFO. It stays high until the DISABLE DMAREQ is high even if there is space in the interconnect FIFO to take requests." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="The dmareq is enabled and the signal is generated based on the space available and the request coming into the data register." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="6" description=" Defines the interconnect FIFO high threshold used by HW to assert DMA request. [[br]]Used only if data written to RFBI_DATA are sent using system DMA " end="5" id="HIGH_THR" rwaccess="RW" width="2">
    <bitenum description="Size of the transfer of 16 words of 32-bit wide" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Size of the transfer of 8 words of 32-bit wide" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Size of the transfer of 4 words of 32-bit wide" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description=" Internal Trigger" end="4" id="ITE" rwaccess="RW" width="1">
    <bitenum description="User sets the ITE bit to start the transfer, when H/W takes into account the bit, the H/W resets it" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="H/W waits for ITE bit to be set if in internal trigger mode for the configuration in use" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description=" Select the CS and configuration" end="2" id="CONFIG_SELECT" rwaccess="RW" width="2">
    <bitenum description="CS0 and CS1 both selected (only the configuration for CS0 isused)" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="CS1 selected and configuration #1" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="CS0 selected and Configuration #0" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No CS selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="1" description=" Bypass Mode" end="1" id="BYPASS_MODE" rwaccess="RW" width="1">
    <bitenum description="The bypass mode is selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="The bypass mode is not selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description=" Enable/Disable flag" end="0" id="EN" rwaccess="RW" width="1">
    <bitenum description="Enable RFBI" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disable RFBI" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="RFBI_PIXEL_CNT" description="The control register configures the RFBI pixel count value." id="RFBI_PIXEL_CNT" offset="0x44" width="32">
    
  <bitfield begin="31" description=" Pixel counter value The S/W indicates the number of pixels to transfer to the LCD panel frame buffer. [[br]]The value is set when the module is disabled. [[br]]During the transfer the HW decrements the register when a pixel has been sent to the RFB." end="0" id="PIXEL_CNT" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RFBI_LINE_NUMBER" description="The control register configures the number of lines to synchronize the beginning of the transfer." id="RFBI_LINE_NUMBER" offset="0x48" width="32">
    
  <bitfield begin="31" description=" " end="11" id="RESERVED_1" rwaccess="RW" width="21"></bitfield>
    
  <bitfield begin="10" description=" Programmable line number Line number from 0 to 2^[[br]]11-1. [[br]]Number of HSYNC after the VSYNC occurs before the beginning of the transfer." end="0" id="LINE_NUMBER" rwaccess="RW" width="11"></bitfield>
  </register>
  
  
  <register acronym="RFBI_CMD" description="The control register configures the RFBI command" id="RFBI_CMD" offset="0x4C" width="32">
    
  <bitfield begin="31" description=" " end="16" id="RESERVED_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description=" Command Value 8/9/12/16 bit value depending on the parallel mode" end="0" id="CMD" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="RFBI_PARAM" description="The control register configures the RFBI parameter." id="RFBI_PARAM" offset="0x50" width="32">
    
  <bitfield begin="31" description=" " end="16" id="RESERVED_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description=" Param Value 8/9/12/16 bit value depending on the parallel mode" end="0" id="PARAM" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="RFBI_DATA" description="The control register configures the RFBI data." id="RFBI_DATA" offset="0x54" width="32">
    
  <bitfield begin="31" description=" Data value  12/16/18/24/2x16 bit value depending on the Data type" end="0" id="DATA" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RFBI_READ" description="The control register configures the RFBI read" id="RFBI_READ" offset="0x58" width="32">
    
  <bitfield begin="31" description=" " end="16" id="RESERVED_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description=" Read Value 8/9/12/16 bit value depending on the parallel mode" end="0" id="READ" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="RFBI_STS" description="The control register configures the RFBI status." id="RFBI_STS" offset="0x5C" width="32">
    
  <bitfield begin="31" description=" " end="16" id="RESERVED_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description=" Status value  8/9/12/16 bit value depending on the parallel mode" end="0" id="STS" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="RFBI_CONFIG_0" description="" id="RFBI_CONFIG_0" offset="0x60" width="32"></register>
  
  
  <register acronym="RFBI_ONOFF_TIME_0" description="" id="RFBI_ONOFF_TIME_0" offset="0x64" width="32"></register>
  
  
  <register acronym="RFBI_CYCLE_TIME_0" description="" id="RFBI_CYCLE_TIME_0" offset="0x68" width="32"></register>
  
  
  <register acronym="RFBI_DATA_CYCLE1_0" description="" id="RFBI_DATA_CYCLE1_0" offset="0x6C" width="32"></register>
  
  
  <register acronym="RFBI_DATA_CYCLE2_0" description="" id="RFBI_DATA_CYCLE2_0" offset="0x70" width="32"></register>
  
  
  <register acronym="RFBI_DATA_CYCLE3_0" description="" id="RFBI_DATA_CYCLE3_0" offset="0x74" width="32"></register>
  
  
  <register acronym="RFBI_CONFIG_1" description="" id="RFBI_CONFIG_1" offset="0x78" width="32"></register>
  
  
  <register acronym="RFBI_ONOFF_TIME_1" description="" id="RFBI_ONOFF_TIME_1" offset="0x7C" width="32"></register>
  
  
  <register acronym="RFBI_CYCLE_TIME_1" description="" id="RFBI_CYCLE_TIME_1" offset="0x80" width="32"></register>
  
  
  <register acronym="RFBI_DATA_CYCLE1_1" description="" id="RFBI_DATA_CYCLE1_1" offset="0x84" width="32"></register>
  
  
  <register acronym="RFBI_DATA_CYCLE2_1" description="" id="RFBI_DATA_CYCLE2_1" offset="0x88" width="32"></register>
  
  
  <register acronym="RFBI_DATA_CYCLE3_1" description="" id="RFBI_DATA_CYCLE3_1" offset="0x8C" width="32"></register>
  
  
  <register acronym="RFBI_VSYNC_WIDTH" description="The control register configures the RFBI VSYNC minimum pulse width" id="RFBI_VSYNC_WIDTH" offset="0x90" width="32">
    
  <bitfield begin="31" description=" " end="16" id="RESERVED_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description=" Programmable min VSYNC pulse width  Minimum VSYNC pulse width from 0 to 65535. [[br]]Number of L4 clock cycles to determine when VSYNC pulse occurs. [[br]]The values 0 and 1 are invalid." end="0" id="MIN_VSYNC_PULSE_WIDTH" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="RFBI_HSYNC_WIDTH" description="The control register configures the RFBI HSYNC minimum pulse width." id="RFBI_HSYNC_WIDTH" offset="0x94" width="32">
    
  <bitfield begin="31" description=" " end="16" id="RESERVED_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description=" Programmable min HSYNC pulse width  Minimum HSYNC pulse width from 0 to 65535. [[br]]Number of L4 clock cycles to determine when HSYNC pulse occurs. [[br]]The values 0 and 1 are invalid." end="0" id="MIN_HSYNC_PULSE_WIDTH" rwaccess="RW" width="16"></bitfield>
  </register>
</module>
