#ifndef HPS_ADDRESS_MAP_H__
#define HPS_ADDRESS_MAP_H__

#include <stdbool.h>
#include <stdint.h>

#ifndef __cplusplus
#ifdef __aarch64__
#define nullptr ((void *)0)
#endif // __aarch64__
#endif // __cplusplus

// Base address of the HPS address range (default to 0)
#ifndef HPS_BASE_ADDRESS
#define HPS_BASE_ADDRESS (0)
#endif

#define HPS_OFST_TO_ADDR(offset) ((int32_t)HPS_BASE_ADDRESS + (int32_t)(offset))

/* PINMUX REGISTER ADDRESS */
#define AGX5_PINMUX_PIN0SEL HPS_OFST_TO_ADDR(0x10D13000)
#define AGX5_PINMUX_IO0CTRL HPS_OFST_TO_ADDR(0x10D13130)
#define AGX5_PINMUX_EMAC0_USEFPGA HPS_OFST_TO_ADDR(0x10D13300)
#define AGX5_PINMUX_IO0_DELAY HPS_OFST_TO_ADDR(0x10D13400)

// Generic Agilex PINMUX DEF
#define AGX_PINMUX_PIN0SEL AGX5_PINMUX_PIN0SEL
#define AGX_PINMUX_IO0CTRL AGX5_PINMUX_IO0CTRL
#define AGX_PINMUX_EMAC0_USEFPGA AGX5_PINMUX_EMAC0_USEFPGA
#define AGX_PINMUX_IO0_DELAY AGX5_PINMUX_IO0_DELAY

// OCRAM REGISTERS
#define OCRAM_ECC_BASE (0x108CC000)
#define OCRAM_FIREWALL_BASE (0x108CC400)

// L4 NOC FW Address
#define SOCFPGA_L4_PER_SCR_REG_BASE HPS_OFST_TO_ADDR(0x10d21000)
#define SOCFPGA_L4_SYS_SCR_REG_BASE HPS_OFST_TO_ADDR(0x10d21100)
#define SOCFPGA_L4_LWHPS2FPA_SCR_BASE HPS_OFST_TO_ADDR(0x10d21300)

#define QSPI_BASE HPS_OFST_TO_ADDR(0x108D2000)
#define QSPI_SRAM_BASE HPS_OFST_TO_ADDR(0x10900000)
#define QSPI_SRAM_BASE_OFFSET ((uint32_t)QSPI_SRAM_BASE - (uint32_t)QSPI_BASE)

#define UART0_BASE HPS_OFST_TO_ADDR(0X10C02000)
#define UART1_BASE HPS_OFST_TO_ADDR(0X10C02100)
#define I2C0_BASE HPS_OFST_TO_ADDR(0X10C02800)
#define I2C1_BASE HPS_OFST_TO_ADDR(0X10C02900)
#define HPS_TMR_SP0 HPS_OFST_TO_ADDR(0X10C03000)
#define HPS_TMR_SP1 HPS_OFST_TO_ADDR(0X10C03100)
#define HPS_GPIO0_BASE HPS_OFST_TO_ADDR(0X10C03200)
#define HPS_GPIO1_BASE HPS_OFST_TO_ADDR(0X10C03300)
#define HPS_TMR_SYS0 HPS_OFST_TO_ADDR(0X10D00000)
#define HPS_TMR_SYS1 HPS_OFST_TO_ADDR(0X10D00100)
#define WATCHDOG_BASE0 HPS_OFST_TO_ADDR(0X10D00200)
#define WATCHDOG_BASE1 HPS_OFST_TO_ADDR(0X10D00300)
#define WATCHDOG_BASE2 HPS_OFST_TO_ADDR(0X10D00400)
#define WATCHDOG_BASE3 HPS_OFST_TO_ADDR(0X10D00500)
#define WATCHDOG_BASE4 HPS_OFST_TO_ADDR(0X10D00600)
#define DMA0_BASE HPS_OFST_TO_ADDR(0X10DB0000)
#define DMA1_BASE HPS_OFST_TO_ADDR(0X10DC0000)
#define HPS_CLKMGR_REGS_BASE HPS_OFST_TO_ADDR(0X10D10000)
#define HPS_CLKMGR_MAINPLL_REGS_BASE HPS_OFST_TO_ADDR(0X10D10024)
#define HPS_CLKMGR_PERPLL_REGS_BASE HPS_OFST_TO_ADDR(0X10D1007C)
#define HPS_CLKMGR_CTLGRP_REGS_BASE HPS_OFST_TO_ADDR(0X10D100D0)
#define HPS_SYSMGR_BASE HPS_OFST_TO_ADDR(0X10D12000)
#define NOC_PROBE_BASE (0X10D22000)
#define I3C0_BASE HPS_OFST_TO_ADDR(0X10DA0000)
#define I3C1_BASE HPS_OFST_TO_ADDR(0X10DA1000)
#define SMMU_BASE HPS_OFST_TO_ADDR(0X16000000)
#define HPS_GICD_BASE HPS_OFST_TO_ADDR(0X1D000000)
#define HPS_GICA_BASE HPS_OFST_TO_ADDR(0X1D010000)
#define HPS_GICT_BASE HPS_OFST_TO_ADDR(0X1D020000)
#define HPS_GICP_BASE HPS_OFST_TO_ADDR(0X1D030000)
#define HPS_GITS0_BASE HPS_OFST_TO_ADDR(0X1D040000)
#define HPS_GITS0_TRANSLATER_BASE HPS_OFST_TO_ADDR(0X1D050000)
#define HPS_GICR_LPI0_BASE HPS_OFST_TO_ADDR(0X1D060000)
#define HPS_GICR_LPI1_BASE HPS_OFST_TO_ADDR(0X1D080000)
#define HPS_GICR_LPI2_BASE HPS_OFST_TO_ADDR(0X1D0A0000)
#define HPS_GICR_LPI3_BASE HPS_OFST_TO_ADDR(0X1D0C0000)
#define HPS_GICR_SGI0_BASE HPS_OFST_TO_ADDR(0X1D070000)
#define HPS_GICR_SGI1_BASE HPS_OFST_TO_ADDR(0X1D090000)
#define HPS_GICR_SGI2_BASE HPS_OFST_TO_ADDR(0X1D0B0000)
#define HPS_GICR_SGI3_BASE HPS_OFST_TO_ADDR(0X1D0D0000)
#define HPS_GICDA_BASE HPS_OFST_TO_ADDR(0X1D0E0000)
#define HPS_RSTMGR_BASE HPS_OFST_TO_ADDR(0X10D11000)
#define SPIS0_BASE HPS_OFST_TO_ADDR(0X10DA2000)
#define SPIS1_BASE HPS_OFST_TO_ADDR(0X10DA3000)
#define SPIM0_BASE HPS_OFST_TO_ADDR(0X10DA4000)
#define SPIM1_BASE HPS_OFST_TO_ADDR(0X10DA5000)

#define CCU_BASE HPS_OFST_TO_ADDR(0X1C000000)

#define XGMAC0_BASE HPS_OFST_TO_ADDR(0x10810000)
#define XGMAC1_BASE HPS_OFST_TO_ADDR(0x10820000)
#define XGMAC2_BASE HPS_OFST_TO_ADDR(0x10830000)

#endif // HPS_ADDRESS_MAP_H__
