<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-ep93xx › clock.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>clock.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/arm/mach-ep93xx/clock.c</span>
<span class="cm"> * Clock control for Cirrus EP93xx chips.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2006 Lennert Buytenhek &lt;buytenh@wantstofly.org&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or (at</span>
<span class="cm"> * your option) any later version.</span>
<span class="cm"> */</span>

<span class="cp">#define pr_fmt(fmt) &quot;ep93xx &quot; KBUILD_MODNAME &quot;: &quot; fmt</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/string.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/spinlock.h&gt;</span>
<span class="cp">#include &lt;linux/clkdev.h&gt;</span>

<span class="cp">#include &lt;mach/hardware.h&gt;</span>

<span class="cp">#include &lt;asm/div64.h&gt;</span>

<span class="cp">#include &quot;soc.h&quot;</span>

<span class="k">struct</span> <span class="n">clk</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk</span>	<span class="o">*</span><span class="n">parent</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">rate</span><span class="p">;</span>
	<span class="kt">int</span>		<span class="n">users</span><span class="p">;</span>
	<span class="kt">int</span>		<span class="n">sw_locked</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>	<span class="o">*</span><span class="n">enable_reg</span><span class="p">;</span>
	<span class="n">u32</span>		<span class="n">enable_mask</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="p">(</span><span class="o">*</span><span class="n">get_rate</span><span class="p">)(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">);</span>
	<span class="kt">int</span>		<span class="p">(</span><span class="o">*</span><span class="n">set_rate</span><span class="p">)(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">);</span>
<span class="p">};</span>


<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">get_uart_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">set_keytchclk_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">set_div_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">set_i2s_sclk_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">set_i2s_lrclk_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_xtali</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="n">EP93XX_EXT_CLK_RATE</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_uart1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_xtali</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sw_locked</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">EP93XX_SYSCON_DEVCFG</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_mask</span>	<span class="o">=</span> <span class="n">EP93XX_SYSCON_DEVCFG_U1EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_rate</span>	<span class="o">=</span> <span class="n">get_uart_rate</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_uart2</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_xtali</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sw_locked</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">EP93XX_SYSCON_DEVCFG</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_mask</span>	<span class="o">=</span> <span class="n">EP93XX_SYSCON_DEVCFG_U2EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_rate</span>	<span class="o">=</span> <span class="n">get_uart_rate</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_uart3</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_xtali</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sw_locked</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">EP93XX_SYSCON_DEVCFG</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_mask</span>	<span class="o">=</span> <span class="n">EP93XX_SYSCON_DEVCFG_U3EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_rate</span>	<span class="o">=</span> <span class="n">get_uart_rate</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_pll1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_xtali</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_f</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_pll1</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_h</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_pll1</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_p</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_pll1</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_pll2</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_xtali</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_usb_host</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_pll2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">EP93XX_SYSCON_PWRCNT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_mask</span>	<span class="o">=</span> <span class="n">EP93XX_SYSCON_PWRCNT_USH_EN</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_keypad</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_xtali</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sw_locked</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">EP93XX_SYSCON_KEYTCHCLKDIV</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_mask</span>	<span class="o">=</span> <span class="n">EP93XX_SYSCON_KEYTCHCLKDIV_KEN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="n">set_keytchclk_rate</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_spi</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_xtali</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="n">EP93XX_EXT_CLK_RATE</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_pwm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_xtali</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="n">EP93XX_EXT_CLK_RATE</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_video</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sw_locked</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>     <span class="o">=</span> <span class="n">EP93XX_SYSCON_VIDCLKDIV</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_mask</span>    <span class="o">=</span> <span class="n">EP93XX_SYSCON_CLKDIV_ENABLE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="n">set_div_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_i2s_mclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sw_locked</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">EP93XX_SYSCON_I2SCLKDIV</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_mask</span>	<span class="o">=</span> <span class="n">EP93XX_SYSCON_CLKDIV_ENABLE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="n">set_div_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_i2s_sclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sw_locked</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_i2s_mclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">EP93XX_SYSCON_I2SCLKDIV</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_mask</span>	<span class="o">=</span> <span class="n">EP93XX_SYSCON_I2SCLKDIV_SENA</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="n">set_i2s_sclk_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_i2s_lrclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sw_locked</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_i2s_sclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">EP93XX_SYSCON_I2SCLKDIV</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_mask</span>	<span class="o">=</span> <span class="n">EP93XX_SYSCON_I2SCLKDIV_SENA</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="n">set_i2s_lrclk_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* DMA Clocks */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_m2p0</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">EP93XX_SYSCON_PWRCNT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_mask</span>	<span class="o">=</span> <span class="n">EP93XX_SYSCON_PWRCNT_DMA_M2P0</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_m2p1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">EP93XX_SYSCON_PWRCNT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_mask</span>	<span class="o">=</span> <span class="n">EP93XX_SYSCON_PWRCNT_DMA_M2P1</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_m2p2</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">EP93XX_SYSCON_PWRCNT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_mask</span>	<span class="o">=</span> <span class="n">EP93XX_SYSCON_PWRCNT_DMA_M2P2</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_m2p3</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">EP93XX_SYSCON_PWRCNT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_mask</span>	<span class="o">=</span> <span class="n">EP93XX_SYSCON_PWRCNT_DMA_M2P3</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_m2p4</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">EP93XX_SYSCON_PWRCNT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_mask</span>	<span class="o">=</span> <span class="n">EP93XX_SYSCON_PWRCNT_DMA_M2P4</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_m2p5</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">EP93XX_SYSCON_PWRCNT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_mask</span>	<span class="o">=</span> <span class="n">EP93XX_SYSCON_PWRCNT_DMA_M2P5</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_m2p6</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">EP93XX_SYSCON_PWRCNT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_mask</span>	<span class="o">=</span> <span class="n">EP93XX_SYSCON_PWRCNT_DMA_M2P6</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_m2p7</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">EP93XX_SYSCON_PWRCNT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_mask</span>	<span class="o">=</span> <span class="n">EP93XX_SYSCON_PWRCNT_DMA_M2P7</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_m2p8</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">EP93XX_SYSCON_PWRCNT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_mask</span>	<span class="o">=</span> <span class="n">EP93XX_SYSCON_PWRCNT_DMA_M2P8</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_m2p9</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">EP93XX_SYSCON_PWRCNT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_mask</span>	<span class="o">=</span> <span class="n">EP93XX_SYSCON_PWRCNT_DMA_M2P9</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_m2m0</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">EP93XX_SYSCON_PWRCNT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_mask</span>	<span class="o">=</span> <span class="n">EP93XX_SYSCON_PWRCNT_DMA_M2M0</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_m2m1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">EP93XX_SYSCON_PWRCNT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_mask</span>	<span class="o">=</span> <span class="n">EP93XX_SYSCON_PWRCNT_DMA_M2M1</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#define INIT_CK(dev,con,ck)					\</span>
<span class="cp">	{ .dev_id = dev, .con_id = con, .clk = ck }</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_lookup</span> <span class="n">clocks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INIT_CK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>			<span class="s">&quot;xtali&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">clk_xtali</span><span class="p">),</span>
	<span class="n">INIT_CK</span><span class="p">(</span><span class="s">&quot;apb:uart1&quot;</span><span class="p">,</span>		<span class="nb">NULL</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_uart1</span><span class="p">),</span>
	<span class="n">INIT_CK</span><span class="p">(</span><span class="s">&quot;apb:uart2&quot;</span><span class="p">,</span>		<span class="nb">NULL</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_uart2</span><span class="p">),</span>
	<span class="n">INIT_CK</span><span class="p">(</span><span class="s">&quot;apb:uart3&quot;</span><span class="p">,</span>		<span class="nb">NULL</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_uart3</span><span class="p">),</span>
	<span class="n">INIT_CK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>			<span class="s">&quot;pll1&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_pll1</span><span class="p">),</span>
	<span class="n">INIT_CK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>			<span class="s">&quot;fclk&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_f</span><span class="p">),</span>
	<span class="n">INIT_CK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>			<span class="s">&quot;hclk&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_h</span><span class="p">),</span>
	<span class="n">INIT_CK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>			<span class="s">&quot;apb_pclk&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">clk_p</span><span class="p">),</span>
	<span class="n">INIT_CK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>			<span class="s">&quot;pll2&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_pll2</span><span class="p">),</span>
	<span class="n">INIT_CK</span><span class="p">(</span><span class="s">&quot;ep93xx-ohci&quot;</span><span class="p">,</span>		<span class="nb">NULL</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_usb_host</span><span class="p">),</span>
	<span class="n">INIT_CK</span><span class="p">(</span><span class="s">&quot;ep93xx-keypad&quot;</span><span class="p">,</span>	<span class="nb">NULL</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_keypad</span><span class="p">),</span>
	<span class="n">INIT_CK</span><span class="p">(</span><span class="s">&quot;ep93xx-fb&quot;</span><span class="p">,</span>		<span class="nb">NULL</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_video</span><span class="p">),</span>
	<span class="n">INIT_CK</span><span class="p">(</span><span class="s">&quot;ep93xx-spi.0&quot;</span><span class="p">,</span>		<span class="nb">NULL</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_spi</span><span class="p">),</span>
	<span class="n">INIT_CK</span><span class="p">(</span><span class="s">&quot;ep93xx-i2s&quot;</span><span class="p">,</span>		<span class="s">&quot;mclk&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_i2s_mclk</span><span class="p">),</span>
	<span class="n">INIT_CK</span><span class="p">(</span><span class="s">&quot;ep93xx-i2s&quot;</span><span class="p">,</span>		<span class="s">&quot;sclk&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_i2s_sclk</span><span class="p">),</span>
	<span class="n">INIT_CK</span><span class="p">(</span><span class="s">&quot;ep93xx-i2s&quot;</span><span class="p">,</span>		<span class="s">&quot;lrclk&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">clk_i2s_lrclk</span><span class="p">),</span>
	<span class="n">INIT_CK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>			<span class="s">&quot;pwm_clk&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">clk_pwm</span><span class="p">),</span>
	<span class="n">INIT_CK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>			<span class="s">&quot;m2p0&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_m2p0</span><span class="p">),</span>
	<span class="n">INIT_CK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>			<span class="s">&quot;m2p1&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_m2p1</span><span class="p">),</span>
	<span class="n">INIT_CK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>			<span class="s">&quot;m2p2&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_m2p2</span><span class="p">),</span>
	<span class="n">INIT_CK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>			<span class="s">&quot;m2p3&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_m2p3</span><span class="p">),</span>
	<span class="n">INIT_CK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>			<span class="s">&quot;m2p4&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_m2p4</span><span class="p">),</span>
	<span class="n">INIT_CK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>			<span class="s">&quot;m2p5&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_m2p5</span><span class="p">),</span>
	<span class="n">INIT_CK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>			<span class="s">&quot;m2p6&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_m2p6</span><span class="p">),</span>
	<span class="n">INIT_CK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>			<span class="s">&quot;m2p7&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_m2p7</span><span class="p">),</span>
	<span class="n">INIT_CK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>			<span class="s">&quot;m2p8&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_m2p8</span><span class="p">),</span>
	<span class="n">INIT_CK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>			<span class="s">&quot;m2p9&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_m2p9</span><span class="p">),</span>
	<span class="n">INIT_CK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>			<span class="s">&quot;m2m0&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_m2m0</span><span class="p">),</span>
	<span class="n">INIT_CK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>			<span class="s">&quot;m2m1&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_m2m1</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">DEFINE_SPINLOCK</span><span class="p">(</span><span class="n">clk_lock</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">__clk_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">users</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">)</span>
			<span class="n">__clk_enable</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_reg</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">u32</span> <span class="n">v</span><span class="p">;</span>

			<span class="n">v</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_reg</span><span class="p">);</span>
			<span class="n">v</span> <span class="o">|=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_mask</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">sw_locked</span><span class="p">)</span>
				<span class="n">ep93xx_syscon_swlocked_write</span><span class="p">(</span><span class="n">v</span><span class="p">,</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_reg</span><span class="p">);</span>
			<span class="k">else</span>
				<span class="n">__raw_writel</span><span class="p">(</span><span class="n">v</span><span class="p">,</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_reg</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">clk_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">clk</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">__clk_enable</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">clk_enable</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">__clk_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!--</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">users</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_reg</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">u32</span> <span class="n">v</span><span class="p">;</span>

			<span class="n">v</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_reg</span><span class="p">);</span>
			<span class="n">v</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_mask</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">sw_locked</span><span class="p">)</span>
				<span class="n">ep93xx_syscon_swlocked_write</span><span class="p">(</span><span class="n">v</span><span class="p">,</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_reg</span><span class="p">);</span>
			<span class="k">else</span>
				<span class="n">__raw_writel</span><span class="p">(</span><span class="n">v</span><span class="p">,</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_reg</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">)</span>
			<span class="n">__clk_disable</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">clk_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">clk</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">__clk_disable</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">clk_disable</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">get_uart_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">value</span><span class="p">;</span>

	<span class="n">value</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">EP93XX_SYSCON_PWRCNT</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">value</span> <span class="o">&amp;</span> <span class="n">EP93XX_SYSCON_PWRCNT_UARTBAUD</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rate</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="n">rate</span> <span class="o">/</span> <span class="mi">2</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">clk_get_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">get_rate</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">get_rate</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">clk_get_rate</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">set_keytchclk_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">div_bit</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_reg</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * The Key Matrix and ADC clocks are configured using the same</span>
<span class="cm">	 * System Controller register.  The clock used will be either</span>
<span class="cm">	 * 1/4 or 1/16 the external clock rate depending on the</span>
<span class="cm">	 * EP93XX_SYSCON_KEYTCHCLKDIV_KDIV/EP93XX_SYSCON_KEYTCHCLKDIV_ADIV</span>
<span class="cm">	 * bit being set or cleared.</span>
<span class="cm">	 */</span>
	<span class="n">div_bit</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_mask</span> <span class="o">&gt;&gt;</span> <span class="mi">15</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rate</span> <span class="o">==</span> <span class="n">EP93XX_KEYTCHCLK_DIV4</span><span class="p">)</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">div_bit</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rate</span> <span class="o">==</span> <span class="n">EP93XX_KEYTCHCLK_DIV16</span><span class="p">)</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">div_bit</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">ep93xx_syscon_swlocked_write</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_reg</span><span class="p">);</span>
	<span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">=</span> <span class="n">rate</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">calc_clk_div</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">,</span>
			<span class="kt">int</span> <span class="o">*</span><span class="n">psel</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">esel</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">pdiv</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">div</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">mclk</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">max_rate</span><span class="p">,</span> <span class="n">actual_rate</span><span class="p">,</span> <span class="n">mclk_rate</span><span class="p">,</span> <span class="n">rate_err</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">found</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">__div</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">__pdiv</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Don&#39;t exceed the maximum rate */</span>
	<span class="n">max_rate</span> <span class="o">=</span> <span class="n">max3</span><span class="p">(</span><span class="n">clk_pll1</span><span class="p">.</span><span class="n">rate</span> <span class="o">/</span> <span class="mi">4</span><span class="p">,</span> <span class="n">clk_pll2</span><span class="p">.</span><span class="n">rate</span> <span class="o">/</span> <span class="mi">4</span><span class="p">,</span> <span class="n">clk_xtali</span><span class="p">.</span><span class="n">rate</span> <span class="o">/</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">rate</span> <span class="o">=</span> <span class="n">min</span><span class="p">(</span><span class="n">rate</span><span class="p">,</span> <span class="n">max_rate</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Try the two pll&#39;s and the external clock</span>
<span class="cm">	 * Because the valid predividers are 2, 2.5 and 3, we multiply</span>
<span class="cm">	 * all the clocks by 2 to avoid floating point math.</span>
<span class="cm">	 *</span>
<span class="cm">	 * This is based on the algorithm in the ep93xx raster guide:</span>
<span class="cm">	 * http://be-a-maverick.com/en/pubs/appNote/AN269REV1.pdf</span>
<span class="cm">	 *</span>
<span class="cm">	 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">3</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">mclk</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_xtali</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
			<span class="n">mclk</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_pll1</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">mclk</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_pll2</span><span class="p">;</span>
		<span class="n">mclk_rate</span> <span class="o">=</span> <span class="n">mclk</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">*</span> <span class="mi">2</span><span class="p">;</span>

		<span class="cm">/* Try each predivider value */</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">__pdiv</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span> <span class="n">__pdiv</span> <span class="o">&lt;=</span> <span class="mi">6</span><span class="p">;</span> <span class="n">__pdiv</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">__div</span> <span class="o">=</span> <span class="n">mclk_rate</span> <span class="o">/</span> <span class="p">(</span><span class="n">rate</span> <span class="o">*</span> <span class="n">__pdiv</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">__div</span> <span class="o">&lt;</span> <span class="mi">2</span> <span class="o">||</span> <span class="n">__div</span> <span class="o">&gt;</span> <span class="mi">127</span><span class="p">)</span>
				<span class="k">continue</span><span class="p">;</span>

			<span class="n">actual_rate</span> <span class="o">=</span> <span class="n">mclk_rate</span> <span class="o">/</span> <span class="p">(</span><span class="n">__pdiv</span> <span class="o">*</span> <span class="n">__div</span><span class="p">);</span>

			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">found</span> <span class="o">||</span> <span class="n">abs</span><span class="p">(</span><span class="n">actual_rate</span> <span class="o">-</span> <span class="n">rate</span><span class="p">)</span> <span class="o">&lt;</span> <span class="n">rate_err</span><span class="p">)</span> <span class="p">{</span>
				<span class="o">*</span><span class="n">pdiv</span> <span class="o">=</span> <span class="n">__pdiv</span> <span class="o">-</span> <span class="mi">3</span><span class="p">;</span>
				<span class="o">*</span><span class="n">div</span> <span class="o">=</span> <span class="n">__div</span><span class="p">;</span>
				<span class="o">*</span><span class="n">psel</span> <span class="o">=</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="mi">2</span><span class="p">);</span>
				<span class="o">*</span><span class="n">esel</span> <span class="o">=</span> <span class="p">(</span><span class="n">i</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">);</span>
				<span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span> <span class="o">=</span> <span class="n">mclk</span><span class="p">;</span>
				<span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">=</span> <span class="n">actual_rate</span><span class="p">;</span>
				<span class="n">rate_err</span> <span class="o">=</span> <span class="n">abs</span><span class="p">(</span><span class="n">actual_rate</span> <span class="o">-</span> <span class="n">rate</span><span class="p">);</span>
				<span class="n">found</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">found</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">set_div_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">,</span> <span class="n">psel</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">esel</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">pdiv</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">div</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">calc_clk_div</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">rate</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">psel</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">esel</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pdiv</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">err</span><span class="p">;</span>

	<span class="cm">/* Clear the esel, psel, pdiv and div bits */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_reg</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x7fff</span><span class="p">;</span>

	<span class="cm">/* Set the new esel, psel, pdiv and div bits for the new clock rate */</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="p">(</span><span class="n">esel</span> <span class="o">?</span> <span class="n">EP93XX_SYSCON_CLKDIV_ESEL</span> <span class="o">:</span> <span class="mi">0</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">(</span><span class="n">psel</span> <span class="o">?</span> <span class="n">EP93XX_SYSCON_CLKDIV_PSEL</span> <span class="o">:</span> <span class="mi">0</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">(</span><span class="n">pdiv</span> <span class="o">&lt;&lt;</span> <span class="n">EP93XX_SYSCON_CLKDIV_PDIV_SHIFT</span><span class="p">)</span> <span class="o">|</span> <span class="n">div</span><span class="p">;</span>
	<span class="n">ep93xx_syscon_swlocked_write</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_reg</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">set_i2s_sclk_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="n">val</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_reg</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rate</span> <span class="o">==</span> <span class="n">clk_i2s_mclk</span><span class="p">.</span><span class="n">rate</span> <span class="o">/</span> <span class="mi">2</span><span class="p">)</span>
		<span class="n">ep93xx_syscon_swlocked_write</span><span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">EP93XX_I2SCLKDIV_SDIV</span><span class="p">,</span> 
					     <span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_reg</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rate</span> <span class="o">==</span> <span class="n">clk_i2s_mclk</span><span class="p">.</span><span class="n">rate</span> <span class="o">/</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">ep93xx_syscon_swlocked_write</span><span class="p">(</span><span class="n">val</span> <span class="o">|</span> <span class="n">EP93XX_I2SCLKDIV_SDIV</span><span class="p">,</span> 
					     <span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_reg</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">clk_i2s_sclk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">rate</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">set_i2s_lrclk_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="n">val</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_reg</span><span class="p">)</span> <span class="o">&amp;</span> 
		<span class="o">~</span><span class="n">EP93XX_I2SCLKDIV_LRDIV_MASK</span><span class="p">;</span>
	
	<span class="k">if</span> <span class="p">(</span><span class="n">rate</span> <span class="o">==</span> <span class="n">clk_i2s_sclk</span><span class="p">.</span><span class="n">rate</span> <span class="o">/</span> <span class="mi">32</span><span class="p">)</span>
		<span class="n">ep93xx_syscon_swlocked_write</span><span class="p">(</span><span class="n">val</span> <span class="o">|</span> <span class="n">EP93XX_I2SCLKDIV_LRDIV32</span><span class="p">,</span>
					     <span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_reg</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rate</span> <span class="o">==</span> <span class="n">clk_i2s_sclk</span><span class="p">.</span><span class="n">rate</span> <span class="o">/</span> <span class="mi">64</span><span class="p">)</span>
		<span class="n">ep93xx_syscon_swlocked_write</span><span class="p">(</span><span class="n">val</span> <span class="o">|</span> <span class="n">EP93XX_I2SCLKDIV_LRDIV64</span><span class="p">,</span>
					     <span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_reg</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rate</span> <span class="o">==</span> <span class="n">clk_i2s_sclk</span><span class="p">.</span><span class="n">rate</span> <span class="o">/</span> <span class="mi">128</span><span class="p">)</span>
		<span class="n">ep93xx_syscon_swlocked_write</span><span class="p">(</span><span class="n">val</span> <span class="o">|</span> <span class="n">EP93XX_I2SCLKDIV_LRDIV128</span><span class="p">,</span>
					     <span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_reg</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">clk_i2s_lrclk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">rate</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">clk_set_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">set_rate</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">set_rate</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">rate</span><span class="p">);</span>

	<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">clk_set_rate</span><span class="p">);</span>


<span class="k">static</span> <span class="kt">char</span> <span class="n">fclk_divisors</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span> <span class="p">};</span>
<span class="k">static</span> <span class="kt">char</span> <span class="n">hclk_divisors</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">32</span> <span class="p">};</span>
<span class="k">static</span> <span class="kt">char</span> <span class="n">pclk_divisors</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">8</span> <span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * PLL rate = 14.7456 MHz * (X1FBD + 1) * (X2FBD + 1) / (X2IPD + 1) / 2^PS</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">calc_pll_rate</span><span class="p">(</span><span class="n">u32</span> <span class="n">config_word</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">rate</span> <span class="o">=</span> <span class="n">clk_xtali</span><span class="p">.</span><span class="n">rate</span><span class="p">;</span>
	<span class="n">rate</span> <span class="o">*=</span> <span class="p">((</span><span class="n">config_word</span> <span class="o">&gt;&gt;</span> <span class="mi">11</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>		<span class="cm">/* X1FBD */</span>
	<span class="n">rate</span> <span class="o">*=</span> <span class="p">((</span><span class="n">config_word</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3f</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>		<span class="cm">/* X2FBD */</span>
	<span class="n">do_div</span><span class="p">(</span><span class="n">rate</span><span class="p">,</span> <span class="p">(</span><span class="n">config_word</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>			<span class="cm">/* X2IPD */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="p">((</span><span class="n">config_word</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>		<span class="cm">/* PS */</span>
		<span class="n">rate</span> <span class="o">&gt;&gt;=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">return</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">rate</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">ep93xx_dma_clock_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">clk_m2p0</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">clk_h</span><span class="p">.</span><span class="n">rate</span><span class="p">;</span>
	<span class="n">clk_m2p1</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">clk_h</span><span class="p">.</span><span class="n">rate</span><span class="p">;</span>
	<span class="n">clk_m2p2</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">clk_h</span><span class="p">.</span><span class="n">rate</span><span class="p">;</span>
	<span class="n">clk_m2p3</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">clk_h</span><span class="p">.</span><span class="n">rate</span><span class="p">;</span>
	<span class="n">clk_m2p4</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">clk_h</span><span class="p">.</span><span class="n">rate</span><span class="p">;</span>
	<span class="n">clk_m2p5</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">clk_h</span><span class="p">.</span><span class="n">rate</span><span class="p">;</span>
	<span class="n">clk_m2p6</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">clk_h</span><span class="p">.</span><span class="n">rate</span><span class="p">;</span>
	<span class="n">clk_m2p7</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">clk_h</span><span class="p">.</span><span class="n">rate</span><span class="p">;</span>
	<span class="n">clk_m2p8</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">clk_h</span><span class="p">.</span><span class="n">rate</span><span class="p">;</span>
	<span class="n">clk_m2p9</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">clk_h</span><span class="p">.</span><span class="n">rate</span><span class="p">;</span>
	<span class="n">clk_m2m0</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">clk_h</span><span class="p">.</span><span class="n">rate</span><span class="p">;</span>
	<span class="n">clk_m2m1</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">clk_h</span><span class="p">.</span><span class="n">rate</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">ep93xx_clock_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">value</span><span class="p">;</span>

	<span class="cm">/* Determine the bootloader configured pll1 rate */</span>
	<span class="n">value</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">EP93XX_SYSCON_CLKSET1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">value</span> <span class="o">&amp;</span> <span class="n">EP93XX_SYSCON_CLKSET1_NBYP1</span><span class="p">))</span>
		<span class="n">clk_pll1</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">clk_xtali</span><span class="p">.</span><span class="n">rate</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">clk_pll1</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">calc_pll_rate</span><span class="p">(</span><span class="n">value</span><span class="p">);</span>

	<span class="cm">/* Initialize the pll1 derived clocks */</span>
	<span class="n">clk_f</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">clk_pll1</span><span class="p">.</span><span class="n">rate</span> <span class="o">/</span> <span class="n">fclk_divisors</span><span class="p">[(</span><span class="n">value</span> <span class="o">&gt;&gt;</span> <span class="mi">25</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">];</span>
	<span class="n">clk_h</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">clk_pll1</span><span class="p">.</span><span class="n">rate</span> <span class="o">/</span> <span class="n">hclk_divisors</span><span class="p">[(</span><span class="n">value</span> <span class="o">&gt;&gt;</span> <span class="mi">20</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">];</span>
	<span class="n">clk_p</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">clk_h</span><span class="p">.</span><span class="n">rate</span> <span class="o">/</span> <span class="n">pclk_divisors</span><span class="p">[(</span><span class="n">value</span> <span class="o">&gt;&gt;</span> <span class="mi">18</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">];</span>
	<span class="n">ep93xx_dma_clock_init</span><span class="p">();</span>

	<span class="cm">/* Determine the bootloader configured pll2 rate */</span>
	<span class="n">value</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">EP93XX_SYSCON_CLKSET2</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">value</span> <span class="o">&amp;</span> <span class="n">EP93XX_SYSCON_CLKSET2_NBYP2</span><span class="p">))</span>
		<span class="n">clk_pll2</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">clk_xtali</span><span class="p">.</span><span class="n">rate</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">value</span> <span class="o">&amp;</span> <span class="n">EP93XX_SYSCON_CLKSET2_PLL2_EN</span><span class="p">)</span>
		<span class="n">clk_pll2</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">calc_pll_rate</span><span class="p">(</span><span class="n">value</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">clk_pll2</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Initialize the pll2 derived clocks */</span>
	<span class="n">clk_usb_host</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">clk_pll2</span><span class="p">.</span><span class="n">rate</span> <span class="o">/</span> <span class="p">(((</span><span class="n">value</span> <span class="o">&gt;&gt;</span> <span class="mi">28</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * EP93xx SSP clock rate was doubled in version E2. For more information</span>
<span class="cm">	 * see:</span>
<span class="cm">	 *     http://www.cirrus.com/en/pubs/appNote/AN273REV4.pdf</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ep93xx_chip_revision</span><span class="p">()</span> <span class="o">&lt;</span> <span class="n">EP93XX_CHIP_REV_E2</span><span class="p">)</span>
		<span class="n">clk_spi</span><span class="p">.</span><span class="n">rate</span> <span class="o">/=</span> <span class="mi">2</span><span class="p">;</span>

	<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;PLL1 running at %ld MHz, PLL2 at %ld MHz</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">clk_pll1</span><span class="p">.</span><span class="n">rate</span> <span class="o">/</span> <span class="mi">1000000</span><span class="p">,</span> <span class="n">clk_pll2</span><span class="p">.</span><span class="n">rate</span> <span class="o">/</span> <span class="mi">1000000</span><span class="p">);</span>
	<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;FCLK %ld MHz, HCLK %ld MHz, PCLK %ld MHz</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">clk_f</span><span class="p">.</span><span class="n">rate</span> <span class="o">/</span> <span class="mi">1000000</span><span class="p">,</span> <span class="n">clk_h</span><span class="p">.</span><span class="n">rate</span> <span class="o">/</span> <span class="mi">1000000</span><span class="p">,</span>
		<span class="n">clk_p</span><span class="p">.</span><span class="n">rate</span> <span class="o">/</span> <span class="mi">1000000</span><span class="p">);</span>

	<span class="n">clkdev_add_table</span><span class="p">(</span><span class="n">clocks</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clocks</span><span class="p">));</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">postcore_initcall</span><span class="p">(</span><span class="n">ep93xx_clock_init</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
