Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/tapatil/CSE240C/SA1/ChampSim-master/ipc1_public/server_013.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000000 cycles: 3211090 heartbeat IPC: 3.11421 cumulative IPC: 3.11421 (Simulation time: 0 hr 0 min 31 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 6411185 heartbeat IPC: 3.12491 cumulative IPC: 3.11955 (Simulation time: 0 hr 1 min 1 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 9615195 heartbeat IPC: 3.12109 cumulative IPC: 3.12006 (Simulation time: 0 hr 1 min 31 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 12814862 heartbeat IPC: 3.12533 cumulative IPC: 3.12138 (Simulation time: 0 hr 2 min 1 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 16014146 heartbeat IPC: 3.1257 cumulative IPC: 3.12224 (Simulation time: 0 hr 2 min 32 sec) 

Warmup complete CPU 0 instructions: 50000004 cycles: 16014147 (Simulation time: 0 hr 2 min 32 sec) 

Heartbeat CPU 0 instructions: 60000002 cycles: 23532152 heartbeat IPC: 1.33014 cumulative IPC: 1.33014 (Simulation time: 0 hr 3 min 3 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 31225298 heartbeat IPC: 1.29986 cumulative IPC: 1.31482 (Simulation time: 0 hr 3 min 34 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 38380987 heartbeat IPC: 1.39749 cumulative IPC: 1.34127 (Simulation time: 0 hr 4 min 4 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 45745052 heartbeat IPC: 1.35795 cumulative IPC: 1.3454 (Simulation time: 0 hr 4 min 34 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 53091027 heartbeat IPC: 1.36129 cumulative IPC: 1.34855 (Simulation time: 0 hr 5 min 4 sec) 
Finished CPU 0 instructions: 50000003 cycles: 37076881 cumulative IPC: 1.34855 (Simulation time: 0 hr 5 min 4 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.34855 instructions: 50000003 cycles: 37076881
L1D TOTAL     ACCESS:   17311949  HIT:   16245560  MISS:    1066389
L1D LOAD      ACCESS:    6311255  HIT:    5810421  MISS:     500834
L1D RFO       ACCESS:    4929113  HIT:    4848953  MISS:      80160
L1D PREFETCH  ACCESS:    6071581  HIT:    5586186  MISS:     485395
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    6345351  ISSUED:    6251352  USEFUL:     133860  USELESS:     351544
L1D AVERAGE MISS LATENCY: 42.0118 cycles
L1I TOTAL     ACCESS:   16328385  HIT:   14258928  MISS:    2069457
L1I LOAD      ACCESS:    8720051  HIT:    8629509  MISS:      90542
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    7608334  HIT:    5629419  MISS:    1978915
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    8346397  ISSUED:    7915893  USEFUL:    1442031  USELESS:     536789
L1I AVERAGE MISS LATENCY: 31.1128 cycles
L2C TOTAL     ACCESS:    4088838  HIT:    2691515  MISS:    1397323
L2C LOAD      ACCESS:     526104  HIT:     240760  MISS:     285344
L2C RFO       ACCESS:      78829  HIT:      30236  MISS:      48593
L2C PREFETCH  ACCESS:    3208137  HIT:    2145885  MISS:    1062252
L2C WRITEBACK ACCESS:     275768  HIT:     274634  MISS:       1134
L2C PREFETCH  REQUESTED:    3118389  ISSUED:    3115597  USEFUL:      26828  USELESS:    1035678
L2C AVERAGE MISS LATENCY: 45.6653 cycles
LLC TOTAL     ACCESS:    2541513  HIT:    2381388  MISS:     160125
LLC LOAD      ACCESS:     285234  HIT:     263304  MISS:      21930
LLC RFO       ACCESS:      48587  HIT:      38967  MISS:       9620
LLC PREFETCH  ACCESS:    2036119  HIT:    1907786  MISS:     128333
LLC WRITEBACK ACCESS:     171573  HIT:     171331  MISS:        242
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      12290  USELESS:     115273
LLC AVERAGE MISS LATENCY: 175.124 cycles
Major fault: 0 Minor fault: 6211
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      25144  ROW_BUFFER_MISS:     134727
 DBUS_CONGESTED:      68466
 WQ ROW_BUFFER_HIT:      11722  ROW_BUFFER_MISS:      50526  FULL:          0

 AVG_CONGESTED_CYCLE: 5

CPU 0 Branch Prediction Accuracy: 99.4114% MPKI: 1.0933 Average ROB Occupancy at Mispredict: 124.274

Branch types
NOT_BRANCH: 40713245 81.4265%
BRANCH_DIRECT_JUMP: 463701 0.927402%
BRANCH_INDIRECT: 146544 0.293088%
BRANCH_CONDITIONAL: 6981953 13.9639%
BRANCH_DIRECT_CALL: 665005 1.33001%
BRANCH_INDIRECT_CALL: 165152 0.330304%
BRANCH_RETURN: 864312 1.72862%
BRANCH_OTHER: 0 0%

