# Project Overview
Single Cycle and Pipelined 32-bit MIPS Processor implementation in VHDL using Intel Quartus Prime and DE10-Lite FPGA. The pipelined implementation has 5 stages:
- Fetch
- Decode
- Execute
- Memory
- Writeback

_Note: This processor does **NOT** have forwarding support_
