$comment
	File created using the following command:
		vcd file lab4_part3.msim.vcd -direction
$end
$date
	Tue Oct 09 03:30:14 2018
$end
$version
	ModelSim Version 10.4d
$end
$timescale
	1ps
$end

$scope module part3_vlg_vec_tst $end
$var reg 10 ! SW [9:0] $end
$var wire 1 " LEDR [4] $end
$var wire 1 # LEDR [3] $end
$var wire 1 $ LEDR [2] $end
$var wire 1 % LEDR [1] $end
$var wire 1 & LEDR [0] $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - SW[9]~input_o $end
$var wire 1 . ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 / SW[4]~input_o $end
$var wire 1 0 SW[8]~input_o $end
$var wire 1 1 SW[0]~input_o $end
$var wire 1 2 a1|s~0_combout $end
$var wire 1 3 SW[1]~input_o $end
$var wire 1 4 SW[5]~input_o $end
$var wire 1 5 a2|s~0_combout $end
$var wire 1 6 SW[2]~input_o $end
$var wire 1 7 SW[6]~input_o $end
$var wire 1 8 a2|c_out~0_combout $end
$var wire 1 9 a3|s~0_combout $end
$var wire 1 : SW[3]~input_o $end
$var wire 1 ; SW[7]~input_o $end
$var wire 1 < a4|s~0_combout $end
$var wire 1 = a4|c_out~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0&
0%
0$
0#
0"
0'
1(
x)
1*
1+
1,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
$end
#140000
b10000 !
b10001 !
11
1/
15
1%
#190000
b1 !
b0 !
01
0/
05
0%
#200000
b10000000 !
b11000000 !
b11100000 !
b11101000 !
b11101100 !
b11101110 !
b11111110 !
b11111111 !
11
13
16
1:
1/
14
17
1;
18
1=
1<
15
1%
1#
1"
19
1$
#280000
b1111111 !
b111111 !
b11111 !
b10111 !
b10011 !
b10001 !
b1 !
b0 !
01
03
06
0:
0/
04
07
0;
08
0=
0<
05
0%
0#
0"
09
0$
#290000
b100000000 !
b110000000 !
b111000000 !
b111100000 !
b111101000 !
b111101100 !
b111101110 !
b111111110 !
b111111111 !
11
13
16
1:
1/
14
17
1;
10
18
15
12
1=
1<
1#
1"
1&
1%
19
1$
#390000
b11111111 !
b1111111 !
b111111 !
b11111 !
b10111 !
b10011 !
b10001 !
b1 !
b0 !
01
03
06
0:
0/
04
07
0;
00
08
05
02
0=
0<
0#
0"
0&
0%
09
0$
#1000000
