<stg><name>ISPpipeline_Block_entry1_proc</name>


<trans_list>

<trans id="53" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:0 %pawb_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %pawb

]]></Node>
<StgValue><ssdm name="pawb_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="16">
<![CDATA[
newFuncRoot:3 %zext_ln364 = zext i16 %pawb_read

]]></Node>
<StgValue><ssdm name="zext_ln364"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="7" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %conv = uitofp i32 %zext_ln364

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="6" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %conv = uitofp i32 %zext_ln364

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="20" st_id="3" stage="5" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %conv = uitofp i32 %zext_ln364

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="21" st_id="4" stage="4" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %conv = uitofp i32 %zext_ln364

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="22" st_id="5" stage="3" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %conv = uitofp i32 %zext_ln364

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="23" st_id="6" stage="2" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %conv = uitofp i32 %zext_ln364

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="24" st_id="7" stage="1" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %conv = uitofp i32 %zext_ln364

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="25" st_id="8" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %thresh = fmul i32 %conv, i32 0.00390625

]]></Node>
<StgValue><ssdm name="thresh"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="26" st_id="9" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %thresh = fmul i32 %conv, i32 0.00390625

]]></Node>
<StgValue><ssdm name="thresh"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="27" st_id="10" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %thresh = fmul i32 %conv, i32 0.00390625

]]></Node>
<StgValue><ssdm name="thresh"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="28" st_id="11" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %thresh = fmul i32 %conv, i32 0.00390625

]]></Node>
<StgValue><ssdm name="thresh"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="29" st_id="12" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %thresh = fmul i32 %conv, i32 0.00390625

]]></Node>
<StgValue><ssdm name="thresh"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="30" st_id="13" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %thresh = fmul i32 %conv, i32 0.00390625

]]></Node>
<StgValue><ssdm name="thresh"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="31" st_id="14" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %thresh = fmul i32 %conv, i32 0.00390625

]]></Node>
<StgValue><ssdm name="thresh"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="32" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:1 %width_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %width

]]></Node>
<StgValue><ssdm name="width_read"/></StgValue>
</operation>

<operation id="33" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:2 %height_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %height

]]></Node>
<StgValue><ssdm name="height_read"/></StgValue>
</operation>

<operation id="34" st_id="15" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %thresh = fmul i32 %conv, i32 0.00390625

]]></Node>
<StgValue><ssdm name="thresh"/></StgValue>
</operation>

<operation id="35" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="208" op_0_bw="208" op_1_bw="11">
<![CDATA[
newFuncRoot:6 %mrv_s = insertvalue i208 <undef>, i11 %height_read

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="36" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="208" op_0_bw="208" op_1_bw="11">
<![CDATA[
newFuncRoot:7 %mrv_1 = insertvalue i208 %mrv_s, i11 %width_read

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="37" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="208" op_0_bw="208" op_1_bw="11">
<![CDATA[
newFuncRoot:8 %mrv_2 = insertvalue i208 %mrv_1, i11 %height_read

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="38" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="208" op_0_bw="208" op_1_bw="11">
<![CDATA[
newFuncRoot:9 %mrv_3 = insertvalue i208 %mrv_2, i11 %width_read

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="39" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="208" op_0_bw="208" op_1_bw="11">
<![CDATA[
newFuncRoot:10 %mrv_4 = insertvalue i208 %mrv_3, i11 %height_read

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="40" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="208" op_0_bw="208" op_1_bw="11">
<![CDATA[
newFuncRoot:11 %mrv_5 = insertvalue i208 %mrv_4, i11 %width_read

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="41" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="208" op_0_bw="208" op_1_bw="11">
<![CDATA[
newFuncRoot:12 %mrv_6 = insertvalue i208 %mrv_5, i11 %height_read

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="42" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="208" op_0_bw="208" op_1_bw="11">
<![CDATA[
newFuncRoot:13 %mrv_7 = insertvalue i208 %mrv_6, i11 %width_read

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="43" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="208" op_0_bw="208" op_1_bw="11">
<![CDATA[
newFuncRoot:14 %mrv_8 = insertvalue i208 %mrv_7, i11 %height_read

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="44" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="208" op_0_bw="208" op_1_bw="11">
<![CDATA[
newFuncRoot:15 %mrv_9 = insertvalue i208 %mrv_8, i11 %width_read

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="45" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="208" op_0_bw="208" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %mrv_10 = insertvalue i208 %mrv_9, i32 %thresh

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="46" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="208" op_0_bw="208" op_1_bw="11">
<![CDATA[
newFuncRoot:17 %mrv_11 = insertvalue i208 %mrv_10, i11 %height_read

]]></Node>
<StgValue><ssdm name="mrv_11"/></StgValue>
</operation>

<operation id="47" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="208" op_0_bw="208" op_1_bw="11">
<![CDATA[
newFuncRoot:18 %mrv_12 = insertvalue i208 %mrv_11, i11 %width_read

]]></Node>
<StgValue><ssdm name="mrv_12"/></StgValue>
</operation>

<operation id="48" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="208" op_0_bw="208" op_1_bw="11">
<![CDATA[
newFuncRoot:19 %mrv_13 = insertvalue i208 %mrv_12, i11 %height_read

]]></Node>
<StgValue><ssdm name="mrv_13"/></StgValue>
</operation>

<operation id="49" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="208" op_0_bw="208" op_1_bw="11">
<![CDATA[
newFuncRoot:20 %mrv_14 = insertvalue i208 %mrv_13, i11 %width_read

]]></Node>
<StgValue><ssdm name="mrv_14"/></StgValue>
</operation>

<operation id="50" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="208" op_0_bw="208" op_1_bw="11">
<![CDATA[
newFuncRoot:21 %mrv_15 = insertvalue i208 %mrv_14, i11 %height_read

]]></Node>
<StgValue><ssdm name="mrv_15"/></StgValue>
</operation>

<operation id="51" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="208" op_0_bw="208" op_1_bw="11">
<![CDATA[
newFuncRoot:22 %mrv_16 = insertvalue i208 %mrv_15, i11 %width_read

]]></Node>
<StgValue><ssdm name="mrv_16"/></StgValue>
</operation>

<operation id="52" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="208">
<![CDATA[
newFuncRoot:23 %ret_ln614 = ret i208 %mrv_16

]]></Node>
<StgValue><ssdm name="ret_ln614"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
