
Panel_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000361c  080000b8  080000b8  000100b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  080036d4  080036d4  000136d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003768  08003768  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08003768  08003768  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003768  08003768  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08003768  08003768  00013768  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003770  08003770  00013770  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003774  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000040c  2000000c  08003780  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000418  08003780  00020418  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ac05  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d0c  00000000  00000000  0002ac39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b08  00000000  00000000  0002c948  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a30  00000000  00000000  0002d450  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015288  00000000  00000000  0002de80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c488  00000000  00000000  00043108  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00081193  00000000  00000000  0004f590  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d0723  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000273c  00000000  00000000  000d0774  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	; (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	; (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	; (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	2000000c 	.word	0x2000000c
 80000d8:	00000000 	.word	0x00000000
 80000dc:	080036bc 	.word	0x080036bc

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	; (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	; (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	; (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			; (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000010 	.word	0x20000010
 80000fc:	080036bc 	.word	0x080036bc

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	; 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f806 	bl	8000214 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			; (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__aeabi_idiv0>:
 8000214:	4770      	bx	lr
 8000216:	46c0      	nop			; (mov r8, r8)

08000218 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
    HAL_TIM_PWM_Stop_DMA(&htim3, TIM_CHANNEL_2);
  }
}
*/

void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim) {
 8000218:	b580      	push	{r7, lr}
 800021a:	b082      	sub	sp, #8
 800021c:	af00      	add	r7, sp, #0
 800021e:	6078      	str	r0, [r7, #4]
	Neopixel.do_forwardRewrite();
 8000220:	4b03      	ldr	r3, [pc, #12]	; (8000230 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x18>)
 8000222:	0018      	movs	r0, r3
 8000224:	f000 fb92 	bl	800094c <_ZN6WS281217do_forwardRewriteEv>

}
 8000228:	46c0      	nop			; (mov r8, r8)
 800022a:	46bd      	mov	sp, r7
 800022c:	b002      	add	sp, #8
 800022e:	bd80      	pop	{r7, pc}
 8000230:	200000d0 	.word	0x200000d0

08000234 <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
 8000234:	b580      	push	{r7, lr}
 8000236:	b082      	sub	sp, #8
 8000238:	af00      	add	r7, sp, #0
 800023a:	6078      	str	r0, [r7, #4]
	Neopixel.do_backRewrite();
 800023c:	4b03      	ldr	r3, [pc, #12]	; (800024c <HAL_TIM_PWM_PulseFinishedCallback+0x18>)
 800023e:	0018      	movs	r0, r3
 8000240:	f000 fc30 	bl	8000aa4 <_ZN6WS281214do_backRewriteEv>
}
 8000244:	46c0      	nop			; (mov r8, r8)
 8000246:	46bd      	mov	sp, r7
 8000248:	b002      	add	sp, #8
 800024a:	bd80      	pop	{r7, pc}
 800024c:	200000d0 	.word	0x200000d0

08000250 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000250:	b580      	push	{r7, lr}
 8000252:	b082      	sub	sp, #8
 8000254:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000256:	f000 fd0b 	bl	8000c70 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800025a:	f000 f82b 	bl	80002b4 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800025e:	f000 f935 	bl	80004cc <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8000262:	f000 f915 	bl	8000490 <_ZL11MX_DMA_Initv>
  MX_TIM3_Init();
 8000266:	f000 f881 	bl	800036c <_ZL12MX_TIM3_Initv>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  Neopixel.set_color(k, 3, 3, 0);
 800026a:	4b10      	ldr	r3, [pc, #64]	; (80002ac <main+0x5c>)
 800026c:	681b      	ldr	r3, [r3, #0]
 800026e:	b2d9      	uxtb	r1, r3
 8000270:	480f      	ldr	r0, [pc, #60]	; (80002b0 <main+0x60>)
 8000272:	2300      	movs	r3, #0
 8000274:	9300      	str	r3, [sp, #0]
 8000276:	2303      	movs	r3, #3
 8000278:	2203      	movs	r2, #3
 800027a:	f000 fb30 	bl	80008de <_ZN6WS28129set_colorEhhhh>
	  Neopixel.show();
 800027e:	4b0c      	ldr	r3, [pc, #48]	; (80002b0 <main+0x60>)
 8000280:	0018      	movs	r0, r3
 8000282:	f000 fa6e 	bl	8000762 <_ZN6WS28124showEv>
//	   Neopixel.set_color(8, 3, 0, 0);
//	       Neopixel.show();
//  set_color(k,1,3,0);
//  show();
  k++;
 8000286:	4b09      	ldr	r3, [pc, #36]	; (80002ac <main+0x5c>)
 8000288:	681b      	ldr	r3, [r3, #0]
 800028a:	1c5a      	adds	r2, r3, #1
 800028c:	4b07      	ldr	r3, [pc, #28]	; (80002ac <main+0x5c>)
 800028e:	601a      	str	r2, [r3, #0]
  if(k>256){
 8000290:	4b06      	ldr	r3, [pc, #24]	; (80002ac <main+0x5c>)
 8000292:	681a      	ldr	r2, [r3, #0]
 8000294:	2380      	movs	r3, #128	; 0x80
 8000296:	005b      	lsls	r3, r3, #1
 8000298:	429a      	cmp	r2, r3
 800029a:	dde6      	ble.n	800026a <main+0x1a>
      k=0;
 800029c:	4b03      	ldr	r3, [pc, #12]	; (80002ac <main+0x5c>)
 800029e:	2200      	movs	r2, #0
 80002a0:	601a      	str	r2, [r3, #0]
      Neopixel.clear();
 80002a2:	4b03      	ldr	r3, [pc, #12]	; (80002b0 <main+0x60>)
 80002a4:	0018      	movs	r0, r3
 80002a6:	f000 faee 	bl	8000886 <_ZN6WS28125clearEv>
	  Neopixel.set_color(k, 3, 3, 0);
 80002aa:	e7de      	b.n	800026a <main+0x1a>
 80002ac:	20000410 	.word	0x20000410
 80002b0:	200000d0 	.word	0x200000d0

080002b4 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002b4:	b590      	push	{r4, r7, lr}
 80002b6:	b093      	sub	sp, #76	; 0x4c
 80002b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002ba:	2414      	movs	r4, #20
 80002bc:	193b      	adds	r3, r7, r4
 80002be:	0018      	movs	r0, r3
 80002c0:	2334      	movs	r3, #52	; 0x34
 80002c2:	001a      	movs	r2, r3
 80002c4:	2100      	movs	r1, #0
 80002c6:	f003 f9f1 	bl	80036ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002ca:	1d3b      	adds	r3, r7, #4
 80002cc:	0018      	movs	r0, r3
 80002ce:	2310      	movs	r3, #16
 80002d0:	001a      	movs	r2, r3
 80002d2:	2100      	movs	r1, #0
 80002d4:	f003 f9ea 	bl	80036ac <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80002d8:	2380      	movs	r3, #128	; 0x80
 80002da:	009b      	lsls	r3, r3, #2
 80002dc:	0018      	movs	r0, r3
 80002de:	f001 fa6f 	bl	80017c0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80002e2:	193b      	adds	r3, r7, r4
 80002e4:	2201      	movs	r2, #1
 80002e6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80002e8:	193b      	adds	r3, r7, r4
 80002ea:	22a0      	movs	r2, #160	; 0xa0
 80002ec:	02d2      	lsls	r2, r2, #11
 80002ee:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002f0:	0021      	movs	r1, r4
 80002f2:	187b      	adds	r3, r7, r1
 80002f4:	2202      	movs	r2, #2
 80002f6:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80002f8:	187b      	adds	r3, r7, r1
 80002fa:	2203      	movs	r2, #3
 80002fc:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80002fe:	187b      	adds	r3, r7, r1
 8000300:	2200      	movs	r2, #0
 8000302:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 9;
 8000304:	187b      	adds	r3, r7, r1
 8000306:	2209      	movs	r2, #9
 8000308:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800030a:	187b      	adds	r3, r7, r1
 800030c:	2280      	movs	r2, #128	; 0x80
 800030e:	0292      	lsls	r2, r2, #10
 8000310:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV3;
 8000312:	187b      	adds	r3, r7, r1
 8000314:	2280      	movs	r2, #128	; 0x80
 8000316:	05d2      	lsls	r2, r2, #23
 8000318:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800031a:	187b      	adds	r3, r7, r1
 800031c:	0018      	movs	r0, r3
 800031e:	f001 fa8f 	bl	8001840 <HAL_RCC_OscConfig>
 8000322:	0003      	movs	r3, r0
 8000324:	1e5a      	subs	r2, r3, #1
 8000326:	4193      	sbcs	r3, r2
 8000328:	b2db      	uxtb	r3, r3
 800032a:	2b00      	cmp	r3, #0
 800032c:	d001      	beq.n	8000332 <_Z18SystemClock_Configv+0x7e>
  {
    Error_Handler();
 800032e:	f000 f8ef 	bl	8000510 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000332:	1d3b      	adds	r3, r7, #4
 8000334:	2207      	movs	r2, #7
 8000336:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000338:	1d3b      	adds	r3, r7, #4
 800033a:	2202      	movs	r2, #2
 800033c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800033e:	1d3b      	adds	r3, r7, #4
 8000340:	2200      	movs	r2, #0
 8000342:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000344:	1d3b      	adds	r3, r7, #4
 8000346:	2200      	movs	r2, #0
 8000348:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800034a:	1d3b      	adds	r3, r7, #4
 800034c:	2101      	movs	r1, #1
 800034e:	0018      	movs	r0, r3
 8000350:	f001 fd86 	bl	8001e60 <HAL_RCC_ClockConfig>
 8000354:	0003      	movs	r3, r0
 8000356:	1e5a      	subs	r2, r3, #1
 8000358:	4193      	sbcs	r3, r2
 800035a:	b2db      	uxtb	r3, r3
 800035c:	2b00      	cmp	r3, #0
 800035e:	d001      	beq.n	8000364 <_Z18SystemClock_Configv+0xb0>
  {
    Error_Handler();
 8000360:	f000 f8d6 	bl	8000510 <Error_Handler>
  }
}
 8000364:	46c0      	nop			; (mov r8, r8)
 8000366:	46bd      	mov	sp, r7
 8000368:	b013      	add	sp, #76	; 0x4c
 800036a:	bd90      	pop	{r4, r7, pc}

0800036c <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800036c:	b580      	push	{r7, lr}
 800036e:	b08e      	sub	sp, #56	; 0x38
 8000370:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000372:	2328      	movs	r3, #40	; 0x28
 8000374:	18fb      	adds	r3, r7, r3
 8000376:	0018      	movs	r0, r3
 8000378:	2310      	movs	r3, #16
 800037a:	001a      	movs	r2, r3
 800037c:	2100      	movs	r1, #0
 800037e:	f003 f995 	bl	80036ac <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000382:	231c      	movs	r3, #28
 8000384:	18fb      	adds	r3, r7, r3
 8000386:	0018      	movs	r0, r3
 8000388:	230c      	movs	r3, #12
 800038a:	001a      	movs	r2, r3
 800038c:	2100      	movs	r1, #0
 800038e:	f003 f98d 	bl	80036ac <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000392:	003b      	movs	r3, r7
 8000394:	0018      	movs	r0, r3
 8000396:	231c      	movs	r3, #28
 8000398:	001a      	movs	r2, r3
 800039a:	2100      	movs	r1, #0
 800039c:	f003 f986 	bl	80036ac <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80003a0:	4b39      	ldr	r3, [pc, #228]	; (8000488 <_ZL12MX_TIM3_Initv+0x11c>)
 80003a2:	4a3a      	ldr	r2, [pc, #232]	; (800048c <_ZL12MX_TIM3_Initv+0x120>)
 80003a4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 4-1;
 80003a6:	4b38      	ldr	r3, [pc, #224]	; (8000488 <_ZL12MX_TIM3_Initv+0x11c>)
 80003a8:	2203      	movs	r2, #3
 80003aa:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80003ac:	4b36      	ldr	r3, [pc, #216]	; (8000488 <_ZL12MX_TIM3_Initv+0x11c>)
 80003ae:	2200      	movs	r2, #0
 80003b0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 15-1;
 80003b2:	4b35      	ldr	r3, [pc, #212]	; (8000488 <_ZL12MX_TIM3_Initv+0x11c>)
 80003b4:	220e      	movs	r2, #14
 80003b6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80003b8:	4b33      	ldr	r3, [pc, #204]	; (8000488 <_ZL12MX_TIM3_Initv+0x11c>)
 80003ba:	2200      	movs	r2, #0
 80003bc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80003be:	4b32      	ldr	r3, [pc, #200]	; (8000488 <_ZL12MX_TIM3_Initv+0x11c>)
 80003c0:	2200      	movs	r2, #0
 80003c2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80003c4:	4b30      	ldr	r3, [pc, #192]	; (8000488 <_ZL12MX_TIM3_Initv+0x11c>)
 80003c6:	0018      	movs	r0, r3
 80003c8:	f001 fed2 	bl	8002170 <HAL_TIM_Base_Init>
 80003cc:	0003      	movs	r3, r0
 80003ce:	1e5a      	subs	r2, r3, #1
 80003d0:	4193      	sbcs	r3, r2
 80003d2:	b2db      	uxtb	r3, r3
 80003d4:	2b00      	cmp	r3, #0
 80003d6:	d001      	beq.n	80003dc <_ZL12MX_TIM3_Initv+0x70>
  {
    Error_Handler();
 80003d8:	f000 f89a 	bl	8000510 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80003dc:	2128      	movs	r1, #40	; 0x28
 80003de:	187b      	adds	r3, r7, r1
 80003e0:	2280      	movs	r2, #128	; 0x80
 80003e2:	0152      	lsls	r2, r2, #5
 80003e4:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80003e6:	187a      	adds	r2, r7, r1
 80003e8:	4b27      	ldr	r3, [pc, #156]	; (8000488 <_ZL12MX_TIM3_Initv+0x11c>)
 80003ea:	0011      	movs	r1, r2
 80003ec:	0018      	movs	r0, r3
 80003ee:	f002 fb4f 	bl	8002a90 <HAL_TIM_ConfigClockSource>
 80003f2:	0003      	movs	r3, r0
 80003f4:	1e5a      	subs	r2, r3, #1
 80003f6:	4193      	sbcs	r3, r2
 80003f8:	b2db      	uxtb	r3, r3
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	d001      	beq.n	8000402 <_ZL12MX_TIM3_Initv+0x96>
  {
    Error_Handler();
 80003fe:	f000 f887 	bl	8000510 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000402:	4b21      	ldr	r3, [pc, #132]	; (8000488 <_ZL12MX_TIM3_Initv+0x11c>)
 8000404:	0018      	movs	r0, r3
 8000406:	f001 ff0b 	bl	8002220 <HAL_TIM_PWM_Init>
 800040a:	0003      	movs	r3, r0
 800040c:	1e5a      	subs	r2, r3, #1
 800040e:	4193      	sbcs	r3, r2
 8000410:	b2db      	uxtb	r3, r3
 8000412:	2b00      	cmp	r3, #0
 8000414:	d001      	beq.n	800041a <_ZL12MX_TIM3_Initv+0xae>
  {
    Error_Handler();
 8000416:	f000 f87b 	bl	8000510 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800041a:	211c      	movs	r1, #28
 800041c:	187b      	adds	r3, r7, r1
 800041e:	2200      	movs	r2, #0
 8000420:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000422:	187b      	adds	r3, r7, r1
 8000424:	2200      	movs	r2, #0
 8000426:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000428:	187a      	adds	r2, r7, r1
 800042a:	4b17      	ldr	r3, [pc, #92]	; (8000488 <_ZL12MX_TIM3_Initv+0x11c>)
 800042c:	0011      	movs	r1, r2
 800042e:	0018      	movs	r0, r3
 8000430:	f003 f8b6 	bl	80035a0 <HAL_TIMEx_MasterConfigSynchronization>
 8000434:	0003      	movs	r3, r0
 8000436:	1e5a      	subs	r2, r3, #1
 8000438:	4193      	sbcs	r3, r2
 800043a:	b2db      	uxtb	r3, r3
 800043c:	2b00      	cmp	r3, #0
 800043e:	d001      	beq.n	8000444 <_ZL12MX_TIM3_Initv+0xd8>
  {
    Error_Handler();
 8000440:	f000 f866 	bl	8000510 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000444:	003b      	movs	r3, r7
 8000446:	2260      	movs	r2, #96	; 0x60
 8000448:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 800044a:	003b      	movs	r3, r7
 800044c:	2200      	movs	r2, #0
 800044e:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000450:	003b      	movs	r3, r7
 8000452:	2200      	movs	r2, #0
 8000454:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8000456:	003b      	movs	r3, r7
 8000458:	2204      	movs	r2, #4
 800045a:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800045c:	0039      	movs	r1, r7
 800045e:	4b0a      	ldr	r3, [pc, #40]	; (8000488 <_ZL12MX_TIM3_Initv+0x11c>)
 8000460:	2204      	movs	r2, #4
 8000462:	0018      	movs	r0, r3
 8000464:	f002 fa14 	bl	8002890 <HAL_TIM_PWM_ConfigChannel>
 8000468:	0003      	movs	r3, r0
 800046a:	1e5a      	subs	r2, r3, #1
 800046c:	4193      	sbcs	r3, r2
 800046e:	b2db      	uxtb	r3, r3
 8000470:	2b00      	cmp	r3, #0
 8000472:	d001      	beq.n	8000478 <_ZL12MX_TIM3_Initv+0x10c>
  {
    Error_Handler();
 8000474:	f000 f84c 	bl	8000510 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000478:	4b03      	ldr	r3, [pc, #12]	; (8000488 <_ZL12MX_TIM3_Initv+0x11c>)
 800047a:	0018      	movs	r0, r3
 800047c:	f000 f8e8 	bl	8000650 <HAL_TIM_MspPostInit>

}
 8000480:	46c0      	nop			; (mov r8, r8)
 8000482:	46bd      	mov	sp, r7
 8000484:	b00e      	add	sp, #56	; 0x38
 8000486:	bd80      	pop	{r7, pc}
 8000488:	20000028 	.word	0x20000028
 800048c:	40000400 	.word	0x40000400

08000490 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000490:	b580      	push	{r7, lr}
 8000492:	b082      	sub	sp, #8
 8000494:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000496:	4b0c      	ldr	r3, [pc, #48]	; (80004c8 <_ZL11MX_DMA_Initv+0x38>)
 8000498:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800049a:	4b0b      	ldr	r3, [pc, #44]	; (80004c8 <_ZL11MX_DMA_Initv+0x38>)
 800049c:	2101      	movs	r1, #1
 800049e:	430a      	orrs	r2, r1
 80004a0:	639a      	str	r2, [r3, #56]	; 0x38
 80004a2:	4b09      	ldr	r3, [pc, #36]	; (80004c8 <_ZL11MX_DMA_Initv+0x38>)
 80004a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80004a6:	2201      	movs	r2, #1
 80004a8:	4013      	ands	r3, r2
 80004aa:	607b      	str	r3, [r7, #4]
 80004ac:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80004ae:	2200      	movs	r2, #0
 80004b0:	2100      	movs	r1, #0
 80004b2:	2009      	movs	r0, #9
 80004b4:	f000 fd32 	bl	8000f1c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80004b8:	2009      	movs	r0, #9
 80004ba:	f000 fd44 	bl	8000f46 <HAL_NVIC_EnableIRQ>

}
 80004be:	46c0      	nop			; (mov r8, r8)
 80004c0:	46bd      	mov	sp, r7
 80004c2:	b002      	add	sp, #8
 80004c4:	bd80      	pop	{r7, pc}
 80004c6:	46c0      	nop			; (mov r8, r8)
 80004c8:	40021000 	.word	0x40021000

080004cc <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b082      	sub	sp, #8
 80004d0:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004d2:	4b0e      	ldr	r3, [pc, #56]	; (800050c <_ZL12MX_GPIO_Initv+0x40>)
 80004d4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80004d6:	4b0d      	ldr	r3, [pc, #52]	; (800050c <_ZL12MX_GPIO_Initv+0x40>)
 80004d8:	2104      	movs	r1, #4
 80004da:	430a      	orrs	r2, r1
 80004dc:	635a      	str	r2, [r3, #52]	; 0x34
 80004de:	4b0b      	ldr	r3, [pc, #44]	; (800050c <_ZL12MX_GPIO_Initv+0x40>)
 80004e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80004e2:	2204      	movs	r2, #4
 80004e4:	4013      	ands	r3, r2
 80004e6:	607b      	str	r3, [r7, #4]
 80004e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004ea:	4b08      	ldr	r3, [pc, #32]	; (800050c <_ZL12MX_GPIO_Initv+0x40>)
 80004ec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80004ee:	4b07      	ldr	r3, [pc, #28]	; (800050c <_ZL12MX_GPIO_Initv+0x40>)
 80004f0:	2101      	movs	r1, #1
 80004f2:	430a      	orrs	r2, r1
 80004f4:	635a      	str	r2, [r3, #52]	; 0x34
 80004f6:	4b05      	ldr	r3, [pc, #20]	; (800050c <_ZL12MX_GPIO_Initv+0x40>)
 80004f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80004fa:	2201      	movs	r2, #1
 80004fc:	4013      	ands	r3, r2
 80004fe:	603b      	str	r3, [r7, #0]
 8000500:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000502:	46c0      	nop			; (mov r8, r8)
 8000504:	46bd      	mov	sp, r7
 8000506:	b002      	add	sp, #8
 8000508:	bd80      	pop	{r7, pc}
 800050a:	46c0      	nop			; (mov r8, r8)
 800050c:	40021000 	.word	0x40021000

08000510 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000514:	b672      	cpsid	i
}
 8000516:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000518:	e7fe      	b.n	8000518 <Error_Handler+0x8>
	...

0800051c <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 800051c:	b580      	push	{r7, lr}
 800051e:	b082      	sub	sp, #8
 8000520:	af00      	add	r7, sp, #0
 8000522:	6078      	str	r0, [r7, #4]
 8000524:	6039      	str	r1, [r7, #0]
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	2b01      	cmp	r3, #1
 800052a:	d109      	bne.n	8000540 <_Z41__static_initialization_and_destruction_0ii+0x24>
 800052c:	683b      	ldr	r3, [r7, #0]
 800052e:	4a06      	ldr	r2, [pc, #24]	; (8000548 <_Z41__static_initialization_and_destruction_0ii+0x2c>)
 8000530:	4293      	cmp	r3, r2
 8000532:	d105      	bne.n	8000540 <_Z41__static_initialization_and_destruction_0ii+0x24>
WS2812 Neopixel(&htim3,TIM_CHANNEL_2,&hdma_tim3_ch2);
 8000534:	4b05      	ldr	r3, [pc, #20]	; (800054c <_Z41__static_initialization_and_destruction_0ii+0x30>)
 8000536:	4906      	ldr	r1, [pc, #24]	; (8000550 <_Z41__static_initialization_and_destruction_0ii+0x34>)
 8000538:	4806      	ldr	r0, [pc, #24]	; (8000554 <_Z41__static_initialization_and_destruction_0ii+0x38>)
 800053a:	2204      	movs	r2, #4
 800053c:	f000 f8ed 	bl	800071a <_ZN6WS2812C1EP17TIM_HandleTypeDefmP19__DMA_HandleTypeDef>
}
 8000540:	46c0      	nop			; (mov r8, r8)
 8000542:	46bd      	mov	sp, r7
 8000544:	b002      	add	sp, #8
 8000546:	bd80      	pop	{r7, pc}
 8000548:	0000ffff 	.word	0x0000ffff
 800054c:	20000074 	.word	0x20000074
 8000550:	20000028 	.word	0x20000028
 8000554:	200000d0 	.word	0x200000d0

08000558 <_GLOBAL__sub_I_htim3>:
 8000558:	b580      	push	{r7, lr}
 800055a:	af00      	add	r7, sp, #0
 800055c:	4b03      	ldr	r3, [pc, #12]	; (800056c <_GLOBAL__sub_I_htim3+0x14>)
 800055e:	0019      	movs	r1, r3
 8000560:	2001      	movs	r0, #1
 8000562:	f7ff ffdb 	bl	800051c <_Z41__static_initialization_and_destruction_0ii>
 8000566:	46bd      	mov	sp, r7
 8000568:	bd80      	pop	{r7, pc}
 800056a:	46c0      	nop			; (mov r8, r8)
 800056c:	0000ffff 	.word	0x0000ffff

08000570 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b082      	sub	sp, #8
 8000574:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000576:	4b0f      	ldr	r3, [pc, #60]	; (80005b4 <HAL_MspInit+0x44>)
 8000578:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800057a:	4b0e      	ldr	r3, [pc, #56]	; (80005b4 <HAL_MspInit+0x44>)
 800057c:	2101      	movs	r1, #1
 800057e:	430a      	orrs	r2, r1
 8000580:	641a      	str	r2, [r3, #64]	; 0x40
 8000582:	4b0c      	ldr	r3, [pc, #48]	; (80005b4 <HAL_MspInit+0x44>)
 8000584:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000586:	2201      	movs	r2, #1
 8000588:	4013      	ands	r3, r2
 800058a:	607b      	str	r3, [r7, #4]
 800058c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800058e:	4b09      	ldr	r3, [pc, #36]	; (80005b4 <HAL_MspInit+0x44>)
 8000590:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000592:	4b08      	ldr	r3, [pc, #32]	; (80005b4 <HAL_MspInit+0x44>)
 8000594:	2180      	movs	r1, #128	; 0x80
 8000596:	0549      	lsls	r1, r1, #21
 8000598:	430a      	orrs	r2, r1
 800059a:	63da      	str	r2, [r3, #60]	; 0x3c
 800059c:	4b05      	ldr	r3, [pc, #20]	; (80005b4 <HAL_MspInit+0x44>)
 800059e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80005a0:	2380      	movs	r3, #128	; 0x80
 80005a2:	055b      	lsls	r3, r3, #21
 80005a4:	4013      	ands	r3, r2
 80005a6:	603b      	str	r3, [r7, #0]
 80005a8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005aa:	46c0      	nop			; (mov r8, r8)
 80005ac:	46bd      	mov	sp, r7
 80005ae:	b002      	add	sp, #8
 80005b0:	bd80      	pop	{r7, pc}
 80005b2:	46c0      	nop			; (mov r8, r8)
 80005b4:	40021000 	.word	0x40021000

080005b8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b084      	sub	sp, #16
 80005bc:	af00      	add	r7, sp, #0
 80005be:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	4a1e      	ldr	r2, [pc, #120]	; (8000640 <HAL_TIM_Base_MspInit+0x88>)
 80005c6:	4293      	cmp	r3, r2
 80005c8:	d136      	bne.n	8000638 <HAL_TIM_Base_MspInit+0x80>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80005ca:	4b1e      	ldr	r3, [pc, #120]	; (8000644 <HAL_TIM_Base_MspInit+0x8c>)
 80005cc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80005ce:	4b1d      	ldr	r3, [pc, #116]	; (8000644 <HAL_TIM_Base_MspInit+0x8c>)
 80005d0:	2102      	movs	r1, #2
 80005d2:	430a      	orrs	r2, r1
 80005d4:	63da      	str	r2, [r3, #60]	; 0x3c
 80005d6:	4b1b      	ldr	r3, [pc, #108]	; (8000644 <HAL_TIM_Base_MspInit+0x8c>)
 80005d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80005da:	2202      	movs	r2, #2
 80005dc:	4013      	ands	r3, r2
 80005de:	60fb      	str	r3, [r7, #12]
 80005e0:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 DMA Init */
    /* TIM3_CH2 Init */
    hdma_tim3_ch2.Instance = DMA1_Channel1;
 80005e2:	4b19      	ldr	r3, [pc, #100]	; (8000648 <HAL_TIM_Base_MspInit+0x90>)
 80005e4:	4a19      	ldr	r2, [pc, #100]	; (800064c <HAL_TIM_Base_MspInit+0x94>)
 80005e6:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch2.Init.Request = DMA_REQUEST_TIM3_CH2;
 80005e8:	4b17      	ldr	r3, [pc, #92]	; (8000648 <HAL_TIM_Base_MspInit+0x90>)
 80005ea:	2221      	movs	r2, #33	; 0x21
 80005ec:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80005ee:	4b16      	ldr	r3, [pc, #88]	; (8000648 <HAL_TIM_Base_MspInit+0x90>)
 80005f0:	2210      	movs	r2, #16
 80005f2:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 80005f4:	4b14      	ldr	r3, [pc, #80]	; (8000648 <HAL_TIM_Base_MspInit+0x90>)
 80005f6:	2200      	movs	r2, #0
 80005f8:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch2.Init.MemInc = DMA_MINC_ENABLE;
 80005fa:	4b13      	ldr	r3, [pc, #76]	; (8000648 <HAL_TIM_Base_MspInit+0x90>)
 80005fc:	2280      	movs	r2, #128	; 0x80
 80005fe:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000600:	4b11      	ldr	r3, [pc, #68]	; (8000648 <HAL_TIM_Base_MspInit+0x90>)
 8000602:	2280      	movs	r2, #128	; 0x80
 8000604:	0092      	lsls	r2, r2, #2
 8000606:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000608:	4b0f      	ldr	r3, [pc, #60]	; (8000648 <HAL_TIM_Base_MspInit+0x90>)
 800060a:	2200      	movs	r2, #0
 800060c:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch2.Init.Mode = DMA_CIRCULAR;
 800060e:	4b0e      	ldr	r3, [pc, #56]	; (8000648 <HAL_TIM_Base_MspInit+0x90>)
 8000610:	2220      	movs	r2, #32
 8000612:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch2.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000614:	4b0c      	ldr	r3, [pc, #48]	; (8000648 <HAL_TIM_Base_MspInit+0x90>)
 8000616:	22c0      	movs	r2, #192	; 0xc0
 8000618:	0192      	lsls	r2, r2, #6
 800061a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim3_ch2) != HAL_OK)
 800061c:	4b0a      	ldr	r3, [pc, #40]	; (8000648 <HAL_TIM_Base_MspInit+0x90>)
 800061e:	0018      	movs	r0, r3
 8000620:	f000 fcae 	bl	8000f80 <HAL_DMA_Init>
 8000624:	1e03      	subs	r3, r0, #0
 8000626:	d001      	beq.n	800062c <HAL_TIM_Base_MspInit+0x74>
    {
      Error_Handler();
 8000628:	f7ff ff72 	bl	8000510 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim3_ch2);
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	4a06      	ldr	r2, [pc, #24]	; (8000648 <HAL_TIM_Base_MspInit+0x90>)
 8000630:	629a      	str	r2, [r3, #40]	; 0x28
 8000632:	4b05      	ldr	r3, [pc, #20]	; (8000648 <HAL_TIM_Base_MspInit+0x90>)
 8000634:	687a      	ldr	r2, [r7, #4]
 8000636:	629a      	str	r2, [r3, #40]	; 0x28
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000638:	46c0      	nop			; (mov r8, r8)
 800063a:	46bd      	mov	sp, r7
 800063c:	b004      	add	sp, #16
 800063e:	bd80      	pop	{r7, pc}
 8000640:	40000400 	.word	0x40000400
 8000644:	40021000 	.word	0x40021000
 8000648:	20000074 	.word	0x20000074
 800064c:	40020008 	.word	0x40020008

08000650 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000650:	b590      	push	{r4, r7, lr}
 8000652:	b089      	sub	sp, #36	; 0x24
 8000654:	af00      	add	r7, sp, #0
 8000656:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000658:	240c      	movs	r4, #12
 800065a:	193b      	adds	r3, r7, r4
 800065c:	0018      	movs	r0, r3
 800065e:	2314      	movs	r3, #20
 8000660:	001a      	movs	r2, r3
 8000662:	2100      	movs	r1, #0
 8000664:	f003 f822 	bl	80036ac <memset>
  if(htim->Instance==TIM3)
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	4a14      	ldr	r2, [pc, #80]	; (80006c0 <HAL_TIM_MspPostInit+0x70>)
 800066e:	4293      	cmp	r3, r2
 8000670:	d122      	bne.n	80006b8 <HAL_TIM_MspPostInit+0x68>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000672:	4b14      	ldr	r3, [pc, #80]	; (80006c4 <HAL_TIM_MspPostInit+0x74>)
 8000674:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000676:	4b13      	ldr	r3, [pc, #76]	; (80006c4 <HAL_TIM_MspPostInit+0x74>)
 8000678:	2101      	movs	r1, #1
 800067a:	430a      	orrs	r2, r1
 800067c:	635a      	str	r2, [r3, #52]	; 0x34
 800067e:	4b11      	ldr	r3, [pc, #68]	; (80006c4 <HAL_TIM_MspPostInit+0x74>)
 8000680:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000682:	2201      	movs	r2, #1
 8000684:	4013      	ands	r3, r2
 8000686:	60bb      	str	r3, [r7, #8]
 8000688:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800068a:	0021      	movs	r1, r4
 800068c:	187b      	adds	r3, r7, r1
 800068e:	2280      	movs	r2, #128	; 0x80
 8000690:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000692:	187b      	adds	r3, r7, r1
 8000694:	2202      	movs	r2, #2
 8000696:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000698:	187b      	adds	r3, r7, r1
 800069a:	2200      	movs	r2, #0
 800069c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800069e:	187b      	adds	r3, r7, r1
 80006a0:	2203      	movs	r2, #3
 80006a2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 80006a4:	187b      	adds	r3, r7, r1
 80006a6:	2201      	movs	r2, #1
 80006a8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006aa:	187a      	adds	r2, r7, r1
 80006ac:	23a0      	movs	r3, #160	; 0xa0
 80006ae:	05db      	lsls	r3, r3, #23
 80006b0:	0011      	movs	r1, r2
 80006b2:	0018      	movs	r0, r3
 80006b4:	f000 ff20 	bl	80014f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80006b8:	46c0      	nop			; (mov r8, r8)
 80006ba:	46bd      	mov	sp, r7
 80006bc:	b009      	add	sp, #36	; 0x24
 80006be:	bd90      	pop	{r4, r7, pc}
 80006c0:	40000400 	.word	0x40000400
 80006c4:	40021000 	.word	0x40021000

080006c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80006cc:	e7fe      	b.n	80006cc <NMI_Handler+0x4>

080006ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006ce:	b580      	push	{r7, lr}
 80006d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006d2:	e7fe      	b.n	80006d2 <HardFault_Handler+0x4>

080006d4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80006d8:	46c0      	nop			; (mov r8, r8)
 80006da:	46bd      	mov	sp, r7
 80006dc:	bd80      	pop	{r7, pc}

080006de <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80006de:	b580      	push	{r7, lr}
 80006e0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006e2:	46c0      	nop			; (mov r8, r8)
 80006e4:	46bd      	mov	sp, r7
 80006e6:	bd80      	pop	{r7, pc}

080006e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006ec:	f000 fb2a 	bl	8000d44 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006f0:	46c0      	nop			; (mov r8, r8)
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bd80      	pop	{r7, pc}
	...

080006f8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch2);
 80006fc:	4b03      	ldr	r3, [pc, #12]	; (800070c <DMA1_Channel1_IRQHandler+0x14>)
 80006fe:	0018      	movs	r0, r3
 8000700:	f000 fdb8 	bl	8001274 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000704:	46c0      	nop			; (mov r8, r8)
 8000706:	46bd      	mov	sp, r7
 8000708:	bd80      	pop	{r7, pc}
 800070a:	46c0      	nop			; (mov r8, r8)
 800070c:	20000074 	.word	0x20000074

08000710 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000714:	46c0      	nop			; (mov r8, r8)
 8000716:	46bd      	mov	sp, r7
 8000718:	bd80      	pop	{r7, pc}

0800071a <_ZN6WS2812C1EP17TIM_HandleTypeDefmP19__DMA_HandleTypeDef>:
 *      Author: famil
 */

#include "ws2812.h"

WS2812::WS2812(TIM_HandleTypeDef* htim, uint32_t tim_channel_x, DMA_HandleTypeDef* hdma){
 800071a:	b580      	push	{r7, lr}
 800071c:	b084      	sub	sp, #16
 800071e:	af00      	add	r7, sp, #0
 8000720:	60f8      	str	r0, [r7, #12]
 8000722:	60b9      	str	r1, [r7, #8]
 8000724:	607a      	str	r2, [r7, #4]
 8000726:	603b      	str	r3, [r7, #0]
 8000728:	68fa      	ldr	r2, [r7, #12]
 800072a:	23c3      	movs	r3, #195	; 0xc3
 800072c:	009b      	lsls	r3, r3, #2
 800072e:	18d3      	adds	r3, r2, r3
 8000730:	2230      	movs	r2, #48	; 0x30
 8000732:	2100      	movs	r1, #0
 8000734:	0018      	movs	r0, r3
 8000736:	f002 ffb9 	bl	80036ac <memset>
 800073a:	68fa      	ldr	r2, [r7, #12]
 800073c:	23cf      	movs	r3, #207	; 0xcf
 800073e:	009b      	lsls	r3, r3, #2
 8000740:	2100      	movs	r1, #0
 8000742:	50d1      	str	r1, [r2, r3]
    HTIM = htim;
 8000744:	68fb      	ldr	r3, [r7, #12]
 8000746:	68ba      	ldr	r2, [r7, #8]
 8000748:	605a      	str	r2, [r3, #4]
    TIM_CHANNEL_X = tim_channel_x;
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	b2da      	uxtb	r2, r3
 800074e:	68fb      	ldr	r3, [r7, #12]
 8000750:	701a      	strb	r2, [r3, #0]
    HDMA =hdma;
 8000752:	68fb      	ldr	r3, [r7, #12]
 8000754:	683a      	ldr	r2, [r7, #0]
 8000756:	609a      	str	r2, [r3, #8]
}
 8000758:	68fb      	ldr	r3, [r7, #12]
 800075a:	0018      	movs	r0, r3
 800075c:	46bd      	mov	sp, r7
 800075e:	b004      	add	sp, #16
 8000760:	bd80      	pop	{r7, pc}

08000762 <_ZN6WS28124showEv>:


void WS2812::show(){
 8000762:	b580      	push	{r7, lr}
 8000764:	b084      	sub	sp, #16
 8000766:	af00      	add	r7, sp, #0
 8000768:	6078      	str	r0, [r7, #4]
    if(wr_buf_p != 0 || HDMA->State != HAL_DMA_STATE_READY){
 800076a:	687a      	ldr	r2, [r7, #4]
 800076c:	23cf      	movs	r3, #207	; 0xcf
 800076e:	009b      	lsls	r3, r3, #2
 8000770:	58d3      	ldr	r3, [r2, r3]
 8000772:	2b00      	cmp	r3, #0
 8000774:	d106      	bne.n	8000784 <_ZN6WS28124showEv+0x22>
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	689b      	ldr	r3, [r3, #8]
 800077a:	2225      	movs	r2, #37	; 0x25
 800077c:	5c9b      	ldrb	r3, [r3, r2]
 800077e:	b2db      	uxtb	r3, r3
 8000780:	2b01      	cmp	r3, #1
 8000782:	d001      	beq.n	8000788 <_ZN6WS28124showEv+0x26>
 8000784:	2301      	movs	r3, #1
 8000786:	e000      	b.n	800078a <_ZN6WS28124showEv+0x28>
 8000788:	2300      	movs	r3, #0
 800078a:	2b00      	cmp	r3, #0
 800078c:	d024      	beq.n	80007d8 <_ZN6WS28124showEv+0x76>
        HAL_TIM_PWM_Stop_DMA(HTIM, TIM_CHANNEL_X);
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	685a      	ldr	r2, [r3, #4]
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	781b      	ldrb	r3, [r3, #0]
 8000796:	0019      	movs	r1, r3
 8000798:	0010      	movs	r0, r2
 800079a:	f001 ff8f 	bl	80026bc <HAL_TIM_PWM_Stop_DMA>
        wr_buf_p = 0;
 800079e:	687a      	ldr	r2, [r7, #4]
 80007a0:	23cf      	movs	r3, #207	; 0xcf
 80007a2:	009b      	lsls	r3, r3, #2
 80007a4:	2100      	movs	r1, #0
 80007a6:	50d1      	str	r1, [r2, r3]
        for(uint8_t i=0; i <48; i++){wr_buf[i] = 0;}
 80007a8:	230f      	movs	r3, #15
 80007aa:	18fb      	adds	r3, r7, r3
 80007ac:	2200      	movs	r2, #0
 80007ae:	701a      	strb	r2, [r3, #0]
 80007b0:	200f      	movs	r0, #15
 80007b2:	183b      	adds	r3, r7, r0
 80007b4:	781b      	ldrb	r3, [r3, #0]
 80007b6:	2b2f      	cmp	r3, #47	; 0x2f
 80007b8:	d861      	bhi.n	800087e <_ZN6WS28124showEv+0x11c>
 80007ba:	183b      	adds	r3, r7, r0
 80007bc:	781a      	ldrb	r2, [r3, #0]
 80007be:	6879      	ldr	r1, [r7, #4]
 80007c0:	23c3      	movs	r3, #195	; 0xc3
 80007c2:	009b      	lsls	r3, r3, #2
 80007c4:	188a      	adds	r2, r1, r2
 80007c6:	18d3      	adds	r3, r2, r3
 80007c8:	2200      	movs	r2, #0
 80007ca:	701a      	strb	r2, [r3, #0]
 80007cc:	183b      	adds	r3, r7, r0
 80007ce:	781a      	ldrb	r2, [r3, #0]
 80007d0:	183b      	adds	r3, r7, r0
 80007d2:	3201      	adds	r2, #1
 80007d4:	701a      	strb	r2, [r3, #0]
 80007d6:	e7eb      	b.n	80007b0 <_ZN6WS28124showEv+0x4e>
        return;
    }
    for(uint_fast8_t i = 0; i < 8; i++){
 80007d8:	2300      	movs	r3, #0
 80007da:	60bb      	str	r3, [r7, #8]
 80007dc:	68bb      	ldr	r3, [r7, #8]
 80007de:	2b07      	cmp	r3, #7
 80007e0:	d83d      	bhi.n	800085e <_ZN6WS28124showEv+0xfc>
        wr_buf[i   ] = 0;
 80007e2:	6879      	ldr	r1, [r7, #4]
 80007e4:	23c3      	movs	r3, #195	; 0xc3
 80007e6:	009b      	lsls	r3, r3, #2
 80007e8:	68ba      	ldr	r2, [r7, #8]
 80007ea:	188a      	adds	r2, r1, r2
 80007ec:	18d3      	adds	r3, r2, r3
 80007ee:	2200      	movs	r2, #0
 80007f0:	701a      	strb	r2, [r3, #0]
        wr_buf[i+ 8] = 0;
 80007f2:	68bb      	ldr	r3, [r7, #8]
 80007f4:	3308      	adds	r3, #8
 80007f6:	001a      	movs	r2, r3
 80007f8:	6879      	ldr	r1, [r7, #4]
 80007fa:	23c3      	movs	r3, #195	; 0xc3
 80007fc:	009b      	lsls	r3, r3, #2
 80007fe:	188a      	adds	r2, r1, r2
 8000800:	18d3      	adds	r3, r2, r3
 8000802:	2200      	movs	r2, #0
 8000804:	701a      	strb	r2, [r3, #0]
        wr_buf[i+16] = 0;
 8000806:	68bb      	ldr	r3, [r7, #8]
 8000808:	3310      	adds	r3, #16
 800080a:	001a      	movs	r2, r3
 800080c:	6879      	ldr	r1, [r7, #4]
 800080e:	23c3      	movs	r3, #195	; 0xc3
 8000810:	009b      	lsls	r3, r3, #2
 8000812:	188a      	adds	r2, r1, r2
 8000814:	18d3      	adds	r3, r2, r3
 8000816:	2200      	movs	r2, #0
 8000818:	701a      	strb	r2, [r3, #0]

        wr_buf[i+24] = 0;
 800081a:	68bb      	ldr	r3, [r7, #8]
 800081c:	3318      	adds	r3, #24
 800081e:	001a      	movs	r2, r3
 8000820:	6879      	ldr	r1, [r7, #4]
 8000822:	23c3      	movs	r3, #195	; 0xc3
 8000824:	009b      	lsls	r3, r3, #2
 8000826:	188a      	adds	r2, r1, r2
 8000828:	18d3      	adds	r3, r2, r3
 800082a:	2200      	movs	r2, #0
 800082c:	701a      	strb	r2, [r3, #0]
        wr_buf[i+32] = 0;
 800082e:	68bb      	ldr	r3, [r7, #8]
 8000830:	3320      	adds	r3, #32
 8000832:	001a      	movs	r2, r3
 8000834:	6879      	ldr	r1, [r7, #4]
 8000836:	23c3      	movs	r3, #195	; 0xc3
 8000838:	009b      	lsls	r3, r3, #2
 800083a:	188a      	adds	r2, r1, r2
 800083c:	18d3      	adds	r3, r2, r3
 800083e:	2200      	movs	r2, #0
 8000840:	701a      	strb	r2, [r3, #0]
        wr_buf[i+40] = 0;
 8000842:	68bb      	ldr	r3, [r7, #8]
 8000844:	3328      	adds	r3, #40	; 0x28
 8000846:	001a      	movs	r2, r3
 8000848:	6879      	ldr	r1, [r7, #4]
 800084a:	23c3      	movs	r3, #195	; 0xc3
 800084c:	009b      	lsls	r3, r3, #2
 800084e:	188a      	adds	r2, r1, r2
 8000850:	18d3      	adds	r3, r2, r3
 8000852:	2200      	movs	r2, #0
 8000854:	701a      	strb	r2, [r3, #0]
    for(uint_fast8_t i = 0; i < 8; i++){
 8000856:	68bb      	ldr	r3, [r7, #8]
 8000858:	3301      	adds	r3, #1
 800085a:	60bb      	str	r3, [r7, #8]
 800085c:	e7be      	b.n	80007dc <_ZN6WS28124showEv+0x7a>
    }
    HAL_TIM_PWM_Start_DMA(HTIM, TIM_CHANNEL_X, (uint32_t *)wr_buf, 48);
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	6858      	ldr	r0, [r3, #4]
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	781b      	ldrb	r3, [r3, #0]
 8000866:	0019      	movs	r1, r3
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	22c3      	movs	r2, #195	; 0xc3
 800086c:	0092      	lsls	r2, r2, #2
 800086e:	189a      	adds	r2, r3, r2
 8000870:	2330      	movs	r3, #48	; 0x30
 8000872:	f001 fd35 	bl	80022e0 <HAL_TIM_PWM_Start_DMA>
    HAL_Delay(8);
 8000876:	2008      	movs	r0, #8
 8000878:	f000 fa80 	bl	8000d7c <HAL_Delay>
 800087c:	e000      	b.n	8000880 <_ZN6WS28124showEv+0x11e>
        return;
 800087e:	46c0      	nop			; (mov r8, r8)
}
 8000880:	46bd      	mov	sp, r7
 8000882:	b004      	add	sp, #16
 8000884:	bd80      	pop	{r7, pc}

08000886 <_ZN6WS28125clearEv>:

void WS2812::clear(){
 8000886:	b580      	push	{r7, lr}
 8000888:	b084      	sub	sp, #16
 800088a:	af00      	add	r7, sp, #0
 800088c:	6078      	str	r0, [r7, #4]
    for(int i=0; i<NUM_PIXELS; i++){
 800088e:	2300      	movs	r3, #0
 8000890:	60fb      	str	r3, [r7, #12]
 8000892:	68fb      	ldr	r3, [r7, #12]
 8000894:	2bff      	cmp	r3, #255	; 0xff
 8000896:	dc1e      	bgt.n	80008d6 <_ZN6WS28125clearEv+0x50>
        rgb_buf[i][0]=0;
 8000898:	6879      	ldr	r1, [r7, #4]
 800089a:	68fa      	ldr	r2, [r7, #12]
 800089c:	0013      	movs	r3, r2
 800089e:	005b      	lsls	r3, r3, #1
 80008a0:	189b      	adds	r3, r3, r2
 80008a2:	18cb      	adds	r3, r1, r3
 80008a4:	330c      	adds	r3, #12
 80008a6:	2200      	movs	r2, #0
 80008a8:	701a      	strb	r2, [r3, #0]
        rgb_buf[i][1]=0;
 80008aa:	6879      	ldr	r1, [r7, #4]
 80008ac:	68fa      	ldr	r2, [r7, #12]
 80008ae:	0013      	movs	r3, r2
 80008b0:	005b      	lsls	r3, r3, #1
 80008b2:	189b      	adds	r3, r3, r2
 80008b4:	18cb      	adds	r3, r1, r3
 80008b6:	330d      	adds	r3, #13
 80008b8:	2200      	movs	r2, #0
 80008ba:	701a      	strb	r2, [r3, #0]
        rgb_buf[i][2]=0;
 80008bc:	6879      	ldr	r1, [r7, #4]
 80008be:	68fa      	ldr	r2, [r7, #12]
 80008c0:	0013      	movs	r3, r2
 80008c2:	005b      	lsls	r3, r3, #1
 80008c4:	189b      	adds	r3, r3, r2
 80008c6:	18cb      	adds	r3, r1, r3
 80008c8:	330e      	adds	r3, #14
 80008ca:	2200      	movs	r2, #0
 80008cc:	701a      	strb	r2, [r3, #0]
    for(int i=0; i<NUM_PIXELS; i++){
 80008ce:	68fb      	ldr	r3, [r7, #12]
 80008d0:	3301      	adds	r3, #1
 80008d2:	60fb      	str	r3, [r7, #12]
 80008d4:	e7dd      	b.n	8000892 <_ZN6WS28125clearEv+0xc>
    }
}
 80008d6:	46c0      	nop			; (mov r8, r8)
 80008d8:	46bd      	mov	sp, r7
 80008da:	b004      	add	sp, #16
 80008dc:	bd80      	pop	{r7, pc}

080008de <_ZN6WS28129set_colorEhhhh>:
void WS2812::set_color(uint8_t id, uint8_t r, uint8_t g,uint8_t b){
 80008de:	b590      	push	{r4, r7, lr}
 80008e0:	b083      	sub	sp, #12
 80008e2:	af00      	add	r7, sp, #0
 80008e4:	6078      	str	r0, [r7, #4]
 80008e6:	000c      	movs	r4, r1
 80008e8:	0010      	movs	r0, r2
 80008ea:	0019      	movs	r1, r3
 80008ec:	1cfb      	adds	r3, r7, #3
 80008ee:	1c22      	adds	r2, r4, #0
 80008f0:	701a      	strb	r2, [r3, #0]
 80008f2:	1cbb      	adds	r3, r7, #2
 80008f4:	1c02      	adds	r2, r0, #0
 80008f6:	701a      	strb	r2, [r3, #0]
 80008f8:	1c7b      	adds	r3, r7, #1
 80008fa:	1c0a      	adds	r2, r1, #0
 80008fc:	701a      	strb	r2, [r3, #0]
    rgb_buf[id][0]=r;
 80008fe:	1cfb      	adds	r3, r7, #3
 8000900:	781a      	ldrb	r2, [r3, #0]
 8000902:	6879      	ldr	r1, [r7, #4]
 8000904:	0013      	movs	r3, r2
 8000906:	005b      	lsls	r3, r3, #1
 8000908:	189b      	adds	r3, r3, r2
 800090a:	18cb      	adds	r3, r1, r3
 800090c:	330c      	adds	r3, #12
 800090e:	1cba      	adds	r2, r7, #2
 8000910:	7812      	ldrb	r2, [r2, #0]
 8000912:	701a      	strb	r2, [r3, #0]
    rgb_buf[id][1]=g;
 8000914:	1cfb      	adds	r3, r7, #3
 8000916:	781a      	ldrb	r2, [r3, #0]
 8000918:	6879      	ldr	r1, [r7, #4]
 800091a:	0013      	movs	r3, r2
 800091c:	005b      	lsls	r3, r3, #1
 800091e:	189b      	adds	r3, r3, r2
 8000920:	18cb      	adds	r3, r1, r3
 8000922:	330d      	adds	r3, #13
 8000924:	1c7a      	adds	r2, r7, #1
 8000926:	7812      	ldrb	r2, [r2, #0]
 8000928:	701a      	strb	r2, [r3, #0]
    rgb_buf[id][2]=b;
 800092a:	1cfb      	adds	r3, r7, #3
 800092c:	781a      	ldrb	r2, [r3, #0]
 800092e:	6879      	ldr	r1, [r7, #4]
 8000930:	0013      	movs	r3, r2
 8000932:	005b      	lsls	r3, r3, #1
 8000934:	189b      	adds	r3, r3, r2
 8000936:	18cb      	adds	r3, r1, r3
 8000938:	330e      	adds	r3, #14
 800093a:	001a      	movs	r2, r3
 800093c:	2318      	movs	r3, #24
 800093e:	18fb      	adds	r3, r7, r3
 8000940:	781b      	ldrb	r3, [r3, #0]
 8000942:	7013      	strb	r3, [r2, #0]
}
 8000944:	46c0      	nop			; (mov r8, r8)
 8000946:	46bd      	mov	sp, r7
 8000948:	b003      	add	sp, #12
 800094a:	bd90      	pop	{r4, r7, pc}

0800094c <_ZN6WS281217do_forwardRewriteEv>:

void WS2812::do_forwardRewrite(){
 800094c:	b580      	push	{r7, lr}
 800094e:	b084      	sub	sp, #16
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
    if(wr_buf_p < NUM_PIXELS) {
 8000954:	687a      	ldr	r2, [r7, #4]
 8000956:	23cf      	movs	r3, #207	; 0xcf
 8000958:	009b      	lsls	r3, r3, #2
 800095a:	58d3      	ldr	r3, [r2, r3]
 800095c:	2bff      	cmp	r3, #255	; 0xff
 800095e:	d900      	bls.n	8000962 <_ZN6WS281217do_forwardRewriteEv+0x16>
 8000960:	e073      	b.n	8000a4a <_ZN6WS281217do_forwardRewriteEv+0xfe>
        for(uint_fast8_t i = 0; i < 8; i++) {
 8000962:	2300      	movs	r3, #0
 8000964:	60fb      	str	r3, [r7, #12]
 8000966:	68fb      	ldr	r3, [r7, #12]
 8000968:	2b07      	cmp	r3, #7
 800096a:	d864      	bhi.n	8000a36 <_ZN6WS281217do_forwardRewriteEv+0xea>
            wr_buf[i     ] = ((rgb_buf[wr_buf_p][1]>>(7-i))&1) ? HIGH : LOW;
 800096c:	687a      	ldr	r2, [r7, #4]
 800096e:	23cf      	movs	r3, #207	; 0xcf
 8000970:	009b      	lsls	r3, r3, #2
 8000972:	58d2      	ldr	r2, [r2, r3]
 8000974:	6879      	ldr	r1, [r7, #4]
 8000976:	0013      	movs	r3, r2
 8000978:	005b      	lsls	r3, r3, #1
 800097a:	189b      	adds	r3, r3, r2
 800097c:	18cb      	adds	r3, r1, r3
 800097e:	330d      	adds	r3, #13
 8000980:	781b      	ldrb	r3, [r3, #0]
 8000982:	0019      	movs	r1, r3
 8000984:	68fb      	ldr	r3, [r7, #12]
 8000986:	2207      	movs	r2, #7
 8000988:	1ad3      	subs	r3, r2, r3
 800098a:	4119      	asrs	r1, r3
 800098c:	000b      	movs	r3, r1
 800098e:	2201      	movs	r2, #1
 8000990:	4013      	ands	r3, r2
 8000992:	d001      	beq.n	8000998 <_ZN6WS281217do_forwardRewriteEv+0x4c>
 8000994:	200a      	movs	r0, #10
 8000996:	e000      	b.n	800099a <_ZN6WS281217do_forwardRewriteEv+0x4e>
 8000998:	2005      	movs	r0, #5
 800099a:	6879      	ldr	r1, [r7, #4]
 800099c:	23c3      	movs	r3, #195	; 0xc3
 800099e:	009b      	lsls	r3, r3, #2
 80009a0:	68fa      	ldr	r2, [r7, #12]
 80009a2:	188a      	adds	r2, r1, r2
 80009a4:	18d3      	adds	r3, r2, r3
 80009a6:	1c02      	adds	r2, r0, #0
 80009a8:	701a      	strb	r2, [r3, #0]
            wr_buf[i +  8] = ((rgb_buf[wr_buf_p][0]>>(7-i))&1) ? HIGH : LOW;
 80009aa:	687a      	ldr	r2, [r7, #4]
 80009ac:	23cf      	movs	r3, #207	; 0xcf
 80009ae:	009b      	lsls	r3, r3, #2
 80009b0:	58d2      	ldr	r2, [r2, r3]
 80009b2:	6879      	ldr	r1, [r7, #4]
 80009b4:	0013      	movs	r3, r2
 80009b6:	005b      	lsls	r3, r3, #1
 80009b8:	189b      	adds	r3, r3, r2
 80009ba:	18cb      	adds	r3, r1, r3
 80009bc:	330c      	adds	r3, #12
 80009be:	781b      	ldrb	r3, [r3, #0]
 80009c0:	0019      	movs	r1, r3
 80009c2:	68fb      	ldr	r3, [r7, #12]
 80009c4:	2207      	movs	r2, #7
 80009c6:	1ad3      	subs	r3, r2, r3
 80009c8:	4119      	asrs	r1, r3
 80009ca:	000b      	movs	r3, r1
 80009cc:	2201      	movs	r2, #1
 80009ce:	4013      	ands	r3, r2
 80009d0:	d001      	beq.n	80009d6 <_ZN6WS281217do_forwardRewriteEv+0x8a>
 80009d2:	200a      	movs	r0, #10
 80009d4:	e000      	b.n	80009d8 <_ZN6WS281217do_forwardRewriteEv+0x8c>
 80009d6:	2005      	movs	r0, #5
 80009d8:	68fb      	ldr	r3, [r7, #12]
 80009da:	3308      	adds	r3, #8
 80009dc:	001a      	movs	r2, r3
 80009de:	6879      	ldr	r1, [r7, #4]
 80009e0:	23c3      	movs	r3, #195	; 0xc3
 80009e2:	009b      	lsls	r3, r3, #2
 80009e4:	188a      	adds	r2, r1, r2
 80009e6:	18d3      	adds	r3, r2, r3
 80009e8:	1c02      	adds	r2, r0, #0
 80009ea:	701a      	strb	r2, [r3, #0]
            wr_buf[i + 16] = ((rgb_buf[wr_buf_p][2]>>(7-i))&1) ? HIGH : LOW;
 80009ec:	687a      	ldr	r2, [r7, #4]
 80009ee:	23cf      	movs	r3, #207	; 0xcf
 80009f0:	009b      	lsls	r3, r3, #2
 80009f2:	58d2      	ldr	r2, [r2, r3]
 80009f4:	6879      	ldr	r1, [r7, #4]
 80009f6:	0013      	movs	r3, r2
 80009f8:	005b      	lsls	r3, r3, #1
 80009fa:	189b      	adds	r3, r3, r2
 80009fc:	18cb      	adds	r3, r1, r3
 80009fe:	330e      	adds	r3, #14
 8000a00:	781b      	ldrb	r3, [r3, #0]
 8000a02:	0019      	movs	r1, r3
 8000a04:	68fb      	ldr	r3, [r7, #12]
 8000a06:	2207      	movs	r2, #7
 8000a08:	1ad3      	subs	r3, r2, r3
 8000a0a:	4119      	asrs	r1, r3
 8000a0c:	000b      	movs	r3, r1
 8000a0e:	2201      	movs	r2, #1
 8000a10:	4013      	ands	r3, r2
 8000a12:	d001      	beq.n	8000a18 <_ZN6WS281217do_forwardRewriteEv+0xcc>
 8000a14:	200a      	movs	r0, #10
 8000a16:	e000      	b.n	8000a1a <_ZN6WS281217do_forwardRewriteEv+0xce>
 8000a18:	2005      	movs	r0, #5
 8000a1a:	68fb      	ldr	r3, [r7, #12]
 8000a1c:	3310      	adds	r3, #16
 8000a1e:	001a      	movs	r2, r3
 8000a20:	6879      	ldr	r1, [r7, #4]
 8000a22:	23c3      	movs	r3, #195	; 0xc3
 8000a24:	009b      	lsls	r3, r3, #2
 8000a26:	188a      	adds	r2, r1, r2
 8000a28:	18d3      	adds	r3, r2, r3
 8000a2a:	1c02      	adds	r2, r0, #0
 8000a2c:	701a      	strb	r2, [r3, #0]
        for(uint_fast8_t i = 0; i < 8; i++) {
 8000a2e:	68fb      	ldr	r3, [r7, #12]
 8000a30:	3301      	adds	r3, #1
 8000a32:	60fb      	str	r3, [r7, #12]
 8000a34:	e797      	b.n	8000966 <_ZN6WS281217do_forwardRewriteEv+0x1a>
        }
        wr_buf_p++;
 8000a36:	687a      	ldr	r2, [r7, #4]
 8000a38:	23cf      	movs	r3, #207	; 0xcf
 8000a3a:	009b      	lsls	r3, r3, #2
 8000a3c:	58d3      	ldr	r3, [r2, r3]
 8000a3e:	1c59      	adds	r1, r3, #1
 8000a40:	687a      	ldr	r2, [r7, #4]
 8000a42:	23cf      	movs	r3, #207	; 0xcf
 8000a44:	009b      	lsls	r3, r3, #2
 8000a46:	50d1      	str	r1, [r2, r3]
    } else if (wr_buf_p < NUM_PIXELS + 2) {
        for(uint8_t i = 0; i < 24; i++){ wr_buf[i] = 0;}
        wr_buf_p++;
    }
}
 8000a48:	e028      	b.n	8000a9c <_ZN6WS281217do_forwardRewriteEv+0x150>
    } else if (wr_buf_p < NUM_PIXELS + 2) {
 8000a4a:	687a      	ldr	r2, [r7, #4]
 8000a4c:	23cf      	movs	r3, #207	; 0xcf
 8000a4e:	009b      	lsls	r3, r3, #2
 8000a50:	58d2      	ldr	r2, [r2, r3]
 8000a52:	2381      	movs	r3, #129	; 0x81
 8000a54:	005b      	lsls	r3, r3, #1
 8000a56:	429a      	cmp	r2, r3
 8000a58:	d220      	bcs.n	8000a9c <_ZN6WS281217do_forwardRewriteEv+0x150>
        for(uint8_t i = 0; i < 24; i++){ wr_buf[i] = 0;}
 8000a5a:	230b      	movs	r3, #11
 8000a5c:	18fb      	adds	r3, r7, r3
 8000a5e:	2200      	movs	r2, #0
 8000a60:	701a      	strb	r2, [r3, #0]
 8000a62:	200b      	movs	r0, #11
 8000a64:	183b      	adds	r3, r7, r0
 8000a66:	781b      	ldrb	r3, [r3, #0]
 8000a68:	2b17      	cmp	r3, #23
 8000a6a:	d80e      	bhi.n	8000a8a <_ZN6WS281217do_forwardRewriteEv+0x13e>
 8000a6c:	183b      	adds	r3, r7, r0
 8000a6e:	781a      	ldrb	r2, [r3, #0]
 8000a70:	6879      	ldr	r1, [r7, #4]
 8000a72:	23c3      	movs	r3, #195	; 0xc3
 8000a74:	009b      	lsls	r3, r3, #2
 8000a76:	188a      	adds	r2, r1, r2
 8000a78:	18d3      	adds	r3, r2, r3
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	701a      	strb	r2, [r3, #0]
 8000a7e:	183b      	adds	r3, r7, r0
 8000a80:	781a      	ldrb	r2, [r3, #0]
 8000a82:	183b      	adds	r3, r7, r0
 8000a84:	3201      	adds	r2, #1
 8000a86:	701a      	strb	r2, [r3, #0]
 8000a88:	e7eb      	b.n	8000a62 <_ZN6WS281217do_forwardRewriteEv+0x116>
        wr_buf_p++;
 8000a8a:	687a      	ldr	r2, [r7, #4]
 8000a8c:	23cf      	movs	r3, #207	; 0xcf
 8000a8e:	009b      	lsls	r3, r3, #2
 8000a90:	58d3      	ldr	r3, [r2, r3]
 8000a92:	1c59      	adds	r1, r3, #1
 8000a94:	687a      	ldr	r2, [r7, #4]
 8000a96:	23cf      	movs	r3, #207	; 0xcf
 8000a98:	009b      	lsls	r3, r3, #2
 8000a9a:	50d1      	str	r1, [r2, r3]
}
 8000a9c:	46c0      	nop			; (mov r8, r8)
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	b004      	add	sp, #16
 8000aa2:	bd80      	pop	{r7, pc}

08000aa4 <_ZN6WS281214do_backRewriteEv>:

void WS2812::do_backRewrite(){
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b084      	sub	sp, #16
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
    if(wr_buf_p < NUM_PIXELS) {
 8000aac:	687a      	ldr	r2, [r7, #4]
 8000aae:	23cf      	movs	r3, #207	; 0xcf
 8000ab0:	009b      	lsls	r3, r3, #2
 8000ab2:	58d3      	ldr	r3, [r2, r3]
 8000ab4:	2bff      	cmp	r3, #255	; 0xff
 8000ab6:	d900      	bls.n	8000aba <_ZN6WS281214do_backRewriteEv+0x16>
 8000ab8:	e075      	b.n	8000ba6 <_ZN6WS281214do_backRewriteEv+0x102>
        for(uint_fast8_t i = 0; i < 8; ++i) {
 8000aba:	2300      	movs	r3, #0
 8000abc:	60fb      	str	r3, [r7, #12]
 8000abe:	68fb      	ldr	r3, [r7, #12]
 8000ac0:	2b07      	cmp	r3, #7
 8000ac2:	d866      	bhi.n	8000b92 <_ZN6WS281214do_backRewriteEv+0xee>
            wr_buf[i + 24] = ((rgb_buf[wr_buf_p][1]>>(7-i))&1) ? HIGH : LOW;
 8000ac4:	687a      	ldr	r2, [r7, #4]
 8000ac6:	23cf      	movs	r3, #207	; 0xcf
 8000ac8:	009b      	lsls	r3, r3, #2
 8000aca:	58d2      	ldr	r2, [r2, r3]
 8000acc:	6879      	ldr	r1, [r7, #4]
 8000ace:	0013      	movs	r3, r2
 8000ad0:	005b      	lsls	r3, r3, #1
 8000ad2:	189b      	adds	r3, r3, r2
 8000ad4:	18cb      	adds	r3, r1, r3
 8000ad6:	330d      	adds	r3, #13
 8000ad8:	781b      	ldrb	r3, [r3, #0]
 8000ada:	0019      	movs	r1, r3
 8000adc:	68fb      	ldr	r3, [r7, #12]
 8000ade:	2207      	movs	r2, #7
 8000ae0:	1ad3      	subs	r3, r2, r3
 8000ae2:	4119      	asrs	r1, r3
 8000ae4:	000b      	movs	r3, r1
 8000ae6:	2201      	movs	r2, #1
 8000ae8:	4013      	ands	r3, r2
 8000aea:	d001      	beq.n	8000af0 <_ZN6WS281214do_backRewriteEv+0x4c>
 8000aec:	200a      	movs	r0, #10
 8000aee:	e000      	b.n	8000af2 <_ZN6WS281214do_backRewriteEv+0x4e>
 8000af0:	2005      	movs	r0, #5
 8000af2:	68fb      	ldr	r3, [r7, #12]
 8000af4:	3318      	adds	r3, #24
 8000af6:	001a      	movs	r2, r3
 8000af8:	6879      	ldr	r1, [r7, #4]
 8000afa:	23c3      	movs	r3, #195	; 0xc3
 8000afc:	009b      	lsls	r3, r3, #2
 8000afe:	188a      	adds	r2, r1, r2
 8000b00:	18d3      	adds	r3, r2, r3
 8000b02:	1c02      	adds	r2, r0, #0
 8000b04:	701a      	strb	r2, [r3, #0]
            wr_buf[i + 32] = ((rgb_buf[wr_buf_p][0]>>(7-i))&1) ? HIGH : LOW;
 8000b06:	687a      	ldr	r2, [r7, #4]
 8000b08:	23cf      	movs	r3, #207	; 0xcf
 8000b0a:	009b      	lsls	r3, r3, #2
 8000b0c:	58d2      	ldr	r2, [r2, r3]
 8000b0e:	6879      	ldr	r1, [r7, #4]
 8000b10:	0013      	movs	r3, r2
 8000b12:	005b      	lsls	r3, r3, #1
 8000b14:	189b      	adds	r3, r3, r2
 8000b16:	18cb      	adds	r3, r1, r3
 8000b18:	330c      	adds	r3, #12
 8000b1a:	781b      	ldrb	r3, [r3, #0]
 8000b1c:	0019      	movs	r1, r3
 8000b1e:	68fb      	ldr	r3, [r7, #12]
 8000b20:	2207      	movs	r2, #7
 8000b22:	1ad3      	subs	r3, r2, r3
 8000b24:	4119      	asrs	r1, r3
 8000b26:	000b      	movs	r3, r1
 8000b28:	2201      	movs	r2, #1
 8000b2a:	4013      	ands	r3, r2
 8000b2c:	d001      	beq.n	8000b32 <_ZN6WS281214do_backRewriteEv+0x8e>
 8000b2e:	200a      	movs	r0, #10
 8000b30:	e000      	b.n	8000b34 <_ZN6WS281214do_backRewriteEv+0x90>
 8000b32:	2005      	movs	r0, #5
 8000b34:	68fb      	ldr	r3, [r7, #12]
 8000b36:	3320      	adds	r3, #32
 8000b38:	001a      	movs	r2, r3
 8000b3a:	6879      	ldr	r1, [r7, #4]
 8000b3c:	23c3      	movs	r3, #195	; 0xc3
 8000b3e:	009b      	lsls	r3, r3, #2
 8000b40:	188a      	adds	r2, r1, r2
 8000b42:	18d3      	adds	r3, r2, r3
 8000b44:	1c02      	adds	r2, r0, #0
 8000b46:	701a      	strb	r2, [r3, #0]
            wr_buf[i + 40] = ((rgb_buf[wr_buf_p][2]>>(7-i))&1) ? HIGH : LOW;
 8000b48:	687a      	ldr	r2, [r7, #4]
 8000b4a:	23cf      	movs	r3, #207	; 0xcf
 8000b4c:	009b      	lsls	r3, r3, #2
 8000b4e:	58d2      	ldr	r2, [r2, r3]
 8000b50:	6879      	ldr	r1, [r7, #4]
 8000b52:	0013      	movs	r3, r2
 8000b54:	005b      	lsls	r3, r3, #1
 8000b56:	189b      	adds	r3, r3, r2
 8000b58:	18cb      	adds	r3, r1, r3
 8000b5a:	330e      	adds	r3, #14
 8000b5c:	781b      	ldrb	r3, [r3, #0]
 8000b5e:	0019      	movs	r1, r3
 8000b60:	68fb      	ldr	r3, [r7, #12]
 8000b62:	2207      	movs	r2, #7
 8000b64:	1ad3      	subs	r3, r2, r3
 8000b66:	4119      	asrs	r1, r3
 8000b68:	000b      	movs	r3, r1
 8000b6a:	2201      	movs	r2, #1
 8000b6c:	4013      	ands	r3, r2
 8000b6e:	d001      	beq.n	8000b74 <_ZN6WS281214do_backRewriteEv+0xd0>
 8000b70:	200a      	movs	r0, #10
 8000b72:	e000      	b.n	8000b76 <_ZN6WS281214do_backRewriteEv+0xd2>
 8000b74:	2005      	movs	r0, #5
 8000b76:	68fb      	ldr	r3, [r7, #12]
 8000b78:	3328      	adds	r3, #40	; 0x28
 8000b7a:	001a      	movs	r2, r3
 8000b7c:	6879      	ldr	r1, [r7, #4]
 8000b7e:	23c3      	movs	r3, #195	; 0xc3
 8000b80:	009b      	lsls	r3, r3, #2
 8000b82:	188a      	adds	r2, r1, r2
 8000b84:	18d3      	adds	r3, r2, r3
 8000b86:	1c02      	adds	r2, r0, #0
 8000b88:	701a      	strb	r2, [r3, #0]
        for(uint_fast8_t i = 0; i < 8; ++i) {
 8000b8a:	68fb      	ldr	r3, [r7, #12]
 8000b8c:	3301      	adds	r3, #1
 8000b8e:	60fb      	str	r3, [r7, #12]
 8000b90:	e795      	b.n	8000abe <_ZN6WS281214do_backRewriteEv+0x1a>
        }
        wr_buf_p++;
 8000b92:	687a      	ldr	r2, [r7, #4]
 8000b94:	23cf      	movs	r3, #207	; 0xcf
 8000b96:	009b      	lsls	r3, r3, #2
 8000b98:	58d3      	ldr	r3, [r2, r3]
 8000b9a:	1c59      	adds	r1, r3, #1
 8000b9c:	687a      	ldr	r2, [r7, #4]
 8000b9e:	23cf      	movs	r3, #207	; 0xcf
 8000ba0:	009b      	lsls	r3, r3, #2
 8000ba2:	50d1      	str	r1, [r2, r3]
        wr_buf_p++;
    } else {
        wr_buf_p = 0;
        HAL_TIM_PWM_Stop_DMA(HTIM, TIM_CHANNEL_X);
    }
}
 8000ba4:	e036      	b.n	8000c14 <_ZN6WS281214do_backRewriteEv+0x170>
    } else if (wr_buf_p < NUM_PIXELS + 2) {
 8000ba6:	687a      	ldr	r2, [r7, #4]
 8000ba8:	23cf      	movs	r3, #207	; 0xcf
 8000baa:	009b      	lsls	r3, r3, #2
 8000bac:	58d2      	ldr	r2, [r2, r3]
 8000bae:	2381      	movs	r3, #129	; 0x81
 8000bb0:	005b      	lsls	r3, r3, #1
 8000bb2:	429a      	cmp	r2, r3
 8000bb4:	d221      	bcs.n	8000bfa <_ZN6WS281214do_backRewriteEv+0x156>
        for(uint8_t i = 24; i < 48; i++){ wr_buf[i] = 0;};
 8000bb6:	230b      	movs	r3, #11
 8000bb8:	18fb      	adds	r3, r7, r3
 8000bba:	2218      	movs	r2, #24
 8000bbc:	701a      	strb	r2, [r3, #0]
 8000bbe:	200b      	movs	r0, #11
 8000bc0:	183b      	adds	r3, r7, r0
 8000bc2:	781b      	ldrb	r3, [r3, #0]
 8000bc4:	2b2f      	cmp	r3, #47	; 0x2f
 8000bc6:	d80e      	bhi.n	8000be6 <_ZN6WS281214do_backRewriteEv+0x142>
 8000bc8:	183b      	adds	r3, r7, r0
 8000bca:	781a      	ldrb	r2, [r3, #0]
 8000bcc:	6879      	ldr	r1, [r7, #4]
 8000bce:	23c3      	movs	r3, #195	; 0xc3
 8000bd0:	009b      	lsls	r3, r3, #2
 8000bd2:	188a      	adds	r2, r1, r2
 8000bd4:	18d3      	adds	r3, r2, r3
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	701a      	strb	r2, [r3, #0]
 8000bda:	183b      	adds	r3, r7, r0
 8000bdc:	781a      	ldrb	r2, [r3, #0]
 8000bde:	183b      	adds	r3, r7, r0
 8000be0:	3201      	adds	r2, #1
 8000be2:	701a      	strb	r2, [r3, #0]
 8000be4:	e7eb      	b.n	8000bbe <_ZN6WS281214do_backRewriteEv+0x11a>
        wr_buf_p++;
 8000be6:	687a      	ldr	r2, [r7, #4]
 8000be8:	23cf      	movs	r3, #207	; 0xcf
 8000bea:	009b      	lsls	r3, r3, #2
 8000bec:	58d3      	ldr	r3, [r2, r3]
 8000bee:	1c59      	adds	r1, r3, #1
 8000bf0:	687a      	ldr	r2, [r7, #4]
 8000bf2:	23cf      	movs	r3, #207	; 0xcf
 8000bf4:	009b      	lsls	r3, r3, #2
 8000bf6:	50d1      	str	r1, [r2, r3]
}
 8000bf8:	e00c      	b.n	8000c14 <_ZN6WS281214do_backRewriteEv+0x170>
        wr_buf_p = 0;
 8000bfa:	687a      	ldr	r2, [r7, #4]
 8000bfc:	23cf      	movs	r3, #207	; 0xcf
 8000bfe:	009b      	lsls	r3, r3, #2
 8000c00:	2100      	movs	r1, #0
 8000c02:	50d1      	str	r1, [r2, r3]
        HAL_TIM_PWM_Stop_DMA(HTIM, TIM_CHANNEL_X);
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	685a      	ldr	r2, [r3, #4]
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	781b      	ldrb	r3, [r3, #0]
 8000c0c:	0019      	movs	r1, r3
 8000c0e:	0010      	movs	r0, r2
 8000c10:	f001 fd54 	bl	80026bc <HAL_TIM_PWM_Stop_DMA>
}
 8000c14:	46c0      	nop			; (mov r8, r8)
 8000c16:	46bd      	mov	sp, r7
 8000c18:	b004      	add	sp, #16
 8000c1a:	bd80      	pop	{r7, pc}

08000c1c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000c1c:	480d      	ldr	r0, [pc, #52]	; (8000c54 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000c1e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000c20:	f7ff fd76 	bl	8000710 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c24:	480c      	ldr	r0, [pc, #48]	; (8000c58 <LoopForever+0x6>)
  ldr r1, =_edata
 8000c26:	490d      	ldr	r1, [pc, #52]	; (8000c5c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c28:	4a0d      	ldr	r2, [pc, #52]	; (8000c60 <LoopForever+0xe>)
  movs r3, #0
 8000c2a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c2c:	e002      	b.n	8000c34 <LoopCopyDataInit>

08000c2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c32:	3304      	adds	r3, #4

08000c34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c38:	d3f9      	bcc.n	8000c2e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c3a:	4a0a      	ldr	r2, [pc, #40]	; (8000c64 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c3c:	4c0a      	ldr	r4, [pc, #40]	; (8000c68 <LoopForever+0x16>)
  movs r3, #0
 8000c3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c40:	e001      	b.n	8000c46 <LoopFillZerobss>

08000c42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c44:	3204      	adds	r2, #4

08000c46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c48:	d3fb      	bcc.n	8000c42 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000c4a:	f002 fd0b 	bl	8003664 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000c4e:	f7ff faff 	bl	8000250 <main>

08000c52 <LoopForever>:

LoopForever:
  b LoopForever
 8000c52:	e7fe      	b.n	8000c52 <LoopForever>
  ldr   r0, =_estack
 8000c54:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000c58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c5c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000c60:	08003774 	.word	0x08003774
  ldr r2, =_sbss
 8000c64:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000c68:	20000418 	.word	0x20000418

08000c6c <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000c6c:	e7fe      	b.n	8000c6c <ADC1_IRQHandler>
	...

08000c70 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b082      	sub	sp, #8
 8000c74:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000c76:	1dfb      	adds	r3, r7, #7
 8000c78:	2200      	movs	r2, #0
 8000c7a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c7c:	4b0b      	ldr	r3, [pc, #44]	; (8000cac <HAL_Init+0x3c>)
 8000c7e:	681a      	ldr	r2, [r3, #0]
 8000c80:	4b0a      	ldr	r3, [pc, #40]	; (8000cac <HAL_Init+0x3c>)
 8000c82:	2180      	movs	r1, #128	; 0x80
 8000c84:	0049      	lsls	r1, r1, #1
 8000c86:	430a      	orrs	r2, r1
 8000c88:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c8a:	2003      	movs	r0, #3
 8000c8c:	f000 f810 	bl	8000cb0 <HAL_InitTick>
 8000c90:	1e03      	subs	r3, r0, #0
 8000c92:	d003      	beq.n	8000c9c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000c94:	1dfb      	adds	r3, r7, #7
 8000c96:	2201      	movs	r2, #1
 8000c98:	701a      	strb	r2, [r3, #0]
 8000c9a:	e001      	b.n	8000ca0 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000c9c:	f7ff fc68 	bl	8000570 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000ca0:	1dfb      	adds	r3, r7, #7
 8000ca2:	781b      	ldrb	r3, [r3, #0]
}
 8000ca4:	0018      	movs	r0, r3
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	b002      	add	sp, #8
 8000caa:	bd80      	pop	{r7, pc}
 8000cac:	40022000 	.word	0x40022000

08000cb0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cb0:	b590      	push	{r4, r7, lr}
 8000cb2:	b085      	sub	sp, #20
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000cb8:	230f      	movs	r3, #15
 8000cba:	18fb      	adds	r3, r7, r3
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000cc0:	4b1d      	ldr	r3, [pc, #116]	; (8000d38 <HAL_InitTick+0x88>)
 8000cc2:	781b      	ldrb	r3, [r3, #0]
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d02b      	beq.n	8000d20 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000cc8:	4b1c      	ldr	r3, [pc, #112]	; (8000d3c <HAL_InitTick+0x8c>)
 8000cca:	681c      	ldr	r4, [r3, #0]
 8000ccc:	4b1a      	ldr	r3, [pc, #104]	; (8000d38 <HAL_InitTick+0x88>)
 8000cce:	781b      	ldrb	r3, [r3, #0]
 8000cd0:	0019      	movs	r1, r3
 8000cd2:	23fa      	movs	r3, #250	; 0xfa
 8000cd4:	0098      	lsls	r0, r3, #2
 8000cd6:	f7ff fa13 	bl	8000100 <__udivsi3>
 8000cda:	0003      	movs	r3, r0
 8000cdc:	0019      	movs	r1, r3
 8000cde:	0020      	movs	r0, r4
 8000ce0:	f7ff fa0e 	bl	8000100 <__udivsi3>
 8000ce4:	0003      	movs	r3, r0
 8000ce6:	0018      	movs	r0, r3
 8000ce8:	f000 f93d 	bl	8000f66 <HAL_SYSTICK_Config>
 8000cec:	1e03      	subs	r3, r0, #0
 8000cee:	d112      	bne.n	8000d16 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	2b03      	cmp	r3, #3
 8000cf4:	d80a      	bhi.n	8000d0c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000cf6:	6879      	ldr	r1, [r7, #4]
 8000cf8:	2301      	movs	r3, #1
 8000cfa:	425b      	negs	r3, r3
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	0018      	movs	r0, r3
 8000d00:	f000 f90c 	bl	8000f1c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d04:	4b0e      	ldr	r3, [pc, #56]	; (8000d40 <HAL_InitTick+0x90>)
 8000d06:	687a      	ldr	r2, [r7, #4]
 8000d08:	601a      	str	r2, [r3, #0]
 8000d0a:	e00d      	b.n	8000d28 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000d0c:	230f      	movs	r3, #15
 8000d0e:	18fb      	adds	r3, r7, r3
 8000d10:	2201      	movs	r2, #1
 8000d12:	701a      	strb	r2, [r3, #0]
 8000d14:	e008      	b.n	8000d28 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000d16:	230f      	movs	r3, #15
 8000d18:	18fb      	adds	r3, r7, r3
 8000d1a:	2201      	movs	r2, #1
 8000d1c:	701a      	strb	r2, [r3, #0]
 8000d1e:	e003      	b.n	8000d28 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000d20:	230f      	movs	r3, #15
 8000d22:	18fb      	adds	r3, r7, r3
 8000d24:	2201      	movs	r2, #1
 8000d26:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000d28:	230f      	movs	r3, #15
 8000d2a:	18fb      	adds	r3, r7, r3
 8000d2c:	781b      	ldrb	r3, [r3, #0]
}
 8000d2e:	0018      	movs	r0, r3
 8000d30:	46bd      	mov	sp, r7
 8000d32:	b005      	add	sp, #20
 8000d34:	bd90      	pop	{r4, r7, pc}
 8000d36:	46c0      	nop			; (mov r8, r8)
 8000d38:	20000008 	.word	0x20000008
 8000d3c:	20000000 	.word	0x20000000
 8000d40:	20000004 	.word	0x20000004

08000d44 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000d48:	4b05      	ldr	r3, [pc, #20]	; (8000d60 <HAL_IncTick+0x1c>)
 8000d4a:	781b      	ldrb	r3, [r3, #0]
 8000d4c:	001a      	movs	r2, r3
 8000d4e:	4b05      	ldr	r3, [pc, #20]	; (8000d64 <HAL_IncTick+0x20>)
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	18d2      	adds	r2, r2, r3
 8000d54:	4b03      	ldr	r3, [pc, #12]	; (8000d64 <HAL_IncTick+0x20>)
 8000d56:	601a      	str	r2, [r3, #0]
}
 8000d58:	46c0      	nop			; (mov r8, r8)
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}
 8000d5e:	46c0      	nop			; (mov r8, r8)
 8000d60:	20000008 	.word	0x20000008
 8000d64:	20000414 	.word	0x20000414

08000d68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	af00      	add	r7, sp, #0
  return uwTick;
 8000d6c:	4b02      	ldr	r3, [pc, #8]	; (8000d78 <HAL_GetTick+0x10>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
}
 8000d70:	0018      	movs	r0, r3
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	46c0      	nop			; (mov r8, r8)
 8000d78:	20000414 	.word	0x20000414

08000d7c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b084      	sub	sp, #16
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d84:	f7ff fff0 	bl	8000d68 <HAL_GetTick>
 8000d88:	0003      	movs	r3, r0
 8000d8a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d90:	68fb      	ldr	r3, [r7, #12]
 8000d92:	3301      	adds	r3, #1
 8000d94:	d005      	beq.n	8000da2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d96:	4b0a      	ldr	r3, [pc, #40]	; (8000dc0 <HAL_Delay+0x44>)
 8000d98:	781b      	ldrb	r3, [r3, #0]
 8000d9a:	001a      	movs	r2, r3
 8000d9c:	68fb      	ldr	r3, [r7, #12]
 8000d9e:	189b      	adds	r3, r3, r2
 8000da0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000da2:	46c0      	nop			; (mov r8, r8)
 8000da4:	f7ff ffe0 	bl	8000d68 <HAL_GetTick>
 8000da8:	0002      	movs	r2, r0
 8000daa:	68bb      	ldr	r3, [r7, #8]
 8000dac:	1ad3      	subs	r3, r2, r3
 8000dae:	68fa      	ldr	r2, [r7, #12]
 8000db0:	429a      	cmp	r2, r3
 8000db2:	d8f7      	bhi.n	8000da4 <HAL_Delay+0x28>
  {
  }
}
 8000db4:	46c0      	nop			; (mov r8, r8)
 8000db6:	46c0      	nop			; (mov r8, r8)
 8000db8:	46bd      	mov	sp, r7
 8000dba:	b004      	add	sp, #16
 8000dbc:	bd80      	pop	{r7, pc}
 8000dbe:	46c0      	nop			; (mov r8, r8)
 8000dc0:	20000008 	.word	0x20000008

08000dc4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b082      	sub	sp, #8
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	0002      	movs	r2, r0
 8000dcc:	1dfb      	adds	r3, r7, #7
 8000dce:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000dd0:	1dfb      	adds	r3, r7, #7
 8000dd2:	781b      	ldrb	r3, [r3, #0]
 8000dd4:	2b7f      	cmp	r3, #127	; 0x7f
 8000dd6:	d809      	bhi.n	8000dec <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000dd8:	1dfb      	adds	r3, r7, #7
 8000dda:	781b      	ldrb	r3, [r3, #0]
 8000ddc:	001a      	movs	r2, r3
 8000dde:	231f      	movs	r3, #31
 8000de0:	401a      	ands	r2, r3
 8000de2:	4b04      	ldr	r3, [pc, #16]	; (8000df4 <__NVIC_EnableIRQ+0x30>)
 8000de4:	2101      	movs	r1, #1
 8000de6:	4091      	lsls	r1, r2
 8000de8:	000a      	movs	r2, r1
 8000dea:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8000dec:	46c0      	nop			; (mov r8, r8)
 8000dee:	46bd      	mov	sp, r7
 8000df0:	b002      	add	sp, #8
 8000df2:	bd80      	pop	{r7, pc}
 8000df4:	e000e100 	.word	0xe000e100

08000df8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000df8:	b590      	push	{r4, r7, lr}
 8000dfa:	b083      	sub	sp, #12
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	0002      	movs	r2, r0
 8000e00:	6039      	str	r1, [r7, #0]
 8000e02:	1dfb      	adds	r3, r7, #7
 8000e04:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000e06:	1dfb      	adds	r3, r7, #7
 8000e08:	781b      	ldrb	r3, [r3, #0]
 8000e0a:	2b7f      	cmp	r3, #127	; 0x7f
 8000e0c:	d828      	bhi.n	8000e60 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e0e:	4a2f      	ldr	r2, [pc, #188]	; (8000ecc <__NVIC_SetPriority+0xd4>)
 8000e10:	1dfb      	adds	r3, r7, #7
 8000e12:	781b      	ldrb	r3, [r3, #0]
 8000e14:	b25b      	sxtb	r3, r3
 8000e16:	089b      	lsrs	r3, r3, #2
 8000e18:	33c0      	adds	r3, #192	; 0xc0
 8000e1a:	009b      	lsls	r3, r3, #2
 8000e1c:	589b      	ldr	r3, [r3, r2]
 8000e1e:	1dfa      	adds	r2, r7, #7
 8000e20:	7812      	ldrb	r2, [r2, #0]
 8000e22:	0011      	movs	r1, r2
 8000e24:	2203      	movs	r2, #3
 8000e26:	400a      	ands	r2, r1
 8000e28:	00d2      	lsls	r2, r2, #3
 8000e2a:	21ff      	movs	r1, #255	; 0xff
 8000e2c:	4091      	lsls	r1, r2
 8000e2e:	000a      	movs	r2, r1
 8000e30:	43d2      	mvns	r2, r2
 8000e32:	401a      	ands	r2, r3
 8000e34:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	019b      	lsls	r3, r3, #6
 8000e3a:	22ff      	movs	r2, #255	; 0xff
 8000e3c:	401a      	ands	r2, r3
 8000e3e:	1dfb      	adds	r3, r7, #7
 8000e40:	781b      	ldrb	r3, [r3, #0]
 8000e42:	0018      	movs	r0, r3
 8000e44:	2303      	movs	r3, #3
 8000e46:	4003      	ands	r3, r0
 8000e48:	00db      	lsls	r3, r3, #3
 8000e4a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e4c:	481f      	ldr	r0, [pc, #124]	; (8000ecc <__NVIC_SetPriority+0xd4>)
 8000e4e:	1dfb      	adds	r3, r7, #7
 8000e50:	781b      	ldrb	r3, [r3, #0]
 8000e52:	b25b      	sxtb	r3, r3
 8000e54:	089b      	lsrs	r3, r3, #2
 8000e56:	430a      	orrs	r2, r1
 8000e58:	33c0      	adds	r3, #192	; 0xc0
 8000e5a:	009b      	lsls	r3, r3, #2
 8000e5c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000e5e:	e031      	b.n	8000ec4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e60:	4a1b      	ldr	r2, [pc, #108]	; (8000ed0 <__NVIC_SetPriority+0xd8>)
 8000e62:	1dfb      	adds	r3, r7, #7
 8000e64:	781b      	ldrb	r3, [r3, #0]
 8000e66:	0019      	movs	r1, r3
 8000e68:	230f      	movs	r3, #15
 8000e6a:	400b      	ands	r3, r1
 8000e6c:	3b08      	subs	r3, #8
 8000e6e:	089b      	lsrs	r3, r3, #2
 8000e70:	3306      	adds	r3, #6
 8000e72:	009b      	lsls	r3, r3, #2
 8000e74:	18d3      	adds	r3, r2, r3
 8000e76:	3304      	adds	r3, #4
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	1dfa      	adds	r2, r7, #7
 8000e7c:	7812      	ldrb	r2, [r2, #0]
 8000e7e:	0011      	movs	r1, r2
 8000e80:	2203      	movs	r2, #3
 8000e82:	400a      	ands	r2, r1
 8000e84:	00d2      	lsls	r2, r2, #3
 8000e86:	21ff      	movs	r1, #255	; 0xff
 8000e88:	4091      	lsls	r1, r2
 8000e8a:	000a      	movs	r2, r1
 8000e8c:	43d2      	mvns	r2, r2
 8000e8e:	401a      	ands	r2, r3
 8000e90:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000e92:	683b      	ldr	r3, [r7, #0]
 8000e94:	019b      	lsls	r3, r3, #6
 8000e96:	22ff      	movs	r2, #255	; 0xff
 8000e98:	401a      	ands	r2, r3
 8000e9a:	1dfb      	adds	r3, r7, #7
 8000e9c:	781b      	ldrb	r3, [r3, #0]
 8000e9e:	0018      	movs	r0, r3
 8000ea0:	2303      	movs	r3, #3
 8000ea2:	4003      	ands	r3, r0
 8000ea4:	00db      	lsls	r3, r3, #3
 8000ea6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ea8:	4809      	ldr	r0, [pc, #36]	; (8000ed0 <__NVIC_SetPriority+0xd8>)
 8000eaa:	1dfb      	adds	r3, r7, #7
 8000eac:	781b      	ldrb	r3, [r3, #0]
 8000eae:	001c      	movs	r4, r3
 8000eb0:	230f      	movs	r3, #15
 8000eb2:	4023      	ands	r3, r4
 8000eb4:	3b08      	subs	r3, #8
 8000eb6:	089b      	lsrs	r3, r3, #2
 8000eb8:	430a      	orrs	r2, r1
 8000eba:	3306      	adds	r3, #6
 8000ebc:	009b      	lsls	r3, r3, #2
 8000ebe:	18c3      	adds	r3, r0, r3
 8000ec0:	3304      	adds	r3, #4
 8000ec2:	601a      	str	r2, [r3, #0]
}
 8000ec4:	46c0      	nop			; (mov r8, r8)
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	b003      	add	sp, #12
 8000eca:	bd90      	pop	{r4, r7, pc}
 8000ecc:	e000e100 	.word	0xe000e100
 8000ed0:	e000ed00 	.word	0xe000ed00

08000ed4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b082      	sub	sp, #8
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	1e5a      	subs	r2, r3, #1
 8000ee0:	2380      	movs	r3, #128	; 0x80
 8000ee2:	045b      	lsls	r3, r3, #17
 8000ee4:	429a      	cmp	r2, r3
 8000ee6:	d301      	bcc.n	8000eec <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ee8:	2301      	movs	r3, #1
 8000eea:	e010      	b.n	8000f0e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000eec:	4b0a      	ldr	r3, [pc, #40]	; (8000f18 <SysTick_Config+0x44>)
 8000eee:	687a      	ldr	r2, [r7, #4]
 8000ef0:	3a01      	subs	r2, #1
 8000ef2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ef4:	2301      	movs	r3, #1
 8000ef6:	425b      	negs	r3, r3
 8000ef8:	2103      	movs	r1, #3
 8000efa:	0018      	movs	r0, r3
 8000efc:	f7ff ff7c 	bl	8000df8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f00:	4b05      	ldr	r3, [pc, #20]	; (8000f18 <SysTick_Config+0x44>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f06:	4b04      	ldr	r3, [pc, #16]	; (8000f18 <SysTick_Config+0x44>)
 8000f08:	2207      	movs	r2, #7
 8000f0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f0c:	2300      	movs	r3, #0
}
 8000f0e:	0018      	movs	r0, r3
 8000f10:	46bd      	mov	sp, r7
 8000f12:	b002      	add	sp, #8
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	46c0      	nop			; (mov r8, r8)
 8000f18:	e000e010 	.word	0xe000e010

08000f1c <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b084      	sub	sp, #16
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	60b9      	str	r1, [r7, #8]
 8000f24:	607a      	str	r2, [r7, #4]
 8000f26:	210f      	movs	r1, #15
 8000f28:	187b      	adds	r3, r7, r1
 8000f2a:	1c02      	adds	r2, r0, #0
 8000f2c:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000f2e:	68ba      	ldr	r2, [r7, #8]
 8000f30:	187b      	adds	r3, r7, r1
 8000f32:	781b      	ldrb	r3, [r3, #0]
 8000f34:	b25b      	sxtb	r3, r3
 8000f36:	0011      	movs	r1, r2
 8000f38:	0018      	movs	r0, r3
 8000f3a:	f7ff ff5d 	bl	8000df8 <__NVIC_SetPriority>
}
 8000f3e:	46c0      	nop			; (mov r8, r8)
 8000f40:	46bd      	mov	sp, r7
 8000f42:	b004      	add	sp, #16
 8000f44:	bd80      	pop	{r7, pc}

08000f46 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f46:	b580      	push	{r7, lr}
 8000f48:	b082      	sub	sp, #8
 8000f4a:	af00      	add	r7, sp, #0
 8000f4c:	0002      	movs	r2, r0
 8000f4e:	1dfb      	adds	r3, r7, #7
 8000f50:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f52:	1dfb      	adds	r3, r7, #7
 8000f54:	781b      	ldrb	r3, [r3, #0]
 8000f56:	b25b      	sxtb	r3, r3
 8000f58:	0018      	movs	r0, r3
 8000f5a:	f7ff ff33 	bl	8000dc4 <__NVIC_EnableIRQ>
}
 8000f5e:	46c0      	nop			; (mov r8, r8)
 8000f60:	46bd      	mov	sp, r7
 8000f62:	b002      	add	sp, #8
 8000f64:	bd80      	pop	{r7, pc}

08000f66 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f66:	b580      	push	{r7, lr}
 8000f68:	b082      	sub	sp, #8
 8000f6a:	af00      	add	r7, sp, #0
 8000f6c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	0018      	movs	r0, r3
 8000f72:	f7ff ffaf 	bl	8000ed4 <SysTick_Config>
 8000f76:	0003      	movs	r3, r0
}
 8000f78:	0018      	movs	r0, r3
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	b002      	add	sp, #8
 8000f7e:	bd80      	pop	{r7, pc}

08000f80 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b082      	sub	sp, #8
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d101      	bne.n	8000f92 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8000f8e:	2301      	movs	r3, #1
 8000f90:	e077      	b.n	8001082 <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	4a3d      	ldr	r2, [pc, #244]	; (800108c <HAL_DMA_Init+0x10c>)
 8000f98:	4694      	mov	ip, r2
 8000f9a:	4463      	add	r3, ip
 8000f9c:	2114      	movs	r1, #20
 8000f9e:	0018      	movs	r0, r3
 8000fa0:	f7ff f8ae 	bl	8000100 <__udivsi3>
 8000fa4:	0003      	movs	r3, r0
 8000fa6:	009a      	lsls	r2, r3, #2
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	641a      	str	r2, [r3, #64]	; 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	2225      	movs	r2, #37	; 0x25
 8000fb0:	2102      	movs	r1, #2
 8000fb2:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	681a      	ldr	r2, [r3, #0]
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	4934      	ldr	r1, [pc, #208]	; (8001090 <HAL_DMA_Init+0x110>)
 8000fc0:	400a      	ands	r2, r1
 8000fc2:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	6819      	ldr	r1, [r3, #0]
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	689a      	ldr	r2, [r3, #8]
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	68db      	ldr	r3, [r3, #12]
 8000fd2:	431a      	orrs	r2, r3
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	691b      	ldr	r3, [r3, #16]
 8000fd8:	431a      	orrs	r2, r3
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	695b      	ldr	r3, [r3, #20]
 8000fde:	431a      	orrs	r2, r3
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	699b      	ldr	r3, [r3, #24]
 8000fe4:	431a      	orrs	r2, r3
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	69db      	ldr	r3, [r3, #28]
 8000fea:	431a      	orrs	r2, r3
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	6a1b      	ldr	r3, [r3, #32]
 8000ff0:	431a      	orrs	r2, r3
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	430a      	orrs	r2, r1
 8000ff8:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	0018      	movs	r0, r3
 8000ffe:	f000 fa2b 	bl	8001458 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	689a      	ldr	r2, [r3, #8]
 8001006:	2380      	movs	r3, #128	; 0x80
 8001008:	01db      	lsls	r3, r3, #7
 800100a:	429a      	cmp	r2, r3
 800100c:	d102      	bne.n	8001014 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	2200      	movs	r2, #0
 8001012:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	685a      	ldr	r2, [r3, #4]
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800101c:	213f      	movs	r1, #63	; 0x3f
 800101e:	400a      	ands	r2, r1
 8001020:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001026:	687a      	ldr	r2, [r7, #4]
 8001028:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800102a:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	685b      	ldr	r3, [r3, #4]
 8001030:	2b00      	cmp	r3, #0
 8001032:	d011      	beq.n	8001058 <HAL_DMA_Init+0xd8>
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	685b      	ldr	r3, [r3, #4]
 8001038:	2b04      	cmp	r3, #4
 800103a:	d80d      	bhi.n	8001058 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	0018      	movs	r0, r3
 8001040:	f000 fa36 	bl	80014b0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001048:	2200      	movs	r2, #0
 800104a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001050:	687a      	ldr	r2, [r7, #4]
 8001052:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8001054:	605a      	str	r2, [r3, #4]
 8001056:	e008      	b.n	800106a <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	2200      	movs	r2, #0
 800105c:	651a      	str	r2, [r3, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	2200      	movs	r2, #0
 8001062:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	2200      	movs	r2, #0
 8001068:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	2200      	movs	r2, #0
 800106e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	2225      	movs	r2, #37	; 0x25
 8001074:	2101      	movs	r1, #1
 8001076:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	2224      	movs	r2, #36	; 0x24
 800107c:	2100      	movs	r1, #0
 800107e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001080:	2300      	movs	r3, #0
}
 8001082:	0018      	movs	r0, r3
 8001084:	46bd      	mov	sp, r7
 8001086:	b002      	add	sp, #8
 8001088:	bd80      	pop	{r7, pc}
 800108a:	46c0      	nop			; (mov r8, r8)
 800108c:	bffdfff8 	.word	0xbffdfff8
 8001090:	ffff800f 	.word	0xffff800f

08001094 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b086      	sub	sp, #24
 8001098:	af00      	add	r7, sp, #0
 800109a:	60f8      	str	r0, [r7, #12]
 800109c:	60b9      	str	r1, [r7, #8]
 800109e:	607a      	str	r2, [r7, #4]
 80010a0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80010a2:	2317      	movs	r3, #23
 80010a4:	18fb      	adds	r3, r7, r3
 80010a6:	2200      	movs	r2, #0
 80010a8:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	2224      	movs	r2, #36	; 0x24
 80010ae:	5c9b      	ldrb	r3, [r3, r2]
 80010b0:	2b01      	cmp	r3, #1
 80010b2:	d101      	bne.n	80010b8 <HAL_DMA_Start_IT+0x24>
 80010b4:	2302      	movs	r3, #2
 80010b6:	e06f      	b.n	8001198 <HAL_DMA_Start_IT+0x104>
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	2224      	movs	r2, #36	; 0x24
 80010bc:	2101      	movs	r1, #1
 80010be:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	2225      	movs	r2, #37	; 0x25
 80010c4:	5c9b      	ldrb	r3, [r3, r2]
 80010c6:	b2db      	uxtb	r3, r3
 80010c8:	2b01      	cmp	r3, #1
 80010ca:	d157      	bne.n	800117c <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	2225      	movs	r2, #37	; 0x25
 80010d0:	2102      	movs	r1, #2
 80010d2:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	2200      	movs	r2, #0
 80010d8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	681a      	ldr	r2, [r3, #0]
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	2101      	movs	r1, #1
 80010e6:	438a      	bics	r2, r1
 80010e8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	687a      	ldr	r2, [r7, #4]
 80010ee:	68b9      	ldr	r1, [r7, #8]
 80010f0:	68f8      	ldr	r0, [r7, #12]
 80010f2:	f000 f971 	bl	80013d8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80010f6:	68fb      	ldr	r3, [r7, #12]
 80010f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d008      	beq.n	8001110 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	681a      	ldr	r2, [r3, #0]
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	210e      	movs	r1, #14
 800110a:	430a      	orrs	r2, r1
 800110c:	601a      	str	r2, [r3, #0]
 800110e:	e00f      	b.n	8001130 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	681a      	ldr	r2, [r3, #0]
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	2104      	movs	r1, #4
 800111c:	438a      	bics	r2, r1
 800111e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	681a      	ldr	r2, [r3, #0]
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	210a      	movs	r1, #10
 800112c:	430a      	orrs	r2, r1
 800112e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001134:	681a      	ldr	r2, [r3, #0]
 8001136:	2380      	movs	r3, #128	; 0x80
 8001138:	025b      	lsls	r3, r3, #9
 800113a:	4013      	ands	r3, r2
 800113c:	d008      	beq.n	8001150 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001142:	681a      	ldr	r2, [r3, #0]
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001148:	2180      	movs	r1, #128	; 0x80
 800114a:	0049      	lsls	r1, r1, #1
 800114c:	430a      	orrs	r2, r1
 800114e:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001154:	2b00      	cmp	r3, #0
 8001156:	d008      	beq.n	800116a <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800115c:	681a      	ldr	r2, [r3, #0]
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001162:	2180      	movs	r1, #128	; 0x80
 8001164:	0049      	lsls	r1, r1, #1
 8001166:	430a      	orrs	r2, r1
 8001168:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	681a      	ldr	r2, [r3, #0]
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	2101      	movs	r1, #1
 8001176:	430a      	orrs	r2, r1
 8001178:	601a      	str	r2, [r3, #0]
 800117a:	e00a      	b.n	8001192 <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	2280      	movs	r2, #128	; 0x80
 8001180:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	2224      	movs	r2, #36	; 0x24
 8001186:	2100      	movs	r1, #0
 8001188:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 800118a:	2317      	movs	r3, #23
 800118c:	18fb      	adds	r3, r7, r3
 800118e:	2201      	movs	r2, #1
 8001190:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8001192:	2317      	movs	r3, #23
 8001194:	18fb      	adds	r3, r7, r3
 8001196:	781b      	ldrb	r3, [r3, #0]
}
 8001198:	0018      	movs	r0, r3
 800119a:	46bd      	mov	sp, r7
 800119c:	b006      	add	sp, #24
 800119e:	bd80      	pop	{r7, pc}

080011a0 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b084      	sub	sp, #16
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80011a8:	210f      	movs	r1, #15
 80011aa:	187b      	adds	r3, r7, r1
 80011ac:	2200      	movs	r2, #0
 80011ae:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	2225      	movs	r2, #37	; 0x25
 80011b4:	5c9b      	ldrb	r3, [r3, r2]
 80011b6:	b2db      	uxtb	r3, r3
 80011b8:	2b02      	cmp	r3, #2
 80011ba:	d006      	beq.n	80011ca <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	2204      	movs	r2, #4
 80011c0:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80011c2:	187b      	adds	r3, r7, r1
 80011c4:	2201      	movs	r2, #1
 80011c6:	701a      	strb	r2, [r3, #0]
 80011c8:	e049      	b.n	800125e <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	681a      	ldr	r2, [r3, #0]
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	210e      	movs	r1, #14
 80011d6:	438a      	bics	r2, r1
 80011d8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	681a      	ldr	r2, [r3, #0]
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	2101      	movs	r1, #1
 80011e6:	438a      	bics	r2, r1
 80011e8:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011ee:	681a      	ldr	r2, [r3, #0]
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011f4:	491d      	ldr	r1, [pc, #116]	; (800126c <HAL_DMA_Abort_IT+0xcc>)
 80011f6:	400a      	ands	r2, r1
 80011f8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 80011fa:	4b1d      	ldr	r3, [pc, #116]	; (8001270 <HAL_DMA_Abort_IT+0xd0>)
 80011fc:	6859      	ldr	r1, [r3, #4]
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001202:	221c      	movs	r2, #28
 8001204:	4013      	ands	r3, r2
 8001206:	2201      	movs	r2, #1
 8001208:	409a      	lsls	r2, r3
 800120a:	4b19      	ldr	r3, [pc, #100]	; (8001270 <HAL_DMA_Abort_IT+0xd0>)
 800120c:	430a      	orrs	r2, r1
 800120e:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001214:	687a      	ldr	r2, [r7, #4]
 8001216:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8001218:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800121e:	2b00      	cmp	r3, #0
 8001220:	d00c      	beq.n	800123c <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001226:	681a      	ldr	r2, [r3, #0]
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800122c:	490f      	ldr	r1, [pc, #60]	; (800126c <HAL_DMA_Abort_IT+0xcc>)
 800122e:	400a      	ands	r2, r1
 8001230:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001236:	687a      	ldr	r2, [r7, #4]
 8001238:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800123a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	2225      	movs	r2, #37	; 0x25
 8001240:	2101      	movs	r1, #1
 8001242:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	2224      	movs	r2, #36	; 0x24
 8001248:	2100      	movs	r1, #0
 800124a:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001250:	2b00      	cmp	r3, #0
 8001252:	d004      	beq.n	800125e <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001258:	687a      	ldr	r2, [r7, #4]
 800125a:	0010      	movs	r0, r2
 800125c:	4798      	blx	r3
    }
  }
  return status;
 800125e:	230f      	movs	r3, #15
 8001260:	18fb      	adds	r3, r7, r3
 8001262:	781b      	ldrb	r3, [r3, #0]
}
 8001264:	0018      	movs	r0, r3
 8001266:	46bd      	mov	sp, r7
 8001268:	b004      	add	sp, #16
 800126a:	bd80      	pop	{r7, pc}
 800126c:	fffffeff 	.word	0xfffffeff
 8001270:	40020000 	.word	0x40020000

08001274 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b084      	sub	sp, #16
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 800127c:	4b55      	ldr	r3, [pc, #340]	; (80013d4 <HAL_DMA_IRQHandler+0x160>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800128e:	221c      	movs	r2, #28
 8001290:	4013      	ands	r3, r2
 8001292:	2204      	movs	r2, #4
 8001294:	409a      	lsls	r2, r3
 8001296:	0013      	movs	r3, r2
 8001298:	68fa      	ldr	r2, [r7, #12]
 800129a:	4013      	ands	r3, r2
 800129c:	d027      	beq.n	80012ee <HAL_DMA_IRQHandler+0x7a>
 800129e:	68bb      	ldr	r3, [r7, #8]
 80012a0:	2204      	movs	r2, #4
 80012a2:	4013      	ands	r3, r2
 80012a4:	d023      	beq.n	80012ee <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	2220      	movs	r2, #32
 80012ae:	4013      	ands	r3, r2
 80012b0:	d107      	bne.n	80012c2 <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	681a      	ldr	r2, [r3, #0]
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	2104      	movs	r1, #4
 80012be:	438a      	bics	r2, r1
 80012c0:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 80012c2:	4b44      	ldr	r3, [pc, #272]	; (80013d4 <HAL_DMA_IRQHandler+0x160>)
 80012c4:	6859      	ldr	r1, [r3, #4]
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012ca:	221c      	movs	r2, #28
 80012cc:	4013      	ands	r3, r2
 80012ce:	2204      	movs	r2, #4
 80012d0:	409a      	lsls	r2, r3
 80012d2:	4b40      	ldr	r3, [pc, #256]	; (80013d4 <HAL_DMA_IRQHandler+0x160>)
 80012d4:	430a      	orrs	r2, r1
 80012d6:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d100      	bne.n	80012e2 <HAL_DMA_IRQHandler+0x6e>
 80012e0:	e073      	b.n	80013ca <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012e6:	687a      	ldr	r2, [r7, #4]
 80012e8:	0010      	movs	r0, r2
 80012ea:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 80012ec:	e06d      	b.n	80013ca <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012f2:	221c      	movs	r2, #28
 80012f4:	4013      	ands	r3, r2
 80012f6:	2202      	movs	r2, #2
 80012f8:	409a      	lsls	r2, r3
 80012fa:	0013      	movs	r3, r2
 80012fc:	68fa      	ldr	r2, [r7, #12]
 80012fe:	4013      	ands	r3, r2
 8001300:	d02e      	beq.n	8001360 <HAL_DMA_IRQHandler+0xec>
 8001302:	68bb      	ldr	r3, [r7, #8]
 8001304:	2202      	movs	r2, #2
 8001306:	4013      	ands	r3, r2
 8001308:	d02a      	beq.n	8001360 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	2220      	movs	r2, #32
 8001312:	4013      	ands	r3, r2
 8001314:	d10b      	bne.n	800132e <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	681a      	ldr	r2, [r3, #0]
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	210a      	movs	r1, #10
 8001322:	438a      	bics	r2, r1
 8001324:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	2225      	movs	r2, #37	; 0x25
 800132a:	2101      	movs	r1, #1
 800132c:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 800132e:	4b29      	ldr	r3, [pc, #164]	; (80013d4 <HAL_DMA_IRQHandler+0x160>)
 8001330:	6859      	ldr	r1, [r3, #4]
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001336:	221c      	movs	r2, #28
 8001338:	4013      	ands	r3, r2
 800133a:	2202      	movs	r2, #2
 800133c:	409a      	lsls	r2, r3
 800133e:	4b25      	ldr	r3, [pc, #148]	; (80013d4 <HAL_DMA_IRQHandler+0x160>)
 8001340:	430a      	orrs	r2, r1
 8001342:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	2224      	movs	r2, #36	; 0x24
 8001348:	2100      	movs	r1, #0
 800134a:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001350:	2b00      	cmp	r3, #0
 8001352:	d03a      	beq.n	80013ca <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001358:	687a      	ldr	r2, [r7, #4]
 800135a:	0010      	movs	r0, r2
 800135c:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 800135e:	e034      	b.n	80013ca <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001364:	221c      	movs	r2, #28
 8001366:	4013      	ands	r3, r2
 8001368:	2208      	movs	r2, #8
 800136a:	409a      	lsls	r2, r3
 800136c:	0013      	movs	r3, r2
 800136e:	68fa      	ldr	r2, [r7, #12]
 8001370:	4013      	ands	r3, r2
 8001372:	d02b      	beq.n	80013cc <HAL_DMA_IRQHandler+0x158>
 8001374:	68bb      	ldr	r3, [r7, #8]
 8001376:	2208      	movs	r2, #8
 8001378:	4013      	ands	r3, r2
 800137a:	d027      	beq.n	80013cc <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	681a      	ldr	r2, [r3, #0]
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	210e      	movs	r1, #14
 8001388:	438a      	bics	r2, r1
 800138a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 800138c:	4b11      	ldr	r3, [pc, #68]	; (80013d4 <HAL_DMA_IRQHandler+0x160>)
 800138e:	6859      	ldr	r1, [r3, #4]
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001394:	221c      	movs	r2, #28
 8001396:	4013      	ands	r3, r2
 8001398:	2201      	movs	r2, #1
 800139a:	409a      	lsls	r2, r3
 800139c:	4b0d      	ldr	r3, [pc, #52]	; (80013d4 <HAL_DMA_IRQHandler+0x160>)
 800139e:	430a      	orrs	r2, r1
 80013a0:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	2201      	movs	r2, #1
 80013a6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	2225      	movs	r2, #37	; 0x25
 80013ac:	2101      	movs	r1, #1
 80013ae:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	2224      	movs	r2, #36	; 0x24
 80013b4:	2100      	movs	r1, #0
 80013b6:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d005      	beq.n	80013cc <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80013c4:	687a      	ldr	r2, [r7, #4]
 80013c6:	0010      	movs	r0, r2
 80013c8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80013ca:	46c0      	nop			; (mov r8, r8)
 80013cc:	46c0      	nop			; (mov r8, r8)
}
 80013ce:	46bd      	mov	sp, r7
 80013d0:	b004      	add	sp, #16
 80013d2:	bd80      	pop	{r7, pc}
 80013d4:	40020000 	.word	0x40020000

080013d8 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b084      	sub	sp, #16
 80013dc:	af00      	add	r7, sp, #0
 80013de:	60f8      	str	r0, [r7, #12]
 80013e0:	60b9      	str	r1, [r7, #8]
 80013e2:	607a      	str	r2, [r7, #4]
 80013e4:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80013ea:	68fa      	ldr	r2, [r7, #12]
 80013ec:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80013ee:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d004      	beq.n	8001402 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80013fc:	68fa      	ldr	r2, [r7, #12]
 80013fe:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8001400:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8001402:	4b14      	ldr	r3, [pc, #80]	; (8001454 <DMA_SetConfig+0x7c>)
 8001404:	6859      	ldr	r1, [r3, #4]
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800140a:	221c      	movs	r2, #28
 800140c:	4013      	ands	r3, r2
 800140e:	2201      	movs	r2, #1
 8001410:	409a      	lsls	r2, r3
 8001412:	4b10      	ldr	r3, [pc, #64]	; (8001454 <DMA_SetConfig+0x7c>)
 8001414:	430a      	orrs	r2, r1
 8001416:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	683a      	ldr	r2, [r7, #0]
 800141e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	689b      	ldr	r3, [r3, #8]
 8001424:	2b10      	cmp	r3, #16
 8001426:	d108      	bne.n	800143a <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	687a      	ldr	r2, [r7, #4]
 800142e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	68ba      	ldr	r2, [r7, #8]
 8001436:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001438:	e007      	b.n	800144a <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	68ba      	ldr	r2, [r7, #8]
 8001440:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	687a      	ldr	r2, [r7, #4]
 8001448:	60da      	str	r2, [r3, #12]
}
 800144a:	46c0      	nop			; (mov r8, r8)
 800144c:	46bd      	mov	sp, r7
 800144e:	b004      	add	sp, #16
 8001450:	bd80      	pop	{r7, pc}
 8001452:	46c0      	nop			; (mov r8, r8)
 8001454:	40020000 	.word	0x40020000

08001458 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b084      	sub	sp, #16
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001464:	089b      	lsrs	r3, r3, #2
 8001466:	4a10      	ldr	r2, [pc, #64]	; (80014a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8001468:	4694      	mov	ip, r2
 800146a:	4463      	add	r3, ip
 800146c:	009b      	lsls	r3, r3, #2
 800146e:	001a      	movs	r2, r3
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	645a      	str	r2, [r3, #68]	; 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	001a      	movs	r2, r3
 800147a:	23ff      	movs	r3, #255	; 0xff
 800147c:	4013      	ands	r3, r2
 800147e:	3b08      	subs	r3, #8
 8001480:	2114      	movs	r1, #20
 8001482:	0018      	movs	r0, r3
 8001484:	f7fe fe3c 	bl	8000100 <__udivsi3>
 8001488:	0003      	movs	r3, r0
 800148a:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	4a07      	ldr	r2, [pc, #28]	; (80014ac <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8001490:	649a      	str	r2, [r3, #72]	; 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	221f      	movs	r2, #31
 8001496:	4013      	ands	r3, r2
 8001498:	2201      	movs	r2, #1
 800149a:	409a      	lsls	r2, r3
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	64da      	str	r2, [r3, #76]	; 0x4c
}
 80014a0:	46c0      	nop			; (mov r8, r8)
 80014a2:	46bd      	mov	sp, r7
 80014a4:	b004      	add	sp, #16
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	10008200 	.word	0x10008200
 80014ac:	40020880 	.word	0x40020880

080014b0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b084      	sub	sp, #16
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	685b      	ldr	r3, [r3, #4]
 80014bc:	223f      	movs	r2, #63	; 0x3f
 80014be:	4013      	ands	r3, r2
 80014c0:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	4a0a      	ldr	r2, [pc, #40]	; (80014f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80014c6:	4694      	mov	ip, r2
 80014c8:	4463      	add	r3, ip
 80014ca:	009b      	lsls	r3, r3, #2
 80014cc:	001a      	movs	r2, r3
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	651a      	str	r2, [r3, #80]	; 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	4a07      	ldr	r2, [pc, #28]	; (80014f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80014d6:	655a      	str	r2, [r3, #84]	; 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	3b01      	subs	r3, #1
 80014dc:	2203      	movs	r2, #3
 80014de:	4013      	ands	r3, r2
 80014e0:	2201      	movs	r2, #1
 80014e2:	409a      	lsls	r2, r3
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	659a      	str	r2, [r3, #88]	; 0x58
}
 80014e8:	46c0      	nop			; (mov r8, r8)
 80014ea:	46bd      	mov	sp, r7
 80014ec:	b004      	add	sp, #16
 80014ee:	bd80      	pop	{r7, pc}
 80014f0:	1000823f 	.word	0x1000823f
 80014f4:	40020940 	.word	0x40020940

080014f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b086      	sub	sp, #24
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
 8001500:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001502:	2300      	movs	r3, #0
 8001504:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001506:	e147      	b.n	8001798 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	2101      	movs	r1, #1
 800150e:	697a      	ldr	r2, [r7, #20]
 8001510:	4091      	lsls	r1, r2
 8001512:	000a      	movs	r2, r1
 8001514:	4013      	ands	r3, r2
 8001516:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	2b00      	cmp	r3, #0
 800151c:	d100      	bne.n	8001520 <HAL_GPIO_Init+0x28>
 800151e:	e138      	b.n	8001792 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	685b      	ldr	r3, [r3, #4]
 8001524:	2203      	movs	r2, #3
 8001526:	4013      	ands	r3, r2
 8001528:	2b01      	cmp	r3, #1
 800152a:	d005      	beq.n	8001538 <HAL_GPIO_Init+0x40>
 800152c:	683b      	ldr	r3, [r7, #0]
 800152e:	685b      	ldr	r3, [r3, #4]
 8001530:	2203      	movs	r2, #3
 8001532:	4013      	ands	r3, r2
 8001534:	2b02      	cmp	r3, #2
 8001536:	d130      	bne.n	800159a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	689b      	ldr	r3, [r3, #8]
 800153c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800153e:	697b      	ldr	r3, [r7, #20]
 8001540:	005b      	lsls	r3, r3, #1
 8001542:	2203      	movs	r2, #3
 8001544:	409a      	lsls	r2, r3
 8001546:	0013      	movs	r3, r2
 8001548:	43da      	mvns	r2, r3
 800154a:	693b      	ldr	r3, [r7, #16]
 800154c:	4013      	ands	r3, r2
 800154e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	68da      	ldr	r2, [r3, #12]
 8001554:	697b      	ldr	r3, [r7, #20]
 8001556:	005b      	lsls	r3, r3, #1
 8001558:	409a      	lsls	r2, r3
 800155a:	0013      	movs	r3, r2
 800155c:	693a      	ldr	r2, [r7, #16]
 800155e:	4313      	orrs	r3, r2
 8001560:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	693a      	ldr	r2, [r7, #16]
 8001566:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	685b      	ldr	r3, [r3, #4]
 800156c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800156e:	2201      	movs	r2, #1
 8001570:	697b      	ldr	r3, [r7, #20]
 8001572:	409a      	lsls	r2, r3
 8001574:	0013      	movs	r3, r2
 8001576:	43da      	mvns	r2, r3
 8001578:	693b      	ldr	r3, [r7, #16]
 800157a:	4013      	ands	r3, r2
 800157c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	685b      	ldr	r3, [r3, #4]
 8001582:	091b      	lsrs	r3, r3, #4
 8001584:	2201      	movs	r2, #1
 8001586:	401a      	ands	r2, r3
 8001588:	697b      	ldr	r3, [r7, #20]
 800158a:	409a      	lsls	r2, r3
 800158c:	0013      	movs	r3, r2
 800158e:	693a      	ldr	r2, [r7, #16]
 8001590:	4313      	orrs	r3, r2
 8001592:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	693a      	ldr	r2, [r7, #16]
 8001598:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800159a:	683b      	ldr	r3, [r7, #0]
 800159c:	685b      	ldr	r3, [r3, #4]
 800159e:	2203      	movs	r2, #3
 80015a0:	4013      	ands	r3, r2
 80015a2:	2b03      	cmp	r3, #3
 80015a4:	d017      	beq.n	80015d6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	68db      	ldr	r3, [r3, #12]
 80015aa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80015ac:	697b      	ldr	r3, [r7, #20]
 80015ae:	005b      	lsls	r3, r3, #1
 80015b0:	2203      	movs	r2, #3
 80015b2:	409a      	lsls	r2, r3
 80015b4:	0013      	movs	r3, r2
 80015b6:	43da      	mvns	r2, r3
 80015b8:	693b      	ldr	r3, [r7, #16]
 80015ba:	4013      	ands	r3, r2
 80015bc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80015be:	683b      	ldr	r3, [r7, #0]
 80015c0:	689a      	ldr	r2, [r3, #8]
 80015c2:	697b      	ldr	r3, [r7, #20]
 80015c4:	005b      	lsls	r3, r3, #1
 80015c6:	409a      	lsls	r2, r3
 80015c8:	0013      	movs	r3, r2
 80015ca:	693a      	ldr	r2, [r7, #16]
 80015cc:	4313      	orrs	r3, r2
 80015ce:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	693a      	ldr	r2, [r7, #16]
 80015d4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	685b      	ldr	r3, [r3, #4]
 80015da:	2203      	movs	r2, #3
 80015dc:	4013      	ands	r3, r2
 80015de:	2b02      	cmp	r3, #2
 80015e0:	d123      	bne.n	800162a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80015e2:	697b      	ldr	r3, [r7, #20]
 80015e4:	08da      	lsrs	r2, r3, #3
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	3208      	adds	r2, #8
 80015ea:	0092      	lsls	r2, r2, #2
 80015ec:	58d3      	ldr	r3, [r2, r3]
 80015ee:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80015f0:	697b      	ldr	r3, [r7, #20]
 80015f2:	2207      	movs	r2, #7
 80015f4:	4013      	ands	r3, r2
 80015f6:	009b      	lsls	r3, r3, #2
 80015f8:	220f      	movs	r2, #15
 80015fa:	409a      	lsls	r2, r3
 80015fc:	0013      	movs	r3, r2
 80015fe:	43da      	mvns	r2, r3
 8001600:	693b      	ldr	r3, [r7, #16]
 8001602:	4013      	ands	r3, r2
 8001604:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001606:	683b      	ldr	r3, [r7, #0]
 8001608:	691a      	ldr	r2, [r3, #16]
 800160a:	697b      	ldr	r3, [r7, #20]
 800160c:	2107      	movs	r1, #7
 800160e:	400b      	ands	r3, r1
 8001610:	009b      	lsls	r3, r3, #2
 8001612:	409a      	lsls	r2, r3
 8001614:	0013      	movs	r3, r2
 8001616:	693a      	ldr	r2, [r7, #16]
 8001618:	4313      	orrs	r3, r2
 800161a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800161c:	697b      	ldr	r3, [r7, #20]
 800161e:	08da      	lsrs	r2, r3, #3
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	3208      	adds	r2, #8
 8001624:	0092      	lsls	r2, r2, #2
 8001626:	6939      	ldr	r1, [r7, #16]
 8001628:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001630:	697b      	ldr	r3, [r7, #20]
 8001632:	005b      	lsls	r3, r3, #1
 8001634:	2203      	movs	r2, #3
 8001636:	409a      	lsls	r2, r3
 8001638:	0013      	movs	r3, r2
 800163a:	43da      	mvns	r2, r3
 800163c:	693b      	ldr	r3, [r7, #16]
 800163e:	4013      	ands	r3, r2
 8001640:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	685b      	ldr	r3, [r3, #4]
 8001646:	2203      	movs	r2, #3
 8001648:	401a      	ands	r2, r3
 800164a:	697b      	ldr	r3, [r7, #20]
 800164c:	005b      	lsls	r3, r3, #1
 800164e:	409a      	lsls	r2, r3
 8001650:	0013      	movs	r3, r2
 8001652:	693a      	ldr	r2, [r7, #16]
 8001654:	4313      	orrs	r3, r2
 8001656:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	693a      	ldr	r2, [r7, #16]
 800165c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800165e:	683b      	ldr	r3, [r7, #0]
 8001660:	685a      	ldr	r2, [r3, #4]
 8001662:	23c0      	movs	r3, #192	; 0xc0
 8001664:	029b      	lsls	r3, r3, #10
 8001666:	4013      	ands	r3, r2
 8001668:	d100      	bne.n	800166c <HAL_GPIO_Init+0x174>
 800166a:	e092      	b.n	8001792 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 800166c:	4a50      	ldr	r2, [pc, #320]	; (80017b0 <HAL_GPIO_Init+0x2b8>)
 800166e:	697b      	ldr	r3, [r7, #20]
 8001670:	089b      	lsrs	r3, r3, #2
 8001672:	3318      	adds	r3, #24
 8001674:	009b      	lsls	r3, r3, #2
 8001676:	589b      	ldr	r3, [r3, r2]
 8001678:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800167a:	697b      	ldr	r3, [r7, #20]
 800167c:	2203      	movs	r2, #3
 800167e:	4013      	ands	r3, r2
 8001680:	00db      	lsls	r3, r3, #3
 8001682:	220f      	movs	r2, #15
 8001684:	409a      	lsls	r2, r3
 8001686:	0013      	movs	r3, r2
 8001688:	43da      	mvns	r2, r3
 800168a:	693b      	ldr	r3, [r7, #16]
 800168c:	4013      	ands	r3, r2
 800168e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001690:	687a      	ldr	r2, [r7, #4]
 8001692:	23a0      	movs	r3, #160	; 0xa0
 8001694:	05db      	lsls	r3, r3, #23
 8001696:	429a      	cmp	r2, r3
 8001698:	d013      	beq.n	80016c2 <HAL_GPIO_Init+0x1ca>
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	4a45      	ldr	r2, [pc, #276]	; (80017b4 <HAL_GPIO_Init+0x2bc>)
 800169e:	4293      	cmp	r3, r2
 80016a0:	d00d      	beq.n	80016be <HAL_GPIO_Init+0x1c6>
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	4a44      	ldr	r2, [pc, #272]	; (80017b8 <HAL_GPIO_Init+0x2c0>)
 80016a6:	4293      	cmp	r3, r2
 80016a8:	d007      	beq.n	80016ba <HAL_GPIO_Init+0x1c2>
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	4a43      	ldr	r2, [pc, #268]	; (80017bc <HAL_GPIO_Init+0x2c4>)
 80016ae:	4293      	cmp	r3, r2
 80016b0:	d101      	bne.n	80016b6 <HAL_GPIO_Init+0x1be>
 80016b2:	2303      	movs	r3, #3
 80016b4:	e006      	b.n	80016c4 <HAL_GPIO_Init+0x1cc>
 80016b6:	2305      	movs	r3, #5
 80016b8:	e004      	b.n	80016c4 <HAL_GPIO_Init+0x1cc>
 80016ba:	2302      	movs	r3, #2
 80016bc:	e002      	b.n	80016c4 <HAL_GPIO_Init+0x1cc>
 80016be:	2301      	movs	r3, #1
 80016c0:	e000      	b.n	80016c4 <HAL_GPIO_Init+0x1cc>
 80016c2:	2300      	movs	r3, #0
 80016c4:	697a      	ldr	r2, [r7, #20]
 80016c6:	2103      	movs	r1, #3
 80016c8:	400a      	ands	r2, r1
 80016ca:	00d2      	lsls	r2, r2, #3
 80016cc:	4093      	lsls	r3, r2
 80016ce:	693a      	ldr	r2, [r7, #16]
 80016d0:	4313      	orrs	r3, r2
 80016d2:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80016d4:	4936      	ldr	r1, [pc, #216]	; (80017b0 <HAL_GPIO_Init+0x2b8>)
 80016d6:	697b      	ldr	r3, [r7, #20]
 80016d8:	089b      	lsrs	r3, r3, #2
 80016da:	3318      	adds	r3, #24
 80016dc:	009b      	lsls	r3, r3, #2
 80016de:	693a      	ldr	r2, [r7, #16]
 80016e0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80016e2:	4b33      	ldr	r3, [pc, #204]	; (80017b0 <HAL_GPIO_Init+0x2b8>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	43da      	mvns	r2, r3
 80016ec:	693b      	ldr	r3, [r7, #16]
 80016ee:	4013      	ands	r3, r2
 80016f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	685a      	ldr	r2, [r3, #4]
 80016f6:	2380      	movs	r3, #128	; 0x80
 80016f8:	035b      	lsls	r3, r3, #13
 80016fa:	4013      	ands	r3, r2
 80016fc:	d003      	beq.n	8001706 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 80016fe:	693a      	ldr	r2, [r7, #16]
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	4313      	orrs	r3, r2
 8001704:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001706:	4b2a      	ldr	r3, [pc, #168]	; (80017b0 <HAL_GPIO_Init+0x2b8>)
 8001708:	693a      	ldr	r2, [r7, #16]
 800170a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 800170c:	4b28      	ldr	r3, [pc, #160]	; (80017b0 <HAL_GPIO_Init+0x2b8>)
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	43da      	mvns	r2, r3
 8001716:	693b      	ldr	r3, [r7, #16]
 8001718:	4013      	ands	r3, r2
 800171a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	685a      	ldr	r2, [r3, #4]
 8001720:	2380      	movs	r3, #128	; 0x80
 8001722:	039b      	lsls	r3, r3, #14
 8001724:	4013      	ands	r3, r2
 8001726:	d003      	beq.n	8001730 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8001728:	693a      	ldr	r2, [r7, #16]
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	4313      	orrs	r3, r2
 800172e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001730:	4b1f      	ldr	r3, [pc, #124]	; (80017b0 <HAL_GPIO_Init+0x2b8>)
 8001732:	693a      	ldr	r2, [r7, #16]
 8001734:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001736:	4a1e      	ldr	r2, [pc, #120]	; (80017b0 <HAL_GPIO_Init+0x2b8>)
 8001738:	2384      	movs	r3, #132	; 0x84
 800173a:	58d3      	ldr	r3, [r2, r3]
 800173c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	43da      	mvns	r2, r3
 8001742:	693b      	ldr	r3, [r7, #16]
 8001744:	4013      	ands	r3, r2
 8001746:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	685a      	ldr	r2, [r3, #4]
 800174c:	2380      	movs	r3, #128	; 0x80
 800174e:	029b      	lsls	r3, r3, #10
 8001750:	4013      	ands	r3, r2
 8001752:	d003      	beq.n	800175c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001754:	693a      	ldr	r2, [r7, #16]
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	4313      	orrs	r3, r2
 800175a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800175c:	4914      	ldr	r1, [pc, #80]	; (80017b0 <HAL_GPIO_Init+0x2b8>)
 800175e:	2284      	movs	r2, #132	; 0x84
 8001760:	693b      	ldr	r3, [r7, #16]
 8001762:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001764:	4a12      	ldr	r2, [pc, #72]	; (80017b0 <HAL_GPIO_Init+0x2b8>)
 8001766:	2380      	movs	r3, #128	; 0x80
 8001768:	58d3      	ldr	r3, [r2, r3]
 800176a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	43da      	mvns	r2, r3
 8001770:	693b      	ldr	r3, [r7, #16]
 8001772:	4013      	ands	r3, r2
 8001774:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001776:	683b      	ldr	r3, [r7, #0]
 8001778:	685a      	ldr	r2, [r3, #4]
 800177a:	2380      	movs	r3, #128	; 0x80
 800177c:	025b      	lsls	r3, r3, #9
 800177e:	4013      	ands	r3, r2
 8001780:	d003      	beq.n	800178a <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8001782:	693a      	ldr	r2, [r7, #16]
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	4313      	orrs	r3, r2
 8001788:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800178a:	4909      	ldr	r1, [pc, #36]	; (80017b0 <HAL_GPIO_Init+0x2b8>)
 800178c:	2280      	movs	r2, #128	; 0x80
 800178e:	693b      	ldr	r3, [r7, #16]
 8001790:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8001792:	697b      	ldr	r3, [r7, #20]
 8001794:	3301      	adds	r3, #1
 8001796:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	681a      	ldr	r2, [r3, #0]
 800179c:	697b      	ldr	r3, [r7, #20]
 800179e:	40da      	lsrs	r2, r3
 80017a0:	1e13      	subs	r3, r2, #0
 80017a2:	d000      	beq.n	80017a6 <HAL_GPIO_Init+0x2ae>
 80017a4:	e6b0      	b.n	8001508 <HAL_GPIO_Init+0x10>
  }
}
 80017a6:	46c0      	nop			; (mov r8, r8)
 80017a8:	46c0      	nop			; (mov r8, r8)
 80017aa:	46bd      	mov	sp, r7
 80017ac:	b006      	add	sp, #24
 80017ae:	bd80      	pop	{r7, pc}
 80017b0:	40021800 	.word	0x40021800
 80017b4:	50000400 	.word	0x50000400
 80017b8:	50000800 	.word	0x50000800
 80017bc:	50000c00 	.word	0x50000c00

080017c0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b084      	sub	sp, #16
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80017c8:	4b19      	ldr	r3, [pc, #100]	; (8001830 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	4a19      	ldr	r2, [pc, #100]	; (8001834 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80017ce:	4013      	ands	r3, r2
 80017d0:	0019      	movs	r1, r3
 80017d2:	4b17      	ldr	r3, [pc, #92]	; (8001830 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80017d4:	687a      	ldr	r2, [r7, #4]
 80017d6:	430a      	orrs	r2, r1
 80017d8:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80017da:	687a      	ldr	r2, [r7, #4]
 80017dc:	2380      	movs	r3, #128	; 0x80
 80017de:	009b      	lsls	r3, r3, #2
 80017e0:	429a      	cmp	r2, r3
 80017e2:	d11f      	bne.n	8001824 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80017e4:	4b14      	ldr	r3, [pc, #80]	; (8001838 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80017e6:	681a      	ldr	r2, [r3, #0]
 80017e8:	0013      	movs	r3, r2
 80017ea:	005b      	lsls	r3, r3, #1
 80017ec:	189b      	adds	r3, r3, r2
 80017ee:	005b      	lsls	r3, r3, #1
 80017f0:	4912      	ldr	r1, [pc, #72]	; (800183c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80017f2:	0018      	movs	r0, r3
 80017f4:	f7fe fc84 	bl	8000100 <__udivsi3>
 80017f8:	0003      	movs	r3, r0
 80017fa:	3301      	adds	r3, #1
 80017fc:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80017fe:	e008      	b.n	8001812 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d003      	beq.n	800180e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	3b01      	subs	r3, #1
 800180a:	60fb      	str	r3, [r7, #12]
 800180c:	e001      	b.n	8001812 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800180e:	2303      	movs	r3, #3
 8001810:	e009      	b.n	8001826 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001812:	4b07      	ldr	r3, [pc, #28]	; (8001830 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001814:	695a      	ldr	r2, [r3, #20]
 8001816:	2380      	movs	r3, #128	; 0x80
 8001818:	00db      	lsls	r3, r3, #3
 800181a:	401a      	ands	r2, r3
 800181c:	2380      	movs	r3, #128	; 0x80
 800181e:	00db      	lsls	r3, r3, #3
 8001820:	429a      	cmp	r2, r3
 8001822:	d0ed      	beq.n	8001800 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8001824:	2300      	movs	r3, #0
}
 8001826:	0018      	movs	r0, r3
 8001828:	46bd      	mov	sp, r7
 800182a:	b004      	add	sp, #16
 800182c:	bd80      	pop	{r7, pc}
 800182e:	46c0      	nop			; (mov r8, r8)
 8001830:	40007000 	.word	0x40007000
 8001834:	fffff9ff 	.word	0xfffff9ff
 8001838:	20000000 	.word	0x20000000
 800183c:	000f4240 	.word	0x000f4240

08001840 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b088      	sub	sp, #32
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	2b00      	cmp	r3, #0
 800184c:	d101      	bne.n	8001852 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800184e:	2301      	movs	r3, #1
 8001850:	e2f3      	b.n	8001e3a <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	2201      	movs	r2, #1
 8001858:	4013      	ands	r3, r2
 800185a:	d100      	bne.n	800185e <HAL_RCC_OscConfig+0x1e>
 800185c:	e07c      	b.n	8001958 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800185e:	4bc3      	ldr	r3, [pc, #780]	; (8001b6c <HAL_RCC_OscConfig+0x32c>)
 8001860:	689b      	ldr	r3, [r3, #8]
 8001862:	2238      	movs	r2, #56	; 0x38
 8001864:	4013      	ands	r3, r2
 8001866:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001868:	4bc0      	ldr	r3, [pc, #768]	; (8001b6c <HAL_RCC_OscConfig+0x32c>)
 800186a:	68db      	ldr	r3, [r3, #12]
 800186c:	2203      	movs	r2, #3
 800186e:	4013      	ands	r3, r2
 8001870:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001872:	69bb      	ldr	r3, [r7, #24]
 8001874:	2b10      	cmp	r3, #16
 8001876:	d102      	bne.n	800187e <HAL_RCC_OscConfig+0x3e>
 8001878:	697b      	ldr	r3, [r7, #20]
 800187a:	2b03      	cmp	r3, #3
 800187c:	d002      	beq.n	8001884 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800187e:	69bb      	ldr	r3, [r7, #24]
 8001880:	2b08      	cmp	r3, #8
 8001882:	d10b      	bne.n	800189c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001884:	4bb9      	ldr	r3, [pc, #740]	; (8001b6c <HAL_RCC_OscConfig+0x32c>)
 8001886:	681a      	ldr	r2, [r3, #0]
 8001888:	2380      	movs	r3, #128	; 0x80
 800188a:	029b      	lsls	r3, r3, #10
 800188c:	4013      	ands	r3, r2
 800188e:	d062      	beq.n	8001956 <HAL_RCC_OscConfig+0x116>
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	685b      	ldr	r3, [r3, #4]
 8001894:	2b00      	cmp	r3, #0
 8001896:	d15e      	bne.n	8001956 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8001898:	2301      	movs	r3, #1
 800189a:	e2ce      	b.n	8001e3a <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	685a      	ldr	r2, [r3, #4]
 80018a0:	2380      	movs	r3, #128	; 0x80
 80018a2:	025b      	lsls	r3, r3, #9
 80018a4:	429a      	cmp	r2, r3
 80018a6:	d107      	bne.n	80018b8 <HAL_RCC_OscConfig+0x78>
 80018a8:	4bb0      	ldr	r3, [pc, #704]	; (8001b6c <HAL_RCC_OscConfig+0x32c>)
 80018aa:	681a      	ldr	r2, [r3, #0]
 80018ac:	4baf      	ldr	r3, [pc, #700]	; (8001b6c <HAL_RCC_OscConfig+0x32c>)
 80018ae:	2180      	movs	r1, #128	; 0x80
 80018b0:	0249      	lsls	r1, r1, #9
 80018b2:	430a      	orrs	r2, r1
 80018b4:	601a      	str	r2, [r3, #0]
 80018b6:	e020      	b.n	80018fa <HAL_RCC_OscConfig+0xba>
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	685a      	ldr	r2, [r3, #4]
 80018bc:	23a0      	movs	r3, #160	; 0xa0
 80018be:	02db      	lsls	r3, r3, #11
 80018c0:	429a      	cmp	r2, r3
 80018c2:	d10e      	bne.n	80018e2 <HAL_RCC_OscConfig+0xa2>
 80018c4:	4ba9      	ldr	r3, [pc, #676]	; (8001b6c <HAL_RCC_OscConfig+0x32c>)
 80018c6:	681a      	ldr	r2, [r3, #0]
 80018c8:	4ba8      	ldr	r3, [pc, #672]	; (8001b6c <HAL_RCC_OscConfig+0x32c>)
 80018ca:	2180      	movs	r1, #128	; 0x80
 80018cc:	02c9      	lsls	r1, r1, #11
 80018ce:	430a      	orrs	r2, r1
 80018d0:	601a      	str	r2, [r3, #0]
 80018d2:	4ba6      	ldr	r3, [pc, #664]	; (8001b6c <HAL_RCC_OscConfig+0x32c>)
 80018d4:	681a      	ldr	r2, [r3, #0]
 80018d6:	4ba5      	ldr	r3, [pc, #660]	; (8001b6c <HAL_RCC_OscConfig+0x32c>)
 80018d8:	2180      	movs	r1, #128	; 0x80
 80018da:	0249      	lsls	r1, r1, #9
 80018dc:	430a      	orrs	r2, r1
 80018de:	601a      	str	r2, [r3, #0]
 80018e0:	e00b      	b.n	80018fa <HAL_RCC_OscConfig+0xba>
 80018e2:	4ba2      	ldr	r3, [pc, #648]	; (8001b6c <HAL_RCC_OscConfig+0x32c>)
 80018e4:	681a      	ldr	r2, [r3, #0]
 80018e6:	4ba1      	ldr	r3, [pc, #644]	; (8001b6c <HAL_RCC_OscConfig+0x32c>)
 80018e8:	49a1      	ldr	r1, [pc, #644]	; (8001b70 <HAL_RCC_OscConfig+0x330>)
 80018ea:	400a      	ands	r2, r1
 80018ec:	601a      	str	r2, [r3, #0]
 80018ee:	4b9f      	ldr	r3, [pc, #636]	; (8001b6c <HAL_RCC_OscConfig+0x32c>)
 80018f0:	681a      	ldr	r2, [r3, #0]
 80018f2:	4b9e      	ldr	r3, [pc, #632]	; (8001b6c <HAL_RCC_OscConfig+0x32c>)
 80018f4:	499f      	ldr	r1, [pc, #636]	; (8001b74 <HAL_RCC_OscConfig+0x334>)
 80018f6:	400a      	ands	r2, r1
 80018f8:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	685b      	ldr	r3, [r3, #4]
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d014      	beq.n	800192c <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001902:	f7ff fa31 	bl	8000d68 <HAL_GetTick>
 8001906:	0003      	movs	r3, r0
 8001908:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800190a:	e008      	b.n	800191e <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800190c:	f7ff fa2c 	bl	8000d68 <HAL_GetTick>
 8001910:	0002      	movs	r2, r0
 8001912:	693b      	ldr	r3, [r7, #16]
 8001914:	1ad3      	subs	r3, r2, r3
 8001916:	2b64      	cmp	r3, #100	; 0x64
 8001918:	d901      	bls.n	800191e <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800191a:	2303      	movs	r3, #3
 800191c:	e28d      	b.n	8001e3a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800191e:	4b93      	ldr	r3, [pc, #588]	; (8001b6c <HAL_RCC_OscConfig+0x32c>)
 8001920:	681a      	ldr	r2, [r3, #0]
 8001922:	2380      	movs	r3, #128	; 0x80
 8001924:	029b      	lsls	r3, r3, #10
 8001926:	4013      	ands	r3, r2
 8001928:	d0f0      	beq.n	800190c <HAL_RCC_OscConfig+0xcc>
 800192a:	e015      	b.n	8001958 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800192c:	f7ff fa1c 	bl	8000d68 <HAL_GetTick>
 8001930:	0003      	movs	r3, r0
 8001932:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001934:	e008      	b.n	8001948 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001936:	f7ff fa17 	bl	8000d68 <HAL_GetTick>
 800193a:	0002      	movs	r2, r0
 800193c:	693b      	ldr	r3, [r7, #16]
 800193e:	1ad3      	subs	r3, r2, r3
 8001940:	2b64      	cmp	r3, #100	; 0x64
 8001942:	d901      	bls.n	8001948 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001944:	2303      	movs	r3, #3
 8001946:	e278      	b.n	8001e3a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001948:	4b88      	ldr	r3, [pc, #544]	; (8001b6c <HAL_RCC_OscConfig+0x32c>)
 800194a:	681a      	ldr	r2, [r3, #0]
 800194c:	2380      	movs	r3, #128	; 0x80
 800194e:	029b      	lsls	r3, r3, #10
 8001950:	4013      	ands	r3, r2
 8001952:	d1f0      	bne.n	8001936 <HAL_RCC_OscConfig+0xf6>
 8001954:	e000      	b.n	8001958 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001956:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	2202      	movs	r2, #2
 800195e:	4013      	ands	r3, r2
 8001960:	d100      	bne.n	8001964 <HAL_RCC_OscConfig+0x124>
 8001962:	e099      	b.n	8001a98 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001964:	4b81      	ldr	r3, [pc, #516]	; (8001b6c <HAL_RCC_OscConfig+0x32c>)
 8001966:	689b      	ldr	r3, [r3, #8]
 8001968:	2238      	movs	r2, #56	; 0x38
 800196a:	4013      	ands	r3, r2
 800196c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800196e:	4b7f      	ldr	r3, [pc, #508]	; (8001b6c <HAL_RCC_OscConfig+0x32c>)
 8001970:	68db      	ldr	r3, [r3, #12]
 8001972:	2203      	movs	r2, #3
 8001974:	4013      	ands	r3, r2
 8001976:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001978:	69bb      	ldr	r3, [r7, #24]
 800197a:	2b10      	cmp	r3, #16
 800197c:	d102      	bne.n	8001984 <HAL_RCC_OscConfig+0x144>
 800197e:	697b      	ldr	r3, [r7, #20]
 8001980:	2b02      	cmp	r3, #2
 8001982:	d002      	beq.n	800198a <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001984:	69bb      	ldr	r3, [r7, #24]
 8001986:	2b00      	cmp	r3, #0
 8001988:	d135      	bne.n	80019f6 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800198a:	4b78      	ldr	r3, [pc, #480]	; (8001b6c <HAL_RCC_OscConfig+0x32c>)
 800198c:	681a      	ldr	r2, [r3, #0]
 800198e:	2380      	movs	r3, #128	; 0x80
 8001990:	00db      	lsls	r3, r3, #3
 8001992:	4013      	ands	r3, r2
 8001994:	d005      	beq.n	80019a2 <HAL_RCC_OscConfig+0x162>
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	68db      	ldr	r3, [r3, #12]
 800199a:	2b00      	cmp	r3, #0
 800199c:	d101      	bne.n	80019a2 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800199e:	2301      	movs	r3, #1
 80019a0:	e24b      	b.n	8001e3a <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019a2:	4b72      	ldr	r3, [pc, #456]	; (8001b6c <HAL_RCC_OscConfig+0x32c>)
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	4a74      	ldr	r2, [pc, #464]	; (8001b78 <HAL_RCC_OscConfig+0x338>)
 80019a8:	4013      	ands	r3, r2
 80019aa:	0019      	movs	r1, r3
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	695b      	ldr	r3, [r3, #20]
 80019b0:	021a      	lsls	r2, r3, #8
 80019b2:	4b6e      	ldr	r3, [pc, #440]	; (8001b6c <HAL_RCC_OscConfig+0x32c>)
 80019b4:	430a      	orrs	r2, r1
 80019b6:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80019b8:	69bb      	ldr	r3, [r7, #24]
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d112      	bne.n	80019e4 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80019be:	4b6b      	ldr	r3, [pc, #428]	; (8001b6c <HAL_RCC_OscConfig+0x32c>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	4a6e      	ldr	r2, [pc, #440]	; (8001b7c <HAL_RCC_OscConfig+0x33c>)
 80019c4:	4013      	ands	r3, r2
 80019c6:	0019      	movs	r1, r3
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	691a      	ldr	r2, [r3, #16]
 80019cc:	4b67      	ldr	r3, [pc, #412]	; (8001b6c <HAL_RCC_OscConfig+0x32c>)
 80019ce:	430a      	orrs	r2, r1
 80019d0:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80019d2:	4b66      	ldr	r3, [pc, #408]	; (8001b6c <HAL_RCC_OscConfig+0x32c>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	0adb      	lsrs	r3, r3, #11
 80019d8:	2207      	movs	r2, #7
 80019da:	4013      	ands	r3, r2
 80019dc:	4a68      	ldr	r2, [pc, #416]	; (8001b80 <HAL_RCC_OscConfig+0x340>)
 80019de:	40da      	lsrs	r2, r3
 80019e0:	4b68      	ldr	r3, [pc, #416]	; (8001b84 <HAL_RCC_OscConfig+0x344>)
 80019e2:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80019e4:	4b68      	ldr	r3, [pc, #416]	; (8001b88 <HAL_RCC_OscConfig+0x348>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	0018      	movs	r0, r3
 80019ea:	f7ff f961 	bl	8000cb0 <HAL_InitTick>
 80019ee:	1e03      	subs	r3, r0, #0
 80019f0:	d051      	beq.n	8001a96 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80019f2:	2301      	movs	r3, #1
 80019f4:	e221      	b.n	8001e3a <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	68db      	ldr	r3, [r3, #12]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d030      	beq.n	8001a60 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80019fe:	4b5b      	ldr	r3, [pc, #364]	; (8001b6c <HAL_RCC_OscConfig+0x32c>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	4a5e      	ldr	r2, [pc, #376]	; (8001b7c <HAL_RCC_OscConfig+0x33c>)
 8001a04:	4013      	ands	r3, r2
 8001a06:	0019      	movs	r1, r3
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	691a      	ldr	r2, [r3, #16]
 8001a0c:	4b57      	ldr	r3, [pc, #348]	; (8001b6c <HAL_RCC_OscConfig+0x32c>)
 8001a0e:	430a      	orrs	r2, r1
 8001a10:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8001a12:	4b56      	ldr	r3, [pc, #344]	; (8001b6c <HAL_RCC_OscConfig+0x32c>)
 8001a14:	681a      	ldr	r2, [r3, #0]
 8001a16:	4b55      	ldr	r3, [pc, #340]	; (8001b6c <HAL_RCC_OscConfig+0x32c>)
 8001a18:	2180      	movs	r1, #128	; 0x80
 8001a1a:	0049      	lsls	r1, r1, #1
 8001a1c:	430a      	orrs	r2, r1
 8001a1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a20:	f7ff f9a2 	bl	8000d68 <HAL_GetTick>
 8001a24:	0003      	movs	r3, r0
 8001a26:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a28:	e008      	b.n	8001a3c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a2a:	f7ff f99d 	bl	8000d68 <HAL_GetTick>
 8001a2e:	0002      	movs	r2, r0
 8001a30:	693b      	ldr	r3, [r7, #16]
 8001a32:	1ad3      	subs	r3, r2, r3
 8001a34:	2b02      	cmp	r3, #2
 8001a36:	d901      	bls.n	8001a3c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8001a38:	2303      	movs	r3, #3
 8001a3a:	e1fe      	b.n	8001e3a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a3c:	4b4b      	ldr	r3, [pc, #300]	; (8001b6c <HAL_RCC_OscConfig+0x32c>)
 8001a3e:	681a      	ldr	r2, [r3, #0]
 8001a40:	2380      	movs	r3, #128	; 0x80
 8001a42:	00db      	lsls	r3, r3, #3
 8001a44:	4013      	ands	r3, r2
 8001a46:	d0f0      	beq.n	8001a2a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a48:	4b48      	ldr	r3, [pc, #288]	; (8001b6c <HAL_RCC_OscConfig+0x32c>)
 8001a4a:	685b      	ldr	r3, [r3, #4]
 8001a4c:	4a4a      	ldr	r2, [pc, #296]	; (8001b78 <HAL_RCC_OscConfig+0x338>)
 8001a4e:	4013      	ands	r3, r2
 8001a50:	0019      	movs	r1, r3
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	695b      	ldr	r3, [r3, #20]
 8001a56:	021a      	lsls	r2, r3, #8
 8001a58:	4b44      	ldr	r3, [pc, #272]	; (8001b6c <HAL_RCC_OscConfig+0x32c>)
 8001a5a:	430a      	orrs	r2, r1
 8001a5c:	605a      	str	r2, [r3, #4]
 8001a5e:	e01b      	b.n	8001a98 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001a60:	4b42      	ldr	r3, [pc, #264]	; (8001b6c <HAL_RCC_OscConfig+0x32c>)
 8001a62:	681a      	ldr	r2, [r3, #0]
 8001a64:	4b41      	ldr	r3, [pc, #260]	; (8001b6c <HAL_RCC_OscConfig+0x32c>)
 8001a66:	4949      	ldr	r1, [pc, #292]	; (8001b8c <HAL_RCC_OscConfig+0x34c>)
 8001a68:	400a      	ands	r2, r1
 8001a6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a6c:	f7ff f97c 	bl	8000d68 <HAL_GetTick>
 8001a70:	0003      	movs	r3, r0
 8001a72:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001a74:	e008      	b.n	8001a88 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a76:	f7ff f977 	bl	8000d68 <HAL_GetTick>
 8001a7a:	0002      	movs	r2, r0
 8001a7c:	693b      	ldr	r3, [r7, #16]
 8001a7e:	1ad3      	subs	r3, r2, r3
 8001a80:	2b02      	cmp	r3, #2
 8001a82:	d901      	bls.n	8001a88 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001a84:	2303      	movs	r3, #3
 8001a86:	e1d8      	b.n	8001e3a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001a88:	4b38      	ldr	r3, [pc, #224]	; (8001b6c <HAL_RCC_OscConfig+0x32c>)
 8001a8a:	681a      	ldr	r2, [r3, #0]
 8001a8c:	2380      	movs	r3, #128	; 0x80
 8001a8e:	00db      	lsls	r3, r3, #3
 8001a90:	4013      	ands	r3, r2
 8001a92:	d1f0      	bne.n	8001a76 <HAL_RCC_OscConfig+0x236>
 8001a94:	e000      	b.n	8001a98 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001a96:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	2208      	movs	r2, #8
 8001a9e:	4013      	ands	r3, r2
 8001aa0:	d047      	beq.n	8001b32 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001aa2:	4b32      	ldr	r3, [pc, #200]	; (8001b6c <HAL_RCC_OscConfig+0x32c>)
 8001aa4:	689b      	ldr	r3, [r3, #8]
 8001aa6:	2238      	movs	r2, #56	; 0x38
 8001aa8:	4013      	ands	r3, r2
 8001aaa:	2b18      	cmp	r3, #24
 8001aac:	d10a      	bne.n	8001ac4 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8001aae:	4b2f      	ldr	r3, [pc, #188]	; (8001b6c <HAL_RCC_OscConfig+0x32c>)
 8001ab0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ab2:	2202      	movs	r2, #2
 8001ab4:	4013      	ands	r3, r2
 8001ab6:	d03c      	beq.n	8001b32 <HAL_RCC_OscConfig+0x2f2>
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	699b      	ldr	r3, [r3, #24]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d138      	bne.n	8001b32 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8001ac0:	2301      	movs	r3, #1
 8001ac2:	e1ba      	b.n	8001e3a <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	699b      	ldr	r3, [r3, #24]
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d019      	beq.n	8001b00 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001acc:	4b27      	ldr	r3, [pc, #156]	; (8001b6c <HAL_RCC_OscConfig+0x32c>)
 8001ace:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001ad0:	4b26      	ldr	r3, [pc, #152]	; (8001b6c <HAL_RCC_OscConfig+0x32c>)
 8001ad2:	2101      	movs	r1, #1
 8001ad4:	430a      	orrs	r2, r1
 8001ad6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ad8:	f7ff f946 	bl	8000d68 <HAL_GetTick>
 8001adc:	0003      	movs	r3, r0
 8001ade:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001ae0:	e008      	b.n	8001af4 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ae2:	f7ff f941 	bl	8000d68 <HAL_GetTick>
 8001ae6:	0002      	movs	r2, r0
 8001ae8:	693b      	ldr	r3, [r7, #16]
 8001aea:	1ad3      	subs	r3, r2, r3
 8001aec:	2b02      	cmp	r3, #2
 8001aee:	d901      	bls.n	8001af4 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8001af0:	2303      	movs	r3, #3
 8001af2:	e1a2      	b.n	8001e3a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001af4:	4b1d      	ldr	r3, [pc, #116]	; (8001b6c <HAL_RCC_OscConfig+0x32c>)
 8001af6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001af8:	2202      	movs	r2, #2
 8001afa:	4013      	ands	r3, r2
 8001afc:	d0f1      	beq.n	8001ae2 <HAL_RCC_OscConfig+0x2a2>
 8001afe:	e018      	b.n	8001b32 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001b00:	4b1a      	ldr	r3, [pc, #104]	; (8001b6c <HAL_RCC_OscConfig+0x32c>)
 8001b02:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001b04:	4b19      	ldr	r3, [pc, #100]	; (8001b6c <HAL_RCC_OscConfig+0x32c>)
 8001b06:	2101      	movs	r1, #1
 8001b08:	438a      	bics	r2, r1
 8001b0a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b0c:	f7ff f92c 	bl	8000d68 <HAL_GetTick>
 8001b10:	0003      	movs	r3, r0
 8001b12:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001b14:	e008      	b.n	8001b28 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b16:	f7ff f927 	bl	8000d68 <HAL_GetTick>
 8001b1a:	0002      	movs	r2, r0
 8001b1c:	693b      	ldr	r3, [r7, #16]
 8001b1e:	1ad3      	subs	r3, r2, r3
 8001b20:	2b02      	cmp	r3, #2
 8001b22:	d901      	bls.n	8001b28 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8001b24:	2303      	movs	r3, #3
 8001b26:	e188      	b.n	8001e3a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001b28:	4b10      	ldr	r3, [pc, #64]	; (8001b6c <HAL_RCC_OscConfig+0x32c>)
 8001b2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b2c:	2202      	movs	r2, #2
 8001b2e:	4013      	ands	r3, r2
 8001b30:	d1f1      	bne.n	8001b16 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	2204      	movs	r2, #4
 8001b38:	4013      	ands	r3, r2
 8001b3a:	d100      	bne.n	8001b3e <HAL_RCC_OscConfig+0x2fe>
 8001b3c:	e0c6      	b.n	8001ccc <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b3e:	231f      	movs	r3, #31
 8001b40:	18fb      	adds	r3, r7, r3
 8001b42:	2200      	movs	r2, #0
 8001b44:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001b46:	4b09      	ldr	r3, [pc, #36]	; (8001b6c <HAL_RCC_OscConfig+0x32c>)
 8001b48:	689b      	ldr	r3, [r3, #8]
 8001b4a:	2238      	movs	r2, #56	; 0x38
 8001b4c:	4013      	ands	r3, r2
 8001b4e:	2b20      	cmp	r3, #32
 8001b50:	d11e      	bne.n	8001b90 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001b52:	4b06      	ldr	r3, [pc, #24]	; (8001b6c <HAL_RCC_OscConfig+0x32c>)
 8001b54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b56:	2202      	movs	r2, #2
 8001b58:	4013      	ands	r3, r2
 8001b5a:	d100      	bne.n	8001b5e <HAL_RCC_OscConfig+0x31e>
 8001b5c:	e0b6      	b.n	8001ccc <HAL_RCC_OscConfig+0x48c>
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	689b      	ldr	r3, [r3, #8]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d000      	beq.n	8001b68 <HAL_RCC_OscConfig+0x328>
 8001b66:	e0b1      	b.n	8001ccc <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8001b68:	2301      	movs	r3, #1
 8001b6a:	e166      	b.n	8001e3a <HAL_RCC_OscConfig+0x5fa>
 8001b6c:	40021000 	.word	0x40021000
 8001b70:	fffeffff 	.word	0xfffeffff
 8001b74:	fffbffff 	.word	0xfffbffff
 8001b78:	ffff80ff 	.word	0xffff80ff
 8001b7c:	ffffc7ff 	.word	0xffffc7ff
 8001b80:	00f42400 	.word	0x00f42400
 8001b84:	20000000 	.word	0x20000000
 8001b88:	20000004 	.word	0x20000004
 8001b8c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001b90:	4bac      	ldr	r3, [pc, #688]	; (8001e44 <HAL_RCC_OscConfig+0x604>)
 8001b92:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001b94:	2380      	movs	r3, #128	; 0x80
 8001b96:	055b      	lsls	r3, r3, #21
 8001b98:	4013      	ands	r3, r2
 8001b9a:	d101      	bne.n	8001ba0 <HAL_RCC_OscConfig+0x360>
 8001b9c:	2301      	movs	r3, #1
 8001b9e:	e000      	b.n	8001ba2 <HAL_RCC_OscConfig+0x362>
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d011      	beq.n	8001bca <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001ba6:	4ba7      	ldr	r3, [pc, #668]	; (8001e44 <HAL_RCC_OscConfig+0x604>)
 8001ba8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001baa:	4ba6      	ldr	r3, [pc, #664]	; (8001e44 <HAL_RCC_OscConfig+0x604>)
 8001bac:	2180      	movs	r1, #128	; 0x80
 8001bae:	0549      	lsls	r1, r1, #21
 8001bb0:	430a      	orrs	r2, r1
 8001bb2:	63da      	str	r2, [r3, #60]	; 0x3c
 8001bb4:	4ba3      	ldr	r3, [pc, #652]	; (8001e44 <HAL_RCC_OscConfig+0x604>)
 8001bb6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001bb8:	2380      	movs	r3, #128	; 0x80
 8001bba:	055b      	lsls	r3, r3, #21
 8001bbc:	4013      	ands	r3, r2
 8001bbe:	60fb      	str	r3, [r7, #12]
 8001bc0:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8001bc2:	231f      	movs	r3, #31
 8001bc4:	18fb      	adds	r3, r7, r3
 8001bc6:	2201      	movs	r2, #1
 8001bc8:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001bca:	4b9f      	ldr	r3, [pc, #636]	; (8001e48 <HAL_RCC_OscConfig+0x608>)
 8001bcc:	681a      	ldr	r2, [r3, #0]
 8001bce:	2380      	movs	r3, #128	; 0x80
 8001bd0:	005b      	lsls	r3, r3, #1
 8001bd2:	4013      	ands	r3, r2
 8001bd4:	d11a      	bne.n	8001c0c <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001bd6:	4b9c      	ldr	r3, [pc, #624]	; (8001e48 <HAL_RCC_OscConfig+0x608>)
 8001bd8:	681a      	ldr	r2, [r3, #0]
 8001bda:	4b9b      	ldr	r3, [pc, #620]	; (8001e48 <HAL_RCC_OscConfig+0x608>)
 8001bdc:	2180      	movs	r1, #128	; 0x80
 8001bde:	0049      	lsls	r1, r1, #1
 8001be0:	430a      	orrs	r2, r1
 8001be2:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001be4:	f7ff f8c0 	bl	8000d68 <HAL_GetTick>
 8001be8:	0003      	movs	r3, r0
 8001bea:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001bec:	e008      	b.n	8001c00 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001bee:	f7ff f8bb 	bl	8000d68 <HAL_GetTick>
 8001bf2:	0002      	movs	r2, r0
 8001bf4:	693b      	ldr	r3, [r7, #16]
 8001bf6:	1ad3      	subs	r3, r2, r3
 8001bf8:	2b02      	cmp	r3, #2
 8001bfa:	d901      	bls.n	8001c00 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8001bfc:	2303      	movs	r3, #3
 8001bfe:	e11c      	b.n	8001e3a <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c00:	4b91      	ldr	r3, [pc, #580]	; (8001e48 <HAL_RCC_OscConfig+0x608>)
 8001c02:	681a      	ldr	r2, [r3, #0]
 8001c04:	2380      	movs	r3, #128	; 0x80
 8001c06:	005b      	lsls	r3, r3, #1
 8001c08:	4013      	ands	r3, r2
 8001c0a:	d0f0      	beq.n	8001bee <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	689b      	ldr	r3, [r3, #8]
 8001c10:	2b01      	cmp	r3, #1
 8001c12:	d106      	bne.n	8001c22 <HAL_RCC_OscConfig+0x3e2>
 8001c14:	4b8b      	ldr	r3, [pc, #556]	; (8001e44 <HAL_RCC_OscConfig+0x604>)
 8001c16:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001c18:	4b8a      	ldr	r3, [pc, #552]	; (8001e44 <HAL_RCC_OscConfig+0x604>)
 8001c1a:	2101      	movs	r1, #1
 8001c1c:	430a      	orrs	r2, r1
 8001c1e:	65da      	str	r2, [r3, #92]	; 0x5c
 8001c20:	e01c      	b.n	8001c5c <HAL_RCC_OscConfig+0x41c>
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	689b      	ldr	r3, [r3, #8]
 8001c26:	2b05      	cmp	r3, #5
 8001c28:	d10c      	bne.n	8001c44 <HAL_RCC_OscConfig+0x404>
 8001c2a:	4b86      	ldr	r3, [pc, #536]	; (8001e44 <HAL_RCC_OscConfig+0x604>)
 8001c2c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001c2e:	4b85      	ldr	r3, [pc, #532]	; (8001e44 <HAL_RCC_OscConfig+0x604>)
 8001c30:	2104      	movs	r1, #4
 8001c32:	430a      	orrs	r2, r1
 8001c34:	65da      	str	r2, [r3, #92]	; 0x5c
 8001c36:	4b83      	ldr	r3, [pc, #524]	; (8001e44 <HAL_RCC_OscConfig+0x604>)
 8001c38:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001c3a:	4b82      	ldr	r3, [pc, #520]	; (8001e44 <HAL_RCC_OscConfig+0x604>)
 8001c3c:	2101      	movs	r1, #1
 8001c3e:	430a      	orrs	r2, r1
 8001c40:	65da      	str	r2, [r3, #92]	; 0x5c
 8001c42:	e00b      	b.n	8001c5c <HAL_RCC_OscConfig+0x41c>
 8001c44:	4b7f      	ldr	r3, [pc, #508]	; (8001e44 <HAL_RCC_OscConfig+0x604>)
 8001c46:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001c48:	4b7e      	ldr	r3, [pc, #504]	; (8001e44 <HAL_RCC_OscConfig+0x604>)
 8001c4a:	2101      	movs	r1, #1
 8001c4c:	438a      	bics	r2, r1
 8001c4e:	65da      	str	r2, [r3, #92]	; 0x5c
 8001c50:	4b7c      	ldr	r3, [pc, #496]	; (8001e44 <HAL_RCC_OscConfig+0x604>)
 8001c52:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001c54:	4b7b      	ldr	r3, [pc, #492]	; (8001e44 <HAL_RCC_OscConfig+0x604>)
 8001c56:	2104      	movs	r1, #4
 8001c58:	438a      	bics	r2, r1
 8001c5a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	689b      	ldr	r3, [r3, #8]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d014      	beq.n	8001c8e <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c64:	f7ff f880 	bl	8000d68 <HAL_GetTick>
 8001c68:	0003      	movs	r3, r0
 8001c6a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001c6c:	e009      	b.n	8001c82 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c6e:	f7ff f87b 	bl	8000d68 <HAL_GetTick>
 8001c72:	0002      	movs	r2, r0
 8001c74:	693b      	ldr	r3, [r7, #16]
 8001c76:	1ad3      	subs	r3, r2, r3
 8001c78:	4a74      	ldr	r2, [pc, #464]	; (8001e4c <HAL_RCC_OscConfig+0x60c>)
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d901      	bls.n	8001c82 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8001c7e:	2303      	movs	r3, #3
 8001c80:	e0db      	b.n	8001e3a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001c82:	4b70      	ldr	r3, [pc, #448]	; (8001e44 <HAL_RCC_OscConfig+0x604>)
 8001c84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c86:	2202      	movs	r2, #2
 8001c88:	4013      	ands	r3, r2
 8001c8a:	d0f0      	beq.n	8001c6e <HAL_RCC_OscConfig+0x42e>
 8001c8c:	e013      	b.n	8001cb6 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c8e:	f7ff f86b 	bl	8000d68 <HAL_GetTick>
 8001c92:	0003      	movs	r3, r0
 8001c94:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001c96:	e009      	b.n	8001cac <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c98:	f7ff f866 	bl	8000d68 <HAL_GetTick>
 8001c9c:	0002      	movs	r2, r0
 8001c9e:	693b      	ldr	r3, [r7, #16]
 8001ca0:	1ad3      	subs	r3, r2, r3
 8001ca2:	4a6a      	ldr	r2, [pc, #424]	; (8001e4c <HAL_RCC_OscConfig+0x60c>)
 8001ca4:	4293      	cmp	r3, r2
 8001ca6:	d901      	bls.n	8001cac <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8001ca8:	2303      	movs	r3, #3
 8001caa:	e0c6      	b.n	8001e3a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001cac:	4b65      	ldr	r3, [pc, #404]	; (8001e44 <HAL_RCC_OscConfig+0x604>)
 8001cae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cb0:	2202      	movs	r2, #2
 8001cb2:	4013      	ands	r3, r2
 8001cb4:	d1f0      	bne.n	8001c98 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001cb6:	231f      	movs	r3, #31
 8001cb8:	18fb      	adds	r3, r7, r3
 8001cba:	781b      	ldrb	r3, [r3, #0]
 8001cbc:	2b01      	cmp	r3, #1
 8001cbe:	d105      	bne.n	8001ccc <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001cc0:	4b60      	ldr	r3, [pc, #384]	; (8001e44 <HAL_RCC_OscConfig+0x604>)
 8001cc2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001cc4:	4b5f      	ldr	r3, [pc, #380]	; (8001e44 <HAL_RCC_OscConfig+0x604>)
 8001cc6:	4962      	ldr	r1, [pc, #392]	; (8001e50 <HAL_RCC_OscConfig+0x610>)
 8001cc8:	400a      	ands	r2, r1
 8001cca:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	69db      	ldr	r3, [r3, #28]
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d100      	bne.n	8001cd6 <HAL_RCC_OscConfig+0x496>
 8001cd4:	e0b0      	b.n	8001e38 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001cd6:	4b5b      	ldr	r3, [pc, #364]	; (8001e44 <HAL_RCC_OscConfig+0x604>)
 8001cd8:	689b      	ldr	r3, [r3, #8]
 8001cda:	2238      	movs	r2, #56	; 0x38
 8001cdc:	4013      	ands	r3, r2
 8001cde:	2b10      	cmp	r3, #16
 8001ce0:	d100      	bne.n	8001ce4 <HAL_RCC_OscConfig+0x4a4>
 8001ce2:	e078      	b.n	8001dd6 <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	69db      	ldr	r3, [r3, #28]
 8001ce8:	2b02      	cmp	r3, #2
 8001cea:	d153      	bne.n	8001d94 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cec:	4b55      	ldr	r3, [pc, #340]	; (8001e44 <HAL_RCC_OscConfig+0x604>)
 8001cee:	681a      	ldr	r2, [r3, #0]
 8001cf0:	4b54      	ldr	r3, [pc, #336]	; (8001e44 <HAL_RCC_OscConfig+0x604>)
 8001cf2:	4958      	ldr	r1, [pc, #352]	; (8001e54 <HAL_RCC_OscConfig+0x614>)
 8001cf4:	400a      	ands	r2, r1
 8001cf6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cf8:	f7ff f836 	bl	8000d68 <HAL_GetTick>
 8001cfc:	0003      	movs	r3, r0
 8001cfe:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d00:	e008      	b.n	8001d14 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d02:	f7ff f831 	bl	8000d68 <HAL_GetTick>
 8001d06:	0002      	movs	r2, r0
 8001d08:	693b      	ldr	r3, [r7, #16]
 8001d0a:	1ad3      	subs	r3, r2, r3
 8001d0c:	2b02      	cmp	r3, #2
 8001d0e:	d901      	bls.n	8001d14 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8001d10:	2303      	movs	r3, #3
 8001d12:	e092      	b.n	8001e3a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d14:	4b4b      	ldr	r3, [pc, #300]	; (8001e44 <HAL_RCC_OscConfig+0x604>)
 8001d16:	681a      	ldr	r2, [r3, #0]
 8001d18:	2380      	movs	r3, #128	; 0x80
 8001d1a:	049b      	lsls	r3, r3, #18
 8001d1c:	4013      	ands	r3, r2
 8001d1e:	d1f0      	bne.n	8001d02 <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d20:	4b48      	ldr	r3, [pc, #288]	; (8001e44 <HAL_RCC_OscConfig+0x604>)
 8001d22:	68db      	ldr	r3, [r3, #12]
 8001d24:	4a4c      	ldr	r2, [pc, #304]	; (8001e58 <HAL_RCC_OscConfig+0x618>)
 8001d26:	4013      	ands	r3, r2
 8001d28:	0019      	movs	r1, r3
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	6a1a      	ldr	r2, [r3, #32]
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d32:	431a      	orrs	r2, r3
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d38:	021b      	lsls	r3, r3, #8
 8001d3a:	431a      	orrs	r2, r3
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d40:	431a      	orrs	r2, r3
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d46:	431a      	orrs	r2, r3
 8001d48:	4b3e      	ldr	r3, [pc, #248]	; (8001e44 <HAL_RCC_OscConfig+0x604>)
 8001d4a:	430a      	orrs	r2, r1
 8001d4c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d4e:	4b3d      	ldr	r3, [pc, #244]	; (8001e44 <HAL_RCC_OscConfig+0x604>)
 8001d50:	681a      	ldr	r2, [r3, #0]
 8001d52:	4b3c      	ldr	r3, [pc, #240]	; (8001e44 <HAL_RCC_OscConfig+0x604>)
 8001d54:	2180      	movs	r1, #128	; 0x80
 8001d56:	0449      	lsls	r1, r1, #17
 8001d58:	430a      	orrs	r2, r1
 8001d5a:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001d5c:	4b39      	ldr	r3, [pc, #228]	; (8001e44 <HAL_RCC_OscConfig+0x604>)
 8001d5e:	68da      	ldr	r2, [r3, #12]
 8001d60:	4b38      	ldr	r3, [pc, #224]	; (8001e44 <HAL_RCC_OscConfig+0x604>)
 8001d62:	2180      	movs	r1, #128	; 0x80
 8001d64:	0549      	lsls	r1, r1, #21
 8001d66:	430a      	orrs	r2, r1
 8001d68:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d6a:	f7fe fffd 	bl	8000d68 <HAL_GetTick>
 8001d6e:	0003      	movs	r3, r0
 8001d70:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d72:	e008      	b.n	8001d86 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d74:	f7fe fff8 	bl	8000d68 <HAL_GetTick>
 8001d78:	0002      	movs	r2, r0
 8001d7a:	693b      	ldr	r3, [r7, #16]
 8001d7c:	1ad3      	subs	r3, r2, r3
 8001d7e:	2b02      	cmp	r3, #2
 8001d80:	d901      	bls.n	8001d86 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8001d82:	2303      	movs	r3, #3
 8001d84:	e059      	b.n	8001e3a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d86:	4b2f      	ldr	r3, [pc, #188]	; (8001e44 <HAL_RCC_OscConfig+0x604>)
 8001d88:	681a      	ldr	r2, [r3, #0]
 8001d8a:	2380      	movs	r3, #128	; 0x80
 8001d8c:	049b      	lsls	r3, r3, #18
 8001d8e:	4013      	ands	r3, r2
 8001d90:	d0f0      	beq.n	8001d74 <HAL_RCC_OscConfig+0x534>
 8001d92:	e051      	b.n	8001e38 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d94:	4b2b      	ldr	r3, [pc, #172]	; (8001e44 <HAL_RCC_OscConfig+0x604>)
 8001d96:	681a      	ldr	r2, [r3, #0]
 8001d98:	4b2a      	ldr	r3, [pc, #168]	; (8001e44 <HAL_RCC_OscConfig+0x604>)
 8001d9a:	492e      	ldr	r1, [pc, #184]	; (8001e54 <HAL_RCC_OscConfig+0x614>)
 8001d9c:	400a      	ands	r2, r1
 8001d9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001da0:	f7fe ffe2 	bl	8000d68 <HAL_GetTick>
 8001da4:	0003      	movs	r3, r0
 8001da6:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001da8:	e008      	b.n	8001dbc <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001daa:	f7fe ffdd 	bl	8000d68 <HAL_GetTick>
 8001dae:	0002      	movs	r2, r0
 8001db0:	693b      	ldr	r3, [r7, #16]
 8001db2:	1ad3      	subs	r3, r2, r3
 8001db4:	2b02      	cmp	r3, #2
 8001db6:	d901      	bls.n	8001dbc <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8001db8:	2303      	movs	r3, #3
 8001dba:	e03e      	b.n	8001e3a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001dbc:	4b21      	ldr	r3, [pc, #132]	; (8001e44 <HAL_RCC_OscConfig+0x604>)
 8001dbe:	681a      	ldr	r2, [r3, #0]
 8001dc0:	2380      	movs	r3, #128	; 0x80
 8001dc2:	049b      	lsls	r3, r3, #18
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	d1f0      	bne.n	8001daa <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8001dc8:	4b1e      	ldr	r3, [pc, #120]	; (8001e44 <HAL_RCC_OscConfig+0x604>)
 8001dca:	68da      	ldr	r2, [r3, #12]
 8001dcc:	4b1d      	ldr	r3, [pc, #116]	; (8001e44 <HAL_RCC_OscConfig+0x604>)
 8001dce:	4923      	ldr	r1, [pc, #140]	; (8001e5c <HAL_RCC_OscConfig+0x61c>)
 8001dd0:	400a      	ands	r2, r1
 8001dd2:	60da      	str	r2, [r3, #12]
 8001dd4:	e030      	b.n	8001e38 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	69db      	ldr	r3, [r3, #28]
 8001dda:	2b01      	cmp	r3, #1
 8001ddc:	d101      	bne.n	8001de2 <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8001dde:	2301      	movs	r3, #1
 8001de0:	e02b      	b.n	8001e3a <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8001de2:	4b18      	ldr	r3, [pc, #96]	; (8001e44 <HAL_RCC_OscConfig+0x604>)
 8001de4:	68db      	ldr	r3, [r3, #12]
 8001de6:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001de8:	697b      	ldr	r3, [r7, #20]
 8001dea:	2203      	movs	r2, #3
 8001dec:	401a      	ands	r2, r3
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	6a1b      	ldr	r3, [r3, #32]
 8001df2:	429a      	cmp	r2, r3
 8001df4:	d11e      	bne.n	8001e34 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001df6:	697b      	ldr	r3, [r7, #20]
 8001df8:	2270      	movs	r2, #112	; 0x70
 8001dfa:	401a      	ands	r2, r3
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e00:	429a      	cmp	r2, r3
 8001e02:	d117      	bne.n	8001e34 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001e04:	697a      	ldr	r2, [r7, #20]
 8001e06:	23fe      	movs	r3, #254	; 0xfe
 8001e08:	01db      	lsls	r3, r3, #7
 8001e0a:	401a      	ands	r2, r3
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e10:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001e12:	429a      	cmp	r2, r3
 8001e14:	d10e      	bne.n	8001e34 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001e16:	697a      	ldr	r2, [r7, #20]
 8001e18:	23f8      	movs	r3, #248	; 0xf8
 8001e1a:	039b      	lsls	r3, r3, #14
 8001e1c:	401a      	ands	r2, r3
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001e22:	429a      	cmp	r2, r3
 8001e24:	d106      	bne.n	8001e34 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001e26:	697b      	ldr	r3, [r7, #20]
 8001e28:	0f5b      	lsrs	r3, r3, #29
 8001e2a:	075a      	lsls	r2, r3, #29
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001e30:	429a      	cmp	r2, r3
 8001e32:	d001      	beq.n	8001e38 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8001e34:	2301      	movs	r3, #1
 8001e36:	e000      	b.n	8001e3a <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8001e38:	2300      	movs	r3, #0
}
 8001e3a:	0018      	movs	r0, r3
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	b008      	add	sp, #32
 8001e40:	bd80      	pop	{r7, pc}
 8001e42:	46c0      	nop			; (mov r8, r8)
 8001e44:	40021000 	.word	0x40021000
 8001e48:	40007000 	.word	0x40007000
 8001e4c:	00001388 	.word	0x00001388
 8001e50:	efffffff 	.word	0xefffffff
 8001e54:	feffffff 	.word	0xfeffffff
 8001e58:	1fc1808c 	.word	0x1fc1808c
 8001e5c:	effefffc 	.word	0xeffefffc

08001e60 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b084      	sub	sp, #16
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
 8001e68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d101      	bne.n	8001e74 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e70:	2301      	movs	r3, #1
 8001e72:	e0e9      	b.n	8002048 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001e74:	4b76      	ldr	r3, [pc, #472]	; (8002050 <HAL_RCC_ClockConfig+0x1f0>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	2207      	movs	r2, #7
 8001e7a:	4013      	ands	r3, r2
 8001e7c:	683a      	ldr	r2, [r7, #0]
 8001e7e:	429a      	cmp	r2, r3
 8001e80:	d91e      	bls.n	8001ec0 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e82:	4b73      	ldr	r3, [pc, #460]	; (8002050 <HAL_RCC_ClockConfig+0x1f0>)
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	2207      	movs	r2, #7
 8001e88:	4393      	bics	r3, r2
 8001e8a:	0019      	movs	r1, r3
 8001e8c:	4b70      	ldr	r3, [pc, #448]	; (8002050 <HAL_RCC_ClockConfig+0x1f0>)
 8001e8e:	683a      	ldr	r2, [r7, #0]
 8001e90:	430a      	orrs	r2, r1
 8001e92:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001e94:	f7fe ff68 	bl	8000d68 <HAL_GetTick>
 8001e98:	0003      	movs	r3, r0
 8001e9a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001e9c:	e009      	b.n	8001eb2 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e9e:	f7fe ff63 	bl	8000d68 <HAL_GetTick>
 8001ea2:	0002      	movs	r2, r0
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	1ad3      	subs	r3, r2, r3
 8001ea8:	4a6a      	ldr	r2, [pc, #424]	; (8002054 <HAL_RCC_ClockConfig+0x1f4>)
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d901      	bls.n	8001eb2 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001eae:	2303      	movs	r3, #3
 8001eb0:	e0ca      	b.n	8002048 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001eb2:	4b67      	ldr	r3, [pc, #412]	; (8002050 <HAL_RCC_ClockConfig+0x1f0>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	2207      	movs	r2, #7
 8001eb8:	4013      	ands	r3, r2
 8001eba:	683a      	ldr	r2, [r7, #0]
 8001ebc:	429a      	cmp	r2, r3
 8001ebe:	d1ee      	bne.n	8001e9e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	2202      	movs	r2, #2
 8001ec6:	4013      	ands	r3, r2
 8001ec8:	d015      	beq.n	8001ef6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	2204      	movs	r2, #4
 8001ed0:	4013      	ands	r3, r2
 8001ed2:	d006      	beq.n	8001ee2 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001ed4:	4b60      	ldr	r3, [pc, #384]	; (8002058 <HAL_RCC_ClockConfig+0x1f8>)
 8001ed6:	689a      	ldr	r2, [r3, #8]
 8001ed8:	4b5f      	ldr	r3, [pc, #380]	; (8002058 <HAL_RCC_ClockConfig+0x1f8>)
 8001eda:	21e0      	movs	r1, #224	; 0xe0
 8001edc:	01c9      	lsls	r1, r1, #7
 8001ede:	430a      	orrs	r2, r1
 8001ee0:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ee2:	4b5d      	ldr	r3, [pc, #372]	; (8002058 <HAL_RCC_ClockConfig+0x1f8>)
 8001ee4:	689b      	ldr	r3, [r3, #8]
 8001ee6:	4a5d      	ldr	r2, [pc, #372]	; (800205c <HAL_RCC_ClockConfig+0x1fc>)
 8001ee8:	4013      	ands	r3, r2
 8001eea:	0019      	movs	r1, r3
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	689a      	ldr	r2, [r3, #8]
 8001ef0:	4b59      	ldr	r3, [pc, #356]	; (8002058 <HAL_RCC_ClockConfig+0x1f8>)
 8001ef2:	430a      	orrs	r2, r1
 8001ef4:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	2201      	movs	r2, #1
 8001efc:	4013      	ands	r3, r2
 8001efe:	d057      	beq.n	8001fb0 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	685b      	ldr	r3, [r3, #4]
 8001f04:	2b01      	cmp	r3, #1
 8001f06:	d107      	bne.n	8001f18 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001f08:	4b53      	ldr	r3, [pc, #332]	; (8002058 <HAL_RCC_ClockConfig+0x1f8>)
 8001f0a:	681a      	ldr	r2, [r3, #0]
 8001f0c:	2380      	movs	r3, #128	; 0x80
 8001f0e:	029b      	lsls	r3, r3, #10
 8001f10:	4013      	ands	r3, r2
 8001f12:	d12b      	bne.n	8001f6c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001f14:	2301      	movs	r3, #1
 8001f16:	e097      	b.n	8002048 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	2b02      	cmp	r3, #2
 8001f1e:	d107      	bne.n	8001f30 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f20:	4b4d      	ldr	r3, [pc, #308]	; (8002058 <HAL_RCC_ClockConfig+0x1f8>)
 8001f22:	681a      	ldr	r2, [r3, #0]
 8001f24:	2380      	movs	r3, #128	; 0x80
 8001f26:	049b      	lsls	r3, r3, #18
 8001f28:	4013      	ands	r3, r2
 8001f2a:	d11f      	bne.n	8001f6c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	e08b      	b.n	8002048 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d107      	bne.n	8001f48 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001f38:	4b47      	ldr	r3, [pc, #284]	; (8002058 <HAL_RCC_ClockConfig+0x1f8>)
 8001f3a:	681a      	ldr	r2, [r3, #0]
 8001f3c:	2380      	movs	r3, #128	; 0x80
 8001f3e:	00db      	lsls	r3, r3, #3
 8001f40:	4013      	ands	r3, r2
 8001f42:	d113      	bne.n	8001f6c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001f44:	2301      	movs	r3, #1
 8001f46:	e07f      	b.n	8002048 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	2b03      	cmp	r3, #3
 8001f4e:	d106      	bne.n	8001f5e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001f50:	4b41      	ldr	r3, [pc, #260]	; (8002058 <HAL_RCC_ClockConfig+0x1f8>)
 8001f52:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f54:	2202      	movs	r2, #2
 8001f56:	4013      	ands	r3, r2
 8001f58:	d108      	bne.n	8001f6c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	e074      	b.n	8002048 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f5e:	4b3e      	ldr	r3, [pc, #248]	; (8002058 <HAL_RCC_ClockConfig+0x1f8>)
 8001f60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f62:	2202      	movs	r2, #2
 8001f64:	4013      	ands	r3, r2
 8001f66:	d101      	bne.n	8001f6c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001f68:	2301      	movs	r3, #1
 8001f6a:	e06d      	b.n	8002048 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001f6c:	4b3a      	ldr	r3, [pc, #232]	; (8002058 <HAL_RCC_ClockConfig+0x1f8>)
 8001f6e:	689b      	ldr	r3, [r3, #8]
 8001f70:	2207      	movs	r2, #7
 8001f72:	4393      	bics	r3, r2
 8001f74:	0019      	movs	r1, r3
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	685a      	ldr	r2, [r3, #4]
 8001f7a:	4b37      	ldr	r3, [pc, #220]	; (8002058 <HAL_RCC_ClockConfig+0x1f8>)
 8001f7c:	430a      	orrs	r2, r1
 8001f7e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001f80:	f7fe fef2 	bl	8000d68 <HAL_GetTick>
 8001f84:	0003      	movs	r3, r0
 8001f86:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f88:	e009      	b.n	8001f9e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f8a:	f7fe feed 	bl	8000d68 <HAL_GetTick>
 8001f8e:	0002      	movs	r2, r0
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	1ad3      	subs	r3, r2, r3
 8001f94:	4a2f      	ldr	r2, [pc, #188]	; (8002054 <HAL_RCC_ClockConfig+0x1f4>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d901      	bls.n	8001f9e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8001f9a:	2303      	movs	r3, #3
 8001f9c:	e054      	b.n	8002048 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f9e:	4b2e      	ldr	r3, [pc, #184]	; (8002058 <HAL_RCC_ClockConfig+0x1f8>)
 8001fa0:	689b      	ldr	r3, [r3, #8]
 8001fa2:	2238      	movs	r2, #56	; 0x38
 8001fa4:	401a      	ands	r2, r3
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	685b      	ldr	r3, [r3, #4]
 8001faa:	00db      	lsls	r3, r3, #3
 8001fac:	429a      	cmp	r2, r3
 8001fae:	d1ec      	bne.n	8001f8a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001fb0:	4b27      	ldr	r3, [pc, #156]	; (8002050 <HAL_RCC_ClockConfig+0x1f0>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	2207      	movs	r2, #7
 8001fb6:	4013      	ands	r3, r2
 8001fb8:	683a      	ldr	r2, [r7, #0]
 8001fba:	429a      	cmp	r2, r3
 8001fbc:	d21e      	bcs.n	8001ffc <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fbe:	4b24      	ldr	r3, [pc, #144]	; (8002050 <HAL_RCC_ClockConfig+0x1f0>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	2207      	movs	r2, #7
 8001fc4:	4393      	bics	r3, r2
 8001fc6:	0019      	movs	r1, r3
 8001fc8:	4b21      	ldr	r3, [pc, #132]	; (8002050 <HAL_RCC_ClockConfig+0x1f0>)
 8001fca:	683a      	ldr	r2, [r7, #0]
 8001fcc:	430a      	orrs	r2, r1
 8001fce:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001fd0:	f7fe feca 	bl	8000d68 <HAL_GetTick>
 8001fd4:	0003      	movs	r3, r0
 8001fd6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001fd8:	e009      	b.n	8001fee <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fda:	f7fe fec5 	bl	8000d68 <HAL_GetTick>
 8001fde:	0002      	movs	r2, r0
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	1ad3      	subs	r3, r2, r3
 8001fe4:	4a1b      	ldr	r2, [pc, #108]	; (8002054 <HAL_RCC_ClockConfig+0x1f4>)
 8001fe6:	4293      	cmp	r3, r2
 8001fe8:	d901      	bls.n	8001fee <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8001fea:	2303      	movs	r3, #3
 8001fec:	e02c      	b.n	8002048 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001fee:	4b18      	ldr	r3, [pc, #96]	; (8002050 <HAL_RCC_ClockConfig+0x1f0>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	2207      	movs	r2, #7
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	683a      	ldr	r2, [r7, #0]
 8001ff8:	429a      	cmp	r2, r3
 8001ffa:	d1ee      	bne.n	8001fda <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	2204      	movs	r2, #4
 8002002:	4013      	ands	r3, r2
 8002004:	d009      	beq.n	800201a <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002006:	4b14      	ldr	r3, [pc, #80]	; (8002058 <HAL_RCC_ClockConfig+0x1f8>)
 8002008:	689b      	ldr	r3, [r3, #8]
 800200a:	4a15      	ldr	r2, [pc, #84]	; (8002060 <HAL_RCC_ClockConfig+0x200>)
 800200c:	4013      	ands	r3, r2
 800200e:	0019      	movs	r1, r3
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	68da      	ldr	r2, [r3, #12]
 8002014:	4b10      	ldr	r3, [pc, #64]	; (8002058 <HAL_RCC_ClockConfig+0x1f8>)
 8002016:	430a      	orrs	r2, r1
 8002018:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800201a:	f000 f829 	bl	8002070 <HAL_RCC_GetSysClockFreq>
 800201e:	0001      	movs	r1, r0
 8002020:	4b0d      	ldr	r3, [pc, #52]	; (8002058 <HAL_RCC_ClockConfig+0x1f8>)
 8002022:	689b      	ldr	r3, [r3, #8]
 8002024:	0a1b      	lsrs	r3, r3, #8
 8002026:	220f      	movs	r2, #15
 8002028:	401a      	ands	r2, r3
 800202a:	4b0e      	ldr	r3, [pc, #56]	; (8002064 <HAL_RCC_ClockConfig+0x204>)
 800202c:	0092      	lsls	r2, r2, #2
 800202e:	58d3      	ldr	r3, [r2, r3]
 8002030:	221f      	movs	r2, #31
 8002032:	4013      	ands	r3, r2
 8002034:	000a      	movs	r2, r1
 8002036:	40da      	lsrs	r2, r3
 8002038:	4b0b      	ldr	r3, [pc, #44]	; (8002068 <HAL_RCC_ClockConfig+0x208>)
 800203a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800203c:	4b0b      	ldr	r3, [pc, #44]	; (800206c <HAL_RCC_ClockConfig+0x20c>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	0018      	movs	r0, r3
 8002042:	f7fe fe35 	bl	8000cb0 <HAL_InitTick>
 8002046:	0003      	movs	r3, r0
}
 8002048:	0018      	movs	r0, r3
 800204a:	46bd      	mov	sp, r7
 800204c:	b004      	add	sp, #16
 800204e:	bd80      	pop	{r7, pc}
 8002050:	40022000 	.word	0x40022000
 8002054:	00001388 	.word	0x00001388
 8002058:	40021000 	.word	0x40021000
 800205c:	fffff0ff 	.word	0xfffff0ff
 8002060:	ffff8fff 	.word	0xffff8fff
 8002064:	080036d4 	.word	0x080036d4
 8002068:	20000000 	.word	0x20000000
 800206c:	20000004 	.word	0x20000004

08002070 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b086      	sub	sp, #24
 8002074:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002076:	4b3c      	ldr	r3, [pc, #240]	; (8002168 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002078:	689b      	ldr	r3, [r3, #8]
 800207a:	2238      	movs	r2, #56	; 0x38
 800207c:	4013      	ands	r3, r2
 800207e:	d10f      	bne.n	80020a0 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002080:	4b39      	ldr	r3, [pc, #228]	; (8002168 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	0adb      	lsrs	r3, r3, #11
 8002086:	2207      	movs	r2, #7
 8002088:	4013      	ands	r3, r2
 800208a:	2201      	movs	r2, #1
 800208c:	409a      	lsls	r2, r3
 800208e:	0013      	movs	r3, r2
 8002090:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002092:	6839      	ldr	r1, [r7, #0]
 8002094:	4835      	ldr	r0, [pc, #212]	; (800216c <HAL_RCC_GetSysClockFreq+0xfc>)
 8002096:	f7fe f833 	bl	8000100 <__udivsi3>
 800209a:	0003      	movs	r3, r0
 800209c:	613b      	str	r3, [r7, #16]
 800209e:	e05d      	b.n	800215c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80020a0:	4b31      	ldr	r3, [pc, #196]	; (8002168 <HAL_RCC_GetSysClockFreq+0xf8>)
 80020a2:	689b      	ldr	r3, [r3, #8]
 80020a4:	2238      	movs	r2, #56	; 0x38
 80020a6:	4013      	ands	r3, r2
 80020a8:	2b08      	cmp	r3, #8
 80020aa:	d102      	bne.n	80020b2 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80020ac:	4b2f      	ldr	r3, [pc, #188]	; (800216c <HAL_RCC_GetSysClockFreq+0xfc>)
 80020ae:	613b      	str	r3, [r7, #16]
 80020b0:	e054      	b.n	800215c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80020b2:	4b2d      	ldr	r3, [pc, #180]	; (8002168 <HAL_RCC_GetSysClockFreq+0xf8>)
 80020b4:	689b      	ldr	r3, [r3, #8]
 80020b6:	2238      	movs	r2, #56	; 0x38
 80020b8:	4013      	ands	r3, r2
 80020ba:	2b10      	cmp	r3, #16
 80020bc:	d138      	bne.n	8002130 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80020be:	4b2a      	ldr	r3, [pc, #168]	; (8002168 <HAL_RCC_GetSysClockFreq+0xf8>)
 80020c0:	68db      	ldr	r3, [r3, #12]
 80020c2:	2203      	movs	r2, #3
 80020c4:	4013      	ands	r3, r2
 80020c6:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80020c8:	4b27      	ldr	r3, [pc, #156]	; (8002168 <HAL_RCC_GetSysClockFreq+0xf8>)
 80020ca:	68db      	ldr	r3, [r3, #12]
 80020cc:	091b      	lsrs	r3, r3, #4
 80020ce:	2207      	movs	r2, #7
 80020d0:	4013      	ands	r3, r2
 80020d2:	3301      	adds	r3, #1
 80020d4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	2b03      	cmp	r3, #3
 80020da:	d10d      	bne.n	80020f8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80020dc:	68b9      	ldr	r1, [r7, #8]
 80020de:	4823      	ldr	r0, [pc, #140]	; (800216c <HAL_RCC_GetSysClockFreq+0xfc>)
 80020e0:	f7fe f80e 	bl	8000100 <__udivsi3>
 80020e4:	0003      	movs	r3, r0
 80020e6:	0019      	movs	r1, r3
 80020e8:	4b1f      	ldr	r3, [pc, #124]	; (8002168 <HAL_RCC_GetSysClockFreq+0xf8>)
 80020ea:	68db      	ldr	r3, [r3, #12]
 80020ec:	0a1b      	lsrs	r3, r3, #8
 80020ee:	227f      	movs	r2, #127	; 0x7f
 80020f0:	4013      	ands	r3, r2
 80020f2:	434b      	muls	r3, r1
 80020f4:	617b      	str	r3, [r7, #20]
        break;
 80020f6:	e00d      	b.n	8002114 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80020f8:	68b9      	ldr	r1, [r7, #8]
 80020fa:	481c      	ldr	r0, [pc, #112]	; (800216c <HAL_RCC_GetSysClockFreq+0xfc>)
 80020fc:	f7fe f800 	bl	8000100 <__udivsi3>
 8002100:	0003      	movs	r3, r0
 8002102:	0019      	movs	r1, r3
 8002104:	4b18      	ldr	r3, [pc, #96]	; (8002168 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002106:	68db      	ldr	r3, [r3, #12]
 8002108:	0a1b      	lsrs	r3, r3, #8
 800210a:	227f      	movs	r2, #127	; 0x7f
 800210c:	4013      	ands	r3, r2
 800210e:	434b      	muls	r3, r1
 8002110:	617b      	str	r3, [r7, #20]
        break;
 8002112:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8002114:	4b14      	ldr	r3, [pc, #80]	; (8002168 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002116:	68db      	ldr	r3, [r3, #12]
 8002118:	0f5b      	lsrs	r3, r3, #29
 800211a:	2207      	movs	r2, #7
 800211c:	4013      	ands	r3, r2
 800211e:	3301      	adds	r3, #1
 8002120:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8002122:	6879      	ldr	r1, [r7, #4]
 8002124:	6978      	ldr	r0, [r7, #20]
 8002126:	f7fd ffeb 	bl	8000100 <__udivsi3>
 800212a:	0003      	movs	r3, r0
 800212c:	613b      	str	r3, [r7, #16]
 800212e:	e015      	b.n	800215c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002130:	4b0d      	ldr	r3, [pc, #52]	; (8002168 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002132:	689b      	ldr	r3, [r3, #8]
 8002134:	2238      	movs	r2, #56	; 0x38
 8002136:	4013      	ands	r3, r2
 8002138:	2b20      	cmp	r3, #32
 800213a:	d103      	bne.n	8002144 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800213c:	2380      	movs	r3, #128	; 0x80
 800213e:	021b      	lsls	r3, r3, #8
 8002140:	613b      	str	r3, [r7, #16]
 8002142:	e00b      	b.n	800215c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002144:	4b08      	ldr	r3, [pc, #32]	; (8002168 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002146:	689b      	ldr	r3, [r3, #8]
 8002148:	2238      	movs	r2, #56	; 0x38
 800214a:	4013      	ands	r3, r2
 800214c:	2b18      	cmp	r3, #24
 800214e:	d103      	bne.n	8002158 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002150:	23fa      	movs	r3, #250	; 0xfa
 8002152:	01db      	lsls	r3, r3, #7
 8002154:	613b      	str	r3, [r7, #16]
 8002156:	e001      	b.n	800215c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8002158:	2300      	movs	r3, #0
 800215a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800215c:	693b      	ldr	r3, [r7, #16]
}
 800215e:	0018      	movs	r0, r3
 8002160:	46bd      	mov	sp, r7
 8002162:	b006      	add	sp, #24
 8002164:	bd80      	pop	{r7, pc}
 8002166:	46c0      	nop			; (mov r8, r8)
 8002168:	40021000 	.word	0x40021000
 800216c:	00f42400 	.word	0x00f42400

08002170 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b082      	sub	sp, #8
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	2b00      	cmp	r3, #0
 800217c:	d101      	bne.n	8002182 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800217e:	2301      	movs	r3, #1
 8002180:	e04a      	b.n	8002218 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	223d      	movs	r2, #61	; 0x3d
 8002186:	5c9b      	ldrb	r3, [r3, r2]
 8002188:	b2db      	uxtb	r3, r3
 800218a:	2b00      	cmp	r3, #0
 800218c:	d107      	bne.n	800219e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	223c      	movs	r2, #60	; 0x3c
 8002192:	2100      	movs	r1, #0
 8002194:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	0018      	movs	r0, r3
 800219a:	f7fe fa0d 	bl	80005b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	223d      	movs	r2, #61	; 0x3d
 80021a2:	2102      	movs	r1, #2
 80021a4:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681a      	ldr	r2, [r3, #0]
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	3304      	adds	r3, #4
 80021ae:	0019      	movs	r1, r3
 80021b0:	0010      	movs	r0, r2
 80021b2:	f000 fe1f 	bl	8002df4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	2248      	movs	r2, #72	; 0x48
 80021ba:	2101      	movs	r1, #1
 80021bc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	223e      	movs	r2, #62	; 0x3e
 80021c2:	2101      	movs	r1, #1
 80021c4:	5499      	strb	r1, [r3, r2]
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	223f      	movs	r2, #63	; 0x3f
 80021ca:	2101      	movs	r1, #1
 80021cc:	5499      	strb	r1, [r3, r2]
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	2240      	movs	r2, #64	; 0x40
 80021d2:	2101      	movs	r1, #1
 80021d4:	5499      	strb	r1, [r3, r2]
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	2241      	movs	r2, #65	; 0x41
 80021da:	2101      	movs	r1, #1
 80021dc:	5499      	strb	r1, [r3, r2]
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	2242      	movs	r2, #66	; 0x42
 80021e2:	2101      	movs	r1, #1
 80021e4:	5499      	strb	r1, [r3, r2]
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	2243      	movs	r2, #67	; 0x43
 80021ea:	2101      	movs	r1, #1
 80021ec:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	2244      	movs	r2, #68	; 0x44
 80021f2:	2101      	movs	r1, #1
 80021f4:	5499      	strb	r1, [r3, r2]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	2245      	movs	r2, #69	; 0x45
 80021fa:	2101      	movs	r1, #1
 80021fc:	5499      	strb	r1, [r3, r2]
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	2246      	movs	r2, #70	; 0x46
 8002202:	2101      	movs	r1, #1
 8002204:	5499      	strb	r1, [r3, r2]
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	2247      	movs	r2, #71	; 0x47
 800220a:	2101      	movs	r1, #1
 800220c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	223d      	movs	r2, #61	; 0x3d
 8002212:	2101      	movs	r1, #1
 8002214:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002216:	2300      	movs	r3, #0
}
 8002218:	0018      	movs	r0, r3
 800221a:	46bd      	mov	sp, r7
 800221c:	b002      	add	sp, #8
 800221e:	bd80      	pop	{r7, pc}

08002220 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b082      	sub	sp, #8
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d101      	bne.n	8002232 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800222e:	2301      	movs	r3, #1
 8002230:	e04a      	b.n	80022c8 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	223d      	movs	r2, #61	; 0x3d
 8002236:	5c9b      	ldrb	r3, [r3, r2]
 8002238:	b2db      	uxtb	r3, r3
 800223a:	2b00      	cmp	r3, #0
 800223c:	d107      	bne.n	800224e <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	223c      	movs	r2, #60	; 0x3c
 8002242:	2100      	movs	r1, #0
 8002244:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	0018      	movs	r0, r3
 800224a:	f000 f841 	bl	80022d0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	223d      	movs	r2, #61	; 0x3d
 8002252:	2102      	movs	r1, #2
 8002254:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681a      	ldr	r2, [r3, #0]
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	3304      	adds	r3, #4
 800225e:	0019      	movs	r1, r3
 8002260:	0010      	movs	r0, r2
 8002262:	f000 fdc7 	bl	8002df4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2248      	movs	r2, #72	; 0x48
 800226a:	2101      	movs	r1, #1
 800226c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	223e      	movs	r2, #62	; 0x3e
 8002272:	2101      	movs	r1, #1
 8002274:	5499      	strb	r1, [r3, r2]
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	223f      	movs	r2, #63	; 0x3f
 800227a:	2101      	movs	r1, #1
 800227c:	5499      	strb	r1, [r3, r2]
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2240      	movs	r2, #64	; 0x40
 8002282:	2101      	movs	r1, #1
 8002284:	5499      	strb	r1, [r3, r2]
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	2241      	movs	r2, #65	; 0x41
 800228a:	2101      	movs	r1, #1
 800228c:	5499      	strb	r1, [r3, r2]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	2242      	movs	r2, #66	; 0x42
 8002292:	2101      	movs	r1, #1
 8002294:	5499      	strb	r1, [r3, r2]
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	2243      	movs	r2, #67	; 0x43
 800229a:	2101      	movs	r1, #1
 800229c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	2244      	movs	r2, #68	; 0x44
 80022a2:	2101      	movs	r1, #1
 80022a4:	5499      	strb	r1, [r3, r2]
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2245      	movs	r2, #69	; 0x45
 80022aa:	2101      	movs	r1, #1
 80022ac:	5499      	strb	r1, [r3, r2]
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	2246      	movs	r2, #70	; 0x46
 80022b2:	2101      	movs	r1, #1
 80022b4:	5499      	strb	r1, [r3, r2]
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2247      	movs	r2, #71	; 0x47
 80022ba:	2101      	movs	r1, #1
 80022bc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	223d      	movs	r2, #61	; 0x3d
 80022c2:	2101      	movs	r1, #1
 80022c4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80022c6:	2300      	movs	r3, #0
}
 80022c8:	0018      	movs	r0, r3
 80022ca:	46bd      	mov	sp, r7
 80022cc:	b002      	add	sp, #8
 80022ce:	bd80      	pop	{r7, pc}

080022d0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b082      	sub	sp, #8
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80022d8:	46c0      	nop			; (mov r8, r8)
 80022da:	46bd      	mov	sp, r7
 80022dc:	b002      	add	sp, #8
 80022de:	bd80      	pop	{r7, pc}

080022e0 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b086      	sub	sp, #24
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	60f8      	str	r0, [r7, #12]
 80022e8:	60b9      	str	r1, [r7, #8]
 80022ea:	607a      	str	r2, [r7, #4]
 80022ec:	001a      	movs	r2, r3
 80022ee:	1cbb      	adds	r3, r7, #2
 80022f0:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80022f2:	2317      	movs	r3, #23
 80022f4:	18fb      	adds	r3, r7, r3
 80022f6:	2200      	movs	r2, #0
 80022f8:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 80022fa:	68bb      	ldr	r3, [r7, #8]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d108      	bne.n	8002312 <HAL_TIM_PWM_Start_DMA+0x32>
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	223e      	movs	r2, #62	; 0x3e
 8002304:	5c9b      	ldrb	r3, [r3, r2]
 8002306:	b2db      	uxtb	r3, r3
 8002308:	3b02      	subs	r3, #2
 800230a:	425a      	negs	r2, r3
 800230c:	4153      	adcs	r3, r2
 800230e:	b2db      	uxtb	r3, r3
 8002310:	e037      	b.n	8002382 <HAL_TIM_PWM_Start_DMA+0xa2>
 8002312:	68bb      	ldr	r3, [r7, #8]
 8002314:	2b04      	cmp	r3, #4
 8002316:	d108      	bne.n	800232a <HAL_TIM_PWM_Start_DMA+0x4a>
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	223f      	movs	r2, #63	; 0x3f
 800231c:	5c9b      	ldrb	r3, [r3, r2]
 800231e:	b2db      	uxtb	r3, r3
 8002320:	3b02      	subs	r3, #2
 8002322:	425a      	negs	r2, r3
 8002324:	4153      	adcs	r3, r2
 8002326:	b2db      	uxtb	r3, r3
 8002328:	e02b      	b.n	8002382 <HAL_TIM_PWM_Start_DMA+0xa2>
 800232a:	68bb      	ldr	r3, [r7, #8]
 800232c:	2b08      	cmp	r3, #8
 800232e:	d108      	bne.n	8002342 <HAL_TIM_PWM_Start_DMA+0x62>
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	2240      	movs	r2, #64	; 0x40
 8002334:	5c9b      	ldrb	r3, [r3, r2]
 8002336:	b2db      	uxtb	r3, r3
 8002338:	3b02      	subs	r3, #2
 800233a:	425a      	negs	r2, r3
 800233c:	4153      	adcs	r3, r2
 800233e:	b2db      	uxtb	r3, r3
 8002340:	e01f      	b.n	8002382 <HAL_TIM_PWM_Start_DMA+0xa2>
 8002342:	68bb      	ldr	r3, [r7, #8]
 8002344:	2b0c      	cmp	r3, #12
 8002346:	d108      	bne.n	800235a <HAL_TIM_PWM_Start_DMA+0x7a>
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	2241      	movs	r2, #65	; 0x41
 800234c:	5c9b      	ldrb	r3, [r3, r2]
 800234e:	b2db      	uxtb	r3, r3
 8002350:	3b02      	subs	r3, #2
 8002352:	425a      	negs	r2, r3
 8002354:	4153      	adcs	r3, r2
 8002356:	b2db      	uxtb	r3, r3
 8002358:	e013      	b.n	8002382 <HAL_TIM_PWM_Start_DMA+0xa2>
 800235a:	68bb      	ldr	r3, [r7, #8]
 800235c:	2b10      	cmp	r3, #16
 800235e:	d108      	bne.n	8002372 <HAL_TIM_PWM_Start_DMA+0x92>
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	2242      	movs	r2, #66	; 0x42
 8002364:	5c9b      	ldrb	r3, [r3, r2]
 8002366:	b2db      	uxtb	r3, r3
 8002368:	3b02      	subs	r3, #2
 800236a:	425a      	negs	r2, r3
 800236c:	4153      	adcs	r3, r2
 800236e:	b2db      	uxtb	r3, r3
 8002370:	e007      	b.n	8002382 <HAL_TIM_PWM_Start_DMA+0xa2>
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	2243      	movs	r2, #67	; 0x43
 8002376:	5c9b      	ldrb	r3, [r3, r2]
 8002378:	b2db      	uxtb	r3, r3
 800237a:	3b02      	subs	r3, #2
 800237c:	425a      	negs	r2, r3
 800237e:	4153      	adcs	r3, r2
 8002380:	b2db      	uxtb	r3, r3
 8002382:	2b00      	cmp	r3, #0
 8002384:	d001      	beq.n	800238a <HAL_TIM_PWM_Start_DMA+0xaa>
  {
    return HAL_BUSY;
 8002386:	2302      	movs	r3, #2
 8002388:	e183      	b.n	8002692 <HAL_TIM_PWM_Start_DMA+0x3b2>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800238a:	68bb      	ldr	r3, [r7, #8]
 800238c:	2b00      	cmp	r3, #0
 800238e:	d108      	bne.n	80023a2 <HAL_TIM_PWM_Start_DMA+0xc2>
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	223e      	movs	r2, #62	; 0x3e
 8002394:	5c9b      	ldrb	r3, [r3, r2]
 8002396:	b2db      	uxtb	r3, r3
 8002398:	3b01      	subs	r3, #1
 800239a:	425a      	negs	r2, r3
 800239c:	4153      	adcs	r3, r2
 800239e:	b2db      	uxtb	r3, r3
 80023a0:	e037      	b.n	8002412 <HAL_TIM_PWM_Start_DMA+0x132>
 80023a2:	68bb      	ldr	r3, [r7, #8]
 80023a4:	2b04      	cmp	r3, #4
 80023a6:	d108      	bne.n	80023ba <HAL_TIM_PWM_Start_DMA+0xda>
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	223f      	movs	r2, #63	; 0x3f
 80023ac:	5c9b      	ldrb	r3, [r3, r2]
 80023ae:	b2db      	uxtb	r3, r3
 80023b0:	3b01      	subs	r3, #1
 80023b2:	425a      	negs	r2, r3
 80023b4:	4153      	adcs	r3, r2
 80023b6:	b2db      	uxtb	r3, r3
 80023b8:	e02b      	b.n	8002412 <HAL_TIM_PWM_Start_DMA+0x132>
 80023ba:	68bb      	ldr	r3, [r7, #8]
 80023bc:	2b08      	cmp	r3, #8
 80023be:	d108      	bne.n	80023d2 <HAL_TIM_PWM_Start_DMA+0xf2>
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	2240      	movs	r2, #64	; 0x40
 80023c4:	5c9b      	ldrb	r3, [r3, r2]
 80023c6:	b2db      	uxtb	r3, r3
 80023c8:	3b01      	subs	r3, #1
 80023ca:	425a      	negs	r2, r3
 80023cc:	4153      	adcs	r3, r2
 80023ce:	b2db      	uxtb	r3, r3
 80023d0:	e01f      	b.n	8002412 <HAL_TIM_PWM_Start_DMA+0x132>
 80023d2:	68bb      	ldr	r3, [r7, #8]
 80023d4:	2b0c      	cmp	r3, #12
 80023d6:	d108      	bne.n	80023ea <HAL_TIM_PWM_Start_DMA+0x10a>
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	2241      	movs	r2, #65	; 0x41
 80023dc:	5c9b      	ldrb	r3, [r3, r2]
 80023de:	b2db      	uxtb	r3, r3
 80023e0:	3b01      	subs	r3, #1
 80023e2:	425a      	negs	r2, r3
 80023e4:	4153      	adcs	r3, r2
 80023e6:	b2db      	uxtb	r3, r3
 80023e8:	e013      	b.n	8002412 <HAL_TIM_PWM_Start_DMA+0x132>
 80023ea:	68bb      	ldr	r3, [r7, #8]
 80023ec:	2b10      	cmp	r3, #16
 80023ee:	d108      	bne.n	8002402 <HAL_TIM_PWM_Start_DMA+0x122>
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	2242      	movs	r2, #66	; 0x42
 80023f4:	5c9b      	ldrb	r3, [r3, r2]
 80023f6:	b2db      	uxtb	r3, r3
 80023f8:	3b01      	subs	r3, #1
 80023fa:	425a      	negs	r2, r3
 80023fc:	4153      	adcs	r3, r2
 80023fe:	b2db      	uxtb	r3, r3
 8002400:	e007      	b.n	8002412 <HAL_TIM_PWM_Start_DMA+0x132>
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	2243      	movs	r2, #67	; 0x43
 8002406:	5c9b      	ldrb	r3, [r3, r2]
 8002408:	b2db      	uxtb	r3, r3
 800240a:	3b01      	subs	r3, #1
 800240c:	425a      	negs	r2, r3
 800240e:	4153      	adcs	r3, r2
 8002410:	b2db      	uxtb	r3, r3
 8002412:	2b00      	cmp	r3, #0
 8002414:	d035      	beq.n	8002482 <HAL_TIM_PWM_Start_DMA+0x1a2>
  {
    if ((pData == NULL) || (Length == 0U))
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2b00      	cmp	r3, #0
 800241a:	d003      	beq.n	8002424 <HAL_TIM_PWM_Start_DMA+0x144>
 800241c:	1cbb      	adds	r3, r7, #2
 800241e:	881b      	ldrh	r3, [r3, #0]
 8002420:	2b00      	cmp	r3, #0
 8002422:	d101      	bne.n	8002428 <HAL_TIM_PWM_Start_DMA+0x148>
    {
      return HAL_ERROR;
 8002424:	2301      	movs	r3, #1
 8002426:	e134      	b.n	8002692 <HAL_TIM_PWM_Start_DMA+0x3b2>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002428:	68bb      	ldr	r3, [r7, #8]
 800242a:	2b00      	cmp	r3, #0
 800242c:	d104      	bne.n	8002438 <HAL_TIM_PWM_Start_DMA+0x158>
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	223e      	movs	r2, #62	; 0x3e
 8002432:	2102      	movs	r1, #2
 8002434:	5499      	strb	r1, [r3, r2]
 8002436:	e026      	b.n	8002486 <HAL_TIM_PWM_Start_DMA+0x1a6>
 8002438:	68bb      	ldr	r3, [r7, #8]
 800243a:	2b04      	cmp	r3, #4
 800243c:	d104      	bne.n	8002448 <HAL_TIM_PWM_Start_DMA+0x168>
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	223f      	movs	r2, #63	; 0x3f
 8002442:	2102      	movs	r1, #2
 8002444:	5499      	strb	r1, [r3, r2]
 8002446:	e01e      	b.n	8002486 <HAL_TIM_PWM_Start_DMA+0x1a6>
 8002448:	68bb      	ldr	r3, [r7, #8]
 800244a:	2b08      	cmp	r3, #8
 800244c:	d104      	bne.n	8002458 <HAL_TIM_PWM_Start_DMA+0x178>
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	2240      	movs	r2, #64	; 0x40
 8002452:	2102      	movs	r1, #2
 8002454:	5499      	strb	r1, [r3, r2]
 8002456:	e016      	b.n	8002486 <HAL_TIM_PWM_Start_DMA+0x1a6>
 8002458:	68bb      	ldr	r3, [r7, #8]
 800245a:	2b0c      	cmp	r3, #12
 800245c:	d104      	bne.n	8002468 <HAL_TIM_PWM_Start_DMA+0x188>
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	2241      	movs	r2, #65	; 0x41
 8002462:	2102      	movs	r1, #2
 8002464:	5499      	strb	r1, [r3, r2]
 8002466:	e00e      	b.n	8002486 <HAL_TIM_PWM_Start_DMA+0x1a6>
 8002468:	68bb      	ldr	r3, [r7, #8]
 800246a:	2b10      	cmp	r3, #16
 800246c:	d104      	bne.n	8002478 <HAL_TIM_PWM_Start_DMA+0x198>
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	2242      	movs	r2, #66	; 0x42
 8002472:	2102      	movs	r1, #2
 8002474:	5499      	strb	r1, [r3, r2]
 8002476:	e006      	b.n	8002486 <HAL_TIM_PWM_Start_DMA+0x1a6>
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	2243      	movs	r2, #67	; 0x43
 800247c:	2102      	movs	r1, #2
 800247e:	5499      	strb	r1, [r3, r2]
 8002480:	e001      	b.n	8002486 <HAL_TIM_PWM_Start_DMA+0x1a6>
    }
  }
  else
  {
    return HAL_ERROR;
 8002482:	2301      	movs	r3, #1
 8002484:	e105      	b.n	8002692 <HAL_TIM_PWM_Start_DMA+0x3b2>
  }

  switch (Channel)
 8002486:	68bb      	ldr	r3, [r7, #8]
 8002488:	2b0c      	cmp	r3, #12
 800248a:	d100      	bne.n	800248e <HAL_TIM_PWM_Start_DMA+0x1ae>
 800248c:	e080      	b.n	8002590 <HAL_TIM_PWM_Start_DMA+0x2b0>
 800248e:	68bb      	ldr	r3, [r7, #8]
 8002490:	2b0c      	cmp	r3, #12
 8002492:	d900      	bls.n	8002496 <HAL_TIM_PWM_Start_DMA+0x1b6>
 8002494:	e0a1      	b.n	80025da <HAL_TIM_PWM_Start_DMA+0x2fa>
 8002496:	68bb      	ldr	r3, [r7, #8]
 8002498:	2b08      	cmp	r3, #8
 800249a:	d054      	beq.n	8002546 <HAL_TIM_PWM_Start_DMA+0x266>
 800249c:	68bb      	ldr	r3, [r7, #8]
 800249e:	2b08      	cmp	r3, #8
 80024a0:	d900      	bls.n	80024a4 <HAL_TIM_PWM_Start_DMA+0x1c4>
 80024a2:	e09a      	b.n	80025da <HAL_TIM_PWM_Start_DMA+0x2fa>
 80024a4:	68bb      	ldr	r3, [r7, #8]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d003      	beq.n	80024b2 <HAL_TIM_PWM_Start_DMA+0x1d2>
 80024aa:	68bb      	ldr	r3, [r7, #8]
 80024ac:	2b04      	cmp	r3, #4
 80024ae:	d025      	beq.n	80024fc <HAL_TIM_PWM_Start_DMA+0x21c>
 80024b0:	e093      	b.n	80025da <HAL_TIM_PWM_Start_DMA+0x2fa>
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024b6:	4a79      	ldr	r2, [pc, #484]	; (800269c <HAL_TIM_PWM_Start_DMA+0x3bc>)
 80024b8:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024be:	4a78      	ldr	r2, [pc, #480]	; (80026a0 <HAL_TIM_PWM_Start_DMA+0x3c0>)
 80024c0:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024c6:	4a77      	ldr	r2, [pc, #476]	; (80026a4 <HAL_TIM_PWM_Start_DMA+0x3c4>)
 80024c8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80024ce:	6879      	ldr	r1, [r7, #4]
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	3334      	adds	r3, #52	; 0x34
 80024d6:	001a      	movs	r2, r3
 80024d8:	1cbb      	adds	r3, r7, #2
 80024da:	881b      	ldrh	r3, [r3, #0]
 80024dc:	f7fe fdda 	bl	8001094 <HAL_DMA_Start_IT>
 80024e0:	1e03      	subs	r3, r0, #0
 80024e2:	d001      	beq.n	80024e8 <HAL_TIM_PWM_Start_DMA+0x208>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80024e4:	2301      	movs	r3, #1
 80024e6:	e0d4      	b.n	8002692 <HAL_TIM_PWM_Start_DMA+0x3b2>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	68da      	ldr	r2, [r3, #12]
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	2180      	movs	r1, #128	; 0x80
 80024f4:	0089      	lsls	r1, r1, #2
 80024f6:	430a      	orrs	r2, r1
 80024f8:	60da      	str	r2, [r3, #12]
      break;
 80024fa:	e073      	b.n	80025e4 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002500:	4a66      	ldr	r2, [pc, #408]	; (800269c <HAL_TIM_PWM_Start_DMA+0x3bc>)
 8002502:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002508:	4a65      	ldr	r2, [pc, #404]	; (80026a0 <HAL_TIM_PWM_Start_DMA+0x3c0>)
 800250a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002510:	4a64      	ldr	r2, [pc, #400]	; (80026a4 <HAL_TIM_PWM_Start_DMA+0x3c4>)
 8002512:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8002518:	6879      	ldr	r1, [r7, #4]
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	3338      	adds	r3, #56	; 0x38
 8002520:	001a      	movs	r2, r3
 8002522:	1cbb      	adds	r3, r7, #2
 8002524:	881b      	ldrh	r3, [r3, #0]
 8002526:	f7fe fdb5 	bl	8001094 <HAL_DMA_Start_IT>
 800252a:	1e03      	subs	r3, r0, #0
 800252c:	d001      	beq.n	8002532 <HAL_TIM_PWM_Start_DMA+0x252>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800252e:	2301      	movs	r3, #1
 8002530:	e0af      	b.n	8002692 <HAL_TIM_PWM_Start_DMA+0x3b2>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	68da      	ldr	r2, [r3, #12]
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	2180      	movs	r1, #128	; 0x80
 800253e:	00c9      	lsls	r1, r1, #3
 8002540:	430a      	orrs	r2, r1
 8002542:	60da      	str	r2, [r3, #12]
      break;
 8002544:	e04e      	b.n	80025e4 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800254a:	4a54      	ldr	r2, [pc, #336]	; (800269c <HAL_TIM_PWM_Start_DMA+0x3bc>)
 800254c:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002552:	4a53      	ldr	r2, [pc, #332]	; (80026a0 <HAL_TIM_PWM_Start_DMA+0x3c0>)
 8002554:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800255a:	4a52      	ldr	r2, [pc, #328]	; (80026a4 <HAL_TIM_PWM_Start_DMA+0x3c4>)
 800255c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8002562:	6879      	ldr	r1, [r7, #4]
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	333c      	adds	r3, #60	; 0x3c
 800256a:	001a      	movs	r2, r3
 800256c:	1cbb      	adds	r3, r7, #2
 800256e:	881b      	ldrh	r3, [r3, #0]
 8002570:	f7fe fd90 	bl	8001094 <HAL_DMA_Start_IT>
 8002574:	1e03      	subs	r3, r0, #0
 8002576:	d001      	beq.n	800257c <HAL_TIM_PWM_Start_DMA+0x29c>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8002578:	2301      	movs	r3, #1
 800257a:	e08a      	b.n	8002692 <HAL_TIM_PWM_Start_DMA+0x3b2>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	68da      	ldr	r2, [r3, #12]
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	2180      	movs	r1, #128	; 0x80
 8002588:	0109      	lsls	r1, r1, #4
 800258a:	430a      	orrs	r2, r1
 800258c:	60da      	str	r2, [r3, #12]
      break;
 800258e:	e029      	b.n	80025e4 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002594:	4a41      	ldr	r2, [pc, #260]	; (800269c <HAL_TIM_PWM_Start_DMA+0x3bc>)
 8002596:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800259c:	4a40      	ldr	r2, [pc, #256]	; (80026a0 <HAL_TIM_PWM_Start_DMA+0x3c0>)
 800259e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025a4:	4a3f      	ldr	r2, [pc, #252]	; (80026a4 <HAL_TIM_PWM_Start_DMA+0x3c4>)
 80025a6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80025ac:	6879      	ldr	r1, [r7, #4]
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	3340      	adds	r3, #64	; 0x40
 80025b4:	001a      	movs	r2, r3
 80025b6:	1cbb      	adds	r3, r7, #2
 80025b8:	881b      	ldrh	r3, [r3, #0]
 80025ba:	f7fe fd6b 	bl	8001094 <HAL_DMA_Start_IT>
 80025be:	1e03      	subs	r3, r0, #0
 80025c0:	d001      	beq.n	80025c6 <HAL_TIM_PWM_Start_DMA+0x2e6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80025c2:	2301      	movs	r3, #1
 80025c4:	e065      	b.n	8002692 <HAL_TIM_PWM_Start_DMA+0x3b2>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	68da      	ldr	r2, [r3, #12]
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	2180      	movs	r1, #128	; 0x80
 80025d2:	0149      	lsls	r1, r1, #5
 80025d4:	430a      	orrs	r2, r1
 80025d6:	60da      	str	r2, [r3, #12]
      break;
 80025d8:	e004      	b.n	80025e4 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    default:
      status = HAL_ERROR;
 80025da:	2317      	movs	r3, #23
 80025dc:	18fb      	adds	r3, r7, r3
 80025de:	2201      	movs	r2, #1
 80025e0:	701a      	strb	r2, [r3, #0]
      break;
 80025e2:	46c0      	nop			; (mov r8, r8)
  }

  if (status == HAL_OK)
 80025e4:	2317      	movs	r3, #23
 80025e6:	18fb      	adds	r3, r7, r3
 80025e8:	781b      	ldrb	r3, [r3, #0]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d14e      	bne.n	800268c <HAL_TIM_PWM_Start_DMA+0x3ac>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	68b9      	ldr	r1, [r7, #8]
 80025f4:	2201      	movs	r2, #1
 80025f6:	0018      	movs	r0, r3
 80025f8:	f000 ffae 	bl	8003558 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4a29      	ldr	r2, [pc, #164]	; (80026a8 <HAL_TIM_PWM_Start_DMA+0x3c8>)
 8002602:	4293      	cmp	r3, r2
 8002604:	d009      	beq.n	800261a <HAL_TIM_PWM_Start_DMA+0x33a>
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	4a28      	ldr	r2, [pc, #160]	; (80026ac <HAL_TIM_PWM_Start_DMA+0x3cc>)
 800260c:	4293      	cmp	r3, r2
 800260e:	d004      	beq.n	800261a <HAL_TIM_PWM_Start_DMA+0x33a>
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	4a26      	ldr	r2, [pc, #152]	; (80026b0 <HAL_TIM_PWM_Start_DMA+0x3d0>)
 8002616:	4293      	cmp	r3, r2
 8002618:	d101      	bne.n	800261e <HAL_TIM_PWM_Start_DMA+0x33e>
 800261a:	2301      	movs	r3, #1
 800261c:	e000      	b.n	8002620 <HAL_TIM_PWM_Start_DMA+0x340>
 800261e:	2300      	movs	r3, #0
 8002620:	2b00      	cmp	r3, #0
 8002622:	d008      	beq.n	8002636 <HAL_TIM_PWM_Start_DMA+0x356>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	2180      	movs	r1, #128	; 0x80
 8002630:	0209      	lsls	r1, r1, #8
 8002632:	430a      	orrs	r2, r1
 8002634:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4a1b      	ldr	r2, [pc, #108]	; (80026a8 <HAL_TIM_PWM_Start_DMA+0x3c8>)
 800263c:	4293      	cmp	r3, r2
 800263e:	d004      	beq.n	800264a <HAL_TIM_PWM_Start_DMA+0x36a>
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	4a1b      	ldr	r2, [pc, #108]	; (80026b4 <HAL_TIM_PWM_Start_DMA+0x3d4>)
 8002646:	4293      	cmp	r3, r2
 8002648:	d116      	bne.n	8002678 <HAL_TIM_PWM_Start_DMA+0x398>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	689b      	ldr	r3, [r3, #8]
 8002650:	4a19      	ldr	r2, [pc, #100]	; (80026b8 <HAL_TIM_PWM_Start_DMA+0x3d8>)
 8002652:	4013      	ands	r3, r2
 8002654:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002656:	693b      	ldr	r3, [r7, #16]
 8002658:	2b06      	cmp	r3, #6
 800265a:	d016      	beq.n	800268a <HAL_TIM_PWM_Start_DMA+0x3aa>
 800265c:	693a      	ldr	r2, [r7, #16]
 800265e:	2380      	movs	r3, #128	; 0x80
 8002660:	025b      	lsls	r3, r3, #9
 8002662:	429a      	cmp	r2, r3
 8002664:	d011      	beq.n	800268a <HAL_TIM_PWM_Start_DMA+0x3aa>
      {
        __HAL_TIM_ENABLE(htim);
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	681a      	ldr	r2, [r3, #0]
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	2101      	movs	r1, #1
 8002672:	430a      	orrs	r2, r1
 8002674:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002676:	e008      	b.n	800268a <HAL_TIM_PWM_Start_DMA+0x3aa>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	681a      	ldr	r2, [r3, #0]
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	2101      	movs	r1, #1
 8002684:	430a      	orrs	r2, r1
 8002686:	601a      	str	r2, [r3, #0]
 8002688:	e000      	b.n	800268c <HAL_TIM_PWM_Start_DMA+0x3ac>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800268a:	46c0      	nop			; (mov r8, r8)
    }
  }

  /* Return function status */
  return status;
 800268c:	2317      	movs	r3, #23
 800268e:	18fb      	adds	r3, r7, r3
 8002690:	781b      	ldrb	r3, [r3, #0]
}
 8002692:	0018      	movs	r0, r3
 8002694:	46bd      	mov	sp, r7
 8002696:	b006      	add	sp, #24
 8002698:	bd80      	pop	{r7, pc}
 800269a:	46c0      	nop			; (mov r8, r8)
 800269c:	08002ce1 	.word	0x08002ce1
 80026a0:	08002d8b 	.word	0x08002d8b
 80026a4:	08002c4d 	.word	0x08002c4d
 80026a8:	40012c00 	.word	0x40012c00
 80026ac:	40014400 	.word	0x40014400
 80026b0:	40014800 	.word	0x40014800
 80026b4:	40000400 	.word	0x40000400
 80026b8:	00010007 	.word	0x00010007

080026bc <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b084      	sub	sp, #16
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
 80026c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80026c6:	230f      	movs	r3, #15
 80026c8:	18fb      	adds	r3, r7, r3
 80026ca:	2200      	movs	r2, #0
 80026cc:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	2b0c      	cmp	r3, #12
 80026d2:	d039      	beq.n	8002748 <HAL_TIM_PWM_Stop_DMA+0x8c>
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	2b0c      	cmp	r3, #12
 80026d8:	d844      	bhi.n	8002764 <HAL_TIM_PWM_Stop_DMA+0xa8>
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	2b08      	cmp	r3, #8
 80026de:	d025      	beq.n	800272c <HAL_TIM_PWM_Stop_DMA+0x70>
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	2b08      	cmp	r3, #8
 80026e4:	d83e      	bhi.n	8002764 <HAL_TIM_PWM_Stop_DMA+0xa8>
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d003      	beq.n	80026f4 <HAL_TIM_PWM_Stop_DMA+0x38>
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	2b04      	cmp	r3, #4
 80026f0:	d00e      	beq.n	8002710 <HAL_TIM_PWM_Stop_DMA+0x54>
 80026f2:	e037      	b.n	8002764 <HAL_TIM_PWM_Stop_DMA+0xa8>
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	68da      	ldr	r2, [r3, #12]
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	495a      	ldr	r1, [pc, #360]	; (8002868 <HAL_TIM_PWM_Stop_DMA+0x1ac>)
 8002700:	400a      	ands	r2, r1
 8002702:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002708:	0018      	movs	r0, r3
 800270a:	f7fe fd49 	bl	80011a0 <HAL_DMA_Abort_IT>
      break;
 800270e:	e02e      	b.n	800276e <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	68da      	ldr	r2, [r3, #12]
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	4954      	ldr	r1, [pc, #336]	; (800286c <HAL_TIM_PWM_Stop_DMA+0x1b0>)
 800271c:	400a      	ands	r2, r1
 800271e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002724:	0018      	movs	r0, r3
 8002726:	f7fe fd3b 	bl	80011a0 <HAL_DMA_Abort_IT>
      break;
 800272a:	e020      	b.n	800276e <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	68da      	ldr	r2, [r3, #12]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	494e      	ldr	r1, [pc, #312]	; (8002870 <HAL_TIM_PWM_Stop_DMA+0x1b4>)
 8002738:	400a      	ands	r2, r1
 800273a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002740:	0018      	movs	r0, r3
 8002742:	f7fe fd2d 	bl	80011a0 <HAL_DMA_Abort_IT>
      break;
 8002746:	e012      	b.n	800276e <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	68da      	ldr	r2, [r3, #12]
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4948      	ldr	r1, [pc, #288]	; (8002874 <HAL_TIM_PWM_Stop_DMA+0x1b8>)
 8002754:	400a      	ands	r2, r1
 8002756:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800275c:	0018      	movs	r0, r3
 800275e:	f7fe fd1f 	bl	80011a0 <HAL_DMA_Abort_IT>
      break;
 8002762:	e004      	b.n	800276e <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    default:
      status = HAL_ERROR;
 8002764:	230f      	movs	r3, #15
 8002766:	18fb      	adds	r3, r7, r3
 8002768:	2201      	movs	r2, #1
 800276a:	701a      	strb	r2, [r3, #0]
      break;
 800276c:	46c0      	nop			; (mov r8, r8)
  }

  if (status == HAL_OK)
 800276e:	230f      	movs	r3, #15
 8002770:	18fb      	adds	r3, r7, r3
 8002772:	781b      	ldrb	r3, [r3, #0]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d000      	beq.n	800277a <HAL_TIM_PWM_Stop_DMA+0xbe>
 8002778:	e06e      	b.n	8002858 <HAL_TIM_PWM_Stop_DMA+0x19c>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	6839      	ldr	r1, [r7, #0]
 8002780:	2200      	movs	r2, #0
 8002782:	0018      	movs	r0, r3
 8002784:	f000 fee8 	bl	8003558 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4a3a      	ldr	r2, [pc, #232]	; (8002878 <HAL_TIM_PWM_Stop_DMA+0x1bc>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d009      	beq.n	80027a6 <HAL_TIM_PWM_Stop_DMA+0xea>
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	4a39      	ldr	r2, [pc, #228]	; (800287c <HAL_TIM_PWM_Stop_DMA+0x1c0>)
 8002798:	4293      	cmp	r3, r2
 800279a:	d004      	beq.n	80027a6 <HAL_TIM_PWM_Stop_DMA+0xea>
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4a37      	ldr	r2, [pc, #220]	; (8002880 <HAL_TIM_PWM_Stop_DMA+0x1c4>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d101      	bne.n	80027aa <HAL_TIM_PWM_Stop_DMA+0xee>
 80027a6:	2301      	movs	r3, #1
 80027a8:	e000      	b.n	80027ac <HAL_TIM_PWM_Stop_DMA+0xf0>
 80027aa:	2300      	movs	r3, #0
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d013      	beq.n	80027d8 <HAL_TIM_PWM_Stop_DMA+0x11c>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	6a1b      	ldr	r3, [r3, #32]
 80027b6:	4a33      	ldr	r2, [pc, #204]	; (8002884 <HAL_TIM_PWM_Stop_DMA+0x1c8>)
 80027b8:	4013      	ands	r3, r2
 80027ba:	d10d      	bne.n	80027d8 <HAL_TIM_PWM_Stop_DMA+0x11c>
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	6a1b      	ldr	r3, [r3, #32]
 80027c2:	4a31      	ldr	r2, [pc, #196]	; (8002888 <HAL_TIM_PWM_Stop_DMA+0x1cc>)
 80027c4:	4013      	ands	r3, r2
 80027c6:	d107      	bne.n	80027d8 <HAL_TIM_PWM_Stop_DMA+0x11c>
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	492e      	ldr	r1, [pc, #184]	; (800288c <HAL_TIM_PWM_Stop_DMA+0x1d0>)
 80027d4:	400a      	ands	r2, r1
 80027d6:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	6a1b      	ldr	r3, [r3, #32]
 80027de:	4a29      	ldr	r2, [pc, #164]	; (8002884 <HAL_TIM_PWM_Stop_DMA+0x1c8>)
 80027e0:	4013      	ands	r3, r2
 80027e2:	d10d      	bne.n	8002800 <HAL_TIM_PWM_Stop_DMA+0x144>
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	6a1b      	ldr	r3, [r3, #32]
 80027ea:	4a27      	ldr	r2, [pc, #156]	; (8002888 <HAL_TIM_PWM_Stop_DMA+0x1cc>)
 80027ec:	4013      	ands	r3, r2
 80027ee:	d107      	bne.n	8002800 <HAL_TIM_PWM_Stop_DMA+0x144>
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	681a      	ldr	r2, [r3, #0]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	2101      	movs	r1, #1
 80027fc:	438a      	bics	r2, r1
 80027fe:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d104      	bne.n	8002810 <HAL_TIM_PWM_Stop_DMA+0x154>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	223e      	movs	r2, #62	; 0x3e
 800280a:	2101      	movs	r1, #1
 800280c:	5499      	strb	r1, [r3, r2]
 800280e:	e023      	b.n	8002858 <HAL_TIM_PWM_Stop_DMA+0x19c>
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	2b04      	cmp	r3, #4
 8002814:	d104      	bne.n	8002820 <HAL_TIM_PWM_Stop_DMA+0x164>
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	223f      	movs	r2, #63	; 0x3f
 800281a:	2101      	movs	r1, #1
 800281c:	5499      	strb	r1, [r3, r2]
 800281e:	e01b      	b.n	8002858 <HAL_TIM_PWM_Stop_DMA+0x19c>
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	2b08      	cmp	r3, #8
 8002824:	d104      	bne.n	8002830 <HAL_TIM_PWM_Stop_DMA+0x174>
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	2240      	movs	r2, #64	; 0x40
 800282a:	2101      	movs	r1, #1
 800282c:	5499      	strb	r1, [r3, r2]
 800282e:	e013      	b.n	8002858 <HAL_TIM_PWM_Stop_DMA+0x19c>
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	2b0c      	cmp	r3, #12
 8002834:	d104      	bne.n	8002840 <HAL_TIM_PWM_Stop_DMA+0x184>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	2241      	movs	r2, #65	; 0x41
 800283a:	2101      	movs	r1, #1
 800283c:	5499      	strb	r1, [r3, r2]
 800283e:	e00b      	b.n	8002858 <HAL_TIM_PWM_Stop_DMA+0x19c>
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	2b10      	cmp	r3, #16
 8002844:	d104      	bne.n	8002850 <HAL_TIM_PWM_Stop_DMA+0x194>
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	2242      	movs	r2, #66	; 0x42
 800284a:	2101      	movs	r1, #1
 800284c:	5499      	strb	r1, [r3, r2]
 800284e:	e003      	b.n	8002858 <HAL_TIM_PWM_Stop_DMA+0x19c>
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2243      	movs	r2, #67	; 0x43
 8002854:	2101      	movs	r1, #1
 8002856:	5499      	strb	r1, [r3, r2]
  }

  /* Return function status */
  return status;
 8002858:	230f      	movs	r3, #15
 800285a:	18fb      	adds	r3, r7, r3
 800285c:	781b      	ldrb	r3, [r3, #0]
}
 800285e:	0018      	movs	r0, r3
 8002860:	46bd      	mov	sp, r7
 8002862:	b004      	add	sp, #16
 8002864:	bd80      	pop	{r7, pc}
 8002866:	46c0      	nop			; (mov r8, r8)
 8002868:	fffffdff 	.word	0xfffffdff
 800286c:	fffffbff 	.word	0xfffffbff
 8002870:	fffff7ff 	.word	0xfffff7ff
 8002874:	ffffefff 	.word	0xffffefff
 8002878:	40012c00 	.word	0x40012c00
 800287c:	40014400 	.word	0x40014400
 8002880:	40014800 	.word	0x40014800
 8002884:	00001111 	.word	0x00001111
 8002888:	00000444 	.word	0x00000444
 800288c:	ffff7fff 	.word	0xffff7fff

08002890 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b086      	sub	sp, #24
 8002894:	af00      	add	r7, sp, #0
 8002896:	60f8      	str	r0, [r7, #12]
 8002898:	60b9      	str	r1, [r7, #8]
 800289a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800289c:	2317      	movs	r3, #23
 800289e:	18fb      	adds	r3, r7, r3
 80028a0:	2200      	movs	r2, #0
 80028a2:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	223c      	movs	r2, #60	; 0x3c
 80028a8:	5c9b      	ldrb	r3, [r3, r2]
 80028aa:	2b01      	cmp	r3, #1
 80028ac:	d101      	bne.n	80028b2 <HAL_TIM_PWM_ConfigChannel+0x22>
 80028ae:	2302      	movs	r3, #2
 80028b0:	e0e5      	b.n	8002a7e <HAL_TIM_PWM_ConfigChannel+0x1ee>
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	223c      	movs	r2, #60	; 0x3c
 80028b6:	2101      	movs	r1, #1
 80028b8:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	2b14      	cmp	r3, #20
 80028be:	d900      	bls.n	80028c2 <HAL_TIM_PWM_ConfigChannel+0x32>
 80028c0:	e0d1      	b.n	8002a66 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	009a      	lsls	r2, r3, #2
 80028c6:	4b70      	ldr	r3, [pc, #448]	; (8002a88 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 80028c8:	18d3      	adds	r3, r2, r3
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	68ba      	ldr	r2, [r7, #8]
 80028d4:	0011      	movs	r1, r2
 80028d6:	0018      	movs	r0, r3
 80028d8:	f000 fb06 	bl	8002ee8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	699a      	ldr	r2, [r3, #24]
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	2108      	movs	r1, #8
 80028e8:	430a      	orrs	r2, r1
 80028ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	699a      	ldr	r2, [r3, #24]
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	2104      	movs	r1, #4
 80028f8:	438a      	bics	r2, r1
 80028fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	6999      	ldr	r1, [r3, #24]
 8002902:	68bb      	ldr	r3, [r7, #8]
 8002904:	691a      	ldr	r2, [r3, #16]
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	430a      	orrs	r2, r1
 800290c:	619a      	str	r2, [r3, #24]
      break;
 800290e:	e0af      	b.n	8002a70 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	68ba      	ldr	r2, [r7, #8]
 8002916:	0011      	movs	r1, r2
 8002918:	0018      	movs	r0, r3
 800291a:	f000 fb65 	bl	8002fe8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	699a      	ldr	r2, [r3, #24]
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	2180      	movs	r1, #128	; 0x80
 800292a:	0109      	lsls	r1, r1, #4
 800292c:	430a      	orrs	r2, r1
 800292e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	699a      	ldr	r2, [r3, #24]
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	4954      	ldr	r1, [pc, #336]	; (8002a8c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800293c:	400a      	ands	r2, r1
 800293e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	6999      	ldr	r1, [r3, #24]
 8002946:	68bb      	ldr	r3, [r7, #8]
 8002948:	691b      	ldr	r3, [r3, #16]
 800294a:	021a      	lsls	r2, r3, #8
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	430a      	orrs	r2, r1
 8002952:	619a      	str	r2, [r3, #24]
      break;
 8002954:	e08c      	b.n	8002a70 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	68ba      	ldr	r2, [r7, #8]
 800295c:	0011      	movs	r1, r2
 800295e:	0018      	movs	r0, r3
 8002960:	f000 fbc0 	bl	80030e4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	69da      	ldr	r2, [r3, #28]
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	2108      	movs	r1, #8
 8002970:	430a      	orrs	r2, r1
 8002972:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	69da      	ldr	r2, [r3, #28]
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	2104      	movs	r1, #4
 8002980:	438a      	bics	r2, r1
 8002982:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	69d9      	ldr	r1, [r3, #28]
 800298a:	68bb      	ldr	r3, [r7, #8]
 800298c:	691a      	ldr	r2, [r3, #16]
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	430a      	orrs	r2, r1
 8002994:	61da      	str	r2, [r3, #28]
      break;
 8002996:	e06b      	b.n	8002a70 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	68ba      	ldr	r2, [r7, #8]
 800299e:	0011      	movs	r1, r2
 80029a0:	0018      	movs	r0, r3
 80029a2:	f000 fc21 	bl	80031e8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	69da      	ldr	r2, [r3, #28]
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	2180      	movs	r1, #128	; 0x80
 80029b2:	0109      	lsls	r1, r1, #4
 80029b4:	430a      	orrs	r2, r1
 80029b6:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	69da      	ldr	r2, [r3, #28]
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	4932      	ldr	r1, [pc, #200]	; (8002a8c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80029c4:	400a      	ands	r2, r1
 80029c6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	69d9      	ldr	r1, [r3, #28]
 80029ce:	68bb      	ldr	r3, [r7, #8]
 80029d0:	691b      	ldr	r3, [r3, #16]
 80029d2:	021a      	lsls	r2, r3, #8
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	430a      	orrs	r2, r1
 80029da:	61da      	str	r2, [r3, #28]
      break;
 80029dc:	e048      	b.n	8002a70 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	68ba      	ldr	r2, [r7, #8]
 80029e4:	0011      	movs	r1, r2
 80029e6:	0018      	movs	r0, r3
 80029e8:	f000 fc62 	bl	80032b0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	2108      	movs	r1, #8
 80029f8:	430a      	orrs	r2, r1
 80029fa:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	2104      	movs	r1, #4
 8002a08:	438a      	bics	r2, r1
 8002a0a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8002a12:	68bb      	ldr	r3, [r7, #8]
 8002a14:	691a      	ldr	r2, [r3, #16]
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	430a      	orrs	r2, r1
 8002a1c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8002a1e:	e027      	b.n	8002a70 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	68ba      	ldr	r2, [r7, #8]
 8002a26:	0011      	movs	r1, r2
 8002a28:	0018      	movs	r0, r3
 8002a2a:	f000 fc9b 	bl	8003364 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	2180      	movs	r1, #128	; 0x80
 8002a3a:	0109      	lsls	r1, r1, #4
 8002a3c:	430a      	orrs	r2, r1
 8002a3e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	4910      	ldr	r1, [pc, #64]	; (8002a8c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8002a4c:	400a      	ands	r2, r1
 8002a4e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8002a56:	68bb      	ldr	r3, [r7, #8]
 8002a58:	691b      	ldr	r3, [r3, #16]
 8002a5a:	021a      	lsls	r2, r3, #8
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	430a      	orrs	r2, r1
 8002a62:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8002a64:	e004      	b.n	8002a70 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8002a66:	2317      	movs	r3, #23
 8002a68:	18fb      	adds	r3, r7, r3
 8002a6a:	2201      	movs	r2, #1
 8002a6c:	701a      	strb	r2, [r3, #0]
      break;
 8002a6e:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	223c      	movs	r2, #60	; 0x3c
 8002a74:	2100      	movs	r1, #0
 8002a76:	5499      	strb	r1, [r3, r2]

  return status;
 8002a78:	2317      	movs	r3, #23
 8002a7a:	18fb      	adds	r3, r7, r3
 8002a7c:	781b      	ldrb	r3, [r3, #0]
}
 8002a7e:	0018      	movs	r0, r3
 8002a80:	46bd      	mov	sp, r7
 8002a82:	b006      	add	sp, #24
 8002a84:	bd80      	pop	{r7, pc}
 8002a86:	46c0      	nop			; (mov r8, r8)
 8002a88:	08003714 	.word	0x08003714
 8002a8c:	fffffbff 	.word	0xfffffbff

08002a90 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b084      	sub	sp, #16
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
 8002a98:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002a9a:	230f      	movs	r3, #15
 8002a9c:	18fb      	adds	r3, r7, r3
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	223c      	movs	r2, #60	; 0x3c
 8002aa6:	5c9b      	ldrb	r3, [r3, r2]
 8002aa8:	2b01      	cmp	r3, #1
 8002aaa:	d101      	bne.n	8002ab0 <HAL_TIM_ConfigClockSource+0x20>
 8002aac:	2302      	movs	r3, #2
 8002aae:	e0bc      	b.n	8002c2a <HAL_TIM_ConfigClockSource+0x19a>
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	223c      	movs	r2, #60	; 0x3c
 8002ab4:	2101      	movs	r1, #1
 8002ab6:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	223d      	movs	r2, #61	; 0x3d
 8002abc:	2102      	movs	r1, #2
 8002abe:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	689b      	ldr	r3, [r3, #8]
 8002ac6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002ac8:	68bb      	ldr	r3, [r7, #8]
 8002aca:	4a5a      	ldr	r2, [pc, #360]	; (8002c34 <HAL_TIM_ConfigClockSource+0x1a4>)
 8002acc:	4013      	ands	r3, r2
 8002ace:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002ad0:	68bb      	ldr	r3, [r7, #8]
 8002ad2:	4a59      	ldr	r2, [pc, #356]	; (8002c38 <HAL_TIM_ConfigClockSource+0x1a8>)
 8002ad4:	4013      	ands	r3, r2
 8002ad6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	68ba      	ldr	r2, [r7, #8]
 8002ade:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	2280      	movs	r2, #128	; 0x80
 8002ae6:	0192      	lsls	r2, r2, #6
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d040      	beq.n	8002b6e <HAL_TIM_ConfigClockSource+0xde>
 8002aec:	2280      	movs	r2, #128	; 0x80
 8002aee:	0192      	lsls	r2, r2, #6
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d900      	bls.n	8002af6 <HAL_TIM_ConfigClockSource+0x66>
 8002af4:	e088      	b.n	8002c08 <HAL_TIM_ConfigClockSource+0x178>
 8002af6:	2280      	movs	r2, #128	; 0x80
 8002af8:	0152      	lsls	r2, r2, #5
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d100      	bne.n	8002b00 <HAL_TIM_ConfigClockSource+0x70>
 8002afe:	e088      	b.n	8002c12 <HAL_TIM_ConfigClockSource+0x182>
 8002b00:	2280      	movs	r2, #128	; 0x80
 8002b02:	0152      	lsls	r2, r2, #5
 8002b04:	4293      	cmp	r3, r2
 8002b06:	d900      	bls.n	8002b0a <HAL_TIM_ConfigClockSource+0x7a>
 8002b08:	e07e      	b.n	8002c08 <HAL_TIM_ConfigClockSource+0x178>
 8002b0a:	2b70      	cmp	r3, #112	; 0x70
 8002b0c:	d018      	beq.n	8002b40 <HAL_TIM_ConfigClockSource+0xb0>
 8002b0e:	d900      	bls.n	8002b12 <HAL_TIM_ConfigClockSource+0x82>
 8002b10:	e07a      	b.n	8002c08 <HAL_TIM_ConfigClockSource+0x178>
 8002b12:	2b60      	cmp	r3, #96	; 0x60
 8002b14:	d04f      	beq.n	8002bb6 <HAL_TIM_ConfigClockSource+0x126>
 8002b16:	d900      	bls.n	8002b1a <HAL_TIM_ConfigClockSource+0x8a>
 8002b18:	e076      	b.n	8002c08 <HAL_TIM_ConfigClockSource+0x178>
 8002b1a:	2b50      	cmp	r3, #80	; 0x50
 8002b1c:	d03b      	beq.n	8002b96 <HAL_TIM_ConfigClockSource+0x106>
 8002b1e:	d900      	bls.n	8002b22 <HAL_TIM_ConfigClockSource+0x92>
 8002b20:	e072      	b.n	8002c08 <HAL_TIM_ConfigClockSource+0x178>
 8002b22:	2b40      	cmp	r3, #64	; 0x40
 8002b24:	d057      	beq.n	8002bd6 <HAL_TIM_ConfigClockSource+0x146>
 8002b26:	d900      	bls.n	8002b2a <HAL_TIM_ConfigClockSource+0x9a>
 8002b28:	e06e      	b.n	8002c08 <HAL_TIM_ConfigClockSource+0x178>
 8002b2a:	2b30      	cmp	r3, #48	; 0x30
 8002b2c:	d063      	beq.n	8002bf6 <HAL_TIM_ConfigClockSource+0x166>
 8002b2e:	d86b      	bhi.n	8002c08 <HAL_TIM_ConfigClockSource+0x178>
 8002b30:	2b20      	cmp	r3, #32
 8002b32:	d060      	beq.n	8002bf6 <HAL_TIM_ConfigClockSource+0x166>
 8002b34:	d868      	bhi.n	8002c08 <HAL_TIM_ConfigClockSource+0x178>
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d05d      	beq.n	8002bf6 <HAL_TIM_ConfigClockSource+0x166>
 8002b3a:	2b10      	cmp	r3, #16
 8002b3c:	d05b      	beq.n	8002bf6 <HAL_TIM_ConfigClockSource+0x166>
 8002b3e:	e063      	b.n	8002c08 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6818      	ldr	r0, [r3, #0]
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	6899      	ldr	r1, [r3, #8]
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	685a      	ldr	r2, [r3, #4]
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	68db      	ldr	r3, [r3, #12]
 8002b50:	f000 fce2 	bl	8003518 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	689b      	ldr	r3, [r3, #8]
 8002b5a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002b5c:	68bb      	ldr	r3, [r7, #8]
 8002b5e:	2277      	movs	r2, #119	; 0x77
 8002b60:	4313      	orrs	r3, r2
 8002b62:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	68ba      	ldr	r2, [r7, #8]
 8002b6a:	609a      	str	r2, [r3, #8]
      break;
 8002b6c:	e052      	b.n	8002c14 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6818      	ldr	r0, [r3, #0]
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	6899      	ldr	r1, [r3, #8]
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	685a      	ldr	r2, [r3, #4]
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	68db      	ldr	r3, [r3, #12]
 8002b7e:	f000 fccb 	bl	8003518 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	689a      	ldr	r2, [r3, #8]
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	2180      	movs	r1, #128	; 0x80
 8002b8e:	01c9      	lsls	r1, r1, #7
 8002b90:	430a      	orrs	r2, r1
 8002b92:	609a      	str	r2, [r3, #8]
      break;
 8002b94:	e03e      	b.n	8002c14 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6818      	ldr	r0, [r3, #0]
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	6859      	ldr	r1, [r3, #4]
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	68db      	ldr	r3, [r3, #12]
 8002ba2:	001a      	movs	r2, r3
 8002ba4:	f000 fc3c 	bl	8003420 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	2150      	movs	r1, #80	; 0x50
 8002bae:	0018      	movs	r0, r3
 8002bb0:	f000 fc96 	bl	80034e0 <TIM_ITRx_SetConfig>
      break;
 8002bb4:	e02e      	b.n	8002c14 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6818      	ldr	r0, [r3, #0]
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	6859      	ldr	r1, [r3, #4]
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	68db      	ldr	r3, [r3, #12]
 8002bc2:	001a      	movs	r2, r3
 8002bc4:	f000 fc5a 	bl	800347c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	2160      	movs	r1, #96	; 0x60
 8002bce:	0018      	movs	r0, r3
 8002bd0:	f000 fc86 	bl	80034e0 <TIM_ITRx_SetConfig>
      break;
 8002bd4:	e01e      	b.n	8002c14 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6818      	ldr	r0, [r3, #0]
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	6859      	ldr	r1, [r3, #4]
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	68db      	ldr	r3, [r3, #12]
 8002be2:	001a      	movs	r2, r3
 8002be4:	f000 fc1c 	bl	8003420 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	2140      	movs	r1, #64	; 0x40
 8002bee:	0018      	movs	r0, r3
 8002bf0:	f000 fc76 	bl	80034e0 <TIM_ITRx_SetConfig>
      break;
 8002bf4:	e00e      	b.n	8002c14 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681a      	ldr	r2, [r3, #0]
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	0019      	movs	r1, r3
 8002c00:	0010      	movs	r0, r2
 8002c02:	f000 fc6d 	bl	80034e0 <TIM_ITRx_SetConfig>
      break;
 8002c06:	e005      	b.n	8002c14 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8002c08:	230f      	movs	r3, #15
 8002c0a:	18fb      	adds	r3, r7, r3
 8002c0c:	2201      	movs	r2, #1
 8002c0e:	701a      	strb	r2, [r3, #0]
      break;
 8002c10:	e000      	b.n	8002c14 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8002c12:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	223d      	movs	r2, #61	; 0x3d
 8002c18:	2101      	movs	r1, #1
 8002c1a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	223c      	movs	r2, #60	; 0x3c
 8002c20:	2100      	movs	r1, #0
 8002c22:	5499      	strb	r1, [r3, r2]

  return status;
 8002c24:	230f      	movs	r3, #15
 8002c26:	18fb      	adds	r3, r7, r3
 8002c28:	781b      	ldrb	r3, [r3, #0]
}
 8002c2a:	0018      	movs	r0, r3
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	b004      	add	sp, #16
 8002c30:	bd80      	pop	{r7, pc}
 8002c32:	46c0      	nop			; (mov r8, r8)
 8002c34:	ffceff88 	.word	0xffceff88
 8002c38:	ffff00ff 	.word	0xffff00ff

08002c3c <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b082      	sub	sp, #8
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8002c44:	46c0      	nop			; (mov r8, r8)
 8002c46:	46bd      	mov	sp, r7
 8002c48:	b002      	add	sp, #8
 8002c4a:	bd80      	pop	{r7, pc}

08002c4c <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b084      	sub	sp, #16
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c58:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c5e:	687a      	ldr	r2, [r7, #4]
 8002c60:	429a      	cmp	r2, r3
 8002c62:	d107      	bne.n	8002c74 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	2201      	movs	r2, #1
 8002c68:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	223e      	movs	r2, #62	; 0x3e
 8002c6e:	2101      	movs	r1, #1
 8002c70:	5499      	strb	r1, [r3, r2]
 8002c72:	e02a      	b.n	8002cca <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c78:	687a      	ldr	r2, [r7, #4]
 8002c7a:	429a      	cmp	r2, r3
 8002c7c:	d107      	bne.n	8002c8e <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	2202      	movs	r2, #2
 8002c82:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	223f      	movs	r2, #63	; 0x3f
 8002c88:	2101      	movs	r1, #1
 8002c8a:	5499      	strb	r1, [r3, r2]
 8002c8c:	e01d      	b.n	8002cca <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c92:	687a      	ldr	r2, [r7, #4]
 8002c94:	429a      	cmp	r2, r3
 8002c96:	d107      	bne.n	8002ca8 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	2204      	movs	r2, #4
 8002c9c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	2240      	movs	r2, #64	; 0x40
 8002ca2:	2101      	movs	r1, #1
 8002ca4:	5499      	strb	r1, [r3, r2]
 8002ca6:	e010      	b.n	8002cca <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cac:	687a      	ldr	r2, [r7, #4]
 8002cae:	429a      	cmp	r2, r3
 8002cb0:	d107      	bne.n	8002cc2 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	2208      	movs	r2, #8
 8002cb6:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	2241      	movs	r2, #65	; 0x41
 8002cbc:	2101      	movs	r1, #1
 8002cbe:	5499      	strb	r1, [r3, r2]
 8002cc0:	e003      	b.n	8002cca <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	223d      	movs	r2, #61	; 0x3d
 8002cc6:	2101      	movs	r1, #1
 8002cc8:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	0018      	movs	r0, r3
 8002cce:	f7ff ffb5 	bl	8002c3c <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	771a      	strb	r2, [r3, #28]
}
 8002cd8:	46c0      	nop			; (mov r8, r8)
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	b004      	add	sp, #16
 8002cde:	bd80      	pop	{r7, pc}

08002ce0 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b084      	sub	sp, #16
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cec:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cf2:	687a      	ldr	r2, [r7, #4]
 8002cf4:	429a      	cmp	r2, r3
 8002cf6:	d10b      	bne.n	8002d10 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	2201      	movs	r2, #1
 8002cfc:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	69db      	ldr	r3, [r3, #28]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d136      	bne.n	8002d74 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	223e      	movs	r2, #62	; 0x3e
 8002d0a:	2101      	movs	r1, #1
 8002d0c:	5499      	strb	r1, [r3, r2]
 8002d0e:	e031      	b.n	8002d74 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d14:	687a      	ldr	r2, [r7, #4]
 8002d16:	429a      	cmp	r2, r3
 8002d18:	d10b      	bne.n	8002d32 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	2202      	movs	r2, #2
 8002d1e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	69db      	ldr	r3, [r3, #28]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d125      	bne.n	8002d74 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	223f      	movs	r2, #63	; 0x3f
 8002d2c:	2101      	movs	r1, #1
 8002d2e:	5499      	strb	r1, [r3, r2]
 8002d30:	e020      	b.n	8002d74 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d36:	687a      	ldr	r2, [r7, #4]
 8002d38:	429a      	cmp	r2, r3
 8002d3a:	d10b      	bne.n	8002d54 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	2204      	movs	r2, #4
 8002d40:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	69db      	ldr	r3, [r3, #28]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d114      	bne.n	8002d74 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	2240      	movs	r2, #64	; 0x40
 8002d4e:	2101      	movs	r1, #1
 8002d50:	5499      	strb	r1, [r3, r2]
 8002d52:	e00f      	b.n	8002d74 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d58:	687a      	ldr	r2, [r7, #4]
 8002d5a:	429a      	cmp	r2, r3
 8002d5c:	d10a      	bne.n	8002d74 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	2208      	movs	r2, #8
 8002d62:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	69db      	ldr	r3, [r3, #28]
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d103      	bne.n	8002d74 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	2241      	movs	r2, #65	; 0x41
 8002d70:	2101      	movs	r1, #1
 8002d72:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	0018      	movs	r0, r3
 8002d78:	f7fd fa5c 	bl	8000234 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	2200      	movs	r2, #0
 8002d80:	771a      	strb	r2, [r3, #28]
}
 8002d82:	46c0      	nop			; (mov r8, r8)
 8002d84:	46bd      	mov	sp, r7
 8002d86:	b004      	add	sp, #16
 8002d88:	bd80      	pop	{r7, pc}

08002d8a <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002d8a:	b580      	push	{r7, lr}
 8002d8c:	b084      	sub	sp, #16
 8002d8e:	af00      	add	r7, sp, #0
 8002d90:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d96:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d9c:	687a      	ldr	r2, [r7, #4]
 8002d9e:	429a      	cmp	r2, r3
 8002da0:	d103      	bne.n	8002daa <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	2201      	movs	r2, #1
 8002da6:	771a      	strb	r2, [r3, #28]
 8002da8:	e019      	b.n	8002dde <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dae:	687a      	ldr	r2, [r7, #4]
 8002db0:	429a      	cmp	r2, r3
 8002db2:	d103      	bne.n	8002dbc <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	2202      	movs	r2, #2
 8002db8:	771a      	strb	r2, [r3, #28]
 8002dba:	e010      	b.n	8002dde <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dc0:	687a      	ldr	r2, [r7, #4]
 8002dc2:	429a      	cmp	r2, r3
 8002dc4:	d103      	bne.n	8002dce <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	2204      	movs	r2, #4
 8002dca:	771a      	strb	r2, [r3, #28]
 8002dcc:	e007      	b.n	8002dde <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dd2:	687a      	ldr	r2, [r7, #4]
 8002dd4:	429a      	cmp	r2, r3
 8002dd6:	d102      	bne.n	8002dde <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	2208      	movs	r2, #8
 8002ddc:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	0018      	movs	r0, r3
 8002de2:	f7fd fa19 	bl	8000218 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	2200      	movs	r2, #0
 8002dea:	771a      	strb	r2, [r3, #28]
}
 8002dec:	46c0      	nop			; (mov r8, r8)
 8002dee:	46bd      	mov	sp, r7
 8002df0:	b004      	add	sp, #16
 8002df2:	bd80      	pop	{r7, pc}

08002df4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b084      	sub	sp, #16
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
 8002dfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	4a32      	ldr	r2, [pc, #200]	; (8002ed0 <TIM_Base_SetConfig+0xdc>)
 8002e08:	4293      	cmp	r3, r2
 8002e0a:	d003      	beq.n	8002e14 <TIM_Base_SetConfig+0x20>
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	4a31      	ldr	r2, [pc, #196]	; (8002ed4 <TIM_Base_SetConfig+0xe0>)
 8002e10:	4293      	cmp	r3, r2
 8002e12:	d108      	bne.n	8002e26 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	2270      	movs	r2, #112	; 0x70
 8002e18:	4393      	bics	r3, r2
 8002e1a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	68fa      	ldr	r2, [r7, #12]
 8002e22:	4313      	orrs	r3, r2
 8002e24:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	4a29      	ldr	r2, [pc, #164]	; (8002ed0 <TIM_Base_SetConfig+0xdc>)
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d00f      	beq.n	8002e4e <TIM_Base_SetConfig+0x5a>
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	4a28      	ldr	r2, [pc, #160]	; (8002ed4 <TIM_Base_SetConfig+0xe0>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d00b      	beq.n	8002e4e <TIM_Base_SetConfig+0x5a>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	4a27      	ldr	r2, [pc, #156]	; (8002ed8 <TIM_Base_SetConfig+0xe4>)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d007      	beq.n	8002e4e <TIM_Base_SetConfig+0x5a>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	4a26      	ldr	r2, [pc, #152]	; (8002edc <TIM_Base_SetConfig+0xe8>)
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d003      	beq.n	8002e4e <TIM_Base_SetConfig+0x5a>
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	4a25      	ldr	r2, [pc, #148]	; (8002ee0 <TIM_Base_SetConfig+0xec>)
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d108      	bne.n	8002e60 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	4a24      	ldr	r2, [pc, #144]	; (8002ee4 <TIM_Base_SetConfig+0xf0>)
 8002e52:	4013      	ands	r3, r2
 8002e54:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	68db      	ldr	r3, [r3, #12]
 8002e5a:	68fa      	ldr	r2, [r7, #12]
 8002e5c:	4313      	orrs	r3, r2
 8002e5e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	2280      	movs	r2, #128	; 0x80
 8002e64:	4393      	bics	r3, r2
 8002e66:	001a      	movs	r2, r3
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	695b      	ldr	r3, [r3, #20]
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	68fa      	ldr	r2, [r7, #12]
 8002e74:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	689a      	ldr	r2, [r3, #8]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	681a      	ldr	r2, [r3, #0]
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	4a11      	ldr	r2, [pc, #68]	; (8002ed0 <TIM_Base_SetConfig+0xdc>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d007      	beq.n	8002e9e <TIM_Base_SetConfig+0xaa>
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	4a12      	ldr	r2, [pc, #72]	; (8002edc <TIM_Base_SetConfig+0xe8>)
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d003      	beq.n	8002e9e <TIM_Base_SetConfig+0xaa>
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	4a11      	ldr	r2, [pc, #68]	; (8002ee0 <TIM_Base_SetConfig+0xec>)
 8002e9a:	4293      	cmp	r3, r2
 8002e9c:	d103      	bne.n	8002ea6 <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	691a      	ldr	r2, [r3, #16]
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2201      	movs	r2, #1
 8002eaa:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	691b      	ldr	r3, [r3, #16]
 8002eb0:	2201      	movs	r2, #1
 8002eb2:	4013      	ands	r3, r2
 8002eb4:	2b01      	cmp	r3, #1
 8002eb6:	d106      	bne.n	8002ec6 <TIM_Base_SetConfig+0xd2>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	691b      	ldr	r3, [r3, #16]
 8002ebc:	2201      	movs	r2, #1
 8002ebe:	4393      	bics	r3, r2
 8002ec0:	001a      	movs	r2, r3
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	611a      	str	r2, [r3, #16]
  }
}
 8002ec6:	46c0      	nop			; (mov r8, r8)
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	b004      	add	sp, #16
 8002ecc:	bd80      	pop	{r7, pc}
 8002ece:	46c0      	nop			; (mov r8, r8)
 8002ed0:	40012c00 	.word	0x40012c00
 8002ed4:	40000400 	.word	0x40000400
 8002ed8:	40002000 	.word	0x40002000
 8002edc:	40014400 	.word	0x40014400
 8002ee0:	40014800 	.word	0x40014800
 8002ee4:	fffffcff 	.word	0xfffffcff

08002ee8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b086      	sub	sp, #24
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
 8002ef0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6a1b      	ldr	r3, [r3, #32]
 8002ef6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6a1b      	ldr	r3, [r3, #32]
 8002efc:	2201      	movs	r2, #1
 8002efe:	4393      	bics	r3, r2
 8002f00:	001a      	movs	r2, r3
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	685b      	ldr	r3, [r3, #4]
 8002f0a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	699b      	ldr	r3, [r3, #24]
 8002f10:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	4a2e      	ldr	r2, [pc, #184]	; (8002fd0 <TIM_OC1_SetConfig+0xe8>)
 8002f16:	4013      	ands	r3, r2
 8002f18:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	2203      	movs	r2, #3
 8002f1e:	4393      	bics	r3, r2
 8002f20:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002f22:	683b      	ldr	r3, [r7, #0]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	68fa      	ldr	r2, [r7, #12]
 8002f28:	4313      	orrs	r3, r2
 8002f2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002f2c:	697b      	ldr	r3, [r7, #20]
 8002f2e:	2202      	movs	r2, #2
 8002f30:	4393      	bics	r3, r2
 8002f32:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	689b      	ldr	r3, [r3, #8]
 8002f38:	697a      	ldr	r2, [r7, #20]
 8002f3a:	4313      	orrs	r3, r2
 8002f3c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	4a24      	ldr	r2, [pc, #144]	; (8002fd4 <TIM_OC1_SetConfig+0xec>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d007      	beq.n	8002f56 <TIM_OC1_SetConfig+0x6e>
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	4a23      	ldr	r2, [pc, #140]	; (8002fd8 <TIM_OC1_SetConfig+0xf0>)
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	d003      	beq.n	8002f56 <TIM_OC1_SetConfig+0x6e>
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	4a22      	ldr	r2, [pc, #136]	; (8002fdc <TIM_OC1_SetConfig+0xf4>)
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d10c      	bne.n	8002f70 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	2208      	movs	r2, #8
 8002f5a:	4393      	bics	r3, r2
 8002f5c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	68db      	ldr	r3, [r3, #12]
 8002f62:	697a      	ldr	r2, [r7, #20]
 8002f64:	4313      	orrs	r3, r2
 8002f66:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002f68:	697b      	ldr	r3, [r7, #20]
 8002f6a:	2204      	movs	r2, #4
 8002f6c:	4393      	bics	r3, r2
 8002f6e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	4a18      	ldr	r2, [pc, #96]	; (8002fd4 <TIM_OC1_SetConfig+0xec>)
 8002f74:	4293      	cmp	r3, r2
 8002f76:	d007      	beq.n	8002f88 <TIM_OC1_SetConfig+0xa0>
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	4a17      	ldr	r2, [pc, #92]	; (8002fd8 <TIM_OC1_SetConfig+0xf0>)
 8002f7c:	4293      	cmp	r3, r2
 8002f7e:	d003      	beq.n	8002f88 <TIM_OC1_SetConfig+0xa0>
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	4a16      	ldr	r2, [pc, #88]	; (8002fdc <TIM_OC1_SetConfig+0xf4>)
 8002f84:	4293      	cmp	r3, r2
 8002f86:	d111      	bne.n	8002fac <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002f88:	693b      	ldr	r3, [r7, #16]
 8002f8a:	4a15      	ldr	r2, [pc, #84]	; (8002fe0 <TIM_OC1_SetConfig+0xf8>)
 8002f8c:	4013      	ands	r3, r2
 8002f8e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002f90:	693b      	ldr	r3, [r7, #16]
 8002f92:	4a14      	ldr	r2, [pc, #80]	; (8002fe4 <TIM_OC1_SetConfig+0xfc>)
 8002f94:	4013      	ands	r3, r2
 8002f96:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	695b      	ldr	r3, [r3, #20]
 8002f9c:	693a      	ldr	r2, [r7, #16]
 8002f9e:	4313      	orrs	r3, r2
 8002fa0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	699b      	ldr	r3, [r3, #24]
 8002fa6:	693a      	ldr	r2, [r7, #16]
 8002fa8:	4313      	orrs	r3, r2
 8002faa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	693a      	ldr	r2, [r7, #16]
 8002fb0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	68fa      	ldr	r2, [r7, #12]
 8002fb6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	685a      	ldr	r2, [r3, #4]
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	697a      	ldr	r2, [r7, #20]
 8002fc4:	621a      	str	r2, [r3, #32]
}
 8002fc6:	46c0      	nop			; (mov r8, r8)
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	b006      	add	sp, #24
 8002fcc:	bd80      	pop	{r7, pc}
 8002fce:	46c0      	nop			; (mov r8, r8)
 8002fd0:	fffeff8f 	.word	0xfffeff8f
 8002fd4:	40012c00 	.word	0x40012c00
 8002fd8:	40014400 	.word	0x40014400
 8002fdc:	40014800 	.word	0x40014800
 8002fe0:	fffffeff 	.word	0xfffffeff
 8002fe4:	fffffdff 	.word	0xfffffdff

08002fe8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b086      	sub	sp, #24
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
 8002ff0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6a1b      	ldr	r3, [r3, #32]
 8002ff6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	6a1b      	ldr	r3, [r3, #32]
 8002ffc:	2210      	movs	r2, #16
 8002ffe:	4393      	bics	r3, r2
 8003000:	001a      	movs	r2, r3
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	685b      	ldr	r3, [r3, #4]
 800300a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	699b      	ldr	r3, [r3, #24]
 8003010:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	4a2c      	ldr	r2, [pc, #176]	; (80030c8 <TIM_OC2_SetConfig+0xe0>)
 8003016:	4013      	ands	r3, r2
 8003018:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	4a2b      	ldr	r2, [pc, #172]	; (80030cc <TIM_OC2_SetConfig+0xe4>)
 800301e:	4013      	ands	r3, r2
 8003020:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	021b      	lsls	r3, r3, #8
 8003028:	68fa      	ldr	r2, [r7, #12]
 800302a:	4313      	orrs	r3, r2
 800302c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800302e:	697b      	ldr	r3, [r7, #20]
 8003030:	2220      	movs	r2, #32
 8003032:	4393      	bics	r3, r2
 8003034:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	689b      	ldr	r3, [r3, #8]
 800303a:	011b      	lsls	r3, r3, #4
 800303c:	697a      	ldr	r2, [r7, #20]
 800303e:	4313      	orrs	r3, r2
 8003040:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	4a22      	ldr	r2, [pc, #136]	; (80030d0 <TIM_OC2_SetConfig+0xe8>)
 8003046:	4293      	cmp	r3, r2
 8003048:	d10d      	bne.n	8003066 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800304a:	697b      	ldr	r3, [r7, #20]
 800304c:	2280      	movs	r2, #128	; 0x80
 800304e:	4393      	bics	r3, r2
 8003050:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	68db      	ldr	r3, [r3, #12]
 8003056:	011b      	lsls	r3, r3, #4
 8003058:	697a      	ldr	r2, [r7, #20]
 800305a:	4313      	orrs	r3, r2
 800305c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800305e:	697b      	ldr	r3, [r7, #20]
 8003060:	2240      	movs	r2, #64	; 0x40
 8003062:	4393      	bics	r3, r2
 8003064:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	4a19      	ldr	r2, [pc, #100]	; (80030d0 <TIM_OC2_SetConfig+0xe8>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d007      	beq.n	800307e <TIM_OC2_SetConfig+0x96>
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	4a18      	ldr	r2, [pc, #96]	; (80030d4 <TIM_OC2_SetConfig+0xec>)
 8003072:	4293      	cmp	r3, r2
 8003074:	d003      	beq.n	800307e <TIM_OC2_SetConfig+0x96>
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	4a17      	ldr	r2, [pc, #92]	; (80030d8 <TIM_OC2_SetConfig+0xf0>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d113      	bne.n	80030a6 <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800307e:	693b      	ldr	r3, [r7, #16]
 8003080:	4a16      	ldr	r2, [pc, #88]	; (80030dc <TIM_OC2_SetConfig+0xf4>)
 8003082:	4013      	ands	r3, r2
 8003084:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003086:	693b      	ldr	r3, [r7, #16]
 8003088:	4a15      	ldr	r2, [pc, #84]	; (80030e0 <TIM_OC2_SetConfig+0xf8>)
 800308a:	4013      	ands	r3, r2
 800308c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	695b      	ldr	r3, [r3, #20]
 8003092:	009b      	lsls	r3, r3, #2
 8003094:	693a      	ldr	r2, [r7, #16]
 8003096:	4313      	orrs	r3, r2
 8003098:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	699b      	ldr	r3, [r3, #24]
 800309e:	009b      	lsls	r3, r3, #2
 80030a0:	693a      	ldr	r2, [r7, #16]
 80030a2:	4313      	orrs	r3, r2
 80030a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	693a      	ldr	r2, [r7, #16]
 80030aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	68fa      	ldr	r2, [r7, #12]
 80030b0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	685a      	ldr	r2, [r3, #4]
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	697a      	ldr	r2, [r7, #20]
 80030be:	621a      	str	r2, [r3, #32]
}
 80030c0:	46c0      	nop			; (mov r8, r8)
 80030c2:	46bd      	mov	sp, r7
 80030c4:	b006      	add	sp, #24
 80030c6:	bd80      	pop	{r7, pc}
 80030c8:	feff8fff 	.word	0xfeff8fff
 80030cc:	fffffcff 	.word	0xfffffcff
 80030d0:	40012c00 	.word	0x40012c00
 80030d4:	40014400 	.word	0x40014400
 80030d8:	40014800 	.word	0x40014800
 80030dc:	fffffbff 	.word	0xfffffbff
 80030e0:	fffff7ff 	.word	0xfffff7ff

080030e4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b086      	sub	sp, #24
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
 80030ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6a1b      	ldr	r3, [r3, #32]
 80030f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6a1b      	ldr	r3, [r3, #32]
 80030f8:	4a31      	ldr	r2, [pc, #196]	; (80031c0 <TIM_OC3_SetConfig+0xdc>)
 80030fa:	401a      	ands	r2, r3
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	69db      	ldr	r3, [r3, #28]
 800310a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	4a2d      	ldr	r2, [pc, #180]	; (80031c4 <TIM_OC3_SetConfig+0xe0>)
 8003110:	4013      	ands	r3, r2
 8003112:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	2203      	movs	r2, #3
 8003118:	4393      	bics	r3, r2
 800311a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	68fa      	ldr	r2, [r7, #12]
 8003122:	4313      	orrs	r3, r2
 8003124:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003126:	697b      	ldr	r3, [r7, #20]
 8003128:	4a27      	ldr	r2, [pc, #156]	; (80031c8 <TIM_OC3_SetConfig+0xe4>)
 800312a:	4013      	ands	r3, r2
 800312c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	689b      	ldr	r3, [r3, #8]
 8003132:	021b      	lsls	r3, r3, #8
 8003134:	697a      	ldr	r2, [r7, #20]
 8003136:	4313      	orrs	r3, r2
 8003138:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	4a23      	ldr	r2, [pc, #140]	; (80031cc <TIM_OC3_SetConfig+0xe8>)
 800313e:	4293      	cmp	r3, r2
 8003140:	d10d      	bne.n	800315e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003142:	697b      	ldr	r3, [r7, #20]
 8003144:	4a22      	ldr	r2, [pc, #136]	; (80031d0 <TIM_OC3_SetConfig+0xec>)
 8003146:	4013      	ands	r3, r2
 8003148:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	68db      	ldr	r3, [r3, #12]
 800314e:	021b      	lsls	r3, r3, #8
 8003150:	697a      	ldr	r2, [r7, #20]
 8003152:	4313      	orrs	r3, r2
 8003154:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003156:	697b      	ldr	r3, [r7, #20]
 8003158:	4a1e      	ldr	r2, [pc, #120]	; (80031d4 <TIM_OC3_SetConfig+0xf0>)
 800315a:	4013      	ands	r3, r2
 800315c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	4a1a      	ldr	r2, [pc, #104]	; (80031cc <TIM_OC3_SetConfig+0xe8>)
 8003162:	4293      	cmp	r3, r2
 8003164:	d007      	beq.n	8003176 <TIM_OC3_SetConfig+0x92>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	4a1b      	ldr	r2, [pc, #108]	; (80031d8 <TIM_OC3_SetConfig+0xf4>)
 800316a:	4293      	cmp	r3, r2
 800316c:	d003      	beq.n	8003176 <TIM_OC3_SetConfig+0x92>
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	4a1a      	ldr	r2, [pc, #104]	; (80031dc <TIM_OC3_SetConfig+0xf8>)
 8003172:	4293      	cmp	r3, r2
 8003174:	d113      	bne.n	800319e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003176:	693b      	ldr	r3, [r7, #16]
 8003178:	4a19      	ldr	r2, [pc, #100]	; (80031e0 <TIM_OC3_SetConfig+0xfc>)
 800317a:	4013      	ands	r3, r2
 800317c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800317e:	693b      	ldr	r3, [r7, #16]
 8003180:	4a18      	ldr	r2, [pc, #96]	; (80031e4 <TIM_OC3_SetConfig+0x100>)
 8003182:	4013      	ands	r3, r2
 8003184:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	695b      	ldr	r3, [r3, #20]
 800318a:	011b      	lsls	r3, r3, #4
 800318c:	693a      	ldr	r2, [r7, #16]
 800318e:	4313      	orrs	r3, r2
 8003190:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003192:	683b      	ldr	r3, [r7, #0]
 8003194:	699b      	ldr	r3, [r3, #24]
 8003196:	011b      	lsls	r3, r3, #4
 8003198:	693a      	ldr	r2, [r7, #16]
 800319a:	4313      	orrs	r3, r2
 800319c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	693a      	ldr	r2, [r7, #16]
 80031a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	68fa      	ldr	r2, [r7, #12]
 80031a8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	685a      	ldr	r2, [r3, #4]
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	697a      	ldr	r2, [r7, #20]
 80031b6:	621a      	str	r2, [r3, #32]
}
 80031b8:	46c0      	nop			; (mov r8, r8)
 80031ba:	46bd      	mov	sp, r7
 80031bc:	b006      	add	sp, #24
 80031be:	bd80      	pop	{r7, pc}
 80031c0:	fffffeff 	.word	0xfffffeff
 80031c4:	fffeff8f 	.word	0xfffeff8f
 80031c8:	fffffdff 	.word	0xfffffdff
 80031cc:	40012c00 	.word	0x40012c00
 80031d0:	fffff7ff 	.word	0xfffff7ff
 80031d4:	fffffbff 	.word	0xfffffbff
 80031d8:	40014400 	.word	0x40014400
 80031dc:	40014800 	.word	0x40014800
 80031e0:	ffffefff 	.word	0xffffefff
 80031e4:	ffffdfff 	.word	0xffffdfff

080031e8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b086      	sub	sp, #24
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
 80031f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6a1b      	ldr	r3, [r3, #32]
 80031f6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6a1b      	ldr	r3, [r3, #32]
 80031fc:	4a24      	ldr	r2, [pc, #144]	; (8003290 <TIM_OC4_SetConfig+0xa8>)
 80031fe:	401a      	ands	r2, r3
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	685b      	ldr	r3, [r3, #4]
 8003208:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	69db      	ldr	r3, [r3, #28]
 800320e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	4a20      	ldr	r2, [pc, #128]	; (8003294 <TIM_OC4_SetConfig+0xac>)
 8003214:	4013      	ands	r3, r2
 8003216:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	4a1f      	ldr	r2, [pc, #124]	; (8003298 <TIM_OC4_SetConfig+0xb0>)
 800321c:	4013      	ands	r3, r2
 800321e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	021b      	lsls	r3, r3, #8
 8003226:	68fa      	ldr	r2, [r7, #12]
 8003228:	4313      	orrs	r3, r2
 800322a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800322c:	693b      	ldr	r3, [r7, #16]
 800322e:	4a1b      	ldr	r2, [pc, #108]	; (800329c <TIM_OC4_SetConfig+0xb4>)
 8003230:	4013      	ands	r3, r2
 8003232:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	689b      	ldr	r3, [r3, #8]
 8003238:	031b      	lsls	r3, r3, #12
 800323a:	693a      	ldr	r2, [r7, #16]
 800323c:	4313      	orrs	r3, r2
 800323e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	4a17      	ldr	r2, [pc, #92]	; (80032a0 <TIM_OC4_SetConfig+0xb8>)
 8003244:	4293      	cmp	r3, r2
 8003246:	d007      	beq.n	8003258 <TIM_OC4_SetConfig+0x70>
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	4a16      	ldr	r2, [pc, #88]	; (80032a4 <TIM_OC4_SetConfig+0xbc>)
 800324c:	4293      	cmp	r3, r2
 800324e:	d003      	beq.n	8003258 <TIM_OC4_SetConfig+0x70>
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	4a15      	ldr	r2, [pc, #84]	; (80032a8 <TIM_OC4_SetConfig+0xc0>)
 8003254:	4293      	cmp	r3, r2
 8003256:	d109      	bne.n	800326c <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003258:	697b      	ldr	r3, [r7, #20]
 800325a:	4a14      	ldr	r2, [pc, #80]	; (80032ac <TIM_OC4_SetConfig+0xc4>)
 800325c:	4013      	ands	r3, r2
 800325e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	695b      	ldr	r3, [r3, #20]
 8003264:	019b      	lsls	r3, r3, #6
 8003266:	697a      	ldr	r2, [r7, #20]
 8003268:	4313      	orrs	r3, r2
 800326a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	697a      	ldr	r2, [r7, #20]
 8003270:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	68fa      	ldr	r2, [r7, #12]
 8003276:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	685a      	ldr	r2, [r3, #4]
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	693a      	ldr	r2, [r7, #16]
 8003284:	621a      	str	r2, [r3, #32]
}
 8003286:	46c0      	nop			; (mov r8, r8)
 8003288:	46bd      	mov	sp, r7
 800328a:	b006      	add	sp, #24
 800328c:	bd80      	pop	{r7, pc}
 800328e:	46c0      	nop			; (mov r8, r8)
 8003290:	ffffefff 	.word	0xffffefff
 8003294:	feff8fff 	.word	0xfeff8fff
 8003298:	fffffcff 	.word	0xfffffcff
 800329c:	ffffdfff 	.word	0xffffdfff
 80032a0:	40012c00 	.word	0x40012c00
 80032a4:	40014400 	.word	0x40014400
 80032a8:	40014800 	.word	0x40014800
 80032ac:	ffffbfff 	.word	0xffffbfff

080032b0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b086      	sub	sp, #24
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
 80032b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6a1b      	ldr	r3, [r3, #32]
 80032be:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6a1b      	ldr	r3, [r3, #32]
 80032c4:	4a21      	ldr	r2, [pc, #132]	; (800334c <TIM_OC5_SetConfig+0x9c>)
 80032c6:	401a      	ands	r2, r3
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	685b      	ldr	r3, [r3, #4]
 80032d0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	4a1d      	ldr	r2, [pc, #116]	; (8003350 <TIM_OC5_SetConfig+0xa0>)
 80032dc:	4013      	ands	r3, r2
 80032de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	68fa      	ldr	r2, [r7, #12]
 80032e6:	4313      	orrs	r3, r2
 80032e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80032ea:	693b      	ldr	r3, [r7, #16]
 80032ec:	4a19      	ldr	r2, [pc, #100]	; (8003354 <TIM_OC5_SetConfig+0xa4>)
 80032ee:	4013      	ands	r3, r2
 80032f0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	689b      	ldr	r3, [r3, #8]
 80032f6:	041b      	lsls	r3, r3, #16
 80032f8:	693a      	ldr	r2, [r7, #16]
 80032fa:	4313      	orrs	r3, r2
 80032fc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	4a15      	ldr	r2, [pc, #84]	; (8003358 <TIM_OC5_SetConfig+0xa8>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d007      	beq.n	8003316 <TIM_OC5_SetConfig+0x66>
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	4a14      	ldr	r2, [pc, #80]	; (800335c <TIM_OC5_SetConfig+0xac>)
 800330a:	4293      	cmp	r3, r2
 800330c:	d003      	beq.n	8003316 <TIM_OC5_SetConfig+0x66>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	4a13      	ldr	r2, [pc, #76]	; (8003360 <TIM_OC5_SetConfig+0xb0>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d109      	bne.n	800332a <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003316:	697b      	ldr	r3, [r7, #20]
 8003318:	4a0c      	ldr	r2, [pc, #48]	; (800334c <TIM_OC5_SetConfig+0x9c>)
 800331a:	4013      	ands	r3, r2
 800331c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	695b      	ldr	r3, [r3, #20]
 8003322:	021b      	lsls	r3, r3, #8
 8003324:	697a      	ldr	r2, [r7, #20]
 8003326:	4313      	orrs	r3, r2
 8003328:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	697a      	ldr	r2, [r7, #20]
 800332e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	68fa      	ldr	r2, [r7, #12]
 8003334:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	685a      	ldr	r2, [r3, #4]
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	693a      	ldr	r2, [r7, #16]
 8003342:	621a      	str	r2, [r3, #32]
}
 8003344:	46c0      	nop			; (mov r8, r8)
 8003346:	46bd      	mov	sp, r7
 8003348:	b006      	add	sp, #24
 800334a:	bd80      	pop	{r7, pc}
 800334c:	fffeffff 	.word	0xfffeffff
 8003350:	fffeff8f 	.word	0xfffeff8f
 8003354:	fffdffff 	.word	0xfffdffff
 8003358:	40012c00 	.word	0x40012c00
 800335c:	40014400 	.word	0x40014400
 8003360:	40014800 	.word	0x40014800

08003364 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	b086      	sub	sp, #24
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
 800336c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6a1b      	ldr	r3, [r3, #32]
 8003372:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6a1b      	ldr	r3, [r3, #32]
 8003378:	4a22      	ldr	r2, [pc, #136]	; (8003404 <TIM_OC6_SetConfig+0xa0>)
 800337a:	401a      	ands	r2, r3
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800338a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	4a1e      	ldr	r2, [pc, #120]	; (8003408 <TIM_OC6_SetConfig+0xa4>)
 8003390:	4013      	ands	r3, r2
 8003392:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	021b      	lsls	r3, r3, #8
 800339a:	68fa      	ldr	r2, [r7, #12]
 800339c:	4313      	orrs	r3, r2
 800339e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80033a0:	693b      	ldr	r3, [r7, #16]
 80033a2:	4a1a      	ldr	r2, [pc, #104]	; (800340c <TIM_OC6_SetConfig+0xa8>)
 80033a4:	4013      	ands	r3, r2
 80033a6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	689b      	ldr	r3, [r3, #8]
 80033ac:	051b      	lsls	r3, r3, #20
 80033ae:	693a      	ldr	r2, [r7, #16]
 80033b0:	4313      	orrs	r3, r2
 80033b2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	4a16      	ldr	r2, [pc, #88]	; (8003410 <TIM_OC6_SetConfig+0xac>)
 80033b8:	4293      	cmp	r3, r2
 80033ba:	d007      	beq.n	80033cc <TIM_OC6_SetConfig+0x68>
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	4a15      	ldr	r2, [pc, #84]	; (8003414 <TIM_OC6_SetConfig+0xb0>)
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d003      	beq.n	80033cc <TIM_OC6_SetConfig+0x68>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	4a14      	ldr	r2, [pc, #80]	; (8003418 <TIM_OC6_SetConfig+0xb4>)
 80033c8:	4293      	cmp	r3, r2
 80033ca:	d109      	bne.n	80033e0 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80033cc:	697b      	ldr	r3, [r7, #20]
 80033ce:	4a13      	ldr	r2, [pc, #76]	; (800341c <TIM_OC6_SetConfig+0xb8>)
 80033d0:	4013      	ands	r3, r2
 80033d2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	695b      	ldr	r3, [r3, #20]
 80033d8:	029b      	lsls	r3, r3, #10
 80033da:	697a      	ldr	r2, [r7, #20]
 80033dc:	4313      	orrs	r3, r2
 80033de:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	697a      	ldr	r2, [r7, #20]
 80033e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	68fa      	ldr	r2, [r7, #12]
 80033ea:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	685a      	ldr	r2, [r3, #4]
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	693a      	ldr	r2, [r7, #16]
 80033f8:	621a      	str	r2, [r3, #32]
}
 80033fa:	46c0      	nop			; (mov r8, r8)
 80033fc:	46bd      	mov	sp, r7
 80033fe:	b006      	add	sp, #24
 8003400:	bd80      	pop	{r7, pc}
 8003402:	46c0      	nop			; (mov r8, r8)
 8003404:	ffefffff 	.word	0xffefffff
 8003408:	feff8fff 	.word	0xfeff8fff
 800340c:	ffdfffff 	.word	0xffdfffff
 8003410:	40012c00 	.word	0x40012c00
 8003414:	40014400 	.word	0x40014400
 8003418:	40014800 	.word	0x40014800
 800341c:	fffbffff 	.word	0xfffbffff

08003420 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b086      	sub	sp, #24
 8003424:	af00      	add	r7, sp, #0
 8003426:	60f8      	str	r0, [r7, #12]
 8003428:	60b9      	str	r1, [r7, #8]
 800342a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	6a1b      	ldr	r3, [r3, #32]
 8003430:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	6a1b      	ldr	r3, [r3, #32]
 8003436:	2201      	movs	r2, #1
 8003438:	4393      	bics	r3, r2
 800343a:	001a      	movs	r2, r3
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	699b      	ldr	r3, [r3, #24]
 8003444:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003446:	693b      	ldr	r3, [r7, #16]
 8003448:	22f0      	movs	r2, #240	; 0xf0
 800344a:	4393      	bics	r3, r2
 800344c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	011b      	lsls	r3, r3, #4
 8003452:	693a      	ldr	r2, [r7, #16]
 8003454:	4313      	orrs	r3, r2
 8003456:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003458:	697b      	ldr	r3, [r7, #20]
 800345a:	220a      	movs	r2, #10
 800345c:	4393      	bics	r3, r2
 800345e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003460:	697a      	ldr	r2, [r7, #20]
 8003462:	68bb      	ldr	r3, [r7, #8]
 8003464:	4313      	orrs	r3, r2
 8003466:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	693a      	ldr	r2, [r7, #16]
 800346c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	697a      	ldr	r2, [r7, #20]
 8003472:	621a      	str	r2, [r3, #32]
}
 8003474:	46c0      	nop			; (mov r8, r8)
 8003476:	46bd      	mov	sp, r7
 8003478:	b006      	add	sp, #24
 800347a:	bd80      	pop	{r7, pc}

0800347c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b086      	sub	sp, #24
 8003480:	af00      	add	r7, sp, #0
 8003482:	60f8      	str	r0, [r7, #12]
 8003484:	60b9      	str	r1, [r7, #8]
 8003486:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	6a1b      	ldr	r3, [r3, #32]
 800348c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	6a1b      	ldr	r3, [r3, #32]
 8003492:	2210      	movs	r2, #16
 8003494:	4393      	bics	r3, r2
 8003496:	001a      	movs	r2, r3
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	699b      	ldr	r3, [r3, #24]
 80034a0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80034a2:	693b      	ldr	r3, [r7, #16]
 80034a4:	4a0d      	ldr	r2, [pc, #52]	; (80034dc <TIM_TI2_ConfigInputStage+0x60>)
 80034a6:	4013      	ands	r3, r2
 80034a8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	031b      	lsls	r3, r3, #12
 80034ae:	693a      	ldr	r2, [r7, #16]
 80034b0:	4313      	orrs	r3, r2
 80034b2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80034b4:	697b      	ldr	r3, [r7, #20]
 80034b6:	22a0      	movs	r2, #160	; 0xa0
 80034b8:	4393      	bics	r3, r2
 80034ba:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80034bc:	68bb      	ldr	r3, [r7, #8]
 80034be:	011b      	lsls	r3, r3, #4
 80034c0:	697a      	ldr	r2, [r7, #20]
 80034c2:	4313      	orrs	r3, r2
 80034c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	693a      	ldr	r2, [r7, #16]
 80034ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	697a      	ldr	r2, [r7, #20]
 80034d0:	621a      	str	r2, [r3, #32]
}
 80034d2:	46c0      	nop			; (mov r8, r8)
 80034d4:	46bd      	mov	sp, r7
 80034d6:	b006      	add	sp, #24
 80034d8:	bd80      	pop	{r7, pc}
 80034da:	46c0      	nop			; (mov r8, r8)
 80034dc:	ffff0fff 	.word	0xffff0fff

080034e0 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b084      	sub	sp, #16
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
 80034e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	689b      	ldr	r3, [r3, #8]
 80034ee:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	4a08      	ldr	r2, [pc, #32]	; (8003514 <TIM_ITRx_SetConfig+0x34>)
 80034f4:	4013      	ands	r3, r2
 80034f6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80034f8:	683a      	ldr	r2, [r7, #0]
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	4313      	orrs	r3, r2
 80034fe:	2207      	movs	r2, #7
 8003500:	4313      	orrs	r3, r2
 8003502:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	68fa      	ldr	r2, [r7, #12]
 8003508:	609a      	str	r2, [r3, #8]
}
 800350a:	46c0      	nop			; (mov r8, r8)
 800350c:	46bd      	mov	sp, r7
 800350e:	b004      	add	sp, #16
 8003510:	bd80      	pop	{r7, pc}
 8003512:	46c0      	nop			; (mov r8, r8)
 8003514:	ffcfff8f 	.word	0xffcfff8f

08003518 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b086      	sub	sp, #24
 800351c:	af00      	add	r7, sp, #0
 800351e:	60f8      	str	r0, [r7, #12]
 8003520:	60b9      	str	r1, [r7, #8]
 8003522:	607a      	str	r2, [r7, #4]
 8003524:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	689b      	ldr	r3, [r3, #8]
 800352a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800352c:	697b      	ldr	r3, [r7, #20]
 800352e:	4a09      	ldr	r2, [pc, #36]	; (8003554 <TIM_ETR_SetConfig+0x3c>)
 8003530:	4013      	ands	r3, r2
 8003532:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	021a      	lsls	r2, r3, #8
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	431a      	orrs	r2, r3
 800353c:	68bb      	ldr	r3, [r7, #8]
 800353e:	4313      	orrs	r3, r2
 8003540:	697a      	ldr	r2, [r7, #20]
 8003542:	4313      	orrs	r3, r2
 8003544:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	697a      	ldr	r2, [r7, #20]
 800354a:	609a      	str	r2, [r3, #8]
}
 800354c:	46c0      	nop			; (mov r8, r8)
 800354e:	46bd      	mov	sp, r7
 8003550:	b006      	add	sp, #24
 8003552:	bd80      	pop	{r7, pc}
 8003554:	ffff00ff 	.word	0xffff00ff

08003558 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b086      	sub	sp, #24
 800355c:	af00      	add	r7, sp, #0
 800355e:	60f8      	str	r0, [r7, #12]
 8003560:	60b9      	str	r1, [r7, #8]
 8003562:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003564:	68bb      	ldr	r3, [r7, #8]
 8003566:	221f      	movs	r2, #31
 8003568:	4013      	ands	r3, r2
 800356a:	2201      	movs	r2, #1
 800356c:	409a      	lsls	r2, r3
 800356e:	0013      	movs	r3, r2
 8003570:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	6a1b      	ldr	r3, [r3, #32]
 8003576:	697a      	ldr	r2, [r7, #20]
 8003578:	43d2      	mvns	r2, r2
 800357a:	401a      	ands	r2, r3
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	6a1a      	ldr	r2, [r3, #32]
 8003584:	68bb      	ldr	r3, [r7, #8]
 8003586:	211f      	movs	r1, #31
 8003588:	400b      	ands	r3, r1
 800358a:	6879      	ldr	r1, [r7, #4]
 800358c:	4099      	lsls	r1, r3
 800358e:	000b      	movs	r3, r1
 8003590:	431a      	orrs	r2, r3
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	621a      	str	r2, [r3, #32]
}
 8003596:	46c0      	nop			; (mov r8, r8)
 8003598:	46bd      	mov	sp, r7
 800359a:	b006      	add	sp, #24
 800359c:	bd80      	pop	{r7, pc}
	...

080035a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b084      	sub	sp, #16
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
 80035a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	223c      	movs	r2, #60	; 0x3c
 80035ae:	5c9b      	ldrb	r3, [r3, r2]
 80035b0:	2b01      	cmp	r3, #1
 80035b2:	d101      	bne.n	80035b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80035b4:	2302      	movs	r3, #2
 80035b6:	e04a      	b.n	800364e <HAL_TIMEx_MasterConfigSynchronization+0xae>
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	223c      	movs	r2, #60	; 0x3c
 80035bc:	2101      	movs	r1, #1
 80035be:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	223d      	movs	r2, #61	; 0x3d
 80035c4:	2102      	movs	r1, #2
 80035c6:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	689b      	ldr	r3, [r3, #8]
 80035d6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	4a1e      	ldr	r2, [pc, #120]	; (8003658 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d108      	bne.n	80035f4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	4a1d      	ldr	r2, [pc, #116]	; (800365c <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 80035e6:	4013      	ands	r3, r2
 80035e8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	68fa      	ldr	r2, [r7, #12]
 80035f0:	4313      	orrs	r3, r2
 80035f2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	2270      	movs	r2, #112	; 0x70
 80035f8:	4393      	bics	r3, r2
 80035fa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	68fa      	ldr	r2, [r7, #12]
 8003602:	4313      	orrs	r3, r2
 8003604:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	68fa      	ldr	r2, [r7, #12]
 800360c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4a11      	ldr	r2, [pc, #68]	; (8003658 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003614:	4293      	cmp	r3, r2
 8003616:	d004      	beq.n	8003622 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4a10      	ldr	r2, [pc, #64]	; (8003660 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d10c      	bne.n	800363c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003622:	68bb      	ldr	r3, [r7, #8]
 8003624:	2280      	movs	r2, #128	; 0x80
 8003626:	4393      	bics	r3, r2
 8003628:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	689b      	ldr	r3, [r3, #8]
 800362e:	68ba      	ldr	r2, [r7, #8]
 8003630:	4313      	orrs	r3, r2
 8003632:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	68ba      	ldr	r2, [r7, #8]
 800363a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	223d      	movs	r2, #61	; 0x3d
 8003640:	2101      	movs	r1, #1
 8003642:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	223c      	movs	r2, #60	; 0x3c
 8003648:	2100      	movs	r1, #0
 800364a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800364c:	2300      	movs	r3, #0
}
 800364e:	0018      	movs	r0, r3
 8003650:	46bd      	mov	sp, r7
 8003652:	b004      	add	sp, #16
 8003654:	bd80      	pop	{r7, pc}
 8003656:	46c0      	nop			; (mov r8, r8)
 8003658:	40012c00 	.word	0x40012c00
 800365c:	ff0fffff 	.word	0xff0fffff
 8003660:	40000400 	.word	0x40000400

08003664 <__libc_init_array>:
 8003664:	b570      	push	{r4, r5, r6, lr}
 8003666:	2600      	movs	r6, #0
 8003668:	4d0c      	ldr	r5, [pc, #48]	; (800369c <__libc_init_array+0x38>)
 800366a:	4c0d      	ldr	r4, [pc, #52]	; (80036a0 <__libc_init_array+0x3c>)
 800366c:	1b64      	subs	r4, r4, r5
 800366e:	10a4      	asrs	r4, r4, #2
 8003670:	42a6      	cmp	r6, r4
 8003672:	d109      	bne.n	8003688 <__libc_init_array+0x24>
 8003674:	2600      	movs	r6, #0
 8003676:	f000 f821 	bl	80036bc <_init>
 800367a:	4d0a      	ldr	r5, [pc, #40]	; (80036a4 <__libc_init_array+0x40>)
 800367c:	4c0a      	ldr	r4, [pc, #40]	; (80036a8 <__libc_init_array+0x44>)
 800367e:	1b64      	subs	r4, r4, r5
 8003680:	10a4      	asrs	r4, r4, #2
 8003682:	42a6      	cmp	r6, r4
 8003684:	d105      	bne.n	8003692 <__libc_init_array+0x2e>
 8003686:	bd70      	pop	{r4, r5, r6, pc}
 8003688:	00b3      	lsls	r3, r6, #2
 800368a:	58eb      	ldr	r3, [r5, r3]
 800368c:	4798      	blx	r3
 800368e:	3601      	adds	r6, #1
 8003690:	e7ee      	b.n	8003670 <__libc_init_array+0xc>
 8003692:	00b3      	lsls	r3, r6, #2
 8003694:	58eb      	ldr	r3, [r5, r3]
 8003696:	4798      	blx	r3
 8003698:	3601      	adds	r6, #1
 800369a:	e7f2      	b.n	8003682 <__libc_init_array+0x1e>
 800369c:	08003768 	.word	0x08003768
 80036a0:	08003768 	.word	0x08003768
 80036a4:	08003768 	.word	0x08003768
 80036a8:	08003770 	.word	0x08003770

080036ac <memset>:
 80036ac:	0003      	movs	r3, r0
 80036ae:	1882      	adds	r2, r0, r2
 80036b0:	4293      	cmp	r3, r2
 80036b2:	d100      	bne.n	80036b6 <memset+0xa>
 80036b4:	4770      	bx	lr
 80036b6:	7019      	strb	r1, [r3, #0]
 80036b8:	3301      	adds	r3, #1
 80036ba:	e7f9      	b.n	80036b0 <memset+0x4>

080036bc <_init>:
 80036bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036be:	46c0      	nop			; (mov r8, r8)
 80036c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80036c2:	bc08      	pop	{r3}
 80036c4:	469e      	mov	lr, r3
 80036c6:	4770      	bx	lr

080036c8 <_fini>:
 80036c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036ca:	46c0      	nop			; (mov r8, r8)
 80036cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80036ce:	bc08      	pop	{r3}
 80036d0:	469e      	mov	lr, r3
 80036d2:	4770      	bx	lr
