######################################################################
##
## Filename: test_show_7segment.tdo
## Created on: Sat Oct 31 6:37:38 PM Iran Standard Time 2020
##
##  Auto generated by Project Navigator for Post-Route Simulation
##
##  ---------------------DONOT EDIT THIS FILE-------------------------
##  You may want to add additional commands to control the simulation
##  in the user specific do file (<module>.udo) which is automatically
##  generated in the project directory and will not be removed on
##  subsequent simulation flows run from Project Navigator.
##  ---------------------DONOT EDIT THIS FILE-------------------------
##
######################################################################
#
# Create work library
#
vlib work
#
# Compile sources
#
vlog  "netgen/par/show_ALU_in_7segment_timesim.v"
vlog  "test_show_7segment.v"
#
# Compile glbl (Global Reset) source
#
vlog  "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
#
# Call vsim to invoke simulator
#
vsim -voptargs="+acc" -t 1ps +maxdelays  -L simprims_ver -L secureip -lib work work.test_show_7segment glbl
#
# Source the wave do file
#
do {test_show_7segment_wave.tdo}
#
# Set the window types
#
view wave
view structure
view signals
#
# Source the user do file
#
do {test_show_7segment.udo}
#
# Run simulation for this time
#
run 1000ns
#
# End
#
