<?xml version="1.0"?>
<tool_log>
	<reg_ops>
		<thread>_stop</thread>
	</reg_ops>
	<thread>
		<name>_stop</name>
		<resource>
			<latency>0</latency>
			<delay>0.2253</delay>
			<module_name>feature_write_addr_gen_Eqi2u8_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>==</label>
			<unit_area>5.1300</unit_area>
			<comb_area>5.1300</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>5.1300</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.2632</delay>
			<module_name>feature_write_addr_gen_OrReduction_8U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>or_reduce</label>
			<unit_area>5.1300</unit_area>
			<comb_area>5.1300</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>5.1300</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>feature_write_addr_gen_N_Muxb_1_2_26_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1684</delay>
			<module_name>feature_write_addr_gen_OrReduction_4U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>or_reduce</label>
			<unit_area>2.0520</unit_area>
			<comb_area>2.0520</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.0520</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>feature_write_addr_gen_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>24.4077</total_area>
		<comb_area>18.9357</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_read_data</thread>
	</reg_ops>
	<thread>
		<name>_read_data</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>feature_write_addr_gen_N_MuxB_320_2_25_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>437.7600</unit_area>
			<comb_area>437.7600</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>437.7600</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>320</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>320</count>
			<total_area>1751.0400</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>915.7390</mux_area>
		<control_area>0.0000</control_area>
		<total_area>3104.5390</total_area>
		<comb_area>1353.4990</comb_area>
		<seq_area>1751.0400</seq_area>
		<total_bits>320</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_delay</thread>
	</reg_ops>
	<thread>
		<name>_delay</name>
		<reg_bits>3</reg_bits>
		<reg_count>3</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>3</count>
			<total_area>16.4160</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>8.5851</mux_area>
		<control_area>0.0000</control_area>
		<total_area>25.0011</total_area>
		<comb_area>8.5851</comb_area>
		<seq_area>16.4160</seq_area>
		<total_bits>3</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_wr_en</thread>
	</reg_ops>
	<thread>
		<name>_wr_en</name>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>0.0000</total_area>
		<comb_area>0.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_wr_ptr</thread>
	</reg_ops>
	<thread>
		<name>_wr_ptr</name>
		<resource>
			<latency>0</latency>
			<delay>0.2119</delay>
			<module_name>feature_write_addr_gen_MuxAdd2i1u3u3u1_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(c ? (sc_uint&lt;3&gt; )
  ((a + 1ULL)) : (sc_uint&lt;3&gt; )
  (b))</label>
			<unit_area>14.0220</unit_area>
			<comb_area>14.0220</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>14.0220</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0756</delay>
			<module_name>feature_write_addr_gen_Nei7u3_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>!=</label>
			<unit_area>1.7100</unit_area>
			<comb_area>1.7100</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.7100</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>feature_write_addr_gen_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>3</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>3</count>
			<total_area>16.4160</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>8.5850</mux_area>
		<control_area>0.0000</control_area>
		<total_area>42.1010</total_area>
		<comb_area>25.6850</comb_area>
		<seq_area>16.4160</seq_area>
		<total_bits>3</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_fifo_write</thread>
	</reg_ops>
	<thread>
		<name>_fifo_write</name>
		<resource>
			<latency>0</latency>
			<delay>0.0895</delay>
			<module_name>feature_write_addr_gen_Eqi3u3_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>==</label>
			<unit_area>2.7360</unit_area>
			<comb_area>2.7360</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.7360</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0895</delay>
			<module_name>feature_write_addr_gen_Eqi5u3_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>==</label>
			<unit_area>2.7360</unit_area>
			<comb_area>2.7360</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.7360</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0895</delay>
			<module_name>feature_write_addr_gen_Eqi1u3_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>==</label>
			<unit_area>2.0520</unit_area>
			<comb_area>2.0520</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.0520</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0895</delay>
			<module_name>feature_write_addr_gen_Eqi2u3_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>==</label>
			<unit_area>2.0520</unit_area>
			<comb_area>2.0520</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.0520</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0895</delay>
			<module_name>feature_write_addr_gen_Eqi4u3_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>==</label>
			<unit_area>2.0520</unit_area>
			<comb_area>2.0520</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.0520</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0793</delay>
			<module_name>feature_write_addr_gen_Eqi6u3_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>==</label>
			<unit_area>2.0520</unit_area>
			<comb_area>2.0520</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.0520</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1118</delay>
			<module_name>feature_write_addr_gen_Eqi7u3_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>==</label>
			<unit_area>2.0520</unit_area>
			<comb_area>2.0520</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.0520</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1075</delay>
			<module_name>feature_write_addr_gen_OrReduction_3U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>or_reduce</label>
			<unit_area>2.0520</unit_area>
			<comb_area>2.0520</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.0520</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0756</delay>
			<module_name>feature_write_addr_gen_Nei7u3_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>!=</label>
			<unit_area>1.7100</unit_area>
			<comb_area>1.7100</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.7100</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>feature_write_addr_gen_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0288</delay>
			<module_name>feature_write_addr_gen_Not_1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>0.6840</unit_area>
			<comb_area>0.6840</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>0.6840</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>2560</reg_bits>
		<reg_count>8</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>2560</count>
			<total_area>14008.3200</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>7325.9120</mux_area>
		<control_area>0.0000</control_area>
		<total_area>21355.7780</total_area>
		<comb_area>7347.4580</comb_area>
		<seq_area>14008.3200</seq_area>
		<total_bits>2560</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_address</thread>
	</reg_ops>
	<thread>
		<name>_address</name>
		<resource>
			<latency>0</latency>
			<delay>0.3978</delay>
			<module_name>feature_write_addr_gen_Add_32Ux32U_32U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>519.6690</unit_area>
			<comb_area>519.6690</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>519.6690</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>519.6690</total_area>
		<comb_area>519.6690</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_write_addr_valid</thread>
	</reg_ops>
	<thread>
		<name>_write_addr_valid</name>
		<resource>
			<latency>0</latency>
			<delay>0.0194</delay>
			<module_name>feature_write_addr_gen_Not_1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_fifo_cnt</thread>
	</reg_ops>
	<thread>
		<name>_fifo_cnt</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>feature_write_addr_gen_N_Mux_3_2_28_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>2</count>
			<label>MUX(2)</label>
			<unit_area>7.1820</unit_area>
			<comb_area>7.1820</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>14.3640</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1950</delay>
			<module_name>feature_write_addr_gen_MuxSubi1u3u3u1_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(c ? (sc_uint&lt;3&gt; )
  (a - 1ULL) : (sc_uint&lt;3&gt; )
  (b))</label>
			<unit_area>14.0220</unit_area>
			<comb_area>14.0220</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>14.0220</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1353</delay>
			<module_name>feature_write_addr_gen_Add2i1u3_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>6.8400</unit_area>
			<comb_area>6.8400</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>6.8400</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>feature_write_addr_gen_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>3</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1075</delay>
			<module_name>feature_write_addr_gen_OrReduction_3U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>or_reduce</label>
			<unit_area>2.0520</unit_area>
			<comb_area>2.0520</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.0520</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>3</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>3</count>
			<total_area>16.4160</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>8.5850</mux_area>
		<control_area>0.0000</control_area>
		<total_area>66.3830</total_area>
		<comb_area>49.9670</comb_area>
		<seq_area>16.4160</seq_area>
		<total_bits>3</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_up_count</thread>
	</reg_ops>
	<thread>
		<name>_up_count</name>
		<resource>
			<latency>0</latency>
			<delay>0.2725</delay>
			<module_name>feature_write_addr_gen_Add2i1u32_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>250.0533</unit_area>
			<comb_area>250.0533</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>250.0533</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>feature_write_addr_gen_N_Mux_32_2_34_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>76.6080</unit_area>
			<comb_area>76.6080</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>76.6080</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0629</delay>
			<module_name>feature_write_addr_gen_Muxi0u32u1_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>43.7760</unit_area>
			<comb_area>43.7760</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>43.7760</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1075</delay>
			<module_name>feature_write_addr_gen_OrReduction_3U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>or_reduce</label>
			<unit_area>2.0520</unit_area>
			<comb_area>2.0520</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.0520</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>feature_write_addr_gen_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>32</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>32</count>
			<total_area>175.1040</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>91.5739</mux_area>
		<control_area>0.0000</control_area>
		<total_area>640.5352</total_area>
		<comb_area>465.4312</comb_area>
		<seq_area>175.1040</seq_area>
		<total_bits>32</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_rd_en</thread>
	</reg_ops>
	<thread>
		<name>_rd_en</name>
		<resource>
			<latency>0</latency>
			<delay>0.0456</delay>
			<module_name>feature_write_addr_gen_And_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>8.8920</unit_area>
			<comb_area>8.8920</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>8.8920</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0677</delay>
			<module_name>feature_write_addr_gen_OrReduction_3U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>or_reduce</label>
			<unit_area>5.4720</unit_area>
			<comb_area>5.4720</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>5.4720</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>14.3640</total_area>
		<comb_area>14.3640</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_rd_ptr</thread>
	</reg_ops>
	<thread>
		<name>_rd_ptr</name>
		<resource>
			<latency>0</latency>
			<delay>0.2119</delay>
			<module_name>feature_write_addr_gen_MuxAdd2i1u3u3u1_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(c ? (sc_uint&lt;3&gt; )
  ((a + 1ULL)) : (sc_uint&lt;3&gt; )
  (b))</label>
			<unit_area>14.0220</unit_area>
			<comb_area>14.0220</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>14.0220</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1075</delay>
			<module_name>feature_write_addr_gen_OrReduction_3U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>or_reduce</label>
			<unit_area>2.0520</unit_area>
			<comb_area>2.0520</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.0520</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>feature_write_addr_gen_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>3</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>3</count>
			<total_area>16.4160</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>8.5850</mux_area>
		<control_area>0.0000</control_area>
		<total_area>42.4430</total_area>
		<comb_area>26.0270</comb_area>
		<seq_area>16.4160</seq_area>
		<total_bits>3</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_fifo_read</thread>
	</reg_ops>
	<thread>
		<name>_fifo_read</name>
		<resource>
			<latency>0</latency>
			<delay>0.2886</delay>
			<module_name>feature_write_addr_gen_N_MuxB_320_8_35_1</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(8)</label>
			<unit_area>4818.5064</unit_area>
			<comb_area>4818.5064</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4818.5064</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1075</delay>
			<module_name>feature_write_addr_gen_OrReduction_3U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>or_reduce</label>
			<unit_area>2.0520</unit_area>
			<comb_area>2.0520</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.0520</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>feature_write_addr_gen_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4821.9264</total_area>
		<comb_area>4821.9264</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_assign</thread>
	</reg_ops>
	<thread>
		<name>_assign</name>
		<resource>
			<latency>0</latency>
			<delay>0.0629</delay>
			<module_name>feature_write_addr_gen_N_MuxB_320_2_24_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>437.7600</unit_area>
			<comb_area>437.7600</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>437.7600</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>feature_write_addr_gen_N_Mux_32_2_34_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>76.6080</unit_area>
			<comb_area>76.6080</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>76.6080</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>feature_write_addr_gen_Muxu32i0u1_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>43.7760</unit_area>
			<comb_area>43.7760</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>43.7760</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>feature_write_addr_gen_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>|</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.7360</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1075</delay>
			<module_name>feature_write_addr_gen_OrReduction_3U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>or_reduce</label>
			<unit_area>2.0520</unit_area>
			<comb_area>2.0520</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.0520</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>feature_write_addr_gen_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0288</delay>
			<module_name>feature_write_addr_gen_Not_1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>!</label>
			<unit_area>0.6840</unit_area>
			<comb_area>0.6840</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>355</reg_bits>
		<reg_count>5</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>355</count>
			<total_area>1942.5600</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>1015.8980</mux_area>
		<control_area>0.0000</control_area>
		<total_area>3524.1260</total_area>
		<comb_area>1581.5660</comb_area>
		<seq_area>1942.5600</seq_area>
		<total_bits>355</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<phase_complete>alloc</phase_complete>
	<resource>
		<latency>0</latency>
		<delay>0.2886</delay>
		<module_name>feature_write_addr_gen_N_MuxB_320_8_35_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(8)</label>
		<unit_area>4818.5064</unit_area>
		<comb_area>4818.5064</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>4818.5064</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3978</delay>
		<module_name>feature_write_addr_gen_Add_32Ux32U_32U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>519.6690</unit_area>
		<comb_area>519.6690</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>519.6690</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>feature_write_addr_gen_N_MuxB_320_2_25_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>437.7600</unit_area>
		<comb_area>437.7600</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>437.7600</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0629</delay>
		<module_name>feature_write_addr_gen_N_MuxB_320_2_24_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>437.7600</unit_area>
		<comb_area>437.7600</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>437.7600</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.2725</delay>
		<module_name>feature_write_addr_gen_Add2i1u32_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>250.0533</unit_area>
		<comb_area>250.0533</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>250.0533</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>feature_write_addr_gen_N_Mux_32_2_34_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>76.6080</unit_area>
		<comb_area>76.6080</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>153.2160</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0629</delay>
		<module_name>feature_write_addr_gen_Muxi0u32u1_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>43.7760</unit_area>
		<comb_area>43.7760</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>43.7760</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>feature_write_addr_gen_Muxu32i0u1_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>43.7760</unit_area>
		<comb_area>43.7760</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>43.7760</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.2119</delay>
		<module_name>feature_write_addr_gen_MuxAdd2i1u3u3u1_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>(c ? (sc_uint&lt;3&gt; )
  ((a + 1ULL)) : (sc_uint&lt;3&gt; )
  (b))</label>
		<unit_area>14.0220</unit_area>
		<comb_area>14.0220</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>28.0440</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>feature_write_addr_gen_N_Mux_3_2_28_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>7.1820</unit_area>
		<comb_area>7.1820</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>14.3640</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1950</delay>
		<module_name>feature_write_addr_gen_MuxSubi1u3u3u1_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>(c ? (sc_uint&lt;3&gt; )
  (a - 1ULL) : (sc_uint&lt;3&gt; )
  (b))</label>
		<unit_area>14.0220</unit_area>
		<comb_area>14.0220</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>14.0220</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>feature_write_addr_gen_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>10</count>
		<not_in_use/>
		<label>&amp;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>13.6800</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1075</delay>
		<module_name>feature_write_addr_gen_OrReduction_3U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>6</count>
		<not_in_use/>
		<label>or_reduce</label>
		<unit_area>2.0520</unit_area>
		<comb_area>2.0520</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>12.3120</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0456</delay>
		<module_name>feature_write_addr_gen_And_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>&amp;</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>8.8920</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1353</delay>
		<module_name>feature_write_addr_gen_Add2i1u3_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>6.8400</unit_area>
		<comb_area>6.8400</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>6.8400</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0677</delay>
		<module_name>feature_write_addr_gen_OrReduction_3U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>or_reduce</label>
		<unit_area>5.4720</unit_area>
		<comb_area>5.4720</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>5.4720</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.2253</delay>
		<module_name>feature_write_addr_gen_Eqi2u8_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>==</label>
		<unit_area>5.1300</unit_area>
		<comb_area>5.1300</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>5.1300</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.2632</delay>
		<module_name>feature_write_addr_gen_OrReduction_8U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>or_reduce</label>
		<unit_area>5.1300</unit_area>
		<comb_area>5.1300</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>5.1300</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>feature_write_addr_gen_Not_1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>!</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>4.1040</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0756</delay>
		<module_name>feature_write_addr_gen_Nei7u3_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>!=</label>
		<unit_area>1.7100</unit_area>
		<comb_area>1.7100</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>3.4200</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0895</delay>
		<module_name>feature_write_addr_gen_Eqi5u3_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>==</label>
		<unit_area>2.7360</unit_area>
		<comb_area>2.7360</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.7360</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0895</delay>
		<module_name>feature_write_addr_gen_Eqi3u3_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>==</label>
		<unit_area>2.7360</unit_area>
		<comb_area>2.7360</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.7360</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>feature_write_addr_gen_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.7360</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>feature_write_addr_gen_N_Muxb_1_2_26_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>2.3940</unit_area>
		<comb_area>2.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.3940</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1118</delay>
		<module_name>feature_write_addr_gen_Eqi7u3_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>==</label>
		<unit_area>2.0520</unit_area>
		<comb_area>2.0520</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.0520</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0793</delay>
		<module_name>feature_write_addr_gen_Eqi6u3_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>==</label>
		<unit_area>2.0520</unit_area>
		<comb_area>2.0520</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.0520</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0895</delay>
		<module_name>feature_write_addr_gen_Eqi4u3_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>==</label>
		<unit_area>2.0520</unit_area>
		<comb_area>2.0520</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.0520</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0895</delay>
		<module_name>feature_write_addr_gen_Eqi2u3_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>==</label>
		<unit_area>2.0520</unit_area>
		<comb_area>2.0520</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.0520</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0895</delay>
		<module_name>feature_write_addr_gen_Eqi1u3_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>==</label>
		<unit_area>2.0520</unit_area>
		<comb_area>2.0520</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.0520</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0288</delay>
		<module_name>feature_write_addr_gen_Not_1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>3</count>
		<not_in_use/>
		<label>!</label>
		<unit_area>0.6840</unit_area>
		<comb_area>0.6840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.0520</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1684</delay>
		<module_name>feature_write_addr_gen_OrReduction_4U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>or_reduce</label>
		<unit_area>2.0520</unit_area>
		<comb_area>2.0520</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.0520</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<reg_bits>3280</reg_bits>
	<reg_count>22</reg_count>
	<resource>
		<module_name>reg_bit</module_name>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<count>3280</count>
		<total_area>25444.8000</total_area>
		<unit_area>7.7576</unit_area>
		<comb_area>0.0000</comb_area>
		<seq_area>7.7576</seq_area>
		<latency>1</latency>
		<delay>0.114</delay>
		<setup_time>0.0655</setup_time>
	</resource>
	<mux_area>869.2618</mux_area>
	<control_area>15.2805</control_area>
	<total_area>33180.2349</total_area>
	<comb_area>7735.4349</comb_area>
	<seq_area>25444.8000</seq_area>
	<total_bits>3280</total_bits>
	<state_count>28</state_count>
	<netlist>
		<module_name>feature_write_addr_gen</module_name>
		<port>
			<direction>in</direction>
			<clock/>
			<name>clk</name>
			<datatype W="1">bool</datatype>
			<source_loc>572</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>rstn</name>
			<datatype W="1">bool</datatype>
			<source_loc>573</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>init</name>
			<datatype W="1">bool</datatype>
			<source_loc>3912</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>start</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>3606</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>conv_type</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>3607</source_loc>
		</port>
		<source_loc>
			<id>3625</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3604,3616</sub_loc>
		</source_loc>
		<source_loc>
			<id>3626</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3625,3627,3628</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>stop</name>
			<datatype W="1">bool</datatype>
			<source_loc>3626</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</port>
		<port>
			<direction>in</direction>
			<name>base_addr</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>3827</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>src</name>
			<datatype W="320">sc_biguint</datatype>
			<source_loc>3740</source_loc>
		</port>
		<source_loc>
			<id>2565</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2916,1871</sub_loc>
		</source_loc>
		<source_loc>
			<id>2647</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>3075,1777</sub_loc>
		</source_loc>
		<source_loc>
			<id>3711</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3686,3698,3734,3605,3668,3685,3853,2565,2647</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>3711</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>read_address</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>4034</source_loc>
		</port>
		<source_loc>
			<id>2668</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>3087,1676</sub_loc>
		</source_loc>
		<source_loc>
			<id>4178</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2668,3833,4031</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>read_address_valid</name>
			<datatype W="1">bool</datatype>
			<source_loc>4178</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>data_in_en</name>
			<datatype W="1">bool</datatype>
			<source_loc>3639</source_loc>
		</port>
		<source_loc>
			<id>3645</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3638,3642</sub_loc>
		</source_loc>
		<source_loc>
			<id>3646</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3645,3647,3648</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>read_data</name>
			<datatype W="320">sc_biguint</datatype>
			<source_loc>3646</source_loc>
			<area>1969.9200</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1969.9200</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_320</module_name>
		</port>
		<source_loc>
			<id>4062</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4026,4051</sub_loc>
		</source_loc>
		<source_loc>
			<id>4063</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4062,4064,4065</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>address_0</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>4063</source_loc>
			<area>196.9920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>196.9920</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_32</module_name>
		</port>
		<source_loc>
			<id>4061</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4027,4048</sub_loc>
		</source_loc>
		<source_loc>
			<id>4066</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4061,4067,4068</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>cs_0</name>
			<datatype W="1">bool</datatype>
			<source_loc>4066</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</port>
		<source_loc>
			<id>4060</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4028,4045</sub_loc>
		</source_loc>
		<source_loc>
			<id>4075</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4060,4076,4077</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>we_0</name>
			<datatype W="1">bool</datatype>
			<source_loc>4075</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</port>
		<source_loc>
			<id>4058</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4029,4041</sub_loc>
		</source_loc>
		<source_loc>
			<id>4072</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4058,4073,4074</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>oe_0</name>
			<datatype W="1">bool</datatype>
			<source_loc>4072</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</port>
		<port>
			<direction>in</direction>
			<name>data_in</name>
			<datatype W="320">sc_biguint</datatype>
			<source_loc>3640</source_loc>
		</port>
		<source_loc>
			<id>4059</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4030,4040</sub_loc>
		</source_loc>
		<source_loc>
			<id>4069</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4059,4070,4071</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>data_out</name>
			<datatype W="320">sc_biguint</datatype>
			<source_loc>4069</source_loc>
			<area>1969.9200</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1969.9200</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_320</module_name>
		</port>
		<signal>
			<name>feature_write_addr_gen_Muxu32i0u1_4_51_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>4049</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_Not_1U_1U_4_49_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4043</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_Or_1Ux1U_1U_4_47_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4038</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_Not_1U_1U_4_46_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4037</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4175</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3587,4046</sub_loc>
		</source_loc>
		<signal>
			<name>feature_write_addr_gen_OrReduction_3U_1U_4_48_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4175</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_N_Mux_32_2_34_4_55_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>4050</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_Or_1Ux1U_1U_4_54_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4047</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_And_1Ux1U_1U_4_53_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4044</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_N_MuxB_320_2_24_4_52_out1</name>
			<datatype W="320">sc_biguint</datatype>
			<source_loc>4039</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_N_MuxB_320_2_25_4_6_out1</name>
			<datatype W="320">sc_biguint</datatype>
			<source_loc>3641</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_N_Muxb_1_2_26_4_4_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3614</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_OrReduction_8U_1U_4_3_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3612</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_OrReduction_4U_1U_4_2_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3613</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_OrReduction_4U_1U_4_2_in1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>1775</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3674</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3610,3663,3669</sub_loc>
		</source_loc>
		<source_loc>
			<id>3682</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3674,3683,3684</sub_loc>
		</source_loc>
		<signal>
			<name>src_vld_3d</name>
			<datatype W="1">bool</datatype>
			<source_loc>3682</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>3673</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3609,3662,3665,3670</sub_loc>
		</source_loc>
		<source_loc>
			<id>3679</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3673,3680,3681</sub_loc>
		</source_loc>
		<signal>
			<name>src_vld_2d</name>
			<datatype W="1">bool</datatype>
			<source_loc>3679</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>3672</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3608,3661,3664,3671</sub_loc>
		</source_loc>
		<source_loc>
			<id>3676</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3672,3677,3678</sub_loc>
		</source_loc>
		<signal>
			<name>src_vld_1d</name>
			<datatype W="1">bool</datatype>
			<source_loc>3676</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>feature_write_addr_gen_Eqi2u8_4_1_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3611</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_And_1Ux1U_1U_4_5_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3615</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4057</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3829,4033,3828</sub_loc>
		</source_loc>
		<signal>
			<name>feature_write_addr_gen_Add_32Ux32U_32U_1_21_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>4057</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_N_Mux_32_2_34_4_35_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>3918</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_Add2i1u32_1_34_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>3917</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_And_1Ux1U_1U_4_33_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3916</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_OrReduction_3U_1U_4_32_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3915</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_Muxi0u32u1_4_36_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>3919</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>2629</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>797,2808</sub_loc>
		</source_loc>
		<source_loc>
			<id>1808</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>175</line>
			<col>19</col>
		</source_loc>
		<source_loc>
			<id>2628</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>797,1808</sub_loc>
		</source_loc>
		<source_loc>
			<id>4166</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2629,2628,3826,3909,3910,3920,3930,3931</sub_loc>
		</source_loc>
		<signal>
			<name>write_cnt</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>4166</source_loc>
			<area>196.9920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>196.9920</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_32</module_name>
		</signal>
		<signal>
			<name>feature_write_addr_gen_OrReduction_3U_1U_4_12_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3755</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_Nei7u3_4_10_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3736</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_Eqi7u3_4_13_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3741</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_Eqi6u3_4_14_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3743</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_Eqi5u3_4_15_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3745</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_Eqi4u3_4_16_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3747</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_Eqi3u3_4_17_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3749</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_Eqi2u3_4_18_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3751</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_Eqi1u3_4_19_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3753</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_And_1Ux1U_1U_4_11_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3737</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_Not_1U_1U_4_20_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3756</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3759</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3733,3742</sub_loc>
		</source_loc>
		<source_loc>
			<id>3788</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3759,3789,3790,3999</sub_loc>
		</source_loc>
		<signal>
			<name>fifo_mem_7</name>
			<datatype W="320">sc_biguint</datatype>
			<source_loc>3788</source_loc>
			<area>2626.5600</area>
			<comb_area>0.0000</comb_area>
			<seq_area>2626.5600</seq_area>
			<delay>0.1342</delay>
			<setup_time>0.1095</setup_time>
			<module_name>regr_en_ac_320</module_name>
		</signal>
		<source_loc>
			<id>3766</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3726,3757</sub_loc>
		</source_loc>
		<source_loc>
			<id>3767</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3766,3768,3769,4006</sub_loc>
		</source_loc>
		<signal>
			<name>fifo_mem_0</name>
			<datatype W="320">sc_biguint</datatype>
			<source_loc>3767</source_loc>
			<area>2626.5600</area>
			<comb_area>0.0000</comb_area>
			<seq_area>2626.5600</seq_area>
			<delay>0.1342</delay>
			<setup_time>0.1095</setup_time>
			<module_name>regr_en_ac_320</module_name>
		</signal>
		<source_loc>
			<id>3765</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3727,3754</sub_loc>
		</source_loc>
		<source_loc>
			<id>3770</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3765,3771,3772,4005</sub_loc>
		</source_loc>
		<signal>
			<name>fifo_mem_1</name>
			<datatype W="320">sc_biguint</datatype>
			<source_loc>3770</source_loc>
			<area>2626.5600</area>
			<comb_area>0.0000</comb_area>
			<seq_area>2626.5600</seq_area>
			<delay>0.1342</delay>
			<setup_time>0.1095</setup_time>
			<module_name>regr_en_ac_320</module_name>
		</signal>
		<source_loc>
			<id>3764</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3728,3752</sub_loc>
		</source_loc>
		<source_loc>
			<id>3773</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3764,3774,3775,4004</sub_loc>
		</source_loc>
		<signal>
			<name>fifo_mem_2</name>
			<datatype W="320">sc_biguint</datatype>
			<source_loc>3773</source_loc>
			<area>2626.5600</area>
			<comb_area>0.0000</comb_area>
			<seq_area>2626.5600</seq_area>
			<delay>0.1342</delay>
			<setup_time>0.1095</setup_time>
			<module_name>regr_en_ac_320</module_name>
		</signal>
		<source_loc>
			<id>3763</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3729,3750</sub_loc>
		</source_loc>
		<source_loc>
			<id>3776</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3763,3777,3778,4003</sub_loc>
		</source_loc>
		<signal>
			<name>fifo_mem_3</name>
			<datatype W="320">sc_biguint</datatype>
			<source_loc>3776</source_loc>
			<area>2626.5600</area>
			<comb_area>0.0000</comb_area>
			<seq_area>2626.5600</seq_area>
			<delay>0.1342</delay>
			<setup_time>0.1095</setup_time>
			<module_name>regr_en_ac_320</module_name>
		</signal>
		<source_loc>
			<id>3762</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3730,3748</sub_loc>
		</source_loc>
		<source_loc>
			<id>3779</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3762,3780,3781,4002</sub_loc>
		</source_loc>
		<signal>
			<name>fifo_mem_4</name>
			<datatype W="320">sc_biguint</datatype>
			<source_loc>3779</source_loc>
			<area>2626.5600</area>
			<comb_area>0.0000</comb_area>
			<seq_area>2626.5600</seq_area>
			<delay>0.1342</delay>
			<setup_time>0.1095</setup_time>
			<module_name>regr_en_ac_320</module_name>
		</signal>
		<source_loc>
			<id>3761</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3731,3746</sub_loc>
		</source_loc>
		<source_loc>
			<id>3782</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3761,3783,3784,4001</sub_loc>
		</source_loc>
		<signal>
			<name>fifo_mem_5</name>
			<datatype W="320">sc_biguint</datatype>
			<source_loc>3782</source_loc>
			<area>2626.5600</area>
			<comb_area>0.0000</comb_area>
			<seq_area>2626.5600</seq_area>
			<delay>0.1342</delay>
			<setup_time>0.1095</setup_time>
			<module_name>regr_en_ac_320</module_name>
		</signal>
		<source_loc>
			<id>3760</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3732,3744</sub_loc>
		</source_loc>
		<source_loc>
			<id>3785</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3760,3786,3787,4000</sub_loc>
		</source_loc>
		<signal>
			<name>fifo_mem_6</name>
			<datatype W="320">sc_biguint</datatype>
			<source_loc>3785</source_loc>
			<area>2626.5600</area>
			<comb_area>0.0000</comb_area>
			<seq_area>2626.5600</seq_area>
			<delay>0.1342</delay>
			<setup_time>0.1095</setup_time>
			<module_name>regr_en_ac_320</module_name>
		</signal>
		<signal>
			<name>feature_write_addr_gen_OrReduction_3U_1U_4_42_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3994</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4009</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3997,4008,4035</sub_loc>
		</source_loc>
		<signal>
			<name>fifo_out</name>
			<datatype W="320">sc_biguint</datatype>
			<source_loc>4009</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_And_1Ux1U_1U_4_43_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3995</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_N_MuxB_320_8_35_1_44_out1</name>
			<datatype W="320">sc_biguint</datatype>
			<source_loc>4007</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_N_Mux_3_2_28_4_30_out1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>3866</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_MuxSubi1u3u3u1_4_29_out1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>3865</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_Add2i1u3_4_28_out1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>3864</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_And_1Ux1U_1U_4_27_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3862</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_And_1Ux1U_1U_4_25_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3859</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_And_1Ux1U_1U_4_24_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3858</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4132</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3520,3861</sub_loc>
		</source_loc>
		<signal>
			<name>feature_write_addr_gen_OrReduction_3U_1U_4_23_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4132</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_N_Mux_3_2_28_4_31_out1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>3867</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>2567</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2917,1890</sub_loc>
		</source_loc>
		<source_loc>
			<id>2564</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2917,1874</sub_loc>
		</source_loc>
		<source_loc>
			<id>4135</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2567,2564,3835,3854,3913,3943,3834</sub_loc>
		</source_loc>
		<signal>
			<name>feature_write_addr_gen_Not_1U_1U_1_22_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4135</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_OrReduction_3U_1U_1_37_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3945</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_And_1Ux1U_1U_4_8_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3701</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_Nei7u3_4_7_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3700</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_MuxAdd2i1u3u3u1_4_9_out1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>3702</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>2547</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>864,2724</sub_loc>
		</source_loc>
		<source_loc>
			<id>1946</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>240</line>
			<col>16</col>
		</source_loc>
		<source_loc>
			<id>2546</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>864,1946</sub_loc>
		</source_loc>
		<source_loc>
			<id>4118</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2547,2546,3695,3696,3703,3713,3714,3739</sub_loc>
		</source_loc>
		<signal>
			<name>wr_ptr</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>4118</source_loc>
			<area>18.4680</area>
			<comb_area>0.0000</comb_area>
			<seq_area>18.4680</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_3</module_name>
		</signal>
		<signal>
			<name>feature_write_addr_gen_And_1Ux1U_1U_4_40_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3965</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3975</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3947,3962,3992,3946</sub_loc>
		</source_loc>
		<signal>
			<name>feature_write_addr_gen_And_1Ux1U_1U_1_38_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3975</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_OrReduction_3U_1U_4_39_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3964</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>2566</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>866,1891</sub_loc>
		</source_loc>
		<source_loc>
			<id>1881</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>210</line>
			<col>18</col>
		</source_loc>
		<source_loc>
			<id>2569</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>866,1881</sub_loc>
		</source_loc>
		<source_loc>
			<id>2572</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>866,2761</sub_loc>
		</source_loc>
		<source_loc>
			<id>1896</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>215</line>
			<col>18</col>
		</source_loc>
		<source_loc>
			<id>2571</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>866,1896</sub_loc>
		</source_loc>
		<source_loc>
			<id>1884</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>212</line>
			<col>18</col>
		</source_loc>
		<source_loc>
			<id>2570</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>866,1884</sub_loc>
		</source_loc>
		<source_loc>
			<id>4149</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2566,2569,2572,2571,2570,3852,3868,3888,3889,3914,3944,3963,3993,4032</sub_loc>
		</source_loc>
		<signal>
			<name>fifo_cnt</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>4149</source_loc>
			<area>18.4680</area>
			<comb_area>0.0000</comb_area>
			<seq_area>18.4680</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_3</module_name>
		</signal>
		<signal>
			<name>feature_write_addr_gen_MuxAdd2i1u3u3u1_4_41_out1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>3966</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>2534</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>865,2711</sub_loc>
		</source_loc>
		<source_loc>
			<id>1966</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>248</line>
			<col>16</col>
		</source_loc>
		<source_loc>
			<id>2533</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>865,1966</sub_loc>
		</source_loc>
		<source_loc>
			<id>4110</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2534,2533,3959,3960,3967,3977,3978,3998</sub_loc>
		</source_loc>
		<signal>
			<name>rd_ptr</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>4110</source_loc>
			<area>18.4680</area>
			<comb_area>0.0000</comb_area>
			<seq_area>18.4680</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_3</module_name>
		</signal>
		<source_loc>
			<id>1955</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>245</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>2528</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>573,1955</sub_loc>
		</source_loc>
		<thread>
			<name>drive_rd_ptr</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>rd_ptr</name>
			</lhs>
			<rhs>
				<name>feature_write_addr_gen_MuxAdd2i1u3u3u1_4_41_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2528</source_loc>
			<thread>_rd_ptr</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_OrReduction_3U_1U_4_39</name>
			<dissolved_from>feature_write_addr_gen_OrReduction_3U_1U_4_39</dissolved_from>
			<async/>
			<rhs>
				<name>fifo_cnt</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_OrReduction_3U_1U_4_39_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1964</source_loc>
			<thread>_rd_ptr</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_And_1Ux1U_1U_4_40</name>
			<dissolved_from>feature_write_addr_gen_And_1Ux1U_1U_4_40</dissolved_from>
			<async/>
			<rhs>
				<name>feature_write_addr_gen_OrReduction_3U_1U_4_39_out1</name>
			</rhs>
			<rhs>
				<name>feature_write_addr_gen_And_1Ux1U_1U_1_38_out1</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_And_1Ux1U_1U_4_40_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1964</source_loc>
			<thread>_rd_ptr</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_MuxAdd2i1u3u3u1_4_41</name>
			<dissolved_from>feature_write_addr_gen_MuxAdd2i1u3u3u1_4_41</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>rd_ptr</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_MuxAdd2i1u3u3u1_4_41_out1</name>
			</lhs>
			<cond>
				<name>feature_write_addr_gen_And_1Ux1U_1U_4_40_out1</name>
			</cond>
			<source_loc>2909</source_loc>
			<thread>_rd_ptr</thread>
		</thread>
		<source_loc>
			<id>1933</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>237</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>2537</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>573,1933</sub_loc>
		</source_loc>
		<thread>
			<name>drive_wr_ptr</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>wr_ptr</name>
			</lhs>
			<rhs>
				<name>feature_write_addr_gen_MuxAdd2i1u3u3u1_4_9_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2537</source_loc>
			<thread>_wr_ptr</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_Nei7u3_4_7</name>
			<dissolved_from>feature_write_addr_gen_Nei7u3_4_7</dissolved_from>
			<async/>
			<rhs>
				<value>7</value>
			</rhs>
			<rhs>
				<name>fifo_cnt</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_Nei7u3_4_7_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1943</source_loc>
			<thread>_wr_ptr</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_And_1Ux1U_1U_4_8</name>
			<dissolved_from>feature_write_addr_gen_And_1Ux1U_1U_4_8</dissolved_from>
			<async/>
			<rhs>
				<name>src_vld</name>
			</rhs>
			<rhs>
				<name>feature_write_addr_gen_Nei7u3_4_7_out1</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_And_1Ux1U_1U_4_8_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1964</source_loc>
			<thread>_wr_ptr</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_MuxAdd2i1u3u3u1_4_9</name>
			<dissolved_from>feature_write_addr_gen_MuxAdd2i1u3u3u1_4_9</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>wr_ptr</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_MuxAdd2i1u3u3u1_4_9_out1</name>
			</lhs>
			<cond>
				<name>feature_write_addr_gen_And_1Ux1U_1U_4_8_out1</name>
			</cond>
			<source_loc>2909</source_loc>
			<thread>_wr_ptr</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_OrReduction_3U_1U_1_37</name>
			<dissolved_from>feature_write_addr_gen_OrReduction_3U_1U_1_37</dissolved_from>
			<async/>
			<rhs>
				<name>fifo_cnt</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_OrReduction_3U_1U_1_37_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1964</source_loc>
			<thread>_rd_en</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_And_1Ux1U_1U_1_38</name>
			<dissolved_from>feature_write_addr_gen_And_1Ux1U_1U_1_38</dissolved_from>
			<async/>
			<rhs>
				<name>feature_write_addr_gen_Not_1U_1U_1_22_out1</name>
			</rhs>
			<rhs>
				<name>feature_write_addr_gen_OrReduction_3U_1U_1_37_out1</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_And_1Ux1U_1U_1_38_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1964</source_loc>
			<thread>_rd_en</thread>
		</thread>
		<source_loc>
			<id>1866</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>207</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>2558</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>573,1866</sub_loc>
		</source_loc>
		<thread>
			<name>drive_fifo_cnt</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>fifo_cnt</name>
			</lhs>
			<rhs>
				<name>feature_write_addr_gen_N_Mux_3_2_28_4_31_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2558</source_loc>
			<thread>_fifo_cnt</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_OrReduction_3U_1U_4_23</name>
			<dissolved_from>feature_write_addr_gen_OrReduction_3U_1U_4_23</dissolved_from>
			<async/>
			<rhs>
				<name>fifo_cnt</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_OrReduction_3U_1U_4_23_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1964</source_loc>
			<thread>_fifo_cnt</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_And_1Ux1U_1U_4_24</name>
			<dissolved_from>feature_write_addr_gen_And_1Ux1U_1U_4_24</dissolved_from>
			<async/>
			<rhs>
				<name>feature_write_addr_gen_Not_1U_1U_1_22_out1</name>
			</rhs>
			<rhs>
				<name>src_vld</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_And_1Ux1U_1U_4_24_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1964</source_loc>
			<thread>_fifo_cnt</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_And_1Ux1U_1U_4_25</name>
			<dissolved_from>feature_write_addr_gen_And_1Ux1U_1U_4_25</dissolved_from>
			<async/>
			<rhs>
				<name>feature_write_addr_gen_OrReduction_3U_1U_4_23_out1</name>
			</rhs>
			<rhs>
				<name>feature_write_addr_gen_And_1Ux1U_1U_4_24_out1</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_And_1Ux1U_1U_4_25_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1964</source_loc>
			<thread>_fifo_cnt</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_And_1Ux1U_1U_4_27</name>
			<dissolved_from>feature_write_addr_gen_And_1Ux1U_1U_4_27</dissolved_from>
			<async/>
			<rhs>
				<name>feature_write_addr_gen_Not_1U_1U_1_22_out1</name>
			</rhs>
			<rhs>
				<name>feature_write_addr_gen_OrReduction_3U_1U_4_23_out1</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_And_1Ux1U_1U_4_27_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1964</source_loc>
			<thread>_fifo_cnt</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_Add2i1u3_4_28</name>
			<dissolved_from>feature_write_addr_gen_Add2i1u3_4_28</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>fifo_cnt</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_Add2i1u3_4_28_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1968</source_loc>
			<thread>_fifo_cnt</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_MuxSubi1u3u3u1_4_29</name>
			<dissolved_from>feature_write_addr_gen_MuxSubi1u3u3u1_4_29</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>fifo_cnt</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_MuxSubi1u3u3u1_4_29_out1</name>
			</lhs>
			<cond>
				<name>feature_write_addr_gen_And_1Ux1U_1U_4_27_out1</name>
			</cond>
			<source_loc>2913</source_loc>
			<thread>_fifo_cnt</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_N_Mux_3_2_28_4_30</name>
			<dissolved_from>feature_write_addr_gen_N_Mux_3_2_28_4_30</dissolved_from>
			<async/>
			<mux_area>7.1820</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>feature_write_addr_gen_Add2i1u3_4_28_out1</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_N_Mux_3_2_28_4_30_out1</name>
			</lhs>
			<rhs>
				<name>feature_write_addr_gen_MuxSubi1u3u3u1_4_29_out1</name>
			</rhs>
			<cond>
				<name>src_vld</name>
			</cond>
			<source_loc>2909</source_loc>
			<thread>_fifo_cnt</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_N_Mux_3_2_28_4_31</name>
			<dissolved_from>feature_write_addr_gen_N_Mux_3_2_28_4_31</dissolved_from>
			<async/>
			<mux_area>7.1820</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>fifo_cnt</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_N_Mux_3_2_28_4_31_out1</name>
			</lhs>
			<rhs>
				<name>feature_write_addr_gen_N_Mux_3_2_28_4_30_out1</name>
			</rhs>
			<cond>
				<name>feature_write_addr_gen_And_1Ux1U_1U_4_25_out1</name>
			</cond>
			<source_loc>2909</source_loc>
			<thread>_fifo_cnt</thread>
		</thread>
		<thread>
			<name>drive_fifo_out</name>
			<async/>
			<module_name>mux_320bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>869.2618</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>feature_write_addr_gen_N_MuxB_320_8_35_1_44_out1</name>
			</rhs>
			<lhs>
				<name>fifo_out</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>feature_write_addr_gen_And_1Ux1U_1U_4_43_out1</name>
			</cond>
			<source_loc>2776</source_loc>
			<thread>_fifo_read</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_OrReduction_3U_1U_4_42</name>
			<dissolved_from>feature_write_addr_gen_OrReduction_3U_1U_4_42</dissolved_from>
			<async/>
			<rhs>
				<name>fifo_cnt</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_OrReduction_3U_1U_4_42_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1964</source_loc>
			<thread>_fifo_read</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_And_1Ux1U_1U_4_43</name>
			<dissolved_from>feature_write_addr_gen_And_1Ux1U_1U_4_43</dissolved_from>
			<async/>
			<rhs>
				<name>feature_write_addr_gen_OrReduction_3U_1U_4_42_out1</name>
			</rhs>
			<rhs>
				<name>feature_write_addr_gen_And_1Ux1U_1U_1_38_out1</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_And_1Ux1U_1U_4_43_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1964</source_loc>
			<thread>_fifo_read</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_N_MuxB_320_8_35_1_44</name>
			<dissolved_from>feature_write_addr_gen_N_MuxB_320_8_35_1_44</dissolved_from>
			<async/>
			<mux_area>4818.5064</mux_area>
			<mux_delay>0.1528</mux_delay>
			<control_delay>0.2886</control_delay>
			<rhs>
				<name>fifo_mem_7</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_N_MuxB_320_8_35_1_44_out1</name>
			</lhs>
			<rhs>
				<name>fifo_mem_0</name>
			</rhs>
			<rhs>
				<name>fifo_mem_1</name>
			</rhs>
			<rhs>
				<name>fifo_mem_2</name>
			</rhs>
			<rhs>
				<name>fifo_mem_3</name>
			</rhs>
			<rhs>
				<name>fifo_mem_4</name>
			</rhs>
			<rhs>
				<name>fifo_mem_5</name>
			</rhs>
			<rhs>
				<name>fifo_mem_6</name>
			</rhs>
			<cond>
				<name>rd_ptr</name>
			</cond>
			<source_loc>1858</source_loc>
			<thread>_fifo_read</thread>
		</thread>
		<source_loc>
			<id>1819</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>180</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>2598</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>573,1819</sub_loc>
		</source_loc>
		<thread>
			<name>drive_fifo_mem_0</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.1002</controller_delay>
			<lhs>
				<name>fifo_mem_0</name>
			</lhs>
			<rhs>
				<name>src</name>
			</rhs>
			<cond>
				<name>feature_write_addr_gen_Not_1U_1U_4_20_out1</name>
				<name>feature_write_addr_gen_And_1Ux1U_1U_4_11_out1</name>
			</cond>
			<source_loc>2598</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>drive_fifo_mem_1</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.1002</controller_delay>
			<lhs>
				<name>fifo_mem_1</name>
			</lhs>
			<rhs>
				<name>src</name>
			</rhs>
			<cond>
				<name>feature_write_addr_gen_Eqi1u3_4_19_out1</name>
				<name>feature_write_addr_gen_And_1Ux1U_1U_4_11_out1</name>
			</cond>
			<source_loc>2598</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>drive_fifo_mem_2</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.1002</controller_delay>
			<lhs>
				<name>fifo_mem_2</name>
			</lhs>
			<rhs>
				<name>src</name>
			</rhs>
			<cond>
				<name>feature_write_addr_gen_Eqi2u3_4_18_out1</name>
				<name>feature_write_addr_gen_And_1Ux1U_1U_4_11_out1</name>
			</cond>
			<source_loc>2598</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>drive_fifo_mem_3</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.1002</controller_delay>
			<lhs>
				<name>fifo_mem_3</name>
			</lhs>
			<rhs>
				<name>src</name>
			</rhs>
			<cond>
				<name>feature_write_addr_gen_Eqi3u3_4_17_out1</name>
				<name>feature_write_addr_gen_And_1Ux1U_1U_4_11_out1</name>
			</cond>
			<source_loc>2598</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>drive_fifo_mem_4</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.1002</controller_delay>
			<lhs>
				<name>fifo_mem_4</name>
			</lhs>
			<rhs>
				<name>src</name>
			</rhs>
			<cond>
				<name>feature_write_addr_gen_Eqi4u3_4_16_out1</name>
				<name>feature_write_addr_gen_And_1Ux1U_1U_4_11_out1</name>
			</cond>
			<source_loc>2598</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>drive_fifo_mem_5</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.1002</controller_delay>
			<lhs>
				<name>fifo_mem_5</name>
			</lhs>
			<rhs>
				<name>src</name>
			</rhs>
			<cond>
				<name>feature_write_addr_gen_Eqi5u3_4_15_out1</name>
				<name>feature_write_addr_gen_And_1Ux1U_1U_4_11_out1</name>
			</cond>
			<source_loc>2598</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>drive_fifo_mem_6</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.1002</controller_delay>
			<lhs>
				<name>fifo_mem_6</name>
			</lhs>
			<rhs>
				<name>src</name>
			</rhs>
			<cond>
				<name>feature_write_addr_gen_Eqi6u3_4_14_out1</name>
				<name>feature_write_addr_gen_And_1Ux1U_1U_4_11_out1</name>
			</cond>
			<source_loc>2598</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>drive_fifo_mem_7</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.1002</controller_delay>
			<lhs>
				<name>fifo_mem_7</name>
			</lhs>
			<rhs>
				<name>src</name>
			</rhs>
			<cond>
				<name>feature_write_addr_gen_Eqi7u3_4_13_out1</name>
				<name>feature_write_addr_gen_And_1Ux1U_1U_4_11_out1</name>
			</cond>
			<source_loc>2598</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_Nei7u3_4_10</name>
			<dissolved_from>feature_write_addr_gen_Nei7u3_4_10</dissolved_from>
			<async/>
			<rhs>
				<value>7</value>
			</rhs>
			<rhs>
				<name>fifo_cnt</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_Nei7u3_4_10_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1943</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_And_1Ux1U_1U_4_11</name>
			<dissolved_from>feature_write_addr_gen_And_1Ux1U_1U_4_11</dissolved_from>
			<async/>
			<rhs>
				<name>src_vld</name>
			</rhs>
			<rhs>
				<name>feature_write_addr_gen_Nei7u3_4_10_out1</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_And_1Ux1U_1U_4_11_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1964</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_OrReduction_3U_1U_4_12</name>
			<dissolved_from>feature_write_addr_gen_OrReduction_3U_1U_4_12</dissolved_from>
			<async/>
			<rhs>
				<name>wr_ptr</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_OrReduction_3U_1U_4_12_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1964</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_Eqi7u3_4_13</name>
			<dissolved_from>feature_write_addr_gen_Eqi7u3_4_13</dissolved_from>
			<async/>
			<rhs>
				<value>7</value>
			</rhs>
			<rhs>
				<name>wr_ptr</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_Eqi7u3_4_13_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1843</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_Eqi6u3_4_14</name>
			<dissolved_from>feature_write_addr_gen_Eqi6u3_4_14</dissolved_from>
			<async/>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<name>wr_ptr</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_Eqi6u3_4_14_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1843</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_Eqi5u3_4_15</name>
			<dissolved_from>feature_write_addr_gen_Eqi5u3_4_15</dissolved_from>
			<async/>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<name>wr_ptr</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_Eqi5u3_4_15_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1843</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_Eqi4u3_4_16</name>
			<dissolved_from>feature_write_addr_gen_Eqi4u3_4_16</dissolved_from>
			<async/>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<name>wr_ptr</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_Eqi4u3_4_16_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1843</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_Eqi3u3_4_17</name>
			<dissolved_from>feature_write_addr_gen_Eqi3u3_4_17</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>wr_ptr</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_Eqi3u3_4_17_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1843</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_Eqi2u3_4_18</name>
			<dissolved_from>feature_write_addr_gen_Eqi2u3_4_18</dissolved_from>
			<async/>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<name>wr_ptr</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_Eqi2u3_4_18_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1843</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_Eqi1u3_4_19</name>
			<dissolved_from>feature_write_addr_gen_Eqi1u3_4_19</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>wr_ptr</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_Eqi1u3_4_19_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1843</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_Not_1U_1U_4_20</name>
			<dissolved_from>feature_write_addr_gen_Not_1U_1U_4_20</dissolved_from>
			<async/>
			<rhs>
				<name>feature_write_addr_gen_OrReduction_3U_1U_4_12_out1</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_Not_1U_1U_4_20_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1843</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<source_loc>
			<id>1793</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>169</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>2622</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>573,1793</sub_loc>
		</source_loc>
		<thread>
			<name>drive_write_cnt</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>write_cnt</name>
			</lhs>
			<rhs>
				<name>feature_write_addr_gen_Muxi0u32u1_4_36_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2622</source_loc>
			<thread>_up_count</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_OrReduction_3U_1U_4_32</name>
			<dissolved_from>feature_write_addr_gen_OrReduction_3U_1U_4_32</dissolved_from>
			<async/>
			<rhs>
				<name>fifo_cnt</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_OrReduction_3U_1U_4_32_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1964</source_loc>
			<thread>_up_count</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_And_1Ux1U_1U_4_33</name>
			<dissolved_from>feature_write_addr_gen_And_1Ux1U_1U_4_33</dissolved_from>
			<async/>
			<rhs>
				<name>feature_write_addr_gen_OrReduction_3U_1U_4_32_out1</name>
			</rhs>
			<rhs>
				<name>feature_write_addr_gen_Not_1U_1U_1_22_out1</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_And_1Ux1U_1U_4_33_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1964</source_loc>
			<thread>_up_count</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_Add2i1u32_1_34</name>
			<dissolved_from>feature_write_addr_gen_Add2i1u32_1_34</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>write_cnt</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_Add2i1u32_1_34_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1810</source_loc>
			<thread>_up_count</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_N_Mux_32_2_34_4_35</name>
			<dissolved_from>feature_write_addr_gen_N_Mux_32_2_34_4_35</dissolved_from>
			<async/>
			<mux_area>76.6080</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>feature_write_addr_gen_Add2i1u32_1_34_out1</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_N_Mux_32_2_34_4_35_out1</name>
			</lhs>
			<rhs>
				<name>write_cnt</name>
			</rhs>
			<cond>
				<name>feature_write_addr_gen_And_1Ux1U_1U_4_33_out1</name>
			</cond>
			<source_loc>3071</source_loc>
			<thread>_up_count</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_Muxi0u32u1_4_36</name>
			<dissolved_from>feature_write_addr_gen_Muxi0u32u1_4_36</dissolved_from>
			<async/>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_Muxi0u32u1_4_36_out1</name>
			</lhs>
			<rhs>
				<name>feature_write_addr_gen_N_Mux_32_2_34_4_35_out1</name>
			</rhs>
			<cond>
				<name>init</name>
			</cond>
			<source_loc>3072</source_loc>
			<thread>_up_count</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_Add_32Ux32U_32U_1_21</name>
			<dissolved_from>feature_write_addr_gen_Add_32Ux32U_32U_1_21</dissolved_from>
			<async/>
			<rhs>
				<name>base_addr</name>
			</rhs>
			<rhs>
				<name>write_cnt</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_Add_32Ux32U_32U_1_21_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1789</source_loc>
			<thread>_address</thread>
		</thread>
		<source_loc>
			<id>1756</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>149</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>2637</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>573,1756</sub_loc>
		</source_loc>
		<thread>
			<name>drive_stop</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>stop</name>
			</lhs>
			<rhs>
				<name>feature_write_addr_gen_And_1Ux1U_1U_4_5_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2637</source_loc>
			<thread>_stop</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_Eqi2u8_4_1</name>
			<dissolved_from>feature_write_addr_gen_Eqi2u8_4_1</dissolved_from>
			<async/>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<name>conv_type</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_Eqi2u8_4_1_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1764</source_loc>
			<thread>_stop</thread>
		</thread>
		<assign>
			<name>drive_feature_write_addr_gen_OrReduction_4U_1U_4_2_in1</name>
			<lhs>
				<name>feature_write_addr_gen_OrReduction_4U_1U_4_2_in1</name>
			</lhs>
			<rhs>
				<name>src_vld_3d</name>
				<name>src_vld_2d</name>
				<name>src_vld_1d</name>
				<name>src_vld</name>
			</rhs>
		</assign>
		<thread>
			<name>feature_write_addr_gen_OrReduction_4U_1U_4_2</name>
			<dissolved_from>feature_write_addr_gen_OrReduction_4U_1U_4_2</dissolved_from>
			<async/>
			<rhs>
				<name>feature_write_addr_gen_OrReduction_4U_1U_4_2_in1</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_OrReduction_4U_1U_4_2_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1775</source_loc>
			<thread>_stop</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_OrReduction_8U_1U_4_3</name>
			<dissolved_from>feature_write_addr_gen_OrReduction_8U_1U_4_3</dissolved_from>
			<async/>
			<rhs>
				<name>start</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_OrReduction_8U_1U_4_3_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>3074</source_loc>
			<thread>_stop</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_N_Muxb_1_2_26_4_4</name>
			<dissolved_from>feature_write_addr_gen_N_Muxb_1_2_26_4_4</dissolved_from>
			<async/>
			<mux_area>2.3940</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>feature_write_addr_gen_OrReduction_4U_1U_4_2_out1</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_N_Muxb_1_2_26_4_4_out1</name>
			</lhs>
			<rhs>
				<name>src_vld</name>
			</rhs>
			<cond>
				<name>feature_write_addr_gen_Eqi2u8_4_1_out1</name>
			</cond>
			<source_loc>3073</source_loc>
			<thread>_stop</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_And_1Ux1U_1U_4_5</name>
			<dissolved_from>feature_write_addr_gen_And_1Ux1U_1U_4_5</dissolved_from>
			<async/>
			<rhs>
				<name>feature_write_addr_gen_OrReduction_8U_1U_4_3_out1</name>
			</rhs>
			<rhs>
				<name>feature_write_addr_gen_N_Muxb_1_2_26_4_4_out1</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_And_1Ux1U_1U_4_5_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1964</source_loc>
			<thread>_stop</thread>
		</thread>
		<source_loc>
			<id>1737</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>119</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>2650</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>573,1737</sub_loc>
		</source_loc>
		<thread>
			<name>drive_read_data</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>read_data</name>
			</lhs>
			<rhs>
				<name>feature_write_addr_gen_N_MuxB_320_2_25_4_6_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2650</source_loc>
			<thread>_read_data</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_N_MuxB_320_2_25_4_6</name>
			<dissolved_from>feature_write_addr_gen_N_MuxB_320_2_25_4_6</dissolved_from>
			<async/>
			<mux_area>437.7600</mux_area>
			<mux_delay>0.0714</mux_delay>
			<control_delay>0.0714</control_delay>
			<rhs>
				<name>data_in</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_N_MuxB_320_2_25_4_6_out1</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>data_in_en</name>
			</cond>
			<source_loc>3076</source_loc>
			<thread>_read_data</thread>
		</thread>
		<source_loc>
			<id>1576</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>87</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>2657</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>573,1576</sub_loc>
		</source_loc>
		<thread>
			<name>drive_data_out</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>data_out</name>
			</lhs>
			<rhs>
				<name>feature_write_addr_gen_N_MuxB_320_2_24_4_52_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2657</source_loc>
			<thread>_assign</thread>
		</thread>
		<thread>
			<name>drive_oe_0</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>oe_0</name>
			</lhs>
			<rhs>
				<name>read_address_valid</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2657</source_loc>
			<thread>_assign</thread>
		</thread>
		<thread>
			<name>drive_we_0</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>we_0</name>
			</lhs>
			<rhs>
				<name>feature_write_addr_gen_And_1Ux1U_1U_4_53_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2657</source_loc>
			<thread>_assign</thread>
		</thread>
		<thread>
			<name>drive_cs_0</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>cs_0</name>
			</lhs>
			<rhs>
				<name>feature_write_addr_gen_Or_1Ux1U_1U_4_54_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2657</source_loc>
			<thread>_assign</thread>
		</thread>
		<thread>
			<name>drive_address_0</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>address_0</name>
			</lhs>
			<rhs>
				<name>feature_write_addr_gen_N_Mux_32_2_34_4_55_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2657</source_loc>
			<thread>_assign</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_OrReduction_3U_1U_4_48</name>
			<dissolved_from>feature_write_addr_gen_OrReduction_3U_1U_4_48</dissolved_from>
			<async/>
			<rhs>
				<name>fifo_cnt</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_OrReduction_3U_1U_4_48_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1964</source_loc>
			<thread>_assign</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_Not_1U_1U_4_46</name>
			<dissolved_from>feature_write_addr_gen_Not_1U_1U_4_46</dissolved_from>
			<async/>
			<rhs>
				<name>feature_write_addr_gen_OrReduction_3U_1U_4_48_out1</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_Not_1U_1U_4_46_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1843</source_loc>
			<thread>_assign</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_Or_1Ux1U_1U_4_47</name>
			<dissolved_from>feature_write_addr_gen_Or_1Ux1U_1U_4_47</dissolved_from>
			<async/>
			<rhs>
				<name>read_address_valid</name>
			</rhs>
			<rhs>
				<name>feature_write_addr_gen_Not_1U_1U_4_46_out1</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_Or_1Ux1U_1U_4_47_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1676</source_loc>
			<thread>_assign</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_Not_1U_1U_4_49</name>
			<dissolved_from>feature_write_addr_gen_Not_1U_1U_4_49</dissolved_from>
			<async/>
			<rhs>
				<name>read_address_valid</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_Not_1U_1U_4_49_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1843</source_loc>
			<thread>_assign</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_Muxu32i0u1_4_51</name>
			<dissolved_from>feature_write_addr_gen_Muxu32i0u1_4_51</dissolved_from>
			<async/>
			<rhs>
				<name>feature_write_addr_gen_Add_32Ux32U_32U_1_21_out1</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_Muxu32i0u1_4_51_out1</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>feature_write_addr_gen_OrReduction_3U_1U_4_48_out1</name>
			</cond>
			<source_loc>3077</source_loc>
			<thread>_assign</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_N_MuxB_320_2_24_4_52</name>
			<dissolved_from>feature_write_addr_gen_N_MuxB_320_2_24_4_52</dissolved_from>
			<async/>
			<mux_area>437.7600</mux_area>
			<mux_delay>0.0629</mux_delay>
			<control_delay>0.0629</control_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_N_MuxB_320_2_24_4_52_out1</name>
			</lhs>
			<rhs>
				<name>fifo_out</name>
			</rhs>
			<cond>
				<name>feature_write_addr_gen_Or_1Ux1U_1U_4_47_out1</name>
			</cond>
			<source_loc>3086</source_loc>
			<thread>_assign</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_And_1Ux1U_1U_4_53</name>
			<dissolved_from>feature_write_addr_gen_And_1Ux1U_1U_4_53</dissolved_from>
			<async/>
			<rhs>
				<name>feature_write_addr_gen_OrReduction_3U_1U_4_48_out1</name>
			</rhs>
			<rhs>
				<name>feature_write_addr_gen_Not_1U_1U_4_49_out1</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_And_1Ux1U_1U_4_53_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1964</source_loc>
			<thread>_assign</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_Or_1Ux1U_1U_4_54</name>
			<dissolved_from>feature_write_addr_gen_Or_1Ux1U_1U_4_54</dissolved_from>
			<async/>
			<rhs>
				<name>read_address_valid</name>
			</rhs>
			<rhs>
				<name>feature_write_addr_gen_OrReduction_3U_1U_4_48_out1</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_Or_1Ux1U_1U_4_54_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1676</source_loc>
			<thread>_assign</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_N_Mux_32_2_34_4_55</name>
			<dissolved_from>feature_write_addr_gen_N_Mux_32_2_34_4_55</dissolved_from>
			<async/>
			<mux_area>76.6080</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>read_address</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_N_Mux_32_2_34_4_55_out1</name>
			</lhs>
			<rhs>
				<name>feature_write_addr_gen_Muxu32i0u1_4_51_out1</name>
			</rhs>
			<cond>
				<name>read_address_valid</name>
			</cond>
			<source_loc>3071</source_loc>
			<thread>_assign</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_Not_1U_1U_1_22</name>
			<dissolved_from>feature_write_addr_gen_Not_1U_1U_1_22</dissolved_from>
			<async/>
			<rhs>
				<name>read_address_valid</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_Not_1U_1U_1_22_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1843</source_loc>
			<thread>_write_addr_valid</thread>
		</thread>
		<source_loc>
			<id>1544</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>54</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>2679</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>573,1544</sub_loc>
		</source_loc>
		<thread>
			<name>drive_src_vld_3d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>src_vld_3d</name>
			</lhs>
			<rhs>
				<name>src_vld_2d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2679</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_src_vld_2d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>src_vld_2d</name>
			</lhs>
			<rhs>
				<name>src_vld_1d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2679</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_src_vld_1d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>src_vld_1d</name>
			</lhs>
			<rhs>
				<name>src_vld</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2679</source_loc>
			<thread>_delay</thread>
		</thread>
		<source_loc>
			<id>3635</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3612</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_OrReduction_8U_1U_4</module_name>
			<name>feature_write_addr_gen_OrReduction_8U_1U_4_3</name>
			<instance_name>feature_write_addr_gen_OrReduction_8U_1U_4_3</instance_name>
			<source_loc>3635</source_loc>
			<thread>_stop</thread>
			<dissolved_to>feature_write_addr_gen_OrReduction_8U_1U_4_3</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3649</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3641</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_N_MuxB_320_2_25_4</module_name>
			<name>feature_write_addr_gen_N_MuxB_320_2_25_4_6</name>
			<instance_name>feature_write_addr_gen_N_MuxB_320_2_25_4_6</instance_name>
			<source_loc>3649</source_loc>
			<thread>_read_data</thread>
			<dissolved_to>feature_write_addr_gen_N_MuxB_320_2_25_4_6</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3629</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3615</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_And_1Ux1U_1U_4</module_name>
			<name>feature_write_addr_gen_And_1Ux1U_1U_4_5</name>
			<instance_name>feature_write_addr_gen_And_1Ux1U_1U_4_5</instance_name>
			<source_loc>3629</source_loc>
			<thread>_stop</thread>
			<dissolved_to>feature_write_addr_gen_And_1Ux1U_1U_4_5</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3630</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3611</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_Eqi2u8_4</module_name>
			<name>feature_write_addr_gen_Eqi2u8_4_1</name>
			<instance_name>feature_write_addr_gen_Eqi2u8_4_1</instance_name>
			<source_loc>3630</source_loc>
			<thread>_stop</thread>
			<dissolved_to>feature_write_addr_gen_Eqi2u8_4_1</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3632</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3613</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_OrReduction_4U_1U_4</module_name>
			<name>feature_write_addr_gen_OrReduction_4U_1U_4_2</name>
			<instance_name>feature_write_addr_gen_OrReduction_4U_1U_4_2</instance_name>
			<source_loc>3632</source_loc>
			<thread>_stop</thread>
			<dissolved_to>feature_write_addr_gen_OrReduction_4U_1U_4_2</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3631</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3614</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_N_Muxb_1_2_26_4</module_name>
			<name>feature_write_addr_gen_N_Muxb_1_2_26_4_4</name>
			<instance_name>feature_write_addr_gen_N_Muxb_1_2_26_4_4</instance_name>
			<source_loc>3631</source_loc>
			<thread>_stop</thread>
			<dissolved_to>feature_write_addr_gen_N_Muxb_1_2_26_4_4</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3715</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3701</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_And_1Ux1U_1U_4</module_name>
			<name>feature_write_addr_gen_And_1Ux1U_1U_4_8</name>
			<instance_name>feature_write_addr_gen_And_1Ux1U_1U_4_8</instance_name>
			<source_loc>3715</source_loc>
			<thread>_wr_ptr</thread>
			<dissolved_to>feature_write_addr_gen_And_1Ux1U_1U_4_8</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3716</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3702</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_MuxAdd2i1u3u3u1_4</module_name>
			<name>feature_write_addr_gen_MuxAdd2i1u3u3u1_4_9</name>
			<instance_name>feature_write_addr_gen_MuxAdd2i1u3u3u1_4_9</instance_name>
			<source_loc>3716</source_loc>
			<thread>_wr_ptr</thread>
			<dissolved_to>feature_write_addr_gen_MuxAdd2i1u3u3u1_4_9</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4100</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4047</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_Or_1Ux1U_1U_4</module_name>
			<name>feature_write_addr_gen_Or_1Ux1U_1U_4_54</name>
			<instance_name>feature_write_addr_gen_Or_1Ux1U_1U_4_54</instance_name>
			<source_loc>4100</source_loc>
			<thread>_assign</thread>
			<dissolved_to>feature_write_addr_gen_Or_1Ux1U_1U_4_54</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3717</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3700</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_Nei7u3_4</module_name>
			<name>feature_write_addr_gen_Nei7u3_4_7</name>
			<instance_name>feature_write_addr_gen_Nei7u3_4_7</instance_name>
			<source_loc>3717</source_loc>
			<thread>_wr_ptr</thread>
			<dissolved_to>feature_write_addr_gen_Nei7u3_4_7</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3791</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3737</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_And_1Ux1U_1U_4</module_name>
			<name>feature_write_addr_gen_And_1Ux1U_1U_4_11</name>
			<instance_name>feature_write_addr_gen_And_1Ux1U_1U_4_11</instance_name>
			<source_loc>3791</source_loc>
			<thread>_fifo_write</thread>
			<dissolved_to>feature_write_addr_gen_And_1Ux1U_1U_4_11</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3794</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3753</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_Eqi1u3_4</module_name>
			<name>feature_write_addr_gen_Eqi1u3_4_19</name>
			<instance_name>feature_write_addr_gen_Eqi1u3_4_19</instance_name>
			<source_loc>3794</source_loc>
			<thread>_fifo_write</thread>
			<dissolved_to>feature_write_addr_gen_Eqi1u3_4_19</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3797</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3751</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_Eqi2u3_4</module_name>
			<name>feature_write_addr_gen_Eqi2u3_4_18</name>
			<instance_name>feature_write_addr_gen_Eqi2u3_4_18</instance_name>
			<source_loc>3797</source_loc>
			<thread>_fifo_write</thread>
			<dissolved_to>feature_write_addr_gen_Eqi2u3_4_18</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3800</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3749</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_Eqi3u3_4</module_name>
			<name>feature_write_addr_gen_Eqi3u3_4_17</name>
			<instance_name>feature_write_addr_gen_Eqi3u3_4_17</instance_name>
			<source_loc>3800</source_loc>
			<thread>_fifo_write</thread>
			<dissolved_to>feature_write_addr_gen_Eqi3u3_4_17</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3803</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3747</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_Eqi4u3_4</module_name>
			<name>feature_write_addr_gen_Eqi4u3_4_16</name>
			<instance_name>feature_write_addr_gen_Eqi4u3_4_16</instance_name>
			<source_loc>3803</source_loc>
			<thread>_fifo_write</thread>
			<dissolved_to>feature_write_addr_gen_Eqi4u3_4_16</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3806</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3745</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_Eqi5u3_4</module_name>
			<name>feature_write_addr_gen_Eqi5u3_4_15</name>
			<instance_name>feature_write_addr_gen_Eqi5u3_4_15</instance_name>
			<source_loc>3806</source_loc>
			<thread>_fifo_write</thread>
			<dissolved_to>feature_write_addr_gen_Eqi5u3_4_15</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3809</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3743</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_Eqi6u3_4</module_name>
			<name>feature_write_addr_gen_Eqi6u3_4_14</name>
			<instance_name>feature_write_addr_gen_Eqi6u3_4_14</instance_name>
			<source_loc>3809</source_loc>
			<thread>_fifo_write</thread>
			<dissolved_to>feature_write_addr_gen_Eqi6u3_4_14</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3812</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3741</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_Eqi7u3_4</module_name>
			<name>feature_write_addr_gen_Eqi7u3_4_13</name>
			<instance_name>feature_write_addr_gen_Eqi7u3_4_13</instance_name>
			<source_loc>3812</source_loc>
			<thread>_fifo_write</thread>
			<dissolved_to>feature_write_addr_gen_Eqi7u3_4_13</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3815</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3736</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_Nei7u3_4</module_name>
			<name>feature_write_addr_gen_Nei7u3_4_10</name>
			<instance_name>feature_write_addr_gen_Nei7u3_4_10</instance_name>
			<source_loc>3815</source_loc>
			<thread>_fifo_write</thread>
			<dissolved_to>feature_write_addr_gen_Nei7u3_4_10</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4097</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4038</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_Or_1Ux1U_1U_4</module_name>
			<name>feature_write_addr_gen_Or_1Ux1U_1U_4_47</name>
			<instance_name>feature_write_addr_gen_Or_1Ux1U_1U_4_47</instance_name>
			<source_loc>4097</source_loc>
			<thread>_assign</thread>
			<dissolved_to>feature_write_addr_gen_Or_1Ux1U_1U_4_47</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4090</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4036,4042,4046</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_OrReduction_3U_1U_4</module_name>
			<name>feature_write_addr_gen_OrReduction_3U_1U_4_48</name>
			<instance_name>feature_write_addr_gen_OrReduction_3U_1U_4_48</instance_name>
			<source_loc>4090</source_loc>
			<thread>_assign</thread>
			<dissolved_to>feature_write_addr_gen_OrReduction_3U_1U_4_48</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4087</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4043</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_Not_1U_1U_4</module_name>
			<name>feature_write_addr_gen_Not_1U_1U_4_49</name>
			<instance_name>feature_write_addr_gen_Not_1U_1U_4_49</instance_name>
			<source_loc>4087</source_loc>
			<thread>_assign</thread>
			<dissolved_to>feature_write_addr_gen_Not_1U_1U_4_49</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3818</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3756</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_Not_1U_1U_4</module_name>
			<name>feature_write_addr_gen_Not_1U_1U_4_20</name>
			<instance_name>feature_write_addr_gen_Not_1U_1U_4_20</instance_name>
			<source_loc>3818</source_loc>
			<thread>_fifo_write</thread>
			<dissolved_to>feature_write_addr_gen_Not_1U_1U_4_20</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3821</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3755</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_OrReduction_3U_1U_4</module_name>
			<name>feature_write_addr_gen_OrReduction_3U_1U_4_12</name>
			<instance_name>feature_write_addr_gen_OrReduction_3U_1U_4_12</instance_name>
			<source_loc>3821</source_loc>
			<thread>_fifo_write</thread>
			<dissolved_to>feature_write_addr_gen_OrReduction_3U_1U_4_12</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3830</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3828</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_Add_32Ux32U_32U_1</module_name>
			<name>feature_write_addr_gen_Add_32Ux32U_32U_1_21</name>
			<instance_name>feature_write_addr_gen_Add_32Ux32U_32U_1_21</instance_name>
			<source_loc>3830</source_loc>
			<thread>_address</thread>
			<dissolved_to>feature_write_addr_gen_Add_32Ux32U_32U_1_21</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3836</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3834</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_Not_1U_1U_1</module_name>
			<name>feature_write_addr_gen_Not_1U_1U_1_22</name>
			<instance_name>feature_write_addr_gen_Not_1U_1U_1_22</instance_name>
			<source_loc>3836</source_loc>
			<thread>_write_addr_valid</thread>
			<dissolved_to>feature_write_addr_gen_Not_1U_1U_1_22</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3890</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3864</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_Add2i1u3_4</module_name>
			<name>feature_write_addr_gen_Add2i1u3_4_28</name>
			<instance_name>feature_write_addr_gen_Add2i1u3_4_28</instance_name>
			<source_loc>3890</source_loc>
			<thread>_fifo_cnt</thread>
			<dissolved_to>feature_write_addr_gen_Add2i1u3_4_28</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3893</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3858</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_And_1Ux1U_1U_4</module_name>
			<name>feature_write_addr_gen_And_1Ux1U_1U_4_24</name>
			<instance_name>feature_write_addr_gen_And_1Ux1U_1U_4_24</instance_name>
			<source_loc>3893</source_loc>
			<thread>_fifo_cnt</thread>
			<dissolved_to>feature_write_addr_gen_And_1Ux1U_1U_4_24</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3894</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3859</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_And_1Ux1U_1U_4</module_name>
			<name>feature_write_addr_gen_And_1Ux1U_1U_4_25</name>
			<instance_name>feature_write_addr_gen_And_1Ux1U_1U_4_25</instance_name>
			<source_loc>3894</source_loc>
			<thread>_fifo_cnt</thread>
			<dissolved_to>feature_write_addr_gen_And_1Ux1U_1U_4_25</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4084</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4037</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_Not_1U_1U_4</module_name>
			<name>feature_write_addr_gen_Not_1U_1U_4_46</name>
			<instance_name>feature_write_addr_gen_Not_1U_1U_4_46</instance_name>
			<source_loc>4084</source_loc>
			<thread>_assign</thread>
			<dissolved_to>feature_write_addr_gen_Not_1U_1U_4_46</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3895</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3862</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_And_1Ux1U_1U_4</module_name>
			<name>feature_write_addr_gen_And_1Ux1U_1U_4_27</name>
			<instance_name>feature_write_addr_gen_And_1Ux1U_1U_4_27</instance_name>
			<source_loc>3895</source_loc>
			<thread>_fifo_cnt</thread>
			<dissolved_to>feature_write_addr_gen_And_1Ux1U_1U_4_27</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3896</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3865</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_MuxSubi1u3u3u1_4</module_name>
			<name>feature_write_addr_gen_MuxSubi1u3u3u1_4_29</name>
			<instance_name>feature_write_addr_gen_MuxSubi1u3u3u1_4_29</instance_name>
			<source_loc>3896</source_loc>
			<thread>_fifo_cnt</thread>
			<dissolved_to>feature_write_addr_gen_MuxSubi1u3u3u1_4_29</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3897</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3866</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_N_Mux_3_2_28_4</module_name>
			<name>feature_write_addr_gen_N_Mux_3_2_28_4_30</name>
			<instance_name>feature_write_addr_gen_N_Mux_3_2_28_4_30</instance_name>
			<source_loc>3897</source_loc>
			<thread>_fifo_cnt</thread>
			<dissolved_to>feature_write_addr_gen_N_Mux_3_2_28_4_30</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3898</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3867</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_N_Mux_3_2_28_4</module_name>
			<name>feature_write_addr_gen_N_Mux_3_2_28_4_31</name>
			<instance_name>feature_write_addr_gen_N_Mux_3_2_28_4_31</instance_name>
			<source_loc>3898</source_loc>
			<thread>_fifo_cnt</thread>
			<dissolved_to>feature_write_addr_gen_N_Mux_3_2_28_4_31</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4083</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4050</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_N_Mux_32_2_34_4</module_name>
			<name>feature_write_addr_gen_N_Mux_32_2_34_4_55</name>
			<instance_name>feature_write_addr_gen_N_Mux_32_2_34_4_55</instance_name>
			<source_loc>4083</source_loc>
			<thread>_assign</thread>
			<dissolved_to>feature_write_addr_gen_N_Mux_32_2_34_4_55</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3899</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3857,3861</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_OrReduction_3U_1U_4</module_name>
			<name>feature_write_addr_gen_OrReduction_3U_1U_4_23</name>
			<instance_name>feature_write_addr_gen_OrReduction_3U_1U_4_23</instance_name>
			<source_loc>3899</source_loc>
			<thread>_fifo_cnt</thread>
			<dissolved_to>feature_write_addr_gen_OrReduction_3U_1U_4_23</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4082</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4039</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_N_MuxB_320_2_24_4</module_name>
			<name>feature_write_addr_gen_N_MuxB_320_2_24_4_52</name>
			<instance_name>feature_write_addr_gen_N_MuxB_320_2_24_4_52</instance_name>
			<source_loc>4082</source_loc>
			<thread>_assign</thread>
			<dissolved_to>feature_write_addr_gen_N_MuxB_320_2_24_4_52</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3932</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3917</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_Add2i1u32_1</module_name>
			<name>feature_write_addr_gen_Add2i1u32_1_34</name>
			<instance_name>feature_write_addr_gen_Add2i1u32_1_34</instance_name>
			<source_loc>3932</source_loc>
			<thread>_up_count</thread>
			<dissolved_to>feature_write_addr_gen_Add2i1u32_1_34</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3933</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3916</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_And_1Ux1U_1U_4</module_name>
			<name>feature_write_addr_gen_And_1Ux1U_1U_4_33</name>
			<instance_name>feature_write_addr_gen_And_1Ux1U_1U_4_33</instance_name>
			<source_loc>3933</source_loc>
			<thread>_up_count</thread>
			<dissolved_to>feature_write_addr_gen_And_1Ux1U_1U_4_33</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4081</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4049</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_Muxu32i0u1_4</module_name>
			<name>feature_write_addr_gen_Muxu32i0u1_4_51</name>
			<instance_name>feature_write_addr_gen_Muxu32i0u1_4_51</instance_name>
			<source_loc>4081</source_loc>
			<thread>_assign</thread>
			<dissolved_to>feature_write_addr_gen_Muxu32i0u1_4_51</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3936</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3919</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_Muxi0u32u1_4</module_name>
			<name>feature_write_addr_gen_Muxi0u32u1_4_36</name>
			<instance_name>feature_write_addr_gen_Muxi0u32u1_4_36</instance_name>
			<source_loc>3936</source_loc>
			<thread>_up_count</thread>
			<dissolved_to>feature_write_addr_gen_Muxi0u32u1_4_36</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3937</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3918</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_N_Mux_32_2_34_4</module_name>
			<name>feature_write_addr_gen_N_Mux_32_2_34_4_35</name>
			<instance_name>feature_write_addr_gen_N_Mux_32_2_34_4_35</instance_name>
			<source_loc>3937</source_loc>
			<thread>_up_count</thread>
			<dissolved_to>feature_write_addr_gen_N_Mux_32_2_34_4_35</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4078</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4044</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_And_1Ux1U_1U_4</module_name>
			<name>feature_write_addr_gen_And_1Ux1U_1U_4_53</name>
			<instance_name>feature_write_addr_gen_And_1Ux1U_1U_4_53</instance_name>
			<source_loc>4078</source_loc>
			<thread>_assign</thread>
			<dissolved_to>feature_write_addr_gen_And_1Ux1U_1U_4_53</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3938</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3915</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_OrReduction_3U_1U_4</module_name>
			<name>feature_write_addr_gen_OrReduction_3U_1U_4_32</name>
			<instance_name>feature_write_addr_gen_OrReduction_3U_1U_4_32</instance_name>
			<source_loc>3938</source_loc>
			<thread>_up_count</thread>
			<dissolved_to>feature_write_addr_gen_OrReduction_3U_1U_4_32</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3948</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3946</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_And_1Ux1U_1U_1</module_name>
			<name>feature_write_addr_gen_And_1Ux1U_1U_1_38</name>
			<instance_name>feature_write_addr_gen_And_1Ux1U_1U_1_38</instance_name>
			<source_loc>3948</source_loc>
			<thread>_rd_en</thread>
			<dissolved_to>feature_write_addr_gen_And_1Ux1U_1U_1_38</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3949</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3945</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_OrReduction_3U_1U_1</module_name>
			<name>feature_write_addr_gen_OrReduction_3U_1U_1_37</name>
			<instance_name>feature_write_addr_gen_OrReduction_3U_1U_1_37</instance_name>
			<source_loc>3949</source_loc>
			<thread>_rd_en</thread>
			<dissolved_to>feature_write_addr_gen_OrReduction_3U_1U_1_37</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3979</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3965</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_And_1Ux1U_1U_4</module_name>
			<name>feature_write_addr_gen_And_1Ux1U_1U_4_40</name>
			<instance_name>feature_write_addr_gen_And_1Ux1U_1U_4_40</instance_name>
			<source_loc>3979</source_loc>
			<thread>_rd_ptr</thread>
			<dissolved_to>feature_write_addr_gen_And_1Ux1U_1U_4_40</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3980</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3966</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_MuxAdd2i1u3u3u1_4</module_name>
			<name>feature_write_addr_gen_MuxAdd2i1u3u3u1_4_41</name>
			<instance_name>feature_write_addr_gen_MuxAdd2i1u3u3u1_4_41</instance_name>
			<source_loc>3980</source_loc>
			<thread>_rd_ptr</thread>
			<dissolved_to>feature_write_addr_gen_MuxAdd2i1u3u3u1_4_41</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3981</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3964</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_OrReduction_3U_1U_4</module_name>
			<name>feature_write_addr_gen_OrReduction_3U_1U_4_39</name>
			<instance_name>feature_write_addr_gen_OrReduction_3U_1U_4_39</instance_name>
			<source_loc>3981</source_loc>
			<thread>_rd_ptr</thread>
			<dissolved_to>feature_write_addr_gen_OrReduction_3U_1U_4_39</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4010</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3995</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_And_1Ux1U_1U_4</module_name>
			<name>feature_write_addr_gen_And_1Ux1U_1U_4_43</name>
			<instance_name>feature_write_addr_gen_And_1Ux1U_1U_4_43</instance_name>
			<source_loc>4010</source_loc>
			<thread>_fifo_read</thread>
			<dissolved_to>feature_write_addr_gen_And_1Ux1U_1U_4_43</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4013</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4007</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_N_MuxB_320_8_35_1</module_name>
			<name>feature_write_addr_gen_N_MuxB_320_8_35_1_44</name>
			<instance_name>feature_write_addr_gen_N_MuxB_320_8_35_1_44</instance_name>
			<source_loc>4013</source_loc>
			<thread>_fifo_read</thread>
			<dissolved_to>feature_write_addr_gen_N_MuxB_320_8_35_1_44</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4014</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3994</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_OrReduction_3U_1U_4</module_name>
			<name>feature_write_addr_gen_OrReduction_3U_1U_4_42</name>
			<instance_name>feature_write_addr_gen_OrReduction_3U_1U_4_42</instance_name>
			<source_loc>4014</source_loc>
			<thread>_fifo_read</thread>
			<dissolved_to>feature_write_addr_gen_OrReduction_3U_1U_4_42</dissolved_to>
		</module_inst>
	</netlist>
	<phase_complete>rtl</phase_complete>
	<phase_summary>
		<phase_complete>rtl</phase_complete>
		<summary>Synthesis complete: 0 errors, 1 warnings, area=33180, bits=3280</summary>
	</phase_summary>
	<message_counts>
		<message_count>
			<code_num>1290</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>260</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>486</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>487</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>488</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>860</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1037</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1277</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1437</code_num>
			<count>12</count>
		</message_count>
		<message_count>
			<code_num>1446</code_num>
			<count>10</count>
		</message_count>
		<message_count>
			<code_num>1483</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1727</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3065</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>116</code_num>
			<count>30</count>
		</message_count>
		<message_count>
			<code_num>144</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>148</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>182</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>195</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>258</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>261</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>288</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>305</code_num>
			<count>188</count>
		</message_count>
		<message_count>
			<code_num>306</code_num>
			<count>188</count>
		</message_count>
		<message_count>
			<code_num>481</code_num>
			<count>108</count>
		</message_count>
		<message_count>
			<code_num>802</code_num>
			<count>14</count>
		</message_count>
		<message_count>
			<code_num>803</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>805</code_num>
			<count>60</count>
		</message_count>
		<message_count>
			<code_num>807</code_num>
			<count>79</count>
		</message_count>
		<message_count>
			<code_num>808</code_num>
			<count>15</count>
		</message_count>
		<message_count>
			<code_num>809</code_num>
			<count>17</count>
		</message_count>
		<message_count>
			<code_num>810</code_num>
			<count>14</count>
		</message_count>
		<message_count>
			<code_num>811</code_num>
			<count>15</count>
		</message_count>
		<message_count>
			<code_num>812</code_num>
			<count>15</count>
		</message_count>
		<message_count>
			<code_num>967</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>968</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>969</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>970</code_num>
			<count>14</count>
		</message_count>
		<message_count>
			<code_num>971</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1006</code_num>
			<count>14</count>
		</message_count>
		<message_count>
			<code_num>1117</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1166</code_num>
			<count>14</count>
		</message_count>
		<message_count>
			<code_num>1167</code_num>
			<count>10</count>
		</message_count>
		<message_count>
			<code_num>1168</code_num>
			<count>10</count>
		</message_count>
		<message_count>
			<code_num>1170</code_num>
			<count>14</count>
		</message_count>
		<message_count>
			<code_num>1171</code_num>
			<count>14</count>
		</message_count>
		<message_count>
			<code_num>1218</code_num>
			<count>14</count>
		</message_count>
		<message_count>
			<code_num>1219</code_num>
			<count>12</count>
		</message_count>
		<message_count>
			<code_num>1220</code_num>
			<count>47</count>
		</message_count>
		<message_count>
			<code_num>1230</code_num>
			<count>24</count>
		</message_count>
		<message_count>
			<code_num>1279</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1352</code_num>
			<count>15</count>
		</message_count>
		<message_count>
			<code_num>1425</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1429</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1430</code_num>
			<count>160</count>
		</message_count>
		<message_count>
			<code_num>1431</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1438</code_num>
			<count>32</count>
		</message_count>
		<message_count>
			<code_num>1440</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1442</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1463</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1472</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1677</code_num>
			<count>42</count>
		</message_count>
		<message_count>
			<code_num>1766</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1767</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1768</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1824</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1825</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2080</code_num>
			<count>84</count>
		</message_count>
		<message_count>
			<code_num>2098</code_num>
			<count>14</count>
		</message_count>
		<message_count>
			<code_num>2361</code_num>
			<count>14</count>
		</message_count>
		<message_count>
			<code_num>2604</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2788</code_num>
			<count>82</count>
		</message_count>
		<message_count>
			<code_num>2790</code_num>
			<count>79</count>
		</message_count>
		<message_count>
			<code_num>2831</code_num>
			<count>14</count>
		</message_count>
		<message_count>
			<code_num>2835</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2917</code_num>
			<count>14</count>
		</message_count>
		<message_count>
			<code_num>2918</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2923</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2924</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3257</code_num>
			<count>14</count>
		</message_count>
	</message_counts>
	<end_time>Thu Jan 28 17:22:32 2021</end_time>
	<timers>
		<phase>
			<name>front_end</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>normalization</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>part_characterization</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>pattern_matching</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>scheduling</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>pre_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>post_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cleanup</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>emit</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cynth</name>
			<real_time>8</real_time>
			<cpu_time>2</cpu_time>
		</phase>
		<phase>
			<name>total</name>
			<real_time>8</real_time>
			<cpu_time>2</cpu_time>
		</phase>
	</timers>
	<footprint>561300</footprint>
	<subprocess_footprint>626636</subprocess_footprint>
	<exit_status>0</exit_status>
</tool_log>
