// Seed: 1181034595
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4[1 :-1],
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input logic [7:0] id_5;
  output logic [7:0] id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_9 = (id_8);
  wire id_10;
  always $unsigned(32);
  ;
  specify
    (id_11 => id_12) = (id_11  : id_5[-1==-1] : 1, id_12);
    (id_13 => id_14) = ((1), -1, -1  : 1  : -1);
    (id_15 => id_16) = 1;
  endspecify
  wire id_17;
endmodule
module module_1 #(
    parameter id_1 = 32'd22
) (
    input tri0 id_0,
    output supply1 _id_1,
    input wor id_2,
    output wor id_3[1 : id_1],
    output tri id_4,
    input supply1 id_5
);
  uwire [-1 : ""] id_7;
  assign id_1 = id_2;
  assign id_3 = id_0;
  logic [7:0][1 'b0 : -1] id_8;
  assign id_8[-1'b0] = 1;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_8,
      id_8,
      id_7,
      id_7,
      id_7,
      id_7
  );
  assign modCall_1.id_12 = 0;
  assign id_7 = 1'b0;
  assign id_4 = -1;
  assign id_7 = -1'b0;
endmodule
