digraph G {	
ranksep=.25;
	0 [label="MODULE"];
	1 [label="IDENTIFIERS: or1200_freeze"];
	0 -> 1;
	2 [label="VAR_DECLARE_LIST"];
	0 -> 2;
	3 [label="VAR_DECLARE:  INPUT PORT"];
	2 -> 3;
	4 [label="IDENTIFIERS: clk"];
	3 -> 4;
	5 [label="VAR_DECLARE:  INPUT PORT"];
	2 -> 5;
	6 [label="IDENTIFIERS: rst"];
	5 -> 6;
	7 [label="VAR_DECLARE:  INPUT PORT"];
	2 -> 7;
	8 [label="IDENTIFIERS: multicycle"];
	7 -> 8;
	9 [label="BINARY_OPERATION: MIN"];
	7 -> 9;
	10 [label="NUMBERS: 00000000000000000000000000000010 ()"];
	9 -> 10;
	11 [label="NUMBERS: 00000000000000000000000000000001 ()"];
	9 -> 11;
	12 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	7 -> 12;
	13 [label="VAR_DECLARE:  INPUT PORT"];
	2 -> 13;
	14 [label="IDENTIFIERS: flushpipe"];
	13 -> 14;
	15 [label="VAR_DECLARE:  INPUT PORT"];
	2 -> 15;
	16 [label="IDENTIFIERS: extend_flush"];
	15 -> 16;
	17 [label="VAR_DECLARE:  INPUT PORT"];
	2 -> 17;
	18 [label="IDENTIFIERS: lsu_stall"];
	17 -> 18;
	19 [label="VAR_DECLARE:  INPUT PORT"];
	2 -> 19;
	20 [label="IDENTIFIERS: if_stall"];
	19 -> 20;
	21 [label="VAR_DECLARE:  INPUT PORT"];
	2 -> 21;
	22 [label="IDENTIFIERS: lsu_unstall"];
	21 -> 22;
	23 [label="VAR_DECLARE:  INPUT PORT"];
	2 -> 23;
	24 [label="IDENTIFIERS: force_dslot_fetch"];
	23 -> 24;
	25 [label="VAR_DECLARE:  INPUT PORT"];
	2 -> 25;
	26 [label="IDENTIFIERS: abort_ex"];
	25 -> 26;
	27 [label="VAR_DECLARE:  INPUT PORT"];
	2 -> 27;
	28 [label="IDENTIFIERS: du_stall"];
	27 -> 28;
	29 [label="VAR_DECLARE:  INPUT PORT"];
	2 -> 29;
	30 [label="IDENTIFIERS: mac_stall"];
	29 -> 30;
	31 [label="VAR_DECLARE:  OUTPUT PORT"];
	2 -> 31;
	32 [label="IDENTIFIERS: genpc_freeze"];
	31 -> 32;
	33 [label="VAR_DECLARE:  OUTPUT PORT"];
	2 -> 33;
	34 [label="IDENTIFIERS: if_freeze"];
	33 -> 34;
	35 [label="VAR_DECLARE:  OUTPUT PORT"];
	2 -> 35;
	36 [label="IDENTIFIERS: id_freeze"];
	35 -> 36;
	37 [label="VAR_DECLARE:  OUTPUT PORT"];
	2 -> 37;
	38 [label="IDENTIFIERS: ex_freeze"];
	37 -> 38;
	39 [label="VAR_DECLARE:  OUTPUT PORT"];
	2 -> 39;
	40 [label="IDENTIFIERS: wb_freeze"];
	39 -> 40;
	41 [label="VAR_DECLARE:  INPUT PORT"];
	2 -> 41;
	42 [label="IDENTIFIERS: icpu_ack_i"];
	41 -> 42;
	43 [label="VAR_DECLARE:  INPUT PORT"];
	2 -> 43;
	44 [label="IDENTIFIERS: icpu_err_i"];
	43 -> 44;
	45 [label="MODULE_ITEMS"];
	0 -> 45;
	46 [label="VAR_DECLARE_LIST"];
	45 -> 46;
	47 [label="VAR_DECLARE:  INPUT PORT"];
	46 -> 47;
	48 [label="IDENTIFIERS: clk"];
	47 -> 48;
	49 [label="VAR_DECLARE_LIST"];
	45 -> 49;
	50 [label="VAR_DECLARE:  INPUT PORT"];
	49 -> 50;
	51 [label="IDENTIFIERS: rst"];
	50 -> 51;
	52 [label="VAR_DECLARE_LIST"];
	45 -> 52;
	53 [label="VAR_DECLARE:  INPUT PORT"];
	52 -> 53;
	54 [label="IDENTIFIERS: multicycle"];
	53 -> 54;
	55 [label="BINARY_OPERATION: MIN"];
	53 -> 55;
	56 [label="NUMBERS: 00000000000000000000000000000010 ()"];
	55 -> 56;
	57 [label="NUMBERS: 00000000000000000000000000000001 ()"];
	55 -> 57;
	58 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	53 -> 58;
	59 [label="VAR_DECLARE_LIST"];
	45 -> 59;
	60 [label="VAR_DECLARE:  INPUT PORT"];
	59 -> 60;
	61 [label="IDENTIFIERS: flushpipe"];
	60 -> 61;
	62 [label="VAR_DECLARE_LIST"];
	45 -> 62;
	63 [label="VAR_DECLARE:  INPUT PORT"];
	62 -> 63;
	64 [label="IDENTIFIERS: extend_flush"];
	63 -> 64;
	65 [label="VAR_DECLARE_LIST"];
	45 -> 65;
	66 [label="VAR_DECLARE:  INPUT PORT"];
	65 -> 66;
	67 [label="IDENTIFIERS: lsu_stall"];
	66 -> 67;
	68 [label="VAR_DECLARE_LIST"];
	45 -> 68;
	69 [label="VAR_DECLARE:  INPUT PORT"];
	68 -> 69;
	70 [label="IDENTIFIERS: if_stall"];
	69 -> 70;
	71 [label="VAR_DECLARE_LIST"];
	45 -> 71;
	72 [label="VAR_DECLARE:  INPUT PORT"];
	71 -> 72;
	73 [label="IDENTIFIERS: lsu_unstall"];
	72 -> 73;
	74 [label="VAR_DECLARE_LIST"];
	45 -> 74;
	75 [label="VAR_DECLARE:  INPUT PORT"];
	74 -> 75;
	76 [label="IDENTIFIERS: force_dslot_fetch"];
	75 -> 76;
	77 [label="VAR_DECLARE_LIST"];
	45 -> 77;
	78 [label="VAR_DECLARE:  INPUT PORT"];
	77 -> 78;
	79 [label="IDENTIFIERS: abort_ex"];
	78 -> 79;
	80 [label="VAR_DECLARE_LIST"];
	45 -> 80;
	81 [label="VAR_DECLARE:  INPUT PORT"];
	80 -> 81;
	82 [label="IDENTIFIERS: du_stall"];
	81 -> 82;
	83 [label="VAR_DECLARE_LIST"];
	45 -> 83;
	84 [label="VAR_DECLARE:  INPUT PORT"];
	83 -> 84;
	85 [label="IDENTIFIERS: mac_stall"];
	84 -> 85;
	86 [label="VAR_DECLARE_LIST"];
	45 -> 86;
	87 [label="VAR_DECLARE:  OUTPUT PORT"];
	86 -> 87;
	88 [label="IDENTIFIERS: genpc_freeze"];
	87 -> 88;
	89 [label="VAR_DECLARE_LIST"];
	45 -> 89;
	90 [label="VAR_DECLARE:  OUTPUT PORT"];
	89 -> 90;
	91 [label="IDENTIFIERS: if_freeze"];
	90 -> 91;
	92 [label="VAR_DECLARE_LIST"];
	45 -> 92;
	93 [label="VAR_DECLARE:  OUTPUT PORT"];
	92 -> 93;
	94 [label="IDENTIFIERS: id_freeze"];
	93 -> 94;
	95 [label="VAR_DECLARE_LIST"];
	45 -> 95;
	96 [label="VAR_DECLARE:  OUTPUT PORT"];
	95 -> 96;
	97 [label="IDENTIFIERS: ex_freeze"];
	96 -> 97;
	98 [label="VAR_DECLARE_LIST"];
	45 -> 98;
	99 [label="VAR_DECLARE:  OUTPUT PORT"];
	98 -> 99;
	100 [label="IDENTIFIERS: wb_freeze"];
	99 -> 100;
	101 [label="VAR_DECLARE_LIST"];
	45 -> 101;
	102 [label="VAR_DECLARE:  INPUT PORT"];
	101 -> 102;
	103 [label="IDENTIFIERS: icpu_ack_i"];
	102 -> 103;
	104 [label="VAR_DECLARE_LIST"];
	45 -> 104;
	105 [label="VAR_DECLARE:  INPUT PORT"];
	104 -> 105;
	106 [label="IDENTIFIERS: icpu_err_i"];
	105 -> 106;
	107 [label="VAR_DECLARE_LIST"];
	45 -> 107;
	108 [label="VAR_DECLARE:  WIRE"];
	107 -> 108;
	109 [label="IDENTIFIERS: multicycle_freeze"];
	108 -> 109;
	110 [label="VAR_DECLARE_LIST"];
	45 -> 110;
	111 [label="VAR_DECLARE:  REG"];
	110 -> 111;
	112 [label="IDENTIFIERS: multicycle_cnt"];
	111 -> 112;
	113 [label="BINARY_OPERATION: MIN"];
	111 -> 113;
	114 [label="NUMBERS: 00000000000000000000000000000010 ()"];
	113 -> 114;
	115 [label="NUMBERS: 00000000000000000000000000000001 ()"];
	113 -> 115;
	116 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	111 -> 116;
	117 [label="VAR_DECLARE_LIST"];
	45 -> 117;
	118 [label="VAR_DECLARE:  REG"];
	117 -> 118;
	119 [label="IDENTIFIERS: flushpipe_r"];
	118 -> 119;
	120 [label="ASSIGN"];
	45 -> 120;
	121 [label="BLOCKING_STATEMENT"];
	120 -> 121;
	122 [label="IDENTIFIERS: genpc_freeze"];
	121 -> 122;
	123 [label="BINARY_OPERATION: bOR"];
	121 -> 123;
	124 [label="IDENTIFIERS: du_stall"];
	123 -> 124;
	125 [label="IDENTIFIERS: flushpipe_r"];
	123 -> 125;
	126 [label="ASSIGN"];
	45 -> 126;
	127 [label="BLOCKING_STATEMENT"];
	126 -> 127;
	128 [label="IDENTIFIERS: if_freeze"];
	127 -> 128;
	129 [label="BINARY_OPERATION: bOR"];
	127 -> 129;
	130 [label="IDENTIFIERS: id_freeze"];
	129 -> 130;
	131 [label="IDENTIFIERS: extend_flush"];
	129 -> 131;
	132 [label="ASSIGN"];
	45 -> 132;
	133 [label="BLOCKING_STATEMENT"];
	132 -> 133;
	134 [label="IDENTIFIERS: id_freeze"];
	133 -> 134;
	135 [label="BINARY_OPERATION: bOR"];
	133 -> 135;
	136 [label="BINARY_OPERATION: bOR"];
	135 -> 136;
	137 [label="BINARY_OPERATION: bOR"];
	136 -> 137;
	138 [label="BINARY_OPERATION: bOR"];
	137 -> 138;
	139 [label="BINARY_OPERATION: bOR"];
	138 -> 139;
	140 [label="IDENTIFIERS: lsu_stall"];
	139 -> 140;
	141 [label="BINARY_OPERATION: bAND"];
	139 -> 141;
	142 [label="UNARY_OPERATION: bNOT"];
	141 -> 142;
	143 [label="IDENTIFIERS: lsu_unstall"];
	142 -> 143;
	144 [label="IDENTIFIERS: if_stall"];
	141 -> 144;
	145 [label="IDENTIFIERS: multicycle_freeze"];
	138 -> 145;
	146 [label="IDENTIFIERS: force_dslot_fetch"];
	137 -> 146;
	147 [label="IDENTIFIERS: du_stall"];
	136 -> 147;
	148 [label="IDENTIFIERS: mac_stall"];
	135 -> 148;
	149 [label="ASSIGN"];
	45 -> 149;
	150 [label="BLOCKING_STATEMENT"];
	149 -> 150;
	151 [label="IDENTIFIERS: ex_freeze"];
	150 -> 151;
	152 [label="IDENTIFIERS: wb_freeze"];
	150 -> 152;
	153 [label="ASSIGN"];
	45 -> 153;
	154 [label="BLOCKING_STATEMENT"];
	153 -> 154;
	155 [label="IDENTIFIERS: wb_freeze"];
	154 -> 155;
	156 [label="BINARY_OPERATION: bOR"];
	154 -> 156;
	157 [label="BINARY_OPERATION: bOR"];
	156 -> 157;
	158 [label="BINARY_OPERATION: bOR"];
	157 -> 158;
	159 [label="BINARY_OPERATION: bOR"];
	158 -> 159;
	160 [label="BINARY_OPERATION: bOR"];
	159 -> 160;
	161 [label="IDENTIFIERS: lsu_stall"];
	160 -> 161;
	162 [label="BINARY_OPERATION: bAND"];
	160 -> 162;
	163 [label="UNARY_OPERATION: bNOT"];
	162 -> 163;
	164 [label="IDENTIFIERS: lsu_unstall"];
	163 -> 164;
	165 [label="IDENTIFIERS: if_stall"];
	162 -> 165;
	166 [label="IDENTIFIERS: multicycle_freeze"];
	159 -> 166;
	167 [label="IDENTIFIERS: du_stall"];
	158 -> 167;
	168 [label="IDENTIFIERS: mac_stall"];
	157 -> 168;
	169 [label="IDENTIFIERS: abort_ex"];
	156 -> 169;
	170 [label="ALWAYS"];
	45 -> 170;
	171 [label="DELAY_CONTROL"];
	170 -> 171;
	172 [label="POSEDGE"];
	171 -> 172;
	173 [label="IDENTIFIERS: clk"];
	172 -> 173;
	174 [label="IF"];
	170 -> 174;
	175 [label="IDENTIFIERS: rst"];
	174 -> 175;
	176 [label="NON_BLOCKING_STATEMENT"];
	174 -> 176;
	177 [label="IDENTIFIERS: flushpipe_r"];
	176 -> 177;
	178 [label="NUMBERS: 0 ()"];
	176 -> 178;
	179 [label="IF"];
	174 -> 179;
	180 [label="BINARY_OPERATION: bOR"];
	179 -> 180;
	181 [label="IDENTIFIERS: icpu_ack_i"];
	180 -> 181;
	182 [label="IDENTIFIERS: icpu_err_i"];
	180 -> 182;
	183 [label="NON_BLOCKING_STATEMENT"];
	179 -> 183;
	184 [label="IDENTIFIERS: flushpipe_r"];
	183 -> 184;
	185 [label="IDENTIFIERS: flushpipe"];
	183 -> 185;
	186 [label="IF"];
	179 -> 186;
	187 [label="UNARY_OPERATION: lNOT"];
	186 -> 187;
	188 [label="IDENTIFIERS: flushpipe"];
	187 -> 188;
	189 [label="NON_BLOCKING_STATEMENT"];
	186 -> 189;
	190 [label="IDENTIFIERS: flushpipe_r"];
	189 -> 190;
	191 [label="NUMBERS: 0 ()"];
	189 -> 191;
	192 [label="ASSIGN"];
	45 -> 192;
	193 [label="BLOCKING_STATEMENT"];
	192 -> 193;
	194 [label="IDENTIFIERS: multicycle_freeze"];
	193 -> 194;
	195 [label="UNARY_OPERATION: bOR"];
	193 -> 195;
	196 [label="IDENTIFIERS: multicycle_cnt"];
	195 -> 196;
	197 [label="ALWAYS"];
	45 -> 197;
	198 [label="DELAY_CONTROL"];
	197 -> 198;
	199 [label="POSEDGE"];
	198 -> 199;
	200 [label="IDENTIFIERS: clk"];
	199 -> 200;
	201 [label="IF"];
	197 -> 201;
	202 [label="IDENTIFIERS: rst"];
	201 -> 202;
	203 [label="NON_BLOCKING_STATEMENT"];
	201 -> 203;
	204 [label="IDENTIFIERS: multicycle_cnt"];
	203 -> 204;
	205 [label="NUMBERS: 00 ()"];
	203 -> 205;
	206 [label="IF"];
	201 -> 206;
	207 [label="UNARY_OPERATION: bOR"];
	206 -> 207;
	208 [label="IDENTIFIERS: multicycle_cnt"];
	207 -> 208;
	209 [label="NON_BLOCKING_STATEMENT"];
	206 -> 209;
	210 [label="IDENTIFIERS: multicycle_cnt"];
	209 -> 210;
	211 [label="BINARY_OPERATION: MIN"];
	209 -> 211;
	212 [label="IDENTIFIERS: multicycle_cnt"];
	211 -> 212;
	213 [label="NUMBERS: 01 ()"];
	211 -> 213;
	214 [label="IF"];
	206 -> 214;
	215 [label="BINARY_OPERATION: bAND"];
	214 -> 215;
	216 [label="UNARY_OPERATION: bOR"];
	215 -> 216;
	217 [label="IDENTIFIERS: multicycle"];
	216 -> 217;
	218 [label="UNARY_OPERATION: lNOT"];
	215 -> 218;
	219 [label="IDENTIFIERS: ex_freeze"];
	218 -> 219;
	220 [label="NON_BLOCKING_STATEMENT"];
	214 -> 220;
	221 [label="IDENTIFIERS: multicycle_cnt"];
	220 -> 221;
	222 [label="IDENTIFIERS: multicycle"];
	220 -> 222;
}
