# header information:
HKey_Exchange|9.07

# Views:
Vlayout|lay
Vnetlist.als|net.als
Vnetlist.quisc|net.quisc
Vschematic|sch
VVHDL|vhdl

# External Libraries:

Lsclib|sclib

# Technologies:
Tmocmos|ScaleFORmocmos()D300.0|mocmosAnalog()BT|mocmosNumberOfMetalLayers()I3

# Cell 4_bit_Adder;1{net.als}
C4_bit_Adder;1{net.als}||artwork|1556177623978|1556685178671||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Tue Apr 30, 2019 21:32:58",#-------------------------------------------------,"","model NAND_(A, B, F)",gnd_0: ground(gnd),"nmos_0: nMOStran(A, net_2, F)","nmos_1: nMOStran(B, gnd, net_2)","pmos_0: PMOStran(B, F, vdd)","pmos_1: PMOStran(A, F, vdd)",pwr_0: power(vdd),set power = H@3,"","model XOR_2_1(A, B, F, VDD, GND)",gnd_1: ground(GND),"nmos_0: nMOStran(net_194, net_36, F)","nmos_1: nMOStran(net_196, GND, net_36)","nmos_2: nMOStran(A, net_35, F)","nmos_3: nMOStran(B, GND, net_35)","nmos_4: nMOStran(A, GND, net_194)","nmos_5: nMOStran(B, GND, net_196)","pmos_2: PMOStran(net_196, net_267, VDD)","pmos_3: PMOStran(A, F, net_267)","pmos_4: PMOStran(net_194, net_266, VDD)","pmos_5: PMOStran(B, F, net_266)","pmos_6: PMOStran(A, net_194, VDD)","pmos_7: PMOStran(B, net_196, VDD)",pwr_0: power(VDD),set power = H@3,"","model Full_Adder(A, B, C_in, C_out, S, VDD, GND)",gnd_0: ground(GND),pwr_0: power(VDD),"NAND_0: NAND_(net_55, C_in, net_0)","NAND_1: NAND_(net_0, net_0, net_19)","NAND_2: NAND_(net_19, net_19, net_7)","NAND_3: NAND_(net_7, net_4, C_out)","NAND_4: NAND_(net_1, net_1, net_4)","NAND_5: NAND_(A, B, net_28)","NAND_6: NAND_(net_28, net_28, net_1)","XOR_2_1_0: XOR_2_1(net_55, C_in, S, VDD, GND)","XOR_2_1_2: XOR_2_1(A, B, net_55, VDD, GND)",set power = H@3,"","model 4_bit_Adder(A0, A1, A2, A3, B0, B1, B2, B3, Cin, Cout, S0, S1, S2, S3, VDD)",gnd_0: ground(gnd),pwr_0: power(VDD),"Full_Add_0: Full_Adder(A2, B2, net_4, net_0, S2, VDD, gnd)","Full_Add_1: Full_Adder(A1, B1, net_8, net_4, S1, VDD, gnd)","Full_Add_2: Full_Adder(A0, B0, Cin, net_8, S0, VDD, gnd)","Full_Add_3: Full_Adder(A3, B3, net_0, Cout, S3, VDD, gnd)",set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell 4_bit_Adder;1{sch}
C4_bit_Adder;1{sch}||schematic|1556176788783|1556685399296|
IFull_Adder;1{sch}|Full_Add@0||-0.5|0|||D5G4;
IFull_Adder;1{sch}|Full_Add@1||147.5|0|||D5G4;
IFull_Adder;1{sch}|Full_Add@2||295|0.5|||D5G4;
IFull_Adder;1{sch}|Full_Add@3||-148.5|0|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NGround|gnd@0||-35|-91.5||||
NWire_Pin|pin@0||-180.5|-15.5||||
NWire_Pin|pin@1||-180.5|11||||
NWire_Pin|pin@2||-185.5|11||||
NWire_Pin|pin@3||-31.5|-15.5||||
NWire_Pin|pin@4||-31.5|11||||
NWire_Pin|pin@5||-37.5|11||||
NWire_Pin|pin@6||116|-15||||
NWire_Pin|pin@7||116|11||||
NWire_Pin|pin@8||110.5|11||||
NWire_Pin|pin@10||-264.5|-89.5||||
NWire_Pin|pin@11||-116.5|-89.5||||
NWire_Pin|pin@13||179|-89.5||||
NWire_Pin|pin@14||31.5|-89.5||||
NWire_Pin|pin@16||177|73.5||||
NWire_Pin|pin@17||29.5|73.5||||
NWire_Pin|pin@18||-266.5|73.5||||
NWire_Pin|pin@19||-118.5|73.5||||
NWire_Pin|pin@20||-323|88.5||||
NWire_Pin|pin@21||-175|91||||
NWire_Pin|pin@22||-27|89.5||||
NWire_Pin|pin@23||120.5|89.5||||
NWire_Pin|pin@32||-342.5|-15.5||||
NWire_Pin|pin@34||-9|58.5||||
NWire_Pin|pin@35||139|89.5||||
NWire_Pin|pin@36||-156.5|88.5||||
NWire_Pin|pin@37||-9|88||||
NWire_Pin|pin@38||-304.5|86.5||||
NWire_Pin|pin@39||234.5|-90.5||||
NWire_Pin|pin@40||87|-93.5||||
NWire_Pin|pin@41||-61|-93||||
NWire_Pin|pin@42||-209|-94||||
NWire_Pin|pin@43||268|12||||
NPower|pwr@0||-46.5|73.5||||
Awire|net@0|||0|Full_Add@0|C_out|-168|-15.5|pin@0||-180.5|-15.5
Awire|net@1|||2700|pin@0||-180.5|-15.5|pin@1||-180.5|11
Awire|net@2|||0|pin@1||-180.5|11|pin@2||-185.5|11
Awire|net@3|||900|Full_Add@3|C_in|-185.5|11.5|pin@2||-185.5|11
Awire|net@4|||0|Full_Add@1|C_out|-20|-15.5|pin@3||-31.5|-15.5
Awire|net@5|||2700|pin@3||-31.5|-15.5|pin@4||-31.5|11
Awire|net@6|||0|pin@4||-31.5|11|pin@5||-37.5|11
Awire|net@7|||900|Full_Add@0|C_in|-37.5|11.5|pin@5||-37.5|11
Awire|net@8|||0|Full_Add@2|C_out|127.5|-15|pin@6||116|-15
Awire|net@9|||2700|pin@6||116|-15|pin@7||116|11
Awire|net@10|||0|pin@7||116|11|pin@8||110.5|11
Awire|net@11|||900|Full_Add@1|C_in|110.5|11.5|pin@8||110.5|11
Awire|net@15|||0|gnd@0||-35|-89.5|pin@11||-116.5|-89.5
Awire|net@16|||0|pin@11||-116.5|-89.5|pin@10||-264.5|-89.5
Awire|net@17|||900|Full_Add@0|GND|-116.5|-67|pin@11||-116.5|-89.5
Awire|net@21|||1800|gnd@0||-35|-89.5|pin@14||31.5|-89.5
Awire|net@22|||1800|pin@14||31.5|-89.5|pin@13||179|-89.5
Awire|net@23|||900|Full_Add@1|GND|31.5|-67|pin@14||31.5|-89.5
Awire|net@26|||2700|Full_Add@2|VDD|177|64|pin@16||177|73.5
Awire|net@27|||1800|pwr@0||-46.5|73.5|pin@17||29.5|73.5
Awire|net@29|||2700|Full_Add@1|VDD|29.5|63.5|pin@17||29.5|73.5
Awire|net@31|||900|pin@18||-266.5|73.5|Full_Add@3|VDD|-266.5|63.5
Awire|net@32|||0|pwr@0||-46.5|73.5|pin@19||-118.5|73.5
Awire|net@33|||0|pin@19||-118.5|73.5|pin@18||-266.5|73.5
Awire|net@34|||2700|Full_Add@0|VDD|-118.5|63.5|pin@19||-118.5|73.5
Awire|net@35|||2700|Full_Add@3|A|-323|59|pin@20||-323|88.5
Awire|net@36|||2700|Full_Add@0|A|-175|59|pin@21||-175|91
Awire|net@37|||2700|Full_Add@1|A|-27|59|pin@22||-27|89.5
Awire|net@38|||2700|Full_Add@2|A|120.5|59.5|pin@23||120.5|89.5
Awire|net@47|||0|Full_Add@3|C_out|-316|-15.5|pin@32||-342.5|-15.5
Awire|net@48|||900|Full_Add@3|GND|-264.5|-67|pin@10||-264.5|-89.5
Awire|net@49|||900|Full_Add@2|GND|179|-66.5|pin@13||179|-89.5
Awire|net@50|||0|pin@16||177|73.5|pin@17||29.5|73.5
Awire|net@53|||0|Full_Add@1|B|-8.5|58.5|pin@34||-9|58.5
Awire|net@55|||2700|Full_Add@2|B|139|59|pin@35||139|89.5
Awire|net@56|||2700|Full_Add@0|B|-156.5|58.5|pin@36||-156.5|88.5
Awire|net@57|||2700|pin@34||-9|58.5|pin@37||-9|88
Awire|net@58|||2700|Full_Add@3|B|-304.5|58.5|pin@38||-304.5|86.5
Awire|net@59|||900|Full_Add@2|S|234.5|-67.5|pin@39||234.5|-90.5
Awire|net@60|||900|Full_Add@1|S|87|-68|pin@40||87|-93.5
Awire|net@61|||900|Full_Add@0|S|-61|-68|pin@41||-61|-93
Awire|net@62|||900|Full_Add@3|S|-209|-68|pin@42||-209|-94
Awire|net@63|||1800|Full_Add@2|C_in|258|12|pin@43||268|12
EA0||D5G2;|pin@23||I
EA1||D5G2;|pin@22||I
EA2||D5G2;|pin@21||I
EA3||D5G2;|pin@20||I
EB0||D5G2;|pin@35||I
EB1||D5G2;|pin@37||I
EB2||D5G2;|pin@36||I
EB3||D5G2;|pin@38||I
ECin||D5G2;|pin@43||I
ECout||D5G2;|pin@32||O
EGND||D5G2;|gnd@0||G
ES0||D5G2;|pin@39||O
ES1||D5G2;|pin@40||O
ES2||D5G2;|pin@41||O
ES3||D5G2;|pin@42||O
EVDD||D5G2;|pwr@0||P
X

# Cell 4_bit_Adder;1{vhdl}
C4_bit_Adder;1{vhdl}||artwork|1556177623978|1556685178671||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell NAND{sch} --------------------,"entity NAND_ is port(A, B: in BIT; F: out BIT);",  end NAND_;,"",architecture NAND__BODY of NAND_ is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal gnd, net_2, vdd: BIT;","",begin,  gnd_0: ground port map(gnd);,"  nmos_0: nMOStran port map(A, net_2, F);","  nmos_1: nMOStran port map(B, gnd, net_2);","  pmos_0: PMOStran port map(B, F, vdd);","  pmos_1: PMOStran port map(A, F, vdd);",  pwr_0: power port map(vdd);,end NAND__BODY;,"",-------------------- Cell XOR_2_1{sch} --------------------,"entity XOR_2_1 is port(A, B: in BIT; F: out BIT; VDD: out BIT; GND: out BIT);",  end XOR_2_1;,"",architecture XOR_2_1_BODY of XOR_2_1 is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal net_194, net_196, net_266, net_267, net_35, net_36: BIT;","",begin,  gnd_1: ground port map(GND);,"  nmos_0: nMOStran port map(net_194, net_36, F);","  nmos_1: nMOStran port map(net_196, GND, net_36);","  nmos_2: nMOStran port map(A, net_35, F);","  nmos_3: nMOStran port map(B, GND, net_35);","  nmos_4: nMOStran port map(A, GND, net_194);","  nmos_5: nMOStran port map(B, GND, net_196);","  pmos_2: PMOStran port map(net_196, net_267, VDD);","  pmos_3: PMOStran port map(A, F, net_267);","  pmos_4: PMOStran port map(net_194, net_266, VDD);","  pmos_5: PMOStran port map(B, F, net_266);","  pmos_6: PMOStran port map(A, net_194, VDD);","  pmos_7: PMOStran port map(B, net_196, VDD);",  pwr_0: power port map(VDD);,end XOR_2_1_BODY;,"",-------------------- Cell Full_Adder{sch} --------------------,"entity Full_Adder is port(A, B, C_in: in BIT; C_out, S: out BIT; VDD: out BIT; ",    GND: out BIT);,  end Full_Adder;,"",architecture Full_Adder_BODY of Full_Adder is,  component ground port(gnd: out BIT);,    end component;,  component power port(vdd: out BIT);,    end component;,"  component NAND_ port(A, B: in BIT; F: out BIT);",    end component;,"  component XOR_2_1 port(A, B: in BIT; F: out BIT; VDD: out BIT; GND: out ",    BIT);,    end component;,"","  signal net_0, net_1, net_19, net_28, net_4, net_55, net_7: BIT;","",begin,  gnd_0: ground port map(GND);,  pwr_0: power port map(VDD);,"  NAND_0: NAND_ port map(net_55, C_in, net_0);","  NAND_1: NAND_ port map(net_0, net_0, net_19);","  NAND_2: NAND_ port map(net_19, net_19, net_7);","  NAND_3: NAND_ port map(net_7, net_4, C_out);","  NAND_4: NAND_ port map(net_1, net_1, net_4);","  NAND_5: NAND_ port map(A, B, net_28);","  NAND_6: NAND_ port map(net_28, net_28, net_1);","  XOR_2_1_0: XOR_2_1 port map(net_55, C_in, S, VDD, GND);","  XOR_2_1_2: XOR_2_1 port map(A, B, net_55, VDD, GND);",end Full_Adder_BODY;,"",-------------------- Cell 4_bit_Adder{sch} --------------------,"entity E_4_bit_Adder is port(A0, A1, A2, A3, B0, B1, B2, B3, Cin: in BIT; Cout, ","    S0, S1, S2, S3: out BIT; VDD: out BIT);",  end E_4_bit_Adder;,"",architecture E_4_bit_Adder_BODY of E_4_bit_Adder is,  component ground port(gnd: out BIT);,    end component;,  component power port(vdd: out BIT);,    end component;,"  component Full_Adder port(A, B, C_in: in BIT; C_out, S: out BIT; VDD: out ",    BIT; GND: out BIT);,    end component;,"","  signal gnd, net_0, net_4, net_8: BIT;","",begin,  gnd_0: ground port map(gnd);,  pwr_0: power port map(VDD);,"  Full_Add_0: Full_Adder port map(A2, B2, net_4, net_0, S2, VDD, gnd);","  Full_Add_1: Full_Adder port map(A1, B1, net_8, net_4, S1, VDD, gnd);","  Full_Add_2: Full_Adder port map(A0, B0, Cin, net_8, S0, VDD, gnd);","  Full_Add_3: Full_Adder port map(A3, B3, net_0, Cout, S3, VDD, gnd);",end E_4_bit_Adder_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell AND;1{net.als}
CAND;1{net.als}||artwork|1556606300977|1556608984953||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Tue Apr 30, 2019 00:23:04",#-------------------------------------------------,"","model Inverter(in_, out_)",gnd_0: ground(gnd),"nmos_0: nMOStran(in_, gnd, out_)","pmos_1: PMOStran(in_, out_, vdd)",pwr_0: power(vdd),set power = H@3,"","model NAND_(A, B, F)",gnd_0: ground(gnd),"nmos_0: nMOStran(A, net_2, F)","nmos_1: nMOStran(B, gnd, net_2)","pmos_0: PMOStran(B, F, vdd)","pmos_1: PMOStran(A, F, vdd)",pwr_0: power(vdd),set power = H@3,"","model AND(A, B, F)","Inverter_0: Inverter(net_0, F)","NAND_0: NAND_(A, B, net_0)","",#********* End of netlist *******************,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell AND;1{sch}
CAND;1{sch}||schematic|1556606193081|1556606503437|
IInverter;1{sch}|Inverter@0||41.5|0|||D5G4;
INAND;1{sch}|NAND@0||16|-2|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NWire_Pin|pin@0||3|6||||
NWire_Pin|pin@4||-28|10||||
NWire_Pin|pin@5||-28|31||||
NWire_Pin|pin@6||0.5|5||||
NWire_Pin|pin@7||0.5|31||||
NWire_Pin|pin@8||40|6.5||||
NWire_Pin|pin@9||40|-17||||
Awire|net@0|||1800|NAND@0|F|-1|6|pin@0||3|6
Awire|net@1|||900|Inverter@0|in|3|6.5|pin@0||3|6
Awire|net@5|||0|NAND@0|A|-24|10|pin@4||-28|10
Awire|net@6|||2700|pin@4||-28|10|pin@5||-28|31
Awire|net@7|||1800|NAND@0|B|-24|5|pin@6||0.5|5
Awire|net@8|||2700|pin@6||0.5|5|pin@7||0.5|31
Awire|net@9|||1800|Inverter@0|out|35|6.5|pin@8||40|6.5
Awire|net@10|||900|pin@8||40|6.5|pin@9||40|-17
EA||D5G2;|pin@5||I
EB||D5G2;|pin@7||I
EF||D5G2;|pin@9||O
X

# Cell AND;1{vhdl}
CAND;1{vhdl}||artwork|1556606300977|1556606523022||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell Inverter{sch} --------------------,entity Inverter is port(in_: in BIT; out_: out BIT);,  end Inverter;,"",architecture Inverter_BODY of Inverter is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal gnd, vdd: BIT;","",begin,  gnd_0: ground port map(gnd);,"  nmos_0: nMOStran port map(in_, gnd, out_);","  pmos_1: PMOStran port map(in_, out_, vdd);",  pwr_0: power port map(vdd);,end Inverter_BODY;,"",-------------------- Cell NAND{sch} --------------------,"entity NAND_ is port(A, B: in BIT; F: out BIT);",  end NAND_;,"",architecture NAND__BODY of NAND_ is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal gnd, net_2, vdd: BIT;","",begin,  gnd_0: ground port map(gnd);,"  nmos_0: nMOStran port map(A, net_2, F);","  nmos_1: nMOStran port map(B, gnd, net_2);","  pmos_0: PMOStran port map(B, F, vdd);","  pmos_1: PMOStran port map(A, F, vdd);",  pwr_0: power port map(vdd);,end NAND__BODY;,"",-------------------- Cell AND{sch} --------------------,"entity AND_ is port(A, B: in BIT; F: out BIT);",  end AND_;,"",architecture AND__BODY of AND_ is,  component Inverter port(in_: in BIT; out_: out BIT);,    end component;,"  component NAND_ port(A, B: in BIT; F: out BIT);",    end component;,"",  signal net_0: BIT;,"",begin,"  Inverter_0: Inverter port map(net_0, F);","  NAND_0: NAND_ port map(A, B, net_0);",end AND__BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell Comparator_8_bit;1{net.als}
CComparator_8_bit;1{net.als}||artwork|1556676361593|1556698063949||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Wed May 01, 2019 01:07:43",#-------------------------------------------------,"","model Inverter(in_, out_)",gnd_0: ground(gnd),"nmos_0: nMOStran(in_, gnd, out_)","pmos_1: PMOStran(in_, out_, vdd)",pwr_0: power(vdd),set power = H@3,"","model NAND_(A, B, F)",gnd_0: ground(gnd),"nmos_0: nMOStran(A, net_2, F)","nmos_1: nMOStran(B, gnd, net_2)","pmos_0: PMOStran(B, F, vdd)","pmos_1: PMOStran(A, F, vdd)",pwr_0: power(vdd),set power = H@3,"","model AND_(A, B, F)","Inverter_0: Inverter(net_0, F)","NAND_0: NAND_(A, B, net_0)","","model NOR_8_input(A, B, C, D, E, G, H, I, F, VDD)",gnd_0: ground(gnd),"nmos_0: nMOStran(A, gnd, F)","nmos_1: nMOStran(B, gnd, F)","nmos_2: nMOStran(C, gnd, F)","nmos_3: nMOStran(D, gnd, F)","nmos_4: nMOStran(E, gnd, F)","nmos_5: nMOStran(G, gnd, F)","nmos_6: nMOStran(H, gnd, F)","nmos_7: nMOStran(I, gnd, F)","pmos_0: PMOStran(H, net_0, net_2)","pmos_1: PMOStran(I, F, net_0)","pmos_2: PMOStran(E, net_1, net_6)","pmos_3: PMOStran(G, net_2, net_1)","pmos_4: PMOStran(C, net_3, net_5)","pmos_5: PMOStran(D, net_6, net_3)","pmos_6: PMOStran(A, net_4, VDD)","pmos_7: PMOStran(B, net_5, net_4)",pwr_0: power(VDD),set power = H@3,"","model XNOR(A, B, F, VDD, GND)",gnd_0: ground(GND),"nmos_0: nMOStran(net_17, net_63, net_65)","nmos_1: nMOStran(net_18, GND, net_63)","nmos_2: nMOStran(A, net_62, net_65)","nmos_3: nMOStran(B, GND, net_62)","nmos_4: nMOStran(A, GND, net_17)","nmos_5: nMOStran(B, GND, net_18)","nmos_6: nMOStran(net_65, GND, F)","pmos_0: PMOStran(net_18, net_54, VDD)","pmos_1: PMOStran(A, net_65, net_54)","pmos_2: PMOStran(net_17, net_53, VDD)","pmos_3: PMOStran(B, net_65, net_53)","pmos_4: PMOStran(A, net_17, VDD)","pmos_5: PMOStran(B, net_18, VDD)","pmos_6: PMOStran(net_65, F, VDD)",pwr_0: power(VDD),set power = H@3,"","model Comparator_8_bit(A0, A1, A2, A3, A4, A5, A6, A7, B0, B1, B2, B3, B4, B5, B6, B7, F, OOOOOUUUUTTTT, VDD, GND)",gnd_1: ground(GND),pwr_1: power(VDD),"AND_0: AND_(net_65, net_67, net_139)","AND_1: AND_(net_124, net_126, net_141)","AND_2: AND_(net_128, net_130, net_137)","AND_3: AND_(net_132, net_133, net_135)","AND_4: AND_(net_137, net_135, net_146)","AND_5: AND_(net_139, net_141, net_143)","AND_6: AND_(net_143, net_146, F)","AND_7: AND_(A0, net_48, net_385)","AND_8: AND_(A1, net_44, net_335)","AND_9: AND_(A2, net_40, net_306)","AND_10: AND_(A3, net_36, net_282)","AND_11: AND_(A4, net_32, net_261)","AND_12: AND_(A5, net_28, net_280)","AND_13: AND_(A6, net_6, net_279)","AND_14: AND_(A7, net_2, net_445)","AND_15: AND_(net_279, net_65, net_442)","AND_16: AND_(net_280, net_65, net_255)","AND_17: AND_(net_255, net_67, net_439)","AND_18: AND_(net_261, net_65, net_275)","AND_19: AND_(net_67, net_124, net_277)","AND_20: AND_(net_277, net_275, net_436)","AND_21: AND_(net_282, net_65, net_304)","AND_22: AND_(net_67, net_124, net_300)","AND_23: AND_(net_126, net_300, net_302)","AND_24: AND_(net_302, net_304, net_433)","AND_25: AND_(net_306, net_65, net_331)","AND_26: AND_(net_67, net_124, net_327)","AND_27: AND_(net_126, net_128, net_329)","AND_28: AND_(net_329, net_327, net_333)","AND_29: AND_(net_331, net_333, net_431)","AND_30: AND_(net_335, net_65, net_365)","AND_31: AND_(net_67, net_124, net_363)","AND_32: AND_(net_126, net_128, net_359)","AND_33: AND_(net_130, net_359, net_361)","AND_34: AND_(net_361, net_363, net_367)","AND_35: AND_(net_367, net_365, net_429)","AND_42: AND_(net_385, net_65, net_417)","AND_43: AND_(net_67, net_124, net_419)","AND_44: AND_(net_126, net_128, net_413)","AND_45: AND_(net_130, net_132, net_415)","AND_46: AND_(net_415, net_413, net_421)","AND_47: AND_(net_419, net_417, net_423)","AND_48: AND_(net_421, net_423, net_427)","Inverter_0: Inverter(A2, net_38)","Inverter_1: Inverter(B2, net_40)","Inverter_2: Inverter(A3, net_34)","Inverter_3: Inverter(B3, net_36)","Inverter_4: Inverter(A0, net_46)","Inverter_5: Inverter(B0, net_48)","Inverter_6: Inverter(A1, net_42)","Inverter_7: Inverter(B1, net_44)","Inverter_8: Inverter(A6, net_4)","Inverter_9: Inverter(B6, net_6)","Inverter_10: Inverter(A7, net_0)","Inverter_11: Inverter(B7, net_2)","Inverter_12: Inverter(A4, net_30)","Inverter_13: Inverter(B4, net_32)","Inverter_14: Inverter(A5, net_26)","Inverter_15: Inverter(B5, net_28)","NOR_8_in_0: NOR_8_input(net_427, net_429, net_431, net_433, net_436, net_439, net_442, net_445, OOOOOUUUUTTTT, VDD)","XNOR_0: XNOR(net_0, net_2, net_65, VDD, GND)","XNOR_1: XNOR(net_4, net_6, net_67, VDD, GND)","XNOR_2: XNOR(net_26, net_28, net_124, VDD, GND)","XNOR_3: XNOR(net_30, net_32, net_126, VDD, GND)","XNOR_4: XNOR(net_34, net_36, net_128, VDD, GND)","XNOR_5: XNOR(net_38, net_40, net_130, VDD, GND)","XNOR_6: XNOR(net_42, net_44, net_132, VDD, GND)","XNOR_7: XNOR(net_46, net_48, net_133, VDD, GND)",set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell Comparator_8_bit;1{sch}
CComparator_8_bit;1{sch}||schematic|1556675288081|1556698048124|
IAND;1{sch}|AND@0||285.5|384|||D5G4;
IAND;1{sch}|AND@1||292.5|208.5|||D5G4;
IAND;1{sch}|AND@2||297|41.5|||D5G4;
IAND;1{sch}|AND@3||297|-138|||D5G4;
IAND;1{sch}|AND@4||371.5|-38|||D5G4;
IAND;1{sch}|AND@5||362|309|||D5G4;
IAND;1{sch}|AND@6||369|143|||D5G4;
IAND;1{sch}|AND@7||79.5|-314|||D5G4;
IAND;1{sch}|AND@8||81|-505.5|||D5G4;
IAND;1{sch}|AND@9||84.5|-676.5|||D5G4;
IAND;1{sch}|AND@10||84|-829|||D5G4;
IAND;1{sch}|AND@11||82|-946.5|||D5G4;
IAND;1{sch}|AND@12||87.5|-1043|||D5G4;
IAND;1{sch}|AND@13||89|-1162|||D5G4;
IAND;1{sch}|AND@14||90.5|-1238|||D5G4;
IAND;1{sch}|AND@15||168|-1210|||D5G4;
IAND;1{sch}|AND@16||169.5|-1091|||D5G4;
IAND;1{sch}|AND@17||243|-1092|||D5G4;
IAND;1{sch}|AND@18||163|-991.5|||D5G4;
IAND;1{sch}|AND@19||238|-987|||D5G4;
IAND;1{sch}|AND@20||319.5|-987|||D5G4;
IAND;1{sch}|AND@21||158|-876|||D5G4;
IAND;1{sch}|AND@22||231|-873|||D5G4;
IAND;1{sch}|AND@23||305.5|-869|||D5G4;
IAND;1{sch}|AND@24||378|-869.5|||D5G4;
IAND;1{sch}|AND@25||158|-724|||D5G4;
IAND;1{sch}|AND@26||229.5|-720.5|||D5G4;
IAND;1{sch}|AND@27||299.5|-711.5|||D5G4;
IAND;1{sch}|AND@28||375|-713|||D5G4;
IAND;1{sch}|AND@29||447|-722|||D5G4;
IAND;1{sch}|AND@30||153|-552.5|||D5G4;
IAND;1{sch}|AND@31||224.5|-546|||D5G4;
IAND;1{sch}|AND@32||297.5|-533.5|||D5G4;
IAND;1{sch}|AND@33||370|-522.5|||D5G4;
IAND;1{sch}|AND@34||443|-535|||D5G4;
IAND;1{sch}|AND@35||516.5|-546|||D5G4;
IAND;1{sch}|AND@42||151.5|-361.5|||D5G4;
IAND;1{sch}|AND@43||224.5|-358.5|||D5G4;
IAND;1{sch}|AND@44||296.5|-352|||D5G4;
IAND;1{sch}|AND@45||369|-341.5|||D5G4;
IAND;1{sch}|AND@46||442.5|-350.5|||D5G4;
IAND;1{sch}|AND@47||516|-357.5|||D5G4;
IAND;1{sch}|AND@48||587.5|-351|||D5G4;
IInverter;1{sch}|Inverter@0||-6|4|||D5G4;
IInverter;1{sch}|Inverter@1||-6|-39.5|||D5G4;
IInverter;1{sch}|Inverter@2||-6|90.5|||D5G4;
IInverter;1{sch}|Inverter@3||-6|47|||D5G4;
IInverter;1{sch}|Inverter@4||-5.5|-170|||D5G4;
IInverter;1{sch}|Inverter@5||-5.5|-213.5|||D5G4;
IInverter;1{sch}|Inverter@6||-5.5|-83.5|||D5G4;
IInverter;1{sch}|Inverter@7||-5.5|-127|||D5G4;
IInverter;1{sch}|Inverter@8||-6|351|||D5G4;
IInverter;1{sch}|Inverter@9||-6|307.5|||D5G4;
IInverter;1{sch}|Inverter@10||-6|436.5|||D5G4;
IInverter;1{sch}|Inverter@11||-6|394|||D5G4;
IInverter;1{sch}|Inverter@12||-5.5|177|||D5G4;
IInverter;1{sch}|Inverter@13||-5.5|133.5|||D5G4;
IInverter;1{sch}|Inverter@14||-5.5|263.5|||D5G4;
IInverter;1{sch}|Inverter@15||-5.5|220|||D5G4;
INOR_8_input;1{sch}|NOR_8_in@0||701.5|-697.5|||D5G4;
IXNOR;1{sch}|XNOR@0||62.5|423|||D5G4;
IXNOR;1{sch}|XNOR@1||63|340.5|||D5G4;
IXNOR;1{sch}|XNOR@2||62|250|||D5G4;
IXNOR;1{sch}|XNOR@3||62.5|167.5|||D5G4;
IXNOR;1{sch}|XNOR@4||63.5|76.5|||D5G4;
IXNOR;1{sch}|XNOR@5||64|-6|||D5G4;
IXNOR;1{sch}|XNOR@6||63|-96.5|||D5G4;
IXNOR;1{sch}|XNOR@7||63.5|-179|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NGround|gnd@1||26.5|-227||||
NWire_Pin|pin@0||-12.5|430.5||||
NWire_Pin|pin@1||-12.5|415.5||||
NWire_Pin|pin@2||-12.5|348||||
NWire_Pin|pin@3||-12.5|333||||
NWire_Pin|pin@15||-12|257.5||||
NWire_Pin|pin@16||-12|242.5||||
NWire_Pin|pin@17||-12|175||||
NWire_Pin|pin@18||-12|160||||
NWire_Pin|pin@19||-12.5|84||||
NWire_Pin|pin@20||-12.5|69||||
NWire_Pin|pin@21||-12.5|1.5||||
NWire_Pin|pin@22||-12.5|-13.5||||
NWire_Pin|pin@23||-12|-89||||
NWire_Pin|pin@24||-12|-104||||
NWire_Pin|pin@25||-12|-171.5||||
NWire_Pin|pin@26||-12|-186.5||||
NWire_Pin|pin@42||257.5|424||||
NWire_Pin|pin@43||286|341.5||||
NWire_Pin|pin@44||71|-144||||
NWire_Pin|pin@45||4.5|-144||||
NWire_Pin|pin@46||69.5|387||||
NWire_Pin|pin@47||26.5|387||||
NWire_Pin|pin@48||70.5|368||||
NWire_Pin|pin@49||4.5|368||||
NWire_Pin|pin@50||70|314||||
NWire_Pin|pin@51||26.5|314||||
NWire_Pin|pin@52||69.5|277||||
NWire_Pin|pin@53||4.5|277||||
NWire_Pin|pin@54||69|222.5||||
NWire_Pin|pin@55||26.5|222.5||||
NWire_Pin|pin@56||70|194||||
NWire_Pin|pin@57||4.5|194||||
NWire_Pin|pin@58||69.5|141||||
NWire_Pin|pin@59||26.5|141||||
NWire_Pin|pin@60||71|104||||
NWire_Pin|pin@61||4.5|104||||
NWire_Pin|pin@62||70.5|49||||
NWire_Pin|pin@63||26.5|49||||
NWire_Pin|pin@64||71.5|21||||
NWire_Pin|pin@65||4.5|21||||
NWire_Pin|pin@66||71|-33.5||||
NWire_Pin|pin@67||26.5|-33.5||||
NWire_Pin|pin@68||70.5|-69||||
NWire_Pin|pin@69||4.5|-69||||
NWire_Pin|pin@70||70|-122.5||||
NWire_Pin|pin@71||26.5|-122.5||||
NWire_Pin|pin@72||264.5|251||||
NWire_Pin|pin@73||293|168.5||||
NWire_Pin|pin@74||269|77.5||||
NWire_Pin|pin@75||297.5|-5||||
NWire_Pin|pin@76||269|-95.5||||
NWire_Pin|pin@77||297.5|-178||||
NWire_Pin|pin@78||372|-155||||
NWire_Pin|pin@79||343.5|24.5||||
NWire_Pin|pin@80||325.5|340||||
NWire_Pin|pin@81||362.5|191.5||||
NWire_Pin|pin@82||402|274.5||||
NWire_Pin|pin@83||341|274.5||||
NWire_Pin|pin@84||411.5|65.5||||
NWire_Pin|pin@85||369.5|65.5||||
NWire_Pin|pin@86||439|126||||
NWire_Pin|pin@88||-108|443||||
NWire_Pin|pin@89||-106|400.5||||
NWire_Pin|pin@90||-107|357.5||||
NWire_Pin|pin@91||-107.5|314||||
NWire_Pin|pin@92||-110.5|270||||
NWire_Pin|pin@93||-109|226.5||||
NWire_Pin|pin@94||-110|183.5||||
NWire_Pin|pin@95||-110.5|140||||
NWire_Pin|pin@96||-110.5|97||||
NWire_Pin|pin@97||-109|53.5||||
NWire_Pin|pin@98||-109.5|10.5||||
NWire_Pin|pin@99||-110|-33||||
NWire_Pin|pin@100||-109|-77||||
NWire_Pin|pin@101||-109.5|-120.5||||
NWire_Pin|pin@102||-108.5|-163.5||||
NWire_Pin|pin@103||-107.5|-207||||
NWire_Pin|pin@105||-93.5|-1207||||
NWire_Pin|pin@106||-93.5|443||||
NWire_Pin|pin@107||91|-1052||||
NWire_Pin|pin@108||-10|-1052||||
NWire_Pin|pin@109||-10|415.5||||
NWire_Pin|pin@110||-88|-1131||||
NWire_Pin|pin@111||-88|357.5||||
NWire_Pin|pin@112||89.5|-866||||
NWire_Pin|pin@113||-4|-866||||
NWire_Pin|pin@114||-4|333||||
NWire_Pin|pin@115||-82.5|-1012||||
NWire_Pin|pin@116||-82.5|270||||
NWire_Pin|pin@117||88|-784.5||||
NWire_Pin|pin@118||0.5|-784.5||||
NWire_Pin|pin@119||0.5|242.5||||
NWire_Pin|pin@120||-78|-915.5||||
NWire_Pin|pin@121||-78|183.5||||
NWire_Pin|pin@122||82.5|-706||||
NWire_Pin|pin@123||3.5|-706||||
NWire_Pin|pin@124||3.5|160||||
NWire_Pin|pin@125||-75|-798||||
NWire_Pin|pin@126||-75|97||||
NWire_Pin|pin@127||84.5|-627||||
NWire_Pin|pin@128||6|-627||||
NWire_Pin|pin@129||6|69||||
NWire_Pin|pin@130||-71|-645.5||||
NWire_Pin|pin@131||-71|10.5||||
NWire_Pin|pin@132||85|-550.5||||
NWire_Pin|pin@133||9|-550.5||||
NWire_Pin|pin@134||9|-13.5||||
NWire_Pin|pin@135||-67.5|-474.5||||
NWire_Pin|pin@136||-67.5|-77||||
NWire_Pin|pin@137||81.5|-356||||
NWire_Pin|pin@138||12.5|-356||||
NWire_Pin|pin@139||12.5|-104||||
NWire_Pin|pin@140||-64|-283||||
NWire_Pin|pin@141||-64|-163.5||||
NWire_Pin|pin@142||80|-279.5||||
NWire_Pin|pin@143||16.5|-279.5||||
NWire_Pin|pin@144||16.5|-186.5||||
NWire_Pin|pin@146||168.5|424||||
NWire_Pin|pin@148||170|-1056||||
NWire_Pin|pin@149||168.5|-1056||||
NWire_Pin|pin@151||215|-1108||||
NWire_Pin|pin@152||243.5|-1050||||
NWire_Pin|pin@153||172|-1050||||
NWire_Pin|pin@154||172|341.5||||
NWire_Pin|pin@155||122|-960.5||||
NWire_Pin|pin@156||163.5|-955.5||||
NWire_Pin|pin@157||168.5|-955.5||||
NWire_Pin|pin@158||172|-956||||
NWire_Pin|pin@159||238.5|-952||||
NWire_Pin|pin@160||176.5|-952||||
NWire_Pin|pin@161||176.5|251||||
NWire_Pin|pin@162||320|-1008.5||||
NWire_Pin|pin@163||278|-956||||
NWire_Pin|pin@164||130|-846||||
NWire_Pin|pin@165||158.5|-840||||
NWire_Pin|pin@166||168.5|-840||||
NWire_Pin|pin@167||172|-842||||
NWire_Pin|pin@168||231.5|-838.5||||
NWire_Pin|pin@169||176.5|-838.5||||
NWire_Pin|pin@170||277.5|-831||||
NWire_Pin|pin@171||181.5|-831||||
NWire_Pin|pin@172||181.5|168.5||||
NWire_Pin|pin@173||306|-890||||
NWire_Pin|pin@174||350|-886||||
NWire_Pin|pin@175||378.5|-893||||
NWire_Pin|pin@176||130|-693.5||||
NWire_Pin|pin@177||158.5|-688.5||||
NWire_Pin|pin@178||168.5|-688.5||||
NWire_Pin|pin@179||172|-689.5||||
NWire_Pin|pin@180||230|-686||||
NWire_Pin|pin@181||176.5|-686||||
NWire_Pin|pin@182||181.5|-680.5||||
NWire_Pin|pin@183||300|-676.5||||
NWire_Pin|pin@184||184.5|-676.5||||
NWire_Pin|pin@185||184.5|77.5||||
NWire_Pin|pin@186||375.5|-737.5||||
NWire_Pin|pin@187||347|-728.5||||
NWire_Pin|pin@188||419|-741||||
NWire_Pin|pin@189||447.5|-730||||
NWire_Pin|pin@190||125|-522.5||||
NWire_Pin|pin@191||153.5|-515.5||||
NWire_Pin|pin@192||168.5|-515.5||||
NWire_Pin|pin@193||172|-515||||
NWire_Pin|pin@194||225|-511.5||||
NWire_Pin|pin@195||176.5|-511.5||||
NWire_Pin|pin@196||181.5|-502.5||||
NWire_Pin|pin@197||298|-499||||
NWire_Pin|pin@198||184.5|-499||||
NWire_Pin|pin@199||187.5|-491.5||||
NWire_Pin|pin@200||187.5|-5||||
NWire_Pin|pin@201||370.5|-550.5||||
NWire_Pin|pin@202||415|-539.5||||
NWire_Pin|pin@203||443.5|-563||||
NWire_Pin|pin@204||517|-569.5||||
NWire_Pin|pin@205||488.5|-552||||
NWire_Pin|pin@217||123.5|-331||||
NWire_Pin|pin@218||152|-328||||
NWire_Pin|pin@219||168.5|-328||||
NWire_Pin|pin@220||172|-327.5||||
NWire_Pin|pin@221||225|-323.5||||
NWire_Pin|pin@222||176.5|-323.5||||
NWire_Pin|pin@223||181.5|-321||||
NWire_Pin|pin@224||297|-317.5||||
NWire_Pin|pin@225||184.5|-317.5||||
NWire_Pin|pin@226||187.5|-310.5||||
NWire_Pin|pin@227||369.5|-307||||
NWire_Pin|pin@228||192.5|-307||||
NWire_Pin|pin@229||192.5|-95.5||||
NWire_Pin|pin@230||443|-369||||
NWire_Pin|pin@231||414.5|-358.5||||
NWire_Pin|pin@232||516.5|-378.5||||
NWire_Pin|pin@233||488|-375.5||||
NWire_Pin|pin@234||559.5|-367.5||||
NWire_Pin|pin@235||588|-374.5||||
NWire_Pin|pin@236||690|474||||
NWire_Pin|pin@237||627.5|-646.5||||
NWire_Pin|pin@238||556.5|-651.5||||
NWire_Pin|pin@239||487|-656||||
NWire_Pin|pin@240||494.5|-886.5||||
NWire_Pin|pin@241||494.5|-661||||
NWire_Pin|pin@242||506.5|-1004||||
NWire_Pin|pin@243||506.5|-665.5||||
NWire_Pin|pin@244||525|-1109||||
NWire_Pin|pin@245||525|-670.5||||
NWire_Pin|pin@246||542.5|-1227||||
NWire_Pin|pin@247||542.5|-675||||
NWire_Pin|pin@248||555|-1255||||
NWire_Pin|pin@249||555|-680||||
NWire_Pin|pin@250||759.5|-684.5||||
NPower|pwr@1||4.5|474||||
Awire|net@0|||900|Inverter@10|out|-12.5|443|pin@0||-12.5|430.5
Awire|net@1|||0|XNOR@0|A|44.5|430.5|pin@0||-12.5|430.5
Awire|net@2|||2700|Inverter@11|out|-12.5|400.5|pin@1||-12.5|415.5
Awire|net@4|||900|Inverter@8|out|-12.5|357.5|pin@2||-12.5|348
Awire|net@5|||0|XNOR@1|A|45|348|pin@2||-12.5|348
Awire|net@6|||2700|Inverter@9|out|-12.5|314|pin@3||-12.5|333
Awire|net@26|||900|Inverter@14|out|-12|270|pin@15||-12|257.5
Awire|net@27|||0|XNOR@2|A|44|257.5|pin@15||-12|257.5
Awire|net@28|||2700|Inverter@15|out|-12|226.5|pin@16||-12|242.5
Awire|net@30|||900|Inverter@12|out|-12|183.5|pin@17||-12|175
Awire|net@31|||0|XNOR@3|A|44.5|175|pin@17||-12|175
Awire|net@32|||2700|Inverter@13|out|-12|140|pin@18||-12|160
Awire|net@34|||900|Inverter@2|out|-12.5|97|pin@19||-12.5|84
Awire|net@35|||0|XNOR@4|A|45.5|84|pin@19||-12.5|84
Awire|net@36|||2700|Inverter@3|out|-12.5|53.5|pin@20||-12.5|69
Awire|net@38|||900|Inverter@0|out|-12.5|10.5|pin@21||-12.5|1.5
Awire|net@39|||0|XNOR@5|A|46|1.5|pin@21||-12.5|1.5
Awire|net@40|||2700|Inverter@1|out|-12.5|-33|pin@22||-12.5|-13.5
Awire|net@42|||900|Inverter@6|out|-12|-77|pin@23||-12|-89
Awire|net@43|||0|XNOR@6|A|45|-89|pin@23||-12|-89
Awire|net@44|||2700|Inverter@7|out|-12|-120.5|pin@24||-12|-104
Awire|net@46|||900|Inverter@4|out|-12|-163.5|pin@25||-12|-171.5
Awire|net@47|||0|XNOR@7|A|45.5|-171.5|pin@25||-12|-171.5
Awire|net@48|||2700|Inverter@5|out|-12|-207|pin@26||-12|-186.5
Awire|net@65|||2700|AND@0|A|257.5|415|pin@42||257.5|424
Awire|net@67|||900|AND@0|B|286|415|pin@43||286|341.5
Awire|net@69|||2700|XNOR@7|VDD|71|-161|pin@44||71|-144
Awire|net@70|||0|pin@44||71|-144|pin@45||4.5|-144
Awire|net@72|||900|XNOR@0|GND|69.5|407|pin@46||69.5|387
Awire|net@73|||0|pin@46||69.5|387|pin@47||26.5|387
Awire|net@75|||2700|XNOR@1|VDD|70.5|358.5|pin@48||70.5|368
Awire|net@76|||900|pwr@1||4.5|474|pin@49||4.5|368
Awire|net@78|||0|pin@48||70.5|368|pin@49||4.5|368
Awire|net@79|||900|XNOR@1|GND|70|324.5|pin@50||70|314
Awire|net@81|||2700|pin@51||26.5|314|pin@47||26.5|387
Awire|net@82|||0|pin@50||70|314|pin@51||26.5|314
Awire|net@83|||2700|XNOR@2|VDD|69.5|268|pin@52||69.5|277
Awire|net@84|||900|pin@49||4.5|368|pin@53||4.5|277
Awire|net@86|||0|pin@52||69.5|277|pin@53||4.5|277
Awire|net@87|||900|XNOR@2|GND|69|234|pin@54||69|222.5
Awire|net@89|||2700|pin@55||26.5|222.5|pin@51||26.5|314
Awire|net@90|||0|pin@54||69|222.5|pin@55||26.5|222.5
Awire|net@91|||2700|XNOR@3|VDD|70|185.5|pin@56||70|194
Awire|net@92|||900|pin@53||4.5|277|pin@57||4.5|194
Awire|net@94|||0|pin@56||70|194|pin@57||4.5|194
Awire|net@95|||900|XNOR@3|GND|69.5|151.5|pin@58||69.5|141
Awire|net@97|||2700|pin@59||26.5|141|pin@55||26.5|222.5
Awire|net@98|||0|pin@58||69.5|141|pin@59||26.5|141
Awire|net@99|||2700|XNOR@4|VDD|71|94.5|pin@60||71|104
Awire|net@100|||900|pin@57||4.5|194|pin@61||4.5|104
Awire|net@102|||0|pin@60||71|104|pin@61||4.5|104
Awire|net@103|||900|XNOR@4|GND|70.5|60.5|pin@62||70.5|49
Awire|net@105|||2700|pin@63||26.5|49|pin@59||26.5|141
Awire|net@106|||0|pin@62||70.5|49|pin@63||26.5|49
Awire|net@107|||2700|XNOR@5|VDD|71.5|12|pin@64||71.5|21
Awire|net@108|||900|pin@61||4.5|104|pin@65||4.5|21
Awire|net@110|||0|pin@64||71.5|21|pin@65||4.5|21
Awire|net@111|||900|XNOR@5|GND|71|-22|pin@66||71|-33.5
Awire|net@113|||2700|pin@67||26.5|-33.5|pin@63||26.5|49
Awire|net@114|||0|pin@66||71|-33.5|pin@67||26.5|-33.5
Awire|net@115|||2700|XNOR@6|VDD|70.5|-78.5|pin@68||70.5|-69
Awire|net@116|||900|pin@65||4.5|21|pin@69||4.5|-69
Awire|net@117|||900|pin@69||4.5|-69|pin@45||4.5|-144
Awire|net@118|||0|pin@68||70.5|-69|pin@69||4.5|-69
Awire|net@119|||900|XNOR@6|GND|70|-112.5|pin@70||70|-122.5
Awire|net@120|||2700|gnd@1||26.5|-225|pin@71||26.5|-122.5
Awire|net@121|||2700|pin@71||26.5|-122.5|pin@67||26.5|-33.5
Awire|net@122|||0|pin@70||70|-122.5|pin@71||26.5|-122.5
Awire|net@124|||2700|AND@1|A|264.5|239.5|pin@72||264.5|251
Awire|net@126|||900|AND@1|B|293|239.5|pin@73||293|168.5
Awire|net@128|||2700|AND@2|A|269|72.5|pin@74||269|77.5
Awire|net@130|||900|AND@2|B|297.5|72.5|pin@75||297.5|-5
Awire|net@132|||2700|AND@3|A|269|-107|pin@76||269|-95.5
Awire|net@133|||1800|XNOR@7|F|85.5|-178|pin@77||297.5|-178
Awire|net@134|||900|AND@3|B|297.5|-107|pin@77||297.5|-178
Awire|net@135|||1800|AND@3|F|337|-155|pin@78||372|-155
Awire|net@136|||900|AND@4|B|372|-7|pin@78||372|-155
Awire|net@137|||1800|AND@2|F|337|24.5|pin@79||343.5|24.5
Awire|net@138|||2700|AND@4|A|343.5|-7|pin@79||343.5|24.5
Awire|net@139|||900|AND@0|F|325.5|367|pin@80||325.5|340
Awire|net@140|||0|AND@5|A|334|340|pin@80||325.5|340
Awire|net@141|||1800|AND@1|F|332.5|191.5|pin@81||362.5|191.5
Awire|net@142|||900|AND@5|B|362.5|340|pin@81||362.5|191.5
Awire|net@143|||900|AND@5|F|402|292|pin@82||402|274.5
Awire|net@144|||0|pin@82||402|274.5|pin@83||341|274.5
Awire|net@145|||2700|AND@6|A|341|174|pin@83||341|274.5
Awire|net@146|||2700|AND@4|F|411.5|-55|pin@84||411.5|65.5
Awire|net@147|||0|pin@84||411.5|65.5|pin@85||369.5|65.5
Awire|net@148|||900|AND@6|B|369.5|174|pin@85||369.5|65.5
Awire|net@149|||1800|AND@6|F|409|126|pin@86||439|126
Awire|net@153|||0|Inverter@11|in|-44.5|400.5|pin@89||-106|400.5
Awire|net@155|||0|Inverter@9|in|-44.5|314|pin@91||-107.5|314
Awire|net@157|||0|Inverter@15|in|-44|226.5|pin@93||-109|226.5
Awire|net@159|||0|Inverter@13|in|-44|140|pin@95||-110.5|140
Awire|net@161|||0|Inverter@3|in|-44.5|53.5|pin@97||-109|53.5
Awire|net@163|||0|Inverter@1|in|-44.5|-33|pin@99||-110|-33
Awire|net@165|||0|Inverter@7|in|-44|-120.5|pin@101||-109.5|-120.5
Awire|net@167|||0|Inverter@5|in|-44|-207|pin@103||-107.5|-207
Awire|net@170|||0|Inverter@10|in|-44.5|443|pin@106||-93.5|443
Awire|net@171|||0|pin@106||-93.5|443|pin@88||-108|443
Awire|net@172|||2700|pin@105||-93.5|-1207|pin@106||-93.5|443
Awire|net@173|||2700|AND@14|B|91|-1207|pin@107||91|-1052
Awire|net@174|||0|pin@107||91|-1052|pin@108||-10|-1052
Awire|net@175|||0|XNOR@0|B|48|415.5|pin@109||-10|415.5
Awire|net@176|||0|pin@109||-10|415.5|pin@1||-12.5|415.5
Awire|net@177|||2700|pin@108||-10|-1052|pin@109||-10|415.5
Awire|net@178|||0|AND@14|A|62.5|-1207|pin@105||-93.5|-1207
Awire|net@179|||0|AND@13|A|61|-1131|pin@110||-88|-1131
Awire|net@180|||0|Inverter@8|in|-44.5|357.5|pin@111||-88|357.5
Awire|net@181|||0|pin@111||-88|357.5|pin@90||-107|357.5
Awire|net@182|||2700|pin@110||-88|-1131|pin@111||-88|357.5
Awire|net@183|||2700|AND@13|B|89.5|-1131|pin@112||89.5|-866
Awire|net@184|||0|pin@112||89.5|-866|pin@113||-4|-866
Awire|net@185|||0|XNOR@1|B|48.5|333|pin@114||-4|333
Awire|net@186|||0|pin@114||-4|333|pin@3||-12.5|333
Awire|net@187|||2700|pin@113||-4|-866|pin@114||-4|333
Awire|net@188|||0|AND@12|A|59.5|-1012|pin@115||-82.5|-1012
Awire|net@189|||0|Inverter@14|in|-44|270|pin@116||-82.5|270
Awire|net@190|||0|pin@116||-82.5|270|pin@92||-110.5|270
Awire|net@191|||2700|pin@115||-82.5|-1012|pin@116||-82.5|270
Awire|net@192|||2700|AND@12|B|88|-1012|pin@117||88|-784.5
Awire|net@193|||0|pin@117||88|-784.5|pin@118||0.5|-784.5
Awire|net@194|||0|XNOR@2|B|47.5|242.5|pin@119||0.5|242.5
Awire|net@195|||0|pin@119||0.5|242.5|pin@16||-12|242.5
Awire|net@196|||2700|pin@118||0.5|-784.5|pin@119||0.5|242.5
Awire|net@198|||0|Inverter@12|in|-44|183.5|pin@121||-78|183.5
Awire|net@199|||0|pin@121||-78|183.5|pin@94||-110|183.5
Awire|net@200|||2700|pin@120||-78|-915.5|pin@121||-78|183.5
Awire|net@201|||2700|AND@11|B|82.5|-915.5|pin@122||82.5|-706
Awire|net@202|||0|pin@122||82.5|-706|pin@123||3.5|-706
Awire|net@203|||0|XNOR@3|B|48|160|pin@124||3.5|160
Awire|net@204|||0|pin@124||3.5|160|pin@18||-12|160
Awire|net@205|||2700|pin@123||3.5|-706|pin@124||3.5|160
Awire|net@206|||0|AND@10|A|56|-798|pin@125||-75|-798
Awire|net@207|||0|Inverter@2|in|-44.5|97|pin@126||-75|97
Awire|net@208|||0|pin@126||-75|97|pin@96||-110.5|97
Awire|net@209|||2700|pin@125||-75|-798|pin@126||-75|97
Awire|net@210|||2700|AND@10|B|84.5|-798|pin@127||84.5|-627
Awire|net@211|||0|pin@127||84.5|-627|pin@128||6|-627
Awire|net@212|||0|XNOR@4|B|49|69|pin@129||6|69
Awire|net@213|||0|pin@129||6|69|pin@20||-12.5|69
Awire|net@214|||2700|pin@128||6|-627|pin@129||6|69
Awire|net@216|||0|Inverter@0|in|-44.5|10.5|pin@131||-71|10.5
Awire|net@217|||0|pin@131||-71|10.5|pin@98||-109.5|10.5
Awire|net@218|||2700|pin@130||-71|-645.5|pin@131||-71|10.5
Awire|net@219|||2700|AND@9|B|85|-645.5|pin@132||85|-550.5
Awire|net@220|||0|pin@132||85|-550.5|pin@133||9|-550.5
Awire|net@221|||0|XNOR@5|B|49.5|-13.5|pin@134||9|-13.5
Awire|net@222|||0|pin@134||9|-13.5|pin@22||-12.5|-13.5
Awire|net@223|||2700|pin@133||9|-550.5|pin@134||9|-13.5
Awire|net@224|||0|AND@8|A|53|-474.5|pin@135||-67.5|-474.5
Awire|net@225|||0|Inverter@6|in|-44|-77|pin@136||-67.5|-77
Awire|net@226|||0|pin@136||-67.5|-77|pin@100||-109|-77
Awire|net@227|||2700|pin@135||-67.5|-474.5|pin@136||-67.5|-77
Awire|net@228|||2700|AND@8|B|81.5|-474.5|pin@137||81.5|-356
Awire|net@229|||0|pin@137||81.5|-356|pin@138||12.5|-356
Awire|net@230|||0|XNOR@6|B|48.5|-104|pin@139||12.5|-104
Awire|net@231|||0|pin@139||12.5|-104|pin@24||-12|-104
Awire|net@232|||2700|pin@138||12.5|-356|pin@139||12.5|-104
Awire|net@233|||0|AND@7|A|51.5|-283|pin@140||-64|-283
Awire|net@234|||0|Inverter@4|in|-44|-163.5|pin@141||-64|-163.5
Awire|net@235|||0|pin@141||-64|-163.5|pin@102||-108.5|-163.5
Awire|net@236|||2700|pin@140||-64|-283|pin@141||-64|-163.5
Awire|net@237|||2700|AND@7|B|80|-283|pin@142||80|-279.5
Awire|net@238|||0|pin@142||80|-279.5|pin@143||16.5|-279.5
Awire|net@239|||0|XNOR@7|B|49|-186.5|pin@144||16.5|-186.5
Awire|net@240|||0|pin@144||16.5|-186.5|pin@26||-12|-186.5
Awire|net@241|||2700|pin@143||16.5|-279.5|pin@144||16.5|-186.5
Awire|net@244|||1800|XNOR@0|F|84.5|424|pin@146||168.5|424
Awire|net@245|||1800|pin@146||168.5|424|pin@42||257.5|424
Awire|net@249|||2700|AND@16|B|170|-1060|pin@148||170|-1056
Awire|net@250|||2700|AND@15|B|168.5|-1179|pin@149||168.5|-1056
Awire|net@252|||0|pin@148||170|-1056|pin@149||168.5|-1056
Awire|net@255|||900|AND@17|A|215|-1061|pin@151||215|-1108
Awire|net@256|||2700|AND@17|B|243.5|-1061|pin@152||243.5|-1050
Awire|net@257|||0|pin@152||243.5|-1050|pin@153||172|-1050
Awire|net@258|||1800|XNOR@1|F|85|341.5|pin@154||172|341.5
Awire|net@259|||1800|pin@154||172|341.5|pin@43||286|341.5
Awire|net@261|||2700|AND@11|F|122|-963.5|pin@155||122|-960.5
Awire|net@262|||0|AND@18|A|135|-960.5|pin@155||122|-960.5
Awire|net@263|||2700|AND@18|B|163.5|-960.5|pin@156||163.5|-955.5
Awire|net@264|||2700|pin@149||168.5|-1056|pin@157||168.5|-955.5
Awire|net@266|||1800|pin@156||163.5|-955.5|pin@157||168.5|-955.5
Awire|net@267|||2700|pin@153||172|-1050|pin@158||172|-956
Awire|net@269|||0|AND@19|A|210|-956|pin@158||172|-956
Awire|net@270|||2700|AND@19|B|238.5|-956|pin@159||238.5|-952
Awire|net@271|||0|pin@159||238.5|-952|pin@160||176.5|-952
Awire|net@272|||1800|XNOR@2|F|84|251|pin@161||176.5|251
Awire|net@273|||1800|pin@161||176.5|251|pin@72||264.5|251
Awire|net@275|||1800|AND@18|F|203|-1008.5|pin@162||320|-1008.5
Awire|net@276|||900|AND@20|B|320|-956|pin@162||320|-1008.5
Awire|net@277|||2700|AND@19|F|278|-1004|pin@163||278|-956
Awire|net@278|||0|AND@20|A|291.5|-956|pin@163||278|-956
Awire|net@279|||1800|AND@13|F|129|-1179|AND@15|A|140|-1179
Awire|net@280|||1800|AND@12|F|127.5|-1060|AND@16|A|141.5|-1060
Awire|net@281|||1800|AND@16|F|209.5|-1108|pin@151||215|-1108
Awire|net@282|||1800|AND@10|F|124|-846|pin@164||130|-846
Awire|net@283|||900|AND@21|A|130|-845|pin@164||130|-846
Awire|net@284|||2700|AND@21|B|158.5|-845|pin@165||158.5|-840
Awire|net@285|||2700|pin@157||168.5|-955.5|pin@166||168.5|-840
Awire|net@287|||1800|pin@165||158.5|-840|pin@166||168.5|-840
Awire|net@288|||2700|pin@158||172|-956|pin@167||172|-842
Awire|net@290|||0|AND@22|A|203|-842|pin@167||172|-842
Awire|net@291|||2700|AND@22|B|231.5|-842|pin@168||231.5|-838.5
Awire|net@292|||2700|pin@160||176.5|-952|pin@169||176.5|-838.5
Awire|net@294|||0|pin@168||231.5|-838.5|pin@169||176.5|-838.5
Awire|net@295|||2700|AND@23|A|277.5|-838|pin@170||277.5|-831
Awire|net@296|||0|pin@170||277.5|-831|pin@171||181.5|-831
Awire|net@297|||1800|XNOR@3|F|84.5|168.5|pin@172||181.5|168.5
Awire|net@298|||1800|pin@172||181.5|168.5|pin@73||293|168.5
Awire|net@300|||1800|AND@22|F|271|-890|pin@173||306|-890
Awire|net@301|||900|AND@23|B|306|-838|pin@173||306|-890
Awire|net@302|||1800|AND@23|F|345.5|-886|pin@174||350|-886
Awire|net@303|||900|AND@24|A|350|-838.5|pin@174||350|-886
Awire|net@304|||1800|AND@21|F|198|-893|pin@175||378.5|-893
Awire|net@305|||900|AND@24|B|378.5|-838.5|pin@175||378.5|-893
Awire|net@306|||1800|AND@9|F|124.5|-693.5|pin@176||130|-693.5
Awire|net@307|||900|AND@25|A|130|-693|pin@176||130|-693.5
Awire|net@308|||2700|AND@25|B|158.5|-693|pin@177||158.5|-688.5
Awire|net@309|||2700|pin@166||168.5|-840|pin@178||168.5|-688.5
Awire|net@311|||1800|pin@177||158.5|-688.5|pin@178||168.5|-688.5
Awire|net@312|||2700|pin@167||172|-842|pin@179||172|-689.5
Awire|net@314|||0|AND@26|A|201.5|-689.5|pin@179||172|-689.5
Awire|net@315|||2700|AND@26|B|230|-689.5|pin@180||230|-686
Awire|net@316|||2700|pin@169||176.5|-838.5|pin@181||176.5|-686
Awire|net@318|||0|pin@180||230|-686|pin@181||176.5|-686
Awire|net@319|||2700|pin@171||181.5|-831|pin@182||181.5|-680.5
Awire|net@321|||0|AND@27|A|271.5|-680.5|pin@182||181.5|-680.5
Awire|net@322|||2700|AND@27|B|300|-680.5|pin@183||300|-676.5
Awire|net@323|||0|pin@183||300|-676.5|pin@184||184.5|-676.5
Awire|net@324|||1800|XNOR@4|F|85.5|77.5|pin@185||184.5|77.5
Awire|net@325|||1800|pin@185||184.5|77.5|pin@74||269|77.5
Awire|net@327|||1800|AND@26|F|269.5|-737.5|pin@186||375.5|-737.5
Awire|net@328|||900|AND@28|B|375.5|-682|pin@186||375.5|-737.5
Awire|net@329|||1800|AND@27|F|339.5|-728.5|pin@187||347|-728.5
Awire|net@330|||900|AND@28|A|347|-682|pin@187||347|-728.5
Awire|net@331|||1800|AND@25|F|198|-741|pin@188||419|-741
Awire|net@332|||900|AND@29|A|419|-691|pin@188||419|-741
Awire|net@333|||1800|AND@28|F|415|-730|pin@189||447.5|-730
Awire|net@334|||900|AND@29|B|447.5|-691|pin@189||447.5|-730
Awire|net@335|||1800|AND@8|F|121|-522.5|pin@190||125|-522.5
Awire|net@336|||900|AND@30|A|125|-521.5|pin@190||125|-522.5
Awire|net@337|||2700|AND@30|B|153.5|-521.5|pin@191||153.5|-515.5
Awire|net@338|||2700|pin@178||168.5|-688.5|pin@192||168.5|-515.5
Awire|net@340|||1800|pin@191||153.5|-515.5|pin@192||168.5|-515.5
Awire|net@341|||2700|pin@179||172|-689.5|pin@193||172|-515
Awire|net@343|||0|AND@31|A|196.5|-515|pin@193||172|-515
Awire|net@344|||2700|AND@31|B|225|-515|pin@194||225|-511.5
Awire|net@345|||2700|pin@181||176.5|-686|pin@195||176.5|-511.5
Awire|net@347|||0|pin@194||225|-511.5|pin@195||176.5|-511.5
Awire|net@348|||2700|pin@182||181.5|-680.5|pin@196||181.5|-502.5
Awire|net@350|||0|AND@32|A|269.5|-502.5|pin@196||181.5|-502.5
Awire|net@351|||2700|AND@32|B|298|-502.5|pin@197||298|-499
Awire|net@352|||2700|pin@184||184.5|-676.5|pin@198||184.5|-499
Awire|net@354|||0|pin@197||298|-499|pin@198||184.5|-499
Awire|net@355|||0|AND@33|A|342|-491.5|pin@199||187.5|-491.5
Awire|net@356|||1800|XNOR@5|F|86|-5|pin@200||187.5|-5
Awire|net@357|||1800|pin@200||187.5|-5|pin@75||297.5|-5
Awire|net@359|||1800|AND@32|F|337.5|-550.5|pin@201||370.5|-550.5
Awire|net@360|||900|AND@33|B|370.5|-491.5|pin@201||370.5|-550.5
Awire|net@361|||1800|AND@33|F|410|-539.5|pin@202||415|-539.5
Awire|net@362|||900|AND@34|A|415|-504|pin@202||415|-539.5
Awire|net@363|||1800|AND@31|F|264.5|-563|pin@203||443.5|-563
Awire|net@364|||900|AND@34|B|443.5|-504|pin@203||443.5|-563
Awire|net@365|||1800|AND@30|F|193|-569.5|pin@204||517|-569.5
Awire|net@366|||900|AND@35|B|517|-515|pin@204||517|-569.5
Awire|net@367|||1800|AND@34|F|483|-552|pin@205||488.5|-552
Awire|net@368|||900|AND@35|A|488.5|-515|pin@205||488.5|-552
Awire|net@385|||1800|AND@7|F|119.5|-331|pin@217||123.5|-331
Awire|net@386|||900|AND@42|A|123.5|-330.5|pin@217||123.5|-331
Awire|net@387|||2700|AND@42|B|152|-330.5|pin@218||152|-328
Awire|net@388|||2700|pin@192||168.5|-515.5|pin@219||168.5|-328
Awire|net@389|||2700|pin@219||168.5|-328|pin@146||168.5|424
Awire|net@390|||1800|pin@218||152|-328|pin@219||168.5|-328
Awire|net@391|||2700|pin@193||172|-515|pin@220||172|-327.5
Awire|net@392|||2700|pin@220||172|-327.5|pin@154||172|341.5
Awire|net@393|||0|AND@43|A|196.5|-327.5|pin@220||172|-327.5
Awire|net@394|||2700|AND@43|B|225|-327.5|pin@221||225|-323.5
Awire|net@395|||2700|pin@195||176.5|-511.5|pin@222||176.5|-323.5
Awire|net@396|||2700|pin@222||176.5|-323.5|pin@161||176.5|251
Awire|net@397|||0|pin@221||225|-323.5|pin@222||176.5|-323.5
Awire|net@398|||2700|pin@196||181.5|-502.5|pin@223||181.5|-321
Awire|net@399|||2700|pin@223||181.5|-321|pin@172||181.5|168.5
Awire|net@400|||0|AND@44|A|268.5|-321|pin@223||181.5|-321
Awire|net@401|||2700|AND@44|B|297|-321|pin@224||297|-317.5
Awire|net@402|||2700|pin@198||184.5|-499|pin@225||184.5|-317.5
Awire|net@403|||2700|pin@225||184.5|-317.5|pin@185||184.5|77.5
Awire|net@404|||0|pin@224||297|-317.5|pin@225||184.5|-317.5
Awire|net@405|||2700|pin@199||187.5|-491.5|pin@226||187.5|-310.5
Awire|net@406|||2700|pin@226||187.5|-310.5|pin@200||187.5|-5
Awire|net@407|||0|AND@45|A|341|-310.5|pin@226||187.5|-310.5
Awire|net@408|||2700|AND@45|B|369.5|-310.5|pin@227||369.5|-307
Awire|net@409|||0|pin@227||369.5|-307|pin@228||192.5|-307
Awire|net@410|||1800|XNOR@6|F|85|-95.5|pin@229||192.5|-95.5
Awire|net@411|||1800|pin@229||192.5|-95.5|pin@76||269|-95.5
Awire|net@412|||2700|pin@228||192.5|-307|pin@229||192.5|-95.5
Awire|net@413|||1800|AND@44|F|336.5|-369|pin@230||443|-369
Awire|net@414|||900|AND@46|B|443|-319.5|pin@230||443|-369
Awire|net@415|||1800|AND@45|F|409|-358.5|pin@231||414.5|-358.5
Awire|net@416|||900|AND@46|A|414.5|-319.5|pin@231||414.5|-358.5
Awire|net@417|||1800|AND@42|F|191.5|-378.5|pin@232||516.5|-378.5
Awire|net@418|||900|AND@47|B|516.5|-326.5|pin@232||516.5|-378.5
Awire|net@419|||1800|AND@43|F|264.5|-375.5|pin@233||488|-375.5
Awire|net@420|||900|AND@47|A|488|-326.5|pin@233||488|-375.5
Awire|net@421|||1800|AND@46|F|482.5|-367.5|pin@234||559.5|-367.5
Awire|net@422|||900|AND@48|A|559.5|-320|pin@234||559.5|-367.5
Awire|net@423|||1800|AND@47|F|556|-374.5|pin@235||588|-374.5
Awire|net@424|||900|AND@48|B|588|-320|pin@235||588|-374.5
Awire|net@425|||2700|NOR_8_in@0|VDD|690|-641|pin@236||690|474
Awire|net@426|||1800|pwr@1||4.5|474|pin@236||690|474
Awire|net@427|||900|AND@48|F|627.5|-368|pin@237||627.5|-646.5
Awire|net@428|||0|NOR_8_in@0|A|662|-646.5|pin@237||627.5|-646.5
Awire|net@429|||900|AND@35|F|556.5|-563|pin@238||556.5|-651.5
Awire|net@430|||0|NOR_8_in@0|B|662|-651.5|pin@238||556.5|-651.5
Awire|net@431|||2700|AND@29|F|487|-739|pin@239||487|-656
Awire|net@432|||0|NOR_8_in@0|C|662.5|-656|pin@239||487|-656
Awire|net@433|||1800|AND@24|F|418|-886.5|pin@240||494.5|-886.5
Awire|net@434|||2700|pin@240||494.5|-886.5|pin@241||494.5|-661
Awire|net@435|||0|NOR_8_in@0|D|662|-661|pin@241||494.5|-661
Awire|net@436|||1800|AND@20|F|359.5|-1004|pin@242||506.5|-1004
Awire|net@437|||2700|pin@242||506.5|-1004|pin@243||506.5|-665.5
Awire|net@438|||0|NOR_8_in@0|E|662|-665.5|pin@243||506.5|-665.5
Awire|net@439|||1800|AND@17|F|283|-1109|pin@244||525|-1109
Awire|net@440|||2700|pin@244||525|-1109|pin@245||525|-670.5
Awire|net@441|||0|NOR_8_in@0|G|662|-670.5|pin@245||525|-670.5
Awire|net@442|||1800|AND@15|F|208|-1227|pin@246||542.5|-1227
Awire|net@443|||2700|pin@246||542.5|-1227|pin@247||542.5|-675
Awire|net@444|||0|NOR_8_in@0|H|662|-675|pin@247||542.5|-675
Awire|net@445|||1800|AND@14|F|130.5|-1255|pin@248||555|-1255
Awire|net@446|||2700|pin@248||555|-1255|pin@249||555|-680
Awire|net@447|||0|NOR_8_in@0|I|662|-680|pin@249||555|-680
Awire|net@448|||1800|NOR_8_in@0|F|717|-684.5|pin@250||759.5|-684.5
Awire|net@449|||1800|pin@130||-71|-645.5|AND@9|A|56.5|-645.5
Awire|net@450|||1800|pin@120||-78|-915.5|AND@11|A|54|-915.5
EA0||D5G2;|pin@102||I
EA1||D5G2;|pin@100||I
EA2||D5G2;|pin@98||I
EA3||D5G2;|pin@96||I
EA4||D5G2;|pin@94||I
EA5||D5G2;|pin@92||I
EA6||D5G2;|pin@90||I
EA7||D5G2;|pin@88||I
EB0||D5G2;|pin@103||I
EB1||D5G2;|pin@101||I
EB2||D5G2;|pin@99||I
EB3||D5G2;|pin@97||I
EB4||D5G2;|pin@95||I
EB5||D5G2;|pin@93||I
EB6||D5G2;|pin@91||I
EB7||D5G2;|pin@89||I
EF||D5G2;|pin@86||O
EGND||D5G2;|gnd@1||G
EOOOOOUUUUTTTT||D5G2;|pin@250||O
EVDD||D5G2;|pwr@1||P
X

# Cell Comparator_8_bit;1{vhdl}
CComparator_8_bit;1{vhdl}||artwork|1556676361593|1556698063949||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell Inverter{sch} --------------------,entity Inverter is port(in_: in BIT; out_: out BIT);,  end Inverter;,"",architecture Inverter_BODY of Inverter is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal gnd, vdd: BIT;","",begin,  gnd_0: ground port map(gnd);,"  nmos_0: nMOStran port map(in_, gnd, out_);","  pmos_1: PMOStran port map(in_, out_, vdd);",  pwr_0: power port map(vdd);,end Inverter_BODY;,"",-------------------- Cell NAND{sch} --------------------,"entity NAND_ is port(A, B: in BIT; F: out BIT);",  end NAND_;,"",architecture NAND__BODY of NAND_ is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal gnd, net_2, vdd: BIT;","",begin,  gnd_0: ground port map(gnd);,"  nmos_0: nMOStran port map(A, net_2, F);","  nmos_1: nMOStran port map(B, gnd, net_2);","  pmos_0: PMOStran port map(B, F, vdd);","  pmos_1: PMOStran port map(A, F, vdd);",  pwr_0: power port map(vdd);,end NAND__BODY;,"",-------------------- Cell AND{sch} --------------------,"entity AND_ is port(A, B: in BIT; F: out BIT);",  end AND_;,"",architecture AND__BODY of AND_ is,  component Inverter port(in_: in BIT; out_: out BIT);,    end component;,"  component NAND_ port(A, B: in BIT; F: out BIT);",    end component;,"",  signal net_0: BIT;,"",begin,"  Inverter_0: Inverter port map(net_0, F);","  NAND_0: NAND_ port map(A, B, net_0);",end AND__BODY;,"",-------------------- Cell NOR_8_input{sch} --------------------,"entity NOR_8_input is port(A, B, C, D, E, G, H, I: in BIT; F: out BIT; VDD: out ",    BIT);,  end NOR_8_input;,"",architecture NOR_8_input_BODY of NOR_8_input is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal gnd, net_0, net_1, net_2, net_3, net_4, net_5, net_6: BIT;","",begin,  gnd_0: ground port map(gnd);,"  nmos_0: nMOStran port map(A, gnd, F);","  nmos_1: nMOStran port map(B, gnd, F);","  nmos_2: nMOStran port map(C, gnd, F);","  nmos_3: nMOStran port map(D, gnd, F);","  nmos_4: nMOStran port map(E, gnd, F);","  nmos_5: nMOStran port map(G, gnd, F);","  nmos_6: nMOStran port map(H, gnd, F);","  nmos_7: nMOStran port map(I, gnd, F);","  pmos_0: PMOStran port map(H, net_0, net_2);","  pmos_1: PMOStran port map(I, F, net_0);","  pmos_2: PMOStran port map(E, net_1, net_6);","  pmos_3: PMOStran port map(G, net_2, net_1);","  pmos_4: PMOStran port map(C, net_3, net_5);","  pmos_5: PMOStran port map(D, net_6, net_3);","  pmos_6: PMOStran port map(A, net_4, VDD);","  pmos_7: PMOStran port map(B, net_5, net_4);",  pwr_0: power port map(VDD);,end NOR_8_input_BODY;,"",-------------------- Cell XNOR{sch} --------------------,"entity XNOR is port(A, B: in BIT; F: out BIT; VDD: out BIT; GND: out BIT);",  end XNOR;,"",architecture XNOR_BODY of XNOR is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal net_17, net_18, net_53, net_54, net_62, net_63, net_65: BIT;","",begin,  gnd_0: ground port map(GND);,"  nmos_0: nMOStran port map(net_17, net_63, net_65);","  nmos_1: nMOStran port map(net_18, GND, net_63);","  nmos_2: nMOStran port map(A, net_62, net_65);","  nmos_3: nMOStran port map(B, GND, net_62);","  nmos_4: nMOStran port map(A, GND, net_17);","  nmos_5: nMOStran port map(B, GND, net_18);","  nmos_6: nMOStran port map(net_65, GND, F);","  pmos_0: PMOStran port map(net_18, net_54, VDD);","  pmos_1: PMOStran port map(A, net_65, net_54);","  pmos_2: PMOStran port map(net_17, net_53, VDD);","  pmos_3: PMOStran port map(B, net_65, net_53);","  pmos_4: PMOStran port map(A, net_17, VDD);","  pmos_5: PMOStran port map(B, net_18, VDD);","  pmos_6: PMOStran port map(net_65, F, VDD);",  pwr_0: power port map(VDD);,end XNOR_BODY;,"",-------------------- Cell Comparator_8_bit{sch} --------------------,"entity Comparator_8_bit is port(A0, A1, A2, A3, A4, A5, A6, A7, B0, B1, B2, B3, ","    B4, B5, B6, B7: in BIT; F, OOOOOUUUUTTTT: out BIT; VDD: out BIT; GND: out ",    BIT);,  end Comparator_8_bit;,"",architecture Comparator_8_bit_BODY of Comparator_8_bit is,  component ground port(gnd: out BIT);,    end component;,  component power port(vdd: out BIT);,    end component;,"  component AND_ port(A, B: in BIT; F: out BIT);",    end component;,  component Inverter port(in_: in BIT; out_: out BIT);,    end component;,"  component NOR_8_input port(A, B, C, D, E, G, H, I: in BIT; F: out BIT; VDD: ",    out BIT);,    end component;,"  component XNOR port(A, B: in BIT; F: out BIT; VDD: out BIT; GND: out BIT);",    end component;,"","  signal net_0, net_124, net_126, net_128, net_130, net_132, net_133, net_135, net_137","    , net_139, net_141, net_143, net_146, net_2, net_255, net_26, net_261, net_275","    , net_277, net_279, net_28, net_280, net_282, net_30, net_300, net_302, net_304","    , net_306, net_32, net_327, net_329, net_331, net_333, net_335, net_34, net_359","    , net_36, net_361, net_363, net_365, net_367, net_38, net_385, net_4, net_40","    , net_413, net_415, net_417, net_419, net_42, net_421, net_423, net_427, net_429","    , net_431, net_433, net_436, net_439, net_44, net_442, net_445, net_46, net_48","    , net_6, net_65, net_67: BIT;","",begin,  gnd_1: ground port map(GND);,  pwr_1: power port map(VDD);,"  AND_0: AND_ port map(net_65, net_67, net_139);","  AND_1: AND_ port map(net_124, net_126, net_141);","  AND_2: AND_ port map(net_128, net_130, net_137);","  AND_3: AND_ port map(net_132, net_133, net_135);","  AND_4: AND_ port map(net_137, net_135, net_146);","  AND_5: AND_ port map(net_139, net_141, net_143);","  AND_6: AND_ port map(net_143, net_146, F);","  AND_7: AND_ port map(A0, net_48, net_385);","  AND_8: AND_ port map(A1, net_44, net_335);","  AND_9: AND_ port map(A2, net_40, net_306);","  AND_10: AND_ port map(A3, net_36, net_282);","  AND_11: AND_ port map(A4, net_32, net_261);","  AND_12: AND_ port map(A5, net_28, net_280);","  AND_13: AND_ port map(A6, net_6, net_279);","  AND_14: AND_ port map(A7, net_2, net_445);","  AND_15: AND_ port map(net_279, net_65, net_442);","  AND_16: AND_ port map(net_280, net_65, net_255);","  AND_17: AND_ port map(net_255, net_67, net_439);","  AND_18: AND_ port map(net_261, net_65, net_275);","  AND_19: AND_ port map(net_67, net_124, net_277);","  AND_20: AND_ port map(net_277, net_275, net_436);","  AND_21: AND_ port map(net_282, net_65, net_304);","  AND_22: AND_ port map(net_67, net_124, net_300);","  AND_23: AND_ port map(net_126, net_300, net_302);","  AND_24: AND_ port map(net_302, net_304, net_433);","  AND_25: AND_ port map(net_306, net_65, net_331);","  AND_26: AND_ port map(net_67, net_124, net_327);","  AND_27: AND_ port map(net_126, net_128, net_329);","  AND_28: AND_ port map(net_329, net_327, net_333);","  AND_29: AND_ port map(net_331, net_333, net_431);","  AND_30: AND_ port map(net_335, net_65, net_365);","  AND_31: AND_ port map(net_67, net_124, net_363);","  AND_32: AND_ port map(net_126, net_128, net_359);","  AND_33: AND_ port map(net_130, net_359, net_361);","  AND_34: AND_ port map(net_361, net_363, net_367);","  AND_35: AND_ port map(net_367, net_365, net_429);","  AND_42: AND_ port map(net_385, net_65, net_417);","  AND_43: AND_ port map(net_67, net_124, net_419);","  AND_44: AND_ port map(net_126, net_128, net_413);","  AND_45: AND_ port map(net_130, net_132, net_415);","  AND_46: AND_ port map(net_415, net_413, net_421);","  AND_47: AND_ port map(net_419, net_417, net_423);","  AND_48: AND_ port map(net_421, net_423, net_427);","  Inverter_0: Inverter port map(A2, net_38);","  Inverter_1: Inverter port map(B2, net_40);","  Inverter_2: Inverter port map(A3, net_34);","  Inverter_3: Inverter port map(B3, net_36);","  Inverter_4: Inverter port map(A0, net_46);","  Inverter_5: Inverter port map(B0, net_48);","  Inverter_6: Inverter port map(A1, net_42);","  Inverter_7: Inverter port map(B1, net_44);","  Inverter_8: Inverter port map(A6, net_4);","  Inverter_9: Inverter port map(B6, net_6);","  Inverter_10: Inverter port map(A7, net_0);","  Inverter_11: Inverter port map(B7, net_2);","  Inverter_12: Inverter port map(A4, net_30);","  Inverter_13: Inverter port map(B4, net_32);","  Inverter_14: Inverter port map(A5, net_26);","  Inverter_15: Inverter port map(B5, net_28);","  NOR_8_in_0: NOR_8_input port map(net_427, net_429, net_431, net_433, net_436, ","    net_439, net_442, net_445, OOOOOUUUUTTTT, VDD);","  XNOR_0: XNOR port map(net_0, net_2, net_65, VDD, GND);","  XNOR_1: XNOR port map(net_4, net_6, net_67, VDD, GND);","  XNOR_2: XNOR port map(net_26, net_28, net_124, VDD, GND);","  XNOR_3: XNOR port map(net_30, net_32, net_126, VDD, GND);","  XNOR_4: XNOR port map(net_34, net_36, net_128, VDD, GND);","  XNOR_5: XNOR port map(net_38, net_40, net_130, VDD, GND);","  XNOR_6: XNOR port map(net_42, net_44, net_132, VDD, GND);","  XNOR_7: XNOR port map(net_46, net_48, net_133, VDD, GND);",end Comparator_8_bit_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell Controller;1{lay}
CController;1{lay}||mocmos|1556138876407|1556138876409|
Ngeneric:Facet-Center|art@0||0|0||||AV
NMetal-1-Metal-2-Con|contact@0||180.5|8||||
NMetal-1-Metal-2-Con|contact@1||113.5|8||||
NMetal-1-Metal-2-Con|contact@2||5.5|8||||
NMetal-1-Pin|pin@0||-12|130.5|5|5||
NMetal-1-Pin|pin@1||198|24.5|5|5||
Isclib:xor2;2{lay}|xor_1|D5G1;|127|84|||D5G4;
AMetal-2|net@0||1|S900|xor_1|y|180.5|70.5|contact@0||180.5|8
AMetal-2|net@1||1|S900|xor_1|a2|113.5|81.5|contact@1||113.5|8
AMetal-2|net@2||1|S900|xor_1|a1|5.5|65.5|contact@2||5.5|8
AMetal-1|net@3||2|S1800|pin@0||-12|130.5|xor_1|vdd|8.5|130.5
AMetal-1|net@4||2|S0|pin@1||198|24.5|xor_1|gnd|8.5|24.5
EA||D5G2;|contact@2||I
EB||D5G2;|contact@1||I
Egnd||D5G2;|pin@1||G
Eout_||D5G2;|contact@0||O
Evdd||D5G2;|pin@0||P
X

# Cell Controller;1{net.quisc}
CController;1{net.quisc}||artwork|1556138876312|1556138876409||FACET_message()S[!*************************************************,!  QUISC Command file,!,"!  File Creation:    Wed Apr 24, 2019 13:47:56",!-------------------------------------------------,"",create cell Controller,create instance xor_1 xor2,export xor_1 a1 A input,export xor_1 a2 B input,export xor_1 y out_ output,extract,"",!********* End of command file *******************]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell Controller;1{sch}
CController;1{sch}||schematic|1556138079410|1556138958421|
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell Controller;1{vhdl}
CController;1{vhdl}||artwork|1556138876262|1556138876409||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell Key_Exchange:Controller{sch} --------------------,"entity Controller is port(A, B: in BIT; out_: out BIT);",  end Controller;,"",architecture Controller_BODY of Controller is,"  component xor2 port(a1, a2: in BIT; y: out BIT);",    end component;,"",begin,"  xor_1: xor2 port map(A, B, out_);",end Controller_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell D-FF;1{lay}
CD-FF;1{lay}||mocmos|1556168865192|1556170615806||DRC_last_good_drc_area_date()G1556170618825|DRC_last_good_drc_bit()I18|DRC_last_good_drc_date()G1556170618825
INAND;1{lay}|NAND@0||-14|-7|||D5G4;
INAND;1{lay}|NAND@1||-14.5|72.5|||D5G4;
INAND;1{lay}|NAND@2||70|-4.5|||D5G4;
INAND;1{lay}|NAND@3||69.5|72|||D5G4;
INAND;1{lay}|NAND@4||-90|-6.5|||D5G4;
INAND;1{lay}|NAND@5||155|-8.5|||D5G4;
INAND;1{lay}|NAND@6||154.5|71|||D5G4;
INAND;1{lay}|NAND@7||239|-6|||D5G4;
INAND;1{lay}|NAND@8||238.5|70.5|||D5G4;
INAND;1{lay}|NAND@9||67|-79|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NMetal-1-Polysilicon-1-Con|contact@0||-144.5|77.5||||
NMetal-1-Metal-2-Con|contact@2||-48|-1.5||||
NMetal-1-Metal-2-Con|contact@3||36.5|46.5||||
NMetal-1-Metal-2-Con|contact@4||205.5|45||||
NMetal-1-Metal-2-Con|contact@5||105|45.5||||
NMetal-1-Metal-2-Con|contact@6||105|-34||||
NMetal-1-Polysilicon-1-Con|contact@8||280|-1||||
NMetal-1-Polysilicon-1-Con|contact@9||-138|-48.5||||
NMetal-1-Polysilicon-1-Con|contact@10||277.5|75.5||||
NMetal-1-Pin|pin@0||-130.5|-1||||
NMetal-1-Pin|pin@1||-130.5|-32||||
NMetal-1-Pin|pin@2||-144.5|78||||
NMetal-1-Pin|pin@3||-130.5|78||||
NMetal-1-Pin|pin@4||-60|47||||
NMetal-1-Pin|pin@5||-60|-43||||
NMetal-1-Pin|pin@6||-60|-32.5||||
NMetal-2-Pin|pin@8||-69|-1.5||||
NMetal-1-Pin|pin@9||-4|77.5||||
NMetal-1-Pin|pin@10||-3.5|-30||||
NMetal-1-Pin|pin@12||101.5|77||||
NMetal-1-Pin|pin@13||87.5|77||||
NMetal-1-Pin|pin@14||87.5|38||||
NMetal-1-Pin|pin@15||29.5|38||||
NMetal-1-Pin|pin@16||29.5|1.5||||
NMetal-2-Pin|pin@17||92|0.5||||
NMetal-2-Pin|pin@18||92|38||||
NMetal-2-Pin|pin@19||23.5|38||||
NMetal-2-Pin|pin@20||23.5|46.5||||
NMetal-1-Pin|pin@21||101|0.5||||
NMetal-1-Pin|pin@22||165|76||||
NMetal-1-Pin|pin@23||165.5|-31.5||||
NMetal-1-Pin|pin@25||256.5|75.5||||
NMetal-1-Pin|pin@26||256.5|36.5||||
NMetal-1-Pin|pin@27||198.5|36.5||||
NMetal-1-Pin|pin@28||198.5|0||||
NMetal-2-Pin|pin@29||261|-1||||
NMetal-2-Pin|pin@30||261|36.5||||
NMetal-2-Pin|pin@31||192.5|36.5||||
NMetal-2-Pin|pin@32||192.5|45||||
NMetal-1-Pin|pin@33||270|-1||||
NMetal-1-Pin|pin@34||24|-73.5||||
NMetal-1-Pin|pin@35||24|-104.5||||
NMetal-1-Pin|pin@36||-60|-73.5||||
NMetal-1-Pin|pin@37||101|-3||||
NMetal-2-Pin|pin@38||89|-74||||
NMetal-2-Pin|pin@39||105|-74||||
NMetal-1-Pin|pin@41||-60|-48.5||||
AMetal-1|net@0||1|S0|NAND@4|A|-124|-1|pin@0||-130.5|-1
AMetal-1|net@1||1|S900|pin@0||-130.5|-1|pin@1||-130.5|-32
AMetal-1|net@2||1|S1800|pin@1||-130.5|-32|NAND@4|B|-123|-32
AMetal-1|net@3||1|S2700|contact@0||-144.5|77.5|pin@2||-144.5|78
AMetal-1|net@5||1|S0|NAND@1|A|-48.5|78|pin@3||-130.5|78
AMetal-1|net@6||1|S0|pin@3||-130.5|78|pin@2||-144.5|78
AMetal-1|net@7||1|S2700|pin@0||-130.5|-1|pin@3||-130.5|78
AMetal-1|net@8||1|S0|NAND@1|B|-47.5|47|pin@4||-60|47
AMetal-1|net@10||1|S900|pin@4||-60|47|pin@6||-60|-32.5
AMetal-1|net@11||1|S900|pin@6||-60|-32.5|pin@5||-60|-43
AMetal-1|net@12||1|S0|NAND@0|B|-47|-32.5|pin@6||-60|-32.5
AMetal-2|net@15||1|S1800|NAND@4|F|-79.5|-1.5|pin@8||-69|-1.5
AMetal-2|net@16||1|S1800|pin@8||-69|-1.5|contact@2||-48|-1.5
AMetal-1|net@17|||S|NAND@0|A|-48|-1.5|contact@2||-48|-1.5
AMetal-1|net@18||1|S900|NAND@1|F|-4|77.5|pin@9||-4|77.5
AMetal-1|net@19||1|S0|NAND@3|A|35.5|77.5|pin@9||-4|77.5
AMetal-1|net@20||1|S900|NAND@0|F|-3.5|-2|pin@10||-3.5|-30
AMetal-1|net@21||1|S0|NAND@2|B|37|-30|pin@10||-3.5|-30
AMetal-1|net@24||1|S1800|NAND@3|F|80|77|pin@13||87.5|77
AMetal-1|net@25||1|S1800|pin@13||87.5|77|pin@12||101.5|77
AMetal-1|net@26||1|S900|pin@13||87.5|77|pin@14||87.5|38
AMetal-1|net@27||1|S0|pin@14||87.5|38|pin@15||29.5|38
AMetal-1|net@28||1|S900|pin@15||29.5|38|pin@16||29.5|1.5
AMetal-1|net@29||1|S1800|pin@16||29.5|1.5|NAND@2|A|36|1.5
AMetal-2|net@30||1|S1800|NAND@2|F|80.5|0.5|pin@17||92|0.5
AMetal-2|net@31||1|S2700|pin@17||92|0.5|pin@18||92|38
AMetal-2|net@32||1|S0|pin@18||92|38|pin@19||23.5|38
AMetal-2|net@33||1|S2700|pin@19||23.5|38|pin@20||23.5|46.5
AMetal-2|net@34||1|S1800|pin@20||23.5|46.5|contact@3||36.5|46.5
AMetal-1|net@35|||S|NAND@3|B|36.5|46.5|contact@3||36.5|46.5
AMetal-1|net@36||1|S1800|NAND@2|F|80.5|0.5|pin@21||101|0.5
AMetal-1|net@37||1|S900|NAND@6|F|165|76|pin@22||165|76
AMetal-1|net@38||1|S0|NAND@8|A|204.5|76|pin@22||165|76
AMetal-1|net@39||1|S900|NAND@5|F|165.5|-3.5|pin@23||165.5|-31.5
AMetal-1|net@40||1|S0|NAND@7|B|206|-31.5|pin@23||165.5|-31.5
AMetal-1|net@41||1|S1800|NAND@8|F|249|75.5|pin@25||256.5|75.5
AMetal-1|net@43||1|S900|pin@25||256.5|75.5|pin@26||256.5|36.5
AMetal-1|net@44||1|S0|pin@26||256.5|36.5|pin@27||198.5|36.5
AMetal-1|net@45||1|S900|pin@27||198.5|36.5|pin@28||198.5|0
AMetal-1|net@46||1|S1800|pin@28||198.5|0|NAND@7|A|205|0
AMetal-2|net@47||1|S1800|NAND@7|F|249.5|-1|pin@29||261|-1
AMetal-2|net@48||1|S2700|pin@29||261|-1|pin@30||261|36.5
AMetal-2|net@49||1|S0|pin@30||261|36.5|pin@31||192.5|36.5
AMetal-2|net@50||1|S2700|pin@31||192.5|36.5|pin@32||192.5|45
AMetal-2|net@51||1|S1800|pin@32||192.5|45|contact@4||205.5|45
AMetal-1|net@52|||S|NAND@8|B|205.5|45|contact@4||205.5|45
AMetal-1|net@53||1|S1800|NAND@7|F|249.5|-1|pin@33||270|-1
AMetal-1|net@54||1|S0|NAND@9|A|33|-73.5|pin@34||24|-73.5
AMetal-1|net@55||1|S900|pin@34||24|-73.5|pin@35||24|-104.5
AMetal-1|net@56||1|S0|NAND@9|B|34|-104.5|pin@35||24|-104.5
AMetal-1|net@58||1|S0|pin@34||24|-73.5|pin@36||-60|-73.5
AMetal-1|net@59||1|S900|pin@21||101|0.5|pin@37||101|-3
AMetal-1|net@60||1|S0|NAND@5|A|121|-3|pin@37||101|-3
AMetal-1|net@61||1|S1800|pin@12||101.5|77|NAND@6|A|120.5|77
AMetal-2|net@62||1|S1800|NAND@9|F|77.5|-74|pin@38||89|-74
AMetal-2|net@63||1|S1800|pin@38||89|-74|pin@39||105|-74
AMetal-1|net@65||1|S0|NAND@6|B|121.5|45.5|contact@5||105|45.5
AMetal-2|net@66||1|S2700|pin@39||105|-74|contact@6||105|-34
AMetal-2|net@67||1|S2700|contact@6||105|-34|contact@5||105|45.5
AMetal-1|net@68||1|S0|NAND@5|B|122|-34|contact@6||105|-34
AMetal-1|net@70||1|S0|contact@8||280|-1|pin@33||270|-1
AMetal-1|net@76||1|S900|pin@5||-60|-43|pin@41||-60|-48.5
AMetal-1|net@77||1|S900|pin@41||-60|-48.5|pin@36||-60|-73.5
AMetal-1|net@78||1|S1800|contact@9||-138|-48.5|pin@41||-60|-48.5
AMetal-1|net@79||1|S1800|pin@25||256.5|75.5|contact@10||277.5|75.5
EData||D5G2;|pin@2||I
EQ||D5G2;|contact@10||O
EQ_N||D5G2;|contact@8||O
Eclock||D5G2;|contact@9||I
X

# Cell D-FF;1{net.als}
CD-FF;1{net.als}||artwork|1556083175445|1556605108047||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Mon Apr 29, 2019 23:18:28",#-------------------------------------------------,"","model NAND_(A, B, F)",gnd_0: ground(gnd),"nmos_0: nMOStran(A, net_2, F)","nmos_1: nMOStran(B, gnd, net_2)","pmos_0: PMOStran(B, F, vdd)","pmos_1: PMOStran(A, F, vdd)",pwr_0: power(vdd),set power = H@3,"","model D_FF(Data, clk, Q, Q_n)","NAND_8: NAND_(Data, clk, net_51)","NAND_10: NAND_(net_51, net_24, net_19)","NAND_11: NAND_(net_19, net_57, net_24)","NAND_12: NAND_(Data, Data, net_60)","NAND_13: NAND_(clk, net_60, net_57)","NAND_14: NAND_(net_19, net_85, net_76)","NAND_15: NAND_(net_76, Q_n, Q)","NAND_16: NAND_(Q, net_67, Q_n)","NAND_18: NAND_(net_24, net_85, net_67)","NAND_19: NAND_(clk, clk, net_85)","",#********* End of netlist *******************,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell D-FF;1{sch}
CD-FF;1{sch}||schematic|1556078918192|1556226945664|
INAND;1{sch}|NAND@8||10|47|||D5G4;
INAND;1{sch}|NAND@10||57|46|||D5G4;
INAND;1{sch}|NAND@11||57|5|||D5G4;
INAND;1{sch}|NAND@12||-27|5|||D5G4;
INAND;1{sch}|NAND@13||15|4|||D5G4;
INAND;1{sch}|NAND@14||107|45|||D5G4;
INAND;1{sch}|NAND@15||154|54|||D5G4;
INAND;1{sch}|NAND@16||154|3|||D5G4;
INAND;1{sch}|NAND@18||112|2|||D5G4;
INAND;1{sch}|NAND@19||-27|-31|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NWire_Pin|pin@0||-86|59||||
NWire_Pin|pin@2||-34|18||||
NWire_Pin|pin@12||45|54||||
NWire_Pin|pin@13||45|51||||
NWire_Pin|pin@14||11|17||||
NWire_Pin|pin@15||44|13||||
NWire_Pin|pin@16||44|16||||
NWire_Pin|pin@17||7|53||||
NWire_Pin|pin@20||-34|35||||
NWire_Pin|pin@21||-86|35||||
NWire_Pin|pin@23||-71|17||||
NWire_Pin|pin@24||-71|12||||
NWire_Pin|pin@25||-71|14||||
NWire_Pin|pin@26||-76|14||||
NWire_Pin|pin@27||-76|59||||
NWire_Pin|pin@28||6|55||||
NWire_Pin|pin@29||6|58||||
NWire_Pin|pin@30||-30|18||||
NWire_Pin|pin@31||-30|13||||
NWire_Pin|pin@33||-30|16||||
NWire_Pin|pin@34||-30|11||||
NWire_Pin|pin@35||-34|54||||
NWire_Pin|pin@38||98|15||||
NWire_Pin|pin@40||104|61||||
NWire_Pin|pin@42||103|53||||
NWire_Pin|pin@43||103|66||||
NWire_Pin|pin@49||45|57||||
NWire_Pin|pin@50||44|14||||
NWire_Pin|pin@51||62|52||||
NWire_Pin|pin@53||62|9||||
NWire_Pin|pin@56||151|62||||
NWire_Pin|pin@58||151|11||||
NWire_Pin|pin@59||154|11||||
NWire_Pin|pin@60||145|62||||
NWire_Pin|pin@61||62|-23||||
NWire_Pin|pin@62||-70|-19||||
NWire_Pin|pin@63||-70|-24||||
NWire_Pin|pin@64||-80|35||||
NWire_Pin|pin@65||-80|-21||||
NWire_Pin|pin@66||-70|-21||||
Awire|net@19|||1800|NAND@10|F|40|54|pin@12||45|54
Awire|net@21|||900|pin@12||45|54|pin@13||45|51
Awire|net@22|||450|pin@13||45|51|pin@14||11|17
Awire|net@23|||1800|pin@14||11|17|NAND@11|A|17|17
Awire|net@24|||1800|NAND@11|F|40|13|pin@15||44|13
Awire|net@26|||2700|pin@15||44|13|pin@16||44|16
Awire|net@27|||3150|pin@16||44|16|pin@17||7|53
Awire|net@28|||1800|pin@17||7|53|NAND@10|B|17|53
Awire|net@40|||0|NAND@12|A|-67|17|pin@23||-71|17
Awire|net@42|||1800|pin@24||-71|12|NAND@12|B|-67|12
Awire|net@44|||900|pin@23||-71|17|pin@25||-71|14
Awire|net@45|||900|pin@25||-71|14|pin@24||-71|12
Awire|net@46|||0|pin@25||-71|14|pin@26||-76|14
Awire|net@47|||0|NAND@8|A|-30|59|pin@27||-76|59
Awire|net@48|||0|pin@27||-76|59|pin@0||-86|59
Awire|net@49|||2700|pin@26||-76|14|pin@27||-76|59
Awire|net@51|||1800|NAND@8|F|-7|55|pin@28||6|55
Awire|net@52|||2700|pin@28||6|55|pin@29||6|58
Awire|net@53|||1800|pin@29||6|58|NAND@10|A|17|58
Awire|net@54|||1800|pin@2||-34|18|pin@30||-30|18
Awire|net@57|||1800|NAND@13|F|-2|12|NAND@11|B|17|12
Awire|net@58|||900|pin@30||-30|18|pin@33||-30|16
Awire|net@59|||0|NAND@13|A|-25|16|pin@33||-30|16
Awire|net@60|||900|pin@31||-30|13|pin@34||-30|11
Awire|net@61|||0|NAND@13|B|-25|11|pin@34||-30|11
Awire|net@62|||2700|pin@20||-34|35|pin@35||-34|54
Awire|net@63|||900|pin@35||-34|54|pin@2||-34|18
Awire|net@64|||0|NAND@8|B|-30|54|pin@35||-34|54
Awire|net@66|||1800|pin@38||98|15|NAND@16|A|114|15
Awire|net@67|||1800|NAND@18|F|95|10|NAND@16|B|114|10
Awire|net@74|||1800|pin@40||104|61|NAND@15|B|114|61
Awire|net@76|||1800|NAND@14|F|90|53|pin@42||103|53
Awire|net@77|||2700|pin@42||103|53|pin@43||103|66
Awire|net@78|||1800|pin@43||103|66|NAND@15|A|114|66
Awire|net@81|||2700|pin@12||45|54|pin@49||45|57
Awire|net@82|||0|NAND@14|A|67|57|pin@49||45|57
Awire|net@83|||2700|pin@15||44|13|pin@50||44|14
Awire|net@84|||0|NAND@18|A|72|14|pin@50||44|14
Awire|net@85|||0|NAND@14|B|67|52|pin@51||62|52
Awire|net@89|||0|NAND@18|B|72|9|pin@53||62|9
Awire|net@97|||1800|NAND@16|F|137|11|pin@59||154|11
Awire|net@98|||0|pin@59||154|11|pin@58||151|11
Awire|net@101|||1350|pin@40||104|61|pin@59||154|11
Awire|net@102|||1800|NAND@15|F|137|62|pin@60||145|62
Awire|net@103|||1800|pin@60||145|62|pin@56||151|62
Awire|net@104|||2250|pin@38||98|15|pin@60||145|62
Awire|net@105|||1800|NAND@12|F|-44|13|pin@31||-30|13
Awire|net@108|||1800|NAND@19|F|-44|-23|pin@61||62|-23
Awire|net@109|||0|NAND@19|A|-67|-19|pin@62||-70|-19
Awire|net@111|||1800|pin@63||-70|-24|NAND@19|B|-67|-24
Awire|net@112|||0|pin@20||-34|35|pin@64||-80|35
Awire|net@113|||0|pin@64||-80|35|pin@21||-86|35
Awire|net@114|||900|pin@64||-80|35|pin@65||-80|-21
Awire|net@115|||900|pin@62||-70|-19|pin@66||-70|-21
Awire|net@116|||900|pin@66||-70|-21|pin@63||-70|-24
Awire|net@117|||1800|pin@65||-80|-21|pin@66||-70|-21
Awire|net@118|||900|pin@51||62|52|pin@61||62|-23
Awire|net@119|||2700|pin@61||62|-23|pin@53||62|9
EData||D5G2;|pin@0||I
EQ||D5G2;X10;|pin@56||O
EQ_n||D5G2;|pin@58||O
Eclk||D5G2;|pin@21||I
X

# Cell D-FF;1{vhdl}
CD-FF;1{vhdl}||artwork|1556083175442|1556605018382||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell NAND{sch} --------------------,"entity NAND_ is port(A, B: in BIT; F: out BIT);",  end NAND_;,"",architecture NAND__BODY of NAND_ is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal gnd, net_2, vdd: BIT;","",begin,  gnd_0: ground port map(gnd);,"  nmos_0: nMOStran port map(A, net_2, F);","  nmos_1: nMOStran port map(B, gnd, net_2);","  pmos_0: PMOStran port map(B, F, vdd);","  pmos_1: PMOStran port map(A, F, vdd);",  pwr_0: power port map(vdd);,end NAND__BODY;,"",-------------------- Cell D-FF{sch} --------------------,"entity D_FF is port(Data, clk: in BIT; Q, Q_n: out BIT);",  end D_FF;,"",architecture D_FF_BODY of D_FF is,"  component NAND_ port(A, B: in BIT; F: out BIT);",    end component;,"","  signal net_19, net_24, net_51, net_57, net_60, net_67, net_76, net_85: BIT;","",begin,"  NAND_8: NAND_ port map(Data, clk, net_51);","  NAND_10: NAND_ port map(net_51, net_24, net_19);","  NAND_11: NAND_ port map(net_19, net_57, net_24);","  NAND_12: NAND_ port map(Data, Data, net_60);","  NAND_13: NAND_ port map(clk, net_60, net_57);","  NAND_14: NAND_ port map(net_19, net_85, net_76);","  NAND_15: NAND_ port map(net_76, Q_n, Q);","  NAND_16: NAND_ port map(Q, net_67, Q_n);","  NAND_18: NAND_ port map(net_24, net_85, net_67);","  NAND_19: NAND_ port map(clk, clk, net_85);",end D_FF_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell Diffie_Hellman;1{sch}
CDiffie_Hellman;1{sch}||schematic|1556146993035|1556688988203|
IFast_Modular_Exponentiator;1{sch}|Fast_Mod@0||431|545|||D5G4;
IFast_Modular_Exponentiator;1{sch}|Fast_Mod@1||430|10|||D5G4;
IFast_Modular_Exponentiator;1{sch}|Fast_Mod@2||1402|555|X||D5G4;
IFast_Modular_Exponentiator;1{sch}|Fast_Mod@3||1400|20|X||D5G4;
IPseudo_Random_Number_Generator;1{sch}|Pseudo_R@0||2107|250|XRRR||D5G4;
IPseudo_Random_Number_Generator;1{sch}|Pseudo_R@1||912|1135|XRR||D5G4;
IPseudo_Random_Number_Generator;1{sch}|Psuedo_R@0||-277|240|RRR||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NGround|gnd@0||420|635||||
NGround|gnd@1||1410|650|||RR|
NGround|gnd@2||419|97||||
NGround|gnd@3||1412|112|||X|
NWire_Pin|pin@0||-20|575||||
NWire_Pin|pin@2||5|240||||
NWire_Pin|pin@4||35|-90||||
NWire_Pin|pin@6||30|-90||||
NWire_Pin|pin@7||60|-385||||
NWire_Pin|pin@13||-20|575||||
NWire_Pin|pin@14||-20|575||||
NWire_Pin|pin@15||5|550||||
NWire_Pin|pin@16||266|550||||
NWire_Pin|pin@17||35|515||||
NWire_Pin|pin@18||35|-90||||
NWire_Pin|pin@19||35|535||||
NWire_Pin|pin@20||60|515||||
NWire_Pin|pin@21||60|-220||||
NWire_Pin|pin@23||-20|40||||
NWire_Pin|pin@24||5|20||||
NWire_Pin|pin@25||35|0||||
NWire_Pin|pin@26||60|-20||||
NWire_Pin|pin@27||60|-385||||
NWire_Pin|pin@28||1850|585|||X|
NWire_Pin|pin@29||1825|250|||X|
NWire_Pin|pin@30||1795|-80|||X|
NWire_Pin|pin@31||1800|-80|||X|
NWire_Pin|pin@32||1770|-375|||X|
NWire_Pin|pin@33||1850|585|||X|
NWire_Pin|pin@34||1850|585|||X|
NWire_Pin|pin@35||1825|560|||X|
NWire_Pin|pin@36||1567|560|||X|
NWire_Pin|pin@37||1795|525|||X|
NWire_Pin|pin@38||1795|-80|||X|
NWire_Pin|pin@39||1795|545|||X|
NWire_Pin|pin@40||1770|525|||X|
NWire_Pin|pin@41||1770|-210|||X|
NWire_Pin|pin@42||1850|50|||X|
NWire_Pin|pin@43||1825|30|||X|
NWire_Pin|pin@44||1795|10|||X|
NWire_Pin|pin@45||1770|-10|||X|
NWire_Pin|pin@46||1770|-375|||X|
NWire_Pin|pin@47||577|855||||
NWire_Pin|pin@49||385|620||||
NWire_Pin|pin@50||461|855||||
NWire_Pin|pin@52||478|830||||
NWire_Pin|pin@53||912|830||||
NWire_Pin|pin@54||499|805||||
NWire_Pin|pin@55||1215|805||||
NWire_Pin|pin@56||1242|805||||
NWire_Pin|pin@57||515|780||||
NWire_Pin|pin@58||1535|780||||
NWire_Pin|pin@59||1535|1030||||
NWire_Pin|pin@60||1370|855||||
NWire_Pin|pin@61||1385|630||||
NWire_Pin|pin@62||1372|855||||
NWire_Pin|pin@63||1350|830||||
NWire_Pin|pin@64||1350|630||||
NWire_Pin|pin@65||1320|805||||
NWire_Pin|pin@66||1334|805||||
NWire_Pin|pin@67||1318|780||||
NWire_Pin|pin@68||370|620||||
NWire_Pin|pin@69||395|620||||
NWire_Pin|pin@70||418|637||||
NWire_Pin|pin@71||1390|630||||
NWire_Pin|pin@72||1410|630||||
NWire_Pin|pin@73||1435|630||||
NWire_Pin|pin@74||1460|630||||
NWire_Pin|pin@75||369|85||||
NWire_Pin|pin@76||393|97||||
NWire_Pin|pin@77||417|99||||
NWire_Pin|pin@78||439|85||||
NWire_Pin|pin@79||1392|95||||
NWire_Pin|pin@80||1412|95||||
NWire_Pin|pin@81||381|315||||
NWire_Pin|pin@82||1371|315||||
NWire_Pin|pin@83||1371|95||||
NWire_Pin|pin@84||431|298||||
NWire_Pin|pin@85||1353|298||||
NWire_Pin|pin@86||1353|298||||
NWire_Pin|pin@87||471|276||||
NWire_Pin|pin@88||1333|276||||
NWire_Pin|pin@89||1332|276||||
NWire_Pin|pin@90||506|254||||
NWire_Pin|pin@91||1317|254||||
NWire_Pin|pin@92||1317|95||||
NWire_Pin|pin@93||1327|362||||
NWire_Pin|pin@94||938|362||||
NWire_Pin|pin@95||938|121||||
NWire_Pin|pin@96||514|121||||
NWire_Pin|pin@97||1362|378||||
NWire_Pin|pin@98||918|378||||
NWire_Pin|pin@99||918|142||||
NWire_Pin|pin@100||500|142||||
NWire_Pin|pin@101||498|142||||
NWire_Pin|pin@102||1402|397||||
NWire_Pin|pin@103||899|397||||
NWire_Pin|pin@104||899|163||||
NWire_Pin|pin@105||476|163||||
NWire_Pin|pin@106||477|163||||
NWire_Pin|pin@107||460|182||||
NWire_Pin|pin@108||880|182||||
NWire_Pin|pin@109||880|414||||
NWire_Pin|pin@111||1452|414||||
NWire_Pin|pin@116||380|-120||||
NWire_Pin|pin@117||430|-120||||
NWire_Pin|pin@118||470|-120||||
NWire_Pin|pin@119||505|-120||||
NWire_Pin|pin@120||1450|-135||||
NWire_Pin|pin@121||1400|-135||||
NWire_Pin|pin@122||1360|-135||||
NWire_Pin|pin@123||1325|-135||||
NPower|pwr@0||370|635||||
NPower|pwr@1||395|635||||
NPower|pwr@2||441|635||||
NPower|pwr@3||1460|650|||RR|
NPower|pwr@4||1435|650|||RR|
NPower|pwr@5||1390|650|||RR|
NPower|pwr@6||369|97||||
NPower|pwr@7||394|97||||
NPower|pwr@8||439|97||||
NPower|pwr@9||1462|112|||X|
NPower|pwr@10||1437|112|||X|
NPower|pwr@11||1392|112|||X|
Awire|net@0|||1800|Psuedo_R@0|out0|-172|575|pin@0||-20|575
Awire|net@3|||1800|Psuedo_R@0|out1|-172|240|pin@2||5|240
Awire|net@6|||1800|Psuedo_R@0|D2|-172|-90|pin@4||35|-90
Awire|net@8|||0|pin@4||35|-90|pin@6||30|-90
Awire|net@10|||1800|Psuedo_R@0|D3|-172|-385|pin@7||60|-385
Awire|net@34|||900|pin@13||-20|575|pin@14||-20|575
Awire|net@35|||0|pin@0||-20|575|pin@14||-20|575
Awire|net@36|||2700|pin@2||5|240|pin@15||5|550
Awire|net@37|||1800|pin@15||5|550|pin@16||266|550
Awire|net@41|||1800|pin@6||30|-90|pin@18||35|-90
Awire|net@43|||2700|pin@17||35|515|pin@19||35|535
Awire|net@50|||900|pin@0||-20|575|pin@23||-20|40
Awire|net@53|||900|pin@2||5|240|pin@24||5|20
Awire|net@56|||900|pin@17||35|515|pin@25||35|0
Awire|net@57|||900|pin@25||35|0|pin@18||35|-90
Awire|net@59|||900|pin@20||60|515|pin@26||60|-20
Awire|net@60|||900|pin@26||60|-20|pin@21||60|-220
Awire|net@62|||900|pin@21||60|-220|pin@21||60|-220
Awire|net@63|||900|pin@21||60|-220|pin@27||60|-385
Awire|net@64||||pin@7||60|-385|pin@27||60|-385
Awire|net@65|||0|Pseudo_R@0|out0|2002|585|pin@28||1850|585
Awire|net@66|||0|Pseudo_R@0|D3|2002|-375|pin@32||1770|-375
Awire|net@67|||0|Pseudo_R@0|out1|2002|250|pin@29||1825|250
Awire|net@69|||900|pin@33||1850|585|pin@34||1850|585
Awire|net@70|||0|pin@28||1850|585|pin@34||1850|585
Awire|net@71|||2700|pin@29||1825|250|pin@35||1825|560
Awire|net@72|||0|pin@35||1825|560|pin@36||1567|560
Awire|net@74|||0|pin@31||1800|-80|pin@38||1795|-80
Awire|net@76|||2700|pin@37||1795|525|pin@39||1795|545
Awire|net@78|||900|pin@28||1850|585|pin@42||1850|50
Awire|net@80|||900|pin@29||1825|250|pin@43||1825|30
Awire|net@82|||900|pin@37||1795|525|pin@44||1795|10
Awire|net@83|||900|pin@44||1795|10|pin@38||1795|-80
Awire|net@85|||900|pin@40||1770|525|pin@45||1770|-10
Awire|net@86|||0|Pseudo_R@0|D2|2002|-80|pin@30||1795|-80
Awire|net@87|||900|pin@45||1770|-10|pin@41||1770|-210
Awire|net@89|||900|pin@41||1770|-210|pin@41||1770|-210
Awire|net@90|||900|pin@41||1770|-210|pin@46||1770|-375
Awire|net@91||||pin@32||1770|-375|pin@46||1770|-375
Awire|net@92|||1800|pin@30||1795|-80|pin@31||1800|-80
Awire|net@93|||900|Pseudo_R@1|out0|577|1030|pin@47||577|855
Awire|net@97|||0|pin@47||577|855|pin@50||461|855
Awire|net@102|||900|Pseudo_R@1|out1|912|1030|pin@53||912|830
Awire|net@104|||1800|pin@52||478|830|pin@53||912|830
Awire|net@106|||1800|pin@54||499|805|pin@55||1215|805
Awire|net@107|||1800|pin@55||1215|805|pin@56||1242|805
Awire|net@108|||900|Pseudo_R@1|D2|1242|1030|pin@56||1242|805
Awire|net@111|||2700|pin@58||1535|780|pin@59||1535|1030
Awire|net@112|||0|Pseudo_R@1|D3|1537|1030|pin@59||1535|1030
Awire|net@113|||1800|pin@47||577|855|pin@60||1370|855
Awire|net@117|||1800|pin@60||1370|855|pin@62||1372|855
Awire|net@118|||1800|pin@53||912|830|pin@63||1350|830
Awire|net@119|||900|pin@63||1350|830|pin@64||1350|630
Awire|net@121|||1800|pin@56||1242|805|pin@65||1320|805
Awire|net@123|||1800|pin@65||1320|805|pin@65||1320|805
Awire|net@124|||1800|pin@65||1320|805|pin@66||1334|805
Awire|net@125|||1800|pin@57||515|780|pin@67||1318|780
Awire|net@126|||1800|pin@67||1318|780|pin@58||1535|780
Awire|net@129|||900|pwr@0||370|635|pin@68||370|620
Awire|net@131|||900|pwr@1||395|635|pin@69||395|620
Awire|net@132|||0|gnd@0||420|637|pin@70||418|637
Awire|net@135|||900|pwr@5||1390|650|pin@71||1390|630
Awire|net@136|||1800|pin@61||1385|630|pin@71||1390|630
Awire|net@137|||900|gnd@1||1410|648|pin@72||1410|630
Awire|net@139|||900|pwr@4||1435|650|pin@73||1435|630
Awire|net@141|||900|pwr@3||1460|650|pin@74||1460|630
Awire|net@143|||900|pwr@6||369|97|pin@75||369|85
Awire|net@145|||0|pwr@7||394|97|pin@76||393|97
Awire|net@147|||0|gnd@2||419|99|pin@77||417|99
Awire|net@149|||900|pwr@8||439|97|pin@78||439|85
Awire|net@151|||900|pwr@11||1392|112|pin@79||1392|95
Awire|net@153|||900|gnd@3||1412|114|pin@80||1412|95
Awire|net@158|||1800|pin@81||381|315|pin@82||1371|315
Awire|net@160|||900|pin@82||1371|315|pin@83||1371|95
Awire|net@162|||1800|pin@84||431|298|pin@85||1353|298
Awire|net@163|||1800|pin@85||1353|298|pin@86||1353|298
Awire|net@166|||1800|pin@87||471|276|pin@88||1333|276
Awire|net@168|||0|pin@88||1333|276|pin@89||1332|276
Awire|net@170|||1800|pin@90||506|254|pin@91||1317|254
Awire|net@172|||900|pin@91||1317|254|pin@92||1317|95
Awire|net@174|||0|pin@93||1327|362|pin@94||938|362
Awire|net@175||||pin@94||938|362|pin@94||938|362
Awire|net@176|||900|pin@94||938|362|pin@95||938|121
Awire|net@177|||0|pin@95||938|121|pin@96||514|121
Awire|net@180|||0|pin@97||1362|378|pin@98||918|378
Awire|net@181|||900|pin@98||918|378|pin@99||918|142
Awire|net@182|||0|pin@99||918|142|pin@100||500|142
Awire|net@184|||0|pin@100||500|142|pin@101||498|142
Awire|net@186|||0|pin@102||1402|397|pin@103||899|397
Awire|net@187|||900|pin@103||899|397|pin@104||899|163
Awire|net@188|||0|pin@104||899|163|pin@105||476|163
Awire|net@190|||1800|pin@105||476|163|pin@106||477|163
Awire|net@192|||1800|pin@107||460|182|pin@108||880|182
Awire|net@193|||2700|pin@108||880|182|pin@109||880|414
Awire|net@195|||1800|pin@109||880|414|pin@111||1452|414
Ekey0||D5G2;|pin@116||O
Ekey1||D5G2;|pin@117||O
Ekey2||D5G2;|pin@118||O
Ekey3||D5G2;|pin@119||O
Ekey4||D5G2;|pin@123||O
Ekey5||D5G2;|pin@122||O
Ekey6||D5G2;|pin@121||O
Ekey7||D5G2;|pin@120||O
X

# Cell Fast_Modular_Exponentiator;1{net.als}
CFast_Modular_Exponentiator;1{net.als}||artwork|1556694043830|1556699722254||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Wed May 01, 2019 01:35:22",#-------------------------------------------------,"","model Inverter(in_, out_)",gnd_0: ground(gnd),"nmos_0: nMOStran(in_, gnd, out_)","pmos_1: PMOStran(in_, out_, vdd)",pwr_0: power(vdd),set power = H@3,"","model NAND_(A, B, F)",gnd_0: ground(gnd),"nmos_0: nMOStran(A, net_2, F)","nmos_1: nMOStran(B, gnd, net_2)","pmos_0: PMOStran(B, F, vdd)","pmos_1: PMOStran(A, F, vdd)",pwr_0: power(vdd),set power = H@3,"","model AND_(A, B, F)","Inverter_0: Inverter(net_0, F)","NAND_0: NAND_(A, B, net_0)","","model NOR_8_input(A, B, C, D, E, G, H, I, F, VDD)",gnd_0: ground(gnd),"nmos_0: nMOStran(A, gnd, F)","nmos_1: nMOStran(B, gnd, F)","nmos_2: nMOStran(C, gnd, F)","nmos_3: nMOStran(D, gnd, F)","nmos_4: nMOStran(E, gnd, F)","nmos_5: nMOStran(G, gnd, F)","nmos_6: nMOStran(H, gnd, F)","nmos_7: nMOStran(I, gnd, F)","pmos_0: PMOStran(H, net_0, net_2)","pmos_1: PMOStran(I, F, net_0)","pmos_2: PMOStran(E, net_1, net_6)","pmos_3: PMOStran(G, net_2, net_1)","pmos_4: PMOStran(C, net_3, net_5)","pmos_5: PMOStran(D, net_6, net_3)","pmos_6: PMOStran(A, net_4, VDD)","pmos_7: PMOStran(B, net_5, net_4)",pwr_0: power(VDD),set power = H@3,"","model XNOR(A, B, F, VDD, GND)",gnd_0: ground(GND),"nmos_0: nMOStran(net_17, net_63, net_65)","nmos_1: nMOStran(net_18, GND, net_63)","nmos_2: nMOStran(A, net_62, net_65)","nmos_3: nMOStran(B, GND, net_62)","nmos_4: nMOStran(A, GND, net_17)","nmos_5: nMOStran(B, GND, net_18)","nmos_6: nMOStran(net_65, GND, F)","pmos_0: PMOStran(net_18, net_54, VDD)","pmos_1: PMOStran(A, net_65, net_54)","pmos_2: PMOStran(net_17, net_53, VDD)","pmos_3: PMOStran(B, net_65, net_53)","pmos_4: PMOStran(A, net_17, VDD)","pmos_5: PMOStran(B, net_18, VDD)","pmos_6: PMOStran(net_65, F, VDD)",pwr_0: power(VDD),set power = H@3,"","model Comparator_8_bit(A0, A1, A2, A3, A4, A5, A6, A7, B0, B1, B2, B3, B4, B5, B6, B7, F, OOOOOUUUUTTTT, VDD, GND)",gnd_1: ground(GND),pwr_1: power(VDD),"AND_0: AND_(net_65, net_67, net_139)","AND_1: AND_(net_124, net_126, net_141)","AND_2: AND_(net_128, net_130, net_137)","AND_3: AND_(net_132, net_133, net_135)","AND_4: AND_(net_137, net_135, net_146)","AND_5: AND_(net_139, net_141, net_143)","AND_6: AND_(net_143, net_146, F)","AND_7: AND_(A0, net_48, net_385)","AND_8: AND_(A1, net_44, net_335)","AND_9: AND_(A2, net_40, net_306)","AND_10: AND_(A3, net_36, net_282)","AND_11: AND_(A4, net_32, net_261)","AND_12: AND_(A5, net_28, net_280)","AND_13: AND_(A6, net_6, net_279)","AND_14: AND_(A7, net_2, net_445)","AND_15: AND_(net_279, net_65, net_442)","AND_16: AND_(net_280, net_65, net_255)","AND_17: AND_(net_255, net_67, net_439)","AND_18: AND_(net_261, net_65, net_275)","AND_19: AND_(net_67, net_124, net_277)","AND_20: AND_(net_277, net_275, net_436)","AND_21: AND_(net_282, net_65, net_304)","AND_22: AND_(net_67, net_124, net_300)","AND_23: AND_(net_126, net_300, net_302)","AND_24: AND_(net_302, net_304, net_433)","AND_25: AND_(net_306, net_65, net_331)","AND_26: AND_(net_67, net_124, net_327)","AND_27: AND_(net_126, net_128, net_329)","AND_28: AND_(net_329, net_327, net_333)","AND_29: AND_(net_331, net_333, net_431)","AND_30: AND_(net_335, net_65, net_365)","AND_31: AND_(net_67, net_124, net_363)","AND_32: AND_(net_126, net_128, net_359)","AND_33: AND_(net_130, net_359, net_361)","AND_34: AND_(net_361, net_363, net_367)","AND_35: AND_(net_367, net_365, net_429)","AND_42: AND_(net_385, net_65, net_417)","AND_43: AND_(net_67, net_124, net_419)","AND_44: AND_(net_126, net_128, net_413)","AND_45: AND_(net_130, net_132, net_415)","AND_46: AND_(net_415, net_413, net_421)","AND_47: AND_(net_419, net_417, net_423)","AND_48: AND_(net_421, net_423, net_427)","Inverter_0: Inverter(A2, net_38)","Inverter_1: Inverter(B2, net_40)","Inverter_2: Inverter(A3, net_34)","Inverter_3: Inverter(B3, net_36)","Inverter_4: Inverter(A0, net_46)","Inverter_5: Inverter(B0, net_48)","Inverter_6: Inverter(A1, net_42)","Inverter_7: Inverter(B1, net_44)","Inverter_8: Inverter(A6, net_4)","Inverter_9: Inverter(B6, net_6)","Inverter_10: Inverter(A7, net_0)","Inverter_11: Inverter(B7, net_2)","Inverter_12: Inverter(A4, net_30)","Inverter_13: Inverter(B4, net_32)","Inverter_14: Inverter(A5, net_26)","Inverter_15: Inverter(B5, net_28)","NOR_8_in_0: NOR_8_input(net_427, net_429, net_431, net_433, net_436, net_439, net_442, net_445, OOOOOUUUUTTTT, VDD)","XNOR_0: XNOR(net_0, net_2, net_65, VDD, GND)","XNOR_1: XNOR(net_4, net_6, net_67, VDD, GND)","XNOR_2: XNOR(net_26, net_28, net_124, VDD, GND)","XNOR_3: XNOR(net_30, net_32, net_126, VDD, GND)","XNOR_4: XNOR(net_34, net_36, net_128, VDD, GND)","XNOR_5: XNOR(net_38, net_40, net_130, VDD, GND)","XNOR_6: XNOR(net_42, net_44, net_132, VDD, GND)","XNOR_7: XNOR(net_46, net_48, net_133, VDD, GND)",set power = H@3,"","model MUX_2_1(S, p0, p1, F)",gnd_2: ground(gnd),"nmos_0: nMOStran(p0, net_3, A_1)","nmos_1: nMOStran(net_58, gnd, net_3)","nmos_2: nMOStran(A_1, net_17, F)","nmos_3: nMOStran(net_114, gnd, net_17)","nmos_4: nMOStran(p1, net_31, net_114)","nmos_5: nMOStran(S, gnd, net_31)","nmos_6: nMOStran(S, gnd, net_58)","pmos_0: PMOStran(net_58, A_1, vdd)","pmos_1: PMOStran(p0, A_1, vdd)","pmos_2: PMOStran(net_114, F, vdd)","pmos_3: PMOStran(A_1, F, vdd)","pmos_4: PMOStran(S, net_114, vdd)","pmos_5: PMOStran(p1, net_114, vdd)","pmos_6: PMOStran(S, net_58, vdd)",pwr_0: power(vdd),set power = H@3,"","model MUX_2_1_4_bit(A0, A1, A2, A3, B0, B1, B2, B3, S, F0, F1, F2, F3)","MUX_2_1_0: MUX_2_1(S, A2, B2, F2)","MUX_2_1_1: MUX_2_1(S, A3, B3, F3)","MUX_2_1_2: MUX_2_1(S, A0, B0, F0)","MUX_2_1_3: MUX_2_1(S, A1, B1, F1)","","model XOR_2_1(A, B, F, VDD, GND)",gnd_1: ground(GND),"nmos_0: nMOStran(net_194, net_36, F)","nmos_1: nMOStran(net_196, GND, net_36)","nmos_2: nMOStran(A, net_35, F)","nmos_3: nMOStran(B, GND, net_35)","nmos_4: nMOStran(A, GND, net_194)","nmos_5: nMOStran(B, GND, net_196)","pmos_2: PMOStran(net_196, net_267, VDD)","pmos_3: PMOStran(A, F, net_267)","pmos_4: PMOStran(net_194, net_266, VDD)","pmos_5: PMOStran(B, F, net_266)","pmos_6: PMOStran(A, net_194, VDD)","pmos_7: PMOStran(B, net_196, VDD)",pwr_0: power(VDD),set power = H@3,"","model Full_Adder(A, B, C_in, C_out, S, VDD, GND)",gnd_0: ground(GND),pwr_0: power(VDD),"NAND_0: NAND_(net_55, C_in, net_0)","NAND_1: NAND_(net_0, net_0, net_19)","NAND_2: NAND_(net_19, net_19, net_7)","NAND_3: NAND_(net_7, net_4, C_out)","NAND_4: NAND_(net_1, net_1, net_4)","NAND_5: NAND_(A, B, net_28)","NAND_6: NAND_(net_28, net_28, net_1)","XOR_2_1_0: XOR_2_1(net_55, C_in, S, VDD, GND)","XOR_2_1_2: XOR_2_1(A, B, net_55, VDD, GND)",set power = H@3,"","model E_4_bit_Adder(A0, A1, A2, A3, B0, B1, B2, B3, Cin, Cout, S0, S1, S2, S3, VDD, GND)",gnd_0: ground(GND),pwr_0: power(VDD),"Full_Add_0: Full_Adder(A2, B2, net_4, net_0, S2, VDD, GND)","Full_Add_1: Full_Adder(A1, B1, net_8, net_4, S1, VDD, GND)","Full_Add_2: Full_Adder(A0, B0, Cin, net_8, S0, VDD, GND)","Full_Add_3: Full_Adder(A3, B3, net_0, Cout, S3, VDD, GND)",set power = H@3,"","model Multiplier_4_bit(A0, A1, A2, A3, B0, B1, B2, B3, P0, P1, P2, P3, P4, P5, P6, P7, gnd)",gnd_0: ground(gnd),pwr_1: power(vdd),"E_4_bit_Ad_0: E_4_bit_Adder(net_5, net_4, net_2, net_0, net_25, net_23, net_21, gnd, n0, net_27, P1, net_33, net_31, net_29, vdd, gnd)","E_4_bit_Ad_1: E_4_bit_Adder(net_12, net_11, net_9, net_7, net_33, net_31, net_29, net_27, n1, net_39, P2, net_45, net_43, net_41, vdd, gnd)","E_4_bit_Ad_2: E_4_bit_Adder(net_19, net_18, net_16, net_14, net_45, net_43, net_41, net_39, n2, P7, P3, P4, P5, P6, vdd, gnd)","AND_0: AND_(A3, B1, net_0)","AND_1: AND_(A2, B1, net_2)","AND_2: AND_(A1, B1, net_4)","AND_3: AND_(A0, B1, net_5)","AND_4: AND_(A3, B2, net_7)","AND_5: AND_(A2, B2, net_9)","AND_6: AND_(A1, B2, net_11)","AND_7: AND_(A0, B2, net_12)","AND_8: AND_(A3, B3, net_14)","AND_9: AND_(A2, B3, net_16)","AND_10: AND_(A1, B3, net_18)","AND_11: AND_(A0, B3, net_19)","AND_12: AND_(A3, B0, net_21)","AND_13: AND_(A2, B0, net_23)","AND_14: AND_(A1, B0, net_25)","AND_15: AND_(A0, B0, P0)",set power = H@3,"","model Subtractor_8_bit(A0, A1, A2, A3, A4, A5, A6, A7, B0, B1, B2, B3, B4, B5, B6, B7, S0, S1, S2, S3, S4, S5, S6, S7, VDD, GND)",gnd_0: ground(GND),pwr_0: power(VDD),"E_4_bit_Ad_0: E_4_bit_Adder(A0, A1, A2, A3, net_2, net_6, net_10, net_14, net_66, net_0, S0, S1, S2, S3, VDD, GND)","E_4_bit_Ad_1: E_4_bit_Adder(A4, A5, A6, A7, net_22, net_26, net_30, net_34, net_0, net_66, S4, S5, S6, S7, VDD, GND)","Inverter_0: Inverter(B0, net_2)","Inverter_1: Inverter(B1, net_6)","Inverter_2: Inverter(B2, net_10)","Inverter_3: Inverter(B3, net_14)","Inverter_4: Inverter(B4, net_22)","Inverter_5: Inverter(B5, net_26)","Inverter_6: Inverter(B6, net_30)","Inverter_7: Inverter(B7, net_34)",set power = H@3,"","model Fast_Modular_Exponentiator(g0, g1, g2, g3, m0, m1, m2, m3, Output0, Output1, Output2, Output3, VDD, GND)",gnd_0: ground(GND),gnd_1: ground(GND),pwr_0: power(VDD),"Comparat_0: Comparator_8_bit(m0, m1, m2, m3, GND, GND, GND, GND, MUX2_0, MUX2_1, MUX2_2, MUX2_3, MUX2_4, MUX2_5, MUX2_6, MUX2_7, n0, Comparator_Out_old, VDD, GND)","Inverter_0: Inverter(Comparator_Out_old, net_40)","MUX_2_1_0: MUX_2_1(net_40, Mul7, net_69, MUX2_7)","MUX_2_1_1: MUX_2_1(net_40, Mul6, net_72, MUX2_6)","MUX_2_1_2: MUX_2_1(net_40, Mul5, net_75, MUX2_5)","MUX_2_1_3: MUX_2_1(net_40, Mul4, net_78, MUX2_4)","MUX_2_1_4: MUX_2_1(net_40, Mul3, net_81, MUX2_3)","MUX_2_1_5: MUX_2_1(net_40, Mul2, net_84, MUX2_2)","MUX_2_1_6: MUX_2_1(net_40, Mul1, net_90, MUX2_1)","MUX_2_1_7: MUX_2_1(net_40, Mul0, net_91, MUX2_0)","MUX_2_1__0: MUX_2_1_4_bit(n1, n2, n3, n4, net_91, net_90, net_84, net_81, Comparator_Out_old, Output0, Output1, Output2, Output3)","MUX_2_1__1: MUX_2_1_4_bit(g0, g1, g2, g3, Output0, Output1, Output2, Output3, n5, net_157, net_155, net_153, net_151)","Multipli_0: Multiplier_4_bit(net_157, net_155, net_153, net_151, g0, g1, g2, g3, Mul0, Mul1, Mul2, Mul3, Mul4, Mul5, Mul6, Mul7, GND)","Subtract_0: Subtractor_8_bit(MUX2_0, MUX2_1, MUX2_2, MUX2_3, MUX2_4, MUX2_5, MUX2_6, MUX2_7, m0, m1, m2, m3, GND, GND, GND, GND, net_91, net_90, net_84, net_81, net_78, net_75, net_72, net_69, VDD, GND)",set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell Fast_Modular_Exponentiator;1{sch}
CFast_Modular_Exponentiator;1{sch}||schematic|1556222371615|1556698995901|
IComparator_8_bit;1{sch}|Comparat@0||1110|194.5|||D5G4;
IInverter;1{sch}|Inverter@0||466|-1299.5|R||D5G4;
IMUX_2_1;1{sch}|MUX_2_1@0||523.5|593.5|||D5G4;
IMUX_2_1;1{sch}|MUX_2_1@1||526.5|511.5|||D5G4;
IMUX_2_1;1{sch}|MUX_2_1@2||527|440|||D5G4;
IMUX_2_1;1{sch}|MUX_2_1@3||529|357|||D5G4;
IMUX_2_1;1{sch}|MUX_2_1@4||528.5|277.5|||D5G4;
IMUX_2_1;1{sch}|MUX_2_1@5||530.5|194.5|||D5G4;
IMUX_2_1;1{sch}|MUX_2_1@6||531|87.5|||D5G4;
IMUX_2_1;1{sch}|MUX_2_1@7||532.5|-11|||D5G4;
IMUX_2_1_4_bit;1{sch}|MUX_2_1_@0||123.5|-659|X||D5G4;
IMUX_2_1_4_bit;1{sch}|MUX_2_1_@1||-1028.5|291.5|||D5G4;
IMultiplier_4_bit;1{sch}|Multipli@0||-901.5|-394|YR||D5G4;
ISubtractor_8_bit;1{sch}|Subtract@0||577|-1002.5|RRR||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NGround|gnd@0||466.5|-1440.5||||
NGround|gnd@1||1038|706||||
NWire_Pin|pin@0||333|-27||||
NWire_Pin|pin@1||333|3.5||||
NWire_Pin|pin@2||306.5|-7.5||||
NWire_Pin|pin@3||306.5|102||||
NWire_Pin|pin@4||282|27.5||||
NWire_Pin|pin@5||282|209||||
NWire_Pin|pin@6||254.5|84.5||||
NWire_Pin|pin@7||254.5|292||||
NWire_Pin|pin@8||239|169||||
NWire_Pin|pin@9||239|371.5||||
NWire_Pin|pin@10||223|317||||
NWire_Pin|pin@11||223|454.5||||
NWire_Pin|pin@12||226.5|465||||
NWire_Pin|pin@13||226.5|526||||
NWire_Pin|pin@14||268|612||||
NWire_Pin|pin@15||268|608||||
NWire_Pin|pin@16||536.5|595||||
NWire_Pin|pin@17||539.5|508.5||||
NWire_Pin|pin@18||540|421||||
NWire_Pin|pin@19||542|334.5||||
NWire_Pin|pin@20||541.5|248||||
NWire_Pin|pin@21||543.5|161.5||||
NWire_Pin|pin@22||544|74||||
NWire_Pin|pin@23||545.5|-12.5||||
NWire_Pin|pin@24||456|589.5||||
NWire_Pin|pin@26||456|-15||||
NWire_Pin|pin@27||456|83.5||||
NWire_Pin|pin@28||456|190.5||||
NWire_Pin|pin@29||456|273.5||||
NWire_Pin|pin@30||456|353||||
NWire_Pin|pin@31||456|436||||
NWire_Pin|pin@32||456|507.5||||
NWire_Pin|pin@37||440.5|-230||||
NWire_Pin|pin@38||440.5|573.5||||
NWire_Pin|pin@39||429|-378||||
NWire_Pin|pin@40||429|491.5||||
NWire_Pin|pin@41||419.5|-526||||
NWire_Pin|pin@42||419.5|420||||
NWire_Pin|pin@43||406.5|-673.5||||
NWire_Pin|pin@44||406.5|337||||
NWire_Pin|pin@45||395.5|-849.5||||
NWire_Pin|pin@46||395.5|257.5||||
NWire_Pin|pin@47||377.5|-997.5||||
NWire_Pin|pin@48||377.5|174.5||||
NWire_Pin|pin@50||347.5|-1145.5||||
NWire_Pin|pin@51||347.5|67.5||||
NWire_Pin|pin@52||323.5|-1293||||
NWire_Pin|pin@53||323.5|-31||||
NWire_Pin|pin@54||758.5|595||||
NWire_Pin|pin@55||780|-264||||
NWire_Pin|pin@56||780|508.5||||
NWire_Pin|pin@57||787.5|-412||||
NWire_Pin|pin@58||787.5|421||||
NWire_Pin|pin@59||801.5|-559.5||||
NWire_Pin|pin@60||801.5|334.5||||
NWire_Pin|pin@61||812|-735.5||||
NWire_Pin|pin@62||812|248||||
NWire_Pin|pin@63||821.5|-883.5||||
NWire_Pin|pin@64||821.5|161.5||||
NWire_Pin|pin@65||833.5|-1031.5||||
NWire_Pin|pin@66||833.5|74||||
NWire_Pin|pin@67||854.5|-1179||||
NWire_Pin|pin@68||854.5|-12.5||||
NWire_Pin|pin@69||2092|-490||||
NWire_Pin|pin@70||2092|-1352.5||||
NWire_Pin|pin@71||976|31||||
NWire_Pin|pin@72||976|913.5||||
NWire_Pin|pin@73||959|117.5||||
NWire_Pin|pin@74||959|911.5||||
NWire_Pin|pin@75||940.5|205||||
NWire_Pin|pin@76||940.5|911||||
NWire_Pin|pin@77||928.5|291.5||||
NWire_Pin|pin@78||928.5|909||||
NWire_Pin|pin@79||976|-1197.5||||
NWire_Pin|pin@80||959|-1050||||
NWire_Pin|pin@81||940.5|-903||||
NWire_Pin|pin@82||928.5|-756||||
NWire_Pin|pin@84||180|-1352.5||||
NWire_Pin|pin@85||-995|488.5||||
NWire_Pin|pin@86||-997.5|340||||
NWire_Pin|pin@87||-934|255||||
NWire_Pin|pin@88||-995.5|41||||
NWire_Pin|pin@89||-1178.5|-652.5||||
NWire_Pin|pin@90||-1178.5|137||||
NWire_Pin|pin@91||-1194|-679.5||||
NWire_Pin|pin@92||-1194|129||||
NWire_Pin|pin@93||-1208|-695.5||||
NWire_Pin|pin@94||-1208|120.5||||
NWire_Pin|pin@95||-1225|-709.5||||
NWire_Pin|pin@96||-1225|116||||
NWire_Pin|pin@97||-1894|381||||
NWire_Pin|pin@98||-1890|361||||
NWire_Pin|pin@99||-1887.5|338.5||||
NWire_Pin|pin@100||-1886|315.5||||
NWire_Pin|pin@101||-1114|736||||
NWire_Pin|pin@102||-141|736||||
NWire_Pin|pin@103||-1127|361||||
NWire_Pin|pin@104||-1127|724||||
NWire_Pin|pin@105||-479|724||||
NWire_Pin|pin@106||-1144|338.5||||
NWire_Pin|pin@107||-1144|701||||
NWire_Pin|pin@108||-797.5|701||||
NWire_Pin|pin@109||-1159|315.5||||
NWire_Pin|pin@111||-1159|683.5||||
NWire_Pin|pin@112||323.5|-834.5||||
NWire_Pin|pin@113||347.5|-830||||
NWire_Pin|pin@114||377.5|-821.5||||
NWire_Pin|pin@115||395.5|-813.5||||
NWire_Pin|pin@116||488|-1438.5||||
NWire_Pin|pin@117||464|-709||||
NWire_Pin|pin@118||459.5|-1352.5||||
NWire_Pin|pin@119||456|-1306||||
NWire_Pin|pin@120||987.5|378||||
NWire_Pin|pin@121||987.5|708||||
NWire_Pin|pin@122||987.5|637.5||||
NWire_Pin|pin@123||987.5|552||||
NWire_Pin|pin@124||987.5|464.5||||
NWire_Pin|pin@125||1136.5|708||||
NWire_Pin|pin@126||1114.5|897.5||||
NWire_Pin|pin@127||-1114|-652.5||||
NWire_Pin|pin@128||-1114|-1456||||
NWire_Pin|pin@131||-955|-695.5||||
NWire_Pin|pin@132||-955|-1453||||
NWire_Pin|pin@133||-858|-709.5||||
NWire_Pin|pin@134||-858|-1440||||
NWire_Pin|pin@135||-1027.5|-679.5||||
NWire_Pin|pin@136||-1027.5|-1458||||
NWire_Pin|pin@137||785.5|-712||||
NWire_Pin|pin@138||785.5|-428.5||||
NWire_Pin|pin@139||785.5|-432.5||||
NWire_Pin|pin@140||785.5|-579.5||||
NWire_Pin|pin@141||765.5|-432.5||||
NWire_Pin|pin@142||765.5|-137||||
NWire_Pin|pin@143||765.5|-282.5||||
NWire_Pin|pin@144||765.5|-283||||
NPower|pwr@0||464|897.5||||
Awire|Comparator_Out_old|D5G1;||1800|Comparat@0|OOOOOUUUUTTTT|1869.5|-490|pin@69||2092|-490
Awire|Comparator_out_new|D5G1;||900|pin@69||2092|-490|pin@70||2092|-1352.5
Awire|MUX2_0|D5G1;||0|pin@68||854.5|-12.5|pin@23||545.5|-12.5
Awire|MUX2_1|D5G1;||0|pin@66||833.5|74|pin@22||544|74
Awire|MUX2_2|D5G1;||0|pin@64||821.5|161.5|pin@21||543.5|161.5
Awire|MUX2_3|D5G1;||0|pin@62||812|248|pin@20||541.5|248
Awire|MUX2_4|D5G1;||0|pin@60||801.5|334.5|pin@19||542|334.5
Awire|MUX2_5|D5G1;||0|pin@58||787.5|421|pin@18||540|421
Awire|MUX2_6|D5G1;||0|pin@56||780|508.5|pin@17||539.5|508.5
Awire|MUX2_7|D5G1;||0|pin@54||758.5|595|pin@16||536.5|595
Awire|Mul0|D5G1;||1800|Multipli@0|P0|208|-27|pin@0||333|-27
Awire|Mul1|D5G1;||0|MUX_2_1@6|p0|481.5|102|pin@3||306.5|102
Awire|Mul2|D5G1;||0|MUX_2_1@5|p0|481|209|pin@5||282|209
Awire|Mul3|D5G1;||0|MUX_2_1@4|p0|479|292|pin@7||254.5|292
Awire|Mul4|D5G1;||0|MUX_2_1@3|p0|479.5|371.5|pin@9||239|371.5
Awire|Mul5|D5G1;||0|MUX_2_1@2|p0|477.5|454.5|pin@11||223|454.5
Awire|Mul6|D5G1;||0|MUX_2_1@1|p0|477|526|pin@13||226.5|526
Awire|Mul7|D5G1;||0|MUX_2_1@0|p0|474|608|pin@15||268|608
Awire|net@1|||2700|pin@0||333|-27|pin@1||333|3.5
Awire|net@2|||0|MUX_2_1@7|p0|483|3.5|pin@1||333|3.5
Awire|net@3|||1800|Multipli@0|P1|206|-7.5|pin@2||306.5|-7.5
Awire|net@4|||2700|pin@2||306.5|-7.5|pin@3||306.5|102
Awire|net@6|||1800|Multipli@0|P2|205.5|27.5|pin@4||282|27.5
Awire|net@7|||2700|pin@4||282|27.5|pin@5||282|209
Awire|net@9|||1800|Multipli@0|P3|202.5|84.5|pin@6||254.5|84.5
Awire|net@10|||2700|pin@6||254.5|84.5|pin@7||254.5|292
Awire|net@12|||1800|Multipli@0|P4|203.5|169|pin@8||239|169
Awire|net@13|||2700|pin@8||239|169|pin@9||239|371.5
Awire|net@15|||1800|Multipli@0|P5|206|317|pin@10||223|317
Awire|net@16|||2700|pin@10||223|317|pin@11||223|454.5
Awire|net@18|||1800|Multipli@0|P6|198.5|465|pin@12||226.5|465
Awire|net@19|||2700|pin@12||226.5|465|pin@13||226.5|526
Awire|net@21|||1800|Multipli@0|P7|198|612|pin@14||268|612
Awire|net@22|||900|pin@14||268|612|pin@15||268|608
Awire|net@24|||900|MUX_2_1@0|F|536.5|604.5|pin@16||536.5|595
Awire|net@26|||900|MUX_2_1@1|F|539.5|522.5|pin@17||539.5|508.5
Awire|net@28|||900|MUX_2_1@2|F|540|451|pin@18||540|421
Awire|net@30|||900|MUX_2_1@3|F|542|368|pin@19||542|334.5
Awire|net@32|||900|MUX_2_1@4|F|541.5|288.5|pin@20||541.5|248
Awire|net@34|||900|MUX_2_1@5|F|543.5|205.5|pin@21||543.5|161.5
Awire|net@36|||900|MUX_2_1@6|F|544|98.5|pin@22||544|74
Awire|net@38|||900|MUX_2_1@7|F|545.5|0|pin@23||545.5|-12.5
Awire|net@40|||0|MUX_2_1@0|S|473.5|589.5|pin@24||456|589.5
Awire|net@44|||0|MUX_2_1@7|S|482.5|-15|pin@26||456|-15
Awire|net@47|||0|MUX_2_1@6|S|481|83.5|pin@27||456|83.5
Awire|net@49|||900|pin@28||456|190.5|pin@27||456|83.5
Awire|net@50|||0|MUX_2_1@5|S|480.5|190.5|pin@28||456|190.5
Awire|net@52|||900|pin@29||456|273.5|pin@28||456|190.5
Awire|net@53|||0|MUX_2_1@4|S|478.5|273.5|pin@29||456|273.5
Awire|net@55|||900|pin@30||456|353|pin@29||456|273.5
Awire|net@56|||0|MUX_2_1@3|S|479|353|pin@30||456|353
Awire|net@58|||900|pin@31||456|436|pin@30||456|353
Awire|net@59|||0|MUX_2_1@2|S|477|436|pin@31||456|436
Awire|net@60|||900|pin@24||456|589.5|pin@32||456|507.5
Awire|net@61|||900|pin@32||456|507.5|pin@31||456|436
Awire|net@62|||0|MUX_2_1@1|S|476.5|507.5|pin@32||456|507.5
Awire|net@69|||0|Subtract@0|S7|484|-230|pin@37||440.5|-230
Awire|net@70|||2700|pin@37||440.5|-230|pin@38||440.5|573.5
Awire|net@71|||0|MUX_2_1@0|p1|475|573.5|pin@38||440.5|573.5
Awire|net@72|||0|Subtract@0|S6|481|-378|pin@39||429|-378
Awire|net@73|||2700|pin@39||429|-378|pin@40||429|491.5
Awire|net@74|||0|MUX_2_1@1|p1|478|491.5|pin@40||429|491.5
Awire|net@75|||0|Subtract@0|S5|482|-526|pin@41||419.5|-526
Awire|net@76|||2700|pin@41||419.5|-526|pin@42||419.5|420
Awire|net@77|||0|MUX_2_1@2|p1|478.5|420|pin@42||419.5|420
Awire|net@78|||0|Subtract@0|S4|482.5|-673.5|pin@43||406.5|-673.5
Awire|net@79|||2700|pin@43||406.5|-673.5|pin@44||406.5|337
Awire|net@80|||0|MUX_2_1@3|p1|480.5|337|pin@44||406.5|337
Awire|net@81|||0|Subtract@0|S3|483.5|-849.5|pin@45||395.5|-849.5
Awire|net@83|||0|MUX_2_1@4|p1|480|257.5|pin@46||395.5|257.5
Awire|net@84|||0|Subtract@0|S2|480|-997.5|pin@47||377.5|-997.5
Awire|net@86|||0|MUX_2_1@5|p1|482|174.5|pin@48||377.5|174.5
Awire|net@90|||0|MUX_2_1@6|p1|482.5|67.5|pin@51||347.5|67.5
Awire|net@91|||0|Subtract@0|S0|484|-1293|pin@52||323.5|-1293
Awire|net@93|||0|MUX_2_1@7|p1|484|-31|pin@53||323.5|-31
Awire|net@94|||0|Comparat@0|B7|1004|595|pin@54||758.5|595
Awire|net@96|||2700|Subtract@0|A7|758.5|-116|pin@54||758.5|595
Awire|net@97|||1800|Subtract@0|A6|760.5|-264|pin@55||780|-264
Awire|net@98|||0|Comparat@0|B6|1002.5|508.5|pin@56||780|508.5
Awire|net@100|||2700|pin@55||780|-264|pin@56||780|508.5
Awire|net@101|||1800|Subtract@0|A5|759.5|-412|pin@57||787.5|-412
Awire|net@102|||0|Comparat@0|B5|1001|421|pin@58||787.5|421
Awire|net@104|||2700|pin@57||787.5|-412|pin@58||787.5|421
Awire|net@105|||1800|Subtract@0|A4|757|-559.5|pin@59||801.5|-559.5
Awire|net@106|||0|Comparat@0|B4|999.5|334.5|pin@60||801.5|334.5
Awire|net@108|||2700|pin@59||801.5|-559.5|pin@60||801.5|334.5
Awire|net@109|||1800|Subtract@0|A3|755.5|-735.5|pin@61||812|-735.5
Awire|net@110|||0|Comparat@0|B3|1001|248|pin@62||812|248
Awire|net@112|||2700|pin@61||812|-735.5|pin@62||812|248
Awire|net@113|||1800|Subtract@0|A2|751|-883.5|pin@63||821.5|-883.5
Awire|net@114|||0|Comparat@0|B2|1000|161.5|pin@64||821.5|161.5
Awire|net@116|||2700|pin@63||821.5|-883.5|pin@64||821.5|161.5
Awire|net@117|||1800|Subtract@0|A1|750.5|-1031.5|pin@65||833.5|-1031.5
Awire|net@118|||0|Comparat@0|B1|1000.5|74|pin@66||833.5|74
Awire|net@120|||2700|pin@65||833.5|-1031.5|pin@66||833.5|74
Awire|net@121|||1800|Subtract@0|A0|754.5|-1179|pin@67||854.5|-1179
Awire|net@122|||0|Comparat@0|B0|1002.5|-12.5|pin@68||854.5|-12.5
Awire|net@124|||2700|pin@67||854.5|-1179|pin@68||854.5|-12.5
Awire|net@126|||0|Subtract@0|S1|482|-1145.5|pin@50||347.5|-1145.5
Awire|net@131|||0|Comparat@0|A0|1001.5|31|pin@71||976|31
Awire|net@132|||2700|pin@71||976|31|pin@72||976|913.5
Awire|net@133|||0|Comparat@0|A1|1001|117.5|pin@73||959|117.5
Awire|net@134|||2700|pin@73||959|117.5|pin@74||959|911.5
Awire|net@135|||0|Comparat@0|A2|1000.5|205|pin@75||940.5|205
Awire|net@136|||2700|pin@75||940.5|205|pin@76||940.5|911
Awire|net@137|||0|Comparat@0|A3|999.5|291.5|pin@77||928.5|291.5
Awire|net@138|||2700|pin@77||928.5|291.5|pin@78||928.5|909
Awire|net@139|||900|pin@71||976|31|pin@79||976|-1197.5
Awire|net@140|||1800|Subtract@0|B0|754|-1197.5|pin@79||976|-1197.5
Awire|net@141|||900|pin@73||959|117.5|pin@80||959|-1050
Awire|net@142|||1800|Subtract@0|B1|751|-1050|pin@80||959|-1050
Awire|net@143|||900|pin@75||940.5|205|pin@81||940.5|-903
Awire|net@144|||1800|Subtract@0|B2|752.5|-903|pin@81||940.5|-903
Awire|net@145|||900|pin@77||928.5|291.5|pin@82||928.5|-756
Awire|net@146|||1800|Subtract@0|B3|757|-756|pin@82||928.5|-756
Awire|net@151|||2700|MUX_2_1_@1|F3|-995|298|pin@85||-995|488.5
Awire|net@152|||0|Multipli@0|A3|-934.5|488.5|pin@85||-995|488.5
Awire|net@153|||2700|MUX_2_1_@1|F2|-997.5|271|pin@86||-997.5|340
Awire|net@154|||0|Multipli@0|A2|-933|340|pin@86||-997.5|340
Awire|net@155|||1800|MUX_2_1_@1|F1|-997|255|pin@87||-934|255
Awire|net@156|||2700|Multipli@0|A1|-934|195|pin@87||-934|255
Awire|net@157|||900|MUX_2_1_@1|F0|-995.5|241|pin@88||-995.5|41
Awire|net@158|||0|Multipli@0|A0|-941.5|41|pin@88||-995.5|41
Awire|net@160|||2700|pin@89||-1178.5|-652.5|pin@90||-1178.5|137
Awire|net@161|||0|MUX_2_1_@1|B3|-1129|137|pin@90||-1178.5|137
Awire|net@163|||2700|pin@91||-1194|-679.5|pin@92||-1194|129
Awire|net@164|||0|MUX_2_1_@1|B2|-1128|129|pin@92||-1194|129
Awire|net@166|||2700|pin@93||-1208|-695.5|pin@94||-1208|120.5
Awire|net@167|||0|MUX_2_1_@1|B1|-1128.5|120.5|pin@94||-1208|120.5
Awire|net@169|||2700|pin@95||-1225|-709.5|pin@96||-1225|116
Awire|net@170|||0|MUX_2_1_@1|B0|-1127.5|116|pin@96||-1225|116
Awire|net@171|||0|MUX_2_1_@1|A3|-1114|381|pin@97||-1894|381
Awire|net@175|||2700|MUX_2_1_@1|A3|-1114|381|pin@101||-1114|736
Awire|net@176|||1800|pin@101||-1114|736|pin@102||-141|736
Awire|net@177|||2700|Multipli@0|B3|-141|675|pin@102||-141|736
Awire|net@178|||0|MUX_2_1_@1|A2|-1113|361|pin@103||-1127|361
Awire|net@179|||0|pin@103||-1127|361|pin@98||-1890|361
Awire|net@180|||2700|pin@103||-1127|361|pin@104||-1127|724
Awire|net@181|||1800|pin@104||-1127|724|pin@105||-479|724
Awire|net@182|||2700|Multipli@0|B2|-479|685|pin@105||-479|724
Awire|net@183|||0|MUX_2_1_@1|A1|-1115.5|338.5|pin@106||-1144|338.5
Awire|net@184|||0|pin@106||-1144|338.5|pin@99||-1887.5|338.5
Awire|net@185|||2700|pin@106||-1144|338.5|pin@107||-1144|701
Awire|net@186|||1800|pin@107||-1144|701|pin@108||-797.5|701
Awire|net@187|||2700|Multipli@0|B1|-797.5|677|pin@108||-797.5|701
Awire|net@188|||0|MUX_2_1_@1|A0|-1121|315.5|pin@109||-1159|315.5
Awire|net@189|||0|pin@109||-1159|315.5|pin@100||-1886|315.5
Awire|net@192|||0|Multipli@0|B0|-918.5|683.5|pin@111||-1159|683.5
Awire|net@193|||900|MUX_2_1_@0|S|180|-850|pin@84||180|-1352.5
Awire|net@194|||2700|pin@109||-1159|315.5|pin@111||-1159|683.5
Awire|net@195|||2700|pin@52||323.5|-1293|pin@112||323.5|-834.5
Awire|net@196|||2700|pin@112||323.5|-834.5|pin@53||323.5|-31
Awire|net@197|||1800|MUX_2_1_@0|B0|222.5|-834.5|pin@112||323.5|-834.5
Awire|net@198|||2700|pin@50||347.5|-1145.5|pin@113||347.5|-830
Awire|net@199|||2700|pin@113||347.5|-830|pin@51||347.5|67.5
Awire|net@200|||1800|MUX_2_1_@0|B1|223.5|-830|pin@113||347.5|-830
Awire|net@201|||2700|pin@47||377.5|-997.5|pin@114||377.5|-821.5
Awire|net@202|||2700|pin@114||377.5|-821.5|pin@48||377.5|174.5
Awire|net@203|||1800|MUX_2_1_@0|B2|223|-821.5|pin@114||377.5|-821.5
Awire|net@204|||2700|pin@45||395.5|-849.5|pin@115||395.5|-813.5
Awire|net@205|||2700|pin@115||395.5|-813.5|pin@46||395.5|257.5
Awire|net@206|||1800|MUX_2_1_@0|B3|224|-813.5|pin@115||395.5|-813.5
Awire|net@207|||900|Subtract@0|GND|488|-712|pin@116||488|-1438.5
Awire|net@208|||1800|gnd@0||466.5|-1438.5|pin@116||488|-1438.5
Awire|net@209|||0|Subtract@0|VDD|693.5|-709|pin@117||464|-709
Awire|net@210|||900|pwr@0||464|897.5|pin@117||464|-709
Awire|net@211|||1800|pin@84||180|-1352.5|pin@118||459.5|-1352.5
Awire|net@212|||1800|pin@118||459.5|-1352.5|pin@70||2092|-1352.5
Awire|net@213|||900|Inverter@0|in|459.5|-1338|pin@118||459.5|-1352.5
Awire|net@214|||900|pin@27||456|83.5|pin@119||456|-1306
Awire|net@215|||2700|pin@119||456|-1306|pin@26||456|-15
Awire|net@216|||0|Inverter@0|out|459.5|-1306|pin@119||456|-1306
Awire|net@217|||0|Comparat@0|A4|1000|378|pin@120||987.5|378
Awire|net@219|||0|gnd@1||1038|708|pin@121||987.5|708
Awire|net@221|||2700|pin@122||987.5|637.5|pin@121||987.5|708
Awire|net@222|||0|Comparat@0|A7|1002|637.5|pin@122||987.5|637.5
Awire|net@224|||2700|pin@123||987.5|552|pin@122||987.5|637.5
Awire|net@225|||0|Comparat@0|A6|1003|552|pin@123||987.5|552
Awire|net@226|||2700|pin@120||987.5|378|pin@124||987.5|464.5
Awire|net@227|||2700|pin@124||987.5|464.5|pin@123||987.5|552
Awire|net@228|||0|Comparat@0|A5|999.5|464.5|pin@124||987.5|464.5
Awire|net@229|||2700|Comparat@0|GND|1136.5|-30.5|pin@125||1136.5|708
Awire|net@230|||1800|gnd@1||1038|708|pin@125||1136.5|708
Awire|net@231|||2700|Comparat@0|VDD|1114.5|668.5|pin@126||1114.5|897.5
Awire|net@232|||1800|pwr@0||464|897.5|pin@126||1114.5|897.5
Awire|net@233|||0|MUX_2_1_@0|F3|90|-652.5|pin@127||-1114|-652.5
Awire|net@234|||0|pin@127||-1114|-652.5|pin@89||-1178.5|-652.5
Awire|net@235|||900|pin@127||-1114|-652.5|pin@128||-1114|-1456
Awire|net@239|||0|MUX_2_1_@0|F1|92|-695.5|pin@131||-955|-695.5
Awire|net@240|||0|pin@131||-955|-695.5|pin@93||-1208|-695.5
Awire|net@241|||900|pin@131||-955|-695.5|pin@132||-955|-1453
Awire|net@242|||0|MUX_2_1_@0|F0|90.5|-709.5|pin@133||-858|-709.5
Awire|net@243|||0|pin@133||-858|-709.5|pin@95||-1225|-709.5
Awire|net@244|||900|pin@133||-858|-709.5|pin@134||-858|-1440
Awire|net@246|||0|MUX_2_1_@0|F2|92.5|-679.5|pin@135||-1027.5|-679.5
Awire|net@247|||0|pin@135||-1027.5|-679.5|pin@91||-1194|-679.5
Awire|net@248|||900|pin@135||-1027.5|-679.5|pin@136||-1027.5|-1458
Awire|net@249|||1800|Subtract@0|GND|488|-712|pin@137||785.5|-712
Awire|net@251|||900|pin@138||785.5|-428.5|pin@139||785.5|-432.5
Awire|net@253|||2700|pin@137||785.5|-712|pin@140||785.5|-579.5
Awire|net@254|||2700|pin@140||785.5|-579.5|pin@138||785.5|-428.5
Awire|net@255|||1800|Subtract@0|B4|758|-579.5|pin@140||785.5|-579.5
Awire|net@256|||1800|Subtract@0|B5|758.5|-432.5|pin@141||765.5|-432.5
Awire|net@257|||1800|pin@141||765.5|-432.5|pin@139||785.5|-432.5
Awire|net@259|||1800|Subtract@0|B7|758.5|-137|pin@142||765.5|-137
Awire|net@260|||2700|pin@141||765.5|-432.5|pin@143||765.5|-282.5
Awire|net@261|||2700|pin@143||765.5|-282.5|pin@142||765.5|-137
Awire|net@262|||900|pin@143||765.5|-282.5|pin@144||765.5|-283
Awire|net@263|||1800|Subtract@0|B6|759.5|-283|pin@144||765.5|-283
EGND||D5G2;|gnd@0||G
EGND_1||D5G2;|gnd@1||G
EOutput0||D5G2;|pin@134||O
EOutput1||D5G2;|pin@132||O
EOutput2||D5G2;|pin@136||O
EOutput3||D5G2;|pin@128||O
EVDD||D5G2;|pwr@0||P
Eg0||D5G2;|pin@100||I
Eg1||D5G2;|pin@99||I
Eg2||D5G2;|pin@98||I
Eg3||D5G2;|pin@97||I
Em0||D5G2;|pin@72||I
Em1||D5G2;|pin@74||I
Em2||D5G2;|pin@76||I
Em3||D5G2;|pin@78||I
X

# Cell Fast_Modular_Exponentiator;1{vhdl}
CFast_Modular_Exponentiator;1{vhdl}||artwork|1556694043816|1556699005553||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell Inverter{sch} --------------------,entity Inverter is port(in_: in BIT; out_: out BIT);,  end Inverter;,"",architecture Inverter_BODY of Inverter is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal gnd, vdd: BIT;","",begin,  gnd_0: ground port map(gnd);,"  nmos_0: nMOStran port map(in_, gnd, out_);","  pmos_1: PMOStran port map(in_, out_, vdd);",  pwr_0: power port map(vdd);,end Inverter_BODY;,"",-------------------- Cell NAND{sch} --------------------,"entity NAND_ is port(A, B: in BIT; F: out BIT);",  end NAND_;,"",architecture NAND__BODY of NAND_ is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal gnd, net_2, vdd: BIT;","",begin,  gnd_0: ground port map(gnd);,"  nmos_0: nMOStran port map(A, net_2, F);","  nmos_1: nMOStran port map(B, gnd, net_2);","  pmos_0: PMOStran port map(B, F, vdd);","  pmos_1: PMOStran port map(A, F, vdd);",  pwr_0: power port map(vdd);,end NAND__BODY;,"",-------------------- Cell AND{sch} --------------------,"entity AND_ is port(A, B: in BIT; F: out BIT);",  end AND_;,"",architecture AND__BODY of AND_ is,  component Inverter port(in_: in BIT; out_: out BIT);,    end component;,"  component NAND_ port(A, B: in BIT; F: out BIT);",    end component;,"",  signal net_0: BIT;,"",begin,"  Inverter_0: Inverter port map(net_0, F);","  NAND_0: NAND_ port map(A, B, net_0);",end AND__BODY;,"",-------------------- Cell NOR_8_input{sch} --------------------,"entity NOR_8_input is port(A, B, C, D, E, G, H, I: in BIT; F: out BIT; VDD: out ",    BIT);,  end NOR_8_input;,"",architecture NOR_8_input_BODY of NOR_8_input is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal gnd, net_0, net_1, net_2, net_3, net_4, net_5, net_6: BIT;","",begin,  gnd_0: ground port map(gnd);,"  nmos_0: nMOStran port map(A, gnd, F);","  nmos_1: nMOStran port map(B, gnd, F);","  nmos_2: nMOStran port map(C, gnd, F);","  nmos_3: nMOStran port map(D, gnd, F);","  nmos_4: nMOStran port map(E, gnd, F);","  nmos_5: nMOStran port map(G, gnd, F);","  nmos_6: nMOStran port map(H, gnd, F);","  nmos_7: nMOStran port map(I, gnd, F);","  pmos_0: PMOStran port map(H, net_0, net_2);","  pmos_1: PMOStran port map(I, F, net_0);","  pmos_2: PMOStran port map(E, net_1, net_6);","  pmos_3: PMOStran port map(G, net_2, net_1);","  pmos_4: PMOStran port map(C, net_3, net_5);","  pmos_5: PMOStran port map(D, net_6, net_3);","  pmos_6: PMOStran port map(A, net_4, VDD);","  pmos_7: PMOStran port map(B, net_5, net_4);",  pwr_0: power port map(VDD);,end NOR_8_input_BODY;,"",-------------------- Cell XNOR{sch} --------------------,"entity XNOR is port(A, B: in BIT; F: out BIT; VDD: out BIT; GND: out BIT);",  end XNOR;,"",architecture XNOR_BODY of XNOR is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal net_17, net_18, net_53, net_54, net_62, net_63, net_65: BIT;","",begin,  gnd_0: ground port map(GND);,"  nmos_0: nMOStran port map(net_17, net_63, net_65);","  nmos_1: nMOStran port map(net_18, GND, net_63);","  nmos_2: nMOStran port map(A, net_62, net_65);","  nmos_3: nMOStran port map(B, GND, net_62);","  nmos_4: nMOStran port map(A, GND, net_17);","  nmos_5: nMOStran port map(B, GND, net_18);","  nmos_6: nMOStran port map(net_65, GND, F);","  pmos_0: PMOStran port map(net_18, net_54, VDD);","  pmos_1: PMOStran port map(A, net_65, net_54);","  pmos_2: PMOStran port map(net_17, net_53, VDD);","  pmos_3: PMOStran port map(B, net_65, net_53);","  pmos_4: PMOStran port map(A, net_17, VDD);","  pmos_5: PMOStran port map(B, net_18, VDD);","  pmos_6: PMOStran port map(net_65, F, VDD);",  pwr_0: power port map(VDD);,end XNOR_BODY;,"",-------------------- Cell Comparator_8_bit{sch} --------------------,"entity Comparator_8_bit is port(A0, A1, A2, A3, A4, A5, A6, A7, B0, B1, B2, B3, ","    B4, B5, B6, B7: in BIT; F, OOOOOUUUUTTTT: out BIT; VDD: out BIT; GND: out ",    BIT);,  end Comparator_8_bit;,"",architecture Comparator_8_bit_BODY of Comparator_8_bit is,  component ground port(gnd: out BIT);,    end component;,  component power port(vdd: out BIT);,    end component;,"  component AND_ port(A, B: in BIT; F: out BIT);",    end component;,  component Inverter port(in_: in BIT; out_: out BIT);,    end component;,"  component NOR_8_input port(A, B, C, D, E, G, H, I: in BIT; F: out BIT; VDD: ",    out BIT);,    end component;,"  component XNOR port(A, B: in BIT; F: out BIT; VDD: out BIT; GND: out BIT);",    end component;,"","  signal net_0, net_124, net_126, net_128, net_130, net_132, net_133, net_135, net_137","    , net_139, net_141, net_143, net_146, net_2, net_255, net_26, net_261, net_275","    , net_277, net_279, net_28, net_280, net_282, net_30, net_300, net_302, net_304","    , net_306, net_32, net_327, net_329, net_331, net_333, net_335, net_34, net_359","    , net_36, net_361, net_363, net_365, net_367, net_38, net_385, net_4, net_40","    , net_413, net_415, net_417, net_419, net_42, net_421, net_423, net_427, net_429","    , net_431, net_433, net_436, net_439, net_44, net_442, net_445, net_46, net_48","    , net_6, net_65, net_67: BIT;","",begin,  gnd_1: ground port map(GND);,  pwr_1: power port map(VDD);,"  AND_0: AND_ port map(net_65, net_67, net_139);","  AND_1: AND_ port map(net_124, net_126, net_141);","  AND_2: AND_ port map(net_128, net_130, net_137);","  AND_3: AND_ port map(net_132, net_133, net_135);","  AND_4: AND_ port map(net_137, net_135, net_146);","  AND_5: AND_ port map(net_139, net_141, net_143);","  AND_6: AND_ port map(net_143, net_146, F);","  AND_7: AND_ port map(A0, net_48, net_385);","  AND_8: AND_ port map(A1, net_44, net_335);","  AND_9: AND_ port map(A2, net_40, net_306);","  AND_10: AND_ port map(A3, net_36, net_282);","  AND_11: AND_ port map(A4, net_32, net_261);","  AND_12: AND_ port map(A5, net_28, net_280);","  AND_13: AND_ port map(A6, net_6, net_279);","  AND_14: AND_ port map(A7, net_2, net_445);","  AND_15: AND_ port map(net_279, net_65, net_442);","  AND_16: AND_ port map(net_280, net_65, net_255);","  AND_17: AND_ port map(net_255, net_67, net_439);","  AND_18: AND_ port map(net_261, net_65, net_275);","  AND_19: AND_ port map(net_67, net_124, net_277);","  AND_20: AND_ port map(net_277, net_275, net_436);","  AND_21: AND_ port map(net_282, net_65, net_304);","  AND_22: AND_ port map(net_67, net_124, net_300);","  AND_23: AND_ port map(net_126, net_300, net_302);","  AND_24: AND_ port map(net_302, net_304, net_433);","  AND_25: AND_ port map(net_306, net_65, net_331);","  AND_26: AND_ port map(net_67, net_124, net_327);","  AND_27: AND_ port map(net_126, net_128, net_329);","  AND_28: AND_ port map(net_329, net_327, net_333);","  AND_29: AND_ port map(net_331, net_333, net_431);","  AND_30: AND_ port map(net_335, net_65, net_365);","  AND_31: AND_ port map(net_67, net_124, net_363);","  AND_32: AND_ port map(net_126, net_128, net_359);","  AND_33: AND_ port map(net_130, net_359, net_361);","  AND_34: AND_ port map(net_361, net_363, net_367);","  AND_35: AND_ port map(net_367, net_365, net_429);","  AND_42: AND_ port map(net_385, net_65, net_417);","  AND_43: AND_ port map(net_67, net_124, net_419);","  AND_44: AND_ port map(net_126, net_128, net_413);","  AND_45: AND_ port map(net_130, net_132, net_415);","  AND_46: AND_ port map(net_415, net_413, net_421);","  AND_47: AND_ port map(net_419, net_417, net_423);","  AND_48: AND_ port map(net_421, net_423, net_427);","  Inverter_0: Inverter port map(A2, net_38);","  Inverter_1: Inverter port map(B2, net_40);","  Inverter_2: Inverter port map(A3, net_34);","  Inverter_3: Inverter port map(B3, net_36);","  Inverter_4: Inverter port map(A0, net_46);","  Inverter_5: Inverter port map(B0, net_48);","  Inverter_6: Inverter port map(A1, net_42);","  Inverter_7: Inverter port map(B1, net_44);","  Inverter_8: Inverter port map(A6, net_4);","  Inverter_9: Inverter port map(B6, net_6);","  Inverter_10: Inverter port map(A7, net_0);","  Inverter_11: Inverter port map(B7, net_2);","  Inverter_12: Inverter port map(A4, net_30);","  Inverter_13: Inverter port map(B4, net_32);","  Inverter_14: Inverter port map(A5, net_26);","  Inverter_15: Inverter port map(B5, net_28);","  NOR_8_in_0: NOR_8_input port map(net_427, net_429, net_431, net_433, net_436, ","    net_439, net_442, net_445, OOOOOUUUUTTTT, VDD);","  XNOR_0: XNOR port map(net_0, net_2, net_65, VDD, GND);","  XNOR_1: XNOR port map(net_4, net_6, net_67, VDD, GND);","  XNOR_2: XNOR port map(net_26, net_28, net_124, VDD, GND);","  XNOR_3: XNOR port map(net_30, net_32, net_126, VDD, GND);","  XNOR_4: XNOR port map(net_34, net_36, net_128, VDD, GND);","  XNOR_5: XNOR port map(net_38, net_40, net_130, VDD, GND);","  XNOR_6: XNOR port map(net_42, net_44, net_132, VDD, GND);","  XNOR_7: XNOR port map(net_46, net_48, net_133, VDD, GND);",end Comparator_8_bit_BODY;,"",-------------------- Cell MUX_2_1{sch} --------------------,"entity MUX_2_1 is port(S, p0, p1: in BIT; F: out BIT);",  end MUX_2_1;,"",architecture MUX_2_1_BODY of MUX_2_1 is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal A_1, gnd, net_114, net_17, net_3, net_31, net_58, vdd: BIT;","",begin,  gnd_2: ground port map(gnd);,"  nmos_0: nMOStran port map(p0, net_3, A_1);","  nmos_1: nMOStran port map(net_58, gnd, net_3);","  nmos_2: nMOStran port map(A_1, net_17, F);","  nmos_3: nMOStran port map(net_114, gnd, net_17);","  nmos_4: nMOStran port map(p1, net_31, net_114);","  nmos_5: nMOStran port map(S, gnd, net_31);","  nmos_6: nMOStran port map(S, gnd, net_58);","  pmos_0: PMOStran port map(net_58, A_1, vdd);","  pmos_1: PMOStran port map(p0, A_1, vdd);","  pmos_2: PMOStran port map(net_114, F, vdd);","  pmos_3: PMOStran port map(A_1, F, vdd);","  pmos_4: PMOStran port map(S, net_114, vdd);","  pmos_5: PMOStran port map(p1, net_114, vdd);","  pmos_6: PMOStran port map(S, net_58, vdd);",  pwr_0: power port map(vdd);,end MUX_2_1_BODY;,"",-------------------- Cell MUX_2_1_4_bit{sch} --------------------,"entity MUX_2_1_4_bit is port(A0, A1, A2, A3, B0, B1, B2, B3, S: in BIT; F0, F1, ","    F2, F3: out BIT);",  end MUX_2_1_4_bit;,"",architecture MUX_2_1_4_bit_BODY of MUX_2_1_4_bit is,"  component MUX_2_1 port(S, p0, p1: in BIT; F: out BIT);",    end component;,"",begin,"  MUX_2_1_0: MUX_2_1 port map(S, A2, B2, F2);","  MUX_2_1_1: MUX_2_1 port map(S, A3, B3, F3);","  MUX_2_1_2: MUX_2_1 port map(S, A0, B0, F0);","  MUX_2_1_3: MUX_2_1 port map(S, A1, B1, F1);",end MUX_2_1_4_bit_BODY;,"",-------------------- Cell XOR_2_1{sch} --------------------,"entity XOR_2_1 is port(A, B: in BIT; F: out BIT; VDD: out BIT; GND: out BIT);",  end XOR_2_1;,"",architecture XOR_2_1_BODY of XOR_2_1 is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal net_194, net_196, net_266, net_267, net_35, net_36: BIT;","",begin,  gnd_1: ground port map(GND);,"  nmos_0: nMOStran port map(net_194, net_36, F);","  nmos_1: nMOStran port map(net_196, GND, net_36);","  nmos_2: nMOStran port map(A, net_35, F);","  nmos_3: nMOStran port map(B, GND, net_35);","  nmos_4: nMOStran port map(A, GND, net_194);","  nmos_5: nMOStran port map(B, GND, net_196);","  pmos_2: PMOStran port map(net_196, net_267, VDD);","  pmos_3: PMOStran port map(A, F, net_267);","  pmos_4: PMOStran port map(net_194, net_266, VDD);","  pmos_5: PMOStran port map(B, F, net_266);","  pmos_6: PMOStran port map(A, net_194, VDD);","  pmos_7: PMOStran port map(B, net_196, VDD);",  pwr_0: power port map(VDD);,end XOR_2_1_BODY;,"",-------------------- Cell Full_Adder{sch} --------------------,"entity Full_Adder is port(A, B, C_in: in BIT; C_out, S: out BIT; VDD: out BIT; ",    GND: out BIT);,  end Full_Adder;,"",architecture Full_Adder_BODY of Full_Adder is,  component ground port(gnd: out BIT);,    end component;,  component power port(vdd: out BIT);,    end component;,"  component NAND_ port(A, B: in BIT; F: out BIT);",    end component;,"  component XOR_2_1 port(A, B: in BIT; F: out BIT; VDD: out BIT; GND: out ",    BIT);,    end component;,"","  signal net_0, net_1, net_19, net_28, net_4, net_55, net_7: BIT;","",begin,  gnd_0: ground port map(GND);,  pwr_0: power port map(VDD);,"  NAND_0: NAND_ port map(net_55, C_in, net_0);","  NAND_1: NAND_ port map(net_0, net_0, net_19);","  NAND_2: NAND_ port map(net_19, net_19, net_7);","  NAND_3: NAND_ port map(net_7, net_4, C_out);","  NAND_4: NAND_ port map(net_1, net_1, net_4);","  NAND_5: NAND_ port map(A, B, net_28);","  NAND_6: NAND_ port map(net_28, net_28, net_1);","  XOR_2_1_0: XOR_2_1 port map(net_55, C_in, S, VDD, GND);","  XOR_2_1_2: XOR_2_1 port map(A, B, net_55, VDD, GND);",end Full_Adder_BODY;,"",-------------------- Cell 4_bit_Adder{sch} --------------------,"entity E_4_bit_Adder is port(A0, A1, A2, A3, B0, B1, B2, B3, Cin: in BIT; Cout, ","    S0, S1, S2, S3: out BIT; VDD: out BIT; GND: out BIT);",  end E_4_bit_Adder;,"",architecture E_4_bit_Adder_BODY of E_4_bit_Adder is,  component ground port(gnd: out BIT);,    end component;,  component power port(vdd: out BIT);,    end component;,"  component Full_Adder port(A, B, C_in: in BIT; C_out, S: out BIT; VDD: out ",    BIT; GND: out BIT);,    end component;,"","  signal net_0, net_4, net_8: BIT;","",begin,  gnd_0: ground port map(GND);,  pwr_0: power port map(VDD);,"  Full_Add_0: Full_Adder port map(A2, B2, net_4, net_0, S2, VDD, GND);","  Full_Add_1: Full_Adder port map(A1, B1, net_8, net_4, S1, VDD, GND);","  Full_Add_2: Full_Adder port map(A0, B0, Cin, net_8, S0, VDD, GND);","  Full_Add_3: Full_Adder port map(A3, B3, net_0, Cout, S3, VDD, GND);",end E_4_bit_Adder_BODY;,"",-------------------- Cell Multiplier_4_bit{sch} --------------------,"entity Multiplier_4_bit is port(A0, A1, A2, A3, B0, B1, B2, B3: in BIT; P0, P1, ","    P2, P3, P4, P5, P6, P7: out BIT; gnd: out BIT);",  end Multiplier_4_bit;,"",architecture Multiplier_4_bit_BODY of Multiplier_4_bit is,  component ground port(gnd: out BIT);,    end component;,  component power port(vdd: out BIT);,    end component;,"  component E_4_bit_Adder port(A0, A1, A2, A3, B0, B1, B2, B3, Cin: in BIT; ","    Cout, S0, S1, S2, S3: out BIT; VDD: out BIT; GND: out BIT);",    end component;,"  component AND_ port(A, B: in BIT; F: out BIT);",    end component;,"","  signal net_0, net_11, net_12, net_14, net_16, net_18, net_19, net_2, net_21, net_23","    , net_25, net_27, net_29, net_31, net_33, net_39, net_4, net_41, net_43, net_45","    , net_5, net_7, net_9, vdd: BIT;","",begin,  gnd_0: ground port map(gnd);,  pwr_1: power port map(vdd);,"  E_4_bit_Ad_0: E_4_bit_Adder port map(net_5, net_4, net_2, net_0, net_25, ","    net_23, net_21, gnd, open, net_27, P1, net_33, net_31, net_29, vdd, gnd);","  E_4_bit_Ad_1: E_4_bit_Adder port map(net_12, net_11, net_9, net_7, net_33, ","    net_31, net_29, net_27, open, net_39, P2, net_45, net_43, net_41, vdd, ",    gnd);,"  E_4_bit_Ad_2: E_4_bit_Adder port map(net_19, net_18, net_16, net_14, net_45, ","    net_43, net_41, net_39, open, P7, P3, P4, P5, P6, vdd, gnd);","  AND_0: AND_ port map(A3, B1, net_0);","  AND_1: AND_ port map(A2, B1, net_2);","  AND_2: AND_ port map(A1, B1, net_4);","  AND_3: AND_ port map(A0, B1, net_5);","  AND_4: AND_ port map(A3, B2, net_7);","  AND_5: AND_ port map(A2, B2, net_9);","  AND_6: AND_ port map(A1, B2, net_11);","  AND_7: AND_ port map(A0, B2, net_12);","  AND_8: AND_ port map(A3, B3, net_14);","  AND_9: AND_ port map(A2, B3, net_16);","  AND_10: AND_ port map(A1, B3, net_18);","  AND_11: AND_ port map(A0, B3, net_19);","  AND_12: AND_ port map(A3, B0, net_21);","  AND_13: AND_ port map(A2, B0, net_23);","  AND_14: AND_ port map(A1, B0, net_25);","  AND_15: AND_ port map(A0, B0, P0);",end Multiplier_4_bit_BODY;,"",-------------------- Cell Subtractor_8_bit{sch} --------------------,"entity Subtractor_8_bit is port(A0, A1, A2, A3, A4, A5, A6, A7, B0, B1, B2, B3, ","    B4, B5, B6, B7: in BIT; S0, S1, S2, S3, S4, S5, S6, S7: out BIT; VDD: out ",    BIT; GND: out BIT);,  end Subtractor_8_bit;,"",architecture Subtractor_8_bit_BODY of Subtractor_8_bit is,  component ground port(gnd: out BIT);,    end component;,  component power port(vdd: out BIT);,    end component;,"  component E_4_bit_Adder port(A0, A1, A2, A3, B0, B1, B2, B3, Cin: in BIT; ","    Cout, S0, S1, S2, S3: out BIT; VDD: out BIT; GND: out BIT);",    end component;,  component Inverter port(in_: in BIT; out_: out BIT);,    end component;,"","  signal net_0, net_10, net_14, net_2, net_22, net_26, net_30, net_34, net_6, net_66",    : BIT;,"",begin,  gnd_0: ground port map(GND);,  pwr_0: power port map(VDD);,"  E_4_bit_Ad_0: E_4_bit_Adder port map(A0, A1, A2, A3, net_2, net_6, net_10, ","    net_14, net_66, net_0, S0, S1, S2, S3, VDD, GND);","  E_4_bit_Ad_1: E_4_bit_Adder port map(A4, A5, A6, A7, net_22, net_26, net_30, ","    net_34, net_0, net_66, S4, S5, S6, S7, VDD, GND);","  Inverter_0: Inverter port map(B0, net_2);","  Inverter_1: Inverter port map(B1, net_6);","  Inverter_2: Inverter port map(B2, net_10);","  Inverter_3: Inverter port map(B3, net_14);","  Inverter_4: Inverter port map(B4, net_22);","  Inverter_5: Inverter port map(B5, net_26);","  Inverter_6: Inverter port map(B6, net_30);","  Inverter_7: Inverter port map(B7, net_34);",end Subtractor_8_bit_BODY;,"",-------------------- Cell Fast_Modular_Exponentiator{sch} --------------------,"entity Fast_Modular_Exponentiator is port(g0, g1, g2, g3, m0, m1, m2, m3: in ","    BIT; Output0, Output1, Output2, Output3: out BIT; VDD: out BIT; GND: out ",    BIT);,  end Fast_Modular_Exponentiator;,"",architecture Fast_Modular_Exponentiator_BODY of Fast_Modular_Exponentiator is,  component ground port(gnd: out BIT);,    end component;,  component power port(vdd: out BIT);,    end component;,"  component Comparator_8_bit port(A0, A1, A2, A3, A4, A5, A6, A7, B0, B1, B2, ","    B3, B4, B5, B6, B7: in BIT; F, OOOOOUUUUTTTT: out BIT; VDD: out BIT; GND: ",    out BIT);,    end component;,  component Inverter port(in_: in BIT; out_: out BIT);,    end component;,"  component MUX_2_1 port(S, p0, p1: in BIT; F: out BIT);",    end component;,"  component MUX_2_1_4_bit port(A0, A1, A2, A3, B0, B1, B2, B3, S: in BIT; F0, ","    F1, F2, F3: out BIT);",    end component;,"  component Multiplier_4_bit port(A0, A1, A2, A3, B0, B1, B2, B3: in BIT; P0, ","    P1, P2, P3, P4, P5, P6, P7: out BIT; gnd: out BIT);",    end component;,"  component Subtractor_8_bit port(A0, A1, A2, A3, A4, A5, A6, A7, B0, B1, B2, ","    B3, B4, B5, B6, B7: in BIT; S0, S1, S2, S3, S4, S5, S6, S7: out BIT; VDD: ",    out BIT; GND: out BIT);,    end component;,"","  signal Comparator_Out_old, MUX2_0, MUX2_1, MUX2_2, MUX2_3, MUX2_4, MUX2_5, MUX2_6","    , MUX2_7, Mul0, Mul1, Mul2, Mul3, Mul4, Mul5, Mul6, Mul7, net_151, net_153, ","    net_155, net_157, net_40, net_69, net_72, net_75, net_78, net_81, net_84, net_90","    , net_91: BIT;","",begin,  gnd_0: ground port map(GND);,  gnd_1: ground port map(GND);,  pwr_0: power port map(VDD);,"  Comparat_0: Comparator_8_bit port map(m0, m1, m2, m3, GND, GND, GND, GND, ","    MUX2_0, MUX2_1, MUX2_2, MUX2_3, MUX2_4, MUX2_5, MUX2_6, MUX2_7, open, ","    Comparator_Out_old, VDD, GND);","  Inverter_0: Inverter port map(Comparator_Out_old, net_40);","  MUX_2_1_0: MUX_2_1 port map(net_40, Mul7, net_69, MUX2_7);","  MUX_2_1_1: MUX_2_1 port map(net_40, Mul6, net_72, MUX2_6);","  MUX_2_1_2: MUX_2_1 port map(net_40, Mul5, net_75, MUX2_5);","  MUX_2_1_3: MUX_2_1 port map(net_40, Mul4, net_78, MUX2_4);","  MUX_2_1_4: MUX_2_1 port map(net_40, Mul3, net_81, MUX2_3);","  MUX_2_1_5: MUX_2_1 port map(net_40, Mul2, net_84, MUX2_2);","  MUX_2_1_6: MUX_2_1 port map(net_40, Mul1, net_90, MUX2_1);","  MUX_2_1_7: MUX_2_1 port map(net_40, Mul0, net_91, MUX2_0);","  MUX_2_1__0: MUX_2_1_4_bit port map(open, open, open, open, net_91, net_90, ","    net_84, net_81, Comparator_Out_old, Output0, Output1, Output2, Output3);","  MUX_2_1__1: MUX_2_1_4_bit port map(g0, g1, g2, g3, Output0, Output1, Output2, ","    Output3, open, net_157, net_155, net_153, net_151);","  Multipli_0: Multiplier_4_bit port map(net_157, net_155, net_153, net_151, g0, ","    g1, g2, g3, Mul0, Mul1, Mul2, Mul3, Mul4, Mul5, Mul6, Mul7, GND);","  Subtract_0: Subtractor_8_bit port map(MUX2_0, MUX2_1, MUX2_2, MUX2_3, MUX2_4, ","    MUX2_5, MUX2_6, MUX2_7, m0, m1, m2, m3, GND, GND, GND, GND, net_91, net_90, ","    net_84, net_81, net_78, net_75, net_72, net_69, VDD, GND);",end Fast_Modular_Exponentiator_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell Full_Adder;1{net.als}
CFull_Adder;1{net.als}||artwork|1556176194330|1556685088076||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Tue Apr 30, 2019 21:31:28",#-------------------------------------------------,"","model NAND_(A, B, F)",gnd_0: ground(gnd),"nmos_0: nMOStran(A, net_2, F)","nmos_1: nMOStran(B, gnd, net_2)","pmos_0: PMOStran(B, F, vdd)","pmos_1: PMOStran(A, F, vdd)",pwr_0: power(vdd),set power = H@3,"","model XOR_2_1(A, B, F, VDD, GND)",gnd_1: ground(GND),"nmos_0: nMOStran(net_194, net_36, F)","nmos_1: nMOStran(net_196, GND, net_36)","nmos_2: nMOStran(A, net_35, F)","nmos_3: nMOStran(B, GND, net_35)","nmos_4: nMOStran(A, GND, net_194)","nmos_5: nMOStran(B, GND, net_196)","pmos_2: PMOStran(net_196, net_267, VDD)","pmos_3: PMOStran(A, F, net_267)","pmos_4: PMOStran(net_194, net_266, VDD)","pmos_5: PMOStran(B, F, net_266)","pmos_6: PMOStran(A, net_194, VDD)","pmos_7: PMOStran(B, net_196, VDD)",pwr_0: power(VDD),set power = H@3,"","model Full_Adder(A, B, C_in, C_out, S, VDD, GND)",gnd_0: ground(GND),pwr_0: power(VDD),"NAND_0: NAND_(net_55, C_in, net_0)","NAND_1: NAND_(net_0, net_0, net_19)","NAND_2: NAND_(net_19, net_19, net_7)","NAND_3: NAND_(net_7, net_4, C_out)","NAND_4: NAND_(net_1, net_1, net_4)","NAND_5: NAND_(A, B, net_28)","NAND_6: NAND_(net_28, net_28, net_1)","XOR_2_1_0: XOR_2_1(net_55, C_in, S, VDD, GND)","XOR_2_1_2: XOR_2_1(A, B, net_55, VDD, GND)",set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell Full_Adder;1{sch}
CFull_Adder;1{sch}||schematic|1556175555199|1556606725698|
INAND;1{sch}|NAND@0||-114.5|-16|||D5G4;
INAND;1{sch}|NAND@1||-86|-16|||D5G4;
INAND;1{sch}|NAND@2||-55.5|-18|||D5G4;
INAND;1{sch}|NAND@3||-25.5|-23.5|||D5G4;
INAND;1{sch}|NAND@4||-55.5|-53|||D5G4;
INAND;1{sch}|NAND@5||-119.5|-53|||D5G4;
INAND;1{sch}|NAND@6||-91|-53|||D5G4;
IXOR_2_1;1{sch}|XOR_2_1@0||-51|21|||D5G4;
IXOR_2_1;1{sch}|XOR_2_1@2||-92|29.5|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NGlobal-Signal|conn@0||-60.5|-66.5||||
NGlobal-Signal|conn@1||-167.5|-18.5||||
NGlobal-Signal|conn@2||-174.5|60.5||||
NGlobal-Signal|conn@4||-37|13||||
NGround|gnd@0||-116|-69||||
NWire_Pin|pin@0||-128.5|-9||||
NWire_Pin|pin@1||-128.5|-3.5||||
NWire_Pin|pin@2||-126|-3.5||||
NWire_Pin|pin@3||-128.5|-8||||
NWire_Pin|pin@4||-97.5|-11||||
NWire_Pin|pin@5||-97.5|-6||||
NWire_Pin|pin@6||-97.5|-46||||
NWire_Pin|pin@7||-97.5|-41||||
NWire_Pin|pin@8||-69.5|-45||||
NWire_Pin|pin@9||-69.5|-16.5||||
NWire_Pin|pin@10||-69.5|-10||||
NWire_Pin|pin@11||-69.5|-11.5||||
NWire_Pin|pin@13||-167.5|-15.5||||
NWire_Pin|pin@19||-133.5|-46||||
NWire_Pin|pin@20||-133.5|-40.5||||
NWire_Pin|pin@21||-131|-40.5||||
NWire_Pin|pin@22||-133.5|-45||||
NWire_Pin|pin@23||-161.5|-41||||
NWire_Pin|pin@24||-161.5|59||||
NWire_Pin|pin@25||-162.5|-46||||
NWire_Pin|pin@26||-162.5|27.5||||
NWire_Pin|pin@27||-97.5|-45||||
NWire_Pin|pin@28||-97.5|-8||||
NWire_Pin|pin@29||-117|11.5||||
NWire_Pin|pin@31||-159|-9||||
NWire_Pin|pin@32||-159|11.5||||
NWire_Pin|pin@33||-156.5|-4||||
NWire_Pin|pin@34||-156.5|15.5||||
NWire_Pin|pin@35||-118.5|15.5||||
NWire_Pin|pin@38||-118|58||||
NWire_Pin|pin@41||-85|58||||
NWire_Pin|pin@47||-117|21||||
NWire_Pin|pin@48||-116|12.5||||
NWire_Pin|pin@50||-60.5|29.5||||
NWire_Pin|pin@58||-161.5|44.5||||
NWire_Pin|pin@60||-118|55||||
NWire_Pin|pin@61||-115.5|36||||
NWire_Pin|pin@62||-118.5|36||||
NWire_Pin|pin@63||-126.5|-67||||
NWire_Pin|pin@64||-148|27.5||||
NWire_Pin|pin@65||-156|27.5||||
NWire_Pin|pin@66||-156|58.5||||
NPower|pwr@0||-118|63.5||||
Awire|net@0|||0|NAND@1|B|-126|-9|pin@0||-128.5|-9
Awire|net@1|||0|NAND@4|B|-95.5|-46|pin@6||-97.5|-46
Awire|net@3|||1800|pin@7||-97.5|-41|NAND@4|A|-95.5|-41
Awire|net@4|||1800|NAND@4|F|-72.5|-45|pin@8||-69.5|-45
Awire|net@5|||2700|pin@8||-69.5|-45|pin@9||-69.5|-16.5
Awire|net@6|||1800|pin@9||-69.5|-16.5|NAND@3|B|-65.5|-16.5
Awire|net@7|||1800|NAND@2|F|-72.5|-10|pin@10||-69.5|-10
Awire|net@8|||900|pin@10||-69.5|-10|pin@11||-69.5|-11.5
Awire|net@9|||1800|pin@11||-69.5|-11.5|NAND@3|A|-65.5|-11.5
Awire|net@11|||1800|pin@1||-128.5|-3.5|pin@2||-126|-3.5
Awire|net@12|||0|NAND@3|F|-42.5|-15.5|pin@13||-167.5|-15.5
Awire|net@13|||2700|conn@1||-167.5|-20|pin@13||-167.5|-15.5
Awire|net@15|||2700|NAND@1|A|-126|-4|pin@2||-126|-3.5
Awire|net@16|||2700|pin@0||-128.5|-9|pin@3||-128.5|-8
Awire|net@17|||2700|pin@3||-128.5|-8|pin@1||-128.5|-3.5
Awire|net@18|||1800|NAND@0|F|-131.5|-8|pin@3||-128.5|-8
Awire|net@19|||0|NAND@2|B|-95.5|-11|pin@4||-97.5|-11
Awire|net@21|||1800|pin@5||-97.5|-6|NAND@2|A|-95.5|-6
Awire|net@28|||0|NAND@6|B|-131|-46|pin@19||-133.5|-46
Awire|net@29|||1800|pin@20||-133.5|-40.5|pin@21||-131|-40.5
Awire|net@30|||2700|NAND@6|A|-131|-41|pin@21||-131|-40.5
Awire|net@31|||2700|pin@19||-133.5|-46|pin@22||-133.5|-45
Awire|net@32|||2700|pin@22||-133.5|-45|pin@20||-133.5|-40.5
Awire|net@33|||1800|NAND@5|F|-136.5|-45|pin@22||-133.5|-45
Awire|net@34|||0|NAND@5|A|-159.5|-41|pin@23||-161.5|-41
Awire|net@35|||1800|conn@2||-174.5|59|pin@24||-161.5|59
Awire|net@38|||0|NAND@5|B|-159.5|-46|pin@25||-162.5|-46
Awire|net@41|||2700|pin@25||-162.5|-46|pin@26||-162.5|27.5
Awire|net@42|||2700|pin@6||-97.5|-46|pin@27||-97.5|-45
Awire|net@43|||2700|pin@27||-97.5|-45|pin@7||-97.5|-41
Awire|net@44|||1800|NAND@6|F|-108|-45|pin@27||-97.5|-45
Awire|net@45|||2700|pin@4||-97.5|-11|pin@28||-97.5|-8
Awire|net@46|||2700|pin@28||-97.5|-8|pin@5||-97.5|-6
Awire|net@47|||1800|NAND@1|F|-103|-8|pin@28||-97.5|-8
Awire|net@51|||0|NAND@0|B|-154.5|-9|pin@31||-159|-9
Awire|net@52|||0|conn@4||-37|11.5|pin@32||-159|11.5
Awire|net@53|||1800|pin@32||-159|11.5|pin@29||-117|11.5
Awire|net@54|||2700|pin@31||-159|-9|pin@32||-159|11.5
Awire|net@55|||0|NAND@0|A|-154.5|-4|pin@33||-156.5|-4
Awire|net@56|||2700|pin@33||-156.5|-4|pin@34||-156.5|15.5
Awire|net@57|||1800|pin@34||-156.5|15.5|pin@35||-118.5|15.5
Awire|net@63|||900|pwr@0||-118|63.5|pin@38||-118|58
Awire|net@69|||2700|XOR_2_1@0|VDD|-85|46.5|pin@41||-85|58
Awire|net@84|||2700|pin@29||-117|11.5|pin@47||-117|21
Awire|net@85|||1800|pin@47||-117|21|XOR_2_1@0|B|-107|21
Awire|net@88|||2700|gnd@0||-116|-67|pin@48||-116|12.5
Awire|net@89|||0|XOR_2_1@0|GND|-85.5|12.5|pin@48||-116|12.5
Awire|net@92|||2700|conn@0||-60.5|-68|pin@50||-60.5|29.5
Awire|net@94|||1800|XOR_2_1@0|F|-74.5|29.5|pin@50||-60.5|29.5
Awire|net@108|||2700|pin@23||-161.5|-41|pin@58||-161.5|44.5
Awire|net@109|||2700|pin@58||-161.5|44.5|pin@24||-161.5|59
Awire|net@110|||0|XOR_2_1@2|A|-151.5|44.5|pin@58||-161.5|44.5
Awire|net@113|||1800|pin@38||-118|58|pin@41||-85|58
Awire|net@114|||1800|XOR_2_1@2|VDD|-126|55|pin@60||-118|55
Awire|net@115|||900|pin@38||-118|58|pin@60||-118|55
Awire|net@116|||900|XOR_2_1@2|F|-115.5|38|pin@61||-115.5|36
Awire|net@118|||0|XOR_2_1@0|A|-110.5|36|pin@62||-118.5|36
Awire|net@119|||1800|pin@62||-118.5|36|pin@61||-115.5|36
Awire|net@120|||2700|pin@35||-118.5|15.5|pin@62||-118.5|36
Awire|net@121|||0|gnd@0||-116|-67|pin@63||-126.5|-67
Awire|net@123|||900|XOR_2_1@2|GND|-126.5|21|pin@63||-126.5|-67
Awire|net@128|||900|XOR_2_1@2|B|-148|29.5|pin@64||-148|27.5
Awire|net@129|||1800|pin@26||-162.5|27.5|pin@65||-156|27.5
Awire|net@130|||1800|pin@65||-156|27.5|pin@64||-148|27.5
Awire|net@131|||2700|pin@65||-156|27.5|pin@66||-156|58.5
EA||D5G2;|conn@2||I
EB||D5G2;|pin@66||I
EC_in||D5G2;|conn@4||I
EC_out||D5G2;|pin@13||O
EGND||D5G2;|gnd@0||G
ES||D5G2;|conn@0||O
EVDD||D5G2;|pwr@0||P
X

# Cell Full_Adder;1{vhdl}
CFull_Adder;1{vhdl}||artwork|1556176194320|1556685088076||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell NAND{sch} --------------------,"entity NAND_ is port(A, B: in BIT; F: out BIT);",  end NAND_;,"",architecture NAND__BODY of NAND_ is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal gnd, net_2, vdd: BIT;","",begin,  gnd_0: ground port map(gnd);,"  nmos_0: nMOStran port map(A, net_2, F);","  nmos_1: nMOStran port map(B, gnd, net_2);","  pmos_0: PMOStran port map(B, F, vdd);","  pmos_1: PMOStran port map(A, F, vdd);",  pwr_0: power port map(vdd);,end NAND__BODY;,"",-------------------- Cell XOR_2_1{sch} --------------------,"entity XOR_2_1 is port(A, B: in BIT; F: out BIT; VDD: out BIT; GND: out BIT);",  end XOR_2_1;,"",architecture XOR_2_1_BODY of XOR_2_1 is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal net_194, net_196, net_266, net_267, net_35, net_36: BIT;","",begin,  gnd_1: ground port map(GND);,"  nmos_0: nMOStran port map(net_194, net_36, F);","  nmos_1: nMOStran port map(net_196, GND, net_36);","  nmos_2: nMOStran port map(A, net_35, F);","  nmos_3: nMOStran port map(B, GND, net_35);","  nmos_4: nMOStran port map(A, GND, net_194);","  nmos_5: nMOStran port map(B, GND, net_196);","  pmos_2: PMOStran port map(net_196, net_267, VDD);","  pmos_3: PMOStran port map(A, F, net_267);","  pmos_4: PMOStran port map(net_194, net_266, VDD);","  pmos_5: PMOStran port map(B, F, net_266);","  pmos_6: PMOStran port map(A, net_194, VDD);","  pmos_7: PMOStran port map(B, net_196, VDD);",  pwr_0: power port map(VDD);,end XOR_2_1_BODY;,"",-------------------- Cell Full_Adder{sch} --------------------,"entity Full_Adder is port(A, B, C_in: in BIT; C_out, S: out BIT; VDD: out BIT; ",    GND: out BIT);,  end Full_Adder;,"",architecture Full_Adder_BODY of Full_Adder is,  component ground port(gnd: out BIT);,    end component;,  component power port(vdd: out BIT);,    end component;,"  component NAND_ port(A, B: in BIT; F: out BIT);",    end component;,"  component XOR_2_1 port(A, B: in BIT; F: out BIT; VDD: out BIT; GND: out ",    BIT);,    end component;,"","  signal net_0, net_1, net_19, net_28, net_4, net_55, net_7: BIT;","",begin,  gnd_0: ground port map(GND);,  pwr_0: power port map(VDD);,"  NAND_0: NAND_ port map(net_55, C_in, net_0);","  NAND_1: NAND_ port map(net_0, net_0, net_19);","  NAND_2: NAND_ port map(net_19, net_19, net_7);","  NAND_3: NAND_ port map(net_7, net_4, C_out);","  NAND_4: NAND_ port map(net_1, net_1, net_4);","  NAND_5: NAND_ port map(A, B, net_28);","  NAND_6: NAND_ port map(net_28, net_28, net_1);","  XOR_2_1_0: XOR_2_1 port map(net_55, C_in, S, VDD, GND);","  XOR_2_1_2: XOR_2_1 port map(A, B, net_55, VDD, GND);",end Full_Adder_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell Inverter;1{lay}
CInverter;1{lay}||mocmos|1556133943618|1556221075297||DRC_last_good_drc_area_date()G1556172897574|DRC_last_good_drc_bit()I18|DRC_last_good_drc_date()G1556555173468
Ngeneric:Facet-Center|art@0||0|0||||AV
NMetal-1-P-Active-Con|contact@0||-20|14|10||R|
NMetal-1-N-Active-Con|contact@1||-20|-15||||
NMetal-1-N-Active-Con|contact@2||-10.5|-15||||
NMetal-1-P-Active-Con|contact@3||-10.5|14|10||R|
NMetal-1-Polysilicon-1-Con|contact@4||-23|-3||||
NN-Transistor|nmos@0||-15|-15|2||R|
NPolysilicon-1-Pin|pin@0||-15|-3||||
NMetal-1-Pin|pin@1||-10.5|-3||||
NMetal-1-Pin|pin@2||-3|-3||||
NP-Transistor|pmos@0||-15|14|12||R|
NMetal-1-P-Well-Con|substr@0||-15|-24|10|||
NMetal-1-N-Well-Con|well@0||-15|28|10|||
AN-Active|net@0|||S0|contact@2||-10|-15|nmos@0|diff-bottom|-11.25|-15
AP-Active|net@1|||S1800|contact@0||-20|14|pmos@0|diff-top|-18.75|14
AP-Active|net@2|||S0|contact@3||-10|14|pmos@0|diff-bottom|-11.25|14
AMetal-1|net@3||1|S900|well@0||-20|28|contact@0||-20|14
AMetal-1|net@4||1|S900|contact@1||-20|-15|substr@0||-20|-24
APolysilicon-1|net@5|||S900|pmos@0|poly-left|-15|4.5|pin@0||-15|-3
APolysilicon-1|net@6|||S900|pin@0||-15|-3|nmos@0|poly-right|-15|-10.5
APolysilicon-1|net@7|||S0|pin@0||-15|-3|contact@4||-23|-3
AMetal-1|net@8||1|S900|contact@3||-10.5|14|pin@1||-10.5|-3
AMetal-1|net@9||1|S900|pin@1||-10.5|-3|contact@2||-10.5|-15
AMetal-1|net@10||1|S1800|pin@1||-10.5|-3|pin@2||-3|-3
AN-Active|net@11|||S1800|contact@1||-20|-15|nmos@0|diff-top|-18.75|-15
EVCC||D5G2;|well@0||P
EVSS||D5G2;|substr@0||G
EA|in|D5G2;|contact@4||I
Eout||D5G2;|pin@2||O
X

# Cell Inverter;1{net.als}
CInverter;1{net.als}||artwork|1556087002056|1556221039431||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Thu Apr 25, 2019 12:37:19",#-------------------------------------------------,"","model Inverter(in_, out_)","nmos_0: nMOStran(in_, net_4, out_)","pmos_0: PMOStran(in_, net_1, out_)","",#********* End of netlist *******************,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell Inverter;1{sch}
CInverter;1{sch}||schematic|1556086773826|1556161688677|
Ngeneric:Facet-Center|art@0||0|0||||AV
NGround|gnd@0||-20.5|-12||||
NTransistor|nmos@0||-22.5|2|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NWire_Pin|pin@1||-30|11||||
NWire_Pin|pin@2||-30|2||||
NWire_Pin|pin@6||-30|6.5||||
NWire_Pin|pin@7||-38.5|6.5||||
NWire_Pin|pin@8||-20.5|6.5||||
NWire_Pin|pin@9||-6.5|6.5||||
NTransistor|pmos@1||-22.5|11|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NPower|pwr@0||-20.5|25.5||||
Awire|net@2|||0|pmos@1|g|-23.5|11|pin@1||-30|11
Awire|net@4|||1800|pin@2||-30|2|nmos@0|g|-23.5|2
Awire|net@10|||900|pin@1||-30|11|pin@6||-30|6.5
Awire|net@11|||900|pin@6||-30|6.5|pin@2||-30|2
Awire|net@12|||0|pin@6||-30|6.5|pin@7||-38.5|6.5
Awire|net@13|||900|pmos@1|s|-20.5|9|pin@8||-20.5|6.5
Awire|net@15|||1800|pin@8||-20.5|6.5|pin@9||-6.5|6.5
Awire|net@16||||pin@7||-38.5|6.5|pin@7||-38.5|6.5
Awire|net@17||||pin@9||-6.5|6.5|pin@9||-6.5|6.5
Awire|net@18|||2700|nmos@0|d|-20.5|4|pin@8||-20.5|6.5
Awire|net@19|||900|nmos@0|s|-20.5|0|gnd@0||-20.5|-10
Awire|net@21|||900|pwr@0||-20.5|25.5|pmos@1|d|-20.5|13
Ein||D5G2;X-1.5;|pin@7||I
Eout||D5G2;X2.5;Y0.5;|pin@9||O
X

# Cell Inverter;1{vhdl}
CInverter;1{vhdl}||artwork|1556087002055|1556221039431||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell Key_Exchange:Inverter{lay} --------------------,entity Inverter is port(in_: in BIT; out_: out BIT);,  end Inverter;,"",architecture Inverter_BODY of Inverter is,"  component nMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,"  component PMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,"","  signal net_1, net_4: BIT;","",begin,"  nmos_0: nMOStran port map(in_, net_4, out_);","  pmos_0: PMOStran port map(in_, net_1, out_);",end Inverter_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell MUX_2_1;1{lay}
CMUX_2_1;1{lay}||mocmos|1556172308786|1556556754546||DRC_last_good_drc_area_date()G1556556769993|DRC_last_good_drc_bit()I18|DRC_last_good_drc_date()G1556556769993
IInverter;1{lay}|Inverter@0||-51.5|-27|||D5G4;
INAND;1{lay}|NAND@0||-7|-5.5|||D5G4;
INAND;1{lay}|NAND@1||54.5|-5.5|||D5G4;
INAND;1{lay}|NAND@2||-4|-78|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NMetal-1-Polysilicon-1-Con|contact@0||-104|-30||||
NMetal-1-Polysilicon-1-Con|contact@1||-104.5|14||||
NMetal-1-Polysilicon-1-Con|contact@2||-102|-103.5||||
NMetal-1-Polysilicon-1-Con|contact@3||80|0||||
NMetal-1-Pin|pin@0||-40|-30||||
NMetal-1-Pin|pin@7||-87.5|-72.5||||
NMetal-1-Pin|pin@8||-87.5|-30||||
NMetal-1-Pin|pin@9||21.5|-73||||
NMetal-1-Pin|pin@10||-47.5|0||||
NMetal-1-Pin|pin@13||-47.5|14||||
AMetal-1|net@1||1|S2700|NAND@0|B|-40|-31|pin@0||-40|-30
AMetal-1|net@11||1|S0|NAND@2|B|-37|-103.5|contact@2||-102|-103.5
AMetal-1|net@12||1|S1800|Inverter@0|out|-54.5|-30|pin@0||-40|-30
AMetal-1|net@13||1|S0|NAND@2|A|-38|-72.5|pin@7||-87.5|-72.5
AMetal-1|net@14||1|S0|Inverter@0|A|-74.5|-30|pin@8||-87.5|-30
AMetal-1|net@15||1|S0|pin@8||-87.5|-30|contact@0||-104|-30
AMetal-1|net@16||1|S2700|pin@7||-87.5|-72.5|pin@8||-87.5|-30
AMetal-1|net@17||1|S1800|NAND@0|F|3.5|0|NAND@1|A|20.5|0
AMetal-1|net@18||1|S1800|NAND@2|F|6.5|-73|pin@9||21.5|-73
AMetal-1|net@19||1|S900|NAND@1|B|21.5|-31|pin@9||21.5|-73
AMetal-1|net@20||1|S1800|NAND@1|F|65|-0.5|contact@3||80|-0.5
AMetal-1|net@21||1|S0|NAND@0|A|-41|0|pin@10||-47.5|0
AMetal-1|net@25||1|S2700|pin@10||-47.5|0|pin@13||-47.5|14
AMetal-1|net@26||1|S1800|contact@1||-104.5|14|pin@13||-47.5|14
EA||D5G2;|contact@1||I
EB||D5G2;|contact@2||I
EF||D5G2;|contact@3||O
ES||D5G2;|contact@0||I
X

# Cell MUX_2_1;1{net.als}
CMUX_2_1;1{net.als}||artwork|1556077400671|1556690126895||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Tue Apr 30, 2019 22:55:26",#-------------------------------------------------,"","model MUX_2_1(S, p0, p1, F)",gnd_2: ground(gnd),"nmos_0: nMOStran(p0, net_3, A_1)","nmos_1: nMOStran(net_58, gnd, net_3)","nmos_2: nMOStran(A_1, net_17, F)","nmos_3: nMOStran(net_114, gnd, net_17)","nmos_4: nMOStran(p1, net_31, net_114)","nmos_5: nMOStran(S, gnd, net_31)","nmos_6: nMOStran(S, gnd, net_58)","pmos_0: PMOStran(net_58, A_1, vdd)","pmos_1: PMOStran(p0, A_1, vdd)","pmos_2: PMOStran(net_114, F, vdd)","pmos_3: PMOStran(A_1, F, vdd)","pmos_4: PMOStran(S, net_114, vdd)","pmos_5: PMOStran(p1, net_114, vdd)","pmos_6: PMOStran(S, net_58, vdd)",pwr_0: power(vdd),set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell MUX_2_1;1{sch}
CMUX_2_1;1{sch}||schematic|1556076372187|1556557352483|
NWire_Pin|B|D5G1;|-38|5||||
NWire_Pin|B_1|D5G1;|-3|1||||
Ngeneric:Facet-Center|art@0||0|0||||AV
NGround|gnd@2||-22|-37||||
NTransistor|nmos@0||-24|9|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@1||-24|5|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@2||10|7|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@3||10|1|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@4||-24|-25|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@5||-24|-30|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@6||-43|1|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NWire_Pin|pin@0||-31|21||||
NWire_Pin|pin@8||8|13||||
NWire_Pin|pin@28||-41|5||||
NWire_Pin|pin@29||-31|-14||||
NWire_Pin|pin@31||-41|23||||
NWire_Pin|pin@32||-31|23||||
NWire_Pin|pin@33||-22|-1||||
NWire_Pin|pin@37||13|11||||
NWire_Pin|pin@38||10|11||||
NWire_Pin|pin@42||9|11||||
NWire_Pin|pin@44||3|17||||
NWire_Pin|pin@45||3|23||||
NWire_Pin|pin@46||-24|17||||
NWire_Pin|pin@47||-24|13||||
NWire_Pin|pin@48||-19|13||||
NWire_Pin|pin@49||-19|11||||
NWire_Pin|pin@50||-5|-18||||
NWire_Pin|pin@51||-24|-18||||
NWire_Pin|pin@52||-24|-21||||
NWire_Pin|pin@53||-22|-21||||
NWire_Pin|pin@54||0|1||||
NWire_Pin|pin@55||-25|14.5||||
NWire_Pin|pin@56||-49.5|14.5||||
NWire_Pin|pin@57||-25|-20||||
NWire_Pin|pin@58||-48.5|-20||||
NWire_Pin|pin@59||-38|-30||||
NWire_Pin|pin@60||-44|-16||||
NWire_Pin|pin@61||-44|-4||||
NWire_Pin|pin@62||-50|-4||||
NTransistor|pmos@0||-37|19|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|pmos@1||-24|19|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|pmos@2||-2|15|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|pmos@3||10|15|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|pmos@4||-37|-16|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|pmos@5||-24|-16|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|pmos@6||-43|9|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NPower|pwr@0||-31|26||||
Awire|A_1|D5G1;||900|pin@42||9|11|nmos@2|g|9|7
Awire|F_1|D5G1;||3150|pin@38||10|11|pin@8||8|13
Awire|net@0|||1800|pin@0||-31|21|pmos@1|d|-22|21
Awire|net@3|||2700|nmos@0|s|-22|7|nmos@1|d|-22|7
Awire|net@13|||1800|pmos@0|d|-35|21|pin@0||-31|21
Awire|net@17|||900|nmos@2|s|12|5|nmos@3|d|12|3
Awire|net@19|||1800|pmos@2|s|0|13|pin@8||8|13
Awire|net@20|||1800|pin@8||8|13|pmos@3|s|12|13
Awire|net@31|||900|nmos@4|s|-22|-27|nmos@5|d|-22|-28
Awire|net@58|||900|pmos@0|g|-38|19|B||-38|5
Awire|net@59|||900|pmos@6|s|-41|7|pin@28||-41|5
Awire|net@60|||900|pin@28||-41|5|nmos@6|d|-41|3
Awire|net@61|||0|B||-38|5|pin@28||-41|5
Awire|net@62|||1800|pin@28||-41|5|nmos@1|g|-25|5
Awire|net@64|||0|pmos@5|d|-22|-14|pin@29||-31|-14
Awire|net@65|||0|pin@29||-31|-14|pmos@4|d|-35|-14
Awire|net@67|||2700|pin@29||-31|-14|pin@0||-31|21
Awire|net@72|||2700|pmos@6|d|-41|11|pin@31||-41|23
Awire|net@73|||900|pwr@0||-31|26|pin@32||-31|23
Awire|net@75|||1800|pin@31||-41|23|pin@32||-31|23
Awire|net@77|||2700|pin@33||-22|-1|nmos@1|s|-22|3
Awire|net@78|||1800|nmos@6|s|-41|-1|pin@33||-22|-1
Awire|net@85|||3150|nmos@2|d|12|9|pin@38||10|11
Awire|net@86|||0|pin@37||13|11|pin@38||10|11
Awire|net@95|||900|pmos@3|g|9|15|pin@42||9|11
Awire|net@101|||2700|pin@29||-31|-14|pin@32||-31|23
Awire|net@102|||0|pmos@3|d|12|17|pin@44||3|17
Awire|net@103|||0|pin@44||3|17|pmos@2|d|0|17
Awire|net@104|||2700|pin@44||3|17|pin@45||3|23
Awire|net@105|||0|pin@45||3|23|pin@32||-31|23
Awire|net@107|||1800|pmos@0|s|-35|17|pin@46||-24|17
Awire|net@108|||1800|pin@46||-24|17|pmos@1|s|-22|17
Awire|net@109|||900|pin@46||-24|17|pin@47||-24|13
Awire|net@110|||1800|pin@47||-24|13|pin@48||-19|13
Awire|net@111|||1800|nmos@0|d|-22|11|pin@49||-19|11
Awire|net@112|||1800|pin@49||-19|11|pin@42||9|11
Awire|net@113|||900|pin@48||-19|13|pin@49||-19|11
Awire|net@114|||900|pmos@2|g|-3|15|B_1||-3|1
Awire|net@115|||900|nmos@5|s|-22|-32|gnd@2||-22|-35
Awire|net@116|||450|nmos@3|s|12|-1|pin@50||-5|-18
Awire|net@117|||450|pin@50||-5|-18|gnd@2||-22|-35
Awire|net@118|||1350|pin@33||-22|-1|pin@50||-5|-18
Awire|net@120|||1800|pmos@4|s|-35|-18|pin@51||-24|-18
Awire|net@121|||1800|pin@51||-24|-18|pmos@5|s|-22|-18
Awire|net@122|||900|pin@51||-24|-18|pin@52||-24|-21
Awire|net@123|||1800|pin@52||-24|-21|pin@53||-22|-21
Awire|net@124|||900|pin@53||-22|-21|nmos@4|d|-22|-23
Awire|net@125|||1800|B_1||-3|1|pin@54||0|1
Awire|net@126|||1800|pin@54||0|1|nmos@3|g|9|1
Awire|net@127|||2250|pin@53||-22|-21|pin@54||0|1
Awire|net@129|||2700|nmos@0|g|-25|9|pin@55||-25|14.5
Awire|net@130|||2700|pin@55||-25|14.5|pmos@1|g|-25|19
Awire|net@131|||0|pin@55||-25|14.5|pin@56||-49.5|14.5
Awire|net@135|||2700|nmos@4|g|-25|-25|pin@57||-25|-20
Awire|net@136|||2700|pin@57||-25|-20|pmos@5|g|-25|-16
Awire|net@137|||0|pin@57||-25|-20|pin@58||-48.5|-20
Awire|net@138|||0|nmos@5|g|-25|-30|pin@59||-38|-30
Awire|net@139|||900|pmos@4|g|-38|-16|pin@59||-38|-30
Awire|net@142|||2700|pin@60||-44|-16|pmos@6|g|-44|9
Awire|net@143|||0|pmos@4|g|-38|-16|pin@60||-44|-16
Awire|net@144|||900|nmos@6|g|-44|1|pin@61||-44|-4
Awire|net@145|||900|pin@61||-44|-4|pin@60||-44|-16
Awire|net@146|||0|pin@61||-44|-4|pin@62||-50|-4
EF||D5G2;|pin@37||O
ES||D5G2;|pin@62||I
Ep0||D5G2;|pin@56||I
Ep1||D5G2;|pin@58||I
X

# Cell MUX_2_1;1{vhdl}
CMUX_2_1;1{vhdl}||artwork|1556077400668|1556557359732||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell MUX_2_1{sch} --------------------,"entity MUX_2_1 is port(S, p0, p1: in BIT; F: out BIT);",  end MUX_2_1;,"",architecture MUX_2_1_BODY of MUX_2_1 is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal A_1, gnd, net_114, net_17, net_3, net_31, net_58, vdd: BIT;","",begin,  gnd_2: ground port map(gnd);,"  nmos_0: nMOStran port map(p0, net_3, A_1);","  nmos_1: nMOStran port map(net_58, gnd, net_3);","  nmos_2: nMOStran port map(A_1, net_17, F);","  nmos_3: nMOStran port map(net_114, gnd, net_17);","  nmos_4: nMOStran port map(p1, net_31, net_114);","  nmos_5: nMOStran port map(S, gnd, net_31);","  nmos_6: nMOStran port map(S, gnd, net_58);","  pmos_0: PMOStran port map(net_58, A_1, vdd);","  pmos_1: PMOStran port map(p0, A_1, vdd);","  pmos_2: PMOStran port map(net_114, F, vdd);","  pmos_3: PMOStran port map(A_1, F, vdd);","  pmos_4: PMOStran port map(S, net_114, vdd);","  pmos_5: PMOStran port map(p1, net_114, vdd);","  pmos_6: PMOStran port map(S, net_58, vdd);",  pwr_0: power port map(vdd);,end MUX_2_1_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell MUX_2_1_4_bit;1{net.als}
CMUX_2_1_4_bit;1{net.als}||artwork|1556692194241|1556692240869||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Tue Apr 30, 2019 23:30:40",#-------------------------------------------------,"","model MUX_2_1(S, p0, p1, F)",gnd_2: ground(gnd),"nmos_0: nMOStran(p0, net_3, A_1)","nmos_1: nMOStran(net_58, gnd, net_3)","nmos_2: nMOStran(A_1, net_17, F)","nmos_3: nMOStran(net_114, gnd, net_17)","nmos_4: nMOStran(p1, net_31, net_114)","nmos_5: nMOStran(S, gnd, net_31)","nmos_6: nMOStran(S, gnd, net_58)","pmos_0: PMOStran(net_58, A_1, vdd)","pmos_1: PMOStran(p0, A_1, vdd)","pmos_2: PMOStran(net_114, F, vdd)","pmos_3: PMOStran(A_1, F, vdd)","pmos_4: PMOStran(S, net_114, vdd)","pmos_5: PMOStran(p1, net_114, vdd)","pmos_6: PMOStran(S, net_58, vdd)",pwr_0: power(vdd),set power = H@3,"","model MUX_2_1_4_bit(A0, A1, A2, A3, B0, B1, B2, B3, S, F0, F1, F2, F3)","MUX_2_1_0: MUX_2_1(S, A2, B2, F2)","MUX_2_1_1: MUX_2_1(S, A3, B3, F3)","MUX_2_1_2: MUX_2_1(S, A0, B0, F0)","MUX_2_1_3: MUX_2_1(S, A1, B1, F1)","",#********* End of netlist *******************,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell MUX_2_1_4_bit;1{sch}
CMUX_2_1_4_bit;1{sch}||schematic|1556691655212|1556692180037|
IMUX_2_1;1{sch}|MUX_2_1@0||1.5|4.5|||D5G4;
IMUX_2_1;1{sch}|MUX_2_1@1||1|75|||D5G4;
IMUX_2_1;1{sch}|MUX_2_1@2||2|-137.5|||D5G4;
IMUX_2_1;1{sch}|MUX_2_1@3||1.5|-67|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NWire_Pin|pin@0||-56.5|71||||
NWire_Pin|pin@1||-56.5|-191||||
NWire_Pin|pin@15||23|-56||||
NWire_Pin|pin@16||23|-36.5||||
NWire_Pin|pin@17||31.5|-36.5||||
NWire_Pin|pin@18||26.5|-126.5||||
NWire_Pin|pin@19||26.5|-50.5||||
NWire_Pin|pin@20||33|-50.5||||
NWire_Pin|pin@21||23.5|15.5||||
NWire_Pin|pin@22||23.5|-20.5||||
NWire_Pin|pin@23||31|-20.5||||
NWire_Pin|pin@24||29.5|86||||
NWire_Pin|pin@25||29.5|6.5||||
NWire_Pin|pin@26||33.5|6.5||||
NWire_Pin|pin@27||-56.5|0.5||||
NWire_Pin|pin@28||-56.5|-71||||
NWire_Pin|pin@29||-56.5|-141.5||||
NWire_Pin|pin@30||-85.5|89.5||||
NWire_Pin|pin@31||-77.5|19||||
NWire_Pin|pin@32||-77.5|69.5||||
NWire_Pin|pin@33||-84.5|69.5||||
NWire_Pin|pin@34||-83|-52.5||||
NWire_Pin|pin@35||-83|47||||
NWire_Pin|pin@36||-87|47||||
NWire_Pin|pin@37||-92.5|-123||||
NWire_Pin|pin@38||-92.5|24||||
NWire_Pin|pin@39||-70.5|55||||
NWire_Pin|pin@40||-70.5|-154.5||||
NWire_Pin|pin@41||-100.5|-154.5||||
NWire_Pin|pin@42||-65|-15.5||||
NWire_Pin|pin@43||-65|-162.5||||
NWire_Pin|pin@44||-99.5|-162.5||||
NWire_Pin|pin@45||-62|-87||||
NWire_Pin|pin@46||-62|-171||||
NWire_Pin|pin@47||-100|-171||||
NWire_Pin|pin@48||-51.5|-157.5||||
NWire_Pin|pin@49||-51.5|-175.5||||
NWire_Pin|pin@50||-99|-175.5||||
Awire|net@0|||0|MUX_2_1@1|S|-49|71|pin@0||-56.5|71
Awire|net@15|||1800|MUX_2_1@3|F|14.5|-56|pin@15||23|-56
Awire|net@16|||2700|pin@15||23|-56|pin@16||23|-36.5
Awire|net@17|||1800|pin@16||23|-36.5|pin@17||31.5|-36.5
Awire|net@18|||1800|MUX_2_1@2|F|15|-126.5|pin@18||26.5|-126.5
Awire|net@19|||2700|pin@18||26.5|-126.5|pin@19||26.5|-50.5
Awire|net@20|||1800|pin@19||26.5|-50.5|pin@20||33|-50.5
Awire|net@21|||1800|MUX_2_1@0|F|14.5|15.5|pin@21||23.5|15.5
Awire|net@22|||900|pin@21||23.5|15.5|pin@22||23.5|-20.5
Awire|net@23|||1800|pin@22||23.5|-20.5|pin@23||31|-20.5
Awire|net@24|||1800|MUX_2_1@1|F|14|86|pin@24||29.5|86
Awire|net@25|||900|pin@24||29.5|86|pin@25||29.5|6.5
Awire|net@26|||1800|pin@25||29.5|6.5|pin@26||33.5|6.5
Awire|net@27|||900|pin@0||-56.5|71|pin@27||-56.5|0.5
Awire|net@29|||0|MUX_2_1@0|S|-48.5|0.5|pin@27||-56.5|0.5
Awire|net@30|||900|pin@27||-56.5|0.5|pin@28||-56.5|-71
Awire|net@32|||0|MUX_2_1@3|S|-48.5|-71|pin@28||-56.5|-71
Awire|net@33|||900|pin@28||-56.5|-71|pin@29||-56.5|-141.5
Awire|net@34|||900|pin@29||-56.5|-141.5|pin@1||-56.5|-191
Awire|net@35|||0|MUX_2_1@2|S|-48|-141.5|pin@29||-56.5|-141.5
Awire|net@36|||0|MUX_2_1@1|p0|-48.5|89.5|pin@30||-85.5|89.5
Awire|net@37|||0|MUX_2_1@0|p0|-48|19|pin@31||-77.5|19
Awire|net@38|||2700|pin@31||-77.5|19|pin@32||-77.5|69.5
Awire|net@39|||0|pin@32||-77.5|69.5|pin@33||-84.5|69.5
Awire|net@40|||0|MUX_2_1@3|p0|-48|-52.5|pin@34||-83|-52.5
Awire|net@41|||2700|pin@34||-83|-52.5|pin@35||-83|47
Awire|net@42|||0|pin@35||-83|47|pin@36||-87|47
Awire|net@43|||0|MUX_2_1@2|p0|-47.5|-123|pin@37||-92.5|-123
Awire|net@44|||2700|pin@37||-92.5|-123|pin@38||-92.5|24
Awire|net@45|||0|MUX_2_1@1|p1|-47.5|55|pin@39||-70.5|55
Awire|net@46|||900|pin@39||-70.5|55|pin@40||-70.5|-154.5
Awire|net@47|||0|pin@40||-70.5|-154.5|pin@41||-100.5|-154.5
Awire|net@48|||0|MUX_2_1@0|p1|-47|-15.5|pin@42||-65|-15.5
Awire|net@49|||900|pin@42||-65|-15.5|pin@43||-65|-162.5
Awire|net@50|||0|pin@43||-65|-162.5|pin@44||-99.5|-162.5
Awire|net@51|||0|MUX_2_1@3|p1|-47|-87|pin@45||-62|-87
Awire|net@52|||900|pin@45||-62|-87|pin@46||-62|-171
Awire|net@53|||0|pin@46||-62|-171|pin@47||-100|-171
Awire|net@54|||0|MUX_2_1@2|p1|-46.5|-157.5|pin@48||-51.5|-157.5
Awire|net@55|||900|pin@48||-51.5|-157.5|pin@49||-51.5|-175.5
Awire|net@56|||0|pin@49||-51.5|-175.5|pin@50||-99|-175.5
EA0||D5G2;|pin@38||I
EA1||D5G2;|pin@36||I
EA2||D5G2;|pin@33||I
EA3||D5G2;|pin@30||I
EB0||D5G2;|pin@50||I
EB1||D5G2;|pin@47||I
EB2||D5G2;|pin@44||I
EB3||D5G2;|pin@41||I
EF0||D5G2;|pin@20||O
EF1||D5G2;|pin@17||O
EF2||D5G2;|pin@23||O
EF3||D5G2;|pin@26||O
ES||D5G2;|pin@1||I
X

# Cell MUX_2_1_4_bit;1{vhdl}
CMUX_2_1_4_bit;1{vhdl}||artwork|1556692194236|1556692194242||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell MUX_2_1{sch} --------------------,"entity MUX_2_1 is port(S, p0, p1: in BIT; F: out BIT);",  end MUX_2_1;,"",architecture MUX_2_1_BODY of MUX_2_1 is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal A_1, gnd, net_114, net_17, net_3, net_31, net_58, vdd: BIT;","",begin,  gnd_2: ground port map(gnd);,"  nmos_0: nMOStran port map(p0, net_3, A_1);","  nmos_1: nMOStran port map(net_58, gnd, net_3);","  nmos_2: nMOStran port map(A_1, net_17, F);","  nmos_3: nMOStran port map(net_114, gnd, net_17);","  nmos_4: nMOStran port map(p1, net_31, net_114);","  nmos_5: nMOStran port map(S, gnd, net_31);","  nmos_6: nMOStran port map(S, gnd, net_58);","  pmos_0: PMOStran port map(net_58, A_1, vdd);","  pmos_1: PMOStran port map(p0, A_1, vdd);","  pmos_2: PMOStran port map(net_114, F, vdd);","  pmos_3: PMOStran port map(A_1, F, vdd);","  pmos_4: PMOStran port map(S, net_114, vdd);","  pmos_5: PMOStran port map(p1, net_114, vdd);","  pmos_6: PMOStran port map(S, net_58, vdd);",  pwr_0: power port map(vdd);,end MUX_2_1_BODY;,"",-------------------- Cell MUX_2_1_4_bit{sch} --------------------,"entity MUX_2_1_4_bit is port(A0, A1, A2, A3, B0, B1, B2, B3, S: in BIT; F0, F1, ","    F2, F3: out BIT);",  end MUX_2_1_4_bit;,"",architecture MUX_2_1_4_bit_BODY of MUX_2_1_4_bit is,"  component MUX_2_1 port(S, p0, p1: in BIT; F: out BIT);",    end component;,"",begin,"  MUX_2_1_0: MUX_2_1 port map(S, A2, B2, F2);","  MUX_2_1_1: MUX_2_1 port map(S, A3, B3, F3);","  MUX_2_1_2: MUX_2_1 port map(S, A0, B0, F0);","  MUX_2_1_3: MUX_2_1 port map(S, A1, B1, F1);",end MUX_2_1_4_bit_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell Multiplier_4_bit;1{net.als}
CMultiplier_4_bit;1{net.als}||artwork|1556608244520|1556651837193||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Tue Apr 30, 2019 12:17:17",#-------------------------------------------------,"","model NAND_(A, B, F)",gnd_0: ground(gnd),"nmos_0: nMOStran(A, net_2, F)","nmos_1: nMOStran(B, gnd, net_2)","pmos_0: PMOStran(B, F, vdd)","pmos_1: PMOStran(A, F, vdd)",pwr_0: power(vdd),set power = H@3,"","model XOR_2_1(A, B, F, VDD, GND)",gnd_1: ground(GND),"nmos_0: nMOStran(net_194, net_36, F)","nmos_1: nMOStran(net_196, GND, net_36)","nmos_2: nMOStran(A, net_35, F)","nmos_3: nMOStran(B, GND, net_35)","nmos_4: nMOStran(A, GND, net_194)","nmos_5: nMOStran(B, GND, net_196)","pmos_2: PMOStran(net_196, net_267, VDD)","pmos_3: PMOStran(A, F, net_267)","pmos_4: PMOStran(net_194, net_266, VDD)","pmos_5: PMOStran(B, F, net_266)","pmos_6: PMOStran(A, net_194, VDD)","pmos_7: PMOStran(B, net_196, VDD)",pwr_0: power(VDD),set power = H@3,"","model Full_Adder(A, B, C_in, C_out, S, VDD, GND)",gnd_0: ground(GND),pwr_0: power(VDD),"NAND_0: NAND_(net_55, C_in, net_0)","NAND_1: NAND_(net_0, net_0, net_19)","NAND_2: NAND_(net_19, net_19, net_7)","NAND_3: NAND_(net_7, net_4, C_out)","NAND_4: NAND_(net_1, net_1, net_4)","NAND_5: NAND_(A, B, net_28)","NAND_6: NAND_(net_28, net_28, net_1)","XOR_2_1_0: XOR_2_1(net_55, C_in, S, VDD, GND)","XOR_2_1_2: XOR_2_1(A, B, net_55, VDD, GND)",set power = H@3,"","model E_4_bit_Adder(A0, A1, A2, A3, B0, B1, B2, B3, Cout, S0, S1, S2, S3, VDD)",gnd_0: ground(gnd),pwr_0: power(VDD),"Full_Add_0: Full_Adder(A2, B2, net_4, net_0, S2, VDD, gnd)","Full_Add_1: Full_Adder(A1, B1, net_8, net_4, S1, VDD, gnd)","Full_Add_2: Full_Adder(A0, B0, n0, net_8, S0, VDD, gnd)","Full_Add_3: Full_Adder(A3, B3, net_0, Cout, S3, VDD, gnd)",set power = H@3,"","model Inverter(in_, out_)",gnd_0: ground(gnd),"nmos_0: nMOStran(in_, gnd, out_)","pmos_1: PMOStran(in_, out_, vdd)",pwr_0: power(vdd),set power = H@3,"","model AND_(A, B, F)","Inverter_0: Inverter(net_0, F)","NAND_0: NAND_(A, B, net_0)","","model Multiplier_4_bit(A0, A1, A2, A3, B0, B1, B2, B3, P0, P1, P2, P3, P4, P5, P6, P7, gnd)",gnd_0: ground(gnd),pwr_1: power(vdd),"E_4_bit_Ad_0: E_4_bit_Adder(net_5, net_4, net_2, net_0, net_25, net_23, net_21, gnd, net_27, P1, net_33, net_31, net_29, vdd)","E_4_bit_Ad_1: E_4_bit_Adder(net_12, net_11, net_9, net_7, net_33, net_31, net_29, net_27, net_39, P2, net_45, net_43, net_41, vdd)","E_4_bit_Ad_2: E_4_bit_Adder(net_19, net_18, net_16, net_14, net_45, net_43, net_41, net_39, P7, P3, P4, P5, P6, vdd)","AND_0: AND_(A3, B1, net_0)","AND_1: AND_(A2, B1, net_2)","AND_2: AND_(A1, B1, net_4)","AND_3: AND_(A0, B1, net_5)","AND_4: AND_(A3, B2, net_7)","AND_5: AND_(A2, B2, net_9)","AND_6: AND_(A1, B2, net_11)","AND_7: AND_(A0, B2, net_12)","AND_8: AND_(A3, B3, net_14)","AND_9: AND_(A2, B3, net_16)","AND_10: AND_(A1, B3, net_18)","AND_11: AND_(A0, B3, net_19)","AND_12: AND_(A3, B0, net_21)","AND_13: AND_(A2, B0, net_23)","AND_14: AND_(A1, B0, net_25)","AND_15: AND_(A0, B0, P0)",set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell Multiplier_4_bit;1{sch}
CMultiplier_4_bit;1{sch}||schematic|1556605333936|1556608332191|
I4_bit_Adder;1{sch}|4_bit_Ad@0||-659|-259|||D5G4;
I4_bit_Adder;1{sch}|4_bit_Ad@1||-656|-577.5|||D5G4;
I4_bit_Adder;1{sch}|4_bit_Ad@2||-650|-917.5|||D5G4;
IAND;1{sch}|AND@0||-1020.5|-139.5|||D5G4;
IAND;1{sch}|AND@1||-872.5|-142|||D5G4;
IAND;1{sch}|AND@2||-726|-141.5|||D5G4;
IAND;1{sch}|AND@3||-578|-144|||D5G4;
IAND;1{sch}|AND@4||-1017.5|-458|||D5G4;
IAND;1{sch}|AND@5||-869.5|-460.5|||D5G4;
IAND;1{sch}|AND@6||-723|-460|||D5G4;
IAND;1{sch}|AND@7||-575|-462.5|||D5G4;
IAND;1{sch}|AND@8||-1011.5|-798|||D5G4;
IAND;1{sch}|AND@9||-863.5|-800.5|||D5G4;
IAND;1{sch}|AND@10||-717|-800|||D5G4;
IAND;1{sch}|AND@11||-569|-802.5|||D5G4;
IAND;1{sch}|AND@12||-854.5|-26|||D5G4;
IAND;1{sch}|AND@13||-706|-28.5|||D5G4;
IAND;1{sch}|AND@14||-561|-27.5|||D5G4;
IAND;1{sch}|AND@15||-407|-30.5|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NGround|gnd@0||-944|-137.5||||
NWire_Pin|pin@0||-980.5|-170.5||||
NWire_Pin|pin@1||-832.5|-168||||
NWire_Pin|pin@2||-538.5|-161||||
NWire_Pin|pin@3||-977.5|-489||||
NWire_Pin|pin@4||-829.5|-486.5||||
NWire_Pin|pin@5||-535.5|-479.5||||
NWire_Pin|pin@6||-971.5|-829||||
NWire_Pin|pin@7||-823.5|-826.5||||
NWire_Pin|pin@8||-529.5|-819.5||||
NWire_Pin|pin@9||-815.5|-43||||
NWire_Pin|pin@10||-666|-171||||
NWire_Pin|pin@11||-520|-44.5||||
NWire_Pin|pin@12||-960.5|-274.5||||
NWire_Pin|pin@13||-812.5|-353||||
NWire_Pin|pin@14||-665|-352||||
NWire_Pin|pin@15||-517|-352.5||||
NWire_Pin|pin@16||-367|-1109.5||||
NWire_Pin|pin@17||-424.5|-367.5||||
NWire_Pin|pin@18||-386.5|-367.5||||
NWire_Pin|pin@19||-386.5|-1107.5||||
NWire_Pin|pin@20||-954.5|-593||||
NWire_Pin|pin@21||-806.5|-671.5||||
NWire_Pin|pin@22||-659|-670.5||||
NWire_Pin|pin@23||-511|-671||||
NWire_Pin|pin@24||-421.5|-1107||||
NWire_Pin|pin@25||-415.5|-1023.5||||
NWire_Pin|pin@26||-478.5|-1023.5||||
NWire_Pin|pin@27||-478.5|-1104||||
NWire_Pin|pin@28||-563|-1105||||
NWire_Pin|pin@29||-711|-1107.5||||
NWire_Pin|pin@30||-859|-1100||||
NWire_Pin|pin@31||-1006|-933||||
NWire_Pin|pin@32||-1006|-1099.5||||
NWire_Pin|pin@33||-406.5|17||||
NWire_Pin|pin@35||-1077.5|17||||
NWire_Pin|pin@36||-854|17||||
NWire_Pin|pin@37||-705.5|17||||
NWire_Pin|pin@38||-560.5|17||||
NWire_Pin|pin@39||-577.5|-104||||
NWire_Pin|pin@40||-1071|-104||||
NWire_Pin|pin@41||-725.5|-104||||
NWire_Pin|pin@42||-872|-104||||
NWire_Pin|pin@44||-574.5|-422.5||||
NWire_Pin|pin@45||-1079|-422.5||||
NWire_Pin|pin@46||-722.5|-422.5||||
NWire_Pin|pin@47||-869|-422.5||||
NWire_Pin|pin@48||-1017|-422.5||||
NWire_Pin|pin@49||-568.5|-760.5||||
NWire_Pin|pin@51||-716.5|-760.5||||
NWire_Pin|pin@52||-863|-760.5||||
NWire_Pin|pin@53||-1011|-760.5||||
NWire_Pin|pin@54||-1069|-760.5||||
NWire_Pin|pin@55||-435|40||||
NWire_Pin|pin@56||-589|32.5||||
NWire_Pin|pin@57||-734|31.5||||
NWire_Pin|pin@58||-882.5|33||||
NWire_Pin|pin@59||-606|-91.5||||
NWire_Pin|pin@60||-451.5|-91.5||||
NWire_Pin|pin@61||-451.5|8||||
NWire_Pin|pin@62||-435|8||||
NWire_Pin|pin@63||-754|-85.5||||
NWire_Pin|pin@64||-601.5|-85.5||||
NWire_Pin|pin@65||-601.5|7.5||||
NWire_Pin|pin@66||-589|7.5||||
NWire_Pin|pin@67||-900.5|-78||||
NWire_Pin|pin@68||-747.5|-78||||
NWire_Pin|pin@69||-747.5|9||||
NWire_Pin|pin@70||-734|9||||
NWire_Pin|pin@71||-1048.5|-70||||
NWire_Pin|pin@72||-897.5|-70||||
NWire_Pin|pin@73||-897.5|8||||
NWire_Pin|pin@74||-882.5|8||||
NWire_Pin|pin@75||-1020|-104||||
NWire_Pin|pin@76||-603|-91.5||||
NWire_Pin|pin@77||-751|-85.5||||
NWire_Pin|pin@78||-897.5|-78||||
NWire_Pin|pin@79||-1045.5|-70||||
NWire_Pin|pin@80||-597|-409||||
NWire_Pin|pin@81||-603|-409||||
NWire_Pin|pin@82||-745|-409||||
NWire_Pin|pin@83||-751|-409||||
NWire_Pin|pin@84||-891.5|-411.5||||
NWire_Pin|pin@85||-897.5|-411.5||||
NWire_Pin|pin@86||-1039.5|-410.5||||
NWire_Pin|pin@87||-1045.5|-410.5||||
NWire_Pin|pin@88||-770.5|-770||||
NWire_Pin|pin@89||-770.5|48.5||||
NWire_Pin|pin@90||-770.5|-120.5||||
NWire_Pin|pin@91||-770.5|-436||||
NWire_Pin|pin@92||-963.5|-135.5||||
NPower|pwr@1||-781.5|48.5||||
Awire|net@0|||900|AND@0|F|-980.5|-156.5|pin@0||-980.5|-170.5
Awire|net@1|||1800|4_bit_Ad@0|A3|-982|-170.5|pin@0||-980.5|-170.5
Awire|net@2|||900|AND@1|F|-832.5|-159|pin@1||-832.5|-168
Awire|net@3|||1800|4_bit_Ad@0|A2|-834|-168|pin@1||-832.5|-168
Awire|net@4|||900|AND@2|F|-686|-158.5|4_bit_Ad@0|A1|-686|-169.5
Awire|net@5|||0|AND@3|F|-538|-161|pin@2||-538.5|-161
Awire|net@6|||2700|4_bit_Ad@0|A0|-538.5|-169.5|pin@2||-538.5|-161
Awire|net@7|||900|AND@4|F|-977.5|-475|pin@3||-977.5|-489
Awire|net@8|||1800|4_bit_Ad@1|A3|-979|-489|pin@3||-977.5|-489
Awire|net@9|||900|AND@5|F|-829.5|-477.5|pin@4||-829.5|-486.5
Awire|net@10|||1800|4_bit_Ad@1|A2|-831|-486.5|pin@4||-829.5|-486.5
Awire|net@11|||900|AND@6|F|-683|-477|4_bit_Ad@1|A1|-683|-488
Awire|net@12|||0|AND@7|F|-535|-479.5|pin@5||-535.5|-479.5
Awire|net@13|||2700|4_bit_Ad@1|A0|-535.5|-488|pin@5||-535.5|-479.5
Awire|net@14|||900|AND@8|F|-971.5|-815|pin@6||-971.5|-829
Awire|net@15|||1800|4_bit_Ad@2|A3|-973|-829|pin@6||-971.5|-829
Awire|net@16|||900|AND@9|F|-823.5|-817.5|pin@7||-823.5|-826.5
Awire|net@17|||1800|4_bit_Ad@2|A2|-825|-826.5|pin@7||-823.5|-826.5
Awire|net@18|||900|AND@10|F|-677|-817|4_bit_Ad@2|A1|-677|-828
Awire|net@19|||0|AND@11|F|-529|-819.5|pin@8||-529.5|-819.5
Awire|net@20|||2700|4_bit_Ad@2|A0|-529.5|-828|pin@8||-529.5|-819.5
Awire|net@21|||0|AND@12|F|-814.5|-43|pin@9||-815.5|-43
Awire|net@22|||2700|4_bit_Ad@0|B2|-815.5|-170.5|pin@9||-815.5|-43
Awire|net@23|||900|AND@13|F|-666|-45.5|pin@10||-666|-171
Awire|net@24|||1800|4_bit_Ad@0|B1|-668|-171|pin@10||-666|-171
Awire|net@25|||1800|AND@14|F|-521|-44.5|pin@11||-520|-44.5
Awire|net@26|||2700|4_bit_Ad@0|B0|-520|-169.5|pin@11||-520|-44.5
Awire|net@27|||1800|4_bit_Ad@0|Cout|-1001.5|-274.5|pin@12||-960.5|-274.5
Awire|net@28|||2700|4_bit_Ad@1|B3|-960.5|-491|pin@12||-960.5|-274.5
Awire|net@29|||1800|4_bit_Ad@0|S3|-868|-353|pin@13||-812.5|-353
Awire|net@30|||2700|4_bit_Ad@1|B2|-812.5|-489|pin@13||-812.5|-353
Awire|net@31|||1800|4_bit_Ad@0|S2|-720|-352|pin@14||-665|-352
Awire|net@32|||2700|4_bit_Ad@1|B1|-665|-489.5|pin@14||-665|-352
Awire|net@33|||1800|4_bit_Ad@0|S1|-572|-352.5|pin@15||-517|-352.5
Awire|net@34|||2700|4_bit_Ad@1|B0|-517|-488|pin@15||-517|-352.5
Awire|net@35|||900|AND@15|F|-367|-47.5|pin@16||-367|-1109.5
Awire|net@36|||900|4_bit_Ad@0|S0|-424.5|-349.5|pin@17||-424.5|-367.5
Awire|net@37|||1800|pin@17||-424.5|-367.5|pin@18||-386.5|-367.5
Awire|net@38|||900|pin@18||-386.5|-367.5|pin@19||-386.5|-1107.5
Awire|net@39|||1800|4_bit_Ad@1|Cout|-998.5|-593|pin@20||-954.5|-593
Awire|net@40|||2700|4_bit_Ad@2|B3|-954.5|-831|pin@20||-954.5|-593
Awire|net@41|||1800|4_bit_Ad@1|S3|-865|-671.5|pin@21||-806.5|-671.5
Awire|net@42|||2700|4_bit_Ad@2|B2|-806.5|-829|pin@21||-806.5|-671.5
Awire|net@43|||1800|4_bit_Ad@1|S2|-717|-670.5|pin@22||-659|-670.5
Awire|net@44|||2700|4_bit_Ad@2|B1|-659|-829.5|pin@22||-659|-670.5
Awire|net@45|||1800|4_bit_Ad@1|S1|-569|-671|pin@23||-511|-671
Awire|net@46|||2700|4_bit_Ad@2|B0|-511|-828|pin@23||-511|-671
Awire|net@47|||900|4_bit_Ad@1|S0|-421.5|-668|pin@24||-421.5|-1107
Awire|net@48|||900|4_bit_Ad@2|S0|-415.5|-1008|pin@25||-415.5|-1023.5
Awire|net@49|||0|pin@25||-415.5|-1023.5|pin@26||-478.5|-1023.5
Awire|net@50|||900|pin@26||-478.5|-1023.5|pin@27||-478.5|-1104
Awire|net@51|||900|4_bit_Ad@2|S1|-563|-1011|pin@28||-563|-1105
Awire|net@52|||900|4_bit_Ad@2|S2|-711|-1010.5|pin@29||-711|-1107.5
Awire|net@53|||900|4_bit_Ad@2|S3|-859|-1011.5|pin@30||-859|-1100
Awire|net@54|||0|4_bit_Ad@2|Cout|-992.5|-933|pin@31||-1006|-933
Awire|net@55|||900|pin@31||-1006|-933|pin@32||-1006|-1099.5
Awire|net@56|||2700|AND@15|B|-406.5|0.5|pin@33||-406.5|17
Awire|net@61|||2700|AND@12|B|-854|5|pin@36||-854|17
Awire|net@63|||0|pin@37||-705.5|17|pin@36||-854|17
Awire|net@64|||2700|AND@13|B|-705.5|2.5|pin@37||-705.5|17
Awire|net@65|||0|pin@33||-406.5|17|pin@38||-560.5|17
Awire|net@66|||0|pin@38||-560.5|17|pin@37||-705.5|17
Awire|net@67|||2700|AND@14|B|-560.5|3.5|pin@38||-560.5|17
Awire|net@68|||2700|AND@3|B|-577.5|-113|pin@39||-577.5|-104
Awire|net@70|||0|pin@39||-577.5|-104|pin@41||-725.5|-104
Awire|net@72|||2700|AND@2|B|-725.5|-110.5|pin@41||-725.5|-104
Awire|net@73|||0|pin@41||-725.5|-104|pin@42||-872|-104
Awire|net@75|||2700|AND@1|B|-872|-111|pin@42||-872|-104
Awire|net@79|||1800|pin@35||-1077.5|17|pin@36||-854|17
Awire|net@80|||2700|AND@7|B|-574.5|-431.5|pin@44||-574.5|-422.5
Awire|net@82|||0|pin@44||-574.5|-422.5|pin@46||-722.5|-422.5
Awire|net@84|||2700|AND@6|B|-722.5|-429|pin@46||-722.5|-422.5
Awire|net@85|||0|pin@46||-722.5|-422.5|pin@47||-869|-422.5
Awire|net@87|||2700|AND@5|B|-869|-429.5|pin@47||-869|-422.5
Awire|net@88|||0|pin@47||-869|-422.5|pin@48||-1017|-422.5
Awire|net@89|||0|pin@48||-1017|-422.5|pin@45||-1079|-422.5
Awire|net@90|||2700|AND@4|B|-1017|-427|pin@48||-1017|-422.5
Awire|net@91|||2700|AND@11|B|-568.5|-771.5|pin@49||-568.5|-760.5
Awire|net@93|||0|pin@49||-568.5|-760.5|pin@51||-716.5|-760.5
Awire|net@95|||2700|AND@10|B|-716.5|-769|pin@51||-716.5|-760.5
Awire|net@96|||0|pin@51||-716.5|-760.5|pin@52||-863|-760.5
Awire|net@98|||2700|AND@9|B|-863|-769.5|pin@52||-863|-760.5
Awire|net@99|||0|pin@52||-863|-760.5|pin@53||-1011|-760.5
Awire|net@101|||2700|AND@8|B|-1011|-767|pin@53||-1011|-760.5
Awire|net@102|||0|pin@53||-1011|-760.5|pin@54||-1069|-760.5
Awire|net@107|||2700|AND@3|A|-606|-113|pin@59||-606|-91.5
Awire|net@109|||2700|pin@60||-451.5|-91.5|pin@61||-451.5|8
Awire|net@110|||2700|AND@15|A|-435|0.5|pin@62||-435|8
Awire|net@111|||2700|pin@62||-435|8|pin@55||-435|40
Awire|net@112|||1800|pin@61||-451.5|8|pin@62||-435|8
Awire|net@113|||2700|AND@2|A|-754|-110.5|pin@63||-754|-85.5
Awire|net@115|||2700|pin@64||-601.5|-85.5|pin@65||-601.5|7.5
Awire|net@116|||2700|AND@14|A|-589|3.5|pin@66||-589|7.5
Awire|net@117|||2700|pin@66||-589|7.5|pin@56||-589|32.5
Awire|net@118|||1800|pin@65||-601.5|7.5|pin@66||-589|7.5
Awire|net@119|||2700|AND@1|A|-900.5|-111|pin@67||-900.5|-78
Awire|net@121|||2700|pin@68||-747.5|-78|pin@69||-747.5|9
Awire|net@122|||2700|AND@13|A|-734|2.5|pin@70||-734|9
Awire|net@123|||2700|pin@70||-734|9|pin@57||-734|31.5
Awire|net@124|||1800|pin@69||-747.5|9|pin@70||-734|9
Awire|net@125|||2700|AND@0|A|-1048.5|-108.5|pin@71||-1048.5|-70
Awire|net@127|||2700|pin@72||-897.5|-70|pin@73||-897.5|8
Awire|net@128|||2700|AND@12|A|-882.5|5|pin@74||-882.5|8
Awire|net@129|||2700|pin@74||-882.5|8|pin@58||-882.5|33
Awire|net@130|||1800|pin@73||-897.5|8|pin@74||-882.5|8
Awire|net@132|||0|pin@42||-872|-104|pin@75||-1020|-104
Awire|net@133|||0|pin@75||-1020|-104|pin@40||-1071|-104
Awire|net@134|||2700|AND@0|B|-1020|-108.5|pin@75||-1020|-104
Awire|net@135|||1800|pin@59||-606|-91.5|pin@76||-603|-91.5
Awire|net@136|||1800|pin@76||-603|-91.5|pin@60||-451.5|-91.5
Awire|net@138|||1800|pin@63||-754|-85.5|pin@77||-751|-85.5
Awire|net@139|||1800|pin@77||-751|-85.5|pin@64||-601.5|-85.5
Awire|net@141|||1800|pin@67||-900.5|-78|pin@78||-897.5|-78
Awire|net@142|||1800|pin@78||-897.5|-78|pin@68||-747.5|-78
Awire|net@144|||1800|pin@71||-1048.5|-70|pin@79||-1045.5|-70
Awire|net@145|||1800|pin@79||-1045.5|-70|pin@72||-897.5|-70
Awire|net@147|||2700|AND@11|A|-597|-771.5|pin@80||-597|-409
Awire|net@148|||2700|AND@7|A|-603|-431.5|pin@81||-603|-409
Awire|net@149|||2700|pin@81||-603|-409|pin@76||-603|-91.5
Awire|net@150|||0|pin@80||-597|-409|pin@81||-603|-409
Awire|net@151|||2700|AND@10|A|-745|-769|pin@82||-745|-409
Awire|net@152|||2700|AND@6|A|-751|-429|pin@83||-751|-409
Awire|net@153|||2700|pin@83||-751|-409|pin@77||-751|-85.5
Awire|net@154|||0|pin@82||-745|-409|pin@83||-751|-409
Awire|net@155|||2700|AND@9|A|-891.5|-769.5|pin@84||-891.5|-411.5
Awire|net@156|||2700|AND@5|A|-897.5|-429.5|pin@85||-897.5|-411.5
Awire|net@157|||2700|pin@85||-897.5|-411.5|pin@78||-897.5|-78
Awire|net@158|||0|pin@84||-891.5|-411.5|pin@85||-897.5|-411.5
Awire|net@159|||2700|AND@8|A|-1039.5|-767|pin@86||-1039.5|-410.5
Awire|net@160|||2700|AND@4|A|-1045.5|-427|pin@87||-1045.5|-410.5
Awire|net@161|||2700|pin@87||-1045.5|-410.5|pin@79||-1045.5|-70
Awire|net@162|||0|pin@86||-1039.5|-410.5|pin@87||-1045.5|-410.5
Awire|net@163|||3150|4_bit_Ad@2|VDD|-696.5|-844|pin@88||-770.5|-770
Awire|net@165|||1800|pwr@1||-781.5|48.5|pin@89||-770.5|48.5
Awire|net@167|||2700|pin@90||-770.5|-120.5|pin@89||-770.5|48.5
Awire|net@168|||3150|4_bit_Ad@0|VDD|-705.5|-185.5|pin@90||-770.5|-120.5
Awire|net@169|||2700|pin@88||-770.5|-770|pin@91||-770.5|-436
Awire|net@170|||2700|pin@91||-770.5|-436|pin@90||-770.5|-120.5
Awire|net@171|||3150|4_bit_Ad@1|VDD|-702.5|-504|pin@91||-770.5|-436
Awire|net@172|||2700|4_bit_Ad@0|B3|-963.5|-172.5|pin@92||-963.5|-135.5
Awire|net@173|||0|gnd@0||-944|-135.5|pin@92||-963.5|-135.5
EA0||D5G2;|pin@55||I
EA1||D5G2;|pin@56||I
EA2||D5G2;|pin@57||I
EA3||D5G2;|pin@58||I
EB0||D5G2;|pin@35||I
EB1||D5G2;|pin@40||I
EB2||D5G2;|pin@45||I
EB3||D5G2;|pin@54||I
EP0||D5G2;|pin@16||O
EP1||D5G2;|pin@19||O
EP2||D5G2;|pin@24||O
EP3||D5G2;|pin@27||O
EP4||D5G2;|pin@28||O
EP5||D5G2;|pin@29||O
EP6||D5G2;|pin@30||O
EP7||D5G2;|pin@32||O
Egnd||D5G2;|gnd@0||G
X

# Cell Multiplier_4_bit;1{vhdl}
CMultiplier_4_bit;1{vhdl}||artwork|1556608244510|1556608340126||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell NAND{sch} --------------------,"entity NAND_ is port(A, B: in BIT; F: out BIT);",  end NAND_;,"",architecture NAND__BODY of NAND_ is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal gnd, net_2, vdd: BIT;","",begin,  gnd_0: ground port map(gnd);,"  nmos_0: nMOStran port map(A, net_2, F);","  nmos_1: nMOStran port map(B, gnd, net_2);","  pmos_0: PMOStran port map(B, F, vdd);","  pmos_1: PMOStran port map(A, F, vdd);",  pwr_0: power port map(vdd);,end NAND__BODY;,"",-------------------- Cell XOR_2_1{sch} --------------------,"entity XOR_2_1 is port(A, B: in BIT; F: out BIT; VDD: out BIT; GND: out BIT);",  end XOR_2_1;,"",architecture XOR_2_1_BODY of XOR_2_1 is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal net_194, net_196, net_266, net_267, net_35, net_36: BIT;","",begin,  gnd_1: ground port map(GND);,"  nmos_0: nMOStran port map(net_194, net_36, F);","  nmos_1: nMOStran port map(net_196, GND, net_36);","  nmos_2: nMOStran port map(A, net_35, F);","  nmos_3: nMOStran port map(B, GND, net_35);","  nmos_4: nMOStran port map(A, GND, net_194);","  nmos_5: nMOStran port map(B, GND, net_196);","  pmos_2: PMOStran port map(net_196, net_267, VDD);","  pmos_3: PMOStran port map(A, F, net_267);","  pmos_4: PMOStran port map(net_194, net_266, VDD);","  pmos_5: PMOStran port map(B, F, net_266);","  pmos_6: PMOStran port map(A, net_194, VDD);","  pmos_7: PMOStran port map(B, net_196, VDD);",  pwr_0: power port map(VDD);,end XOR_2_1_BODY;,"",-------------------- Cell Full_Adder{sch} --------------------,"entity Full_Adder is port(A, B, C_in: in BIT; C_out, S: out BIT; VDD: out BIT; ",    GND: out BIT);,  end Full_Adder;,"",architecture Full_Adder_BODY of Full_Adder is,  component ground port(gnd: out BIT);,    end component;,  component power port(vdd: out BIT);,    end component;,"  component NAND_ port(A, B: in BIT; F: out BIT);",    end component;,"  component XOR_2_1 port(A, B: in BIT; F: out BIT; VDD: out BIT; GND: out ",    BIT);,    end component;,"","  signal net_0, net_1, net_19, net_28, net_4, net_55, net_7: BIT;","",begin,  gnd_0: ground port map(GND);,  pwr_0: power port map(VDD);,"  NAND_0: NAND_ port map(net_55, C_in, net_0);","  NAND_1: NAND_ port map(net_0, net_0, net_19);","  NAND_2: NAND_ port map(net_19, net_19, net_7);","  NAND_3: NAND_ port map(net_7, net_4, C_out);","  NAND_4: NAND_ port map(net_1, net_1, net_4);","  NAND_5: NAND_ port map(A, B, net_28);","  NAND_6: NAND_ port map(net_28, net_28, net_1);","  XOR_2_1_0: XOR_2_1 port map(net_55, C_in, S, VDD, GND);","  XOR_2_1_2: XOR_2_1 port map(A, B, net_55, VDD, GND);",end Full_Adder_BODY;,"",-------------------- Cell 4_bit_Adder{sch} --------------------,"entity E_4_bit_Adder is port(A0, A1, A2, A3, B0, B1, B2, B3: in BIT; Cout, S0, ","    S1, S2, S3: out BIT; VDD: out BIT);",  end E_4_bit_Adder;,"",architecture E_4_bit_Adder_BODY of E_4_bit_Adder is,  component ground port(gnd: out BIT);,    end component;,  component power port(vdd: out BIT);,    end component;,"  component Full_Adder port(A, B, C_in: in BIT; C_out, S: out BIT; VDD: out ",    BIT; GND: out BIT);,    end component;,"","  signal gnd, net_0, net_4, net_8: BIT;","",begin,  gnd_0: ground port map(gnd);,  pwr_0: power port map(VDD);,"  Full_Add_0: Full_Adder port map(A2, B2, net_4, net_0, S2, VDD, gnd);","  Full_Add_1: Full_Adder port map(A1, B1, net_8, net_4, S1, VDD, gnd);","  Full_Add_2: Full_Adder port map(A0, B0, open, net_8, S0, VDD, gnd);","  Full_Add_3: Full_Adder port map(A3, B3, net_0, Cout, S3, VDD, gnd);",end E_4_bit_Adder_BODY;,"",-------------------- Cell Inverter{sch} --------------------,entity Inverter is port(in_: in BIT; out_: out BIT);,  end Inverter;,"",architecture Inverter_BODY of Inverter is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal gnd, vdd: BIT;","",begin,  gnd_0: ground port map(gnd);,"  nmos_0: nMOStran port map(in_, gnd, out_);","  pmos_1: PMOStran port map(in_, out_, vdd);",  pwr_0: power port map(vdd);,end Inverter_BODY;,"",-------------------- Cell AND{sch} --------------------,"entity AND_ is port(A, B: in BIT; F: out BIT);",  end AND_;,"",architecture AND__BODY of AND_ is,  component Inverter port(in_: in BIT; out_: out BIT);,    end component;,"  component NAND_ port(A, B: in BIT; F: out BIT);",    end component;,"",  signal net_0: BIT;,"",begin,"  Inverter_0: Inverter port map(net_0, F);","  NAND_0: NAND_ port map(A, B, net_0);",end AND__BODY;,"",-------------------- Cell Multiplier_4_bit{sch} --------------------,"entity Multiplier_4_bit is port(A0, A1, A2, A3, B0, B1, B2, B3: in BIT; P0, P1, ","    P2, P3, P4, P5, P6, P7: out BIT; gnd: out BIT);",  end Multiplier_4_bit;,"",architecture Multiplier_4_bit_BODY of Multiplier_4_bit is,  component ground port(gnd: out BIT);,    end component;,  component power port(vdd: out BIT);,    end component;,"  component E_4_bit_Adder port(A0, A1, A2, A3, B0, B1, B2, B3: in BIT; Cout, ","    S0, S1, S2, S3: out BIT; VDD: out BIT);",    end component;,"  component AND_ port(A, B: in BIT; F: out BIT);",    end component;,"","  signal net_0, net_11, net_12, net_14, net_16, net_18, net_19, net_2, net_21, net_23","    , net_25, net_27, net_29, net_31, net_33, net_39, net_4, net_41, net_43, net_45","    , net_5, net_7, net_9, vdd: BIT;","",begin,  gnd_0: ground port map(gnd);,  pwr_1: power port map(vdd);,"  E_4_bit_Ad_0: E_4_bit_Adder port map(net_5, net_4, net_2, net_0, net_25, ","    net_23, net_21, gnd, net_27, P1, net_33, net_31, net_29, vdd);","  E_4_bit_Ad_1: E_4_bit_Adder port map(net_12, net_11, net_9, net_7, net_33, ","    net_31, net_29, net_27, net_39, P2, net_45, net_43, net_41, vdd);","  E_4_bit_Ad_2: E_4_bit_Adder port map(net_19, net_18, net_16, net_14, net_45, ","    net_43, net_41, net_39, P7, P3, P4, P5, P6, vdd);","  AND_0: AND_ port map(A3, B1, net_0);","  AND_1: AND_ port map(A2, B1, net_2);","  AND_2: AND_ port map(A1, B1, net_4);","  AND_3: AND_ port map(A0, B1, net_5);","  AND_4: AND_ port map(A3, B2, net_7);","  AND_5: AND_ port map(A2, B2, net_9);","  AND_6: AND_ port map(A1, B2, net_11);","  AND_7: AND_ port map(A0, B2, net_12);","  AND_8: AND_ port map(A3, B3, net_14);","  AND_9: AND_ port map(A2, B3, net_16);","  AND_10: AND_ port map(A1, B3, net_18);","  AND_11: AND_ port map(A0, B3, net_19);","  AND_12: AND_ port map(A3, B0, net_21);","  AND_13: AND_ port map(A2, B0, net_23);","  AND_14: AND_ port map(A1, B0, net_25);","  AND_15: AND_ port map(A0, B0, P0);",end Multiplier_4_bit_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell NAND;1{lay}
CNAND;1{lay}||mocmos|1556127549748|1556168829937||DRC_last_good_drc_area_date()G1556168837360|DRC_last_good_drc_bit()I18|DRC_last_good_drc_date()G1556168837360
Ngeneric:Facet-Center|art@0||0|0||||AV
NMetal-1-N-Active-Con|contact@0||-13.5|-5||||
NMetal-1-N-Active-Con|contact@1||-22.5|-5||||
NMetal-1-P-Active-Con|contact@2||-13.5|18|5||R|
NMetal-1-P-Active-Con|contact@3||-22.5|18|5||R|
NMetal-1-N-Active-Con|contact@4||-4.5|-5||||
NMetal-1-P-Active-Con|contact@6||-4|18|5||R|
NMetal-1-Polysilicon-1-Con|contact@7||-34|5.5||||
NMetal-1-Polysilicon-1-Con|contact@9||-33|-25.5||||
NMetal-1-Metal-2-Con|contact@11||10.5|5||||
NN-Transistor|nmos@0||-18|-5|2||R|
NN-Transistor|nmos@1||-9|-5|2||R|
NPolysilicon-1-Pin|pin@0||-18|-0.5||||
NPolysilicon-1-Pin|pin@2||-9|-0.5||||
NMetal-1-Pin|pin@3||-4|32.5||||
NMetal-1-Pin|pin@4||-13.5|5||||
NMetal-1-Pin|pin@5||6|5||||
NMetal-1-Pin|pin@6||-4.5|5||||
NPolysilicon-1-Pin|pin@7||-18|5.5||||
NPolysilicon-1-Pin|pin@10||-0.5|-9.5||||
NPolysilicon-1-Pin|pin@11||-0.5|-25.5||||
NMetal-1-Pin|pin@12||6|5||||
NP-Transistor|pmos@0||-18|18|7||RRR|
NP-Transistor|pmos@1||-9|18|7||RRR|
NMetal-1-P-Well-Con|substr@0||-17.5|-16.5|10|||
NMetal-1-N-Well-Con|well@0||-17.5|32.5|10|||
APolysilicon-1|net@1|||S0|nmos@0|poly-right|-18|-0.5|pin@0||-18|-0.5
AP-Active|net@2|||S0|pmos@0|diff-bottom|-21.75|18|contact@3||-23|18
AP-Active|net@3|||S1800|pmos@0|diff-top|-14.25|18|contact@2||-13|18
AN-Active|net@4|||S1800|nmos@0|diff-bottom|-14.25|-5|contact@0||-13.5|-5
AN-Active|net@5|||S0|nmos@0|diff-top|-21.75|-5|contact@1||-22.5|-5
AP-Active|net@9|||S1800|pmos@1|diff-top|-5.25|18.5|contact@6||-4|18.5
AN-Active|net@10|||S1800|nmos@1|diff-bottom|-5.25|-5|contact@4||-4.5|-5
AP-Active|net@12|||S0|pmos@1|diff-bottom|-12.75|18|contact@2||-13.5|18
AN-Active|net@13|||S0|nmos@1|diff-top|-12.75|-5|contact@0||-13.5|-5
APolysilicon-1|net@14|||S900|pmos@1|poly-right|-9|11|pin@2||-9|-0.5
APolysilicon-1|net@15|||S0|nmos@1|poly-right|-9|-0.5|pin@2||-9|-0.5
AMetal-1|net@16||1|S900|well@0||-22.5|32.5|contact@3||-22.5|18
AMetal-1|net@17||1|S1800|well@0||-17.5|32.5|pin@3||-4|32.5
AMetal-1|net@18||1|S900|pin@3||-4|32.5|contact@6||-4|18
AMetal-1|net@19||1|S900|contact@1||-22.5|-5|substr@0||-22.5|-16.5
AMetal-1|net@20||1|S900|contact@2||-13.5|18|pin@4||-13.5|5
AMetal-1|net@22||1|S1800|pin@4||-13.5|5|pin@6||-4.5|5
AMetal-1|net@23||1|S1800|pin@6||-4.5|5|pin@5||6|5
AMetal-1|net@24||1|S2700|contact@4||-4.5|-5|pin@6||-4.5|5
APolysilicon-1|net@25|||S900|pmos@0|poly-right|-18|11|pin@7||-18|5.5
APolysilicon-1|net@26|||S900|pin@7||-18|5.5|pin@0||-18|-0.5
APolysilicon-1|net@27|||S0|pin@7||-18|5.5|contact@7||-34|5.5
APolysilicon-1|net@31|||S1800|nmos@1|poly-left|-9|-9.5|pin@10||-0.5|-9.5
APolysilicon-1|net@32|||S900|pin@10||-0.5|-9.5|pin@11||-0.5|-25.5
AMetal-1|net@34||1|S900|pin@5||6|5|pin@12||6|5
AMetal-1|net@36||1|S0|contact@11||10.5|5|pin@5||6|5
APolysilicon-1|net@37|||S0|pin@11||-0.5|-25.5|contact@9||-33|-25.5
EA||D5G2;|contact@7||I
EB||D5G2;|contact@9||I
EF||D5G2;|contact@11||O
EGND||D5G2;|substr@0||G
EVDD||D5G2;|well@0||P
X

# Cell NAND;1{net.als}
CNAND;1{net.als}||artwork|1556075203237|1556168579418||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Wed Apr 24, 2019 22:02:59",#-------------------------------------------------,"","model NAND(A, B, F, VDD, GND)","nmos_0: nMOStran(A, GND, net_4)","nmos_1: nMOStran(B, net_4, F)","pmos_0: PMOStran(A, F, VDD)","pmos_1: PMOStran(B, VDD, F)",substr_0: ground(GND),well_0: power(VDD),set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell NAND;1{sch}
CNAND;1{sch}||schematic|1556073519071|1556076312759|
NWire_Pin|B|D5G1;|-36|0||||
Ngeneric:Facet-Center|art@0||0|0||||AV
NGround|gnd@0||-26|-8||||
NTransistor|nmos@0||-28|6|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@1||-28|0|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NWire_Pin|pin@3||-29|16||||
NWire_Pin|pin@10||-30|12||||
NWire_Pin|pin@14||-36|7||||
NWire_Pin|pin@15||-40|7||||
NWire_Pin|pin@16||-29|12||||
NWire_Pin|pin@17||-40|12||||
NWire_Pin|pin@18||-17|8||||
NTransistor|pmos@0||-35|14|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|pmos@1||-28|14|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NPower|pwr@0||-29|21||||
Awire|A|D5G1;||900|pmos@1|g|-29|14|pin@16||-29|12
Awire|F|D5G1;||3150|nmos@0|d|-26|8|pin@10||-30|12
Awire|net@2|||900|nmos@0|s|-26|4|nmos@1|d|-26|2
Awire|net@9|||1800|pmos@0|d|-33|16|pin@3||-29|16
Awire|net@10|||1800|pin@3||-29|16|pmos@1|d|-26|16
Awire|net@11|||900|pwr@0||-29|21|pin@3||-29|16
Awire|net@12|||900|nmos@1|s|-26|-2|gnd@0||-26|-6
Awire|net@24|||1800|B||-36|0|nmos@1|g|-29|0
Awire|net@27|||1800|pmos@0|s|-33|12|pin@10||-30|12
Awire|net@28|||1800|pin@10||-30|12|pmos@1|s|-26|12
Awire|net@37|||900|pmos@0|g|-36|14|pin@14||-36|7
Awire|net@38|||900|pin@14||-36|7|B||-36|0
Awire|net@39|||0|pin@14||-36|7|pin@15||-40|7
Awire|net@41|||900|pin@16||-29|12|nmos@0|g|-29|6
Awire|net@42|||0|pin@16||-29|12|pin@17||-40|12
Awire|net@43|||1800|nmos@0|d|-26|8|pin@18||-17|8
EA||D5G2;|pin@17||I
EB||D5G2;|pin@15||I
EF||D5G2;|pin@18||O
X

# Cell NAND;1{vhdl}
CNAND;1{vhdl}||artwork|1556075203226|1556168579418||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell NAND{lay} --------------------,"entity NAND_ is port(A, B: in BIT; F: out BIT; VDD: out BIT; GND: out BIT);",  end NAND_;,"",architecture NAND__BODY of NAND_ is,"  component nMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,"  component PMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,  component ground port(metal_1_well: inout BIT);,    end component;,  component power port(metal_1_substrate: inout BIT);,    end component;,"",  signal net_4: BIT;,"",begin,"  nmos_0: nMOStran port map(A, GND, net_4);","  nmos_1: nMOStran port map(B, net_4, F);","  pmos_0: PMOStran port map(A, F, VDD);","  pmos_1: PMOStran port map(B, VDD, F);",  substr_0: ground port map(GND);,  well_0: power port map(VDD);,end NAND__BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell NOR_8_input;1{net.als}
CNOR_8_input;1{net.als}||artwork|1556681583331|1556681583331||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Tue Apr 30, 2019 20:33:03",#-------------------------------------------------,"","model NOR_8_input(A, B, C, D, E, G, H, I, F, VDD)",gnd_0: ground(gnd),"nmos_0: nMOStran(A, gnd, F)","nmos_1: nMOStran(B, gnd, F)","nmos_2: nMOStran(C, gnd, F)","nmos_3: nMOStran(D, gnd, F)","nmos_4: nMOStran(E, gnd, F)","nmos_5: nMOStran(G, gnd, F)","nmos_6: nMOStran(H, gnd, F)","nmos_7: nMOStran(I, gnd, F)","pmos_0: PMOStran(H, net_0, net_2)","pmos_1: PMOStran(I, F, net_0)","pmos_2: PMOStran(E, net_1, net_6)","pmos_3: PMOStran(G, net_2, net_1)","pmos_4: PMOStran(C, net_3, net_5)","pmos_5: PMOStran(D, net_6, net_3)","pmos_6: PMOStran(A, net_4, VDD)","pmos_7: PMOStran(B, net_5, net_4)",pwr_0: power(VDD),set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell NOR_8_input;1{sch}
CNOR_8_input;1{sch}||schematic|1556681204869|1556681569795|
Ngeneric:Facet-Center|art@0||0|0||||AV
NGround|gnd@0||-11|3||||
NTransistor|nmos@0||-35|8.5|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@1||-28.5|8.5|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@2||-21.5|8.5|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@3||-15|8.5|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@4||-8.5|8.5|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@5||-2|8.5|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@6||5|8.5|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@7||11.5|8.5|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NWire_Pin|pin@0||-11.5|10.5||||
NWire_Pin|pin@1||-11.5|13||||
NWire_Pin|pin@2||15.5|13||||
NWire_Pin|pin@3||-11|6.5||||
NWire_Pin|pin@4||-36|51||||
NWire_Pin|pin@5||-29.5|46||||
NWire_Pin|pin@6||-22.5|41.5||||
NWire_Pin|pin@7||-16|36.5||||
NWire_Pin|pin@8||-9.5|32||||
NWire_Pin|pin@9||-3|27||||
NWire_Pin|pin@10||4|22.5||||
NWire_Pin|pin@11||10.5|17.5||||
NWire_Pin|pin@12||-39.5|51||||
NWire_Pin|pin@13||-39.5|46||||
NWire_Pin|pin@14||-39|41.5||||
NWire_Pin|pin@15||-39.5|36.5||||
NWire_Pin|pin@16||-39.5|32||||
NWire_Pin|pin@17||-39.5|27||||
NWire_Pin|pin@18||-39.5|22.5||||
NWire_Pin|pin@19||-39.5|17.5||||
NTransistor|pmos@0||-13.5|22.5|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S6
NTransistor|pmos@1||-13.5|17.5|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S6
NTransistor|pmos@2||-13.5|32|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S6
NTransistor|pmos@3||-13.5|27|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S6
NTransistor|pmos@4||-13.5|41.5|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S6
NTransistor|pmos@5||-13.5|36.5|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S6
NTransistor|pmos@6||-13.5|51|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S6
NTransistor|pmos@7||-13.5|46|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S6
NPower|pwr@0||-11.5|56.5||||
Awire|net@0|||900|pmos@0|s|-11.5|20.5|pmos@1|d|-11.5|19.5
Awire|net@1|||900|pmos@2|s|-11.5|30|pmos@3|d|-11.5|29
Awire|net@2|||2700|pmos@0|d|-11.5|24.5|pmos@3|s|-11.5|25
Awire|net@3|||900|pmos@4|s|-11.5|39.5|pmos@5|d|-11.5|38.5
Awire|net@4|||900|pmos@6|s|-11.5|49|pmos@7|d|-11.5|48
Awire|net@5|||2700|pmos@4|d|-11.5|43.5|pmos@7|s|-11.5|44
Awire|net@6|||2700|pmos@2|d|-11.5|34|pmos@5|s|-11.5|34.5
Awire|net@7|||1800|nmos@0|d|-33|10.5|nmos@1|d|-26.5|10.5
Awire|net@8|||1800|nmos@1|d|-26.5|10.5|nmos@2|d|-19.5|10.5
Awire|net@9|||1800|nmos@2|d|-19.5|10.5|nmos@3|d|-13|10.5
Awire|net@11|||1800|nmos@4|d|-6.5|10.5|nmos@5|d|0|10.5
Awire|net@12|||1800|nmos@5|d|0|10.5|nmos@6|d|7|10.5
Awire|net@13|||1800|nmos@6|d|7|10.5|nmos@7|d|13.5|10.5
Awire|net@14|||0|nmos@7|s|13.5|6.5|nmos@6|s|7|6.5
Awire|net@15|||0|nmos@6|s|7|6.5|nmos@5|s|0|6.5
Awire|net@16|||0|nmos@5|s|0|6.5|nmos@4|s|-6.5|6.5
Awire|net@18|||0|nmos@3|s|-13|6.5|nmos@2|s|-19.5|6.5
Awire|net@19|||0|nmos@2|s|-19.5|6.5|nmos@1|s|-26.5|6.5
Awire|net@20|||0|nmos@1|s|-26.5|6.5|nmos@0|s|-33|6.5
Awire|net@21|||1800|nmos@3|d|-13|10.5|pin@0||-11.5|10.5
Awire|net@22|||1800|pin@0||-11.5|10.5|nmos@4|d|-6.5|10.5
Awire|net@24|||900|pmos@1|s|-11.5|15.5|pin@1||-11.5|13
Awire|net@25|||900|pin@1||-11.5|13|pin@0||-11.5|10.5
Awire|net@26|||1800|pin@1||-11.5|13|pin@2||15.5|13
Awire|net@27|||0|nmos@4|s|-6.5|6.5|pin@3||-11|6.5
Awire|net@28|||0|pin@3||-11|6.5|nmos@3|s|-13|6.5
Awire|net@29|||2700|gnd@0||-11|5|pin@3||-11|6.5
Awire|net@30|||900|pwr@0||-11.5|56.5|pmos@6|d|-11.5|53
Awire|net@31|||2700|nmos@0|g|-36|8.5|pin@4||-36|51
Awire|net@32|||0|pmos@6|g|-14.5|51|pin@4||-36|51
Awire|net@33|||2700|nmos@1|g|-29.5|8.5|pin@5||-29.5|46
Awire|net@34|||0|pmos@7|g|-14.5|46|pin@5||-29.5|46
Awire|net@35|||2700|nmos@2|g|-22.5|8.5|pin@6||-22.5|41.5
Awire|net@36|||0|pmos@4|g|-14.5|41.5|pin@6||-22.5|41.5
Awire|net@37|||2700|nmos@3|g|-16|8.5|pin@7||-16|36.5
Awire|net@38|||0|pmos@5|g|-14.5|36.5|pin@7||-16|36.5
Awire|net@39|||2700|nmos@4|g|-9.5|8.5|pin@8||-9.5|32
Awire|net@40|||1800|pmos@2|g|-14.5|32|pin@8||-9.5|32
Awire|net@41|||2700|nmos@5|g|-3|8.5|pin@9||-3|27
Awire|net@42|||1800|pmos@3|g|-14.5|27|pin@9||-3|27
Awire|net@43|||2700|nmos@6|g|4|8.5|pin@10||4|22.5
Awire|net@44|||1800|pmos@0|g|-14.5|22.5|pin@10||4|22.5
Awire|net@45|||2700|nmos@7|g|10.5|8.5|pin@11||10.5|17.5
Awire|net@46|||1800|pmos@1|g|-14.5|17.5|pin@11||10.5|17.5
Awire|net@47|||0|pin@4||-36|51|pin@12||-39.5|51
Awire|net@48|||0|pin@5||-29.5|46|pin@13||-39.5|46
Awire|net@49|||0|pin@6||-22.5|41.5|pin@14||-39|41.5
Awire|net@50|||0|pin@7||-16|36.5|pin@15||-39.5|36.5
Awire|net@51|||0|pmos@2|g|-14.5|32|pin@16||-39.5|32
Awire|net@52|||0|pmos@3|g|-14.5|27|pin@17||-39.5|27
Awire|net@53|||0|pmos@0|g|-14.5|22.5|pin@18||-39.5|22.5
Awire|net@54|||0|pmos@1|g|-14.5|17.5|pin@19||-39.5|17.5
EA||D5G2;|pin@12||I
EB||D5G2;|pin@13||I
EC||D5G2;|pin@14||I
ED||D5G2;|pin@15||I
EE||D5G2;|pin@16||I
EF||D5G2;|pin@2||O
EG||D5G2;|pin@17||I
EH||D5G2;|pin@18||I
EI||D5G2;|pin@19||I
EVDD||D5G2;|pwr@0||P
X

# Cell NOR_8_input;1{vhdl}
CNOR_8_input;1{vhdl}||artwork|1556681583329|1556681583331||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell NOR_8_input{sch} --------------------,"entity NOR_8_input is port(A, B, C, D, E, G, H, I: in BIT; F: out BIT; VDD: out ",    BIT);,  end NOR_8_input;,"",architecture NOR_8_input_BODY of NOR_8_input is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal gnd, net_0, net_1, net_2, net_3, net_4, net_5, net_6: BIT;","",begin,  gnd_0: ground port map(gnd);,"  nmos_0: nMOStran port map(A, gnd, F);","  nmos_1: nMOStran port map(B, gnd, F);","  nmos_2: nMOStran port map(C, gnd, F);","  nmos_3: nMOStran port map(D, gnd, F);","  nmos_4: nMOStran port map(E, gnd, F);","  nmos_5: nMOStran port map(G, gnd, F);","  nmos_6: nMOStran port map(H, gnd, F);","  nmos_7: nMOStran port map(I, gnd, F);","  pmos_0: PMOStran port map(H, net_0, net_2);","  pmos_1: PMOStran port map(I, F, net_0);","  pmos_2: PMOStran port map(E, net_1, net_6);","  pmos_3: PMOStran port map(G, net_2, net_1);","  pmos_4: PMOStran port map(C, net_3, net_5);","  pmos_5: PMOStran port map(D, net_6, net_3);","  pmos_6: PMOStran port map(A, net_4, VDD);","  pmos_7: PMOStran port map(B, net_5, net_4);",  pwr_0: power port map(VDD);,end NOR_8_input_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell Pseudo_Random_Number_Generator;1{net.als}
CPseudo_Random_Number_Generator;1{net.als}||artwork|1556123819984|1556213001094||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Thu Apr 25, 2019 10:23:21",#-------------------------------------------------,"","model Pseudo_Random_Number_Generator(CLK, RST, D0, D1, D2, D3)","and_0: and2(vdd, RST, net_70)","ffdms_0: dsff(net_16, n0, net_70, D0)","ffdms_1: dsff(D0, n1, n2, D1)","ffdms_2: dsff(D1, n3, net_70, D2)","ffdms_3: dsff(D2, n4, net_70, D3)",pwr_0: power(vdd),"xor_0: xor2(D2, D3, net_16)",set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for xor2,"model xor2(a,b,z)","g1: xor2fun(a,b,out)","g2: xor2buf(out,z)","gate xor2fun(a,b,out)",t: delta=1.33e-9,i: a=L b=H o: out=H,i: a=H b=L o: out=H,t: delta=1.07e-9,i: a=L b=L o: out=L,i: a=H b=H o: out=L,t: delta=0,i:         o: out=X,load: a=1.0 b=1.0,"gate xor2buf(in,out)",t: delta=0.56e-9,i: in=H    o: out=H,t: delta=0.41e-9,i: in=L    o: out=L,t: delta=0,i: in=X    o: out=X,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for dsff,"model dsff(d, clk, pr, q)","n: DFFLOP(d, clk, q)","function DFFLOP(d, clk, q)","i: d, clk",o: q,t: delta=1e-8,"",# Built-in model for and2,"model and2(a1,a2,z)","g1: and2fun(a1,a2,out)","g2: and2buf(out,z)","gate and2fun(a1,a2,z)",t: delta=1.33e-9,i: a1=L o: z=H,i: a2=L o: z=H,t: delta=1.07e-9,i: a1=H a2=H o: z=L,t: delta=0,i: o: z=X,load: a1=1.0 a2=1.0,"gate and2buf(in,out)",t: delta=0.56e-9,i: in=H    o: out=L,t: delta=0.41e-9,i: in=L    o: out=H,t: delta=0,i: in=X    o: out=X]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell Pseudo_Random_Number_Generator;1{sch}
CPseudo_Random_Number_Generator;1{sch}||schematic|1556122375799|1556568663861|
ID-FF;1{sch}|D-FF@0||-530|-10|||D5G4;
ID-FF;1{sch}|D-FF@1||-195|-10|||D5G4;
ID-FF;1{sch}|D-FF@2||135|-20|||D5G4;
ID-FF;1{sch}|D-FF@3||460|-10|||D5G4;
IXOR;1{sch}|XOR@0||195|155|RR||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NWire_Pin|pin@0||-379|49||||
NWire_Pin|pin@1||49|52||||
NWire_Pin|pin@2||374|42||||
NWire_Pin|pin@3||-690|49||||
NWire_Pin|pin@4||-625|25||||
NWire_Pin|pin@5||-625|-100||||
NWire_Pin|pin@6||-290|-100||||
NWire_Pin|pin@7||-290|25||||
NWire_Pin|pin@8||40|15||||
NWire_Pin|pin@10||40|-100||||
NWire_Pin|pin@11||365|25||||
NWire_Pin|pin@12||365|-100||||
NWire_Pin|pin@13||40|-100||||
NWire_Pin|pin@14||-690|-100||||
NWire_Pin|pin@15||640|52||||
NWire_Pin|pin@17||640|134||||
NWire_Pin|pin@18||365|123||||
NWire_Pin|pin@19||365|42||||
NWire_Pin|pin@20||-645|131.5||||
NWire_Pin|pin@21||-645|49||||
NWire_Pin|pin@24||-335|49||||
NWire_Pin|pin@25||-335|105||||
NWire_Pin|pin@26||0|52||||
NWire_Pin|pin@27||0|105||||
NWire_Pin|pin@30||330|42||||
NWire_Pin|pin@31||330|105||||
NWire_Pin|pin@32||625|52||||
NWire_Pin|pin@33||625|105||||
Awire|net@0|||900|D-FF@0|Q|-379|52|pin@0||-379|49
Awire|net@3|||2700|D-FF@2|Data|49|39|pin@1||49|52
Awire|net@5|||900|D-FF@3|Data|374|49|pin@2||374|42
Awire|net@6|||0|D-FF@0|Data|-616|49|pin@3||-690|49
Awire|net@7|||0|D-FF@0|clk|-616|25|pin@4||-625|25
Awire|net@8|||900|pin@4||-625|25|pin@5||-625|-100
Awire|net@9|||1800|pin@5||-625|-100|pin@6||-290|-100
Awire|net@10|||2700|pin@6||-290|-100|pin@7||-290|25
Awire|net@11|||1800|pin@7||-290|25|D-FF@1|clk|-281|25
Awire|net@12|||0|D-FF@2|clk|49|15|pin@8||40|15
Awire|net@15|||1800|pin@6||-290|-100|pin@10||40|-100
Awire|net@16|||2700|pin@10||40|-100|pin@8||40|15
Awire|net@17|||0|D-FF@3|clk|374|25|pin@11||365|25
Awire|net@18|||900|pin@11||365|25|pin@12||365|-100
Awire|net@19|||0|pin@12||365|-100|pin@13||40|-100
Awire|net@20|||900|pin@10||40|-100|pin@13||40|-100
Awire|net@21|||0|pin@5||-625|-100|pin@14||-690|-100
Awire|net@28|||1800|pin@19||365|42|pin@2||374|42
Awire|net@31|||900|pin@20||-645|131.5|pin@21||-645|49
Awire|net@32|||1800|pin@3||-690|49|pin@21||-645|49
Awire|net@37|||0|D-FF@1|Data|-281|49|pin@24||-335|49
Awire|net@38|||0|pin@24||-335|49|pin@0||-379|49
Awire|net@39|||2700|pin@24||-335|49|pin@25||-335|105
Awire|net@40|||1800|D-FF@1|Q|-44|52|pin@26||0|52
Awire|net@41|||1800|pin@26||0|52|pin@1||49|52
Awire|net@42|||2700|pin@26||0|52|pin@27||0|105
Awire|net@43|||900|pin@17||640|134|pin@15||640|52
Awire|net@47|||900|pin@18||365|123|pin@19||365|42
Awire|net@48|||1800|D-FF@2|Q|286|42|pin@30||330|42
Awire|net@49|||1800|pin@30||330|42|pin@19||365|42
Awire|net@50|||2700|pin@30||330|42|pin@31||330|105
Awire|net@51|||1800|D-FF@3|Q|611|52|pin@32||625|52
Awire|net@52|||1800|pin@32||625|52|pin@15||640|52
Awire|net@53|||2700|pin@32||625|52|pin@33||625|105
Eout0||D5G2;|pin@25||I
Eout1||D5G2;|pin@27||I
ED2|out2|D5G2;|pin@31||I
ED3|out3|D5G2;|pin@33||I
X

# Cell Pseudo_Random_Number_Generator;1{vhdl}
CPseudo_Random_Number_Generator;1{vhdl}||artwork|1556123819954|1556213001094||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell Pseudo_Random_Number_Generator{sch} ,-- --------------------,"entity Pseudo_Random_Number_Generator is port(CLK, RST: in BIT; D0, D1, D2, D3: ",    out BIT);,  end Pseudo_Random_Number_Generator;,"",architecture Pseudo_Random_Number_Generator_BODY of ,    Pseudo_Random_Number_Generator is,"  component and2 port(a1, a2: in BIT; y: out BIT);",    end component;,"  component dsff port(i1, ck, preset: in BIT; q: out BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"  component xor2 port(a1, a2: in BIT; y: out BIT);",    end component;,"","  signal net_16, net_70, vdd: BIT;","",begin,"  and_0: and2 port map(vdd, RST, net_70);","  ffdms_0: dsff port map(net_16, open, net_70, D0);","  ffdms_1: dsff port map(D0, open, open, D1);","  ffdms_2: dsff port map(D1, open, net_70, D2);","  ffdms_3: dsff port map(D2, open, net_70, D3);",  pwr_0: power port map(vdd);,"  xor_0: xor2 port map(D2, D3, net_16);",end Pseudo_Random_Number_Generator_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell Shift_Register_4_bit;1{net.als}
CShift_Register_4_bit;1{net.als}||artwork|1556087009746|1556087009746||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Tue Apr 23, 2019 23:23:29",#-------------------------------------------------,"","model NAND_(A, B, F)",gnd_0: ground(gnd),"nmos_0: nMOStran(A, net_2, F)","nmos_1: nMOStran(B, gnd, net_2)","pmos_0: PMOStran(B, F, vdd)","pmos_1: PMOStran(A, F, vdd)",pwr_0: power(vdd),set power = H@3,"","model D_FF(Data, clock, Q, Q_prime)","NAND_1: NAND_(Data, clock, net_5)","NAND_2: NAND_(net_46, clock, net_49)","NAND_4: NAND_(net_5, Q_prime, Q)","NAND_5: NAND_(Q, net_49, Q_prime)","NAND_6: NAND_(Data, Data, net_46)","","model Shift_Register_16_bit(clock, data, data_out)","D_FF_0: D_FF(net_72, net_12, net_78, n0)","D_FF_1: D_FF(net_78, net_12, net_84, n1)","D_FF_2: D_FF(net_66, net_12, net_72, n2)","D_FF_3: D_FF(net_60, net_12, net_66, n3)","D_FF_4: D_FF(net_84, net_12, net_90, n4)","D_FF_5: D_FF(net_90, net_12, net_96, n5)","D_FF_6: D_FF(net_96, net_12, data_out, n6)","D_FF_7: D_FF(net_12, clock, net_60, n7)","D_FF_8: D_FF(net_34, clock, net_40, n8)","D_FF_9: D_FF(net_40, clock, net_42, n9)","D_FF_10: D_FF(net_28, clock, net_34, n10)","D_FF_11: D_FF(net_22, clock, net_28, n11)","D_FF_12: D_FF(net_42, clock, net_48, n12)","D_FF_13: D_FF(net_48, clock, net_54, n13)","D_FF_14: D_FF(net_54, clock, net_12, n14)","D_FF_15: D_FF(data, clock, net_22, n15)","",#********* End of netlist *******************,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell Shift_Register_4_bit;1{sch}
CShift_Register_4_bit;1{sch}||schematic|1556086250652|1556226945664|
ID-FF;1{sch}|D-FF@16||-79.5|96.5|||D5G4;
ID-FF;1{sch}|D-FF@17||375.5|97|||D5G4;
ID-FF;1{sch}|D-FF@18||834|95.5|||D5G4;
ID-FF;1{sch}|D-FF@19||1279|94|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NWire_Pin|pin@0||289.5|158.5||||
NWire_Pin|pin@1||1193|157.5||||
NWire_Pin|pin@2||526.5|154.5||||
NWire_Pin|pin@3||1169.5|129||||
NWire_Pin|pin@4||1169.5|42||||
NWire_Pin|pin@5||-199|42||||
NWire_Pin|pin@6||-172|131.5||||
NWire_Pin|pin@7||-172|42||||
NWire_Pin|pin@8||279|132||||
NWire_Pin|pin@9||279|42||||
NWire_Pin|pin@10||735.5|130.5||||
NWire_Pin|pin@14||737|42||||
NWire_Pin|pin@15||737|130.5||||
Awire|net@0|||1800|D-FF@16|Q|71.5|158.5|pin@0||289.5|158.5
Awire|net@1|||2700|D-FF@17|Data|289.5|156|pin@0||289.5|158.5
Awire|net@3|||2700|D-FF@19|Data|1193|153|pin@1||1193|157.5
Awire|net@4|||900|D-FF@17|Q|526.5|159|pin@2||526.5|154.5
Awire|net@5|||0|D-FF@18|Data|748|154.5|pin@2||526.5|154.5
Awire|net@6|||0|D-FF@19|clk|1193|129|pin@3||1169.5|129
Awire|net@7|||900|pin@3||1169.5|129|pin@4||1169.5|42
Awire|net@9|||0|D-FF@16|clk|-165.5|131.5|pin@6||-172|131.5
Awire|net@11|||0|pin@7||-172|42|pin@5||-199|42
Awire|net@12|||900|pin@6||-172|131.5|pin@7||-172|42
Awire|net@13|||0|D-FF@17|clk|289.5|132|pin@8||279|132
Awire|net@15|||0|pin@9||279|42|pin@7||-172|42
Awire|net@16|||900|pin@8||279|132|pin@9||279|42
Awire|net@21|||0|pin@1||1193|157.5|D-FF@18|Q|985|157.5
Awire|net@25|||0|pin@4||1169.5|42|pin@14||737|42
Awire|net@26|||0|pin@14||737|42|pin@9||279|42
Awire|net@27|||0|D-FF@18|clk|748|130.5|pin@15||737|130.5
Awire|net@28|||0|pin@15||737|130.5|pin@10||735.5|130.5
Awire|net@29|||2700|pin@14||737|42|pin@15||737|130.5
ECLK||D5G2;|pin@5||I
X

# Cell Shift_Register_4_bit;1{vhdl}
CShift_Register_4_bit;1{vhdl}||artwork|1556087009742|1556087009746||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell NAND{sch} --------------------,"entity NAND_ is port(A, B: in BIT; F: out BIT);",  end NAND_;,"",architecture NAND__BODY of NAND_ is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal gnd, net_2, vdd: BIT;","",begin,  gnd_0: ground port map(gnd);,"  nmos_0: nMOStran port map(A, net_2, F);","  nmos_1: nMOStran port map(B, gnd, net_2);","  pmos_0: PMOStran port map(B, F, vdd);","  pmos_1: PMOStran port map(A, F, vdd);",  pwr_0: power port map(vdd);,end NAND__BODY;,"",-------------------- Cell D-FF{sch} --------------------,"entity D_FF is port(Data, clock: in BIT; Q, Q_prime: out BIT);",  end D_FF;,"",architecture D_FF_BODY of D_FF is,"  component NAND_ port(A, B: in BIT; F: out BIT);",    end component;,"","  signal net_46, net_49, net_5: BIT;","",begin,"  NAND_1: NAND_ port map(Data, clock, net_5);","  NAND_2: NAND_ port map(net_46, clock, net_49);","  NAND_4: NAND_ port map(net_5, Q_prime, Q);","  NAND_5: NAND_ port map(Q, net_49, Q_prime);","  NAND_6: NAND_ port map(Data, Data, net_46);",end D_FF_BODY;,"",-------------------- Cell Shift_Register_16_bit{sch} --------------------,"entity Shift_Register_16_bit is port(clock, data: in BIT; data_out: out BIT);",  end Shift_Register_16_bit;,"",architecture Shift_Register_16_bit_BODY of Shift_Register_16_bit is,"  component D_FF port(Data, clock: in BIT; Q, Q_prime: out BIT);",    end component;,"","  signal net_12, net_22, net_28, net_34, net_40, net_42, net_48, net_54, net_60,","     net_66, net_72, net_78, net_84, net_90, net_96: BIT;","",begin,"  D_FF_0: D_FF port map(net_72, net_12, net_78, open);","  D_FF_1: D_FF port map(net_78, net_12, net_84, open);","  D_FF_2: D_FF port map(net_66, net_12, net_72, open);","  D_FF_3: D_FF port map(net_60, net_12, net_66, open);","  D_FF_4: D_FF port map(net_84, net_12, net_90, open);","  D_FF_5: D_FF port map(net_90, net_12, net_96, open);","  D_FF_6: D_FF port map(net_96, net_12, data_out, open);","  D_FF_7: D_FF port map(net_12, clock, net_60, open);","  D_FF_8: D_FF port map(net_34, clock, net_40, open);","  D_FF_9: D_FF port map(net_40, clock, net_42, open);","  D_FF_10: D_FF port map(net_28, clock, net_34, open);","  D_FF_11: D_FF port map(net_22, clock, net_28, open);","  D_FF_12: D_FF port map(net_42, clock, net_48, open);","  D_FF_13: D_FF port map(net_48, clock, net_54, open);","  D_FF_14: D_FF port map(net_54, clock, net_12, open);","  D_FF_15: D_FF port map(data, clock, net_22, open);",end Shift_Register_16_bit_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell Subtractor_8_bit;1{net.als}
CSubtractor_8_bit;1{net.als}||artwork|1556684897849|1556686643835||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Tue Apr 30, 2019 21:57:23",#-------------------------------------------------,"","model NAND_(A, B, F)",gnd_0: ground(gnd),"nmos_0: nMOStran(A, net_2, F)","nmos_1: nMOStran(B, gnd, net_2)","pmos_0: PMOStran(B, F, vdd)","pmos_1: PMOStran(A, F, vdd)",pwr_0: power(vdd),set power = H@3,"","model XOR_2_1(A, B, F, VDD, GND)",gnd_1: ground(GND),"nmos_0: nMOStran(net_194, net_36, F)","nmos_1: nMOStran(net_196, GND, net_36)","nmos_2: nMOStran(A, net_35, F)","nmos_3: nMOStran(B, GND, net_35)","nmos_4: nMOStran(A, GND, net_194)","nmos_5: nMOStran(B, GND, net_196)","pmos_2: PMOStran(net_196, net_267, VDD)","pmos_3: PMOStran(A, F, net_267)","pmos_4: PMOStran(net_194, net_266, VDD)","pmos_5: PMOStran(B, F, net_266)","pmos_6: PMOStran(A, net_194, VDD)","pmos_7: PMOStran(B, net_196, VDD)",pwr_0: power(VDD),set power = H@3,"","model Full_Adder(A, B, C_in, C_out, S, VDD, GND)",gnd_0: ground(GND),pwr_0: power(VDD),"NAND_0: NAND_(net_55, C_in, net_0)","NAND_1: NAND_(net_0, net_0, net_19)","NAND_2: NAND_(net_19, net_19, net_7)","NAND_3: NAND_(net_7, net_4, C_out)","NAND_4: NAND_(net_1, net_1, net_4)","NAND_5: NAND_(A, B, net_28)","NAND_6: NAND_(net_28, net_28, net_1)","XOR_2_1_0: XOR_2_1(net_55, C_in, S, VDD, GND)","XOR_2_1_2: XOR_2_1(A, B, net_55, VDD, GND)",set power = H@3,"","model E_4_bit_Adder(A0, A1, A2, A3, B0, B1, B2, B3, Cin, Cout, S0, S1, S2, S3, VDD, GND)",gnd_0: ground(GND),pwr_0: power(VDD),"Full_Add_0: Full_Adder(A2, B2, net_4, net_0, S2, VDD, GND)","Full_Add_1: Full_Adder(A1, B1, net_8, net_4, S1, VDD, GND)","Full_Add_2: Full_Adder(A0, B0, Cin, net_8, S0, VDD, GND)","Full_Add_3: Full_Adder(A3, B3, net_0, Cout, S3, VDD, GND)",set power = H@3,"","model Inverter(in_, out_)",gnd_0: ground(gnd),"nmos_0: nMOStran(in_, gnd, out_)","pmos_1: PMOStran(in_, out_, vdd)",pwr_0: power(vdd),set power = H@3,"","model Subtractor_8_bit(A0, A1, A2, A3, A4, A5, A6, A7, B0, B1, B2, B3, B4, B5, B6, B7, S0, S1, S2, S3, S4, S5, S6, S7, VDD, GND)",gnd_0: ground(GND),pwr_0: power(VDD),"E_4_bit_Ad_0: E_4_bit_Adder(A0, A1, A2, A3, net_2, net_6, net_10, net_14, net_66, net_0, S0, S1, S2, S3, VDD, GND)","E_4_bit_Ad_1: E_4_bit_Adder(A4, A5, A6, A7, net_22, net_26, net_30, net_34, net_0, net_66, S4, S5, S6, S7, VDD, GND)","Inverter_0: Inverter(B0, net_2)","Inverter_1: Inverter(B1, net_6)","Inverter_2: Inverter(B2, net_10)","Inverter_3: Inverter(B3, net_14)","Inverter_4: Inverter(B4, net_22)","Inverter_5: Inverter(B5, net_26)","Inverter_6: Inverter(B6, net_30)","Inverter_7: Inverter(B7, net_34)",set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell Subtractor_8_bit;1{sch}
CSubtractor_8_bit;1{sch}||schematic|1556684188263|1556686215665|
I4_bit_Adder;1{sch}|4_bit_Ad@0||56|14.5|||D5G4;
I4_bit_Adder;1{sch}|4_bit_Ad@1||-563.5|13.5|||D5G4;
IInverter;1{sch}|Inverter@0||233.5|134.5|||D5G4;
IInverter;1{sch}|Inverter@1||86|133|||D5G4;
IInverter;1{sch}|Inverter@2||-61|132.5|||D5G4;
IInverter;1{sch}|Inverter@3||-208|132|||D5G4;
IInverter;1{sch}|Inverter@4||-384.5|132.5|||D5G4;
IInverter;1{sch}|Inverter@5||-531.5|134|||D5G4;
IInverter;1{sch}|Inverter@6||-681|134|||D5G4;
IInverter;1{sch}|Inverter@7||-827|134|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NGround|gnd@0||-290.5|-91||||
NWire_Pin|pin@0||-295.5|-1||||
NWire_Pin|pin@1||233.5|141||||
NWire_Pin|pin@2||233.5|115.5||||
NWire_Pin|pin@3||195|115.5||||
NWire_Pin|pin@4||87.5|139.5||||
NWire_Pin|pin@5||87.5|115.5||||
NWire_Pin|pin@6||47|115.5||||
NWire_Pin|pin@7||-63|139||||
NWire_Pin|pin@8||-63|116||||
NWire_Pin|pin@9||-100.5|116||||
NWire_Pin|pin@10||-207.5|138.5||||
NWire_Pin|pin@11||-207.5|115||||
NWire_Pin|pin@12||-248.5|115||||
NWire_Pin|pin@13||-246.5|180||||
NWire_Pin|pin@14||-99.5|175.5||||
NWire_Pin|pin@15||47.5|174||||
NWire_Pin|pin@16||195|177||||
NWire_Pin|pin@17||-385|139||||
NWire_Pin|pin@18||-385|113.5||||
NWire_Pin|pin@19||-424.5|113.5||||
NWire_Pin|pin@20||-529.5|140.5||||
NWire_Pin|pin@21||-529.5|116.5||||
NWire_Pin|pin@22||-572.5|116.5||||
NWire_Pin|pin@23||-683|140.5||||
NWire_Pin|pin@24||-683|116.5||||
NWire_Pin|pin@25||-720|116.5||||
NWire_Pin|pin@26||-827.5|140.5||||
NWire_Pin|pin@27||-827.5|117||||
NWire_Pin|pin@28||-868|117||||
NWire_Pin|pin@29||-423|181||||
NWire_Pin|pin@30||-719.5|182.5||||
NWire_Pin|pin@31||-570|181.5||||
NWire_Pin|pin@32||-865.5|181.5||||
NWire_Pin|pin@33||176.5|177.5||||
NWire_Pin|pin@34||29|173.5||||
NWire_Pin|pin@35||-119|174||||
NWire_Pin|pin@36||-267|178.5||||
NWire_Pin|pin@37||-443|180||||
NWire_Pin|pin@38||-590.5|182.5||||
NWire_Pin|pin@39||-738.5|183.5||||
NWire_Pin|pin@40||-886.5|181.5||||
NWire_Pin|pin@41||290.5|-93||||
NWire_Pin|pin@42||143|-95||||
NWire_Pin|pin@43||-5|-97||||
NWire_Pin|pin@44||-153|-93.5||||
NWire_Pin|pin@45||-329|-94.5||||
NWire_Pin|pin@46||-476.5|-95||||
NWire_Pin|pin@47||-624.5|-96||||
NWire_Pin|pin@48||-772.5|-93||||
NWire_Pin|pin@49||-293.5|87||||
NWire_Pin|pin@50||-293.5|88||||
NWire_Pin|pin@51||-598.5|-89||||
NWire_Pin|pin@52||21|-89||||
NWire_Pin|pin@53||-906|26.5||||
NPower|pwr@0||-293.5|116.5||||
Awire|net@0|||0|4_bit_Ad@0|Cout|-286.5|-1|pin@0||-295.5|-1
Awire|net@1|||900|4_bit_Ad@1|Cin|-295.5|25.5|pin@0||-295.5|-1
Awire|net@2|||1800|Inverter@0|out|227|141|pin@1||233.5|141
Awire|net@3|||900|pin@1||233.5|141|pin@2||233.5|115.5
Awire|net@4|||0|pin@2||233.5|115.5|pin@3||195|115.5
Awire|net@5|||2700|4_bit_Ad@0|B0|195|104|pin@3||195|115.5
Awire|net@6|||1800|Inverter@1|out|79.5|139.5|pin@4||87.5|139.5
Awire|net@7|||900|pin@4||87.5|139.5|pin@5||87.5|115.5
Awire|net@8|||0|pin@5||87.5|115.5|pin@6||47|115.5
Awire|net@9|||2700|4_bit_Ad@0|B1|47|102.5|pin@6||47|115.5
Awire|net@10|||1800|Inverter@2|out|-67.5|139|pin@7||-63|139
Awire|net@11|||900|pin@7||-63|139|pin@8||-63|116
Awire|net@12|||0|pin@8||-63|116|pin@9||-100.5|116
Awire|net@13|||2700|4_bit_Ad@0|B2|-100.5|103|pin@9||-100.5|116
Awire|net@14|||1800|Inverter@3|out|-214.5|138.5|pin@10||-207.5|138.5
Awire|net@15|||900|pin@10||-207.5|138.5|pin@11||-207.5|115
Awire|net@16|||0|pin@11||-207.5|115|pin@12||-248.5|115
Awire|net@17|||2700|4_bit_Ad@0|B3|-248.5|101|pin@12||-248.5|115
Awire|net@18|||2700|Inverter@3|in|-246.5|138.5|pin@13||-246.5|180
Awire|net@19|||2700|Inverter@2|in|-99.5|139|pin@14||-99.5|175.5
Awire|net@20|||2700|Inverter@1|in|47.5|139.5|pin@15||47.5|174
Awire|net@21|||2700|Inverter@0|in|195|141|pin@16||195|177
Awire|net@22|||1800|Inverter@4|out|-391|139|pin@17||-385|139
Awire|net@23|||900|pin@17||-385|139|pin@18||-385|113.5
Awire|net@24|||0|pin@18||-385|113.5|pin@19||-424.5|113.5
Awire|net@25|||2700|4_bit_Ad@1|B0|-424.5|103|pin@19||-424.5|113.5
Awire|net@26|||1800|Inverter@5|out|-538|140.5|pin@20||-529.5|140.5
Awire|net@27|||900|pin@20||-529.5|140.5|pin@21||-529.5|116.5
Awire|net@28|||0|pin@21||-529.5|116.5|pin@22||-572.5|116.5
Awire|net@29|||2700|4_bit_Ad@1|B1|-572.5|101.5|pin@22||-572.5|116.5
Awire|net@30|||1800|Inverter@6|out|-687.5|140.5|pin@23||-683|140.5
Awire|net@31|||900|pin@23||-683|140.5|pin@24||-683|116.5
Awire|net@32|||0|pin@24||-683|116.5|pin@25||-720|116.5
Awire|net@33|||2700|4_bit_Ad@1|B2|-720|102|pin@25||-720|116.5
Awire|net@34|||1800|Inverter@7|out|-833.5|140.5|pin@26||-827.5|140.5
Awire|net@35|||900|pin@26||-827.5|140.5|pin@27||-827.5|117
Awire|net@36|||0|pin@27||-827.5|117|pin@28||-868|117
Awire|net@37|||2700|4_bit_Ad@1|B3|-868|100|pin@28||-868|117
Awire|net@38|||2700|Inverter@4|in|-423|139|pin@29||-423|181
Awire|net@39|||2700|Inverter@6|in|-719.5|140.5|pin@30||-719.5|182.5
Awire|net@40|||2700|Inverter@5|in|-570|140.5|pin@31||-570|181.5
Awire|net@41|||2700|Inverter@7|in|-865.5|140.5|pin@32||-865.5|181.5
Awire|net@42|||2700|4_bit_Ad@0|A0|176.5|104|pin@33||176.5|177.5
Awire|net@43|||2700|4_bit_Ad@0|A1|29|104|pin@34||29|173.5
Awire|net@44|||2700|4_bit_Ad@0|A2|-119|105.5|pin@35||-119|174
Awire|net@45|||2700|4_bit_Ad@0|A3|-267|103|pin@36||-267|178.5
Awire|net@46|||2700|4_bit_Ad@1|A0|-443|103|pin@37||-443|180
Awire|net@47|||2700|4_bit_Ad@1|A1|-590.5|103|pin@38||-590.5|182.5
Awire|net@48|||2700|4_bit_Ad@1|A2|-738.5|104.5|pin@39||-738.5|183.5
Awire|net@49|||2700|4_bit_Ad@1|A3|-886.5|102|pin@40||-886.5|181.5
Awire|net@50|||900|4_bit_Ad@0|S0|290.5|-76|pin@41||290.5|-93
Awire|net@51|||900|4_bit_Ad@0|S1|143|-79|pin@42||143|-95
Awire|net@52|||900|4_bit_Ad@0|S2|-5|-78.5|pin@43||-5|-97
Awire|net@53|||900|4_bit_Ad@0|S3|-153|-79.5|pin@44||-153|-93.5
Awire|net@54|||900|4_bit_Ad@1|S0|-329|-77|pin@45||-329|-94.5
Awire|net@55|||900|4_bit_Ad@1|S1|-476.5|-80|pin@46||-476.5|-95
Awire|net@56|||900|4_bit_Ad@1|S2|-624.5|-79.5|pin@47||-624.5|-96
Awire|net@57|||900|4_bit_Ad@1|S3|-772.5|-80.5|pin@48||-772.5|-93
Awire|net@58|||1800|4_bit_Ad@1|VDD|-610|87|pin@49||-293.5|87
Awire|net@59|||900|pwr@0||-293.5|116.5|pin@49||-293.5|87
Awire|net@60|||0|4_bit_Ad@0|VDD|9.5|88|pin@50||-293.5|88
Awire|net@61|||900|pwr@0||-293.5|116.5|pin@50||-293.5|88
Awire|net@62|||900|4_bit_Ad@1|GND|-598.5|-76|pin@51||-598.5|-89
Awire|net@63|||0|gnd@0||-290.5|-89|pin@51||-598.5|-89
Awire|net@64|||900|4_bit_Ad@0|GND|21|-75|pin@52||21|-89
Awire|net@65|||1800|gnd@0||-290.5|-89|pin@52||21|-89
Awire|net@66|||2700|4_bit_Ad@1|Cout|-906|-2|pin@53||-906|26.5
Awire|net@67|||0|4_bit_Ad@0|Cin|324|26.5|pin@53||-906|26.5
EA0||D5G2;|pin@33||I
EA1||D5G2;|pin@34||I
EA2||D5G2;|pin@35||I
EA3||D5G2;|pin@36||I
EA4||D5G2;|pin@37||I
EA5||D5G2;|pin@38||I
EA6||D5G2;|pin@39||I
EA7||D5G2;|pin@40||I
EB0||D5G2;|pin@16||I
EB1||D5G2;|pin@15||I
EB2||D5G2;|pin@14||I
EB3||D5G2;|pin@13||I
EB4||D5G2;|pin@29||I
EB5||D5G2;|pin@31||I
EB6||D5G2;|pin@30||I
EB7||D5G2;|pin@32||I
EGND||D5G2;|gnd@0||G
ES0||D5G2;|pin@41||O
ES1||D5G2;|pin@42||O
ES2||D5G2;|pin@43||O
ES3||D5G2;|pin@44||O
ES4||D5G2;|pin@45||O
ES5||D5G2;|pin@46||O
ES6||D5G2;|pin@47||O
ES7||D5G2;|pin@48||O
EVDD||D5G2;|pwr@0||P
X

# Cell Subtractor_8_bit;1{vhdl}
CSubtractor_8_bit;1{vhdl}||artwork|1556684897845|1556686223719||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell NAND{sch} --------------------,"entity NAND_ is port(A, B: in BIT; F: out BIT);",  end NAND_;,"",architecture NAND__BODY of NAND_ is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal gnd, net_2, vdd: BIT;","",begin,  gnd_0: ground port map(gnd);,"  nmos_0: nMOStran port map(A, net_2, F);","  nmos_1: nMOStran port map(B, gnd, net_2);","  pmos_0: PMOStran port map(B, F, vdd);","  pmos_1: PMOStran port map(A, F, vdd);",  pwr_0: power port map(vdd);,end NAND__BODY;,"",-------------------- Cell XOR_2_1{sch} --------------------,"entity XOR_2_1 is port(A, B: in BIT; F: out BIT; VDD: out BIT; GND: out BIT);",  end XOR_2_1;,"",architecture XOR_2_1_BODY of XOR_2_1 is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal net_194, net_196, net_266, net_267, net_35, net_36: BIT;","",begin,  gnd_1: ground port map(GND);,"  nmos_0: nMOStran port map(net_194, net_36, F);","  nmos_1: nMOStran port map(net_196, GND, net_36);","  nmos_2: nMOStran port map(A, net_35, F);","  nmos_3: nMOStran port map(B, GND, net_35);","  nmos_4: nMOStran port map(A, GND, net_194);","  nmos_5: nMOStran port map(B, GND, net_196);","  pmos_2: PMOStran port map(net_196, net_267, VDD);","  pmos_3: PMOStran port map(A, F, net_267);","  pmos_4: PMOStran port map(net_194, net_266, VDD);","  pmos_5: PMOStran port map(B, F, net_266);","  pmos_6: PMOStran port map(A, net_194, VDD);","  pmos_7: PMOStran port map(B, net_196, VDD);",  pwr_0: power port map(VDD);,end XOR_2_1_BODY;,"",-------------------- Cell Full_Adder{sch} --------------------,"entity Full_Adder is port(A, B, C_in: in BIT; C_out, S: out BIT; VDD: out BIT; ",    GND: out BIT);,  end Full_Adder;,"",architecture Full_Adder_BODY of Full_Adder is,  component ground port(gnd: out BIT);,    end component;,  component power port(vdd: out BIT);,    end component;,"  component NAND_ port(A, B: in BIT; F: out BIT);",    end component;,"  component XOR_2_1 port(A, B: in BIT; F: out BIT; VDD: out BIT; GND: out ",    BIT);,    end component;,"","  signal net_0, net_1, net_19, net_28, net_4, net_55, net_7: BIT;","",begin,  gnd_0: ground port map(GND);,  pwr_0: power port map(VDD);,"  NAND_0: NAND_ port map(net_55, C_in, net_0);","  NAND_1: NAND_ port map(net_0, net_0, net_19);","  NAND_2: NAND_ port map(net_19, net_19, net_7);","  NAND_3: NAND_ port map(net_7, net_4, C_out);","  NAND_4: NAND_ port map(net_1, net_1, net_4);","  NAND_5: NAND_ port map(A, B, net_28);","  NAND_6: NAND_ port map(net_28, net_28, net_1);","  XOR_2_1_0: XOR_2_1 port map(net_55, C_in, S, VDD, GND);","  XOR_2_1_2: XOR_2_1 port map(A, B, net_55, VDD, GND);",end Full_Adder_BODY;,"",-------------------- Cell 4_bit_Adder{sch} --------------------,"entity E_4_bit_Adder is port(A0, A1, A2, A3, B0, B1, B2, B3, Cin: in BIT; Cout, ","    S0, S1, S2, S3: out BIT; VDD: out BIT; GND: out BIT);",  end E_4_bit_Adder;,"",architecture E_4_bit_Adder_BODY of E_4_bit_Adder is,  component ground port(gnd: out BIT);,    end component;,  component power port(vdd: out BIT);,    end component;,"  component Full_Adder port(A, B, C_in: in BIT; C_out, S: out BIT; VDD: out ",    BIT; GND: out BIT);,    end component;,"","  signal net_0, net_4, net_8: BIT;","",begin,  gnd_0: ground port map(GND);,  pwr_0: power port map(VDD);,"  Full_Add_0: Full_Adder port map(A2, B2, net_4, net_0, S2, VDD, GND);","  Full_Add_1: Full_Adder port map(A1, B1, net_8, net_4, S1, VDD, GND);","  Full_Add_2: Full_Adder port map(A0, B0, Cin, net_8, S0, VDD, GND);","  Full_Add_3: Full_Adder port map(A3, B3, net_0, Cout, S3, VDD, GND);",end E_4_bit_Adder_BODY;,"",-------------------- Cell Inverter{sch} --------------------,entity Inverter is port(in_: in BIT; out_: out BIT);,  end Inverter;,"",architecture Inverter_BODY of Inverter is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal gnd, vdd: BIT;","",begin,  gnd_0: ground port map(gnd);,"  nmos_0: nMOStran port map(in_, gnd, out_);","  pmos_1: PMOStran port map(in_, out_, vdd);",  pwr_0: power port map(vdd);,end Inverter_BODY;,"",-------------------- Cell Subtractor_8_bit{sch} --------------------,"entity Subtractor_8_bit is port(A0, A1, A2, A3, A4, A5, A6, A7, B0, B1, B2, B3, ","    B4, B5, B6, B7: in BIT; S0, S1, S2, S3, S4, S5, S6, S7: out BIT; VDD: out ",    BIT; GND: out BIT);,  end Subtractor_8_bit;,"",architecture Subtractor_8_bit_BODY of Subtractor_8_bit is,  component ground port(gnd: out BIT);,    end component;,  component power port(vdd: out BIT);,    end component;,"  component E_4_bit_Adder port(A0, A1, A2, A3, B0, B1, B2, B3, Cin: in BIT; ","    Cout, S0, S1, S2, S3: out BIT; VDD: out BIT; GND: out BIT);",    end component;,  component Inverter port(in_: in BIT; out_: out BIT);,    end component;,"","  signal net_0, net_10, net_14, net_2, net_22, net_26, net_30, net_34, net_6, net_66",    : BIT;,"",begin,  gnd_0: ground port map(GND);,  pwr_0: power port map(VDD);,"  E_4_bit_Ad_0: E_4_bit_Adder port map(A0, A1, A2, A3, net_2, net_6, net_10, ","    net_14, net_66, net_0, S0, S1, S2, S3, VDD, GND);","  E_4_bit_Ad_1: E_4_bit_Adder port map(A4, A5, A6, A7, net_22, net_26, net_30, ","    net_34, net_0, net_66, S4, S5, S6, S7, VDD, GND);","  Inverter_0: Inverter port map(B0, net_2);","  Inverter_1: Inverter port map(B1, net_6);","  Inverter_2: Inverter port map(B2, net_10);","  Inverter_3: Inverter port map(B3, net_14);","  Inverter_4: Inverter port map(B4, net_22);","  Inverter_5: Inverter port map(B5, net_26);","  Inverter_6: Inverter port map(B6, net_30);","  Inverter_7: Inverter port map(B7, net_34);",end Subtractor_8_bit_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell XNOR;1{net.als}
CXNOR;1{net.als}||artwork|1556675437391|1556675437391||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Tue Apr 30, 2019 18:50:37",#-------------------------------------------------,"","model XNOR(A, B, F, VDD, GND)",gnd_0: ground(GND),"nmos_0: nMOStran(net_17, net_63, net_65)","nmos_1: nMOStran(net_18, GND, net_63)","nmos_2: nMOStran(A, net_62, net_65)","nmos_3: nMOStran(B, GND, net_62)","nmos_4: nMOStran(A, GND, net_17)","nmos_5: nMOStran(B, GND, net_18)","nmos_6: nMOStran(net_65, GND, F)","pmos_0: PMOStran(net_18, net_54, VDD)","pmos_1: PMOStran(A, net_65, net_54)","pmos_2: PMOStran(net_17, net_53, VDD)","pmos_3: PMOStran(B, net_65, net_53)","pmos_4: PMOStran(A, net_17, VDD)","pmos_5: PMOStran(B, net_18, VDD)","pmos_6: PMOStran(net_65, F, VDD)",pwr_0: power(VDD),set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell XNOR;1{sch}
CXNOR;1{sch}||schematic|1556675330255|1556675430801|
Ngeneric:Facet-Center|art@0||0|0||||AV
NGround|gnd@0||7|-18||||
NTransistor|nmos@0||0.5|-3|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@1||0.5|-8.5|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@2||12|-3|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@3||12|-9.5|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@4||-13.5|4|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@5||-8.5|-12.5|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@6||17|-4.5|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NWire_Pin|pin@0||7.5|14.5||||
NWire_Pin|pin@1||2.5|-11.5||||
NWire_Pin|pin@2||8|3.5||||
NWire_Pin|pin@3||8|-1||||
NWire_Pin|pin@4||-18|7.5||||
NWire_Pin|pin@5||-14.5|7.5||||
NWire_Pin|pin@6||-9.5|-7.5||||
NWire_Pin|pin@7||-14.5|-7.5||||
NWire_Pin|pin@8||7.5|16||||
NWire_Pin|pin@9||7|-11.5||||
NWire_Pin|pin@10||-11.5|0.5||||
NWire_Pin|pin@11||-19.5|0.5||||
NWire_Pin|pin@12||-19.5|-16||||
NWire_Pin|pin@13||2.5|-16||||
NWire_Pin|pin@14||2.5|-13.5||||
NWire_Pin|pin@15||7|-13.5||||
NWire_Pin|pin@16||-6.5|-16||||
NWire_Pin|pin@17||-6.5|16||||
NWire_Pin|pin@18||-11.5|12.5||||
NWire_Pin|pin@19||-2|11||||
NWire_Pin|pin@20||-2|-6.5||||
NWire_Pin|pin@21||-6.5|-8.5||||
NWire_Pin|pin@22||-9.5|-9.5||||
NWire_Pin|pin@23||-4|-3||||
NWire_Pin|pin@24||-4|7||||
NWire_Pin|pin@25||-11.5|7||||
NWire_Pin|pin@26||4.5|-3||||
NWire_Pin|pin@27||4.5|2.5||||
NWire_Pin|pin@28||-9|2.5||||
NWire_Pin|pin@29||-9|8.5||||
NWire_Pin|pin@30||-14.5|8.5||||
NWire_Pin|pin@31||-9|5.5||||
NWire_Pin|pin@32||10|5.5||||
NWire_Pin|pin@33||10|5||||
NWire_Pin|pin@34||-10|5||||
NWire_Pin|pin@35||-10|-7.5||||
NWire_Pin|pin@36||4.5|12.5||||
NWire_Pin|pin@37||4.5|10||||
NWire_Pin|pin@38||-11.5|10||||
NWire_Pin|pin@39||-6.5|-6.5||||
NWire_Pin|pin@46||8|1||||
NWire_Pin|pin@47||16|1||||
NWire_Pin|pin@48||19|1||||
NWire_Pin|pin@49||22|1||||
NWire_Pin|pin@50||19|-13.5||||
NWire_Pin|pin@51||19|16||||
NTransistor|pmos@0||0.5|12.5|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S6
NTransistor|pmos@1||0.5|5.5|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S6
NTransistor|pmos@2||12.5|12.5|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S6
NTransistor|pmos@3||12.5|5.5|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S6
NTransistor|pmos@4||-13.5|14|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S6
NTransistor|pmos@5||-8.5|-3|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S6
NTransistor|pmos@6||17|5.5|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S6
NPower|pwr@0||7.5|18||||
Awire|net@0|||0|pin@5||-14.5|7.5|pin@4||-18|7.5
Awire|net@1|||2700|pin@6||-9.5|-7.5|pmos@5|g|-9.5|-3
Awire|net@2|||2700|pin@8||7.5|16|pwr@0||7.5|18
Awire|net@3|||0|nmos@3|s|14|-11.5|pin@9||7|-11.5
Awire|net@4|||0|pin@9||7|-11.5|pin@1||2.5|-11.5
Awire|net@5|||900|nmos@4|s|-11.5|2|pin@10||-11.5|0.5
Awire|net@6|||0|pin@10||-11.5|0.5|pin@11||-19.5|0.5
Awire|net@7|||900|pin@11||-19.5|0.5|pin@12||-19.5|-16
Awire|net@8|||2700|pin@13||2.5|-16|pin@14||2.5|-13.5
Awire|net@9|||2700|pin@15||7|-13.5|pin@9||7|-11.5
Awire|net@10|||1800|pin@14||2.5|-13.5|pin@15||7|-13.5
Awire|net@11|||1800|pin@12||-19.5|-16|pin@16||-6.5|-16
Awire|net@12|||1800|pin@16||-6.5|-16|pin@13||2.5|-16
Awire|net@13|||900|nmos@5|s|-6.5|-14.5|pin@16||-6.5|-16
Awire|net@14|||1800|pmos@4|d|-11.5|16|pin@17||-6.5|16
Awire|net@15|||1800|pin@17||-6.5|16|pin@8||7.5|16
Awire|net@16|||2700|pmos@5|d|-6.5|-1|pin@17||-6.5|16
Awire|net@17|||900|pin@18||-11.5|12.5|pmos@4|s|-11.5|12
Awire|net@18|||450|pmos@0|g|-0.5|12.5|pin@19||-2|11
Awire|net@19|||900|pin@19||-2|11|pin@20||-2|-6.5
Awire|net@20|||0|nmos@1|g|-0.5|-8.5|pin@21||-6.5|-8.5
Awire|net@21|||2700|nmos@5|g|-9.5|-12.5|pin@22||-9.5|-9.5
Awire|net@22|||2700|pin@22||-9.5|-9.5|pin@6||-9.5|-7.5
Awire|net@23|||0|nmos@3|g|11|-9.5|pin@22||-9.5|-9.5
Awire|net@24|||0|nmos@0|g|-0.5|-3|pin@23||-4|-3
Awire|net@25|||2700|pin@23||-4|-3|pin@24||-4|7
Awire|net@26|||2700|nmos@4|d|-11.5|6|pin@25||-11.5|7
Awire|net@27|||0|pin@24||-4|7|pin@25||-11.5|7
Awire|net@28|||0|nmos@2|g|11|-3|pin@26||4.5|-3
Awire|net@29|||2700|pin@26||4.5|-3|pin@27||4.5|2.5
Awire|net@30|||0|pin@27||4.5|2.5|pin@28||-9|2.5
Awire|net@31|||900|pmos@4|g|-14.5|14|pin@30||-14.5|8.5
Awire|net@32|||900|pin@30||-14.5|8.5|pin@5||-14.5|7.5
Awire|net@33|||0|pin@29||-9|8.5|pin@30||-14.5|8.5
Awire|net@34|||2700|nmos@4|g|-14.5|4|pin@5||-14.5|7.5
Awire|net@35|||2700|pin@28||-9|2.5|pin@31||-9|5.5
Awire|net@36|||2700|pin@31||-9|5.5|pin@29||-9|8.5
Awire|net@37|||0|pmos@1|g|-0.5|5.5|pin@31||-9|5.5
Awire|net@38|||0|pmos@3|g|11.5|5.5|pin@32||10|5.5
Awire|net@39|||900|pin@32||10|5.5|pin@33||10|5
Awire|net@40|||0|pin@33||10|5|pin@34||-10|5
Awire|net@41|||0|pin@6||-9.5|-7.5|pin@35||-10|-7.5
Awire|net@42|||0|pin@35||-10|-7.5|pin@7||-14.5|-7.5
Awire|net@43|||900|pin@34||-10|5|pin@35||-10|-7.5
Awire|net@44|||0|pmos@2|g|11.5|12.5|pin@36||4.5|12.5
Awire|net@45|||900|pin@36||4.5|12.5|pin@37||4.5|10
Awire|net@46|||2700|pin@25||-11.5|7|pin@38||-11.5|10
Awire|net@47|||2700|pin@38||-11.5|10|pin@18||-11.5|12.5
Awire|net@48|||0|pin@37||4.5|10|pin@38||-11.5|10
Awire|net@49|||900|pmos@5|s|-6.5|-5|pin@21||-6.5|-8.5
Awire|net@50|||900|pmos@5|s|-6.5|-5|pin@39||-6.5|-6.5
Awire|net@51|||900|pin@39||-6.5|-6.5|nmos@5|d|-6.5|-10.5
Awire|net@52|||0|pin@20||-2|-6.5|pin@39||-6.5|-6.5
Awire|net@53|||900|pmos@2|s|14.5|10.5|pmos@3|d|14.5|7.5
Awire|net@54|||900|pmos@0|s|2.5|10.5|pmos@1|d|2.5|7.5
Awire|net@55|||2700|pin@0||7.5|14.5|pin@8||7.5|16
Awire|net@56|||2700|gnd@0||7|-16|pin@15||7|-13.5
Awire|net@60|||1800|pmos@0|d|2.5|14.5|pin@0||7.5|14.5
Awire|net@61|||1800|pin@0||7.5|14.5|pmos@2|d|14.5|14.5
Awire|net@62|||900|nmos@2|s|14|-5|nmos@3|d|14|-7.5
Awire|net@63|||900|nmos@0|s|2.5|-5|nmos@1|d|2.5|-6.5
Awire|net@64|||900|nmos@1|s|2.5|-10.5|pin@1||2.5|-11.5
Awire|net@65|||1800|pmos@1|s|2.5|3.5|pin@2||8|3.5
Awire|net@66|||1800|pin@2||8|3.5|pmos@3|s|14.5|3.5
Awire|net@67|||1800|nmos@0|d|2.5|-1|pin@3||8|-1
Awire|net@68|||1800|pin@3||8|-1|nmos@2|d|14|-1
Awire|net@78|||900|pin@2||8|3.5|pin@46||8|1
Awire|net@79|||900|pin@46||8|1|pin@3||8|-1
Awire|net@80|||900|pmos@6|g|16|5.5|pin@47||16|1
Awire|net@81|||900|pin@47||16|1|nmos@6|g|16|-4.5
Awire|net@82|||1800|pin@46||8|1|pin@47||16|1
Awire|net@83|||900|pmos@6|s|19|3.5|pin@48||19|1
Awire|net@84|||900|pin@48||19|1|nmos@6|d|19|-2.5
Awire|net@85|||1800|pin@48||19|1|pin@49||22|1
Awire|net@86|||900|nmos@6|s|19|-6.5|pin@50||19|-13.5
Awire|net@87|||1800|pin@15||7|-13.5|pin@50||19|-13.5
Awire|net@88|||2700|pmos@6|d|19|7.5|pin@51||19|16
Awire|net@89|||1800|pin@8||7.5|16|pin@51||19|16
EA||D5G2;|pin@4||I
EB||D5G2;|pin@7||I
EF||D5G2;|pin@49||O
EGND||D5G2;|gnd@0||G
EVDD||D5G2;|pwr@0||P
X

# Cell XNOR;1{vhdl}
CXNOR;1{vhdl}||artwork|1556675437381|1556675437391||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell XNOR{sch} --------------------,"entity XNOR is port(A, B: in BIT; F: out BIT; VDD: out BIT; GND: out BIT);",  end XNOR;,"",architecture XNOR_BODY of XNOR is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal net_17, net_18, net_53, net_54, net_62, net_63, net_65: BIT;","",begin,  gnd_0: ground port map(GND);,"  nmos_0: nMOStran port map(net_17, net_63, net_65);","  nmos_1: nMOStran port map(net_18, GND, net_63);","  nmos_2: nMOStran port map(A, net_62, net_65);","  nmos_3: nMOStran port map(B, GND, net_62);","  nmos_4: nMOStran port map(A, GND, net_17);","  nmos_5: nMOStran port map(B, GND, net_18);","  nmos_6: nMOStran port map(net_65, GND, F);","  pmos_0: PMOStran port map(net_18, net_54, VDD);","  pmos_1: PMOStran port map(A, net_65, net_54);","  pmos_2: PMOStran port map(net_17, net_53, VDD);","  pmos_3: PMOStran port map(B, net_65, net_53);","  pmos_4: PMOStran port map(A, net_17, VDD);","  pmos_5: PMOStran port map(B, net_18, VDD);","  pmos_6: PMOStran port map(net_65, F, VDD);",  pwr_0: power port map(VDD);,end XNOR_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell XOR;1{lay}
CXOR;1{lay}||mocmos|1556125038383|1556642529785||DRC_last_good_drc_area_date()G1556642534317|DRC_last_good_drc_bit()I18|DRC_last_good_drc_date()G1556642534317
IInverter;1{lay}|Inverter@4||-1|17.5|||D5G4;
IInverter;1{lay}|Inverter@5||85.5|13|X||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NMetal-1-P-Active-Con|contact@0||19|30|10||R|
NMetal-1-N-Active-Con|contact@1||19|1||||
NMetal-1-P-Active-Con|contact@3||28.5|30|10||R|
NMetal-1-N-Active-Con|contact@7||37.5|1||||
NMetal-1-P-Active-Con|contact@8||37.5|30|10||R|
NMetal-1-N-Active-Con|contact@11||46.5|1||||
NMetal-1-P-Active-Con|contact@12||46.5|30|10||R|
NMetal-1-N-Active-Con|contact@15||55.5|1||||
NMetal-1-P-Active-Con|contact@16||55.5|30|10||R|
NMetal-1-Polysilicon-1-Con|contact@17||-4|14.5||||
NMetal-1-N-Active-Con|contact@19||28|1||||
NMetal-1-Polysilicon-1-Con|contact@23||78|14.5||||
NN-Transistor|nmos@0||24|1|2||R|
NN-Transistor|nmos@1||33|1|2||R|
NN-Transistor|nmos@2||42|1|2||R|
NN-Transistor|nmos@3||51|1|2||R|
NPolysilicon-1-Pin|pin@4||-37|14.5||||
NPolysilicon-1-Pin|pin@9||110|54||||
NPolysilicon-1-Pin|pin@10||110|10.5||||
NPolysilicon-1-Pin|pin@13||5|14||||
NPolysilicon-1-Pin|pin@14||51|-10||||
NPolysilicon-1-Pin|pin@15||68|-10||||
NPolysilicon-1-Pin|pin@16||68|14.5||||
NPolysilicon-1-Pin|pin@18||33|-11|||R|
NPolysilicon-1-Pin|pin@19||16|-11|||R|
NPolysilicon-1-Pin|pin@22||71|44||||
NPolysilicon-1-Pin|pin@23||71|54||||
NPolysilicon-1-Pin|pin@24||42|44||||
NPolysilicon-1-Pin|pin@25||24|43||||
NPolysilicon-1-Pin|pin@28||3|-11||||
NPolysilicon-1-Pin|pin@29||3|-22||||
NPolysilicon-1-Pin|pin@31||-37|-22||||
NPolysilicon-1-Pin|pin@32||5|43||||
NMetal-1-Pin|pin@36||46.5|14||||
NMetal-1-Pin|pin@37||38|14||||
NMetal-1-Pin|pin@38||37.5|14||||
NMetal-1-Pin|pin@43||-16|49||||
NMetal-1-Pin|pin@44||-16|-20||||
NMetal-1-Pin|pin@49||97.5|-20||||
NMetal-1-Pin|pin@50||97.5|49||||
NMetal-1-Pin|pin@51||-16|49||||
NMetal-1-Pin|pin@52||-16|49||||
NMetal-1-Pin|pin@53||88.5|14.5||||
NP-Transistor|pmos@0||24|30|12||R|
NP-Transistor|pmos@1||33|30|12||R|
NP-Transistor|pmos@2||42|30|12||R|
NP-Transistor|pmos@3||51|30|12||R|
NMetal-1-P-Well-Con|substr@0||38|-20|40|||
NMetal-1-N-Well-Con|well@0||37|49|40|||
AP-Active|net@1|||S1800|contact@0||19|30|pmos@0|diff-top|20.25|30
AP-Active|net@2|||S0|contact@3||29|30|pmos@0|diff-bottom|27.75|30
AN-Active|net@11|||S1800|contact@1||19|1|nmos@0|diff-top|20.25|1
AN-Active|net@14|||S0|contact@7||38|1|nmos@1|diff-bottom|36.75|1
AP-Active|net@18|||S0|contact@8||38|30|pmos@1|diff-bottom|36.75|30
AN-Active|net@23|||S0|contact@11||47|1|nmos@2|diff-bottom|45.75|1
AN-Active|net@27|||S0|contact@15||56|1|nmos@3|diff-bottom|54.75|1
AP-Active|net@31|||S0|contact@16||56|30|pmos@3|diff-bottom|54.75|30
AP-Active|net@32|||S0|contact@12||47|30|pmos@2|diff-bottom|45.75|30
APolysilicon-1|net@61|||S900|pmos@2|poly-left|42|20.5|nmos@2|poly-right|42|5.5
APolysilicon-1|net@62|||S900|pmos@1|poly-left|33|20.5|nmos@1|poly-right|33|5.5
APolysilicon-1|net@69|||S900|pmos@3|poly-left|51|20.5|nmos@3|poly-right|51|5.5
APolysilicon-1|net@70|||S900|pmos@0|poly-left|24|20.5|nmos@0|poly-right|24|5.5
APolysilicon-1|net@74|||S0|pin@13||5|14|contact@17||-4|14
APolysilicon-1|net@77|||S1800|pin@14||51|-10|pin@15||68|-10
APolysilicon-1|net@78|||S2700|pin@15||68|-10|pin@16||68|14.5
APolysilicon-1|net@83|||S0|pin@18||33|-11|pin@19||16|-11
APolysilicon-1|net@88|||S2700|pin@22||71|44|pin@23||71|54
APolysilicon-1|net@89|||S1800|pin@23||71|54|pin@9||110|54
AP-Active|net@92|||S1800|contact@3||28.5|30|pmos@1|diff-top|29.25|30
AN-Active|net@93|||S1800|contact@7||37.5|1|nmos@2|diff-top|38.25|1
AP-Active|net@94|||S1800|contact@8||37.5|30|pmos@2|diff-top|38.25|30
AN-Active|net@95|||S1800|contact@11||46.5|1|nmos@3|diff-top|47.25|1
AP-Active|net@96|||S1800|contact@12||46.5|30|pmos@3|diff-top|47.25|30
APolysilicon-1|net@100|||S900|nmos@3|poly-left|51|-3.5|pin@14||51|-10
APolysilicon-1|net@102|||S900|pin@25||24|43|pmos@0|poly-right|24|39.5
APolysilicon-1|net@108|||S0|pin@19||16|-11|pin@28||3|-11
APolysilicon-1|net@109|||S900|pin@28||3|-11|pin@29||3|-22
APolysilicon-1|net@112|||S900|pin@4||-37|14.5|pin@31||-37|-22
APolysilicon-1|net@113|||S0|pin@29||3|-22|pin@31||-37|-22
APolysilicon-1|net@114|||S2700|pin@13||5|14|pin@32||5|43
APolysilicon-1|net@115|||S1800|pin@32||5|43|pin@25||24|43
AMetal-1|net@116||1|S900|well@0||28.5|49|contact@3||28.5|30
AN-Active|net@125|||S0|contact@19||28|1|nmos@0|diff-bottom|27.75|1
APolysilicon-1|net@129|||S2700|pin@18||33|-11|nmos@1|poly-left|33|-3.5
APolysilicon-1|net@130|||S0|pin@22||71|44|pin@24||42|44
APolysilicon-1|net@131|||S900|pin@24||42|44|pmos@2|poly-right|42|39.5
AMetal-1|net@132||1|S900|contact@12||46.5|30|pin@36||46.5|14
AMetal-1|net@134||1|S0|pin@36||46.5|14|pin@37||38|14
AMetal-1|net@135||1|S0|pin@37||38|14|pin@38||37.5|14
AMetal-1|net@136||1|S2700|contact@7||37.5|1|pin@38||37.5|14
AMetal-1|net@137||1|S900|contact@1||19|1|substr@0||19|-20
AMetal-1|net@138||1|S900|contact@15||55.5|1|substr@0||55.5|-20
AN-Active|net@139|||S0|nmos@1|diff-top|29.25|1|contact@19||28|1
AMetal-1|net@140|||S2700|contact@17||-4|14|Inverter@4|out|-4|14.5
APolysilicon-1|net@146|||S1800|pin@4||-37|14.5|Inverter@4|A|-24|14.5
AMetal-1|net@156||1|S2700|Inverter@4|VCC|-16|45.5|pin@43||-16|49
AMetal-1|net@157||1|S900|Inverter@4|VSS|-16|-6.5|pin@44||-16|-20
AMetal-1|net@158||1|S0|substr@0||38|-20|pin@44||-16|-20
APolysilicon-1|net@167|||S900|pin@9||110|54|pin@10||110|10.5
AMetal-1|net@172||1|S1800|substr@0||38|-20|pin@49||97.5|-20
APolysilicon-1|net@178|||S0|pin@10||110|10.5|Inverter@5|A|108.5|10.5
APolysilicon-1|net@179|||S1800|pin@16||68|14.5|contact@23||78|14.5
AMetal-1|net@182||1|S2700|Inverter@5|VCC|97.5|41.5|pin@50||97.5|49
AMetal-1|net@183||1|S2700|pin@49||97.5|-20|Inverter@5|VSS|97.5|-10.5
AMetal-1|net@185||1|S2700|Inverter@4|VCC|-16|45.5|pin@51||-16|49
AMetal-1|net@187||1|S2700|Inverter@4|VCC|-16|45.5|pin@52||-16|49
AMetal-1|net@188||1|S2700|Inverter@5|out|88.5|10|pin@53||88.5|14.5
AMetal-1|net@189||1|S1800|contact@23||78|14.5|pin@53||88.5|14.5
AMetal-1|net@190||1|S1800|well@0||37|49|pin@50||97.5|49
AMetal-1|net@191||1|S0|well@0||37|49|pin@52||-16|49
EA||D5G2;|pin@18||I
EA_n||D5G2;|pin@32||U
EB||D5G2;|pin@24||I
EB_n||D5G2;|pin@16||U
EF||D5G2;|pin@36||O
EVCC||D5G2;|well@0||P
EVSS||D5G2;|substr@0||G
X

# Cell XOR;1{net.als}
CXOR;1{net.als}||artwork|1556133830595|1556642647509||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Tue Apr 30, 2019 09:44:07",#-------------------------------------------------,"","model Inverter(in_, out_, VCC, VSS)","nmos_0: nMOStran(in_, VSS, out_)","pmos_0: PMOStran(in_, VCC, out_)",substr_0: ground(VSS),well_0: power(VCC),set power = H@3,"","model XOR(A, B, F, VCC, VSS, A_n, B_n)","Inverter_4: Inverter(A, A_n, VCC, VSS)","Inverter_5: Inverter(B, B_n, VCC, VSS)","nmos_0: nMOStran(A_n, VSS, net_125)","nmos_1: nMOStran(A, net_125, F)","nmos_2: nMOStran(B, F, net_23)","nmos_3: nMOStran(B_n, net_23, VSS)","pmos_0: PMOStran(A_n, net_1, VCC)","pmos_1: PMOStran(A, VCC, net_18)","pmos_2: PMOStran(B, net_18, F)","pmos_3: PMOStran(B_n, F, net_31)",substr_0: ground(VSS),well_0: power(VCC),set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell XOR;1{sch}
CXOR;1{sch}||schematic|1556123899925|1556568855980|
Ngeneric:Facet-Center|art@0||0|0||||AV
NGround|gnd@1||-48.5|23||||
NTransistor|nmos@4||-65|17|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@5||-57.5|16.5|||RR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@6||-50.5|29|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NWire_Pin|pin@42||-63|21||||
NWire_Pin|pin@43||-59.5|21||||
NWire_Pin|pin@44||-46|15||||
NWire_Pin|pin@45||-46|33.5||||
NWire_Pin|pin@46||-48.5|33.5||||
NWire_Pin|pin@48||-57.5|15||||
NWire_Pin|pin@62||-57.5|29||||
NWire_Pin|pin@63||-51.5|34||||
NWire_Pin|pin@64||-72.5|34||||
NWire_Pin|pin@65||-55.5|22||||
NWire_Pin|pin@66||-66|22||||
NWire_Pin|pin@67||-66|23||||
NWire_Pin|pin@68||-72|23||||
NWire_Pin|pin@69||-42|21||||
NTransistor|pmos@4||-65|27|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|pmos@5||-57.5|25||||2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|pmos@6||-50.5|39|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NPower|pwr@2||-48.5|44||||
Awire|net@78|||900|pmos@4|s|-63|25|pin@42||-63|21
Awire|net@79|||900|pin@42||-63|21|nmos@4|d|-63|19
Awire|net@80|||2700|nmos@5|d|-59.5|18.5|pin@43||-59.5|21
Awire|net@81|||2700|pin@43||-59.5|21|pmos@5|s|-59.5|23
Awire|net@84|||2700|pin@44||-46|15|pin@45||-46|33.5
Awire|net@85|||900|pmos@6|s|-48.5|37|pin@46||-48.5|33.5
Awire|net@86|||900|pin@46||-48.5|33.5|nmos@6|d|-48.5|31
Awire|net@87|||0|pin@45||-46|33.5|pin@46||-48.5|33.5
Awire|net@90|||1800|nmos@4|s|-63|15|pin@48||-57.5|15
Awire|net@91|||1800|pin@48||-57.5|15|pin@44||-46|15
Awire|net@92|||900|nmos@5|g|-57.5|15.5|pin@48||-57.5|15
Awire|net@109|||900|nmos@6|s|-48.5|27|gnd@1||-48.5|25
Awire|net@110|||900|pwr@2||-48.5|44|pmos@6|d|-48.5|41
Awire|net@120|||1800|pmos@4|d|-63|29|pin@62||-57.5|29
Awire|net@121|||1800|pin@62||-57.5|29|nmos@6|g|-51.5|29
Awire|net@122|||2700|pmos@5|g|-57.5|26|pin@62||-57.5|29
Awire|net@123|||900|pmos@6|g|-51.5|39|pin@63||-51.5|34
Awire|net@124|||900|pin@63||-51.5|34|nmos@6|g|-51.5|29
Awire|net@125|||0|pin@63||-51.5|34|pin@64||-72.5|34
Awire|net@129|||2700|nmos@5|s|-55.5|18.5|pin@65||-55.5|22
Awire|net@130|||2700|pin@65||-55.5|22|pmos@5|d|-55.5|23
Awire|net@131|||2700|nmos@4|g|-66|17|pin@66||-66|22
Awire|net@133|||0|pin@65||-55.5|22|pin@66||-66|22
Awire|net@134|||2700|pin@66||-66|22|pin@67||-66|23
Awire|net@135|||2700|pin@67||-66|23|pmos@4|g|-66|27
Awire|net@136|||0|pin@67||-66|23|pin@68||-72|23
Awire|net@137|||1800|pin@42||-63|21|pin@43||-59.5|21
Awire|net@138|||1800|pin@43||-59.5|21|pin@69||-42|21
EA||D5G2;|pin@64||I
EB||D5G2;|pin@68||I
EF||D5G2;|pin@69||O
EVDD||D5G2;|pwr@2||P
X

# Cell XOR;1{vhdl}
CXOR;1{vhdl}||artwork|1556133830565|1556642537885||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell Inverter{lay} --------------------,entity Inverter is port(in_: in BIT; out_: out BIT; VCC: out BIT; VSS: out ,    BIT);,  end Inverter;,"",architecture Inverter_BODY of Inverter is,"  component nMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,"  component PMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,  component ground port(metal_1_well: inout BIT);,    end component;,  component power port(metal_1_substrate: inout BIT);,    end component;,"",begin,"  nmos_0: nMOStran port map(in_, VSS, out_);","  pmos_0: PMOStran port map(in_, VCC, out_);",  substr_0: ground port map(VSS);,  well_0: power port map(VCC);,end Inverter_BODY;,"",-------------------- Cell XOR{lay} --------------------,"entity XOR_ is port(A, B: in BIT; F: out BIT; VCC: out BIT; VSS: out BIT; A_n, ",    B_n: inout BIT);,  end XOR_;,"",architecture XOR__BODY of XOR_ is,  component Inverter port(in_: in BIT; out_: out BIT; VCC: out BIT; VSS: out ,    BIT);,    end component;,"  component nMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,"  component PMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,  component ground port(metal_1_well: inout BIT);,    end component;,  component power port(metal_1_substrate: inout BIT);,    end component;,"","  signal net_1, net_125, net_18, net_23, net_31: BIT;","",begin,"  Inverter_4: Inverter port map(A, A_n, VCC, VSS);","  Inverter_5: Inverter port map(B, B_n, VCC, VSS);","  nmos_0: nMOStran port map(A_n, VSS, net_125);","  nmos_1: nMOStran port map(A, net_125, F);","  nmos_2: nMOStran port map(B, F, net_23);","  nmos_3: nMOStran port map(B_n, net_23, VSS);","  pmos_0: PMOStran port map(A_n, net_1, VCC);","  pmos_1: PMOStran port map(A, VCC, net_18);","  pmos_2: PMOStran port map(B, net_18, F);","  pmos_3: PMOStran port map(B_n, F, net_31);",  substr_0: ground port map(VSS);,  well_0: power port map(VCC);,end XOR__BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell XOR_2_1;1{lay}
CXOR_2_1;1{lay}||mocmos|1556594667234|1556650595497||DRC_last_good_drc_area_date()G1556650598856|DRC_last_good_drc_bit()I18|DRC_last_good_drc_date()G1556650598856
Ngeneric:Facet-Center|art@0||0|0||||AV
NMetal-1-P-Active-Con|contact@0||-21|15|10||R|
NMetal-1-N-Active-Con|contact@1||-21|-14||||
NMetal-1-P-Active-Con|contact@2||-11.5|15|10||R|
NMetal-1-N-Active-Con|contact@3||-2.5|-14||||
NMetal-1-P-Active-Con|contact@4||-2.5|15|10||R|
NMetal-1-N-Active-Con|contact@5||6.5|-14||||
NMetal-1-P-Active-Con|contact@6||6.5|15|10||R|
NMetal-1-N-Active-Con|contact@7||15.5|-14||||
NMetal-1-P-Active-Con|contact@8||15.5|15|10||R|
NMetal-1-N-Active-Con|contact@10||-12|-14||||
NMetal-1-P-Active-Con|contact@12||-55.5|16|10||R|
NMetal-1-N-Active-Con|contact@13||-55.5|-13||||
NMetal-1-N-Active-Con|contact@14||-46|-13||||
NMetal-1-P-Active-Con|contact@15||-46|16|10||R|
NMetal-1-Polysilicon-1-Con|contact@17||-67|30||||
NMetal-1-Polysilicon-1-Con|contact@18||-37|-1||||
NMetal-1-P-Active-Con|contact@19||-90|15.5|10||R|
NMetal-1-N-Active-Con|contact@20||-90|-13.5||||
NMetal-1-N-Active-Con|contact@21||-80.5|-13.5||||
NMetal-1-P-Active-Con|contact@22||-80.5|15.5|10||R|
NMetal-1-Polysilicon-1-Con|contact@23||-101|-32.5||||
NMetal-1-Polysilicon-1-Con|contact@24||-74|-1.5||||
NN-Transistor|nmos@0||-16|-14|2||R|
NN-Transistor|nmos@1||-7|-14|2||R|
NN-Transistor|nmos@2||2|-14|2||R|
NN-Transistor|nmos@3||11|-14|2||R|
NN-Transistor|nmos@4||-50.5|-13|2||R|
NN-Transistor|nmos@5||-85|-13.5|2||R|
NPolysilicon-1-Pin|pin@1||11|-25||||
NPolysilicon-1-Pin|pin@5||-24|-22|||R|
NPolysilicon-1-Pin|pin@8||-16|30||||
NPolysilicon-1-Pin|pin@9||-37|-22||||
NPolysilicon-1-Pin|pin@10||-35.5|30||||
NMetal-1-Pin|pin@17||-46|-1||||
NMetal-1-Pin|pin@18||-38.5|-1||||
NPolysilicon-1-Pin|pin@19||-50.5|1.5||||
NPolysilicon-1-Pin|pin@20||-66.5|1.5||||
NMetal-1-Pin|pin@21||-80.5|-1.5||||
NMetal-1-Pin|pin@22||-73|-1.5||||
NPolysilicon-1-Pin|pin@23||-85|1||||
NPolysilicon-1-Pin|pin@24||-101|1||||
NPolysilicon-1-Pin|pin@25||11|-33||||
NPolysilicon-1-Pin|pin@34||-96.5|-33||||
NPolysilicon-1-Pin|pin@35||-16|-22||||
NPolysilicon-1-Pin|pin@36||2|30||||
NPolysilicon-1-Pin|pin@37||-7|-27||||
NPolysilicon-1-Pin|pin@38||-74|-27||||
NMetal-1-Pin|pin@45||-21|3||||
NMetal-1-Pin|pin@46||15.5|3||||
NMetal-1-Pin|pin@47||6.5|29.5||||
NMetal-1-Pin|pin@48||24|29.5||||
NMetal-1-Pin|pin@49||24|7||||
NMetal-1-Pin|pin@50||24|-4||||
NMetal-1-Pin|pin@51||-2.5|-4||||
NP-Transistor|pmos@0||-16|15|12||R|
NP-Transistor|pmos@1||-7|15|12||R|
NP-Transistor|pmos@2||2|15|12||R|
NP-Transistor|pmos@3||11|15|12||R|
NP-Transistor|pmos@4||-50.5|16|12||R|
NP-Transistor|pmos@5||-85|15.5|12||R|
NMetal-1-P-Well-Con|substr@0||-40|-47|110|7||
NMetal-1-N-Well-Con|well@2||-39|47|110|7||
AP-Active|net@0|||S1800|contact@0||-21|15|pmos@0|diff-top|-19.75|15
APolysilicon-1|net@1|||S900|nmos@3|poly-left|11|-18.5|pin@1||11|-25
APolysilicon-1|net@3|||S0|pin@5||-24|-22|pin@9||-37|-22
AN-Active|net@4|||S1800|contact@1||-21|-14|nmos@0|diff-top|-19.75|-14
APolysilicon-1|net@6|||S1800|pin@10||-35.5|30|pin@8||-16|30
AN-Active|net@8|||S0|contact@10||-12|-14|nmos@0|diff-bottom|-12.25|-14
AN-Active|net@19|||S0|nmos@1|diff-top|-10.75|-14|contact@10||-12|-14
AN-Active|net@20|||S0|contact@3||-2|-14|nmos@1|diff-bottom|-3.25|-14
AP-Active|net@24|||S0|contact@4||-2|15|pmos@1|diff-bottom|-3.25|15
AP-Active|net@27|||S0|contact@2||-11|15|pmos@0|diff-bottom|-12.25|15
AN-Active|net@28|||S0|contact@5||7|-14|nmos@2|diff-bottom|5.75|-14
AN-Active|net@29|||S0|contact@7||16|-14|nmos@3|diff-bottom|14.75|-14
AP-Active|net@30|||S0|contact@8||16|15|pmos@3|diff-bottom|14.75|15
AP-Active|net@31|||S0|contact@6||7|15|pmos@2|diff-bottom|5.75|15
APolysilicon-1|net@32|||S900|pmos@2|poly-left|2|5.5|nmos@2|poly-right|2|-9.5
APolysilicon-1|net@33|||S900|pmos@1|poly-left|-7|5.5|nmos@1|poly-right|-7|-9.5
APolysilicon-1|net@34|||S900|pmos@3|poly-left|11|5.5|nmos@3|poly-right|11|-9.5
APolysilicon-1|net@35|||S900|pmos@0|poly-left|-16|5.5|nmos@0|poly-right|-16|-9.5
AP-Active|net@40|||S1800|contact@2||-11.5|15|pmos@1|diff-top|-10.75|15
AN-Active|net@41|||S1800|contact@3||-2.5|-14|nmos@2|diff-top|-1.75|-14
AP-Active|net@42|||S1800|contact@4||-2.5|15|pmos@2|diff-top|-1.75|15
AN-Active|net@43|||S1800|contact@5||6.5|-14|nmos@3|diff-top|7.25|-14
AP-Active|net@44|||S1800|contact@6||6.5|15|pmos@3|diff-top|7.25|15
AN-Active|net@56|||S0|contact@14||-45.5|-13|nmos@4|diff-bottom|-46.75|-13
AP-Active|net@57|||S1800|contact@12||-55.5|16|pmos@4|diff-top|-54.25|16
AMetal-1|net@58||1|S1800|pin@17||-46|-1|pin@18||-38.5|-1
AN-Active|net@59|||S1800|contact@13||-55.5|-13|nmos@4|diff-top|-54.25|-13
AP-Active|net@60|||S0|contact@15||-45.5|16|pmos@4|diff-bottom|-46.75|16
AMetal-1|net@66||1|S900|contact@15||-46|16|pin@17||-46|-1
AMetal-1|net@67||1|S900|pin@17||-46|-1|contact@14||-46|-13
APolysilicon-1|net@68|||S0|pin@10||-35.5|30|contact@17||-67|30
APolysilicon-1|net@70|||S900|pmos@4|poly-left|-50.5|6.5|pin@19||-50.5|1.5
APolysilicon-1|net@71|||S900|pin@19||-50.5|1.5|nmos@4|poly-right|-50.5|-8.5
APolysilicon-1|net@72|||S0|pin@19||-50.5|1.5|pin@20||-66.5|1.5
APolysilicon-1|net@73|||S2700|pin@20||-66.5|1.5|contact@17||-66.5|30
AMetal-1|net@74||1|S1800|pin@18||-38.5|-1|contact@18||-37|-1
APolysilicon-1|net@75|||S2700|pin@9||-37|-22|contact@18||-37|-1
AN-Active|net@76|||S0|contact@21||-80|-13.5|nmos@5|diff-bottom|-81.25|-13.5
AP-Active|net@77|||S1800|contact@19||-90|15.5|pmos@5|diff-top|-88.75|15.5
AN-Active|net@79|||S1800|contact@20||-90|-13.5|nmos@5|diff-top|-88.75|-13.5
AP-Active|net@80|||S0|contact@22||-80|15.5|pmos@5|diff-bottom|-81.25|15.5
AMetal-1|net@81||1|S900|contact@22||-80.5|15.5|pin@21||-80.5|-1.5
AMetal-1|net@82||1|S900|pin@21||-80.5|-1.5|contact@21||-80.5|-13.5
APolysilicon-1|net@83|||S900|pmos@5|poly-left|-85|6|pin@23||-85|1
APolysilicon-1|net@84|||S900|pin@23||-85|1|nmos@5|poly-right|-85|-9
APolysilicon-1|net@85|||S0|pin@23||-85|1|pin@24||-101|1
APolysilicon-1|net@86|||S900|pin@1||11|-25|pin@25||11|-33
APolysilicon-1|net@91|||S900|pin@24||-101|1|contact@23||-101|-33
AMetal-1|net@94||1|S1800|pin@21||-80.5|-1.5|contact@24||-74|-1.5
AMetal-1|net@95||1|S1800|contact@24||-74|-1.5|pin@22||-73|-1.5
AMetal-1|net@99||1|S900|contact@13||-55.5|-13|substr@0||-55.5|-44
AMetal-1|net@100||1|S900|contact@20||-90|-13.5|substr@0||-90|-44
AMetal-1|net@104||1|S2700|contact@12||-55.5|16|well@2||-55.5|47
AMetal-1|net@105||1|S2700|contact@19||-90|15.5|well@2||-90|47
APolysilicon-1|net@111|||S0|pin@25||11|-33|pin@34||-96.5|-33
APolysilicon-1|net@112|||S0|pin@34||-96.5|-33|contact@23||-101|-33
APolysilicon-1|net@113|||S1800|pin@5||-24|-22|pin@35||-16|-22
APolysilicon-1|net@114|||S900|nmos@0|poly-left|-16|-18.5|pin@35||-16|-22
APolysilicon-1|net@115|||S1800|pin@8||-16|30|pin@36||2|30
APolysilicon-1|net@116|||S2700|pmos@2|poly-right|2|24.5|pin@36||2|30
APolysilicon-1|net@117|||S900|nmos@1|poly-left|-7|-18.5|pin@37||-7|-27
APolysilicon-1|net@118|||S0|pin@37||-7|-27|pin@38||-74|-27
APolysilicon-1|net@120|||S2700|pin@38||-74|-27|contact@24||-74|-1.5
AMetal-1|net@121||1|S900|well@2||-11.5|47|contact@2||-11.5|15
AMetal-1|net@122||1|S900|contact@1||-21|-14|substr@0||-21|-47
AMetal-1|net@123||1|S900|contact@7||15.5|-14|substr@0||15.5|-47
AMetal-1|net@136||1|S900|contact@0||-21|15|pin@45||-21|3
AMetal-1|net@137||1|S1800|pin@45||-21|3|pin@46||15.5|3
AMetal-1|net@138||1|S900|contact@8||15.5|15|pin@46||15.5|3
AMetal-1|net@139||1|S2700|contact@6||6.5|15|pin@47||6.5|29.5
AMetal-1|net@140||1|S1800|pin@47||6.5|29.5|pin@48||24|29.5
AMetal-1|net@141||1|S900|pin@48||24|29.5|pin@49||24|7
AMetal-1|net@142||1|S900|pin@49||24|7|pin@50||24|-4
AMetal-1|net@143||1|S0|pin@50||24|-4|pin@51||-2.5|-4
AMetal-1|net@144||1|S2700|contact@3||-2.5|-14|pin@51||-2.5|-4
EA||D5G2;|contact@23||I
EF||D5G2;|pin@50||O
EGND||D5G2;|substr@0||G
EVDD||D5G2;|well@2||P
Eb||D5G2;|contact@17||I
X

# Cell XOR_2_1;1{net.als}
CXOR_2_1;1{net.als}||artwork|1556559032910|1556650640845||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Tue Apr 30, 2019 11:57:20",#-------------------------------------------------,"","model XOR_2_1(A, b, F, VDD, GND)","nmos_0: nMOStran(net_3, GND, net_8)","nmos_1: nMOStran(net_33, net_8, F)","nmos_2: nMOStran(b, F, net_28)","nmos_3: nMOStran(A, net_28, GND)","nmos_4: nMOStran(b, GND, net_3)","nmos_5: nMOStran(A, GND, net_33)","pmos_0: PMOStran(net_3, net_0, VDD)","pmos_1: PMOStran(net_33, VDD, net_24)","pmos_2: PMOStran(b, net_24, F)","pmos_3: PMOStran(A, F, net_0)","pmos_4: PMOStran(b, VDD, net_3)","pmos_5: PMOStran(A, VDD, net_33)",substr_0: ground(GND),well_2: power(VDD),set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell XOR_2_1;1{sch}
CXOR_2_1;1{sch}||schematic|1556558791261|1556647117934|
Ngeneric:Facet-Center|art@0||0|0||||AV
NGround|gnd@1||-34.5|-10.5||||
NTransistor|nmos@0||-41|4.5|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@1||-41|-1|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@2||-29.5|4.5|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@3||-29.5|-2|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@4||-55|11.5|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@5||-50|-5|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NWire_Pin|pin@2||-34|22||||
NWire_Pin|pin@3||-39|-4||||
NWire_Pin|pin@4||-33.5|11||||
NWire_Pin|pin@5||-33.5|6.5||||
NWire_Pin|pin@14||-59.5|15||||
NWire_Pin|pin@43||-56|15||||
NWire_Pin|pin@44||-51|0||||
NWire_Pin|pin@45||-56|0||||
NWire_Pin|pin@46||-34|23.5||||
NWire_Pin|pin@47||-34.5|-4||||
NWire_Pin|pin@48||-53|8||||
NWire_Pin|pin@49||-61|8||||
NWire_Pin|pin@50||-61|-8.5||||
NWire_Pin|pin@51||-39|-8.5||||
NWire_Pin|pin@52||-39|-6||||
NWire_Pin|pin@53||-34.5|-6||||
NWire_Pin|pin@54||-48|-8.5||||
NWire_Pin|pin@55||-48|23.5||||
NWire_Pin|pin@57||-53|20||||
NWire_Pin|pin@58||-43.5|18.5||||
NWire_Pin|pin@59||-43.5|1||||
NWire_Pin|pin@61||-48|-1||||
NWire_Pin|pin@62||-51|-2||||
NWire_Pin|pin@63||-45.5|4.5||||
NWire_Pin|pin@64||-45.5|14.5||||
NWire_Pin|pin@65||-53|14.5||||
NWire_Pin|pin@66||-37|4.5||||
NWire_Pin|pin@67||-37|10||||
NWire_Pin|pin@68||-50.5|10||||
NWire_Pin|pin@69||-50.5|16||||
NWire_Pin|pin@70||-56|16||||
NWire_Pin|pin@74||-50.5|13||||
NWire_Pin|pin@75||-31.5|13||||
NWire_Pin|pin@76||-31.5|12.5||||
NWire_Pin|pin@77||-51.5|12.5||||
NWire_Pin|pin@78||-51.5|0||||
NWire_Pin|pin@79||-37|20||||
NWire_Pin|pin@80||-37|17.5||||
NWire_Pin|pin@81||-53|17.5||||
NWire_Pin|pin@82||-48|1||||
NWire_Pin|pin@94||-33.5|8.5||||
NWire_Pin|pin@95||-23.5|8.5||||
NTransistor|pmos@2||-41|20|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S6
NTransistor|pmos@3||-41|13|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S6
NTransistor|pmos@4||-29|20|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S6
NTransistor|pmos@5||-29|13|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S6
NTransistor|pmos@6||-55|21.5|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S6
NTransistor|pmos@7||-50|4.5|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S6
NPower|pwr@0||-34|25.5||||
Awire|net@32|||1800|pmos@2|d|-39|22|pin@2||-34|22
Awire|net@33|||1800|pin@2||-34|22|pmos@4|d|-27|22
Awire|net@35|||900|nmos@2|s|-27.5|2.5|nmos@3|d|-27.5|0
Awire|net@36|||900|nmos@0|s|-39|2.5|nmos@1|d|-39|1
Awire|net@37|||900|nmos@1|s|-39|-3|pin@3||-39|-4
Awire|net@40|||1800|pmos@3|s|-39|11|pin@4||-33.5|11
Awire|net@41|||1800|pin@4||-33.5|11|pmos@5|s|-27|11
Awire|net@42|||1800|nmos@0|d|-39|6.5|pin@5||-33.5|6.5
Awire|net@43|||1800|pin@5||-33.5|6.5|nmos@2|d|-27.5|6.5
Awire|net@154|||0|pin@43||-56|15|pin@14||-59.5|15
Awire|net@168|||2700|pin@44||-51|0|pmos@7|g|-51|4.5
Awire|net@171|||2700|pin@46||-34|23.5|pwr@0||-34|25.5
Awire|net@173|||0|nmos@3|s|-27.5|-4|pin@47||-34.5|-4
Awire|net@174|||0|pin@47||-34.5|-4|pin@3||-39|-4
Awire|net@176|||900|nmos@4|s|-53|9.5|pin@48||-53|8
Awire|net@177|||0|pin@48||-53|8|pin@49||-61|8
Awire|net@178|||900|pin@49||-61|8|pin@50||-61|-8.5
Awire|net@180|||2700|pin@51||-39|-8.5|pin@52||-39|-6
Awire|net@182|||2700|pin@53||-34.5|-6|pin@47||-34.5|-4
Awire|net@183|||1800|pin@52||-39|-6|pin@53||-34.5|-6
Awire|net@184|||1800|pin@50||-61|-8.5|pin@54||-48|-8.5
Awire|net@185|||1800|pin@54||-48|-8.5|pin@51||-39|-8.5
Awire|net@186|||900|nmos@5|s|-48|-7|pin@54||-48|-8.5
Awire|net@187|||1800|pmos@6|d|-53|23.5|pin@55||-48|23.5
Awire|net@188|||1800|pin@55||-48|23.5|pin@46||-34|23.5
Awire|net@189|||2700|pmos@7|d|-48|6.5|pin@55||-48|23.5
Awire|net@194|||900|pin@57||-53|20|pmos@6|s|-53|19.5
Awire|net@196|||450|pmos@2|g|-42|20|pin@58||-43.5|18.5
Awire|net@197|||900|pin@58||-43.5|18.5|pin@59||-43.5|1
Awire|net@203|||0|nmos@1|g|-42|-1|pin@61||-48|-1
Awire|net@204|||2700|nmos@5|g|-51|-5|pin@62||-51|-2
Awire|net@205|||2700|pin@62||-51|-2|pin@44||-51|0
Awire|net@206|||0|nmos@3|g|-30.5|-2|pin@62||-51|-2
Awire|net@207|||0|nmos@0|g|-42|4.5|pin@63||-45.5|4.5
Awire|net@208|||2700|pin@63||-45.5|4.5|pin@64||-45.5|14.5
Awire|net@209|||2700|nmos@4|d|-53|13.5|pin@65||-53|14.5
Awire|net@211|||0|pin@64||-45.5|14.5|pin@65||-53|14.5
Awire|net@212|||0|nmos@2|g|-30.5|4.5|pin@66||-37|4.5
Awire|net@213|||2700|pin@66||-37|4.5|pin@67||-37|10
Awire|net@214|||0|pin@67||-37|10|pin@68||-50.5|10
Awire|net@216|||900|pmos@6|g|-56|21.5|pin@70||-56|16
Awire|net@217|||900|pin@70||-56|16|pin@43||-56|15
Awire|net@218|||0|pin@69||-50.5|16|pin@70||-56|16
Awire|net@225|||2700|nmos@4|g|-56|11.5|pin@43||-56|15
Awire|net@226|||2700|pin@68||-50.5|10|pin@74||-50.5|13
Awire|net@227|||2700|pin@74||-50.5|13|pin@69||-50.5|16
Awire|net@228|||0|pmos@3|g|-42|13|pin@74||-50.5|13
Awire|net@229|||0|pmos@5|g|-30|13|pin@75||-31.5|13
Awire|net@230|||900|pin@75||-31.5|13|pin@76||-31.5|12.5
Awire|net@231|||0|pin@76||-31.5|12.5|pin@77||-51.5|12.5
Awire|net@232|||0|pin@44||-51|0|pin@78||-51.5|0
Awire|net@233|||0|pin@78||-51.5|0|pin@45||-56|0
Awire|net@234|||900|pin@77||-51.5|12.5|pin@78||-51.5|0
Awire|net@235|||0|pmos@4|g|-30|20|pin@79||-37|20
Awire|net@236|||900|pin@79||-37|20|pin@80||-37|17.5
Awire|net@237|||2700|pin@65||-53|14.5|pin@81||-53|17.5
Awire|net@238|||2700|pin@81||-53|17.5|pin@57||-53|20
Awire|net@239|||0|pin@80||-37|17.5|pin@81||-53|17.5
Awire|net@240|||900|pmos@7|s|-48|2.5|pin@61||-48|-1
Awire|net@241|||900|pmos@7|s|-48|2.5|pin@82||-48|1
Awire|net@242|||900|pin@82||-48|1|nmos@5|d|-48|-3
Awire|net@243|||0|pin@59||-43.5|1|pin@82||-48|1
Awire|net@266|||900|pmos@4|s|-27|18|pmos@5|d|-27|15
Awire|net@267|||900|pmos@2|s|-39|18|pmos@3|d|-39|15
Awire|net@268|||2700|pin@2||-34|22|pin@46||-34|23.5
Awire|net@270|||2700|gnd@1||-34.5|-8.5|pin@53||-34.5|-6
Awire|net@271|||900|pin@4||-33.5|11|pin@94||-33.5|8.5
Awire|net@272|||900|pin@94||-33.5|8.5|pin@5||-33.5|6.5
Awire|net@273|||1800|pin@94||-33.5|8.5|pin@95||-23.5|8.5
EA||D5G2;|pin@14||I
EB||D5G2;|pin@45||I
EF||D5G2;|pin@95||O
EGND||D5G2;|gnd@1||G
EVDD||D5G2;|pwr@0||P
X

# Cell XOR_2_1;1{vhdl}
CXOR_2_1;1{vhdl}||artwork|1556559032908|1556650601313||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell XOR_2_1{lay} --------------------,"entity XOR_2_1 is port(A, b: in BIT; F: out BIT; VDD: out BIT; GND: out BIT);",  end XOR_2_1;,"",architecture XOR_2_1_BODY of XOR_2_1 is,"  component nMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,"  component PMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,  component ground port(metal_1_well: inout BIT);,    end component;,  component power port(metal_1_substrate: inout BIT);,    end component;,"","  signal net_0, net_24, net_28, net_3, net_33, net_8: BIT;","",begin,"  nmos_0: nMOStran port map(net_3, GND, net_8);","  nmos_1: nMOStran port map(net_33, net_8, F);","  nmos_2: nMOStran port map(b, F, net_28);","  nmos_3: nMOStran port map(A, net_28, GND);","  nmos_4: nMOStran port map(b, GND, net_3);","  nmos_5: nMOStran port map(A, GND, net_33);","  pmos_0: PMOStran port map(net_3, net_0, VDD);","  pmos_1: PMOStran port map(net_33, VDD, net_24);","  pmos_2: PMOStran port map(b, net_24, F);","  pmos_3: PMOStran port map(A, F, net_0);","  pmos_4: PMOStran port map(b, VDD, net_3);","  pmos_5: PMOStran port map(A, VDD, net_33);",  substr_0: ground port map(GND);,  well_2: power port map(VDD);,end XOR_2_1_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X
