Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Oct 29 14:44:15 2024
| Host         : Miles-G14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RO_PUF_timing_summary_routed.rpt -pb RO_PUF_timing_summary_routed.pb -rpx RO_PUF_timing_summary_routed.rpx -warn_on_violation
| Design       : RO_PUF
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    2           
TIMING-18  Warning           Missing input or output delay  21          
TIMING-23  Warning           Combinational loop found       9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (3)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (18)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: display_driver/my_clk/tmp_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (18)
----------------------
 There are 18 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.113        0.000                      0                  495        0.185        0.000                      0                  495        4.500        0.000                       0                   234  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.113        0.000                      0                  495        0.185        0.000                      0                  495        4.500        0.000                       0                   234  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.113ns  (required time - arrival time)
  Source:                 ro_enable_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.848ns  (logic 2.503ns (36.549%)  route 4.345ns (63.451%))
  Logic Levels:           10  (CARRY4=4 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.632     5.153    clk_50MHz_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  ro_enable_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  ro_enable_reg[4]/Q
                         net (fo=2, routed)           0.362     5.972    ro4/slice0/EN
    SLICE_X4Y11          LUT4 (Prop_lut4_I0_O)        0.124     6.096 r  ro4/slice0/latch_INST_0/O
                         net (fo=2, routed)           0.839     6.934    ro4/slice1/A
    SLICE_X4Y10          LUT3 (Prop_lut3_I0_O)        0.124     7.058 f  ro4/slice1/latch_INST_0/O
                         net (fo=2, routed)           1.021     8.079    ro4/slice2/A
    SLICE_X4Y10          LUT3 (Prop_lut3_I0_O)        0.154     8.233 r  ro4/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.444     8.677    ro_out[4]
    SLICE_X4Y11          LUT6 (Prop_lut6_I0_O)        0.327     9.004 r  selected_ro_out_inferred_i_3/O
                         net (fo=1, routed)           0.971     9.976    selected_ro_out_inferred_i_3_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.124    10.100 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.708    10.808    selected_ro_out
    SLICE_X8Y15          LUT3 (Prop_lut3_I2_O)        0.124    10.932 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    10.932    ro_counter[3]_i_2_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.445 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.445    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.562 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.562    ro_counter_reg[7]_i_1_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.679 r  ro_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.679    ro_counter_reg[11]_i_1_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.002 r  ro_counter_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.002    ro_counter__0[13]
    SLICE_X8Y18          FDRE                                         r  ro_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.440    14.781    clk_50MHz_IBUF_BUFG
    SLICE_X8Y18          FDRE                                         r  ro_counter_reg[13]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X8Y18          FDRE (Setup_fdre_C_D)        0.109    15.115    ro_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -12.002    
  -------------------------------------------------------------------
                         slack                                  3.113    

Slack (MET) :             3.121ns  (required time - arrival time)
  Source:                 ro_enable_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.840ns  (logic 2.495ns (36.474%)  route 4.345ns (63.526%))
  Logic Levels:           10  (CARRY4=4 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.632     5.153    clk_50MHz_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  ro_enable_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  ro_enable_reg[4]/Q
                         net (fo=2, routed)           0.362     5.972    ro4/slice0/EN
    SLICE_X4Y11          LUT4 (Prop_lut4_I0_O)        0.124     6.096 r  ro4/slice0/latch_INST_0/O
                         net (fo=2, routed)           0.839     6.934    ro4/slice1/A
    SLICE_X4Y10          LUT3 (Prop_lut3_I0_O)        0.124     7.058 f  ro4/slice1/latch_INST_0/O
                         net (fo=2, routed)           1.021     8.079    ro4/slice2/A
    SLICE_X4Y10          LUT3 (Prop_lut3_I0_O)        0.154     8.233 r  ro4/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.444     8.677    ro_out[4]
    SLICE_X4Y11          LUT6 (Prop_lut6_I0_O)        0.327     9.004 r  selected_ro_out_inferred_i_3/O
                         net (fo=1, routed)           0.971     9.976    selected_ro_out_inferred_i_3_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.124    10.100 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.708    10.808    selected_ro_out
    SLICE_X8Y15          LUT3 (Prop_lut3_I2_O)        0.124    10.932 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    10.932    ro_counter[3]_i_2_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.445 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.445    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.562 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.562    ro_counter_reg[7]_i_1_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.679 r  ro_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.679    ro_counter_reg[11]_i_1_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.994 r  ro_counter_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.994    ro_counter__0[15]
    SLICE_X8Y18          FDRE                                         r  ro_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.440    14.781    clk_50MHz_IBUF_BUFG
    SLICE_X8Y18          FDRE                                         r  ro_counter_reg[15]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X8Y18          FDRE (Setup_fdre_C_D)        0.109    15.115    ro_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -11.994    
  -------------------------------------------------------------------
                         slack                                  3.121    

Slack (MET) :             3.197ns  (required time - arrival time)
  Source:                 ro_enable_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.764ns  (logic 2.419ns (35.761%)  route 4.345ns (64.239%))
  Logic Levels:           10  (CARRY4=4 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.632     5.153    clk_50MHz_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  ro_enable_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  ro_enable_reg[4]/Q
                         net (fo=2, routed)           0.362     5.972    ro4/slice0/EN
    SLICE_X4Y11          LUT4 (Prop_lut4_I0_O)        0.124     6.096 r  ro4/slice0/latch_INST_0/O
                         net (fo=2, routed)           0.839     6.934    ro4/slice1/A
    SLICE_X4Y10          LUT3 (Prop_lut3_I0_O)        0.124     7.058 f  ro4/slice1/latch_INST_0/O
                         net (fo=2, routed)           1.021     8.079    ro4/slice2/A
    SLICE_X4Y10          LUT3 (Prop_lut3_I0_O)        0.154     8.233 r  ro4/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.444     8.677    ro_out[4]
    SLICE_X4Y11          LUT6 (Prop_lut6_I0_O)        0.327     9.004 r  selected_ro_out_inferred_i_3/O
                         net (fo=1, routed)           0.971     9.976    selected_ro_out_inferred_i_3_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.124    10.100 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.708    10.808    selected_ro_out
    SLICE_X8Y15          LUT3 (Prop_lut3_I2_O)        0.124    10.932 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    10.932    ro_counter[3]_i_2_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.445 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.445    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.562 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.562    ro_counter_reg[7]_i_1_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.679 r  ro_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.679    ro_counter_reg[11]_i_1_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.918 r  ro_counter_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.918    ro_counter__0[14]
    SLICE_X8Y18          FDRE                                         r  ro_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.440    14.781    clk_50MHz_IBUF_BUFG
    SLICE_X8Y18          FDRE                                         r  ro_counter_reg[14]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X8Y18          FDRE (Setup_fdre_C_D)        0.109    15.115    ro_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -11.918    
  -------------------------------------------------------------------
                         slack                                  3.197    

Slack (MET) :             3.217ns  (required time - arrival time)
  Source:                 ro_enable_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.744ns  (logic 2.399ns (35.570%)  route 4.345ns (64.430%))
  Logic Levels:           10  (CARRY4=4 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.632     5.153    clk_50MHz_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  ro_enable_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  ro_enable_reg[4]/Q
                         net (fo=2, routed)           0.362     5.972    ro4/slice0/EN
    SLICE_X4Y11          LUT4 (Prop_lut4_I0_O)        0.124     6.096 r  ro4/slice0/latch_INST_0/O
                         net (fo=2, routed)           0.839     6.934    ro4/slice1/A
    SLICE_X4Y10          LUT3 (Prop_lut3_I0_O)        0.124     7.058 f  ro4/slice1/latch_INST_0/O
                         net (fo=2, routed)           1.021     8.079    ro4/slice2/A
    SLICE_X4Y10          LUT3 (Prop_lut3_I0_O)        0.154     8.233 r  ro4/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.444     8.677    ro_out[4]
    SLICE_X4Y11          LUT6 (Prop_lut6_I0_O)        0.327     9.004 r  selected_ro_out_inferred_i_3/O
                         net (fo=1, routed)           0.971     9.976    selected_ro_out_inferred_i_3_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.124    10.100 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.708    10.808    selected_ro_out
    SLICE_X8Y15          LUT3 (Prop_lut3_I2_O)        0.124    10.932 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    10.932    ro_counter[3]_i_2_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.445 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.445    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.562 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.562    ro_counter_reg[7]_i_1_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.679 r  ro_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.679    ro_counter_reg[11]_i_1_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.898 r  ro_counter_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.898    ro_counter__0[12]
    SLICE_X8Y18          FDRE                                         r  ro_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.440    14.781    clk_50MHz_IBUF_BUFG
    SLICE_X8Y18          FDRE                                         r  ro_counter_reg[12]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X8Y18          FDRE (Setup_fdre_C_D)        0.109    15.115    ro_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -11.898    
  -------------------------------------------------------------------
                         slack                                  3.217    

Slack (MET) :             3.232ns  (required time - arrival time)
  Source:                 ro_enable_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.731ns  (logic 2.386ns (35.446%)  route 4.345ns (64.554%))
  Logic Levels:           9  (CARRY4=3 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.632     5.153    clk_50MHz_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  ro_enable_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  ro_enable_reg[4]/Q
                         net (fo=2, routed)           0.362     5.972    ro4/slice0/EN
    SLICE_X4Y11          LUT4 (Prop_lut4_I0_O)        0.124     6.096 r  ro4/slice0/latch_INST_0/O
                         net (fo=2, routed)           0.839     6.934    ro4/slice1/A
    SLICE_X4Y10          LUT3 (Prop_lut3_I0_O)        0.124     7.058 f  ro4/slice1/latch_INST_0/O
                         net (fo=2, routed)           1.021     8.079    ro4/slice2/A
    SLICE_X4Y10          LUT3 (Prop_lut3_I0_O)        0.154     8.233 r  ro4/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.444     8.677    ro_out[4]
    SLICE_X4Y11          LUT6 (Prop_lut6_I0_O)        0.327     9.004 r  selected_ro_out_inferred_i_3/O
                         net (fo=1, routed)           0.971     9.976    selected_ro_out_inferred_i_3_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.124    10.100 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.708    10.808    selected_ro_out
    SLICE_X8Y15          LUT3 (Prop_lut3_I2_O)        0.124    10.932 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    10.932    ro_counter[3]_i_2_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.445 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.445    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.562 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.562    ro_counter_reg[7]_i_1_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.885 r  ro_counter_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.885    ro_counter__0[9]
    SLICE_X8Y17          FDRE                                         r  ro_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.442    14.783    clk_50MHz_IBUF_BUFG
    SLICE_X8Y17          FDRE                                         r  ro_counter_reg[9]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X8Y17          FDRE (Setup_fdre_C_D)        0.109    15.117    ro_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -11.885    
  -------------------------------------------------------------------
                         slack                                  3.232    

Slack (MET) :             3.240ns  (required time - arrival time)
  Source:                 ro_enable_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.723ns  (logic 2.378ns (35.369%)  route 4.345ns (64.631%))
  Logic Levels:           9  (CARRY4=3 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.632     5.153    clk_50MHz_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  ro_enable_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  ro_enable_reg[4]/Q
                         net (fo=2, routed)           0.362     5.972    ro4/slice0/EN
    SLICE_X4Y11          LUT4 (Prop_lut4_I0_O)        0.124     6.096 r  ro4/slice0/latch_INST_0/O
                         net (fo=2, routed)           0.839     6.934    ro4/slice1/A
    SLICE_X4Y10          LUT3 (Prop_lut3_I0_O)        0.124     7.058 f  ro4/slice1/latch_INST_0/O
                         net (fo=2, routed)           1.021     8.079    ro4/slice2/A
    SLICE_X4Y10          LUT3 (Prop_lut3_I0_O)        0.154     8.233 r  ro4/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.444     8.677    ro_out[4]
    SLICE_X4Y11          LUT6 (Prop_lut6_I0_O)        0.327     9.004 r  selected_ro_out_inferred_i_3/O
                         net (fo=1, routed)           0.971     9.976    selected_ro_out_inferred_i_3_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.124    10.100 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.708    10.808    selected_ro_out
    SLICE_X8Y15          LUT3 (Prop_lut3_I2_O)        0.124    10.932 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    10.932    ro_counter[3]_i_2_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.445 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.445    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.562 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.562    ro_counter_reg[7]_i_1_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.877 r  ro_counter_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.877    ro_counter__0[11]
    SLICE_X8Y17          FDRE                                         r  ro_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.442    14.783    clk_50MHz_IBUF_BUFG
    SLICE_X8Y17          FDRE                                         r  ro_counter_reg[11]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X8Y17          FDRE (Setup_fdre_C_D)        0.109    15.117    ro_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -11.877    
  -------------------------------------------------------------------
                         slack                                  3.240    

Slack (MET) :             3.316ns  (required time - arrival time)
  Source:                 ro_enable_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.647ns  (logic 2.302ns (34.630%)  route 4.345ns (65.370%))
  Logic Levels:           9  (CARRY4=3 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.632     5.153    clk_50MHz_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  ro_enable_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  ro_enable_reg[4]/Q
                         net (fo=2, routed)           0.362     5.972    ro4/slice0/EN
    SLICE_X4Y11          LUT4 (Prop_lut4_I0_O)        0.124     6.096 r  ro4/slice0/latch_INST_0/O
                         net (fo=2, routed)           0.839     6.934    ro4/slice1/A
    SLICE_X4Y10          LUT3 (Prop_lut3_I0_O)        0.124     7.058 f  ro4/slice1/latch_INST_0/O
                         net (fo=2, routed)           1.021     8.079    ro4/slice2/A
    SLICE_X4Y10          LUT3 (Prop_lut3_I0_O)        0.154     8.233 r  ro4/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.444     8.677    ro_out[4]
    SLICE_X4Y11          LUT6 (Prop_lut6_I0_O)        0.327     9.004 r  selected_ro_out_inferred_i_3/O
                         net (fo=1, routed)           0.971     9.976    selected_ro_out_inferred_i_3_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.124    10.100 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.708    10.808    selected_ro_out
    SLICE_X8Y15          LUT3 (Prop_lut3_I2_O)        0.124    10.932 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    10.932    ro_counter[3]_i_2_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.445 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.445    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.562 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.562    ro_counter_reg[7]_i_1_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.801 r  ro_counter_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.801    ro_counter__0[10]
    SLICE_X8Y17          FDRE                                         r  ro_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.442    14.783    clk_50MHz_IBUF_BUFG
    SLICE_X8Y17          FDRE                                         r  ro_counter_reg[10]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X8Y17          FDRE (Setup_fdre_C_D)        0.109    15.117    ro_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -11.801    
  -------------------------------------------------------------------
                         slack                                  3.316    

Slack (MET) :             3.336ns  (required time - arrival time)
  Source:                 ro_enable_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.627ns  (logic 2.282ns (34.433%)  route 4.345ns (65.567%))
  Logic Levels:           9  (CARRY4=3 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.632     5.153    clk_50MHz_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  ro_enable_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  ro_enable_reg[4]/Q
                         net (fo=2, routed)           0.362     5.972    ro4/slice0/EN
    SLICE_X4Y11          LUT4 (Prop_lut4_I0_O)        0.124     6.096 r  ro4/slice0/latch_INST_0/O
                         net (fo=2, routed)           0.839     6.934    ro4/slice1/A
    SLICE_X4Y10          LUT3 (Prop_lut3_I0_O)        0.124     7.058 f  ro4/slice1/latch_INST_0/O
                         net (fo=2, routed)           1.021     8.079    ro4/slice2/A
    SLICE_X4Y10          LUT3 (Prop_lut3_I0_O)        0.154     8.233 r  ro4/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.444     8.677    ro_out[4]
    SLICE_X4Y11          LUT6 (Prop_lut6_I0_O)        0.327     9.004 r  selected_ro_out_inferred_i_3/O
                         net (fo=1, routed)           0.971     9.976    selected_ro_out_inferred_i_3_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.124    10.100 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.708    10.808    selected_ro_out
    SLICE_X8Y15          LUT3 (Prop_lut3_I2_O)        0.124    10.932 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    10.932    ro_counter[3]_i_2_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.445 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.445    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.562 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.562    ro_counter_reg[7]_i_1_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.781 r  ro_counter_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.781    ro_counter__0[8]
    SLICE_X8Y17          FDRE                                         r  ro_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.442    14.783    clk_50MHz_IBUF_BUFG
    SLICE_X8Y17          FDRE                                         r  ro_counter_reg[8]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X8Y17          FDRE (Setup_fdre_C_D)        0.109    15.117    ro_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -11.781    
  -------------------------------------------------------------------
                         slack                                  3.336    

Slack (MET) :             3.350ns  (required time - arrival time)
  Source:                 ro_enable_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.614ns  (logic 2.269ns (34.304%)  route 4.345ns (65.696%))
  Logic Levels:           8  (CARRY4=2 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.632     5.153    clk_50MHz_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  ro_enable_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  ro_enable_reg[4]/Q
                         net (fo=2, routed)           0.362     5.972    ro4/slice0/EN
    SLICE_X4Y11          LUT4 (Prop_lut4_I0_O)        0.124     6.096 r  ro4/slice0/latch_INST_0/O
                         net (fo=2, routed)           0.839     6.934    ro4/slice1/A
    SLICE_X4Y10          LUT3 (Prop_lut3_I0_O)        0.124     7.058 f  ro4/slice1/latch_INST_0/O
                         net (fo=2, routed)           1.021     8.079    ro4/slice2/A
    SLICE_X4Y10          LUT3 (Prop_lut3_I0_O)        0.154     8.233 r  ro4/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.444     8.677    ro_out[4]
    SLICE_X4Y11          LUT6 (Prop_lut6_I0_O)        0.327     9.004 r  selected_ro_out_inferred_i_3/O
                         net (fo=1, routed)           0.971     9.976    selected_ro_out_inferred_i_3_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.124    10.100 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.708    10.808    selected_ro_out
    SLICE_X8Y15          LUT3 (Prop_lut3_I2_O)        0.124    10.932 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    10.932    ro_counter[3]_i_2_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.445 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.445    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.768 r  ro_counter_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.768    ro_counter__0[5]
    SLICE_X8Y16          FDRE                                         r  ro_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.443    14.784    clk_50MHz_IBUF_BUFG
    SLICE_X8Y16          FDRE                                         r  ro_counter_reg[5]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X8Y16          FDRE (Setup_fdre_C_D)        0.109    15.118    ro_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -11.768    
  -------------------------------------------------------------------
                         slack                                  3.350    

Slack (MET) :             3.358ns  (required time - arrival time)
  Source:                 ro_enable_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.606ns  (logic 2.261ns (34.224%)  route 4.345ns (65.776%))
  Logic Levels:           8  (CARRY4=2 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.632     5.153    clk_50MHz_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  ro_enable_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  ro_enable_reg[4]/Q
                         net (fo=2, routed)           0.362     5.972    ro4/slice0/EN
    SLICE_X4Y11          LUT4 (Prop_lut4_I0_O)        0.124     6.096 r  ro4/slice0/latch_INST_0/O
                         net (fo=2, routed)           0.839     6.934    ro4/slice1/A
    SLICE_X4Y10          LUT3 (Prop_lut3_I0_O)        0.124     7.058 f  ro4/slice1/latch_INST_0/O
                         net (fo=2, routed)           1.021     8.079    ro4/slice2/A
    SLICE_X4Y10          LUT3 (Prop_lut3_I0_O)        0.154     8.233 r  ro4/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.444     8.677    ro_out[4]
    SLICE_X4Y11          LUT6 (Prop_lut6_I0_O)        0.327     9.004 r  selected_ro_out_inferred_i_3/O
                         net (fo=1, routed)           0.971     9.976    selected_ro_out_inferred_i_3_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.124    10.100 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.708    10.808    selected_ro_out
    SLICE_X8Y15          LUT3 (Prop_lut3_I2_O)        0.124    10.932 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    10.932    ro_counter[3]_i_2_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.445 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.445    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.760 r  ro_counter_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.760    ro_counter__0[7]
    SLICE_X8Y16          FDRE                                         r  ro_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.443    14.784    clk_50MHz_IBUF_BUFG
    SLICE_X8Y16          FDRE                                         r  ro_counter_reg[7]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X8Y16          FDRE (Setup_fdre_C_D)        0.109    15.118    ro_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -11.760    
  -------------------------------------------------------------------
                         slack                                  3.358    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ro_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counts_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.310%)  route 0.133ns (41.690%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.556     1.439    clk_50MHz_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  ro_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  ro_index_reg[1]/Q
                         net (fo=115, routed)         0.133     1.713    ro_index[1]
    SLICE_X8Y21          LUT6 (Prop_lut6_I1_O)        0.045     1.758 r  ro_counts[1][15]_i_1/O
                         net (fo=1, routed)           0.000     1.758    ro_counts[1][15]_i_1_n_0
    SLICE_X8Y21          FDRE                                         r  ro_counts_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.824     1.951    clk_50MHz_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  ro_counts_reg[1][15]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X8Y21          FDRE (Hold_fdre_C_D)         0.121     1.573    ro_counts_reg[1][15]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 ro_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counts_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.946%)  route 0.135ns (42.054%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.556     1.439    clk_50MHz_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  ro_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  ro_index_reg[1]/Q
                         net (fo=115, routed)         0.135     1.715    ro_index[1]
    SLICE_X8Y21          LUT6 (Prop_lut6_I2_O)        0.045     1.760 r  ro_counts[0][9]_i_1/O
                         net (fo=1, routed)           0.000     1.760    ro_counts[0][9]_i_1_n_0
    SLICE_X8Y21          FDRE                                         r  ro_counts_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.824     1.951    clk_50MHz_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  ro_counts_reg[0][9]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X8Y21          FDRE (Hold_fdre_C_D)         0.121     1.573    ro_counts_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 ro_counts_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counts_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.281%)  route 0.127ns (37.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.589     1.472    clk_50MHz_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  ro_counts_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  ro_counts_reg[4][1]/Q
                         net (fo=5, routed)           0.127     1.763    ro_counts[4][1]
    SLICE_X2Y17          LUT6 (Prop_lut6_I0_O)        0.045     1.808 r  ro_counts[4][1]_i_1/O
                         net (fo=1, routed)           0.000     1.808    ro_counts[4][1]_i_1_n_0
    SLICE_X2Y17          FDRE                                         r  ro_counts_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.858     1.985    clk_50MHz_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  ro_counts_reg[4][1]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X2Y17          FDRE (Hold_fdre_C_D)         0.121     1.593    ro_counts_reg[4][1]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 ro_counts_reg[8][13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counts_reg[8][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.473%)  route 0.122ns (39.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.587     1.470    clk_50MHz_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  ro_counts_reg[8][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  ro_counts_reg[8][13]/Q
                         net (fo=3, routed)           0.122     1.733    ro_counts[8][13]
    SLICE_X5Y17          LUT6 (Prop_lut6_I0_O)        0.045     1.778 r  ro_counts[8][13]_i_1/O
                         net (fo=1, routed)           0.000     1.778    ro_counts[8][13]_i_1_n_0
    SLICE_X5Y17          FDRE                                         r  ro_counts_reg[8][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.856     1.983    clk_50MHz_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  ro_counts_reg[8][13]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X5Y17          FDRE (Hold_fdre_C_D)         0.092     1.562    ro_counts_reg[8][13]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 ro_counts_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counts_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.557     1.440    clk_50MHz_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  ro_counts_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  ro_counts_reg[0][12]/Q
                         net (fo=3, routed)           0.122     1.703    ro_counts[0][12]
    SLICE_X9Y20          LUT6 (Prop_lut6_I0_O)        0.045     1.748 r  ro_counts[0][12]_i_1/O
                         net (fo=1, routed)           0.000     1.748    ro_counts[0][12]_i_1_n_0
    SLICE_X9Y20          FDRE                                         r  ro_counts_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.825     1.952    clk_50MHz_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  ro_counts_reg[0][12]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X9Y20          FDRE (Hold_fdre_C_D)         0.092     1.532    ro_counts_reg[0][12]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 response_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            response_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.883%)  route 0.140ns (40.117%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.586     1.469    clk_50MHz_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  response_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164     1.633 r  response_reg_reg[0]/Q
                         net (fo=3, routed)           0.140     1.773    response_reg[0]
    SLICE_X2Y20          LUT3 (Prop_lut3_I2_O)        0.045     1.818 r  response_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.818    response_reg[0]_i_1_n_0
    SLICE_X2Y20          FDRE                                         r  response_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.855     1.982    clk_50MHz_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  response_reg_reg[0]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.121     1.590    response_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ro_counts_reg[2][14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counts_reg[2][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.584     1.467    clk_50MHz_IBUF_BUFG
    SLICE_X6Y20          FDRE                                         r  ro_counts_reg[2][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.164     1.631 r  ro_counts_reg[2][14]/Q
                         net (fo=5, routed)           0.149     1.780    ro_counts[2][14]
    SLICE_X6Y20          LUT3 (Prop_lut3_I0_O)        0.045     1.825 r  ro_counts[2][14]_i_1/O
                         net (fo=1, routed)           0.000     1.825    ro_counts[2][14]_i_1_n_0
    SLICE_X6Y20          FDRE                                         r  ro_counts_reg[2][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.853     1.980    clk_50MHz_IBUF_BUFG
    SLICE_X6Y20          FDRE                                         r  ro_counts_reg[2][14]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X6Y20          FDRE (Hold_fdre_C_D)         0.121     1.588    ro_counts_reg[2][14]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ro_counts_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counts_reg[3][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.587     1.470    clk_50MHz_IBUF_BUFG
    SLICE_X6Y17          FDRE                                         r  ro_counts_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  ro_counts_reg[3][6]/Q
                         net (fo=5, routed)           0.149     1.783    ro_counts[3][6]
    SLICE_X6Y17          LUT6 (Prop_lut6_I0_O)        0.045     1.828 r  ro_counts[3][6]_i_1/O
                         net (fo=1, routed)           0.000     1.828    ro_counts[3][6]_i_1_n_0
    SLICE_X6Y17          FDRE                                         r  ro_counts_reg[3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.856     1.983    clk_50MHz_IBUF_BUFG
    SLICE_X6Y17          FDRE                                         r  ro_counts_reg[3][6]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X6Y17          FDRE (Hold_fdre_C_D)         0.121     1.591    ro_counts_reg[3][6]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ro_counts_reg[8][15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counts_reg[8][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.589     1.472    clk_50MHz_IBUF_BUFG
    SLICE_X6Y15          FDRE                                         r  ro_counts_reg[8][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  ro_counts_reg[8][15]/Q
                         net (fo=3, routed)           0.149     1.785    ro_counts[8][15]
    SLICE_X6Y15          LUT6 (Prop_lut6_I0_O)        0.045     1.830 r  ro_counts[8][15]_i_1/O
                         net (fo=1, routed)           0.000     1.830    ro_counts[8][15]_i_1_n_0
    SLICE_X6Y15          FDRE                                         r  ro_counts_reg[8][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.858     1.985    clk_50MHz_IBUF_BUFG
    SLICE_X6Y15          FDRE                                         r  ro_counts_reg[8][15]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X6Y15          FDRE (Hold_fdre_C_D)         0.121     1.593    ro_counts_reg[8][15]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ro_counts_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counts_reg[3][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.583     1.466    clk_50MHz_IBUF_BUFG
    SLICE_X6Y21          FDRE                                         r  ro_counts_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  ro_counts_reg[3][9]/Q
                         net (fo=5, routed)           0.149     1.779    ro_counts[3][9]
    SLICE_X6Y21          LUT6 (Prop_lut6_I0_O)        0.045     1.824 r  ro_counts[3][9]_i_1/O
                         net (fo=1, routed)           0.000     1.824    ro_counts[3][9]_i_1_n_0
    SLICE_X6Y21          FDRE                                         r  ro_counts_reg[3][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.852     1.979    clk_50MHz_IBUF_BUFG
    SLICE_X6Y21          FDRE                                         r  ro_counts_reg[3][9]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X6Y21          FDRE (Hold_fdre_C_D)         0.121     1.587    ro_counts_reg[3][9]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_50MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_50MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y23    counting_active_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y20    response_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y20    response_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y19    response_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y19    response_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y19    response_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y17    response_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y15    response_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y15    response_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y23    counting_active_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y23    counting_active_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y20    response_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y20    response_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y20    response_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y20    response_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y19    response_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y19    response_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y19    response_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y19    response_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y23    counting_active_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y23    counting_active_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y20    response_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y20    response_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y20    response_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y20    response_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y19    response_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y19    response_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y19    response_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y19    response_reg_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.372ns  (logic 4.507ns (43.450%)  route 5.866ns (56.550%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           1.161     1.679    display_driver/cnt_dig[1]
    SLICE_X2Y19          LUT6 (Prop_lut6_I4_O)        0.124     1.803 r  display_driver/SEGMENTS[6]_INST_0_i_4/O
                         net (fo=7, routed)           1.256     3.059    display_driver/sel0[3]
    SLICE_X11Y21         LUT5 (Prop_lut5_I3_O)        0.152     3.211 r  display_driver/SEGMENTS[6]_INST_0/O
                         net (fo=1, routed)           3.448     6.660    SEGMENTS_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.713    10.372 r  SEGMENTS_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.372    SEGMENTS[6]
    W7                                                                r  SEGMENTS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.096ns  (logic 4.534ns (44.910%)  route 5.562ns (55.090%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          1.002     1.520    display_driver/cnt_dig[0]
    SLICE_X2Y19          LUT6 (Prop_lut6_I3_O)        0.124     1.644 r  display_driver/SEGMENTS[6]_INST_0_i_3/O
                         net (fo=7, routed)           1.256     2.900    display_driver/sel0[2]
    SLICE_X11Y21         LUT5 (Prop_lut5_I0_O)        0.154     3.054 r  display_driver/SEGMENTS[4]_INST_0/O
                         net (fo=1, routed)           3.304     6.358    SEGMENTS_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.738    10.096 r  SEGMENTS_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.096    SEGMENTS[4]
    U8                                                                r  SEGMENTS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.092ns  (logic 4.531ns (44.902%)  route 5.560ns (55.098%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           1.161     1.679    display_driver/cnt_dig[1]
    SLICE_X2Y19          LUT6 (Prop_lut6_I4_O)        0.124     1.803 f  display_driver/SEGMENTS[6]_INST_0_i_4/O
                         net (fo=7, routed)           1.212     3.015    display_driver/sel0[3]
    SLICE_X11Y21         LUT5 (Prop_lut5_I1_O)        0.150     3.165 r  display_driver/SEGMENTS[0]_INST_0/O
                         net (fo=1, routed)           3.188     6.352    SEGMENTS_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.739    10.092 r  SEGMENTS_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.092    SEGMENTS[0]
    U7                                                                r  SEGMENTS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.907ns  (logic 4.270ns (43.107%)  route 5.636ns (56.893%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           1.161     1.679    display_driver/cnt_dig[1]
    SLICE_X2Y19          LUT6 (Prop_lut6_I4_O)        0.124     1.803 r  display_driver/SEGMENTS[6]_INST_0_i_4/O
                         net (fo=7, routed)           1.256     3.059    display_driver/sel0[3]
    SLICE_X11Y21         LUT5 (Prop_lut5_I3_O)        0.124     3.183 r  display_driver/SEGMENTS[1]_INST_0/O
                         net (fo=1, routed)           3.219     6.402    SEGMENTS_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504     9.907 r  SEGMENTS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.907    SEGMENTS[1]
    V5                                                                r  SEGMENTS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.888ns  (logic 4.286ns (43.342%)  route 5.603ns (56.658%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           1.161     1.679    display_driver/cnt_dig[1]
    SLICE_X2Y19          LUT6 (Prop_lut6_I4_O)        0.124     1.803 f  display_driver/SEGMENTS[6]_INST_0_i_4/O
                         net (fo=7, routed)           1.212     3.015    display_driver/sel0[3]
    SLICE_X11Y21         LUT5 (Prop_lut5_I3_O)        0.124     3.139 r  display_driver/SEGMENTS[2]_INST_0/O
                         net (fo=1, routed)           3.230     6.369    SEGMENTS_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520     9.888 r  SEGMENTS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.888    SEGMENTS[2]
    U5                                                                r  SEGMENTS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.720ns  (logic 4.302ns (44.253%)  route 5.419ns (55.747%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          1.002     1.520    display_driver/cnt_dig[0]
    SLICE_X2Y19          LUT6 (Prop_lut6_I3_O)        0.124     1.644 r  display_driver/SEGMENTS[6]_INST_0_i_3/O
                         net (fo=7, routed)           1.256     2.900    display_driver/sel0[2]
    SLICE_X11Y21         LUT5 (Prop_lut5_I2_O)        0.124     3.024 r  display_driver/SEGMENTS[3]_INST_0/O
                         net (fo=1, routed)           3.161     6.185    SEGMENTS_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     9.720 r  SEGMENTS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.720    SEGMENTS[3]
    V8                                                                r  SEGMENTS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.547ns  (logic 4.295ns (44.991%)  route 5.251ns (55.009%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           1.161     1.679    display_driver/cnt_dig[1]
    SLICE_X2Y19          LUT6 (Prop_lut6_I4_O)        0.124     1.803 r  display_driver/SEGMENTS[6]_INST_0_i_4/O
                         net (fo=7, routed)           1.086     2.889    display_driver/sel0[3]
    SLICE_X11Y21         LUT5 (Prop_lut5_I3_O)        0.124     3.013 r  display_driver/SEGMENTS[5]_INST_0/O
                         net (fo=1, routed)           3.004     6.017    SEGMENTS_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.547 r  SEGMENTS_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.547    SEGMENTS[5]
    W6                                                                r  SEGMENTS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.123ns  (logic 4.381ns (48.020%)  route 4.742ns (51.980%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           0.894     1.412    display_driver/cnt_dig[1]
    SLICE_X2Y22          LUT2 (Prop_lut2_I0_O)        0.153     1.565 r  display_driver/DISP_EN[0]_INST_0/O
                         net (fo=1, routed)           3.849     5.413    DISP_EN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.710     9.123 r  DISP_EN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.123    DISP_EN[0]
    U2                                                                r  DISP_EN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.650ns  (logic 4.391ns (50.763%)  route 4.259ns (49.237%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           0.695     1.213    display_driver/cnt_dig[1]
    SLICE_X2Y22          LUT2 (Prop_lut2_I1_O)        0.146     1.359 r  display_driver/DISP_EN[2]_INST_0/O
                         net (fo=1, routed)           3.564     4.923    DISP_EN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.727     8.650 r  DISP_EN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.650    DISP_EN[2]
    V4                                                                r  DISP_EN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.521ns  (logic 4.141ns (48.600%)  route 4.380ns (51.400%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           0.695     1.213    display_driver/cnt_dig[1]
    SLICE_X2Y22          LUT2 (Prop_lut2_I0_O)        0.124     1.337 r  display_driver/DISP_EN[1]_INST_0/O
                         net (fo=1, routed)           3.684     5.022    DISP_EN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     8.521 r  DISP_EN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.521    DISP_EN[1]
    U4                                                                r  DISP_EN[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver/cnt_dig_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.209ns (39.015%)  route 0.327ns (60.985%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.211     0.375    display_driver/cnt_dig[0]
    SLICE_X2Y22          LUT1 (Prop_lut1_I0_O)        0.045     0.420 r  display_driver/cnt_dig[0]_i_1/O
                         net (fo=1, routed)           0.116     0.536    display_driver/plusOp[0]
    SLICE_X2Y22          FDRE                                         r  display_driver/cnt_dig_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver/cnt_dig_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.645ns  (logic 0.209ns (32.419%)  route 0.436ns (67.581%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           0.320     0.484    display_driver/cnt_dig[1]
    SLICE_X2Y22          LUT2 (Prop_lut2_I1_O)        0.045     0.529 r  display_driver/cnt_dig[1]_i_1/O
                         net (fo=1, routed)           0.116     0.645    display_driver/plusOp[1]
    SLICE_X2Y22          FDRE                                         r  display_driver/cnt_dig_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.812ns  (logic 1.491ns (53.031%)  route 1.321ns (46.969%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.211     0.375    display_driver/cnt_dig[0]
    SLICE_X2Y22          LUT2 (Prop_lut2_I1_O)        0.043     0.418 r  display_driver/DISP_EN[3]_INST_0/O
                         net (fo=1, routed)           1.110     1.528    DISP_EN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.284     2.812 r  DISP_EN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.812    DISP_EN[3]
    W4                                                                r  DISP_EN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.994ns  (logic 1.409ns (47.063%)  route 1.585ns (52.937%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.211     0.375    display_driver/cnt_dig[0]
    SLICE_X2Y22          LUT2 (Prop_lut2_I1_O)        0.045     0.420 r  display_driver/DISP_EN[1]_INST_0/O
                         net (fo=1, routed)           1.374     1.794    DISP_EN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     2.994 r  DISP_EN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.994    DISP_EN[1]
    U4                                                                r  DISP_EN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.052ns  (logic 1.497ns (49.042%)  route 1.555ns (50.958%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.211     0.375    display_driver/cnt_dig[0]
    SLICE_X2Y22          LUT2 (Prop_lut2_I0_O)        0.043     0.418 r  display_driver/DISP_EN[2]_INST_0/O
                         net (fo=1, routed)           1.345     1.762    DISP_EN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.290     3.052 r  DISP_EN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.052    DISP_EN[2]
    V4                                                                r  DISP_EN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.142ns  (logic 1.484ns (47.236%)  route 1.658ns (52.764%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.307     0.471    display_driver/cnt_dig[0]
    SLICE_X2Y20          LUT6 (Prop_lut6_I3_O)        0.045     0.516 r  display_driver/SEGMENTS[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.380     0.896    display_driver/sel0[0]
    SLICE_X11Y21         LUT5 (Prop_lut5_I1_O)        0.045     0.941 r  display_driver/SEGMENTS[5]_INST_0/O
                         net (fo=1, routed)           0.970     1.912    SEGMENTS_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.142 r  SEGMENTS_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.142    SEGMENTS[5]
    W6                                                                r  SEGMENTS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.197ns  (logic 1.460ns (45.654%)  route 1.737ns (54.346%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.307     0.471    display_driver/cnt_dig[0]
    SLICE_X2Y20          LUT6 (Prop_lut6_I3_O)        0.045     0.516 r  display_driver/SEGMENTS[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.306     0.822    display_driver/sel0[0]
    SLICE_X11Y21         LUT5 (Prop_lut5_I1_O)        0.045     0.867 r  display_driver/SEGMENTS[1]_INST_0/O
                         net (fo=1, routed)           1.124     1.991    SEGMENTS_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.197 r  SEGMENTS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.197    SEGMENTS[1]
    V5                                                                r  SEGMENTS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.231ns  (logic 1.490ns (46.130%)  route 1.740ns (53.870%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.265     0.429    display_driver/cnt_dig[0]
    SLICE_X2Y19          LUT6 (Prop_lut6_I3_O)        0.045     0.474 r  display_driver/SEGMENTS[6]_INST_0_i_4/O
                         net (fo=7, routed)           0.375     0.850    display_driver/sel0[3]
    SLICE_X11Y21         LUT5 (Prop_lut5_I3_O)        0.045     0.895 r  display_driver/SEGMENTS[3]_INST_0/O
                         net (fo=1, routed)           1.100     1.994    SEGMENTS_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.231 r  SEGMENTS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.231    SEGMENTS[3]
    V8                                                                r  SEGMENTS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.249ns  (logic 1.480ns (45.550%)  route 1.769ns (54.450%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           0.320     0.484    display_driver/cnt_dig[1]
    SLICE_X2Y22          LUT2 (Prop_lut2_I0_O)        0.044     0.528 r  display_driver/DISP_EN[0]_INST_0/O
                         net (fo=1, routed)           1.450     1.977    DISP_EN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.272     3.249 r  DISP_EN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.249    DISP_EN[0]
    U2                                                                r  DISP_EN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.334ns  (logic 1.475ns (44.238%)  route 1.859ns (55.762%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           0.363     0.527    display_driver/cnt_dig[1]
    SLICE_X2Y19          LUT6 (Prop_lut6_I4_O)        0.045     0.572 r  display_driver/SEGMENTS[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.374     0.946    display_driver/sel0[2]
    SLICE_X11Y21         LUT5 (Prop_lut5_I1_O)        0.045     0.991 r  display_driver/SEGMENTS[2]_INST_0/O
                         net (fo=1, routed)           1.122     2.113    SEGMENTS_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.334 r  SEGMENTS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.334    SEGMENTS[2]
    U5                                                                r  SEGMENTS[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 response_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.578ns  (logic 4.507ns (42.605%)  route 6.071ns (57.395%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.631     5.152    clk_50MHz_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  response_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  response_reg_reg[7]/Q
                         net (fo=3, routed)           1.367     7.037    display_driver/COUNT[7]
    SLICE_X2Y19          LUT6 (Prop_lut6_I0_O)        0.124     7.161 r  display_driver/SEGMENTS[6]_INST_0_i_4/O
                         net (fo=7, routed)           1.256     8.417    display_driver/sel0[3]
    SLICE_X11Y21         LUT5 (Prop_lut5_I3_O)        0.152     8.569 r  display_driver/SEGMENTS[6]_INST_0/O
                         net (fo=1, routed)           3.448    12.018    SEGMENTS_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.713    15.730 r  SEGMENTS_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.730    SEGMENTS[6]
    W7                                                                r  SEGMENTS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.298ns  (logic 4.531ns (44.005%)  route 5.766ns (55.995%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.631     5.152    clk_50MHz_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  response_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 f  response_reg_reg[7]/Q
                         net (fo=3, routed)           1.367     7.037    display_driver/COUNT[7]
    SLICE_X2Y19          LUT6 (Prop_lut6_I0_O)        0.124     7.161 f  display_driver/SEGMENTS[6]_INST_0_i_4/O
                         net (fo=7, routed)           1.212     8.373    display_driver/sel0[3]
    SLICE_X11Y21         LUT5 (Prop_lut5_I1_O)        0.150     8.523 r  display_driver/SEGMENTS[0]_INST_0/O
                         net (fo=1, routed)           3.188    11.710    SEGMENTS_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.739    15.450 r  SEGMENTS_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.450    SEGMENTS[0]
    U7                                                                r  SEGMENTS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.112ns  (logic 4.270ns (42.230%)  route 5.842ns (57.770%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.631     5.152    clk_50MHz_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  response_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  response_reg_reg[7]/Q
                         net (fo=3, routed)           1.367     7.037    display_driver/COUNT[7]
    SLICE_X2Y19          LUT6 (Prop_lut6_I0_O)        0.124     7.161 r  display_driver/SEGMENTS[6]_INST_0_i_4/O
                         net (fo=7, routed)           1.256     8.417    display_driver/sel0[3]
    SLICE_X11Y21         LUT5 (Prop_lut5_I3_O)        0.124     8.541 r  display_driver/SEGMENTS[1]_INST_0/O
                         net (fo=1, routed)           3.219    11.760    SEGMENTS_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    15.264 r  SEGMENTS_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.264    SEGMENTS[1]
    V5                                                                r  SEGMENTS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.094ns  (logic 4.286ns (42.459%)  route 5.808ns (57.541%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.631     5.152    clk_50MHz_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  response_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 f  response_reg_reg[7]/Q
                         net (fo=3, routed)           1.367     7.037    display_driver/COUNT[7]
    SLICE_X2Y19          LUT6 (Prop_lut6_I0_O)        0.124     7.161 f  display_driver/SEGMENTS[6]_INST_0_i_4/O
                         net (fo=7, routed)           1.212     8.373    display_driver/sel0[3]
    SLICE_X11Y21         LUT5 (Prop_lut5_I3_O)        0.124     8.497 r  display_driver/SEGMENTS[2]_INST_0/O
                         net (fo=1, routed)           3.230    11.727    SEGMENTS_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    15.246 r  SEGMENTS_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.246    SEGMENTS[2]
    U5                                                                r  SEGMENTS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.025ns  (logic 4.500ns (44.890%)  route 5.525ns (55.110%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.631     5.152    clk_50MHz_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  response_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  response_reg_reg[7]/Q
                         net (fo=3, routed)           1.367     7.037    display_driver/COUNT[7]
    SLICE_X2Y19          LUT6 (Prop_lut6_I0_O)        0.124     7.161 r  display_driver/SEGMENTS[6]_INST_0_i_4/O
                         net (fo=7, routed)           0.854     8.015    display_driver/sel0[3]
    SLICE_X11Y21         LUT5 (Prop_lut5_I3_O)        0.120     8.135 r  display_driver/SEGMENTS[4]_INST_0/O
                         net (fo=1, routed)           3.304    11.439    SEGMENTS_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.738    15.177 r  SEGMENTS_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.177    SEGMENTS[4]
    U8                                                                r  SEGMENTS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.752ns  (logic 4.295ns (44.042%)  route 5.457ns (55.958%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.631     5.152    clk_50MHz_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  response_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  response_reg_reg[7]/Q
                         net (fo=3, routed)           1.367     7.037    display_driver/COUNT[7]
    SLICE_X2Y19          LUT6 (Prop_lut6_I0_O)        0.124     7.161 r  display_driver/SEGMENTS[6]_INST_0_i_4/O
                         net (fo=7, routed)           1.086     8.247    display_driver/sel0[3]
    SLICE_X11Y21         LUT5 (Prop_lut5_I3_O)        0.124     8.371 r  display_driver/SEGMENTS[5]_INST_0/O
                         net (fo=1, routed)           3.004    11.375    SEGMENTS_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.905 r  SEGMENTS_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.905    SEGMENTS[5]
    W6                                                                r  SEGMENTS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.683ns  (logic 4.302ns (44.423%)  route 5.382ns (55.577%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.631     5.152    clk_50MHz_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  response_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  response_reg_reg[7]/Q
                         net (fo=3, routed)           1.367     7.037    display_driver/COUNT[7]
    SLICE_X2Y19          LUT6 (Prop_lut6_I0_O)        0.124     7.161 r  display_driver/SEGMENTS[6]_INST_0_i_4/O
                         net (fo=7, routed)           0.854     8.015    display_driver/sel0[3]
    SLICE_X11Y21         LUT5 (Prop_lut5_I3_O)        0.124     8.139 r  display_driver/SEGMENTS[3]_INST_0/O
                         net (fo=1, routed)           3.161    11.300    SEGMENTS_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.836 r  SEGMENTS_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.836    SEGMENTS[3]
    V8                                                                r  SEGMENTS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.544ns  (logic 4.048ns (61.851%)  route 2.497ns (38.149%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.625     5.146    clk_50MHz_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  response_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.518     5.664 r  response_reg_reg[1]/Q
                         net (fo=3, routed)           2.497     8.161    response_reg[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    11.691 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.691    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.165ns  (logic 4.024ns (65.273%)  route 2.141ns (34.727%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.631     5.152    clk_50MHz_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  response_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  response_reg_reg[6]/Q
                         net (fo=3, routed)           2.141     7.811    response_reg[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    11.317 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.317    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.156ns  (logic 4.019ns (65.276%)  route 2.138ns (34.724%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.631     5.152    clk_50MHz_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  response_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  response_reg_reg[7]/Q
                         net (fo=3, routed)           2.138     7.808    response_reg[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    11.309 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.309    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 response_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.710ns  (logic 1.351ns (78.970%)  route 0.360ns (21.030%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.587     1.470    clk_50MHz_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  response_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  response_reg_reg[4]/Q
                         net (fo=3, routed)           0.360     1.971    response_reg[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.181 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.181    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.715ns  (logic 1.366ns (79.641%)  route 0.349ns (20.359%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.587     1.470    clk_50MHz_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  response_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  response_reg_reg[2]/Q
                         net (fo=3, routed)           0.349     1.983    response_reg[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.186 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.186    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.747ns  (logic 1.374ns (78.666%)  route 0.373ns (21.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.587     1.470    clk_50MHz_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  response_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  response_reg_reg[3]/Q
                         net (fo=3, routed)           0.373     2.007    response_reg[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.217 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.217    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.890ns  (logic 1.357ns (71.773%)  route 0.534ns (28.227%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.589     1.472    clk_50MHz_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  response_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  response_reg_reg[5]/Q
                         net (fo=3, routed)           0.534     2.147    response_reg[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.362 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.362    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.900ns  (logic 1.370ns (72.091%)  route 0.530ns (27.909%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.586     1.469    clk_50MHz_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  response_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164     1.633 r  response_reg_reg[0]/Q
                         net (fo=3, routed)           0.530     2.163    response_reg[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.369 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.369    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.916ns  (logic 1.371ns (71.561%)  route 0.545ns (28.439%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.591     1.474    clk_50MHz_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  response_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  response_reg_reg[6]/Q
                         net (fo=3, routed)           0.545     2.183    response_reg[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.390 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.390    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.917ns  (logic 1.366ns (71.263%)  route 0.551ns (28.737%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.591     1.474    clk_50MHz_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  response_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  response_reg_reg[7]/Q
                         net (fo=3, routed)           0.551     2.189    response_reg[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.391 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.391    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.090ns  (logic 1.395ns (66.721%)  route 0.696ns (33.279%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.586     1.469    clk_50MHz_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  response_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164     1.633 r  response_reg_reg[1]/Q
                         net (fo=3, routed)           0.696     2.329    response_reg[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.559 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.559    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.554ns  (logic 1.416ns (55.448%)  route 1.138ns (44.552%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.556     1.439    clk_50MHz_IBUF_BUFG
    SLICE_X11Y21         FDRE                                         r  valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  valid_reg/Q
                         net (fo=7, routed)           0.167     1.748    display_driver/VALID
    SLICE_X11Y21         LUT5 (Prop_lut5_I4_O)        0.045     1.793 r  display_driver/SEGMENTS[5]_INST_0/O
                         net (fo=1, routed)           0.970     2.763    SEGMENTS_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.993 r  SEGMENTS_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.993    SEGMENTS[5]
    W6                                                                r  SEGMENTS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.695ns  (logic 1.392ns (51.636%)  route 1.303ns (48.364%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.556     1.439    clk_50MHz_IBUF_BUFG
    SLICE_X11Y21         FDRE                                         r  valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  valid_reg/Q
                         net (fo=7, routed)           0.179     1.759    display_driver/VALID
    SLICE_X11Y21         LUT5 (Prop_lut5_I4_O)        0.045     1.804 r  display_driver/SEGMENTS[1]_INST_0/O
                         net (fo=1, routed)           1.124     2.928    SEGMENTS_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.134 r  SEGMENTS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.134    SEGMENTS[1]
    V5                                                                r  SEGMENTS[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 challenge[0]
                            (input port)
  Destination:            ro_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.802ns  (logic 3.503ns (29.683%)  route 8.299ns (70.317%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  challenge[0] (IN)
                         net (fo=0)                   0.000     0.000    challenge[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  challenge_IBUF[0]_inst/O
                         net (fo=9, routed)           4.316     5.772    ro4/slice0/SEL0
    SLICE_X4Y11          LUT4 (Prop_lut4_I2_O)        0.124     5.896 r  ro4/slice0/latch_INST_0/O
                         net (fo=2, routed)           0.839     6.734    ro4/slice1/A
    SLICE_X4Y10          LUT3 (Prop_lut3_I0_O)        0.124     6.858 f  ro4/slice1/latch_INST_0/O
                         net (fo=2, routed)           1.021     7.879    ro4/slice2/A
    SLICE_X4Y10          LUT3 (Prop_lut3_I0_O)        0.154     8.033 r  ro4/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.444     8.478    ro_out[4]
    SLICE_X4Y11          LUT6 (Prop_lut6_I0_O)        0.327     8.805 r  selected_ro_out_inferred_i_3/O
                         net (fo=1, routed)           0.971     9.776    selected_ro_out_inferred_i_3_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.124     9.900 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.708    10.608    selected_ro_out
    SLICE_X8Y15          LUT3 (Prop_lut3_I2_O)        0.124    10.732 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    10.732    ro_counter[3]_i_2_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.245 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.245    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.362 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.362    ro_counter_reg[7]_i_1_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.479 r  ro_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.479    ro_counter_reg[11]_i_1_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.802 r  ro_counter_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.802    ro_counter__0[13]
    SLICE_X8Y18          FDRE                                         r  ro_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.440     4.781    clk_50MHz_IBUF_BUFG
    SLICE_X8Y18          FDRE                                         r  ro_counter_reg[13]/C

Slack:                    inf
  Source:                 challenge[0]
                            (input port)
  Destination:            ro_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.794ns  (logic 3.495ns (29.635%)  route 8.299ns (70.365%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  challenge[0] (IN)
                         net (fo=0)                   0.000     0.000    challenge[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  challenge_IBUF[0]_inst/O
                         net (fo=9, routed)           4.316     5.772    ro4/slice0/SEL0
    SLICE_X4Y11          LUT4 (Prop_lut4_I2_O)        0.124     5.896 r  ro4/slice0/latch_INST_0/O
                         net (fo=2, routed)           0.839     6.734    ro4/slice1/A
    SLICE_X4Y10          LUT3 (Prop_lut3_I0_O)        0.124     6.858 f  ro4/slice1/latch_INST_0/O
                         net (fo=2, routed)           1.021     7.879    ro4/slice2/A
    SLICE_X4Y10          LUT3 (Prop_lut3_I0_O)        0.154     8.033 r  ro4/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.444     8.478    ro_out[4]
    SLICE_X4Y11          LUT6 (Prop_lut6_I0_O)        0.327     8.805 r  selected_ro_out_inferred_i_3/O
                         net (fo=1, routed)           0.971     9.776    selected_ro_out_inferred_i_3_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.124     9.900 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.708    10.608    selected_ro_out
    SLICE_X8Y15          LUT3 (Prop_lut3_I2_O)        0.124    10.732 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    10.732    ro_counter[3]_i_2_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.245 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.245    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.362 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.362    ro_counter_reg[7]_i_1_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.479 r  ro_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.479    ro_counter_reg[11]_i_1_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.794 r  ro_counter_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.794    ro_counter__0[15]
    SLICE_X8Y18          FDRE                                         r  ro_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.440     4.781    clk_50MHz_IBUF_BUFG
    SLICE_X8Y18          FDRE                                         r  ro_counter_reg[15]/C

Slack:                    inf
  Source:                 challenge[0]
                            (input port)
  Destination:            ro_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.718ns  (logic 3.419ns (29.179%)  route 8.299ns (70.821%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  challenge[0] (IN)
                         net (fo=0)                   0.000     0.000    challenge[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  challenge_IBUF[0]_inst/O
                         net (fo=9, routed)           4.316     5.772    ro4/slice0/SEL0
    SLICE_X4Y11          LUT4 (Prop_lut4_I2_O)        0.124     5.896 r  ro4/slice0/latch_INST_0/O
                         net (fo=2, routed)           0.839     6.734    ro4/slice1/A
    SLICE_X4Y10          LUT3 (Prop_lut3_I0_O)        0.124     6.858 f  ro4/slice1/latch_INST_0/O
                         net (fo=2, routed)           1.021     7.879    ro4/slice2/A
    SLICE_X4Y10          LUT3 (Prop_lut3_I0_O)        0.154     8.033 r  ro4/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.444     8.478    ro_out[4]
    SLICE_X4Y11          LUT6 (Prop_lut6_I0_O)        0.327     8.805 r  selected_ro_out_inferred_i_3/O
                         net (fo=1, routed)           0.971     9.776    selected_ro_out_inferred_i_3_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.124     9.900 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.708    10.608    selected_ro_out
    SLICE_X8Y15          LUT3 (Prop_lut3_I2_O)        0.124    10.732 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    10.732    ro_counter[3]_i_2_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.245 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.245    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.362 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.362    ro_counter_reg[7]_i_1_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.479 r  ro_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.479    ro_counter_reg[11]_i_1_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.718 r  ro_counter_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.718    ro_counter__0[14]
    SLICE_X8Y18          FDRE                                         r  ro_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.440     4.781    clk_50MHz_IBUF_BUFG
    SLICE_X8Y18          FDRE                                         r  ro_counter_reg[14]/C

Slack:                    inf
  Source:                 challenge[0]
                            (input port)
  Destination:            ro_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.698ns  (logic 3.399ns (29.058%)  route 8.299ns (70.942%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  challenge[0] (IN)
                         net (fo=0)                   0.000     0.000    challenge[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  challenge_IBUF[0]_inst/O
                         net (fo=9, routed)           4.316     5.772    ro4/slice0/SEL0
    SLICE_X4Y11          LUT4 (Prop_lut4_I2_O)        0.124     5.896 r  ro4/slice0/latch_INST_0/O
                         net (fo=2, routed)           0.839     6.734    ro4/slice1/A
    SLICE_X4Y10          LUT3 (Prop_lut3_I0_O)        0.124     6.858 f  ro4/slice1/latch_INST_0/O
                         net (fo=2, routed)           1.021     7.879    ro4/slice2/A
    SLICE_X4Y10          LUT3 (Prop_lut3_I0_O)        0.154     8.033 r  ro4/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.444     8.478    ro_out[4]
    SLICE_X4Y11          LUT6 (Prop_lut6_I0_O)        0.327     8.805 r  selected_ro_out_inferred_i_3/O
                         net (fo=1, routed)           0.971     9.776    selected_ro_out_inferred_i_3_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.124     9.900 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.708    10.608    selected_ro_out
    SLICE_X8Y15          LUT3 (Prop_lut3_I2_O)        0.124    10.732 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    10.732    ro_counter[3]_i_2_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.245 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.245    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.362 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.362    ro_counter_reg[7]_i_1_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.479 r  ro_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.479    ro_counter_reg[11]_i_1_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.698 r  ro_counter_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.698    ro_counter__0[12]
    SLICE_X8Y18          FDRE                                         r  ro_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.440     4.781    clk_50MHz_IBUF_BUFG
    SLICE_X8Y18          FDRE                                         r  ro_counter_reg[12]/C

Slack:                    inf
  Source:                 challenge[0]
                            (input port)
  Destination:            ro_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.685ns  (logic 3.386ns (28.979%)  route 8.299ns (71.021%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  challenge[0] (IN)
                         net (fo=0)                   0.000     0.000    challenge[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  challenge_IBUF[0]_inst/O
                         net (fo=9, routed)           4.316     5.772    ro4/slice0/SEL0
    SLICE_X4Y11          LUT4 (Prop_lut4_I2_O)        0.124     5.896 r  ro4/slice0/latch_INST_0/O
                         net (fo=2, routed)           0.839     6.734    ro4/slice1/A
    SLICE_X4Y10          LUT3 (Prop_lut3_I0_O)        0.124     6.858 f  ro4/slice1/latch_INST_0/O
                         net (fo=2, routed)           1.021     7.879    ro4/slice2/A
    SLICE_X4Y10          LUT3 (Prop_lut3_I0_O)        0.154     8.033 r  ro4/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.444     8.478    ro_out[4]
    SLICE_X4Y11          LUT6 (Prop_lut6_I0_O)        0.327     8.805 r  selected_ro_out_inferred_i_3/O
                         net (fo=1, routed)           0.971     9.776    selected_ro_out_inferred_i_3_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.124     9.900 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.708    10.608    selected_ro_out
    SLICE_X8Y15          LUT3 (Prop_lut3_I2_O)        0.124    10.732 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    10.732    ro_counter[3]_i_2_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.245 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.245    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.362 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.362    ro_counter_reg[7]_i_1_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.685 r  ro_counter_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.685    ro_counter__0[9]
    SLICE_X8Y17          FDRE                                         r  ro_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.442     4.783    clk_50MHz_IBUF_BUFG
    SLICE_X8Y17          FDRE                                         r  ro_counter_reg[9]/C

Slack:                    inf
  Source:                 challenge[0]
                            (input port)
  Destination:            ro_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.677ns  (logic 3.378ns (28.930%)  route 8.299ns (71.070%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  challenge[0] (IN)
                         net (fo=0)                   0.000     0.000    challenge[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  challenge_IBUF[0]_inst/O
                         net (fo=9, routed)           4.316     5.772    ro4/slice0/SEL0
    SLICE_X4Y11          LUT4 (Prop_lut4_I2_O)        0.124     5.896 r  ro4/slice0/latch_INST_0/O
                         net (fo=2, routed)           0.839     6.734    ro4/slice1/A
    SLICE_X4Y10          LUT3 (Prop_lut3_I0_O)        0.124     6.858 f  ro4/slice1/latch_INST_0/O
                         net (fo=2, routed)           1.021     7.879    ro4/slice2/A
    SLICE_X4Y10          LUT3 (Prop_lut3_I0_O)        0.154     8.033 r  ro4/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.444     8.478    ro_out[4]
    SLICE_X4Y11          LUT6 (Prop_lut6_I0_O)        0.327     8.805 r  selected_ro_out_inferred_i_3/O
                         net (fo=1, routed)           0.971     9.776    selected_ro_out_inferred_i_3_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.124     9.900 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.708    10.608    selected_ro_out
    SLICE_X8Y15          LUT3 (Prop_lut3_I2_O)        0.124    10.732 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    10.732    ro_counter[3]_i_2_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.245 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.245    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.362 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.362    ro_counter_reg[7]_i_1_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.677 r  ro_counter_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.677    ro_counter__0[11]
    SLICE_X8Y17          FDRE                                         r  ro_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.442     4.783    clk_50MHz_IBUF_BUFG
    SLICE_X8Y17          FDRE                                         r  ro_counter_reg[11]/C

Slack:                    inf
  Source:                 challenge[0]
                            (input port)
  Destination:            ro_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.601ns  (logic 3.302ns (28.465%)  route 8.299ns (71.535%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  challenge[0] (IN)
                         net (fo=0)                   0.000     0.000    challenge[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  challenge_IBUF[0]_inst/O
                         net (fo=9, routed)           4.316     5.772    ro4/slice0/SEL0
    SLICE_X4Y11          LUT4 (Prop_lut4_I2_O)        0.124     5.896 r  ro4/slice0/latch_INST_0/O
                         net (fo=2, routed)           0.839     6.734    ro4/slice1/A
    SLICE_X4Y10          LUT3 (Prop_lut3_I0_O)        0.124     6.858 f  ro4/slice1/latch_INST_0/O
                         net (fo=2, routed)           1.021     7.879    ro4/slice2/A
    SLICE_X4Y10          LUT3 (Prop_lut3_I0_O)        0.154     8.033 r  ro4/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.444     8.478    ro_out[4]
    SLICE_X4Y11          LUT6 (Prop_lut6_I0_O)        0.327     8.805 r  selected_ro_out_inferred_i_3/O
                         net (fo=1, routed)           0.971     9.776    selected_ro_out_inferred_i_3_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.124     9.900 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.708    10.608    selected_ro_out
    SLICE_X8Y15          LUT3 (Prop_lut3_I2_O)        0.124    10.732 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    10.732    ro_counter[3]_i_2_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.245 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.245    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.362 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.362    ro_counter_reg[7]_i_1_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.601 r  ro_counter_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.601    ro_counter__0[10]
    SLICE_X8Y17          FDRE                                         r  ro_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.442     4.783    clk_50MHz_IBUF_BUFG
    SLICE_X8Y17          FDRE                                         r  ro_counter_reg[10]/C

Slack:                    inf
  Source:                 challenge[0]
                            (input port)
  Destination:            ro_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.581ns  (logic 3.282ns (28.341%)  route 8.299ns (71.659%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  challenge[0] (IN)
                         net (fo=0)                   0.000     0.000    challenge[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  challenge_IBUF[0]_inst/O
                         net (fo=9, routed)           4.316     5.772    ro4/slice0/SEL0
    SLICE_X4Y11          LUT4 (Prop_lut4_I2_O)        0.124     5.896 r  ro4/slice0/latch_INST_0/O
                         net (fo=2, routed)           0.839     6.734    ro4/slice1/A
    SLICE_X4Y10          LUT3 (Prop_lut3_I0_O)        0.124     6.858 f  ro4/slice1/latch_INST_0/O
                         net (fo=2, routed)           1.021     7.879    ro4/slice2/A
    SLICE_X4Y10          LUT3 (Prop_lut3_I0_O)        0.154     8.033 r  ro4/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.444     8.478    ro_out[4]
    SLICE_X4Y11          LUT6 (Prop_lut6_I0_O)        0.327     8.805 r  selected_ro_out_inferred_i_3/O
                         net (fo=1, routed)           0.971     9.776    selected_ro_out_inferred_i_3_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.124     9.900 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.708    10.608    selected_ro_out
    SLICE_X8Y15          LUT3 (Prop_lut3_I2_O)        0.124    10.732 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    10.732    ro_counter[3]_i_2_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.245 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.245    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.362 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.362    ro_counter_reg[7]_i_1_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.581 r  ro_counter_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.581    ro_counter__0[8]
    SLICE_X8Y17          FDRE                                         r  ro_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.442     4.783    clk_50MHz_IBUF_BUFG
    SLICE_X8Y17          FDRE                                         r  ro_counter_reg[8]/C

Slack:                    inf
  Source:                 challenge[0]
                            (input port)
  Destination:            ro_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.568ns  (logic 3.269ns (28.261%)  route 8.299ns (71.739%))
  Logic Levels:           9  (CARRY4=2 IBUF=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  challenge[0] (IN)
                         net (fo=0)                   0.000     0.000    challenge[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  challenge_IBUF[0]_inst/O
                         net (fo=9, routed)           4.316     5.772    ro4/slice0/SEL0
    SLICE_X4Y11          LUT4 (Prop_lut4_I2_O)        0.124     5.896 r  ro4/slice0/latch_INST_0/O
                         net (fo=2, routed)           0.839     6.734    ro4/slice1/A
    SLICE_X4Y10          LUT3 (Prop_lut3_I0_O)        0.124     6.858 f  ro4/slice1/latch_INST_0/O
                         net (fo=2, routed)           1.021     7.879    ro4/slice2/A
    SLICE_X4Y10          LUT3 (Prop_lut3_I0_O)        0.154     8.033 r  ro4/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.444     8.478    ro_out[4]
    SLICE_X4Y11          LUT6 (Prop_lut6_I0_O)        0.327     8.805 r  selected_ro_out_inferred_i_3/O
                         net (fo=1, routed)           0.971     9.776    selected_ro_out_inferred_i_3_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.124     9.900 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.708    10.608    selected_ro_out
    SLICE_X8Y15          LUT3 (Prop_lut3_I2_O)        0.124    10.732 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    10.732    ro_counter[3]_i_2_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.245 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.245    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.568 r  ro_counter_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.568    ro_counter__0[5]
    SLICE_X8Y16          FDRE                                         r  ro_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.443     4.784    clk_50MHz_IBUF_BUFG
    SLICE_X8Y16          FDRE                                         r  ro_counter_reg[5]/C

Slack:                    inf
  Source:                 challenge[0]
                            (input port)
  Destination:            ro_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.560ns  (logic 3.261ns (28.211%)  route 8.299ns (71.789%))
  Logic Levels:           9  (CARRY4=2 IBUF=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  challenge[0] (IN)
                         net (fo=0)                   0.000     0.000    challenge[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  challenge_IBUF[0]_inst/O
                         net (fo=9, routed)           4.316     5.772    ro4/slice0/SEL0
    SLICE_X4Y11          LUT4 (Prop_lut4_I2_O)        0.124     5.896 r  ro4/slice0/latch_INST_0/O
                         net (fo=2, routed)           0.839     6.734    ro4/slice1/A
    SLICE_X4Y10          LUT3 (Prop_lut3_I0_O)        0.124     6.858 f  ro4/slice1/latch_INST_0/O
                         net (fo=2, routed)           1.021     7.879    ro4/slice2/A
    SLICE_X4Y10          LUT3 (Prop_lut3_I0_O)        0.154     8.033 r  ro4/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.444     8.478    ro_out[4]
    SLICE_X4Y11          LUT6 (Prop_lut6_I0_O)        0.327     8.805 r  selected_ro_out_inferred_i_3/O
                         net (fo=1, routed)           0.971     9.776    selected_ro_out_inferred_i_3_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.124     9.900 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.708    10.608    selected_ro_out
    SLICE_X8Y15          LUT3 (Prop_lut3_I2_O)        0.124    10.732 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    10.732    ro_counter[3]_i_2_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.245 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.245    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.560 r  ro_counter_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.560    ro_counter__0[7]
    SLICE_X8Y16          FDRE                                         r  ro_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.443     4.784    clk_50MHz_IBUF_BUFG
    SLICE_X8Y16          FDRE                                         r  ro_counter_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 challenge[2]
                            (input port)
  Destination:            selected_ro_out_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.638ns  (logic 0.356ns (13.496%)  route 2.282ns (86.504%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  challenge[2] (IN)
                         net (fo=0)                   0.000     0.000    challenge[2]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  challenge_IBUF[2]_inst/O
                         net (fo=9, routed)           1.708     1.929    ro1/slice2/SEL1
    SLICE_X9Y14          LUT3 (Prop_lut3_I2_O)        0.045     1.974 r  ro1/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.171     2.145    ro_out[1]
    SLICE_X8Y14          LUT6 (Prop_lut6_I5_O)        0.045     2.190 r  selected_ro_out_inferred_i_5/O
                         net (fo=1, routed)           0.168     2.358    selected_ro_out_inferred_i_5_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I5_O)        0.045     2.403 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.235     2.638    selected_ro_out
    SLICE_X9Y15          FDRE                                         r  selected_ro_out_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.830     1.957    clk_50MHz_IBUF_BUFG
    SLICE_X9Y15          FDRE                                         r  selected_ro_out_prev_reg/C

Slack:                    inf
  Source:                 challenge[2]
                            (input port)
  Destination:            ro_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.784ns  (logic 0.471ns (16.919%)  route 2.313ns (83.081%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT3=2 LUT6=2)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  challenge[2] (IN)
                         net (fo=0)                   0.000     0.000    challenge[2]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  challenge_IBUF[2]_inst/O
                         net (fo=9, routed)           1.708     1.929    ro1/slice2/SEL1
    SLICE_X9Y14          LUT3 (Prop_lut3_I2_O)        0.045     1.974 r  ro1/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.171     2.145    ro_out[1]
    SLICE_X8Y14          LUT6 (Prop_lut6_I5_O)        0.045     2.190 r  selected_ro_out_inferred_i_5/O
                         net (fo=1, routed)           0.168     2.358    selected_ro_out_inferred_i_5_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I5_O)        0.045     2.403 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.266     2.669    selected_ro_out
    SLICE_X8Y15          LUT3 (Prop_lut3_I2_O)        0.045     2.714 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.714    ro_counter[3]_i_2_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.784 r  ro_counter_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.784    ro_counter__0[0]
    SLICE_X8Y15          FDRE                                         r  ro_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.830     1.957    clk_50MHz_IBUF_BUFG
    SLICE_X8Y15          FDRE                                         r  ro_counter_reg[0]/C

Slack:                    inf
  Source:                 challenge[2]
                            (input port)
  Destination:            ro_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.819ns  (logic 0.506ns (17.950%)  route 2.313ns (82.050%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT3=2 LUT6=2)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  challenge[2] (IN)
                         net (fo=0)                   0.000     0.000    challenge[2]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  challenge_IBUF[2]_inst/O
                         net (fo=9, routed)           1.708     1.929    ro1/slice2/SEL1
    SLICE_X9Y14          LUT3 (Prop_lut3_I2_O)        0.045     1.974 r  ro1/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.171     2.145    ro_out[1]
    SLICE_X8Y14          LUT6 (Prop_lut6_I5_O)        0.045     2.190 r  selected_ro_out_inferred_i_5/O
                         net (fo=1, routed)           0.168     2.358    selected_ro_out_inferred_i_5_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I5_O)        0.045     2.403 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.266     2.669    selected_ro_out
    SLICE_X8Y15          LUT3 (Prop_lut3_I2_O)        0.045     2.714 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.714    ro_counter[3]_i_2_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     2.819 r  ro_counter_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.819    ro_counter__0[1]
    SLICE_X8Y15          FDRE                                         r  ro_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.830     1.957    clk_50MHz_IBUF_BUFG
    SLICE_X8Y15          FDRE                                         r  ro_counter_reg[1]/C

Slack:                    inf
  Source:                 challenge[2]
                            (input port)
  Destination:            ro_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.859ns  (logic 0.546ns (19.098%)  route 2.313ns (80.902%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT3=2 LUT6=2)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  challenge[2] (IN)
                         net (fo=0)                   0.000     0.000    challenge[2]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  challenge_IBUF[2]_inst/O
                         net (fo=9, routed)           1.708     1.929    ro1/slice2/SEL1
    SLICE_X9Y14          LUT3 (Prop_lut3_I2_O)        0.045     1.974 r  ro1/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.171     2.145    ro_out[1]
    SLICE_X8Y14          LUT6 (Prop_lut6_I5_O)        0.045     2.190 r  selected_ro_out_inferred_i_5/O
                         net (fo=1, routed)           0.168     2.358    selected_ro_out_inferred_i_5_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I5_O)        0.045     2.403 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.266     2.669    selected_ro_out
    SLICE_X8Y15          LUT3 (Prop_lut3_I2_O)        0.045     2.714 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.714    ro_counter[3]_i_2_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     2.859 r  ro_counter_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.859    ro_counter__0[2]
    SLICE_X8Y15          FDRE                                         r  ro_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.830     1.957    clk_50MHz_IBUF_BUFG
    SLICE_X8Y15          FDRE                                         r  ro_counter_reg[2]/C

Slack:                    inf
  Source:                 challenge[2]
                            (input port)
  Destination:            ro_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.879ns  (logic 0.566ns (19.660%)  route 2.313ns (80.340%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT3=2 LUT6=2)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  challenge[2] (IN)
                         net (fo=0)                   0.000     0.000    challenge[2]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  challenge_IBUF[2]_inst/O
                         net (fo=9, routed)           1.708     1.929    ro1/slice2/SEL1
    SLICE_X9Y14          LUT3 (Prop_lut3_I2_O)        0.045     1.974 r  ro1/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.171     2.145    ro_out[1]
    SLICE_X8Y14          LUT6 (Prop_lut6_I5_O)        0.045     2.190 r  selected_ro_out_inferred_i_5/O
                         net (fo=1, routed)           0.168     2.358    selected_ro_out_inferred_i_5_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I5_O)        0.045     2.403 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.266     2.669    selected_ro_out
    SLICE_X8Y15          LUT3 (Prop_lut3_I2_O)        0.045     2.714 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.714    ro_counter[3]_i_2_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.165     2.879 r  ro_counter_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.879    ro_counter__0[3]
    SLICE_X8Y15          FDRE                                         r  ro_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.830     1.957    clk_50MHz_IBUF_BUFG
    SLICE_X8Y15          FDRE                                         r  ro_counter_reg[3]/C

Slack:                    inf
  Source:                 challenge[2]
                            (input port)
  Destination:            ro_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.912ns  (logic 0.599ns (20.571%)  route 2.313ns (79.429%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT3=2 LUT6=2)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  challenge[2] (IN)
                         net (fo=0)                   0.000     0.000    challenge[2]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  challenge_IBUF[2]_inst/O
                         net (fo=9, routed)           1.708     1.929    ro1/slice2/SEL1
    SLICE_X9Y14          LUT3 (Prop_lut3_I2_O)        0.045     1.974 r  ro1/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.171     2.145    ro_out[1]
    SLICE_X8Y14          LUT6 (Prop_lut6_I5_O)        0.045     2.190 r  selected_ro_out_inferred_i_5/O
                         net (fo=1, routed)           0.168     2.358    selected_ro_out_inferred_i_5_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I5_O)        0.045     2.403 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.266     2.669    selected_ro_out
    SLICE_X8Y15          LUT3 (Prop_lut3_I2_O)        0.045     2.714 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.714    ro_counter[3]_i_2_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.859 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.859    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.912 r  ro_counter_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.912    ro_counter__0[4]
    SLICE_X8Y16          FDRE                                         r  ro_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.829     1.956    clk_50MHz_IBUF_BUFG
    SLICE_X8Y16          FDRE                                         r  ro_counter_reg[4]/C

Slack:                    inf
  Source:                 challenge[2]
                            (input port)
  Destination:            ro_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.925ns  (logic 0.612ns (20.924%)  route 2.313ns (79.076%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT3=2 LUT6=2)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  challenge[2] (IN)
                         net (fo=0)                   0.000     0.000    challenge[2]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  challenge_IBUF[2]_inst/O
                         net (fo=9, routed)           1.708     1.929    ro1/slice2/SEL1
    SLICE_X9Y14          LUT3 (Prop_lut3_I2_O)        0.045     1.974 r  ro1/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.171     2.145    ro_out[1]
    SLICE_X8Y14          LUT6 (Prop_lut6_I5_O)        0.045     2.190 r  selected_ro_out_inferred_i_5/O
                         net (fo=1, routed)           0.168     2.358    selected_ro_out_inferred_i_5_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I5_O)        0.045     2.403 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.266     2.669    selected_ro_out
    SLICE_X8Y15          LUT3 (Prop_lut3_I2_O)        0.045     2.714 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.714    ro_counter[3]_i_2_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.859 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.859    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.925 r  ro_counter_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.925    ro_counter__0[6]
    SLICE_X8Y16          FDRE                                         r  ro_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.829     1.956    clk_50MHz_IBUF_BUFG
    SLICE_X8Y16          FDRE                                         r  ro_counter_reg[6]/C

Slack:                    inf
  Source:                 challenge[2]
                            (input port)
  Destination:            ro_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.948ns  (logic 0.635ns (21.541%)  route 2.313ns (78.459%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT3=2 LUT6=2)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  challenge[2] (IN)
                         net (fo=0)                   0.000     0.000    challenge[2]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  challenge_IBUF[2]_inst/O
                         net (fo=9, routed)           1.708     1.929    ro1/slice2/SEL1
    SLICE_X9Y14          LUT3 (Prop_lut3_I2_O)        0.045     1.974 r  ro1/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.171     2.145    ro_out[1]
    SLICE_X8Y14          LUT6 (Prop_lut6_I5_O)        0.045     2.190 r  selected_ro_out_inferred_i_5/O
                         net (fo=1, routed)           0.168     2.358    selected_ro_out_inferred_i_5_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I5_O)        0.045     2.403 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.266     2.669    selected_ro_out
    SLICE_X8Y15          LUT3 (Prop_lut3_I2_O)        0.045     2.714 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.714    ro_counter[3]_i_2_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.859 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.859    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.948 r  ro_counter_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.948    ro_counter__0[5]
    SLICE_X8Y16          FDRE                                         r  ro_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.829     1.956    clk_50MHz_IBUF_BUFG
    SLICE_X8Y16          FDRE                                         r  ro_counter_reg[5]/C

Slack:                    inf
  Source:                 challenge[2]
                            (input port)
  Destination:            ro_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.950ns  (logic 0.637ns (21.594%)  route 2.313ns (78.406%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT3=2 LUT6=2)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  challenge[2] (IN)
                         net (fo=0)                   0.000     0.000    challenge[2]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  challenge_IBUF[2]_inst/O
                         net (fo=9, routed)           1.708     1.929    ro1/slice2/SEL1
    SLICE_X9Y14          LUT3 (Prop_lut3_I2_O)        0.045     1.974 r  ro1/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.171     2.145    ro_out[1]
    SLICE_X8Y14          LUT6 (Prop_lut6_I5_O)        0.045     2.190 r  selected_ro_out_inferred_i_5/O
                         net (fo=1, routed)           0.168     2.358    selected_ro_out_inferred_i_5_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I5_O)        0.045     2.403 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.266     2.669    selected_ro_out
    SLICE_X8Y15          LUT3 (Prop_lut3_I2_O)        0.045     2.714 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.714    ro_counter[3]_i_2_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.859 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.859    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.950 r  ro_counter_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.950    ro_counter__0[7]
    SLICE_X8Y16          FDRE                                         r  ro_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.829     1.956    clk_50MHz_IBUF_BUFG
    SLICE_X8Y16          FDRE                                         r  ro_counter_reg[7]/C

Slack:                    inf
  Source:                 challenge[2]
                            (input port)
  Destination:            ro_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.952ns  (logic 0.639ns (21.647%)  route 2.313ns (78.353%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT3=2 LUT6=2)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  challenge[2] (IN)
                         net (fo=0)                   0.000     0.000    challenge[2]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  challenge_IBUF[2]_inst/O
                         net (fo=9, routed)           1.708     1.929    ro1/slice2/SEL1
    SLICE_X9Y14          LUT3 (Prop_lut3_I2_O)        0.045     1.974 r  ro1/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.171     2.145    ro_out[1]
    SLICE_X8Y14          LUT6 (Prop_lut6_I5_O)        0.045     2.190 r  selected_ro_out_inferred_i_5/O
                         net (fo=1, routed)           0.168     2.358    selected_ro_out_inferred_i_5_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I5_O)        0.045     2.403 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.266     2.669    selected_ro_out
    SLICE_X8Y15          LUT3 (Prop_lut3_I2_O)        0.045     2.714 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.714    ro_counter[3]_i_2_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.859 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.859    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.899 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.899    ro_counter_reg[7]_i_1_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.952 r  ro_counter_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.952    ro_counter__0[8]
    SLICE_X8Y17          FDRE                                         r  ro_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.828     1.955    clk_50MHz_IBUF_BUFG
    SLICE_X8Y17          FDRE                                         r  ro_counter_reg[8]/C





