{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 26 12:14:48 2013 " "Info: Processing started: Tue Feb 26 12:14:48 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off system -c system " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off system -c system" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/purdue/spring 2013/229/labs/lab 8/pong/modn/modn.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /purdue/spring 2013/229/labs/lab 8/pong/modn/modn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 modN " "Info: Found entity 1: modN" {  } { { "../modN/modN.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/modN/modN.tdf" 9 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/purdue/spring 2013/229/labs/lab 8/pong/mod525/mod525.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /purdue/spring 2013/229/labs/lab 8/pong/mod525/mod525.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 MOD525 " "Info: Found entity 1: MOD525" {  } { { "../MOD525/mod525.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/MOD525/mod525.tdf" 8 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/purdue/spring 2013/229/labs/lab 8/pong/mod800/mod800.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /purdue/spring 2013/229/labs/lab 8/pong/mod800/mod800.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 MOD800 " "Info: Found entity 1: MOD800" {  } { { "../MOD800/mod800.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/MOD800/mod800.tdf" 8 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/purdue/spring 2013/229/labs/lab 8/pong/vga_driverlab8/vga_driverlab8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /purdue/spring 2013/229/labs/lab 8/pong/vga_driverlab8/vga_driverlab8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_driverLab8 " "Info: Found entity 1: VGA_driverLab8" {  } { { "../VGA_driverLab8/VGA_driverLab8.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/VGA_driverLab8/VGA_driverLab8.tdf" 19 2 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/purdue/spring 2013/229/labs/lab 8/pong/paddle/paddle.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /purdue/spring 2013/229/labs/lab 8/pong/paddle/paddle.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 paddle " "Info: Found entity 1: paddle" {  } { { "../Paddle/paddle.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Paddle/paddle.tdf" 6 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/purdue/spring 2013/229/labs/lab 8/pong/gun/gun.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /purdue/spring 2013/229/labs/lab 8/pong/gun/gun.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 gun " "Info: Found entity 1: gun" {  } { { "../gun/gun.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/gun/gun.tdf" 1 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/purdue/spring 2013/229/labs/lab 8/pong/target/target.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /purdue/spring 2013/229/labs/lab 8/pong/target/target.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 target " "Info: Found entity 1: target" {  } { { "../Target/target.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Target/target.tdf" 1 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file system.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Info: Found entity 1: system" {  } { { "system.bdf" "" { Schematic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/system.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "system " "Info: Elaborating entity \"system\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_driverLab8 VGA_driverLab8:inst " "Info: Elaborating entity \"VGA_driverLab8\" for hierarchy \"VGA_driverLab8:inst\"" {  } { { "system.bdf" "inst" { Schematic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/system.bdf" { { 176 928 1088 336 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOD800 MOD800:inst5 " "Info: Elaborating entity \"MOD800\" for hierarchy \"MOD800:inst5\"" {  } { { "system.bdf" "inst5" { Schematic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/system.bdf" { { 16 928 1040 112 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gun gun:inst8 " "Info: Elaborating entity \"gun\" for hierarchy \"gun:inst8\"" {  } { { "system.bdf" "inst8" { Schematic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/system.bdf" { { 376 688 824 472 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modN modN:inst4 " "Info: Elaborating entity \"modN\" for hierarchy \"modN:inst4\"" {  } { { "system.bdf" "inst4" { Schematic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/system.bdf" { { 480 504 640 576 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paddle paddle:inst7 " "Info: Elaborating entity \"paddle\" for hierarchy \"paddle:inst7\"" {  } { { "system.bdf" "inst7" { Schematic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/system.bdf" { { 240 672 832 368 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOD525 MOD525:inst6 " "Info: Elaborating entity \"MOD525\" for hierarchy \"MOD525:inst6\"" {  } { { "system.bdf" "inst6" { Schematic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/system.bdf" { { 136 720 832 232 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "target target:inst2 " "Info: Elaborating entity \"target\" for hierarchy \"target:inst2\"" {  } { { "system.bdf" "inst2" { Schematic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/system.bdf" { { 496 688 832 592 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "target:inst2\|direction target:inst2\|direction~_emulated target:inst2\|direction~latch " "Warning (13310): Register \"target:inst2\|direction\" is converted into an equivalent circuit using register \"target:inst2\|direction~_emulated\" and latch \"target:inst2\|direction~latch\"" {  } { { "../Target/target.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Target/target.tdf" 7 2 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "345 " "Info: Implemented 345 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Info: Implemented 14 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Info: Implemented 15 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "316 " "Info: Implemented 316 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Peak virtual memory: 169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 26 12:14:51 2013 " "Info: Processing ended: Tue Feb 26 12:14:51 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 26 12:14:52 2013 " "Info: Processing started: Tue Feb 26 12:14:52 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off system -c system " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off system -c system" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "system EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"system\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "d:/apps/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/" 0 { } { { 0 { 0 ""} 0 646 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "d:/apps/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/" 0 { } { { 0 { 0 ""} 0 647 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "d:/apps/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/" 0 { } { { 0 { 0 ""} 0 648 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst3 " "Info: Destination node inst3" {  } { { "system.bdf" "" { Schematic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/system.bdf" { { 224 528 592 304 "inst3" "" } } } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/" 0 { } { { 0 { 0 ""} 0 144 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOD800:inst5\|count\[9\] " "Info: Destination node MOD800:inst5\|count\[9\]" {  } { { "../MOD800/mod800.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/MOD800/mod800.tdf" 13 7 0 } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MOD800:inst5|count[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/" 0 { } { { 0 { 0 ""} 0 81 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOD800:inst5\|count\[8\] " "Info: Destination node MOD800:inst5\|count\[8\]" {  } { { "../MOD800/mod800.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/MOD800/mod800.tdf" 13 7 0 } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MOD800:inst5|count[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/" 0 { } { { 0 { 0 ""} 0 82 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOD800:inst5\|count\[7\] " "Info: Destination node MOD800:inst5\|count\[7\]" {  } { { "../MOD800/mod800.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/MOD800/mod800.tdf" 13 7 0 } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MOD800:inst5|count[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/" 0 { } { { 0 { 0 ""} 0 83 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOD800:inst5\|count\[6\] " "Info: Destination node MOD800:inst5\|count\[6\]" {  } { { "../MOD800/mod800.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/MOD800/mod800.tdf" 13 7 0 } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MOD800:inst5|count[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/" 0 { } { { 0 { 0 ""} 0 84 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOD800:inst5\|count\[5\] " "Info: Destination node MOD800:inst5\|count\[5\]" {  } { { "../MOD800/mod800.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/MOD800/mod800.tdf" 13 7 0 } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MOD800:inst5|count[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/" 0 { } { { 0 { 0 ""} 0 85 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOD800:inst5\|count\[4\] " "Info: Destination node MOD800:inst5\|count\[4\]" {  } { { "../MOD800/mod800.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/MOD800/mod800.tdf" 13 7 0 } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MOD800:inst5|count[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/" 0 { } { { 0 { 0 ""} 0 86 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOD800:inst5\|count\[3\] " "Info: Destination node MOD800:inst5\|count\[3\]" {  } { { "../MOD800/mod800.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/MOD800/mod800.tdf" 13 7 0 } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MOD800:inst5|count[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/" 0 { } { { 0 { 0 ""} 0 87 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOD800:inst5\|count\[2\] " "Info: Destination node MOD800:inst5\|count\[2\]" {  } { { "../MOD800/mod800.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/MOD800/mod800.tdf" 13 7 0 } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MOD800:inst5|count[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/" 0 { } { { 0 { 0 ""} 0 88 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOD800:inst5\|count\[1\] " "Info: Destination node MOD800:inst5\|count\[1\]" {  } { { "../MOD800/mod800.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/MOD800/mod800.tdf" 13 7 0 } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MOD800:inst5|count[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/" 0 { } { { 0 { 0 ""} 0 89 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91sp2/quartus/bin/pin_planner.ppl" { clock } } } { "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "system.bdf" "" { Schematic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/system.bdf" { { 256 272 440 272 "clock" "" } } } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/" 0 { } { { 0 { 0 ""} 0 145 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "modN:inst4\|decode_1  " "Info: Automatically promoted node modN:inst4\|decode_1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "modN:inst4\|q\[9\]~0 " "Info: Destination node modN:inst4\|q\[9\]~0" {  } { { "../modN/modN.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/modN/modN.tdf" 11 2 0 } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modN:inst4|q[9]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/" 0 { } { { 0 { 0 ""} 0 608 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "modN:inst4\|q\[8\]~1 " "Info: Destination node modN:inst4\|q\[8\]~1" {  } { { "../modN/modN.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/modN/modN.tdf" 11 2 0 } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modN:inst4|q[8]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/" 0 { } { { 0 { 0 ""} 0 611 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "modN:inst4\|q\[7\]~2 " "Info: Destination node modN:inst4\|q\[7\]~2" {  } { { "../modN/modN.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/modN/modN.tdf" 11 2 0 } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modN:inst4|q[7]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/" 0 { } { { 0 { 0 ""} 0 614 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "modN:inst4\|q\[6\]~3 " "Info: Destination node modN:inst4\|q\[6\]~3" {  } { { "../modN/modN.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/modN/modN.tdf" 11 2 0 } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modN:inst4|q[6]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/" 0 { } { { 0 { 0 ""} 0 617 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "modN:inst4\|q\[1\]~4 " "Info: Destination node modN:inst4\|q\[1\]~4" {  } { { "../modN/modN.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/modN/modN.tdf" 11 2 0 } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modN:inst4|q[1]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/" 0 { } { { 0 { 0 ""} 0 620 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "modN:inst4\|q\[5\]~5 " "Info: Destination node modN:inst4\|q\[5\]~5" {  } { { "../modN/modN.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/modN/modN.tdf" 11 2 0 } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modN:inst4|q[5]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/" 0 { } { { 0 { 0 ""} 0 623 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "modN:inst4\|q\[4\]~6 " "Info: Destination node modN:inst4\|q\[4\]~6" {  } { { "../modN/modN.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/modN/modN.tdf" 11 2 0 } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modN:inst4|q[4]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/" 0 { } { { 0 { 0 ""} 0 626 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "modN:inst4\|q\[3\]~7 " "Info: Destination node modN:inst4\|q\[3\]~7" {  } { { "../modN/modN.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/modN/modN.tdf" 11 2 0 } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modN:inst4|q[3]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/" 0 { } { { 0 { 0 ""} 0 629 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "modN:inst4\|q\[2\]~8 " "Info: Destination node modN:inst4\|q\[2\]~8" {  } { { "../modN/modN.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/modN/modN.tdf" 11 2 0 } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modN:inst4|q[2]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/" 0 { } { { 0 { 0 ""} 0 632 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "modN:inst4\|q\[0\]~10 " "Info: Destination node modN:inst4\|q\[0\]~10" {  } { { "../modN/modN.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/modN/modN.tdf" 11 2 0 } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modN:inst4|q[0]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/" 0 { } { { 0 { 0 ""} 0 639 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../modN/modN.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/modN/modN.tdf" 18 3 0 } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modN:inst4|decode_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/" 0 { } { { 0 { 0 ""} 0 62 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "loadn " "Warning: Node \"loadn\" is assigned to location or region, but does not exist in design" {  } { { "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "loadn" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.311 ns register register " "Info: Estimated most critical path is register to register delay of 5.311 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns paddle:inst7\|count\[2\] 1 REG LAB_X23_Y16 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X23_Y16; Fanout = 8; REG Node = 'paddle:inst7\|count\[2\]'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { paddle:inst7|count[2] } "NODE_NAME" } } { "../Paddle/paddle.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Paddle/paddle.tdf" 10 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.794 ns) + CELL(0.178 ns) 0.972 ns paddle:inst7\|_~0 2 COMB LAB_X24_Y16 1 " "Info: 2: + IC(0.794 ns) + CELL(0.178 ns) = 0.972 ns; Loc. = LAB_X24_Y16; Fanout = 1; COMB Node = 'paddle:inst7\|_~0'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.972 ns" { paddle:inst7|count[2] paddle:inst7|_~0 } "NODE_NAME" } } { "system.bdf" "" { Schematic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/system.bdf" { { 240 672 832 368 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.278 ns) 1.604 ns paddle:inst7\|_~1 3 COMB LAB_X24_Y16 1 " "Info: 3: + IC(0.354 ns) + CELL(0.278 ns) = 1.604 ns; Loc. = LAB_X24_Y16; Fanout = 1; COMB Node = 'paddle:inst7\|_~1'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { paddle:inst7|_~0 paddle:inst7|_~1 } "NODE_NAME" } } { "system.bdf" "" { Schematic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/system.bdf" { { 240 672 832 368 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 2.280 ns paddle:inst7\|_~2 4 COMB LAB_X24_Y16 19 " "Info: 4: + IC(0.498 ns) + CELL(0.178 ns) = 2.280 ns; Loc. = LAB_X24_Y16; Fanout = 19; COMB Node = 'paddle:inst7\|_~2'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { paddle:inst7|_~1 paddle:inst7|_~2 } "NODE_NAME" } } { "system.bdf" "" { Schematic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/system.bdf" { { 240 672 832 368 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.495 ns) 3.273 ns paddle:inst7\|op_4~1 5 COMB LAB_X24_Y16 2 " "Info: 5: + IC(0.498 ns) + CELL(0.495 ns) = 3.273 ns; Loc. = LAB_X24_Y16; Fanout = 2; COMB Node = 'paddle:inst7\|op_4~1'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.993 ns" { paddle:inst7|_~2 paddle:inst7|op_4~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.353 ns paddle:inst7\|op_4~3 6 COMB LAB_X24_Y16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 3.353 ns; Loc. = LAB_X24_Y16; Fanout = 2; COMB Node = 'paddle:inst7\|op_4~3'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { paddle:inst7|op_4~1 paddle:inst7|op_4~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.433 ns paddle:inst7\|op_4~5 7 COMB LAB_X24_Y16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 3.433 ns; Loc. = LAB_X24_Y16; Fanout = 2; COMB Node = 'paddle:inst7\|op_4~5'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { paddle:inst7|op_4~3 paddle:inst7|op_4~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.513 ns paddle:inst7\|op_4~7 8 COMB LAB_X24_Y16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 3.513 ns; Loc. = LAB_X24_Y16; Fanout = 2; COMB Node = 'paddle:inst7\|op_4~7'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { paddle:inst7|op_4~5 paddle:inst7|op_4~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.593 ns paddle:inst7\|op_4~9 9 COMB LAB_X24_Y16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 3.593 ns; Loc. = LAB_X24_Y16; Fanout = 2; COMB Node = 'paddle:inst7\|op_4~9'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { paddle:inst7|op_4~7 paddle:inst7|op_4~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.673 ns paddle:inst7\|op_4~11 10 COMB LAB_X24_Y16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 3.673 ns; Loc. = LAB_X24_Y16; Fanout = 2; COMB Node = 'paddle:inst7\|op_4~11'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { paddle:inst7|op_4~9 paddle:inst7|op_4~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.753 ns paddle:inst7\|op_4~13 11 COMB LAB_X24_Y16 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 3.753 ns; Loc. = LAB_X24_Y16; Fanout = 2; COMB Node = 'paddle:inst7\|op_4~13'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { paddle:inst7|op_4~11 paddle:inst7|op_4~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.833 ns paddle:inst7\|op_4~15 12 COMB LAB_X24_Y16 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 3.833 ns; Loc. = LAB_X24_Y16; Fanout = 2; COMB Node = 'paddle:inst7\|op_4~15'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { paddle:inst7|op_4~13 paddle:inst7|op_4~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.913 ns paddle:inst7\|op_4~17 13 COMB LAB_X24_Y16 1 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 3.913 ns; Loc. = LAB_X24_Y16; Fanout = 1; COMB Node = 'paddle:inst7\|op_4~17'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { paddle:inst7|op_4~15 paddle:inst7|op_4~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 4.371 ns paddle:inst7\|op_4~18 14 COMB LAB_X24_Y16 1 " "Info: 14: + IC(0.000 ns) + CELL(0.458 ns) = 4.371 ns; Loc. = LAB_X24_Y16; Fanout = 1; COMB Node = 'paddle:inst7\|op_4~18'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { paddle:inst7|op_4~17 paddle:inst7|op_4~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.527 ns) + CELL(0.413 ns) 5.311 ns paddle:inst7\|count\[9\] 15 REG LAB_X23_Y16 6 " "Info: 15: + IC(0.527 ns) + CELL(0.413 ns) = 5.311 ns; Loc. = LAB_X23_Y16; Fanout = 6; REG Node = 'paddle:inst7\|count\[9\]'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.940 ns" { paddle:inst7|op_4~18 paddle:inst7|count[9] } "NODE_NAME" } } { "../Paddle/paddle.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Paddle/paddle.tdf" 10 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.640 ns ( 49.71 % ) " "Info: Total cell delay = 2.640 ns ( 49.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.671 ns ( 50.29 % ) " "Info: Total interconnect delay = 2.671 ns ( 50.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.311 ns" { paddle:inst7|count[2] paddle:inst7|_~0 paddle:inst7|_~1 paddle:inst7|_~2 paddle:inst7|op_4~1 paddle:inst7|op_4~3 paddle:inst7|op_4~5 paddle:inst7|op_4~7 paddle:inst7|op_4~9 paddle:inst7|op_4~11 paddle:inst7|op_4~13 paddle:inst7|op_4~15 paddle:inst7|op_4~17 paddle:inst7|op_4~18 paddle:inst7|count[9] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X25_Y14 X37_Y27 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "15 " "Warning: Found 15 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "v_synch 0 " "Info: Pin \"v_synch\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "h_synch 0 " "Info: Pin \"h_synch\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "60HZ 0 " "Info: Pin \"60HZ\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[3\] 0 " "Info: Pin \"b\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[2\] 0 " "Info: Pin \"b\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[1\] 0 " "Info: Pin \"b\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[0\] 0 " "Info: Pin \"b\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[3\] 0 " "Info: Pin \"g\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[2\] 0 " "Info: Pin \"g\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[1\] 0 " "Info: Pin \"g\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[0\] 0 " "Info: Pin \"g\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[3\] 0 " "Info: Pin \"r\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[2\] 0 " "Info: Pin \"r\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[1\] 0 " "Info: Pin \"r\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[0\] 0 " "Info: Pin \"r\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 26 12:14:58 2013 " "Info: Processing ended: Tue Feb 26 12:14:58 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 26 12:14:59 2013 " "Info: Processing started: Tue Feb 26 12:14:59 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off system -c system " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off system -c system" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 26 12:15:01 2013 " "Info: Processing ended: Tue Feb 26 12:15:01 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 26 12:15:03 2013 " "Info: Processing started: Tue Feb 26 12:15:03 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off system -c system --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off system -c system --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "target:inst2\|direction~latch " "Warning: Node \"target:inst2\|direction~latch\" is a latch" {  } { { "../Target/target.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Target/target.tdf" 7 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "system.bdf" "" { Schematic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/system.bdf" { { 256 272 440 272 "clock" "" } } } } { "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "28 " "Warning: Found 28 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "modN:inst4\|q\[2\] " "Info: Detected ripple clock \"modN:inst4\|q\[2\]\" as buffer" {  } { { "../modN/modN.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/modN/modN.tdf" 11 2 0 } } { "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "modN:inst4\|q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "modN:inst4\|q\[3\] " "Info: Detected ripple clock \"modN:inst4\|q\[3\]\" as buffer" {  } { { "../modN/modN.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/modN/modN.tdf" 11 2 0 } } { "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "modN:inst4\|q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "modN:inst4\|q\[5\] " "Info: Detected ripple clock \"modN:inst4\|q\[5\]\" as buffer" {  } { { "../modN/modN.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/modN/modN.tdf" 11 2 0 } } { "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "modN:inst4\|q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "modN:inst4\|q\[4\] " "Info: Detected ripple clock \"modN:inst4\|q\[4\]\" as buffer" {  } { { "../modN/modN.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/modN/modN.tdf" 11 2 0 } } { "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "modN:inst4\|q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "modN:inst4\|q\[9\] " "Info: Detected ripple clock \"modN:inst4\|q\[9\]\" as buffer" {  } { { "../modN/modN.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/modN/modN.tdf" 11 2 0 } } { "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "modN:inst4\|q\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "modN:inst4\|q\[7\] " "Info: Detected ripple clock \"modN:inst4\|q\[7\]\" as buffer" {  } { { "../modN/modN.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/modN/modN.tdf" 11 2 0 } } { "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "modN:inst4\|q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "modN:inst4\|q\[8\] " "Info: Detected ripple clock \"modN:inst4\|q\[8\]\" as buffer" {  } { { "../modN/modN.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/modN/modN.tdf" 11 2 0 } } { "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "modN:inst4\|q\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "modN:inst4\|q\[6\] " "Info: Detected ripple clock \"modN:inst4\|q\[6\]\" as buffer" {  } { { "../modN/modN.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/modN/modN.tdf" 11 2 0 } } { "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "modN:inst4\|q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "MOD800:inst5\|count\[1\] " "Info: Detected ripple clock \"MOD800:inst5\|count\[1\]\" as buffer" {  } { { "../MOD800/mod800.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/MOD800/mod800.tdf" 13 7 0 } } { "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MOD800:inst5\|count\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "MOD800:inst5\|count\[3\] " "Info: Detected ripple clock \"MOD800:inst5\|count\[3\]\" as buffer" {  } { { "../MOD800/mod800.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/MOD800/mod800.tdf" 13 7 0 } } { "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MOD800:inst5\|count\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "MOD800:inst5\|count\[0\] " "Info: Detected ripple clock \"MOD800:inst5\|count\[0\]\" as buffer" {  } { { "../MOD800/mod800.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/MOD800/mod800.tdf" 13 7 0 } } { "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MOD800:inst5\|count\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "MOD800:inst5\|count\[2\] " "Info: Detected ripple clock \"MOD800:inst5\|count\[2\]\" as buffer" {  } { { "../MOD800/mod800.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/MOD800/mod800.tdf" 13 7 0 } } { "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MOD800:inst5\|count\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "MOD800:inst5\|count\[9\] " "Info: Detected ripple clock \"MOD800:inst5\|count\[9\]\" as buffer" {  } { { "../MOD800/mod800.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/MOD800/mod800.tdf" 13 7 0 } } { "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MOD800:inst5\|count\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "MOD800:inst5\|count\[8\] " "Info: Detected ripple clock \"MOD800:inst5\|count\[8\]\" as buffer" {  } { { "../MOD800/mod800.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/MOD800/mod800.tdf" 13 7 0 } } { "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MOD800:inst5\|count\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "MOD800:inst5\|count\[7\] " "Info: Detected ripple clock \"MOD800:inst5\|count\[7\]\" as buffer" {  } { { "../MOD800/mod800.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/MOD800/mod800.tdf" 13 7 0 } } { "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MOD800:inst5\|count\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "MOD800:inst5\|count\[5\] " "Info: Detected ripple clock \"MOD800:inst5\|count\[5\]\" as buffer" {  } { { "../MOD800/mod800.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/MOD800/mod800.tdf" 13 7 0 } } { "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MOD800:inst5\|count\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "MOD800:inst5\|count\[6\] " "Info: Detected ripple clock \"MOD800:inst5\|count\[6\]\" as buffer" {  } { { "../MOD800/mod800.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/MOD800/mod800.tdf" 13 7 0 } } { "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MOD800:inst5\|count\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "modN:inst4\|op_1~1 " "Info: Detected gated clock \"modN:inst4\|op_1~1\" as buffer" {  } { { "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "modN:inst4\|op_1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "modN:inst4\|op_1~0 " "Info: Detected gated clock \"modN:inst4\|op_1~0\" as buffer" {  } { { "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "modN:inst4\|op_1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "modN:inst4\|q\[1\] " "Info: Detected ripple clock \"modN:inst4\|q\[1\]\" as buffer" {  } { { "../modN/modN.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/modN/modN.tdf" 11 2 0 } } { "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "modN:inst4\|q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "VGA_driverLab8:inst\|_~8 " "Info: Detected gated clock \"VGA_driverLab8:inst\|_~8\" as buffer" {  } { { "system.bdf" "" { Schematic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/system.bdf" { { 176 928 1088 336 "inst" "" } } } } { "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_driverLab8:inst\|_~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MOD800:inst5\|op_1~1 " "Info: Detected gated clock \"MOD800:inst5\|op_1~1\" as buffer" {  } { { "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MOD800:inst5\|op_1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "MOD800:inst5\|count\[4\] " "Info: Detected ripple clock \"MOD800:inst5\|count\[4\]\" as buffer" {  } { { "../MOD800/mod800.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/MOD800/mod800.tdf" 13 7 0 } } { "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MOD800:inst5\|count\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MOD800:inst5\|op_1~0 " "Info: Detected gated clock \"MOD800:inst5\|op_1~0\" as buffer" {  } { { "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MOD800:inst5\|op_1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "modN:inst4\|op_1~2 " "Info: Detected gated clock \"modN:inst4\|op_1~2\" as buffer" {  } { { "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "modN:inst4\|op_1~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst3 " "Info: Detected ripple clock \"inst3\" as buffer" {  } { { "system.bdf" "" { Schematic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/system.bdf" { { 224 528 592 304 "inst3" "" } } } } { "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MOD800:inst5\|op_1~2 " "Info: Detected gated clock \"MOD800:inst5\|op_1~2\" as buffer" {  } { { "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MOD800:inst5\|op_1~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "modN:inst4\|decode_1 " "Info: Detected gated clock \"modN:inst4\|decode_1\" as buffer" {  } { { "../modN/modN.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/modN/modN.tdf" 18 3 0 } } { "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "modN:inst4\|decode_1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register paddle:inst7\|count\[3\] register paddle:inst7\|count\[9\] 133.42 MHz 7.495 ns Internal " "Info: Clock \"clock\" has Internal fmax of 133.42 MHz between source register \"paddle:inst7\|count\[3\]\" and destination register \"paddle:inst7\|count\[9\]\" (period= 7.495 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.373 ns + Longest register register " "Info: + Longest register to register delay is 5.373 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns paddle:inst7\|count\[3\] 1 REG LCFF_X23_Y16_N9 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y16_N9; Fanout = 9; REG Node = 'paddle:inst7\|count\[3\]'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { paddle:inst7|count[3] } "NODE_NAME" } } { "../Paddle/paddle.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Paddle/paddle.tdf" 10 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.319 ns) 1.172 ns paddle:inst7\|_~0 2 COMB LCCOMB_X24_Y16_N0 1 " "Info: 2: + IC(0.853 ns) + CELL(0.319 ns) = 1.172 ns; Loc. = LCCOMB_X24_Y16_N0; Fanout = 1; COMB Node = 'paddle:inst7\|_~0'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.172 ns" { paddle:inst7|count[3] paddle:inst7|_~0 } "NODE_NAME" } } { "system.bdf" "" { Schematic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/system.bdf" { { 240 672 832 368 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.178 ns) 1.637 ns paddle:inst7\|_~1 3 COMB LCCOMB_X24_Y16_N22 1 " "Info: 3: + IC(0.287 ns) + CELL(0.178 ns) = 1.637 ns; Loc. = LCCOMB_X24_Y16_N22; Fanout = 1; COMB Node = 'paddle:inst7\|_~1'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.465 ns" { paddle:inst7|_~0 paddle:inst7|_~1 } "NODE_NAME" } } { "system.bdf" "" { Schematic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/system.bdf" { { 240 672 832 368 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.178 ns) 2.099 ns paddle:inst7\|_~2 4 COMB LCCOMB_X24_Y16_N24 19 " "Info: 4: + IC(0.284 ns) + CELL(0.178 ns) = 2.099 ns; Loc. = LCCOMB_X24_Y16_N24; Fanout = 19; COMB Node = 'paddle:inst7\|_~2'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.462 ns" { paddle:inst7|_~1 paddle:inst7|_~2 } "NODE_NAME" } } { "system.bdf" "" { Schematic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/system.bdf" { { 240 672 832 368 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.517 ns) 2.982 ns paddle:inst7\|op_4~1 5 COMB LCCOMB_X24_Y16_N2 2 " "Info: 5: + IC(0.366 ns) + CELL(0.517 ns) = 2.982 ns; Loc. = LCCOMB_X24_Y16_N2; Fanout = 2; COMB Node = 'paddle:inst7\|op_4~1'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { paddle:inst7|_~2 paddle:inst7|op_4~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.062 ns paddle:inst7\|op_4~3 6 COMB LCCOMB_X24_Y16_N4 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 3.062 ns; Loc. = LCCOMB_X24_Y16_N4; Fanout = 2; COMB Node = 'paddle:inst7\|op_4~3'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { paddle:inst7|op_4~1 paddle:inst7|op_4~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.142 ns paddle:inst7\|op_4~5 7 COMB LCCOMB_X24_Y16_N6 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 3.142 ns; Loc. = LCCOMB_X24_Y16_N6; Fanout = 2; COMB Node = 'paddle:inst7\|op_4~5'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { paddle:inst7|op_4~3 paddle:inst7|op_4~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.222 ns paddle:inst7\|op_4~7 8 COMB LCCOMB_X24_Y16_N8 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 3.222 ns; Loc. = LCCOMB_X24_Y16_N8; Fanout = 2; COMB Node = 'paddle:inst7\|op_4~7'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { paddle:inst7|op_4~5 paddle:inst7|op_4~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.302 ns paddle:inst7\|op_4~9 9 COMB LCCOMB_X24_Y16_N10 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 3.302 ns; Loc. = LCCOMB_X24_Y16_N10; Fanout = 2; COMB Node = 'paddle:inst7\|op_4~9'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { paddle:inst7|op_4~7 paddle:inst7|op_4~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.382 ns paddle:inst7\|op_4~11 10 COMB LCCOMB_X24_Y16_N12 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 3.382 ns; Loc. = LCCOMB_X24_Y16_N12; Fanout = 2; COMB Node = 'paddle:inst7\|op_4~11'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { paddle:inst7|op_4~9 paddle:inst7|op_4~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 3.556 ns paddle:inst7\|op_4~13 11 COMB LCCOMB_X24_Y16_N14 2 " "Info: 11: + IC(0.000 ns) + CELL(0.174 ns) = 3.556 ns; Loc. = LCCOMB_X24_Y16_N14; Fanout = 2; COMB Node = 'paddle:inst7\|op_4~13'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { paddle:inst7|op_4~11 paddle:inst7|op_4~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.636 ns paddle:inst7\|op_4~15 12 COMB LCCOMB_X24_Y16_N16 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 3.636 ns; Loc. = LCCOMB_X24_Y16_N16; Fanout = 2; COMB Node = 'paddle:inst7\|op_4~15'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { paddle:inst7|op_4~13 paddle:inst7|op_4~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.716 ns paddle:inst7\|op_4~17 13 COMB LCCOMB_X24_Y16_N18 1 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 3.716 ns; Loc. = LCCOMB_X24_Y16_N18; Fanout = 1; COMB Node = 'paddle:inst7\|op_4~17'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { paddle:inst7|op_4~15 paddle:inst7|op_4~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 4.174 ns paddle:inst7\|op_4~18 14 COMB LCCOMB_X24_Y16_N20 1 " "Info: 14: + IC(0.000 ns) + CELL(0.458 ns) = 4.174 ns; Loc. = LCCOMB_X24_Y16_N20; Fanout = 1; COMB Node = 'paddle:inst7\|op_4~18'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { paddle:inst7|op_4~17 paddle:inst7|op_4~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.413 ns) 5.373 ns paddle:inst7\|count\[9\] 15 REG LCFF_X23_Y16_N21 6 " "Info: 15: + IC(0.786 ns) + CELL(0.413 ns) = 5.373 ns; Loc. = LCFF_X23_Y16_N21; Fanout = 6; REG Node = 'paddle:inst7\|count\[9\]'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.199 ns" { paddle:inst7|op_4~18 paddle:inst7|count[9] } "NODE_NAME" } } { "../Paddle/paddle.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Paddle/paddle.tdf" 10 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.797 ns ( 52.06 % ) " "Info: Total cell delay = 2.797 ns ( 52.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.576 ns ( 47.94 % ) " "Info: Total interconnect delay = 2.576 ns ( 47.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.373 ns" { paddle:inst7|count[3] paddle:inst7|_~0 paddle:inst7|_~1 paddle:inst7|_~2 paddle:inst7|op_4~1 paddle:inst7|op_4~3 paddle:inst7|op_4~5 paddle:inst7|op_4~7 paddle:inst7|op_4~9 paddle:inst7|op_4~11 paddle:inst7|op_4~13 paddle:inst7|op_4~15 paddle:inst7|op_4~17 paddle:inst7|op_4~18 paddle:inst7|count[9] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.373 ns" { paddle:inst7|count[3] {} paddle:inst7|_~0 {} paddle:inst7|_~1 {} paddle:inst7|_~2 {} paddle:inst7|op_4~1 {} paddle:inst7|op_4~3 {} paddle:inst7|op_4~5 {} paddle:inst7|op_4~7 {} paddle:inst7|op_4~9 {} paddle:inst7|op_4~11 {} paddle:inst7|op_4~13 {} paddle:inst7|op_4~15 {} paddle:inst7|op_4~17 {} paddle:inst7|op_4~18 {} paddle:inst7|count[9] {} } { 0.000ns 0.853ns 0.287ns 0.284ns 0.366ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.786ns } { 0.000ns 0.319ns 0.178ns 0.178ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.883 ns - Smallest " "Info: - Smallest clock skew is -1.883 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 7.882 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 7.882 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 21 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 21; CLK Node = 'clock'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "system.bdf" "" { Schematic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/system.bdf" { { 256 272 440 272 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.690 ns) + CELL(0.879 ns) 3.595 ns inst3 2 REG LCFF_X29_Y15_N31 33 " "Info: 2: + IC(1.690 ns) + CELL(0.879 ns) = 3.595 ns; Loc. = LCFF_X29_Y15_N31; Fanout = 33; REG Node = 'inst3'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.569 ns" { clock inst3 } "NODE_NAME" } } { "system.bdf" "" { Schematic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/system.bdf" { { 224 528 592 304 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.558 ns) + CELL(0.322 ns) 4.475 ns modN:inst4\|decode_1 3 COMB LCCOMB_X30_Y15_N30 12 " "Info: 3: + IC(0.558 ns) + CELL(0.322 ns) = 4.475 ns; Loc. = LCCOMB_X30_Y15_N30; Fanout = 12; COMB Node = 'modN:inst4\|decode_1'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.880 ns" { inst3 modN:inst4|decode_1 } "NODE_NAME" } } { "../modN/modN.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/modN/modN.tdf" 18 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.821 ns) + CELL(0.000 ns) 6.296 ns modN:inst4\|decode_1~clkctrl 4 COMB CLKCTRL_G5 30 " "Info: 4: + IC(1.821 ns) + CELL(0.000 ns) = 6.296 ns; Loc. = CLKCTRL_G5; Fanout = 30; COMB Node = 'modN:inst4\|decode_1~clkctrl'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.821 ns" { modN:inst4|decode_1 modN:inst4|decode_1~clkctrl } "NODE_NAME" } } { "../modN/modN.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/modN/modN.tdf" 18 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.602 ns) 7.882 ns paddle:inst7\|count\[9\] 5 REG LCFF_X23_Y16_N21 6 " "Info: 5: + IC(0.984 ns) + CELL(0.602 ns) = 7.882 ns; Loc. = LCFF_X23_Y16_N21; Fanout = 6; REG Node = 'paddle:inst7\|count\[9\]'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { modN:inst4|decode_1~clkctrl paddle:inst7|count[9] } "NODE_NAME" } } { "../Paddle/paddle.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Paddle/paddle.tdf" 10 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.829 ns ( 35.89 % ) " "Info: Total cell delay = 2.829 ns ( 35.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.053 ns ( 64.11 % ) " "Info: Total interconnect delay = 5.053 ns ( 64.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.882 ns" { clock inst3 modN:inst4|decode_1 modN:inst4|decode_1~clkctrl paddle:inst7|count[9] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.882 ns" { clock {} clock~combout {} inst3 {} modN:inst4|decode_1 {} modN:inst4|decode_1~clkctrl {} paddle:inst7|count[9] {} } { 0.000ns 0.000ns 1.690ns 0.558ns 1.821ns 0.984ns } { 0.000ns 1.026ns 0.879ns 0.322ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 9.765 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 9.765 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 21 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 21; CLK Node = 'clock'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "system.bdf" "" { Schematic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/system.bdf" { { 256 272 440 272 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.689 ns) + CELL(0.879 ns) 3.594 ns MOD800:inst5\|count\[6\] 2 REG LCFF_X29_Y15_N29 9 " "Info: 2: + IC(1.689 ns) + CELL(0.879 ns) = 3.594 ns; Loc. = LCFF_X29_Y15_N29; Fanout = 9; REG Node = 'MOD800:inst5\|count\[6\]'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.568 ns" { clock MOD800:inst5|count[6] } "NODE_NAME" } } { "../MOD800/mod800.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/MOD800/mod800.tdf" 13 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.617 ns) + CELL(0.458 ns) 4.669 ns MOD800:inst5\|op_1~0 3 COMB LCCOMB_X30_Y15_N24 2 " "Info: 3: + IC(0.617 ns) + CELL(0.458 ns) = 4.669 ns; Loc. = LCCOMB_X30_Y15_N24; Fanout = 2; COMB Node = 'MOD800:inst5\|op_1~0'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { MOD800:inst5|count[6] MOD800:inst5|op_1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.545 ns) 5.541 ns MOD800:inst5\|op_1~2 4 COMB LCCOMB_X30_Y15_N8 32 " "Info: 4: + IC(0.327 ns) + CELL(0.545 ns) = 5.541 ns; Loc. = LCCOMB_X30_Y15_N8; Fanout = 32; COMB Node = 'MOD800:inst5\|op_1~2'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { MOD800:inst5|op_1~0 MOD800:inst5|op_1~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.461 ns) 6.358 ns modN:inst4\|decode_1 5 COMB LCCOMB_X30_Y15_N30 12 " "Info: 5: + IC(0.356 ns) + CELL(0.461 ns) = 6.358 ns; Loc. = LCCOMB_X30_Y15_N30; Fanout = 12; COMB Node = 'modN:inst4\|decode_1'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.817 ns" { MOD800:inst5|op_1~2 modN:inst4|decode_1 } "NODE_NAME" } } { "../modN/modN.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/modN/modN.tdf" 18 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.821 ns) + CELL(0.000 ns) 8.179 ns modN:inst4\|decode_1~clkctrl 6 COMB CLKCTRL_G5 30 " "Info: 6: + IC(1.821 ns) + CELL(0.000 ns) = 8.179 ns; Loc. = CLKCTRL_G5; Fanout = 30; COMB Node = 'modN:inst4\|decode_1~clkctrl'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.821 ns" { modN:inst4|decode_1 modN:inst4|decode_1~clkctrl } "NODE_NAME" } } { "../modN/modN.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/modN/modN.tdf" 18 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.602 ns) 9.765 ns paddle:inst7\|count\[3\] 7 REG LCFF_X23_Y16_N9 9 " "Info: 7: + IC(0.984 ns) + CELL(0.602 ns) = 9.765 ns; Loc. = LCFF_X23_Y16_N9; Fanout = 9; REG Node = 'paddle:inst7\|count\[3\]'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { modN:inst4|decode_1~clkctrl paddle:inst7|count[3] } "NODE_NAME" } } { "../Paddle/paddle.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Paddle/paddle.tdf" 10 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.971 ns ( 40.67 % ) " "Info: Total cell delay = 3.971 ns ( 40.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.794 ns ( 59.33 % ) " "Info: Total interconnect delay = 5.794 ns ( 59.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.765 ns" { clock MOD800:inst5|count[6] MOD800:inst5|op_1~0 MOD800:inst5|op_1~2 modN:inst4|decode_1 modN:inst4|decode_1~clkctrl paddle:inst7|count[3] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.765 ns" { clock {} clock~combout {} MOD800:inst5|count[6] {} MOD800:inst5|op_1~0 {} MOD800:inst5|op_1~2 {} modN:inst4|decode_1 {} modN:inst4|decode_1~clkctrl {} paddle:inst7|count[3] {} } { 0.000ns 0.000ns 1.689ns 0.617ns 0.327ns 0.356ns 1.821ns 0.984ns } { 0.000ns 1.026ns 0.879ns 0.458ns 0.545ns 0.461ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.882 ns" { clock inst3 modN:inst4|decode_1 modN:inst4|decode_1~clkctrl paddle:inst7|count[9] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.882 ns" { clock {} clock~combout {} inst3 {} modN:inst4|decode_1 {} modN:inst4|decode_1~clkctrl {} paddle:inst7|count[9] {} } { 0.000ns 0.000ns 1.690ns 0.558ns 1.821ns 0.984ns } { 0.000ns 1.026ns 0.879ns 0.322ns 0.000ns 0.602ns } "" } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.765 ns" { clock MOD800:inst5|count[6] MOD800:inst5|op_1~0 MOD800:inst5|op_1~2 modN:inst4|decode_1 modN:inst4|decode_1~clkctrl paddle:inst7|count[3] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.765 ns" { clock {} clock~combout {} MOD800:inst5|count[6] {} MOD800:inst5|op_1~0 {} MOD800:inst5|op_1~2 {} modN:inst4|decode_1 {} modN:inst4|decode_1~clkctrl {} paddle:inst7|count[3] {} } { 0.000ns 0.000ns 1.689ns 0.617ns 0.327ns 0.356ns 1.821ns 0.984ns } { 0.000ns 1.026ns 0.879ns 0.458ns 0.545ns 0.461ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../Paddle/paddle.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Paddle/paddle.tdf" 10 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../Paddle/paddle.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Paddle/paddle.tdf" 10 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.373 ns" { paddle:inst7|count[3] paddle:inst7|_~0 paddle:inst7|_~1 paddle:inst7|_~2 paddle:inst7|op_4~1 paddle:inst7|op_4~3 paddle:inst7|op_4~5 paddle:inst7|op_4~7 paddle:inst7|op_4~9 paddle:inst7|op_4~11 paddle:inst7|op_4~13 paddle:inst7|op_4~15 paddle:inst7|op_4~17 paddle:inst7|op_4~18 paddle:inst7|count[9] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.373 ns" { paddle:inst7|count[3] {} paddle:inst7|_~0 {} paddle:inst7|_~1 {} paddle:inst7|_~2 {} paddle:inst7|op_4~1 {} paddle:inst7|op_4~3 {} paddle:inst7|op_4~5 {} paddle:inst7|op_4~7 {} paddle:inst7|op_4~9 {} paddle:inst7|op_4~11 {} paddle:inst7|op_4~13 {} paddle:inst7|op_4~15 {} paddle:inst7|op_4~17 {} paddle:inst7|op_4~18 {} paddle:inst7|count[9] {} } { 0.000ns 0.853ns 0.287ns 0.284ns 0.366ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.786ns } { 0.000ns 0.319ns 0.178ns 0.178ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.413ns } "" } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.882 ns" { clock inst3 modN:inst4|decode_1 modN:inst4|decode_1~clkctrl paddle:inst7|count[9] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.882 ns" { clock {} clock~combout {} inst3 {} modN:inst4|decode_1 {} modN:inst4|decode_1~clkctrl {} paddle:inst7|count[9] {} } { 0.000ns 0.000ns 1.690ns 0.558ns 1.821ns 0.984ns } { 0.000ns 1.026ns 0.879ns 0.322ns 0.000ns 0.602ns } "" } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.765 ns" { clock MOD800:inst5|count[6] MOD800:inst5|op_1~0 MOD800:inst5|op_1~2 modN:inst4|decode_1 modN:inst4|decode_1~clkctrl paddle:inst7|count[3] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.765 ns" { clock {} clock~combout {} MOD800:inst5|count[6] {} MOD800:inst5|op_1~0 {} MOD800:inst5|op_1~2 {} modN:inst4|decode_1 {} modN:inst4|decode_1~clkctrl {} paddle:inst7|count[3] {} } { 0.000ns 0.000ns 1.689ns 0.617ns 0.327ns 0.356ns 1.821ns 0.984ns } { 0.000ns 1.026ns 0.879ns 0.458ns 0.545ns 0.461ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 102 " "Warning: Circuit may not operate. Detected 102 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "target:inst2\|count\[0\] target:inst2\|count\[0\] clock 1.438 ns " "Info: Found hold time violation between source  pin or register \"target:inst2\|count\[0\]\" and destination pin or register \"target:inst2\|count\[0\]\" for clock \"clock\" (Hold time is 1.438 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.883 ns + Largest " "Info: + Largest clock skew is 1.883 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 9.768 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 9.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 21 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 21; CLK Node = 'clock'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "system.bdf" "" { Schematic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/system.bdf" { { 256 272 440 272 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.689 ns) + CELL(0.879 ns) 3.594 ns MOD800:inst5\|count\[6\] 2 REG LCFF_X29_Y15_N29 9 " "Info: 2: + IC(1.689 ns) + CELL(0.879 ns) = 3.594 ns; Loc. = LCFF_X29_Y15_N29; Fanout = 9; REG Node = 'MOD800:inst5\|count\[6\]'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.568 ns" { clock MOD800:inst5|count[6] } "NODE_NAME" } } { "../MOD800/mod800.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/MOD800/mod800.tdf" 13 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.617 ns) + CELL(0.458 ns) 4.669 ns MOD800:inst5\|op_1~0 3 COMB LCCOMB_X30_Y15_N24 2 " "Info: 3: + IC(0.617 ns) + CELL(0.458 ns) = 4.669 ns; Loc. = LCCOMB_X30_Y15_N24; Fanout = 2; COMB Node = 'MOD800:inst5\|op_1~0'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { MOD800:inst5|count[6] MOD800:inst5|op_1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.545 ns) 5.541 ns MOD800:inst5\|op_1~2 4 COMB LCCOMB_X30_Y15_N8 32 " "Info: 4: + IC(0.327 ns) + CELL(0.545 ns) = 5.541 ns; Loc. = LCCOMB_X30_Y15_N8; Fanout = 32; COMB Node = 'MOD800:inst5\|op_1~2'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { MOD800:inst5|op_1~0 MOD800:inst5|op_1~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.461 ns) 6.358 ns modN:inst4\|decode_1 5 COMB LCCOMB_X30_Y15_N30 12 " "Info: 5: + IC(0.356 ns) + CELL(0.461 ns) = 6.358 ns; Loc. = LCCOMB_X30_Y15_N30; Fanout = 12; COMB Node = 'modN:inst4\|decode_1'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.817 ns" { MOD800:inst5|op_1~2 modN:inst4|decode_1 } "NODE_NAME" } } { "../modN/modN.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/modN/modN.tdf" 18 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.821 ns) + CELL(0.000 ns) 8.179 ns modN:inst4\|decode_1~clkctrl 6 COMB CLKCTRL_G5 30 " "Info: 6: + IC(1.821 ns) + CELL(0.000 ns) = 8.179 ns; Loc. = CLKCTRL_G5; Fanout = 30; COMB Node = 'modN:inst4\|decode_1~clkctrl'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.821 ns" { modN:inst4|decode_1 modN:inst4|decode_1~clkctrl } "NODE_NAME" } } { "../modN/modN.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/modN/modN.tdf" 18 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.602 ns) 9.768 ns target:inst2\|count\[0\] 7 REG LCFF_X33_Y12_N1 11 " "Info: 7: + IC(0.987 ns) + CELL(0.602 ns) = 9.768 ns; Loc. = LCFF_X33_Y12_N1; Fanout = 11; REG Node = 'target:inst2\|count\[0\]'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { modN:inst4|decode_1~clkctrl target:inst2|count[0] } "NODE_NAME" } } { "../Target/target.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Target/target.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.971 ns ( 40.65 % ) " "Info: Total cell delay = 3.971 ns ( 40.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.797 ns ( 59.35 % ) " "Info: Total interconnect delay = 5.797 ns ( 59.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.768 ns" { clock MOD800:inst5|count[6] MOD800:inst5|op_1~0 MOD800:inst5|op_1~2 modN:inst4|decode_1 modN:inst4|decode_1~clkctrl target:inst2|count[0] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.768 ns" { clock {} clock~combout {} MOD800:inst5|count[6] {} MOD800:inst5|op_1~0 {} MOD800:inst5|op_1~2 {} modN:inst4|decode_1 {} modN:inst4|decode_1~clkctrl {} target:inst2|count[0] {} } { 0.000ns 0.000ns 1.689ns 0.617ns 0.327ns 0.356ns 1.821ns 0.987ns } { 0.000ns 1.026ns 0.879ns 0.458ns 0.545ns 0.461ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 7.885 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 7.885 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 21 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 21; CLK Node = 'clock'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "system.bdf" "" { Schematic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/system.bdf" { { 256 272 440 272 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.690 ns) + CELL(0.879 ns) 3.595 ns inst3 2 REG LCFF_X29_Y15_N31 33 " "Info: 2: + IC(1.690 ns) + CELL(0.879 ns) = 3.595 ns; Loc. = LCFF_X29_Y15_N31; Fanout = 33; REG Node = 'inst3'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.569 ns" { clock inst3 } "NODE_NAME" } } { "system.bdf" "" { Schematic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/system.bdf" { { 224 528 592 304 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.558 ns) + CELL(0.322 ns) 4.475 ns modN:inst4\|decode_1 3 COMB LCCOMB_X30_Y15_N30 12 " "Info: 3: + IC(0.558 ns) + CELL(0.322 ns) = 4.475 ns; Loc. = LCCOMB_X30_Y15_N30; Fanout = 12; COMB Node = 'modN:inst4\|decode_1'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.880 ns" { inst3 modN:inst4|decode_1 } "NODE_NAME" } } { "../modN/modN.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/modN/modN.tdf" 18 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.821 ns) + CELL(0.000 ns) 6.296 ns modN:inst4\|decode_1~clkctrl 4 COMB CLKCTRL_G5 30 " "Info: 4: + IC(1.821 ns) + CELL(0.000 ns) = 6.296 ns; Loc. = CLKCTRL_G5; Fanout = 30; COMB Node = 'modN:inst4\|decode_1~clkctrl'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.821 ns" { modN:inst4|decode_1 modN:inst4|decode_1~clkctrl } "NODE_NAME" } } { "../modN/modN.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/modN/modN.tdf" 18 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.602 ns) 7.885 ns target:inst2\|count\[0\] 5 REG LCFF_X33_Y12_N1 11 " "Info: 5: + IC(0.987 ns) + CELL(0.602 ns) = 7.885 ns; Loc. = LCFF_X33_Y12_N1; Fanout = 11; REG Node = 'target:inst2\|count\[0\]'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { modN:inst4|decode_1~clkctrl target:inst2|count[0] } "NODE_NAME" } } { "../Target/target.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Target/target.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.829 ns ( 35.88 % ) " "Info: Total cell delay = 2.829 ns ( 35.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.056 ns ( 64.12 % ) " "Info: Total interconnect delay = 5.056 ns ( 64.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.885 ns" { clock inst3 modN:inst4|decode_1 modN:inst4|decode_1~clkctrl target:inst2|count[0] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.885 ns" { clock {} clock~combout {} inst3 {} modN:inst4|decode_1 {} modN:inst4|decode_1~clkctrl {} target:inst2|count[0] {} } { 0.000ns 0.000ns 1.690ns 0.558ns 1.821ns 0.987ns } { 0.000ns 1.026ns 0.879ns 0.322ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.768 ns" { clock MOD800:inst5|count[6] MOD800:inst5|op_1~0 MOD800:inst5|op_1~2 modN:inst4|decode_1 modN:inst4|decode_1~clkctrl target:inst2|count[0] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.768 ns" { clock {} clock~combout {} MOD800:inst5|count[6] {} MOD800:inst5|op_1~0 {} MOD800:inst5|op_1~2 {} modN:inst4|decode_1 {} modN:inst4|decode_1~clkctrl {} target:inst2|count[0] {} } { 0.000ns 0.000ns 1.689ns 0.617ns 0.327ns 0.356ns 1.821ns 0.987ns } { 0.000ns 1.026ns 0.879ns 0.458ns 0.545ns 0.461ns 0.000ns 0.602ns } "" } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.885 ns" { clock inst3 modN:inst4|decode_1 modN:inst4|decode_1~clkctrl target:inst2|count[0] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.885 ns" { clock {} clock~combout {} inst3 {} modN:inst4|decode_1 {} modN:inst4|decode_1~clkctrl {} target:inst2|count[0] {} } { 0.000ns 0.000ns 1.690ns 0.558ns 1.821ns 0.987ns } { 0.000ns 1.026ns 0.879ns 0.322ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "../Target/target.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Target/target.tdf" 6 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns - Shortest register register " "Info: - Shortest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns target:inst2\|count\[0\] 1 REG LCFF_X33_Y12_N1 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y12_N1; Fanout = 11; REG Node = 'target:inst2\|count\[0\]'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { target:inst2|count[0] } "NODE_NAME" } } { "../Target/target.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Target/target.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns target:inst2\|count\[0\]~29 2 COMB LCCOMB_X33_Y12_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X33_Y12_N0; Fanout = 1; COMB Node = 'target:inst2\|count\[0\]~29'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { target:inst2|count[0] target:inst2|count[0]~29 } "NODE_NAME" } } { "../Target/target.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Target/target.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns target:inst2\|count\[0\] 3 REG LCFF_X33_Y12_N1 11 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X33_Y12_N1; Fanout = 11; REG Node = 'target:inst2\|count\[0\]'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { target:inst2|count[0]~29 target:inst2|count[0] } "NODE_NAME" } } { "../Target/target.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Target/target.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { target:inst2|count[0] target:inst2|count[0]~29 target:inst2|count[0] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { target:inst2|count[0] {} target:inst2|count[0]~29 {} target:inst2|count[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "../Target/target.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Target/target.tdf" 6 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.768 ns" { clock MOD800:inst5|count[6] MOD800:inst5|op_1~0 MOD800:inst5|op_1~2 modN:inst4|decode_1 modN:inst4|decode_1~clkctrl target:inst2|count[0] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.768 ns" { clock {} clock~combout {} MOD800:inst5|count[6] {} MOD800:inst5|op_1~0 {} MOD800:inst5|op_1~2 {} modN:inst4|decode_1 {} modN:inst4|decode_1~clkctrl {} target:inst2|count[0] {} } { 0.000ns 0.000ns 1.689ns 0.617ns 0.327ns 0.356ns 1.821ns 0.987ns } { 0.000ns 1.026ns 0.879ns 0.458ns 0.545ns 0.461ns 0.000ns 0.602ns } "" } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.885 ns" { clock inst3 modN:inst4|decode_1 modN:inst4|decode_1~clkctrl target:inst2|count[0] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.885 ns" { clock {} clock~combout {} inst3 {} modN:inst4|decode_1 {} modN:inst4|decode_1~clkctrl {} target:inst2|count[0] {} } { 0.000ns 0.000ns 1.690ns 0.558ns 1.821ns 0.987ns } { 0.000ns 1.026ns 0.879ns 0.322ns 0.000ns 0.602ns } "" } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { target:inst2|count[0] target:inst2|count[0]~29 target:inst2|count[0] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { target:inst2|count[0] {} target:inst2|count[0]~29 {} target:inst2|count[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "paddle:inst7\|count\[9\] dnenablen clock 3.200 ns register " "Info: tsu for register \"paddle:inst7\|count\[9\]\" (data pin = \"dnenablen\", clock pin = \"clock\") is 3.200 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.120 ns + Longest pin register " "Info: + Longest pin to register delay is 11.120 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns dnenablen 1 PIN PIN_R22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 1; PIN Node = 'dnenablen'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dnenablen } "NODE_NAME" } } { "system.bdf" "" { Schematic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/system.bdf" { { 328 312 480 344 "dnenablen" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.525 ns) + CELL(0.457 ns) 7.846 ns paddle:inst7\|_~2 2 COMB LCCOMB_X24_Y16_N24 19 " "Info: 2: + IC(6.525 ns) + CELL(0.457 ns) = 7.846 ns; Loc. = LCCOMB_X24_Y16_N24; Fanout = 19; COMB Node = 'paddle:inst7\|_~2'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.982 ns" { dnenablen paddle:inst7|_~2 } "NODE_NAME" } } { "system.bdf" "" { Schematic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/system.bdf" { { 240 672 832 368 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.517 ns) 8.729 ns paddle:inst7\|op_4~1 3 COMB LCCOMB_X24_Y16_N2 2 " "Info: 3: + IC(0.366 ns) + CELL(0.517 ns) = 8.729 ns; Loc. = LCCOMB_X24_Y16_N2; Fanout = 2; COMB Node = 'paddle:inst7\|op_4~1'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { paddle:inst7|_~2 paddle:inst7|op_4~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.809 ns paddle:inst7\|op_4~3 4 COMB LCCOMB_X24_Y16_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 8.809 ns; Loc. = LCCOMB_X24_Y16_N4; Fanout = 2; COMB Node = 'paddle:inst7\|op_4~3'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { paddle:inst7|op_4~1 paddle:inst7|op_4~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.889 ns paddle:inst7\|op_4~5 5 COMB LCCOMB_X24_Y16_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 8.889 ns; Loc. = LCCOMB_X24_Y16_N6; Fanout = 2; COMB Node = 'paddle:inst7\|op_4~5'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { paddle:inst7|op_4~3 paddle:inst7|op_4~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.969 ns paddle:inst7\|op_4~7 6 COMB LCCOMB_X24_Y16_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 8.969 ns; Loc. = LCCOMB_X24_Y16_N8; Fanout = 2; COMB Node = 'paddle:inst7\|op_4~7'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { paddle:inst7|op_4~5 paddle:inst7|op_4~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.049 ns paddle:inst7\|op_4~9 7 COMB LCCOMB_X24_Y16_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 9.049 ns; Loc. = LCCOMB_X24_Y16_N10; Fanout = 2; COMB Node = 'paddle:inst7\|op_4~9'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { paddle:inst7|op_4~7 paddle:inst7|op_4~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.129 ns paddle:inst7\|op_4~11 8 COMB LCCOMB_X24_Y16_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 9.129 ns; Loc. = LCCOMB_X24_Y16_N12; Fanout = 2; COMB Node = 'paddle:inst7\|op_4~11'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { paddle:inst7|op_4~9 paddle:inst7|op_4~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 9.303 ns paddle:inst7\|op_4~13 9 COMB LCCOMB_X24_Y16_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.174 ns) = 9.303 ns; Loc. = LCCOMB_X24_Y16_N14; Fanout = 2; COMB Node = 'paddle:inst7\|op_4~13'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { paddle:inst7|op_4~11 paddle:inst7|op_4~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.383 ns paddle:inst7\|op_4~15 10 COMB LCCOMB_X24_Y16_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 9.383 ns; Loc. = LCCOMB_X24_Y16_N16; Fanout = 2; COMB Node = 'paddle:inst7\|op_4~15'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { paddle:inst7|op_4~13 paddle:inst7|op_4~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.463 ns paddle:inst7\|op_4~17 11 COMB LCCOMB_X24_Y16_N18 1 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 9.463 ns; Loc. = LCCOMB_X24_Y16_N18; Fanout = 1; COMB Node = 'paddle:inst7\|op_4~17'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { paddle:inst7|op_4~15 paddle:inst7|op_4~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 9.921 ns paddle:inst7\|op_4~18 12 COMB LCCOMB_X24_Y16_N20 1 " "Info: 12: + IC(0.000 ns) + CELL(0.458 ns) = 9.921 ns; Loc. = LCCOMB_X24_Y16_N20; Fanout = 1; COMB Node = 'paddle:inst7\|op_4~18'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { paddle:inst7|op_4~17 paddle:inst7|op_4~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.413 ns) 11.120 ns paddle:inst7\|count\[9\] 13 REG LCFF_X23_Y16_N21 6 " "Info: 13: + IC(0.786 ns) + CELL(0.413 ns) = 11.120 ns; Loc. = LCFF_X23_Y16_N21; Fanout = 6; REG Node = 'paddle:inst7\|count\[9\]'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.199 ns" { paddle:inst7|op_4~18 paddle:inst7|count[9] } "NODE_NAME" } } { "../Paddle/paddle.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Paddle/paddle.tdf" 10 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.443 ns ( 30.96 % ) " "Info: Total cell delay = 3.443 ns ( 30.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.677 ns ( 69.04 % ) " "Info: Total interconnect delay = 7.677 ns ( 69.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.120 ns" { dnenablen paddle:inst7|_~2 paddle:inst7|op_4~1 paddle:inst7|op_4~3 paddle:inst7|op_4~5 paddle:inst7|op_4~7 paddle:inst7|op_4~9 paddle:inst7|op_4~11 paddle:inst7|op_4~13 paddle:inst7|op_4~15 paddle:inst7|op_4~17 paddle:inst7|op_4~18 paddle:inst7|count[9] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.120 ns" { dnenablen {} dnenablen~combout {} paddle:inst7|_~2 {} paddle:inst7|op_4~1 {} paddle:inst7|op_4~3 {} paddle:inst7|op_4~5 {} paddle:inst7|op_4~7 {} paddle:inst7|op_4~9 {} paddle:inst7|op_4~11 {} paddle:inst7|op_4~13 {} paddle:inst7|op_4~15 {} paddle:inst7|op_4~17 {} paddle:inst7|op_4~18 {} paddle:inst7|count[9] {} } { 0.000ns 0.000ns 6.525ns 0.366ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.786ns } { 0.000ns 0.864ns 0.457ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../Paddle/paddle.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Paddle/paddle.tdf" 10 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 7.882 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 7.882 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 21 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 21; CLK Node = 'clock'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "system.bdf" "" { Schematic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/system.bdf" { { 256 272 440 272 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.690 ns) + CELL(0.879 ns) 3.595 ns inst3 2 REG LCFF_X29_Y15_N31 33 " "Info: 2: + IC(1.690 ns) + CELL(0.879 ns) = 3.595 ns; Loc. = LCFF_X29_Y15_N31; Fanout = 33; REG Node = 'inst3'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.569 ns" { clock inst3 } "NODE_NAME" } } { "system.bdf" "" { Schematic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/system.bdf" { { 224 528 592 304 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.558 ns) + CELL(0.322 ns) 4.475 ns modN:inst4\|decode_1 3 COMB LCCOMB_X30_Y15_N30 12 " "Info: 3: + IC(0.558 ns) + CELL(0.322 ns) = 4.475 ns; Loc. = LCCOMB_X30_Y15_N30; Fanout = 12; COMB Node = 'modN:inst4\|decode_1'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.880 ns" { inst3 modN:inst4|decode_1 } "NODE_NAME" } } { "../modN/modN.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/modN/modN.tdf" 18 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.821 ns) + CELL(0.000 ns) 6.296 ns modN:inst4\|decode_1~clkctrl 4 COMB CLKCTRL_G5 30 " "Info: 4: + IC(1.821 ns) + CELL(0.000 ns) = 6.296 ns; Loc. = CLKCTRL_G5; Fanout = 30; COMB Node = 'modN:inst4\|decode_1~clkctrl'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.821 ns" { modN:inst4|decode_1 modN:inst4|decode_1~clkctrl } "NODE_NAME" } } { "../modN/modN.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/modN/modN.tdf" 18 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.602 ns) 7.882 ns paddle:inst7\|count\[9\] 5 REG LCFF_X23_Y16_N21 6 " "Info: 5: + IC(0.984 ns) + CELL(0.602 ns) = 7.882 ns; Loc. = LCFF_X23_Y16_N21; Fanout = 6; REG Node = 'paddle:inst7\|count\[9\]'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { modN:inst4|decode_1~clkctrl paddle:inst7|count[9] } "NODE_NAME" } } { "../Paddle/paddle.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Paddle/paddle.tdf" 10 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.829 ns ( 35.89 % ) " "Info: Total cell delay = 2.829 ns ( 35.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.053 ns ( 64.11 % ) " "Info: Total interconnect delay = 5.053 ns ( 64.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.882 ns" { clock inst3 modN:inst4|decode_1 modN:inst4|decode_1~clkctrl paddle:inst7|count[9] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.882 ns" { clock {} clock~combout {} inst3 {} modN:inst4|decode_1 {} modN:inst4|decode_1~clkctrl {} paddle:inst7|count[9] {} } { 0.000ns 0.000ns 1.690ns 0.558ns 1.821ns 0.984ns } { 0.000ns 1.026ns 0.879ns 0.322ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.120 ns" { dnenablen paddle:inst7|_~2 paddle:inst7|op_4~1 paddle:inst7|op_4~3 paddle:inst7|op_4~5 paddle:inst7|op_4~7 paddle:inst7|op_4~9 paddle:inst7|op_4~11 paddle:inst7|op_4~13 paddle:inst7|op_4~15 paddle:inst7|op_4~17 paddle:inst7|op_4~18 paddle:inst7|count[9] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.120 ns" { dnenablen {} dnenablen~combout {} paddle:inst7|_~2 {} paddle:inst7|op_4~1 {} paddle:inst7|op_4~3 {} paddle:inst7|op_4~5 {} paddle:inst7|op_4~7 {} paddle:inst7|op_4~9 {} paddle:inst7|op_4~11 {} paddle:inst7|op_4~13 {} paddle:inst7|op_4~15 {} paddle:inst7|op_4~17 {} paddle:inst7|op_4~18 {} paddle:inst7|count[9] {} } { 0.000ns 0.000ns 6.525ns 0.366ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.786ns } { 0.000ns 0.864ns 0.457ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.413ns } "" } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.882 ns" { clock inst3 modN:inst4|decode_1 modN:inst4|decode_1~clkctrl paddle:inst7|count[9] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.882 ns" { clock {} clock~combout {} inst3 {} modN:inst4|decode_1 {} modN:inst4|decode_1~clkctrl {} paddle:inst7|count[9] {} } { 0.000ns 0.000ns 1.690ns 0.558ns 1.821ns 0.984ns } { 0.000ns 1.026ns 0.879ns 0.322ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock r\[2\] gun:inst8\|count\[2\] 25.254 ns register " "Info: tco from clock \"clock\" to destination pin \"r\[2\]\" through register \"gun:inst8\|count\[2\]\" is 25.254 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 9.782 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 9.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 21 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 21; CLK Node = 'clock'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "system.bdf" "" { Schematic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/system.bdf" { { 256 272 440 272 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.689 ns) + CELL(0.879 ns) 3.594 ns MOD800:inst5\|count\[6\] 2 REG LCFF_X29_Y15_N29 9 " "Info: 2: + IC(1.689 ns) + CELL(0.879 ns) = 3.594 ns; Loc. = LCFF_X29_Y15_N29; Fanout = 9; REG Node = 'MOD800:inst5\|count\[6\]'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.568 ns" { clock MOD800:inst5|count[6] } "NODE_NAME" } } { "../MOD800/mod800.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/MOD800/mod800.tdf" 13 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.617 ns) + CELL(0.458 ns) 4.669 ns MOD800:inst5\|op_1~0 3 COMB LCCOMB_X30_Y15_N24 2 " "Info: 3: + IC(0.617 ns) + CELL(0.458 ns) = 4.669 ns; Loc. = LCCOMB_X30_Y15_N24; Fanout = 2; COMB Node = 'MOD800:inst5\|op_1~0'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { MOD800:inst5|count[6] MOD800:inst5|op_1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.545 ns) 5.541 ns MOD800:inst5\|op_1~2 4 COMB LCCOMB_X30_Y15_N8 32 " "Info: 4: + IC(0.327 ns) + CELL(0.545 ns) = 5.541 ns; Loc. = LCCOMB_X30_Y15_N8; Fanout = 32; COMB Node = 'MOD800:inst5\|op_1~2'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { MOD800:inst5|op_1~0 MOD800:inst5|op_1~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.461 ns) 6.358 ns modN:inst4\|decode_1 5 COMB LCCOMB_X30_Y15_N30 12 " "Info: 5: + IC(0.356 ns) + CELL(0.461 ns) = 6.358 ns; Loc. = LCCOMB_X30_Y15_N30; Fanout = 12; COMB Node = 'modN:inst4\|decode_1'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.817 ns" { MOD800:inst5|op_1~2 modN:inst4|decode_1 } "NODE_NAME" } } { "../modN/modN.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/modN/modN.tdf" 18 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.821 ns) + CELL(0.000 ns) 8.179 ns modN:inst4\|decode_1~clkctrl 6 COMB CLKCTRL_G5 30 " "Info: 6: + IC(1.821 ns) + CELL(0.000 ns) = 8.179 ns; Loc. = CLKCTRL_G5; Fanout = 30; COMB Node = 'modN:inst4\|decode_1~clkctrl'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.821 ns" { modN:inst4|decode_1 modN:inst4|decode_1~clkctrl } "NODE_NAME" } } { "../modN/modN.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/modN/modN.tdf" 18 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.602 ns) 9.782 ns gun:inst8\|count\[2\] 7 REG LCFF_X39_Y26_N9 11 " "Info: 7: + IC(1.001 ns) + CELL(0.602 ns) = 9.782 ns; Loc. = LCFF_X39_Y26_N9; Fanout = 11; REG Node = 'gun:inst8\|count\[2\]'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { modN:inst4|decode_1~clkctrl gun:inst8|count[2] } "NODE_NAME" } } { "../gun/gun.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/gun/gun.tdf" 7 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.971 ns ( 40.59 % ) " "Info: Total cell delay = 3.971 ns ( 40.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.811 ns ( 59.41 % ) " "Info: Total interconnect delay = 5.811 ns ( 59.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.782 ns" { clock MOD800:inst5|count[6] MOD800:inst5|op_1~0 MOD800:inst5|op_1~2 modN:inst4|decode_1 modN:inst4|decode_1~clkctrl gun:inst8|count[2] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.782 ns" { clock {} clock~combout {} MOD800:inst5|count[6] {} MOD800:inst5|op_1~0 {} MOD800:inst5|op_1~2 {} modN:inst4|decode_1 {} modN:inst4|decode_1~clkctrl {} gun:inst8|count[2] {} } { 0.000ns 0.000ns 1.689ns 0.617ns 0.327ns 0.356ns 1.821ns 1.001ns } { 0.000ns 1.026ns 0.879ns 0.458ns 0.545ns 0.461ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../gun/gun.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/gun/gun.tdf" 7 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.195 ns + Longest register pin " "Info: + Longest register to pin delay is 15.195 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns gun:inst8\|count\[2\] 1 REG LCFF_X39_Y26_N9 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y26_N9; Fanout = 11; REG Node = 'gun:inst8\|count\[2\]'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { gun:inst8|count[2] } "NODE_NAME" } } { "../gun/gun.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/gun/gun.tdf" 7 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.517 ns) 1.433 ns VGA_driverLab8:inst\|op_21~1 2 COMB LCCOMB_X37_Y26_N16 2 " "Info: 2: + IC(0.916 ns) + CELL(0.517 ns) = 1.433 ns; Loc. = LCCOMB_X37_Y26_N16; Fanout = 2; COMB Node = 'VGA_driverLab8:inst\|op_21~1'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { gun:inst8|count[2] VGA_driverLab8:inst|op_21~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.513 ns VGA_driverLab8:inst\|op_21~3 3 COMB LCCOMB_X37_Y26_N18 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.513 ns; Loc. = LCCOMB_X37_Y26_N18; Fanout = 2; COMB Node = 'VGA_driverLab8:inst\|op_21~3'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_driverLab8:inst|op_21~1 VGA_driverLab8:inst|op_21~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.593 ns VGA_driverLab8:inst\|op_21~5 4 COMB LCCOMB_X37_Y26_N20 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.593 ns; Loc. = LCCOMB_X37_Y26_N20; Fanout = 2; COMB Node = 'VGA_driverLab8:inst\|op_21~5'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_driverLab8:inst|op_21~3 VGA_driverLab8:inst|op_21~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.673 ns VGA_driverLab8:inst\|op_21~7 5 COMB LCCOMB_X37_Y26_N22 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.673 ns; Loc. = LCCOMB_X37_Y26_N22; Fanout = 2; COMB Node = 'VGA_driverLab8:inst\|op_21~7'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_driverLab8:inst|op_21~5 VGA_driverLab8:inst|op_21~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 2.131 ns VGA_driverLab8:inst\|op_21~8 6 COMB LCCOMB_X37_Y26_N24 1 " "Info: 6: + IC(0.000 ns) + CELL(0.458 ns) = 2.131 ns; Loc. = LCCOMB_X37_Y26_N24; Fanout = 1; COMB Node = 'VGA_driverLab8:inst\|op_21~8'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { VGA_driverLab8:inst|op_21~7 VGA_driverLab8:inst|op_21~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.362 ns) + CELL(0.620 ns) 5.113 ns VGA_driverLab8:inst\|op_22~15 7 COMB LCCOMB_X31_Y15_N14 1 " "Info: 7: + IC(2.362 ns) + CELL(0.620 ns) = 5.113 ns; Loc. = LCCOMB_X31_Y15_N14; Fanout = 1; COMB Node = 'VGA_driverLab8:inst\|op_22~15'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.982 ns" { VGA_driverLab8:inst|op_21~8 VGA_driverLab8:inst|op_22~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.193 ns VGA_driverLab8:inst\|op_22~17 8 COMB LCCOMB_X31_Y15_N16 1 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 5.193 ns; Loc. = LCCOMB_X31_Y15_N16; Fanout = 1; COMB Node = 'VGA_driverLab8:inst\|op_22~17'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_driverLab8:inst|op_22~15 VGA_driverLab8:inst|op_22~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 5.651 ns VGA_driverLab8:inst\|op_22~18 9 COMB LCCOMB_X31_Y15_N18 2 " "Info: 9: + IC(0.000 ns) + CELL(0.458 ns) = 5.651 ns; Loc. = LCCOMB_X31_Y15_N18; Fanout = 2; COMB Node = 'VGA_driverLab8:inst\|op_22~18'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { VGA_driverLab8:inst|op_22~17 VGA_driverLab8:inst|op_22~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.154 ns) + CELL(0.491 ns) 7.296 ns VGA_driverLab8:inst\|r\[3\]~4 10 COMB LCCOMB_X29_Y14_N2 1 " "Info: 10: + IC(1.154 ns) + CELL(0.491 ns) = 7.296 ns; Loc. = LCCOMB_X29_Y14_N2; Fanout = 1; COMB Node = 'VGA_driverLab8:inst\|r\[3\]~4'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.645 ns" { VGA_driverLab8:inst|op_22~18 VGA_driverLab8:inst|r[3]~4 } "NODE_NAME" } } { "../VGA_driverLab8/VGA_driverLab8.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/VGA_driverLab8/VGA_driverLab8.tdf" 21 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.491 ns) 8.079 ns VGA_driverLab8:inst\|r\[3\]~5 11 COMB LCCOMB_X29_Y14_N20 1 " "Info: 11: + IC(0.292 ns) + CELL(0.491 ns) = 8.079 ns; Loc. = LCCOMB_X29_Y14_N20; Fanout = 1; COMB Node = 'VGA_driverLab8:inst\|r\[3\]~5'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.783 ns" { VGA_driverLab8:inst|r[3]~4 VGA_driverLab8:inst|r[3]~5 } "NODE_NAME" } } { "../VGA_driverLab8/VGA_driverLab8.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/VGA_driverLab8/VGA_driverLab8.tdf" 21 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.544 ns) 8.947 ns VGA_driverLab8:inst\|r\[3\]~6 12 COMB LCCOMB_X29_Y14_N6 4 " "Info: 12: + IC(0.324 ns) + CELL(0.544 ns) = 8.947 ns; Loc. = LCCOMB_X29_Y14_N6; Fanout = 4; COMB Node = 'VGA_driverLab8:inst\|r\[3\]~6'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.868 ns" { VGA_driverLab8:inst|r[3]~5 VGA_driverLab8:inst|r[3]~6 } "NODE_NAME" } } { "../VGA_driverLab8/VGA_driverLab8.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/VGA_driverLab8/VGA_driverLab8.tdf" 21 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.242 ns) + CELL(3.006 ns) 15.195 ns r\[2\] 13 PIN PIN_A7 0 " "Info: 13: + IC(3.242 ns) + CELL(3.006 ns) = 15.195 ns; Loc. = PIN_A7; Fanout = 0; PIN Node = 'r\[2\]'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.248 ns" { VGA_driverLab8:inst|r[3]~6 r[2] } "NODE_NAME" } } { "system.bdf" "" { Schematic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/system.bdf" { { 200 1120 1296 216 "r\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.905 ns ( 45.44 % ) " "Info: Total cell delay = 6.905 ns ( 45.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.290 ns ( 54.56 % ) " "Info: Total interconnect delay = 8.290 ns ( 54.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.195 ns" { gun:inst8|count[2] VGA_driverLab8:inst|op_21~1 VGA_driverLab8:inst|op_21~3 VGA_driverLab8:inst|op_21~5 VGA_driverLab8:inst|op_21~7 VGA_driverLab8:inst|op_21~8 VGA_driverLab8:inst|op_22~15 VGA_driverLab8:inst|op_22~17 VGA_driverLab8:inst|op_22~18 VGA_driverLab8:inst|r[3]~4 VGA_driverLab8:inst|r[3]~5 VGA_driverLab8:inst|r[3]~6 r[2] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.195 ns" { gun:inst8|count[2] {} VGA_driverLab8:inst|op_21~1 {} VGA_driverLab8:inst|op_21~3 {} VGA_driverLab8:inst|op_21~5 {} VGA_driverLab8:inst|op_21~7 {} VGA_driverLab8:inst|op_21~8 {} VGA_driverLab8:inst|op_22~15 {} VGA_driverLab8:inst|op_22~17 {} VGA_driverLab8:inst|op_22~18 {} VGA_driverLab8:inst|r[3]~4 {} VGA_driverLab8:inst|r[3]~5 {} VGA_driverLab8:inst|r[3]~6 {} r[2] {} } { 0.000ns 0.916ns 0.000ns 0.000ns 0.000ns 0.000ns 2.362ns 0.000ns 0.000ns 1.154ns 0.292ns 0.324ns 3.242ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.080ns 0.458ns 0.620ns 0.080ns 0.458ns 0.491ns 0.491ns 0.544ns 3.006ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.782 ns" { clock MOD800:inst5|count[6] MOD800:inst5|op_1~0 MOD800:inst5|op_1~2 modN:inst4|decode_1 modN:inst4|decode_1~clkctrl gun:inst8|count[2] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.782 ns" { clock {} clock~combout {} MOD800:inst5|count[6] {} MOD800:inst5|op_1~0 {} MOD800:inst5|op_1~2 {} modN:inst4|decode_1 {} modN:inst4|decode_1~clkctrl {} gun:inst8|count[2] {} } { 0.000ns 0.000ns 1.689ns 0.617ns 0.327ns 0.356ns 1.821ns 1.001ns } { 0.000ns 1.026ns 0.879ns 0.458ns 0.545ns 0.461ns 0.000ns 0.602ns } "" } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.195 ns" { gun:inst8|count[2] VGA_driverLab8:inst|op_21~1 VGA_driverLab8:inst|op_21~3 VGA_driverLab8:inst|op_21~5 VGA_driverLab8:inst|op_21~7 VGA_driverLab8:inst|op_21~8 VGA_driverLab8:inst|op_22~15 VGA_driverLab8:inst|op_22~17 VGA_driverLab8:inst|op_22~18 VGA_driverLab8:inst|r[3]~4 VGA_driverLab8:inst|r[3]~5 VGA_driverLab8:inst|r[3]~6 r[2] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.195 ns" { gun:inst8|count[2] {} VGA_driverLab8:inst|op_21~1 {} VGA_driverLab8:inst|op_21~3 {} VGA_driverLab8:inst|op_21~5 {} VGA_driverLab8:inst|op_21~7 {} VGA_driverLab8:inst|op_21~8 {} VGA_driverLab8:inst|op_22~15 {} VGA_driverLab8:inst|op_22~17 {} VGA_driverLab8:inst|op_22~18 {} VGA_driverLab8:inst|r[3]~4 {} VGA_driverLab8:inst|r[3]~5 {} VGA_driverLab8:inst|r[3]~6 {} r[2] {} } { 0.000ns 0.916ns 0.000ns 0.000ns 0.000ns 0.000ns 2.362ns 0.000ns 0.000ns 1.154ns 0.292ns 0.324ns 3.242ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.080ns 0.458ns 0.620ns 0.080ns 0.458ns 0.491ns 0.491ns 0.544ns 3.006ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "gun:inst8\|count\[2\] triggern clock 2.417 ns register " "Info: th for register \"gun:inst8\|count\[2\]\" (data pin = \"triggern\", clock pin = \"clock\") is 2.417 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 9.782 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 9.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 21 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 21; CLK Node = 'clock'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "system.bdf" "" { Schematic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/system.bdf" { { 256 272 440 272 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.689 ns) + CELL(0.879 ns) 3.594 ns MOD800:inst5\|count\[6\] 2 REG LCFF_X29_Y15_N29 9 " "Info: 2: + IC(1.689 ns) + CELL(0.879 ns) = 3.594 ns; Loc. = LCFF_X29_Y15_N29; Fanout = 9; REG Node = 'MOD800:inst5\|count\[6\]'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.568 ns" { clock MOD800:inst5|count[6] } "NODE_NAME" } } { "../MOD800/mod800.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/MOD800/mod800.tdf" 13 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.617 ns) + CELL(0.458 ns) 4.669 ns MOD800:inst5\|op_1~0 3 COMB LCCOMB_X30_Y15_N24 2 " "Info: 3: + IC(0.617 ns) + CELL(0.458 ns) = 4.669 ns; Loc. = LCCOMB_X30_Y15_N24; Fanout = 2; COMB Node = 'MOD800:inst5\|op_1~0'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { MOD800:inst5|count[6] MOD800:inst5|op_1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.545 ns) 5.541 ns MOD800:inst5\|op_1~2 4 COMB LCCOMB_X30_Y15_N8 32 " "Info: 4: + IC(0.327 ns) + CELL(0.545 ns) = 5.541 ns; Loc. = LCCOMB_X30_Y15_N8; Fanout = 32; COMB Node = 'MOD800:inst5\|op_1~2'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { MOD800:inst5|op_1~0 MOD800:inst5|op_1~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.461 ns) 6.358 ns modN:inst4\|decode_1 5 COMB LCCOMB_X30_Y15_N30 12 " "Info: 5: + IC(0.356 ns) + CELL(0.461 ns) = 6.358 ns; Loc. = LCCOMB_X30_Y15_N30; Fanout = 12; COMB Node = 'modN:inst4\|decode_1'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.817 ns" { MOD800:inst5|op_1~2 modN:inst4|decode_1 } "NODE_NAME" } } { "../modN/modN.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/modN/modN.tdf" 18 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.821 ns) + CELL(0.000 ns) 8.179 ns modN:inst4\|decode_1~clkctrl 6 COMB CLKCTRL_G5 30 " "Info: 6: + IC(1.821 ns) + CELL(0.000 ns) = 8.179 ns; Loc. = CLKCTRL_G5; Fanout = 30; COMB Node = 'modN:inst4\|decode_1~clkctrl'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.821 ns" { modN:inst4|decode_1 modN:inst4|decode_1~clkctrl } "NODE_NAME" } } { "../modN/modN.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/modN/modN.tdf" 18 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.602 ns) 9.782 ns gun:inst8\|count\[2\] 7 REG LCFF_X39_Y26_N9 11 " "Info: 7: + IC(1.001 ns) + CELL(0.602 ns) = 9.782 ns; Loc. = LCFF_X39_Y26_N9; Fanout = 11; REG Node = 'gun:inst8\|count\[2\]'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { modN:inst4|decode_1~clkctrl gun:inst8|count[2] } "NODE_NAME" } } { "../gun/gun.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/gun/gun.tdf" 7 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.971 ns ( 40.59 % ) " "Info: Total cell delay = 3.971 ns ( 40.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.811 ns ( 59.41 % ) " "Info: Total interconnect delay = 5.811 ns ( 59.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.782 ns" { clock MOD800:inst5|count[6] MOD800:inst5|op_1~0 MOD800:inst5|op_1~2 modN:inst4|decode_1 modN:inst4|decode_1~clkctrl gun:inst8|count[2] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.782 ns" { clock {} clock~combout {} MOD800:inst5|count[6] {} MOD800:inst5|op_1~0 {} MOD800:inst5|op_1~2 {} modN:inst4|decode_1 {} modN:inst4|decode_1~clkctrl {} gun:inst8|count[2] {} } { 0.000ns 0.000ns 1.689ns 0.617ns 0.327ns 0.356ns 1.821ns 1.001ns } { 0.000ns 1.026ns 0.879ns 0.458ns 0.545ns 0.461ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "../gun/gun.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/gun/gun.tdf" 7 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.651 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns triggern 1 PIN PIN_T22 5 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T22; Fanout = 5; PIN Node = 'triggern'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { triggern } "NODE_NAME" } } { "system.bdf" "" { Schematic "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/Lab8/system.bdf" { { 400 312 480 416 "triggern" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.160 ns) + CELL(0.521 ns) 7.555 ns gun:inst8\|count\[2\]~3 2 COMB LCCOMB_X39_Y26_N8 1 " "Info: 2: + IC(6.160 ns) + CELL(0.521 ns) = 7.555 ns; Loc. = LCCOMB_X39_Y26_N8; Fanout = 1; COMB Node = 'gun:inst8\|count\[2\]~3'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.681 ns" { triggern gun:inst8|count[2]~3 } "NODE_NAME" } } { "../gun/gun.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/gun/gun.tdf" 7 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.651 ns gun:inst8\|count\[2\] 3 REG LCFF_X39_Y26_N9 11 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.651 ns; Loc. = LCFF_X39_Y26_N9; Fanout = 11; REG Node = 'gun:inst8\|count\[2\]'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { gun:inst8|count[2]~3 gun:inst8|count[2] } "NODE_NAME" } } { "../gun/gun.tdf" "" { Text "D:/Purdue/Spring 2013/229/Labs/Lab 8/Pong/gun/gun.tdf" 7 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.491 ns ( 19.49 % ) " "Info: Total cell delay = 1.491 ns ( 19.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.160 ns ( 80.51 % ) " "Info: Total interconnect delay = 6.160 ns ( 80.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.651 ns" { triggern gun:inst8|count[2]~3 gun:inst8|count[2] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.651 ns" { triggern {} triggern~combout {} gun:inst8|count[2]~3 {} gun:inst8|count[2] {} } { 0.000ns 0.000ns 6.160ns 0.000ns } { 0.000ns 0.874ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.782 ns" { clock MOD800:inst5|count[6] MOD800:inst5|op_1~0 MOD800:inst5|op_1~2 modN:inst4|decode_1 modN:inst4|decode_1~clkctrl gun:inst8|count[2] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.782 ns" { clock {} clock~combout {} MOD800:inst5|count[6] {} MOD800:inst5|op_1~0 {} MOD800:inst5|op_1~2 {} modN:inst4|decode_1 {} modN:inst4|decode_1~clkctrl {} gun:inst8|count[2] {} } { 0.000ns 0.000ns 1.689ns 0.617ns 0.327ns 0.356ns 1.821ns 1.001ns } { 0.000ns 1.026ns 0.879ns 0.458ns 0.545ns 0.461ns 0.000ns 0.602ns } "" } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.651 ns" { triggern gun:inst8|count[2]~3 gun:inst8|count[2] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.651 ns" { triggern {} triggern~combout {} gun:inst8|count[2]~3 {} gun:inst8|count[2] {} } { 0.000ns 0.000ns 6.160ns 0.000ns } { 0.000ns 0.874ns 0.521ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "130 " "Info: Peak virtual memory: 130 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 26 12:15:03 2013 " "Info: Processing ended: Tue Feb 26 12:15:03 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 13 s " "Info: Quartus II Full Compilation was successful. 0 errors, 13 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
