Version 3.2 HI-TECH Software Intermediate Code
"78 Src/../Inc/PIC18Types.h
[s S234 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 `ul 1 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 `ul 1 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 ]
[n S234 . PA PB PC PD PE . LA LB LC LD LE . TA TB TC TD TE ]
"76
[u S233 `S234 1 `uc -> 23 `i ]
[n S233 . . Bytes ]
[; ;xc.h: 18: extern const char __xc8_OPTIM_SPEED;
[; ;xc.h: 20: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;stdint.h: 13: typedef signed char int8_t;
[; ;stdint.h: 20: typedef signed int int16_t;
[; ;stdint.h: 28: typedef __int24 int24_t;
[; ;stdint.h: 36: typedef signed long int int32_t;
[; ;stdint.h: 52: typedef unsigned char uint8_t;
[; ;stdint.h: 58: typedef unsigned int uint16_t;
[; ;stdint.h: 65: typedef __uint24 uint24_t;
[; ;stdint.h: 72: typedef unsigned long int uint32_t;
[; ;stdint.h: 88: typedef signed char int_least8_t;
[; ;stdint.h: 96: typedef signed int int_least16_t;
[; ;stdint.h: 109: typedef __int24 int_least24_t;
[; ;stdint.h: 118: typedef signed long int int_least32_t;
[; ;stdint.h: 136: typedef unsigned char uint_least8_t;
[; ;stdint.h: 143: typedef unsigned int uint_least16_t;
[; ;stdint.h: 154: typedef __uint24 uint_least24_t;
[; ;stdint.h: 162: typedef unsigned long int uint_least32_t;
[; ;stdint.h: 181: typedef signed char int_fast8_t;
[; ;stdint.h: 188: typedef signed int int_fast16_t;
[; ;stdint.h: 200: typedef __int24 int_fast24_t;
[; ;stdint.h: 208: typedef signed long int int_fast32_t;
[; ;stdint.h: 224: typedef unsigned char uint_fast8_t;
[; ;stdint.h: 230: typedef unsigned int uint_fast16_t;
[; ;stdint.h: 240: typedef __uint24 uint_fast24_t;
[; ;stdint.h: 247: typedef unsigned long int uint_fast32_t;
[; ;stdint.h: 268: typedef int32_t intmax_t;
[; ;stdint.h: 282: typedef uint32_t uintmax_t;
[; ;stdint.h: 289: typedef int16_t intptr_t;
[; ;stdint.h: 294: typedef uint16_t uintptr_t;
[; ;builtins.h: 8: extern void __nop(void);
[; ;builtins.h: 12: extern __nonreentrant void _delay(uint32_t);
[; ;builtins.h: 14: extern __nonreentrant void _delaywdt(uint32_t);
[; ;builtins.h: 17: extern __nonreentrant void _delay3(uint8_t);
[; ;pic18f452.h: 53: extern volatile unsigned char PORTA __at(0xF80);
"55 C:\Program Files\Microchip\xc8\v2.36\pic\include\proc\pic18f452.h
[; ;pic18f452.h: 55: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f452.h: 58: typedef union {
[; ;pic18f452.h: 59: struct {
[; ;pic18f452.h: 60: unsigned RA0 :1;
[; ;pic18f452.h: 61: unsigned RA1 :1;
[; ;pic18f452.h: 62: unsigned RA2 :1;
[; ;pic18f452.h: 63: unsigned RA3 :1;
[; ;pic18f452.h: 64: unsigned RA4 :1;
[; ;pic18f452.h: 65: unsigned RA5 :1;
[; ;pic18f452.h: 66: unsigned RA6 :1;
[; ;pic18f452.h: 67: };
[; ;pic18f452.h: 68: struct {
[; ;pic18f452.h: 69: unsigned AN0 :1;
[; ;pic18f452.h: 70: unsigned AN1 :1;
[; ;pic18f452.h: 71: unsigned AN2 :1;
[; ;pic18f452.h: 72: unsigned AN3 :1;
[; ;pic18f452.h: 73: unsigned :1;
[; ;pic18f452.h: 74: unsigned AN4 :1;
[; ;pic18f452.h: 75: unsigned OSC2 :1;
[; ;pic18f452.h: 76: };
[; ;pic18f452.h: 77: struct {
[; ;pic18f452.h: 78: unsigned :2;
[; ;pic18f452.h: 79: unsigned VREFM :1;
[; ;pic18f452.h: 80: unsigned VREFP :1;
[; ;pic18f452.h: 81: unsigned T0CKI :1;
[; ;pic18f452.h: 82: unsigned SS :1;
[; ;pic18f452.h: 83: unsigned CLKO :1;
[; ;pic18f452.h: 84: };
[; ;pic18f452.h: 85: struct {
[; ;pic18f452.h: 86: unsigned :5;
[; ;pic18f452.h: 87: unsigned LVDIN :1;
[; ;pic18f452.h: 88: };
[; ;pic18f452.h: 89: struct {
[; ;pic18f452.h: 90: unsigned ULPWUIN :1;
[; ;pic18f452.h: 91: };
[; ;pic18f452.h: 92: } PORTAbits_t;
[; ;pic18f452.h: 93: extern volatile PORTAbits_t PORTAbits __at(0xF80);
[; ;pic18f452.h: 198: extern volatile unsigned char PORTB __at(0xF81);
"200
[; ;pic18f452.h: 200: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f452.h: 203: typedef union {
[; ;pic18f452.h: 204: struct {
[; ;pic18f452.h: 205: unsigned RB0 :1;
[; ;pic18f452.h: 206: unsigned RB1 :1;
[; ;pic18f452.h: 207: unsigned RB2 :1;
[; ;pic18f452.h: 208: unsigned RB3 :1;
[; ;pic18f452.h: 209: unsigned RB4 :1;
[; ;pic18f452.h: 210: unsigned RB5 :1;
[; ;pic18f452.h: 211: unsigned RB6 :1;
[; ;pic18f452.h: 212: unsigned RB7 :1;
[; ;pic18f452.h: 213: };
[; ;pic18f452.h: 214: struct {
[; ;pic18f452.h: 215: unsigned INT0 :1;
[; ;pic18f452.h: 216: unsigned INT1 :1;
[; ;pic18f452.h: 217: unsigned INT2 :1;
[; ;pic18f452.h: 218: unsigned CCP2 :1;
[; ;pic18f452.h: 219: unsigned :1;
[; ;pic18f452.h: 220: unsigned PGM :1;
[; ;pic18f452.h: 221: unsigned PGC :1;
[; ;pic18f452.h: 222: unsigned PGD :1;
[; ;pic18f452.h: 223: };
[; ;pic18f452.h: 224: struct {
[; ;pic18f452.h: 225: unsigned :3;
[; ;pic18f452.h: 226: unsigned CCP2A :1;
[; ;pic18f452.h: 227: };
[; ;pic18f452.h: 228: struct {
[; ;pic18f452.h: 229: unsigned :3;
[; ;pic18f452.h: 230: unsigned CCP2_PA2 :1;
[; ;pic18f452.h: 231: };
[; ;pic18f452.h: 232: } PORTBbits_t;
[; ;pic18f452.h: 233: extern volatile PORTBbits_t PORTBbits __at(0xF81);
[; ;pic18f452.h: 323: extern volatile unsigned char PORTC __at(0xF82);
"325
[; ;pic18f452.h: 325: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f452.h: 328: typedef union {
[; ;pic18f452.h: 329: struct {
[; ;pic18f452.h: 330: unsigned RC0 :1;
[; ;pic18f452.h: 331: unsigned RC1 :1;
[; ;pic18f452.h: 332: unsigned RC2 :1;
[; ;pic18f452.h: 333: unsigned RC3 :1;
[; ;pic18f452.h: 334: unsigned RC4 :1;
[; ;pic18f452.h: 335: unsigned RC5 :1;
[; ;pic18f452.h: 336: unsigned RC6 :1;
[; ;pic18f452.h: 337: unsigned RC7 :1;
[; ;pic18f452.h: 338: };
[; ;pic18f452.h: 339: struct {
[; ;pic18f452.h: 340: unsigned T1OSO :1;
[; ;pic18f452.h: 341: unsigned T1OSI :1;
[; ;pic18f452.h: 342: unsigned :1;
[; ;pic18f452.h: 343: unsigned SCK :1;
[; ;pic18f452.h: 344: unsigned SDI :1;
[; ;pic18f452.h: 345: unsigned SDO :1;
[; ;pic18f452.h: 346: unsigned TX :1;
[; ;pic18f452.h: 347: unsigned RX :1;
[; ;pic18f452.h: 348: };
[; ;pic18f452.h: 349: struct {
[; ;pic18f452.h: 350: unsigned T1CKI :1;
[; ;pic18f452.h: 351: unsigned CCP2 :1;
[; ;pic18f452.h: 352: unsigned CCP1 :1;
[; ;pic18f452.h: 353: unsigned SCL :1;
[; ;pic18f452.h: 354: unsigned SDA :1;
[; ;pic18f452.h: 355: unsigned :1;
[; ;pic18f452.h: 356: unsigned CK :1;
[; ;pic18f452.h: 357: unsigned DT :1;
[; ;pic18f452.h: 358: };
[; ;pic18f452.h: 359: struct {
[; ;pic18f452.h: 360: unsigned :1;
[; ;pic18f452.h: 361: unsigned PA2 :1;
[; ;pic18f452.h: 362: unsigned PA1 :1;
[; ;pic18f452.h: 363: };
[; ;pic18f452.h: 364: } PORTCbits_t;
[; ;pic18f452.h: 365: extern volatile PORTCbits_t PORTCbits __at(0xF82);
[; ;pic18f452.h: 490: extern volatile unsigned char PORTD __at(0xF83);
"492
[; ;pic18f452.h: 492: asm("PORTD equ 0F83h");
[; <" PORTD equ 0F83h ;# ">
[; ;pic18f452.h: 495: typedef union {
[; ;pic18f452.h: 496: struct {
[; ;pic18f452.h: 497: unsigned RD0 :1;
[; ;pic18f452.h: 498: unsigned RD1 :1;
[; ;pic18f452.h: 499: unsigned RD2 :1;
[; ;pic18f452.h: 500: unsigned RD3 :1;
[; ;pic18f452.h: 501: unsigned RD4 :1;
[; ;pic18f452.h: 502: unsigned RD5 :1;
[; ;pic18f452.h: 503: unsigned RD6 :1;
[; ;pic18f452.h: 504: unsigned RD7 :1;
[; ;pic18f452.h: 505: };
[; ;pic18f452.h: 506: struct {
[; ;pic18f452.h: 507: unsigned PSP0 :1;
[; ;pic18f452.h: 508: unsigned PSP1 :1;
[; ;pic18f452.h: 509: unsigned PSP2 :1;
[; ;pic18f452.h: 510: unsigned PSP3 :1;
[; ;pic18f452.h: 511: unsigned PSP4 :1;
[; ;pic18f452.h: 512: unsigned PSP5 :1;
[; ;pic18f452.h: 513: unsigned PSP6 :1;
[; ;pic18f452.h: 514: unsigned PSP7 :1;
[; ;pic18f452.h: 515: };
[; ;pic18f452.h: 516: struct {
[; ;pic18f452.h: 517: unsigned :7;
[; ;pic18f452.h: 518: unsigned SS2 :1;
[; ;pic18f452.h: 519: };
[; ;pic18f452.h: 520: } PORTDbits_t;
[; ;pic18f452.h: 521: extern volatile PORTDbits_t PORTDbits __at(0xF83);
[; ;pic18f452.h: 611: extern volatile unsigned char PORTE __at(0xF84);
"613
[; ;pic18f452.h: 613: asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
[; ;pic18f452.h: 616: typedef union {
[; ;pic18f452.h: 617: struct {
[; ;pic18f452.h: 618: unsigned RE0 :1;
[; ;pic18f452.h: 619: unsigned RE1 :1;
[; ;pic18f452.h: 620: unsigned RE2 :1;
[; ;pic18f452.h: 621: };
[; ;pic18f452.h: 622: struct {
[; ;pic18f452.h: 623: unsigned AN5 :1;
[; ;pic18f452.h: 624: unsigned AN6 :1;
[; ;pic18f452.h: 625: unsigned AN7 :1;
[; ;pic18f452.h: 626: };
[; ;pic18f452.h: 627: struct {
[; ;pic18f452.h: 628: unsigned RD :1;
[; ;pic18f452.h: 629: unsigned WR :1;
[; ;pic18f452.h: 630: unsigned CS :1;
[; ;pic18f452.h: 631: };
[; ;pic18f452.h: 632: struct {
[; ;pic18f452.h: 633: unsigned PD2 :1;
[; ;pic18f452.h: 634: unsigned PC2 :1;
[; ;pic18f452.h: 635: unsigned CCP10 :1;
[; ;pic18f452.h: 636: };
[; ;pic18f452.h: 637: struct {
[; ;pic18f452.h: 638: unsigned RDE :1;
[; ;pic18f452.h: 639: unsigned WRE :1;
[; ;pic18f452.h: 640: unsigned PB2 :1;
[; ;pic18f452.h: 641: };
[; ;pic18f452.h: 642: } PORTEbits_t;
[; ;pic18f452.h: 643: extern volatile PORTEbits_t PORTEbits __at(0xF84);
[; ;pic18f452.h: 723: extern volatile unsigned char LATA __at(0xF89);
"725
[; ;pic18f452.h: 725: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f452.h: 728: typedef union {
[; ;pic18f452.h: 729: struct {
[; ;pic18f452.h: 730: unsigned LATA0 :1;
[; ;pic18f452.h: 731: unsigned LATA1 :1;
[; ;pic18f452.h: 732: unsigned LATA2 :1;
[; ;pic18f452.h: 733: unsigned LATA3 :1;
[; ;pic18f452.h: 734: unsigned LATA4 :1;
[; ;pic18f452.h: 735: unsigned LATA5 :1;
[; ;pic18f452.h: 736: unsigned LATA6 :1;
[; ;pic18f452.h: 737: };
[; ;pic18f452.h: 738: struct {
[; ;pic18f452.h: 739: unsigned LA0 :1;
[; ;pic18f452.h: 740: unsigned LA1 :1;
[; ;pic18f452.h: 741: unsigned LA2 :1;
[; ;pic18f452.h: 742: unsigned LA3 :1;
[; ;pic18f452.h: 743: unsigned LA4 :1;
[; ;pic18f452.h: 744: unsigned LA5 :1;
[; ;pic18f452.h: 745: unsigned LA6 :1;
[; ;pic18f452.h: 746: };
[; ;pic18f452.h: 747: } LATAbits_t;
[; ;pic18f452.h: 748: extern volatile LATAbits_t LATAbits __at(0xF89);
[; ;pic18f452.h: 823: extern volatile unsigned char LATB __at(0xF8A);
"825
[; ;pic18f452.h: 825: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f452.h: 828: typedef union {
[; ;pic18f452.h: 829: struct {
[; ;pic18f452.h: 830: unsigned LATB0 :1;
[; ;pic18f452.h: 831: unsigned LATB1 :1;
[; ;pic18f452.h: 832: unsigned LATB2 :1;
[; ;pic18f452.h: 833: unsigned LATB3 :1;
[; ;pic18f452.h: 834: unsigned LATB4 :1;
[; ;pic18f452.h: 835: unsigned LATB5 :1;
[; ;pic18f452.h: 836: unsigned LATB6 :1;
[; ;pic18f452.h: 837: unsigned LATB7 :1;
[; ;pic18f452.h: 838: };
[; ;pic18f452.h: 839: struct {
[; ;pic18f452.h: 840: unsigned LB0 :1;
[; ;pic18f452.h: 841: unsigned LB1 :1;
[; ;pic18f452.h: 842: unsigned LB2 :1;
[; ;pic18f452.h: 843: unsigned LB3 :1;
[; ;pic18f452.h: 844: unsigned LB4 :1;
[; ;pic18f452.h: 845: unsigned LB5 :1;
[; ;pic18f452.h: 846: unsigned LB6 :1;
[; ;pic18f452.h: 847: unsigned LB7 :1;
[; ;pic18f452.h: 848: };
[; ;pic18f452.h: 849: } LATBbits_t;
[; ;pic18f452.h: 850: extern volatile LATBbits_t LATBbits __at(0xF8A);
[; ;pic18f452.h: 935: extern volatile unsigned char LATC __at(0xF8B);
"937
[; ;pic18f452.h: 937: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f452.h: 940: typedef union {
[; ;pic18f452.h: 941: struct {
[; ;pic18f452.h: 942: unsigned LATC0 :1;
[; ;pic18f452.h: 943: unsigned LATC1 :1;
[; ;pic18f452.h: 944: unsigned LATC2 :1;
[; ;pic18f452.h: 945: unsigned LATC3 :1;
[; ;pic18f452.h: 946: unsigned LATC4 :1;
[; ;pic18f452.h: 947: unsigned LATC5 :1;
[; ;pic18f452.h: 948: unsigned LATC6 :1;
[; ;pic18f452.h: 949: unsigned LATC7 :1;
[; ;pic18f452.h: 950: };
[; ;pic18f452.h: 951: struct {
[; ;pic18f452.h: 952: unsigned LC0 :1;
[; ;pic18f452.h: 953: unsigned LC1 :1;
[; ;pic18f452.h: 954: unsigned LC2 :1;
[; ;pic18f452.h: 955: unsigned LC3 :1;
[; ;pic18f452.h: 956: unsigned LC4 :1;
[; ;pic18f452.h: 957: unsigned LC5 :1;
[; ;pic18f452.h: 958: unsigned LC6 :1;
[; ;pic18f452.h: 959: unsigned LC7 :1;
[; ;pic18f452.h: 960: };
[; ;pic18f452.h: 961: } LATCbits_t;
[; ;pic18f452.h: 962: extern volatile LATCbits_t LATCbits __at(0xF8B);
[; ;pic18f452.h: 1047: extern volatile unsigned char LATD __at(0xF8C);
"1049
[; ;pic18f452.h: 1049: asm("LATD equ 0F8Ch");
[; <" LATD equ 0F8Ch ;# ">
[; ;pic18f452.h: 1052: typedef union {
[; ;pic18f452.h: 1053: struct {
[; ;pic18f452.h: 1054: unsigned LATD0 :1;
[; ;pic18f452.h: 1055: unsigned LATD1 :1;
[; ;pic18f452.h: 1056: unsigned LATD2 :1;
[; ;pic18f452.h: 1057: unsigned LATD3 :1;
[; ;pic18f452.h: 1058: unsigned LATD4 :1;
[; ;pic18f452.h: 1059: unsigned LATD5 :1;
[; ;pic18f452.h: 1060: unsigned LATD6 :1;
[; ;pic18f452.h: 1061: unsigned LATD7 :1;
[; ;pic18f452.h: 1062: };
[; ;pic18f452.h: 1063: struct {
[; ;pic18f452.h: 1064: unsigned LD0 :1;
[; ;pic18f452.h: 1065: unsigned LD1 :1;
[; ;pic18f452.h: 1066: unsigned LD2 :1;
[; ;pic18f452.h: 1067: unsigned LD3 :1;
[; ;pic18f452.h: 1068: unsigned LD4 :1;
[; ;pic18f452.h: 1069: unsigned LD5 :1;
[; ;pic18f452.h: 1070: unsigned LD6 :1;
[; ;pic18f452.h: 1071: unsigned LD7 :1;
[; ;pic18f452.h: 1072: };
[; ;pic18f452.h: 1073: } LATDbits_t;
[; ;pic18f452.h: 1074: extern volatile LATDbits_t LATDbits __at(0xF8C);
[; ;pic18f452.h: 1159: extern volatile unsigned char LATE __at(0xF8D);
"1161
[; ;pic18f452.h: 1161: asm("LATE equ 0F8Dh");
[; <" LATE equ 0F8Dh ;# ">
[; ;pic18f452.h: 1164: typedef union {
[; ;pic18f452.h: 1165: struct {
[; ;pic18f452.h: 1166: unsigned LATE0 :1;
[; ;pic18f452.h: 1167: unsigned LATE1 :1;
[; ;pic18f452.h: 1168: unsigned LATE2 :1;
[; ;pic18f452.h: 1169: };
[; ;pic18f452.h: 1170: struct {
[; ;pic18f452.h: 1171: unsigned LE0 :1;
[; ;pic18f452.h: 1172: unsigned LE1 :1;
[; ;pic18f452.h: 1173: unsigned LE2 :1;
[; ;pic18f452.h: 1174: };
[; ;pic18f452.h: 1175: } LATEbits_t;
[; ;pic18f452.h: 1176: extern volatile LATEbits_t LATEbits __at(0xF8D);
[; ;pic18f452.h: 1211: extern volatile unsigned char TRISA __at(0xF92);
"1213
[; ;pic18f452.h: 1213: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f452.h: 1216: extern volatile unsigned char DDRA __at(0xF92);
"1218
[; ;pic18f452.h: 1218: asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
[; ;pic18f452.h: 1221: typedef union {
[; ;pic18f452.h: 1222: struct {
[; ;pic18f452.h: 1223: unsigned TRISA0 :1;
[; ;pic18f452.h: 1224: unsigned TRISA1 :1;
[; ;pic18f452.h: 1225: unsigned TRISA2 :1;
[; ;pic18f452.h: 1226: unsigned TRISA3 :1;
[; ;pic18f452.h: 1227: unsigned TRISA4 :1;
[; ;pic18f452.h: 1228: unsigned TRISA5 :1;
[; ;pic18f452.h: 1229: unsigned TRISA6 :1;
[; ;pic18f452.h: 1230: };
[; ;pic18f452.h: 1231: struct {
[; ;pic18f452.h: 1232: unsigned RA0 :1;
[; ;pic18f452.h: 1233: unsigned RA1 :1;
[; ;pic18f452.h: 1234: unsigned RA2 :1;
[; ;pic18f452.h: 1235: unsigned RA3 :1;
[; ;pic18f452.h: 1236: unsigned RA4 :1;
[; ;pic18f452.h: 1237: unsigned RA5 :1;
[; ;pic18f452.h: 1238: unsigned RA6 :1;
[; ;pic18f452.h: 1239: };
[; ;pic18f452.h: 1240: } TRISAbits_t;
[; ;pic18f452.h: 1241: extern volatile TRISAbits_t TRISAbits __at(0xF92);
[; ;pic18f452.h: 1314: typedef union {
[; ;pic18f452.h: 1315: struct {
[; ;pic18f452.h: 1316: unsigned TRISA0 :1;
[; ;pic18f452.h: 1317: unsigned TRISA1 :1;
[; ;pic18f452.h: 1318: unsigned TRISA2 :1;
[; ;pic18f452.h: 1319: unsigned TRISA3 :1;
[; ;pic18f452.h: 1320: unsigned TRISA4 :1;
[; ;pic18f452.h: 1321: unsigned TRISA5 :1;
[; ;pic18f452.h: 1322: unsigned TRISA6 :1;
[; ;pic18f452.h: 1323: };
[; ;pic18f452.h: 1324: struct {
[; ;pic18f452.h: 1325: unsigned RA0 :1;
[; ;pic18f452.h: 1326: unsigned RA1 :1;
[; ;pic18f452.h: 1327: unsigned RA2 :1;
[; ;pic18f452.h: 1328: unsigned RA3 :1;
[; ;pic18f452.h: 1329: unsigned RA4 :1;
[; ;pic18f452.h: 1330: unsigned RA5 :1;
[; ;pic18f452.h: 1331: unsigned RA6 :1;
[; ;pic18f452.h: 1332: };
[; ;pic18f452.h: 1333: } DDRAbits_t;
[; ;pic18f452.h: 1334: extern volatile DDRAbits_t DDRAbits __at(0xF92);
[; ;pic18f452.h: 1409: extern volatile unsigned char TRISB __at(0xF93);
"1411
[; ;pic18f452.h: 1411: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f452.h: 1414: extern volatile unsigned char DDRB __at(0xF93);
"1416
[; ;pic18f452.h: 1416: asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
[; ;pic18f452.h: 1419: typedef union {
[; ;pic18f452.h: 1420: struct {
[; ;pic18f452.h: 1421: unsigned TRISB0 :1;
[; ;pic18f452.h: 1422: unsigned TRISB1 :1;
[; ;pic18f452.h: 1423: unsigned TRISB2 :1;
[; ;pic18f452.h: 1424: unsigned TRISB3 :1;
[; ;pic18f452.h: 1425: unsigned TRISB4 :1;
[; ;pic18f452.h: 1426: unsigned TRISB5 :1;
[; ;pic18f452.h: 1427: unsigned TRISB6 :1;
[; ;pic18f452.h: 1428: unsigned TRISB7 :1;
[; ;pic18f452.h: 1429: };
[; ;pic18f452.h: 1430: struct {
[; ;pic18f452.h: 1431: unsigned RB0 :1;
[; ;pic18f452.h: 1432: unsigned RB1 :1;
[; ;pic18f452.h: 1433: unsigned RB2 :1;
[; ;pic18f452.h: 1434: unsigned RB3 :1;
[; ;pic18f452.h: 1435: unsigned RB4 :1;
[; ;pic18f452.h: 1436: unsigned RB5 :1;
[; ;pic18f452.h: 1437: unsigned RB6 :1;
[; ;pic18f452.h: 1438: unsigned RB7 :1;
[; ;pic18f452.h: 1439: };
[; ;pic18f452.h: 1440: struct {
[; ;pic18f452.h: 1441: unsigned :3;
[; ;pic18f452.h: 1442: unsigned CCP2 :1;
[; ;pic18f452.h: 1443: };
[; ;pic18f452.h: 1444: } TRISBbits_t;
[; ;pic18f452.h: 1445: extern volatile TRISBbits_t TRISBbits __at(0xF93);
[; ;pic18f452.h: 1533: typedef union {
[; ;pic18f452.h: 1534: struct {
[; ;pic18f452.h: 1535: unsigned TRISB0 :1;
[; ;pic18f452.h: 1536: unsigned TRISB1 :1;
[; ;pic18f452.h: 1537: unsigned TRISB2 :1;
[; ;pic18f452.h: 1538: unsigned TRISB3 :1;
[; ;pic18f452.h: 1539: unsigned TRISB4 :1;
[; ;pic18f452.h: 1540: unsigned TRISB5 :1;
[; ;pic18f452.h: 1541: unsigned TRISB6 :1;
[; ;pic18f452.h: 1542: unsigned TRISB7 :1;
[; ;pic18f452.h: 1543: };
[; ;pic18f452.h: 1544: struct {
[; ;pic18f452.h: 1545: unsigned RB0 :1;
[; ;pic18f452.h: 1546: unsigned RB1 :1;
[; ;pic18f452.h: 1547: unsigned RB2 :1;
[; ;pic18f452.h: 1548: unsigned RB3 :1;
[; ;pic18f452.h: 1549: unsigned RB4 :1;
[; ;pic18f452.h: 1550: unsigned RB5 :1;
[; ;pic18f452.h: 1551: unsigned RB6 :1;
[; ;pic18f452.h: 1552: unsigned RB7 :1;
[; ;pic18f452.h: 1553: };
[; ;pic18f452.h: 1554: struct {
[; ;pic18f452.h: 1555: unsigned :3;
[; ;pic18f452.h: 1556: unsigned CCP2 :1;
[; ;pic18f452.h: 1557: };
[; ;pic18f452.h: 1558: } DDRBbits_t;
[; ;pic18f452.h: 1559: extern volatile DDRBbits_t DDRBbits __at(0xF93);
[; ;pic18f452.h: 1649: extern volatile unsigned char TRISC __at(0xF94);
"1651
[; ;pic18f452.h: 1651: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f452.h: 1654: extern volatile unsigned char DDRC __at(0xF94);
"1656
[; ;pic18f452.h: 1656: asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
[; ;pic18f452.h: 1659: typedef union {
[; ;pic18f452.h: 1660: struct {
[; ;pic18f452.h: 1661: unsigned TRISC0 :1;
[; ;pic18f452.h: 1662: unsigned TRISC1 :1;
[; ;pic18f452.h: 1663: unsigned TRISC2 :1;
[; ;pic18f452.h: 1664: unsigned TRISC3 :1;
[; ;pic18f452.h: 1665: unsigned TRISC4 :1;
[; ;pic18f452.h: 1666: unsigned TRISC5 :1;
[; ;pic18f452.h: 1667: unsigned TRISC6 :1;
[; ;pic18f452.h: 1668: unsigned TRISC7 :1;
[; ;pic18f452.h: 1669: };
[; ;pic18f452.h: 1670: struct {
[; ;pic18f452.h: 1671: unsigned RC0 :1;
[; ;pic18f452.h: 1672: unsigned RC1 :1;
[; ;pic18f452.h: 1673: unsigned RC2 :1;
[; ;pic18f452.h: 1674: unsigned RC3 :1;
[; ;pic18f452.h: 1675: unsigned RC4 :1;
[; ;pic18f452.h: 1676: unsigned RC5 :1;
[; ;pic18f452.h: 1677: unsigned RC6 :1;
[; ;pic18f452.h: 1678: unsigned RC7 :1;
[; ;pic18f452.h: 1679: };
[; ;pic18f452.h: 1680: struct {
[; ;pic18f452.h: 1681: unsigned :1;
[; ;pic18f452.h: 1682: unsigned CCP2 :1;
[; ;pic18f452.h: 1683: };
[; ;pic18f452.h: 1684: } TRISCbits_t;
[; ;pic18f452.h: 1685: extern volatile TRISCbits_t TRISCbits __at(0xF94);
[; ;pic18f452.h: 1773: typedef union {
[; ;pic18f452.h: 1774: struct {
[; ;pic18f452.h: 1775: unsigned TRISC0 :1;
[; ;pic18f452.h: 1776: unsigned TRISC1 :1;
[; ;pic18f452.h: 1777: unsigned TRISC2 :1;
[; ;pic18f452.h: 1778: unsigned TRISC3 :1;
[; ;pic18f452.h: 1779: unsigned TRISC4 :1;
[; ;pic18f452.h: 1780: unsigned TRISC5 :1;
[; ;pic18f452.h: 1781: unsigned TRISC6 :1;
[; ;pic18f452.h: 1782: unsigned TRISC7 :1;
[; ;pic18f452.h: 1783: };
[; ;pic18f452.h: 1784: struct {
[; ;pic18f452.h: 1785: unsigned RC0 :1;
[; ;pic18f452.h: 1786: unsigned RC1 :1;
[; ;pic18f452.h: 1787: unsigned RC2 :1;
[; ;pic18f452.h: 1788: unsigned RC3 :1;
[; ;pic18f452.h: 1789: unsigned RC4 :1;
[; ;pic18f452.h: 1790: unsigned RC5 :1;
[; ;pic18f452.h: 1791: unsigned RC6 :1;
[; ;pic18f452.h: 1792: unsigned RC7 :1;
[; ;pic18f452.h: 1793: };
[; ;pic18f452.h: 1794: struct {
[; ;pic18f452.h: 1795: unsigned :1;
[; ;pic18f452.h: 1796: unsigned CCP2 :1;
[; ;pic18f452.h: 1797: };
[; ;pic18f452.h: 1798: } DDRCbits_t;
[; ;pic18f452.h: 1799: extern volatile DDRCbits_t DDRCbits __at(0xF94);
[; ;pic18f452.h: 1889: extern volatile unsigned char TRISD __at(0xF95);
"1891
[; ;pic18f452.h: 1891: asm("TRISD equ 0F95h");
[; <" TRISD equ 0F95h ;# ">
[; ;pic18f452.h: 1894: extern volatile unsigned char DDRD __at(0xF95);
"1896
[; ;pic18f452.h: 1896: asm("DDRD equ 0F95h");
[; <" DDRD equ 0F95h ;# ">
[; ;pic18f452.h: 1899: typedef union {
[; ;pic18f452.h: 1900: struct {
[; ;pic18f452.h: 1901: unsigned TRISD0 :1;
[; ;pic18f452.h: 1902: unsigned TRISD1 :1;
[; ;pic18f452.h: 1903: unsigned TRISD2 :1;
[; ;pic18f452.h: 1904: unsigned TRISD3 :1;
[; ;pic18f452.h: 1905: unsigned TRISD4 :1;
[; ;pic18f452.h: 1906: unsigned TRISD5 :1;
[; ;pic18f452.h: 1907: unsigned TRISD6 :1;
[; ;pic18f452.h: 1908: unsigned TRISD7 :1;
[; ;pic18f452.h: 1909: };
[; ;pic18f452.h: 1910: struct {
[; ;pic18f452.h: 1911: unsigned RD0 :1;
[; ;pic18f452.h: 1912: unsigned RD1 :1;
[; ;pic18f452.h: 1913: unsigned RD2 :1;
[; ;pic18f452.h: 1914: unsigned RD3 :1;
[; ;pic18f452.h: 1915: unsigned RD4 :1;
[; ;pic18f452.h: 1916: unsigned RD5 :1;
[; ;pic18f452.h: 1917: unsigned RD6 :1;
[; ;pic18f452.h: 1918: unsigned RD7 :1;
[; ;pic18f452.h: 1919: };
[; ;pic18f452.h: 1920: } TRISDbits_t;
[; ;pic18f452.h: 1921: extern volatile TRISDbits_t TRISDbits __at(0xF95);
[; ;pic18f452.h: 2004: typedef union {
[; ;pic18f452.h: 2005: struct {
[; ;pic18f452.h: 2006: unsigned TRISD0 :1;
[; ;pic18f452.h: 2007: unsigned TRISD1 :1;
[; ;pic18f452.h: 2008: unsigned TRISD2 :1;
[; ;pic18f452.h: 2009: unsigned TRISD3 :1;
[; ;pic18f452.h: 2010: unsigned TRISD4 :1;
[; ;pic18f452.h: 2011: unsigned TRISD5 :1;
[; ;pic18f452.h: 2012: unsigned TRISD6 :1;
[; ;pic18f452.h: 2013: unsigned TRISD7 :1;
[; ;pic18f452.h: 2014: };
[; ;pic18f452.h: 2015: struct {
[; ;pic18f452.h: 2016: unsigned RD0 :1;
[; ;pic18f452.h: 2017: unsigned RD1 :1;
[; ;pic18f452.h: 2018: unsigned RD2 :1;
[; ;pic18f452.h: 2019: unsigned RD3 :1;
[; ;pic18f452.h: 2020: unsigned RD4 :1;
[; ;pic18f452.h: 2021: unsigned RD5 :1;
[; ;pic18f452.h: 2022: unsigned RD6 :1;
[; ;pic18f452.h: 2023: unsigned RD7 :1;
[; ;pic18f452.h: 2024: };
[; ;pic18f452.h: 2025: } DDRDbits_t;
[; ;pic18f452.h: 2026: extern volatile DDRDbits_t DDRDbits __at(0xF95);
[; ;pic18f452.h: 2111: extern volatile unsigned char TRISE __at(0xF96);
"2113
[; ;pic18f452.h: 2113: asm("TRISE equ 0F96h");
[; <" TRISE equ 0F96h ;# ">
[; ;pic18f452.h: 2116: extern volatile unsigned char DDRE __at(0xF96);
"2118
[; ;pic18f452.h: 2118: asm("DDRE equ 0F96h");
[; <" DDRE equ 0F96h ;# ">
[; ;pic18f452.h: 2121: typedef union {
[; ;pic18f452.h: 2122: struct {
[; ;pic18f452.h: 2123: unsigned TRISE0 :1;
[; ;pic18f452.h: 2124: unsigned TRISE1 :1;
[; ;pic18f452.h: 2125: unsigned TRISE2 :1;
[; ;pic18f452.h: 2126: unsigned :1;
[; ;pic18f452.h: 2127: unsigned PSPMODE :1;
[; ;pic18f452.h: 2128: unsigned IBOV :1;
[; ;pic18f452.h: 2129: unsigned OBF :1;
[; ;pic18f452.h: 2130: unsigned IBF :1;
[; ;pic18f452.h: 2131: };
[; ;pic18f452.h: 2132: struct {
[; ;pic18f452.h: 2133: unsigned RE0 :1;
[; ;pic18f452.h: 2134: unsigned RE1 :1;
[; ;pic18f452.h: 2135: unsigned RE2 :1;
[; ;pic18f452.h: 2136: };
[; ;pic18f452.h: 2137: } TRISEbits_t;
[; ;pic18f452.h: 2138: extern volatile TRISEbits_t TRISEbits __at(0xF96);
[; ;pic18f452.h: 2191: typedef union {
[; ;pic18f452.h: 2192: struct {
[; ;pic18f452.h: 2193: unsigned TRISE0 :1;
[; ;pic18f452.h: 2194: unsigned TRISE1 :1;
[; ;pic18f452.h: 2195: unsigned TRISE2 :1;
[; ;pic18f452.h: 2196: unsigned :1;
[; ;pic18f452.h: 2197: unsigned PSPMODE :1;
[; ;pic18f452.h: 2198: unsigned IBOV :1;
[; ;pic18f452.h: 2199: unsigned OBF :1;
[; ;pic18f452.h: 2200: unsigned IBF :1;
[; ;pic18f452.h: 2201: };
[; ;pic18f452.h: 2202: struct {
[; ;pic18f452.h: 2203: unsigned RE0 :1;
[; ;pic18f452.h: 2204: unsigned RE1 :1;
[; ;pic18f452.h: 2205: unsigned RE2 :1;
[; ;pic18f452.h: 2206: };
[; ;pic18f452.h: 2207: } DDREbits_t;
[; ;pic18f452.h: 2208: extern volatile DDREbits_t DDREbits __at(0xF96);
[; ;pic18f452.h: 2263: extern volatile unsigned char PIE1 __at(0xF9D);
"2265
[; ;pic18f452.h: 2265: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f452.h: 2268: typedef union {
[; ;pic18f452.h: 2269: struct {
[; ;pic18f452.h: 2270: unsigned TMR1IE :1;
[; ;pic18f452.h: 2271: unsigned TMR2IE :1;
[; ;pic18f452.h: 2272: unsigned CCP1IE :1;
[; ;pic18f452.h: 2273: unsigned SSPIE :1;
[; ;pic18f452.h: 2274: unsigned TXIE :1;
[; ;pic18f452.h: 2275: unsigned RCIE :1;
[; ;pic18f452.h: 2276: unsigned ADIE :1;
[; ;pic18f452.h: 2277: unsigned PSPIE :1;
[; ;pic18f452.h: 2278: };
[; ;pic18f452.h: 2279: struct {
[; ;pic18f452.h: 2280: unsigned :4;
[; ;pic18f452.h: 2281: unsigned TX1IE :1;
[; ;pic18f452.h: 2282: unsigned RC1IE :1;
[; ;pic18f452.h: 2283: };
[; ;pic18f452.h: 2284: } PIE1bits_t;
[; ;pic18f452.h: 2285: extern volatile PIE1bits_t PIE1bits __at(0xF9D);
[; ;pic18f452.h: 2340: extern volatile unsigned char PIR1 __at(0xF9E);
"2342
[; ;pic18f452.h: 2342: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f452.h: 2345: typedef union {
[; ;pic18f452.h: 2346: struct {
[; ;pic18f452.h: 2347: unsigned TMR1IF :1;
[; ;pic18f452.h: 2348: unsigned TMR2IF :1;
[; ;pic18f452.h: 2349: unsigned CCP1IF :1;
[; ;pic18f452.h: 2350: unsigned SSPIF :1;
[; ;pic18f452.h: 2351: unsigned TXIF :1;
[; ;pic18f452.h: 2352: unsigned RCIF :1;
[; ;pic18f452.h: 2353: unsigned ADIF :1;
[; ;pic18f452.h: 2354: unsigned PSPIF :1;
[; ;pic18f452.h: 2355: };
[; ;pic18f452.h: 2356: struct {
[; ;pic18f452.h: 2357: unsigned :4;
[; ;pic18f452.h: 2358: unsigned TX1IF :1;
[; ;pic18f452.h: 2359: unsigned RC1IF :1;
[; ;pic18f452.h: 2360: };
[; ;pic18f452.h: 2361: } PIR1bits_t;
[; ;pic18f452.h: 2362: extern volatile PIR1bits_t PIR1bits __at(0xF9E);
[; ;pic18f452.h: 2417: extern volatile unsigned char IPR1 __at(0xF9F);
"2419
[; ;pic18f452.h: 2419: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f452.h: 2422: typedef union {
[; ;pic18f452.h: 2423: struct {
[; ;pic18f452.h: 2424: unsigned TMR1IP :1;
[; ;pic18f452.h: 2425: unsigned TMR2IP :1;
[; ;pic18f452.h: 2426: unsigned CCP1IP :1;
[; ;pic18f452.h: 2427: unsigned SSPIP :1;
[; ;pic18f452.h: 2428: unsigned TXIP :1;
[; ;pic18f452.h: 2429: unsigned RCIP :1;
[; ;pic18f452.h: 2430: unsigned ADIP :1;
[; ;pic18f452.h: 2431: unsigned PSPIP :1;
[; ;pic18f452.h: 2432: };
[; ;pic18f452.h: 2433: struct {
[; ;pic18f452.h: 2434: unsigned :4;
[; ;pic18f452.h: 2435: unsigned TX1IP :1;
[; ;pic18f452.h: 2436: unsigned RC1IP :1;
[; ;pic18f452.h: 2437: };
[; ;pic18f452.h: 2438: } IPR1bits_t;
[; ;pic18f452.h: 2439: extern volatile IPR1bits_t IPR1bits __at(0xF9F);
[; ;pic18f452.h: 2494: extern volatile unsigned char PIE2 __at(0xFA0);
"2496
[; ;pic18f452.h: 2496: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f452.h: 2499: typedef union {
[; ;pic18f452.h: 2500: struct {
[; ;pic18f452.h: 2501: unsigned CCP2IE :1;
[; ;pic18f452.h: 2502: unsigned TMR3IE :1;
[; ;pic18f452.h: 2503: unsigned LVDIE :1;
[; ;pic18f452.h: 2504: unsigned BCLIE :1;
[; ;pic18f452.h: 2505: unsigned EEIE :1;
[; ;pic18f452.h: 2506: };
[; ;pic18f452.h: 2507: } PIE2bits_t;
[; ;pic18f452.h: 2508: extern volatile PIE2bits_t PIE2bits __at(0xFA0);
[; ;pic18f452.h: 2538: extern volatile unsigned char PIR2 __at(0xFA1);
"2540
[; ;pic18f452.h: 2540: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f452.h: 2543: typedef union {
[; ;pic18f452.h: 2544: struct {
[; ;pic18f452.h: 2545: unsigned CCP2IF :1;
[; ;pic18f452.h: 2546: unsigned TMR3IF :1;
[; ;pic18f452.h: 2547: unsigned LVDIF :1;
[; ;pic18f452.h: 2548: unsigned BCLIF :1;
[; ;pic18f452.h: 2549: unsigned EEIF :1;
[; ;pic18f452.h: 2550: };
[; ;pic18f452.h: 2551: } PIR2bits_t;
[; ;pic18f452.h: 2552: extern volatile PIR2bits_t PIR2bits __at(0xFA1);
[; ;pic18f452.h: 2582: extern volatile unsigned char IPR2 __at(0xFA2);
"2584
[; ;pic18f452.h: 2584: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f452.h: 2587: typedef union {
[; ;pic18f452.h: 2588: struct {
[; ;pic18f452.h: 2589: unsigned CCP2IP :1;
[; ;pic18f452.h: 2590: unsigned TMR3IP :1;
[; ;pic18f452.h: 2591: unsigned LVDIP :1;
[; ;pic18f452.h: 2592: unsigned BCLIP :1;
[; ;pic18f452.h: 2593: unsigned EEIP :1;
[; ;pic18f452.h: 2594: };
[; ;pic18f452.h: 2595: } IPR2bits_t;
[; ;pic18f452.h: 2596: extern volatile IPR2bits_t IPR2bits __at(0xFA2);
[; ;pic18f452.h: 2626: extern volatile unsigned char EECON1 __at(0xFA6);
"2628
[; ;pic18f452.h: 2628: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f452.h: 2631: typedef union {
[; ;pic18f452.h: 2632: struct {
[; ;pic18f452.h: 2633: unsigned RD :1;
[; ;pic18f452.h: 2634: unsigned WR :1;
[; ;pic18f452.h: 2635: unsigned WREN :1;
[; ;pic18f452.h: 2636: unsigned WRERR :1;
[; ;pic18f452.h: 2637: unsigned FREE :1;
[; ;pic18f452.h: 2638: unsigned :1;
[; ;pic18f452.h: 2639: unsigned CFGS :1;
[; ;pic18f452.h: 2640: unsigned EEPGD :1;
[; ;pic18f452.h: 2641: };
[; ;pic18f452.h: 2642: struct {
[; ;pic18f452.h: 2643: unsigned :6;
[; ;pic18f452.h: 2644: unsigned EEFS :1;
[; ;pic18f452.h: 2645: };
[; ;pic18f452.h: 2646: } EECON1bits_t;
[; ;pic18f452.h: 2647: extern volatile EECON1bits_t EECON1bits __at(0xFA6);
[; ;pic18f452.h: 2692: extern volatile unsigned char EECON2 __at(0xFA7);
"2694
[; ;pic18f452.h: 2694: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f452.h: 2699: extern volatile unsigned char EEDATA __at(0xFA8);
"2701
[; ;pic18f452.h: 2701: asm("EEDATA equ 0FA8h");
[; <" EEDATA equ 0FA8h ;# ">
[; ;pic18f452.h: 2706: extern volatile unsigned char EEADR __at(0xFA9);
"2708
[; ;pic18f452.h: 2708: asm("EEADR equ 0FA9h");
[; <" EEADR equ 0FA9h ;# ">
[; ;pic18f452.h: 2713: extern volatile unsigned char RCSTA __at(0xFAB);
"2715
[; ;pic18f452.h: 2715: asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
[; ;pic18f452.h: 2718: extern volatile unsigned char RCSTA1 __at(0xFAB);
"2720
[; ;pic18f452.h: 2720: asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
[; ;pic18f452.h: 2723: typedef union {
[; ;pic18f452.h: 2724: struct {
[; ;pic18f452.h: 2725: unsigned RX9D :1;
[; ;pic18f452.h: 2726: unsigned OERR :1;
[; ;pic18f452.h: 2727: unsigned FERR :1;
[; ;pic18f452.h: 2728: unsigned ADDEN :1;
[; ;pic18f452.h: 2729: unsigned CREN :1;
[; ;pic18f452.h: 2730: unsigned SREN :1;
[; ;pic18f452.h: 2731: unsigned RX9 :1;
[; ;pic18f452.h: 2732: unsigned SPEN :1;
[; ;pic18f452.h: 2733: };
[; ;pic18f452.h: 2734: struct {
[; ;pic18f452.h: 2735: unsigned RCD8 :1;
[; ;pic18f452.h: 2736: unsigned :5;
[; ;pic18f452.h: 2737: unsigned RC8_9 :1;
[; ;pic18f452.h: 2738: };
[; ;pic18f452.h: 2739: struct {
[; ;pic18f452.h: 2740: unsigned :6;
[; ;pic18f452.h: 2741: unsigned NOT_RC8 :1;
[; ;pic18f452.h: 2742: };
[; ;pic18f452.h: 2743: struct {
[; ;pic18f452.h: 2744: unsigned :6;
[; ;pic18f452.h: 2745: unsigned nRC8 :1;
[; ;pic18f452.h: 2746: };
[; ;pic18f452.h: 2747: struct {
[; ;pic18f452.h: 2748: unsigned :6;
[; ;pic18f452.h: 2749: unsigned RC9 :1;
[; ;pic18f452.h: 2750: };
[; ;pic18f452.h: 2751: struct {
[; ;pic18f452.h: 2752: unsigned :5;
[; ;pic18f452.h: 2753: unsigned SRENA :1;
[; ;pic18f452.h: 2754: };
[; ;pic18f452.h: 2755: } RCSTAbits_t;
[; ;pic18f452.h: 2756: extern volatile RCSTAbits_t RCSTAbits __at(0xFAB);
[; ;pic18f452.h: 2829: typedef union {
[; ;pic18f452.h: 2830: struct {
[; ;pic18f452.h: 2831: unsigned RX9D :1;
[; ;pic18f452.h: 2832: unsigned OERR :1;
[; ;pic18f452.h: 2833: unsigned FERR :1;
[; ;pic18f452.h: 2834: unsigned ADDEN :1;
[; ;pic18f452.h: 2835: unsigned CREN :1;
[; ;pic18f452.h: 2836: unsigned SREN :1;
[; ;pic18f452.h: 2837: unsigned RX9 :1;
[; ;pic18f452.h: 2838: unsigned SPEN :1;
[; ;pic18f452.h: 2839: };
[; ;pic18f452.h: 2840: struct {
[; ;pic18f452.h: 2841: unsigned RCD8 :1;
[; ;pic18f452.h: 2842: unsigned :5;
[; ;pic18f452.h: 2843: unsigned RC8_9 :1;
[; ;pic18f452.h: 2844: };
[; ;pic18f452.h: 2845: struct {
[; ;pic18f452.h: 2846: unsigned :6;
[; ;pic18f452.h: 2847: unsigned NOT_RC8 :1;
[; ;pic18f452.h: 2848: };
[; ;pic18f452.h: 2849: struct {
[; ;pic18f452.h: 2850: unsigned :6;
[; ;pic18f452.h: 2851: unsigned nRC8 :1;
[; ;pic18f452.h: 2852: };
[; ;pic18f452.h: 2853: struct {
[; ;pic18f452.h: 2854: unsigned :6;
[; ;pic18f452.h: 2855: unsigned RC9 :1;
[; ;pic18f452.h: 2856: };
[; ;pic18f452.h: 2857: struct {
[; ;pic18f452.h: 2858: unsigned :5;
[; ;pic18f452.h: 2859: unsigned SRENA :1;
[; ;pic18f452.h: 2860: };
[; ;pic18f452.h: 2861: } RCSTA1bits_t;
[; ;pic18f452.h: 2862: extern volatile RCSTA1bits_t RCSTA1bits __at(0xFAB);
[; ;pic18f452.h: 2937: extern volatile unsigned char TXSTA __at(0xFAC);
"2939
[; ;pic18f452.h: 2939: asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
[; ;pic18f452.h: 2942: extern volatile unsigned char TXSTA1 __at(0xFAC);
"2944
[; ;pic18f452.h: 2944: asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
[; ;pic18f452.h: 2947: typedef union {
[; ;pic18f452.h: 2948: struct {
[; ;pic18f452.h: 2949: unsigned TX9D :1;
[; ;pic18f452.h: 2950: unsigned TRMT :1;
[; ;pic18f452.h: 2951: unsigned BRGH :1;
[; ;pic18f452.h: 2952: unsigned :1;
[; ;pic18f452.h: 2953: unsigned SYNC :1;
[; ;pic18f452.h: 2954: unsigned TXEN :1;
[; ;pic18f452.h: 2955: unsigned TX9 :1;
[; ;pic18f452.h: 2956: unsigned CSRC :1;
[; ;pic18f452.h: 2957: };
[; ;pic18f452.h: 2958: struct {
[; ;pic18f452.h: 2959: unsigned TXD8 :1;
[; ;pic18f452.h: 2960: unsigned :5;
[; ;pic18f452.h: 2961: unsigned TX8_9 :1;
[; ;pic18f452.h: 2962: };
[; ;pic18f452.h: 2963: struct {
[; ;pic18f452.h: 2964: unsigned :6;
[; ;pic18f452.h: 2965: unsigned NOT_TX8 :1;
[; ;pic18f452.h: 2966: };
[; ;pic18f452.h: 2967: struct {
[; ;pic18f452.h: 2968: unsigned :6;
[; ;pic18f452.h: 2969: unsigned nTX8 :1;
[; ;pic18f452.h: 2970: };
[; ;pic18f452.h: 2971: struct {
[; ;pic18f452.h: 2972: unsigned TX9D1 :1;
[; ;pic18f452.h: 2973: unsigned TRMT1 :1;
[; ;pic18f452.h: 2974: unsigned BRGH1 :1;
[; ;pic18f452.h: 2975: unsigned :1;
[; ;pic18f452.h: 2976: unsigned SYNC1 :1;
[; ;pic18f452.h: 2977: unsigned TXEN1 :1;
[; ;pic18f452.h: 2978: unsigned TX91 :1;
[; ;pic18f452.h: 2979: unsigned CSRC1 :1;
[; ;pic18f452.h: 2980: };
[; ;pic18f452.h: 2981: } TXSTAbits_t;
[; ;pic18f452.h: 2982: extern volatile TXSTAbits_t TXSTAbits __at(0xFAC);
[; ;pic18f452.h: 3075: typedef union {
[; ;pic18f452.h: 3076: struct {
[; ;pic18f452.h: 3077: unsigned TX9D :1;
[; ;pic18f452.h: 3078: unsigned TRMT :1;
[; ;pic18f452.h: 3079: unsigned BRGH :1;
[; ;pic18f452.h: 3080: unsigned :1;
[; ;pic18f452.h: 3081: unsigned SYNC :1;
[; ;pic18f452.h: 3082: unsigned TXEN :1;
[; ;pic18f452.h: 3083: unsigned TX9 :1;
[; ;pic18f452.h: 3084: unsigned CSRC :1;
[; ;pic18f452.h: 3085: };
[; ;pic18f452.h: 3086: struct {
[; ;pic18f452.h: 3087: unsigned TXD8 :1;
[; ;pic18f452.h: 3088: unsigned :5;
[; ;pic18f452.h: 3089: unsigned TX8_9 :1;
[; ;pic18f452.h: 3090: };
[; ;pic18f452.h: 3091: struct {
[; ;pic18f452.h: 3092: unsigned :6;
[; ;pic18f452.h: 3093: unsigned NOT_TX8 :1;
[; ;pic18f452.h: 3094: };
[; ;pic18f452.h: 3095: struct {
[; ;pic18f452.h: 3096: unsigned :6;
[; ;pic18f452.h: 3097: unsigned nTX8 :1;
[; ;pic18f452.h: 3098: };
[; ;pic18f452.h: 3099: struct {
[; ;pic18f452.h: 3100: unsigned TX9D1 :1;
[; ;pic18f452.h: 3101: unsigned TRMT1 :1;
[; ;pic18f452.h: 3102: unsigned BRGH1 :1;
[; ;pic18f452.h: 3103: unsigned :1;
[; ;pic18f452.h: 3104: unsigned SYNC1 :1;
[; ;pic18f452.h: 3105: unsigned TXEN1 :1;
[; ;pic18f452.h: 3106: unsigned TX91 :1;
[; ;pic18f452.h: 3107: unsigned CSRC1 :1;
[; ;pic18f452.h: 3108: };
[; ;pic18f452.h: 3109: } TXSTA1bits_t;
[; ;pic18f452.h: 3110: extern volatile TXSTA1bits_t TXSTA1bits __at(0xFAC);
[; ;pic18f452.h: 3205: extern volatile unsigned char TXREG __at(0xFAD);
"3207
[; ;pic18f452.h: 3207: asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
[; ;pic18f452.h: 3210: extern volatile unsigned char TXREG1 __at(0xFAD);
"3212
[; ;pic18f452.h: 3212: asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
[; ;pic18f452.h: 3217: extern volatile unsigned char RCREG __at(0xFAE);
"3219
[; ;pic18f452.h: 3219: asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
[; ;pic18f452.h: 3222: extern volatile unsigned char RCREG1 __at(0xFAE);
"3224
[; ;pic18f452.h: 3224: asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
[; ;pic18f452.h: 3229: extern volatile unsigned char SPBRG __at(0xFAF);
"3231
[; ;pic18f452.h: 3231: asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
[; ;pic18f452.h: 3234: extern volatile unsigned char SPBRG1 __at(0xFAF);
"3236
[; ;pic18f452.h: 3236: asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
[; ;pic18f452.h: 3241: extern volatile unsigned char T3CON __at(0xFB1);
"3243
[; ;pic18f452.h: 3243: asm("T3CON equ 0FB1h");
[; <" T3CON equ 0FB1h ;# ">
[; ;pic18f452.h: 3246: typedef union {
[; ;pic18f452.h: 3247: struct {
[; ;pic18f452.h: 3248: unsigned :2;
[; ;pic18f452.h: 3249: unsigned NOT_T3SYNC :1;
[; ;pic18f452.h: 3250: };
[; ;pic18f452.h: 3251: struct {
[; ;pic18f452.h: 3252: unsigned TMR3ON :1;
[; ;pic18f452.h: 3253: unsigned TMR3CS :1;
[; ;pic18f452.h: 3254: unsigned nT3SYNC :1;
[; ;pic18f452.h: 3255: unsigned T3CCP1 :1;
[; ;pic18f452.h: 3256: unsigned T3CKPS :2;
[; ;pic18f452.h: 3257: unsigned T3CCP2 :1;
[; ;pic18f452.h: 3258: unsigned RD16 :1;
[; ;pic18f452.h: 3259: };
[; ;pic18f452.h: 3260: struct {
[; ;pic18f452.h: 3261: unsigned :2;
[; ;pic18f452.h: 3262: unsigned T3SYNC :1;
[; ;pic18f452.h: 3263: unsigned :1;
[; ;pic18f452.h: 3264: unsigned T3CKPS0 :1;
[; ;pic18f452.h: 3265: unsigned T3CKPS1 :1;
[; ;pic18f452.h: 3266: };
[; ;pic18f452.h: 3267: struct {
[; ;pic18f452.h: 3268: unsigned :2;
[; ;pic18f452.h: 3269: unsigned T3INSYNC :1;
[; ;pic18f452.h: 3270: };
[; ;pic18f452.h: 3271: struct {
[; ;pic18f452.h: 3272: unsigned :3;
[; ;pic18f452.h: 3273: unsigned SOSCEN3 :1;
[; ;pic18f452.h: 3274: unsigned :3;
[; ;pic18f452.h: 3275: unsigned RD163 :1;
[; ;pic18f452.h: 3276: };
[; ;pic18f452.h: 3277: struct {
[; ;pic18f452.h: 3278: unsigned :7;
[; ;pic18f452.h: 3279: unsigned T3RD16 :1;
[; ;pic18f452.h: 3280: };
[; ;pic18f452.h: 3281: } T3CONbits_t;
[; ;pic18f452.h: 3282: extern volatile T3CONbits_t T3CONbits __at(0xFB1);
[; ;pic18f452.h: 3362: extern volatile unsigned short TMR3 __at(0xFB2);
"3364
[; ;pic18f452.h: 3364: asm("TMR3 equ 0FB2h");
[; <" TMR3 equ 0FB2h ;# ">
[; ;pic18f452.h: 3369: extern volatile unsigned char TMR3L __at(0xFB2);
"3371
[; ;pic18f452.h: 3371: asm("TMR3L equ 0FB2h");
[; <" TMR3L equ 0FB2h ;# ">
[; ;pic18f452.h: 3376: extern volatile unsigned char TMR3H __at(0xFB3);
"3378
[; ;pic18f452.h: 3378: asm("TMR3H equ 0FB3h");
[; <" TMR3H equ 0FB3h ;# ">
[; ;pic18f452.h: 3383: extern volatile unsigned char CCP2CON __at(0xFBA);
"3385
[; ;pic18f452.h: 3385: asm("CCP2CON equ 0FBAh");
[; <" CCP2CON equ 0FBAh ;# ">
[; ;pic18f452.h: 3388: typedef union {
[; ;pic18f452.h: 3389: struct {
[; ;pic18f452.h: 3390: unsigned CCP2M :4;
[; ;pic18f452.h: 3391: unsigned DC2B :2;
[; ;pic18f452.h: 3392: };
[; ;pic18f452.h: 3393: struct {
[; ;pic18f452.h: 3394: unsigned CCP2M0 :1;
[; ;pic18f452.h: 3395: unsigned CCP2M1 :1;
[; ;pic18f452.h: 3396: unsigned CCP2M2 :1;
[; ;pic18f452.h: 3397: unsigned CCP2M3 :1;
[; ;pic18f452.h: 3398: unsigned DC2B0 :1;
[; ;pic18f452.h: 3399: unsigned DC2B1 :1;
[; ;pic18f452.h: 3400: };
[; ;pic18f452.h: 3401: struct {
[; ;pic18f452.h: 3402: unsigned :4;
[; ;pic18f452.h: 3403: unsigned CCP2Y :1;
[; ;pic18f452.h: 3404: unsigned CCP2X :1;
[; ;pic18f452.h: 3405: };
[; ;pic18f452.h: 3406: struct {
[; ;pic18f452.h: 3407: unsigned :5;
[; ;pic18f452.h: 3408: unsigned DCCPX :1;
[; ;pic18f452.h: 3409: };
[; ;pic18f452.h: 3410: } CCP2CONbits_t;
[; ;pic18f452.h: 3411: extern volatile CCP2CONbits_t CCP2CONbits __at(0xFBA);
[; ;pic18f452.h: 3471: extern volatile unsigned short CCPR2 __at(0xFBB);
"3473
[; ;pic18f452.h: 3473: asm("CCPR2 equ 0FBBh");
[; <" CCPR2 equ 0FBBh ;# ">
[; ;pic18f452.h: 3478: extern volatile unsigned char CCPR2L __at(0xFBB);
"3480
[; ;pic18f452.h: 3480: asm("CCPR2L equ 0FBBh");
[; <" CCPR2L equ 0FBBh ;# ">
[; ;pic18f452.h: 3485: extern volatile unsigned char CCPR2H __at(0xFBC);
"3487
[; ;pic18f452.h: 3487: asm("CCPR2H equ 0FBCh");
[; <" CCPR2H equ 0FBCh ;# ">
[; ;pic18f452.h: 3492: extern volatile unsigned char CCP1CON __at(0xFBD);
"3494
[; ;pic18f452.h: 3494: asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
[; ;pic18f452.h: 3497: typedef union {
[; ;pic18f452.h: 3498: struct {
[; ;pic18f452.h: 3499: unsigned CCP1M :4;
[; ;pic18f452.h: 3500: unsigned DC1B :2;
[; ;pic18f452.h: 3501: };
[; ;pic18f452.h: 3502: struct {
[; ;pic18f452.h: 3503: unsigned CCP1M0 :1;
[; ;pic18f452.h: 3504: unsigned CCP1M1 :1;
[; ;pic18f452.h: 3505: unsigned CCP1M2 :1;
[; ;pic18f452.h: 3506: unsigned CCP1M3 :1;
[; ;pic18f452.h: 3507: unsigned DC1B0 :1;
[; ;pic18f452.h: 3508: unsigned DC1B1 :1;
[; ;pic18f452.h: 3509: };
[; ;pic18f452.h: 3510: struct {
[; ;pic18f452.h: 3511: unsigned :4;
[; ;pic18f452.h: 3512: unsigned CCP1Y :1;
[; ;pic18f452.h: 3513: unsigned CCP1X :1;
[; ;pic18f452.h: 3514: };
[; ;pic18f452.h: 3515: } CCP1CONbits_t;
[; ;pic18f452.h: 3516: extern volatile CCP1CONbits_t CCP1CONbits __at(0xFBD);
[; ;pic18f452.h: 3571: extern volatile unsigned short CCPR1 __at(0xFBE);
"3573
[; ;pic18f452.h: 3573: asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
[; ;pic18f452.h: 3578: extern volatile unsigned char CCPR1L __at(0xFBE);
"3580
[; ;pic18f452.h: 3580: asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
[; ;pic18f452.h: 3585: extern volatile unsigned char CCPR1H __at(0xFBF);
"3587
[; ;pic18f452.h: 3587: asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
[; ;pic18f452.h: 3592: extern volatile unsigned char ADCON1 __at(0xFC1);
"3594
[; ;pic18f452.h: 3594: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f452.h: 3597: typedef union {
[; ;pic18f452.h: 3598: struct {
[; ;pic18f452.h: 3599: unsigned PCFG :4;
[; ;pic18f452.h: 3600: unsigned :2;
[; ;pic18f452.h: 3601: unsigned ADCS2 :1;
[; ;pic18f452.h: 3602: unsigned ADFM :1;
[; ;pic18f452.h: 3603: };
[; ;pic18f452.h: 3604: struct {
[; ;pic18f452.h: 3605: unsigned PCFG0 :1;
[; ;pic18f452.h: 3606: unsigned PCFG1 :1;
[; ;pic18f452.h: 3607: unsigned PCFG2 :1;
[; ;pic18f452.h: 3608: unsigned PCFG3 :1;
[; ;pic18f452.h: 3609: };
[; ;pic18f452.h: 3610: struct {
[; ;pic18f452.h: 3611: unsigned :3;
[; ;pic18f452.h: 3612: unsigned CHSN3 :1;
[; ;pic18f452.h: 3613: };
[; ;pic18f452.h: 3614: } ADCON1bits_t;
[; ;pic18f452.h: 3615: extern volatile ADCON1bits_t ADCON1bits __at(0xFC1);
[; ;pic18f452.h: 3660: extern volatile unsigned char ADCON0 __at(0xFC2);
"3662
[; ;pic18f452.h: 3662: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f452.h: 3665: typedef union {
[; ;pic18f452.h: 3666: struct {
[; ;pic18f452.h: 3667: unsigned :2;
[; ;pic18f452.h: 3668: unsigned GO_NOT_DONE :1;
[; ;pic18f452.h: 3669: };
[; ;pic18f452.h: 3670: struct {
[; ;pic18f452.h: 3671: unsigned ADON :1;
[; ;pic18f452.h: 3672: unsigned :1;
[; ;pic18f452.h: 3673: unsigned GO_nDONE :1;
[; ;pic18f452.h: 3674: unsigned CHS :3;
[; ;pic18f452.h: 3675: unsigned ADCS :2;
[; ;pic18f452.h: 3676: };
[; ;pic18f452.h: 3677: struct {
[; ;pic18f452.h: 3678: unsigned :2;
[; ;pic18f452.h: 3679: unsigned GO :1;
[; ;pic18f452.h: 3680: unsigned CHS0 :1;
[; ;pic18f452.h: 3681: unsigned CHS1 :1;
[; ;pic18f452.h: 3682: unsigned CHS2 :1;
[; ;pic18f452.h: 3683: unsigned ADCS0 :1;
[; ;pic18f452.h: 3684: unsigned ADCS1 :1;
[; ;pic18f452.h: 3685: };
[; ;pic18f452.h: 3686: struct {
[; ;pic18f452.h: 3687: unsigned :2;
[; ;pic18f452.h: 3688: unsigned NOT_DONE :1;
[; ;pic18f452.h: 3689: };
[; ;pic18f452.h: 3690: struct {
[; ;pic18f452.h: 3691: unsigned :2;
[; ;pic18f452.h: 3692: unsigned nDONE :1;
[; ;pic18f452.h: 3693: };
[; ;pic18f452.h: 3694: struct {
[; ;pic18f452.h: 3695: unsigned :2;
[; ;pic18f452.h: 3696: unsigned DONE :1;
[; ;pic18f452.h: 3697: };
[; ;pic18f452.h: 3698: struct {
[; ;pic18f452.h: 3699: unsigned :2;
[; ;pic18f452.h: 3700: unsigned GO_DONE :1;
[; ;pic18f452.h: 3701: };
[; ;pic18f452.h: 3702: struct {
[; ;pic18f452.h: 3703: unsigned :7;
[; ;pic18f452.h: 3704: unsigned ADCAL :1;
[; ;pic18f452.h: 3705: };
[; ;pic18f452.h: 3706: struct {
[; ;pic18f452.h: 3707: unsigned :2;
[; ;pic18f452.h: 3708: unsigned GODONE :1;
[; ;pic18f452.h: 3709: };
[; ;pic18f452.h: 3710: } ADCON0bits_t;
[; ;pic18f452.h: 3711: extern volatile ADCON0bits_t ADCON0bits __at(0xFC2);
[; ;pic18f452.h: 3801: extern volatile unsigned short ADRES __at(0xFC3);
"3803
[; ;pic18f452.h: 3803: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f452.h: 3808: extern volatile unsigned char ADRESL __at(0xFC3);
"3810
[; ;pic18f452.h: 3810: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f452.h: 3815: extern volatile unsigned char ADRESH __at(0xFC4);
"3817
[; ;pic18f452.h: 3817: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f452.h: 3822: extern volatile unsigned char SSPCON2 __at(0xFC5);
"3824
[; ;pic18f452.h: 3824: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f452.h: 3827: typedef union {
[; ;pic18f452.h: 3828: struct {
[; ;pic18f452.h: 3829: unsigned SEN :1;
[; ;pic18f452.h: 3830: unsigned RSEN :1;
[; ;pic18f452.h: 3831: unsigned PEN :1;
[; ;pic18f452.h: 3832: unsigned RCEN :1;
[; ;pic18f452.h: 3833: unsigned ACKEN :1;
[; ;pic18f452.h: 3834: unsigned ACKDT :1;
[; ;pic18f452.h: 3835: unsigned ACKSTAT :1;
[; ;pic18f452.h: 3836: unsigned GCEN :1;
[; ;pic18f452.h: 3837: };
[; ;pic18f452.h: 3838: } SSPCON2bits_t;
[; ;pic18f452.h: 3839: extern volatile SSPCON2bits_t SSPCON2bits __at(0xFC5);
[; ;pic18f452.h: 3884: extern volatile unsigned char SSPCON1 __at(0xFC6);
"3886
[; ;pic18f452.h: 3886: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f452.h: 3889: typedef union {
[; ;pic18f452.h: 3890: struct {
[; ;pic18f452.h: 3891: unsigned SSPM :4;
[; ;pic18f452.h: 3892: unsigned CKP :1;
[; ;pic18f452.h: 3893: unsigned SSPEN :1;
[; ;pic18f452.h: 3894: unsigned SSPOV :1;
[; ;pic18f452.h: 3895: unsigned WCOL :1;
[; ;pic18f452.h: 3896: };
[; ;pic18f452.h: 3897: struct {
[; ;pic18f452.h: 3898: unsigned SSPM0 :1;
[; ;pic18f452.h: 3899: unsigned SSPM1 :1;
[; ;pic18f452.h: 3900: unsigned SSPM2 :1;
[; ;pic18f452.h: 3901: unsigned SSPM3 :1;
[; ;pic18f452.h: 3902: };
[; ;pic18f452.h: 3903: } SSPCON1bits_t;
[; ;pic18f452.h: 3904: extern volatile SSPCON1bits_t SSPCON1bits __at(0xFC6);
[; ;pic18f452.h: 3954: extern volatile unsigned char SSPSTAT __at(0xFC7);
"3956
[; ;pic18f452.h: 3956: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f452.h: 3959: typedef union {
[; ;pic18f452.h: 3960: struct {
[; ;pic18f452.h: 3961: unsigned :2;
[; ;pic18f452.h: 3962: unsigned R_NOT_W :1;
[; ;pic18f452.h: 3963: };
[; ;pic18f452.h: 3964: struct {
[; ;pic18f452.h: 3965: unsigned :5;
[; ;pic18f452.h: 3966: unsigned D_NOT_A :1;
[; ;pic18f452.h: 3967: };
[; ;pic18f452.h: 3968: struct {
[; ;pic18f452.h: 3969: unsigned BF :1;
[; ;pic18f452.h: 3970: unsigned UA :1;
[; ;pic18f452.h: 3971: unsigned R_nW :1;
[; ;pic18f452.h: 3972: unsigned S :1;
[; ;pic18f452.h: 3973: unsigned P :1;
[; ;pic18f452.h: 3974: unsigned D_nA :1;
[; ;pic18f452.h: 3975: unsigned CKE :1;
[; ;pic18f452.h: 3976: unsigned SMP :1;
[; ;pic18f452.h: 3977: };
[; ;pic18f452.h: 3978: struct {
[; ;pic18f452.h: 3979: unsigned :2;
[; ;pic18f452.h: 3980: unsigned I2C_READ :1;
[; ;pic18f452.h: 3981: unsigned I2C_START :1;
[; ;pic18f452.h: 3982: unsigned I2C_STOP :1;
[; ;pic18f452.h: 3983: unsigned I2C_DATA :1;
[; ;pic18f452.h: 3984: };
[; ;pic18f452.h: 3985: struct {
[; ;pic18f452.h: 3986: unsigned :2;
[; ;pic18f452.h: 3987: unsigned R :1;
[; ;pic18f452.h: 3988: unsigned :2;
[; ;pic18f452.h: 3989: unsigned D :1;
[; ;pic18f452.h: 3990: };
[; ;pic18f452.h: 3991: struct {
[; ;pic18f452.h: 3992: unsigned :2;
[; ;pic18f452.h: 3993: unsigned READ_WRITE :1;
[; ;pic18f452.h: 3994: unsigned :2;
[; ;pic18f452.h: 3995: unsigned DATA_ADDRESS :1;
[; ;pic18f452.h: 3996: };
[; ;pic18f452.h: 3997: struct {
[; ;pic18f452.h: 3998: unsigned :2;
[; ;pic18f452.h: 3999: unsigned NOT_WRITE :1;
[; ;pic18f452.h: 4000: };
[; ;pic18f452.h: 4001: struct {
[; ;pic18f452.h: 4002: unsigned :5;
[; ;pic18f452.h: 4003: unsigned NOT_ADDRESS :1;
[; ;pic18f452.h: 4004: };
[; ;pic18f452.h: 4005: struct {
[; ;pic18f452.h: 4006: unsigned :2;
[; ;pic18f452.h: 4007: unsigned nWRITE :1;
[; ;pic18f452.h: 4008: unsigned :2;
[; ;pic18f452.h: 4009: unsigned nADDRESS :1;
[; ;pic18f452.h: 4010: };
[; ;pic18f452.h: 4011: struct {
[; ;pic18f452.h: 4012: unsigned :2;
[; ;pic18f452.h: 4013: unsigned nW :1;
[; ;pic18f452.h: 4014: unsigned :2;
[; ;pic18f452.h: 4015: unsigned nA :1;
[; ;pic18f452.h: 4016: };
[; ;pic18f452.h: 4017: struct {
[; ;pic18f452.h: 4018: unsigned :2;
[; ;pic18f452.h: 4019: unsigned R_W :1;
[; ;pic18f452.h: 4020: unsigned :2;
[; ;pic18f452.h: 4021: unsigned D_A :1;
[; ;pic18f452.h: 4022: };
[; ;pic18f452.h: 4023: struct {
[; ;pic18f452.h: 4024: unsigned :5;
[; ;pic18f452.h: 4025: unsigned I2C_DAT :1;
[; ;pic18f452.h: 4026: };
[; ;pic18f452.h: 4027: struct {
[; ;pic18f452.h: 4028: unsigned :2;
[; ;pic18f452.h: 4029: unsigned RW :1;
[; ;pic18f452.h: 4030: unsigned START :1;
[; ;pic18f452.h: 4031: unsigned STOP :1;
[; ;pic18f452.h: 4032: unsigned DA :1;
[; ;pic18f452.h: 4033: };
[; ;pic18f452.h: 4034: struct {
[; ;pic18f452.h: 4035: unsigned :2;
[; ;pic18f452.h: 4036: unsigned NOT_W :1;
[; ;pic18f452.h: 4037: unsigned :2;
[; ;pic18f452.h: 4038: unsigned NOT_A :1;
[; ;pic18f452.h: 4039: };
[; ;pic18f452.h: 4040: } SSPSTATbits_t;
[; ;pic18f452.h: 4041: extern volatile SSPSTATbits_t SSPSTATbits __at(0xFC7);
[; ;pic18f452.h: 4211: extern volatile unsigned char SSPADD __at(0xFC8);
"4213
[; ;pic18f452.h: 4213: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f452.h: 4218: extern volatile unsigned char SSPBUF __at(0xFC9);
"4220
[; ;pic18f452.h: 4220: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f452.h: 4225: extern volatile unsigned char T2CON __at(0xFCA);
"4227
[; ;pic18f452.h: 4227: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18f452.h: 4230: typedef union {
[; ;pic18f452.h: 4231: struct {
[; ;pic18f452.h: 4232: unsigned T2CKPS :2;
[; ;pic18f452.h: 4233: unsigned TMR2ON :1;
[; ;pic18f452.h: 4234: unsigned TOUTPS :4;
[; ;pic18f452.h: 4235: };
[; ;pic18f452.h: 4236: struct {
[; ;pic18f452.h: 4237: unsigned T2CKPS0 :1;
[; ;pic18f452.h: 4238: unsigned T2CKPS1 :1;
[; ;pic18f452.h: 4239: unsigned :1;
[; ;pic18f452.h: 4240: unsigned TOUTPS0 :1;
[; ;pic18f452.h: 4241: unsigned TOUTPS1 :1;
[; ;pic18f452.h: 4242: unsigned TOUTPS2 :1;
[; ;pic18f452.h: 4243: unsigned TOUTPS3 :1;
[; ;pic18f452.h: 4244: };
[; ;pic18f452.h: 4245: } T2CONbits_t;
[; ;pic18f452.h: 4246: extern volatile T2CONbits_t T2CONbits __at(0xFCA);
[; ;pic18f452.h: 4296: extern volatile unsigned char PR2 __at(0xFCB);
"4298
[; ;pic18f452.h: 4298: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18f452.h: 4301: extern volatile unsigned char MEMCON __at(0xFCB);
"4303
[; ;pic18f452.h: 4303: asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
[; ;pic18f452.h: 4306: typedef union {
[; ;pic18f452.h: 4307: struct {
[; ;pic18f452.h: 4308: unsigned :7;
[; ;pic18f452.h: 4309: unsigned EBDIS :1;
[; ;pic18f452.h: 4310: };
[; ;pic18f452.h: 4311: struct {
[; ;pic18f452.h: 4312: unsigned :4;
[; ;pic18f452.h: 4313: unsigned WAIT0 :1;
[; ;pic18f452.h: 4314: };
[; ;pic18f452.h: 4315: struct {
[; ;pic18f452.h: 4316: unsigned :5;
[; ;pic18f452.h: 4317: unsigned WAIT1 :1;
[; ;pic18f452.h: 4318: };
[; ;pic18f452.h: 4319: struct {
[; ;pic18f452.h: 4320: unsigned WM0 :1;
[; ;pic18f452.h: 4321: };
[; ;pic18f452.h: 4322: struct {
[; ;pic18f452.h: 4323: unsigned :1;
[; ;pic18f452.h: 4324: unsigned WM1 :1;
[; ;pic18f452.h: 4325: };
[; ;pic18f452.h: 4326: } PR2bits_t;
[; ;pic18f452.h: 4327: extern volatile PR2bits_t PR2bits __at(0xFCB);
[; ;pic18f452.h: 4355: typedef union {
[; ;pic18f452.h: 4356: struct {
[; ;pic18f452.h: 4357: unsigned :7;
[; ;pic18f452.h: 4358: unsigned EBDIS :1;
[; ;pic18f452.h: 4359: };
[; ;pic18f452.h: 4360: struct {
[; ;pic18f452.h: 4361: unsigned :4;
[; ;pic18f452.h: 4362: unsigned WAIT0 :1;
[; ;pic18f452.h: 4363: };
[; ;pic18f452.h: 4364: struct {
[; ;pic18f452.h: 4365: unsigned :5;
[; ;pic18f452.h: 4366: unsigned WAIT1 :1;
[; ;pic18f452.h: 4367: };
[; ;pic18f452.h: 4368: struct {
[; ;pic18f452.h: 4369: unsigned WM0 :1;
[; ;pic18f452.h: 4370: };
[; ;pic18f452.h: 4371: struct {
[; ;pic18f452.h: 4372: unsigned :1;
[; ;pic18f452.h: 4373: unsigned WM1 :1;
[; ;pic18f452.h: 4374: };
[; ;pic18f452.h: 4375: } MEMCONbits_t;
[; ;pic18f452.h: 4376: extern volatile MEMCONbits_t MEMCONbits __at(0xFCB);
[; ;pic18f452.h: 4406: extern volatile unsigned char TMR2 __at(0xFCC);
"4408
[; ;pic18f452.h: 4408: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18f452.h: 4413: extern volatile unsigned char T1CON __at(0xFCD);
"4415
[; ;pic18f452.h: 4415: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f452.h: 4418: typedef union {
[; ;pic18f452.h: 4419: struct {
[; ;pic18f452.h: 4420: unsigned :2;
[; ;pic18f452.h: 4421: unsigned NOT_T1SYNC :1;
[; ;pic18f452.h: 4422: };
[; ;pic18f452.h: 4423: struct {
[; ;pic18f452.h: 4424: unsigned TMR1ON :1;
[; ;pic18f452.h: 4425: unsigned TMR1CS :1;
[; ;pic18f452.h: 4426: unsigned nT1SYNC :1;
[; ;pic18f452.h: 4427: unsigned T1OSCEN :1;
[; ;pic18f452.h: 4428: unsigned T1CKPS :2;
[; ;pic18f452.h: 4429: unsigned :1;
[; ;pic18f452.h: 4430: unsigned RD16 :1;
[; ;pic18f452.h: 4431: };
[; ;pic18f452.h: 4432: struct {
[; ;pic18f452.h: 4433: unsigned :2;
[; ;pic18f452.h: 4434: unsigned T1SYNC :1;
[; ;pic18f452.h: 4435: unsigned :1;
[; ;pic18f452.h: 4436: unsigned T1CKPS0 :1;
[; ;pic18f452.h: 4437: unsigned T1CKPS1 :1;
[; ;pic18f452.h: 4438: };
[; ;pic18f452.h: 4439: struct {
[; ;pic18f452.h: 4440: unsigned :2;
[; ;pic18f452.h: 4441: unsigned T1INSYNC :1;
[; ;pic18f452.h: 4442: };
[; ;pic18f452.h: 4443: struct {
[; ;pic18f452.h: 4444: unsigned :3;
[; ;pic18f452.h: 4445: unsigned SOSCEN :1;
[; ;pic18f452.h: 4446: unsigned :3;
[; ;pic18f452.h: 4447: unsigned T1RD16 :1;
[; ;pic18f452.h: 4448: };
[; ;pic18f452.h: 4449: } T1CONbits_t;
[; ;pic18f452.h: 4450: extern volatile T1CONbits_t T1CONbits __at(0xFCD);
[; ;pic18f452.h: 4520: extern volatile unsigned short TMR1 __at(0xFCE);
"4522
[; ;pic18f452.h: 4522: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f452.h: 4527: extern volatile unsigned char TMR1L __at(0xFCE);
"4529
[; ;pic18f452.h: 4529: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f452.h: 4534: extern volatile unsigned char TMR1H __at(0xFCF);
"4536
[; ;pic18f452.h: 4536: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f452.h: 4541: extern volatile unsigned char RCON __at(0xFD0);
"4543
[; ;pic18f452.h: 4543: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f452.h: 4546: typedef union {
[; ;pic18f452.h: 4547: struct {
[; ;pic18f452.h: 4548: unsigned NOT_BOR :1;
[; ;pic18f452.h: 4549: };
[; ;pic18f452.h: 4550: struct {
[; ;pic18f452.h: 4551: unsigned :1;
[; ;pic18f452.h: 4552: unsigned NOT_POR :1;
[; ;pic18f452.h: 4553: };
[; ;pic18f452.h: 4554: struct {
[; ;pic18f452.h: 4555: unsigned :2;
[; ;pic18f452.h: 4556: unsigned NOT_PD :1;
[; ;pic18f452.h: 4557: };
[; ;pic18f452.h: 4558: struct {
[; ;pic18f452.h: 4559: unsigned :3;
[; ;pic18f452.h: 4560: unsigned NOT_TO :1;
[; ;pic18f452.h: 4561: };
[; ;pic18f452.h: 4562: struct {
[; ;pic18f452.h: 4563: unsigned :4;
[; ;pic18f452.h: 4564: unsigned NOT_RI :1;
[; ;pic18f452.h: 4565: };
[; ;pic18f452.h: 4566: struct {
[; ;pic18f452.h: 4567: unsigned nBOR :1;
[; ;pic18f452.h: 4568: unsigned nPOR :1;
[; ;pic18f452.h: 4569: unsigned nPD :1;
[; ;pic18f452.h: 4570: unsigned nTO :1;
[; ;pic18f452.h: 4571: unsigned nRI :1;
[; ;pic18f452.h: 4572: unsigned :2;
[; ;pic18f452.h: 4573: unsigned IPEN :1;
[; ;pic18f452.h: 4574: };
[; ;pic18f452.h: 4575: struct {
[; ;pic18f452.h: 4576: unsigned :7;
[; ;pic18f452.h: 4577: unsigned NOT_IPEN :1;
[; ;pic18f452.h: 4578: };
[; ;pic18f452.h: 4579: struct {
[; ;pic18f452.h: 4580: unsigned BOR :1;
[; ;pic18f452.h: 4581: unsigned POR :1;
[; ;pic18f452.h: 4582: unsigned PD :1;
[; ;pic18f452.h: 4583: unsigned TO :1;
[; ;pic18f452.h: 4584: unsigned RI :1;
[; ;pic18f452.h: 4585: unsigned :2;
[; ;pic18f452.h: 4586: unsigned nIPEN :1;
[; ;pic18f452.h: 4587: };
[; ;pic18f452.h: 4588: } RCONbits_t;
[; ;pic18f452.h: 4589: extern volatile RCONbits_t RCONbits __at(0xFD0);
[; ;pic18f452.h: 4684: extern volatile unsigned char WDTCON __at(0xFD1);
"4686
[; ;pic18f452.h: 4686: asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
[; ;pic18f452.h: 4689: typedef union {
[; ;pic18f452.h: 4690: struct {
[; ;pic18f452.h: 4691: unsigned SWDTEN :1;
[; ;pic18f452.h: 4692: };
[; ;pic18f452.h: 4693: struct {
[; ;pic18f452.h: 4694: unsigned SWDTE :1;
[; ;pic18f452.h: 4695: };
[; ;pic18f452.h: 4696: } WDTCONbits_t;
[; ;pic18f452.h: 4697: extern volatile WDTCONbits_t WDTCONbits __at(0xFD1);
[; ;pic18f452.h: 4712: extern volatile unsigned char LVDCON __at(0xFD2);
"4714
[; ;pic18f452.h: 4714: asm("LVDCON equ 0FD2h");
[; <" LVDCON equ 0FD2h ;# ">
[; ;pic18f452.h: 4717: typedef union {
[; ;pic18f452.h: 4718: struct {
[; ;pic18f452.h: 4719: unsigned LVDL :4;
[; ;pic18f452.h: 4720: unsigned LVDEN :1;
[; ;pic18f452.h: 4721: unsigned IRVST :1;
[; ;pic18f452.h: 4722: };
[; ;pic18f452.h: 4723: struct {
[; ;pic18f452.h: 4724: unsigned LVDL0 :1;
[; ;pic18f452.h: 4725: unsigned LVDL1 :1;
[; ;pic18f452.h: 4726: unsigned LVDL2 :1;
[; ;pic18f452.h: 4727: unsigned LVDL3 :1;
[; ;pic18f452.h: 4728: };
[; ;pic18f452.h: 4729: } LVDCONbits_t;
[; ;pic18f452.h: 4730: extern volatile LVDCONbits_t LVDCONbits __at(0xFD2);
[; ;pic18f452.h: 4770: extern volatile unsigned char OSCCON __at(0xFD3);
"4772
[; ;pic18f452.h: 4772: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f452.h: 4775: typedef union {
[; ;pic18f452.h: 4776: struct {
[; ;pic18f452.h: 4777: unsigned SCS :1;
[; ;pic18f452.h: 4778: };
[; ;pic18f452.h: 4779: } OSCCONbits_t;
[; ;pic18f452.h: 4780: extern volatile OSCCONbits_t OSCCONbits __at(0xFD3);
[; ;pic18f452.h: 4790: extern volatile unsigned char T0CON __at(0xFD5);
"4792
[; ;pic18f452.h: 4792: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f452.h: 4795: typedef union {
[; ;pic18f452.h: 4796: struct {
[; ;pic18f452.h: 4797: unsigned T0PS :3;
[; ;pic18f452.h: 4798: unsigned PSA :1;
[; ;pic18f452.h: 4799: unsigned T0SE :1;
[; ;pic18f452.h: 4800: unsigned T0CS :1;
[; ;pic18f452.h: 4801: unsigned T08BIT :1;
[; ;pic18f452.h: 4802: unsigned TMR0ON :1;
[; ;pic18f452.h: 4803: };
[; ;pic18f452.h: 4804: struct {
[; ;pic18f452.h: 4805: unsigned T0PS0 :1;
[; ;pic18f452.h: 4806: unsigned T0PS1 :1;
[; ;pic18f452.h: 4807: unsigned T0PS2 :1;
[; ;pic18f452.h: 4808: };
[; ;pic18f452.h: 4809: } T0CONbits_t;
[; ;pic18f452.h: 4810: extern volatile T0CONbits_t T0CONbits __at(0xFD5);
[; ;pic18f452.h: 4860: extern volatile unsigned short TMR0 __at(0xFD6);
"4862
[; ;pic18f452.h: 4862: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f452.h: 4867: extern volatile unsigned char TMR0L __at(0xFD6);
"4869
[; ;pic18f452.h: 4869: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f452.h: 4874: extern volatile unsigned char TMR0H __at(0xFD7);
"4876
[; ;pic18f452.h: 4876: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f452.h: 4881: extern volatile unsigned char STATUS __at(0xFD8);
"4883
[; ;pic18f452.h: 4883: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f452.h: 4886: typedef union {
[; ;pic18f452.h: 4887: struct {
[; ;pic18f452.h: 4888: unsigned C :1;
[; ;pic18f452.h: 4889: unsigned DC :1;
[; ;pic18f452.h: 4890: unsigned Z :1;
[; ;pic18f452.h: 4891: unsigned OV :1;
[; ;pic18f452.h: 4892: unsigned N :1;
[; ;pic18f452.h: 4893: };
[; ;pic18f452.h: 4894: struct {
[; ;pic18f452.h: 4895: unsigned CARRY :1;
[; ;pic18f452.h: 4896: unsigned :1;
[; ;pic18f452.h: 4897: unsigned ZERO :1;
[; ;pic18f452.h: 4898: unsigned OVERFLOW :1;
[; ;pic18f452.h: 4899: unsigned NEGATIVE :1;
[; ;pic18f452.h: 4900: };
[; ;pic18f452.h: 4901: } STATUSbits_t;
[; ;pic18f452.h: 4902: extern volatile STATUSbits_t STATUSbits __at(0xFD8);
[; ;pic18f452.h: 4952: extern volatile unsigned short FSR2 __at(0xFD9);
"4954
[; ;pic18f452.h: 4954: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f452.h: 4959: extern volatile unsigned char FSR2L __at(0xFD9);
"4961
[; ;pic18f452.h: 4961: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f452.h: 4966: extern volatile unsigned char FSR2H __at(0xFDA);
"4968
[; ;pic18f452.h: 4968: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f452.h: 4973: extern volatile unsigned char PLUSW2 __at(0xFDB);
"4975
[; ;pic18f452.h: 4975: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f452.h: 4980: extern volatile unsigned char PREINC2 __at(0xFDC);
"4982
[; ;pic18f452.h: 4982: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f452.h: 4987: extern volatile unsigned char POSTDEC2 __at(0xFDD);
"4989
[; ;pic18f452.h: 4989: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f452.h: 4994: extern volatile unsigned char POSTINC2 __at(0xFDE);
"4996
[; ;pic18f452.h: 4996: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f452.h: 5001: extern volatile unsigned char INDF2 __at(0xFDF);
"5003
[; ;pic18f452.h: 5003: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f452.h: 5008: extern volatile unsigned char BSR __at(0xFE0);
"5010
[; ;pic18f452.h: 5010: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f452.h: 5015: extern volatile unsigned short FSR1 __at(0xFE1);
"5017
[; ;pic18f452.h: 5017: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f452.h: 5022: extern volatile unsigned char FSR1L __at(0xFE1);
"5024
[; ;pic18f452.h: 5024: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f452.h: 5029: extern volatile unsigned char FSR1H __at(0xFE2);
"5031
[; ;pic18f452.h: 5031: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f452.h: 5036: extern volatile unsigned char PLUSW1 __at(0xFE3);
"5038
[; ;pic18f452.h: 5038: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f452.h: 5043: extern volatile unsigned char PREINC1 __at(0xFE4);
"5045
[; ;pic18f452.h: 5045: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f452.h: 5050: extern volatile unsigned char POSTDEC1 __at(0xFE5);
"5052
[; ;pic18f452.h: 5052: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f452.h: 5057: extern volatile unsigned char POSTINC1 __at(0xFE6);
"5059
[; ;pic18f452.h: 5059: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f452.h: 5064: extern volatile unsigned char INDF1 __at(0xFE7);
"5066
[; ;pic18f452.h: 5066: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f452.h: 5071: extern volatile unsigned char WREG __at(0xFE8);
"5073
[; ;pic18f452.h: 5073: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f452.h: 5083: extern volatile unsigned short FSR0 __at(0xFE9);
"5085
[; ;pic18f452.h: 5085: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f452.h: 5090: extern volatile unsigned char FSR0L __at(0xFE9);
"5092
[; ;pic18f452.h: 5092: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f452.h: 5097: extern volatile unsigned char FSR0H __at(0xFEA);
"5099
[; ;pic18f452.h: 5099: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f452.h: 5104: extern volatile unsigned char PLUSW0 __at(0xFEB);
"5106
[; ;pic18f452.h: 5106: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f452.h: 5111: extern volatile unsigned char PREINC0 __at(0xFEC);
"5113
[; ;pic18f452.h: 5113: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f452.h: 5118: extern volatile unsigned char POSTDEC0 __at(0xFED);
"5120
[; ;pic18f452.h: 5120: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f452.h: 5125: extern volatile unsigned char POSTINC0 __at(0xFEE);
"5127
[; ;pic18f452.h: 5127: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f452.h: 5132: extern volatile unsigned char INDF0 __at(0xFEF);
"5134
[; ;pic18f452.h: 5134: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f452.h: 5139: extern volatile unsigned char INTCON3 __at(0xFF0);
"5141
[; ;pic18f452.h: 5141: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f452.h: 5144: typedef union {
[; ;pic18f452.h: 5145: struct {
[; ;pic18f452.h: 5146: unsigned INT1IF :1;
[; ;pic18f452.h: 5147: unsigned INT2IF :1;
[; ;pic18f452.h: 5148: unsigned :1;
[; ;pic18f452.h: 5149: unsigned INT1IE :1;
[; ;pic18f452.h: 5150: unsigned INT2IE :1;
[; ;pic18f452.h: 5151: unsigned :1;
[; ;pic18f452.h: 5152: unsigned INT1IP :1;
[; ;pic18f452.h: 5153: unsigned INT2IP :1;
[; ;pic18f452.h: 5154: };
[; ;pic18f452.h: 5155: struct {
[; ;pic18f452.h: 5156: unsigned INT1F :1;
[; ;pic18f452.h: 5157: unsigned INT2F :1;
[; ;pic18f452.h: 5158: unsigned :1;
[; ;pic18f452.h: 5159: unsigned INT1E :1;
[; ;pic18f452.h: 5160: unsigned INT2E :1;
[; ;pic18f452.h: 5161: unsigned :1;
[; ;pic18f452.h: 5162: unsigned INT1P :1;
[; ;pic18f452.h: 5163: unsigned INT2P :1;
[; ;pic18f452.h: 5164: };
[; ;pic18f452.h: 5165: } INTCON3bits_t;
[; ;pic18f452.h: 5166: extern volatile INTCON3bits_t INTCON3bits __at(0xFF0);
[; ;pic18f452.h: 5231: extern volatile unsigned char INTCON2 __at(0xFF1);
"5233
[; ;pic18f452.h: 5233: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f452.h: 5236: typedef union {
[; ;pic18f452.h: 5237: struct {
[; ;pic18f452.h: 5238: unsigned :7;
[; ;pic18f452.h: 5239: unsigned NOT_RBPU :1;
[; ;pic18f452.h: 5240: };
[; ;pic18f452.h: 5241: struct {
[; ;pic18f452.h: 5242: unsigned RBIP :1;
[; ;pic18f452.h: 5243: unsigned :1;
[; ;pic18f452.h: 5244: unsigned TMR0IP :1;
[; ;pic18f452.h: 5245: unsigned :1;
[; ;pic18f452.h: 5246: unsigned INTEDG2 :1;
[; ;pic18f452.h: 5247: unsigned INTEDG1 :1;
[; ;pic18f452.h: 5248: unsigned INTEDG0 :1;
[; ;pic18f452.h: 5249: unsigned nRBPU :1;
[; ;pic18f452.h: 5250: };
[; ;pic18f452.h: 5251: struct {
[; ;pic18f452.h: 5252: unsigned :2;
[; ;pic18f452.h: 5253: unsigned T0IP :1;
[; ;pic18f452.h: 5254: unsigned :4;
[; ;pic18f452.h: 5255: unsigned RBPU :1;
[; ;pic18f452.h: 5256: };
[; ;pic18f452.h: 5257: } INTCON2bits_t;
[; ;pic18f452.h: 5258: extern volatile INTCON2bits_t INTCON2bits __at(0xFF1);
[; ;pic18f452.h: 5308: extern volatile unsigned char INTCON __at(0xFF2);
"5310
[; ;pic18f452.h: 5310: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f452.h: 5313: extern volatile unsigned char INTCON1 __at(0xFF2);
"5315
[; ;pic18f452.h: 5315: asm("INTCON1 equ 0FF2h");
[; <" INTCON1 equ 0FF2h ;# ">
[; ;pic18f452.h: 5318: typedef union {
[; ;pic18f452.h: 5319: struct {
[; ;pic18f452.h: 5320: unsigned RBIF :1;
[; ;pic18f452.h: 5321: unsigned INT0IF :1;
[; ;pic18f452.h: 5322: unsigned TMR0IF :1;
[; ;pic18f452.h: 5323: unsigned RBIE :1;
[; ;pic18f452.h: 5324: unsigned INT0IE :1;
[; ;pic18f452.h: 5325: unsigned TMR0IE :1;
[; ;pic18f452.h: 5326: unsigned PEIE_GIEL :1;
[; ;pic18f452.h: 5327: unsigned GIE_GIEH :1;
[; ;pic18f452.h: 5328: };
[; ;pic18f452.h: 5329: struct {
[; ;pic18f452.h: 5330: unsigned :1;
[; ;pic18f452.h: 5331: unsigned INT0F :1;
[; ;pic18f452.h: 5332: unsigned T0IF :1;
[; ;pic18f452.h: 5333: unsigned :1;
[; ;pic18f452.h: 5334: unsigned INT0E :1;
[; ;pic18f452.h: 5335: unsigned T0IE :1;
[; ;pic18f452.h: 5336: unsigned PEIE :1;
[; ;pic18f452.h: 5337: unsigned GIE :1;
[; ;pic18f452.h: 5338: };
[; ;pic18f452.h: 5339: struct {
[; ;pic18f452.h: 5340: unsigned :6;
[; ;pic18f452.h: 5341: unsigned GIEL :1;
[; ;pic18f452.h: 5342: unsigned GIEH :1;
[; ;pic18f452.h: 5343: };
[; ;pic18f452.h: 5344: } INTCONbits_t;
[; ;pic18f452.h: 5345: extern volatile INTCONbits_t INTCONbits __at(0xFF2);
[; ;pic18f452.h: 5428: typedef union {
[; ;pic18f452.h: 5429: struct {
[; ;pic18f452.h: 5430: unsigned RBIF :1;
[; ;pic18f452.h: 5431: unsigned INT0IF :1;
[; ;pic18f452.h: 5432: unsigned TMR0IF :1;
[; ;pic18f452.h: 5433: unsigned RBIE :1;
[; ;pic18f452.h: 5434: unsigned INT0IE :1;
[; ;pic18f452.h: 5435: unsigned TMR0IE :1;
[; ;pic18f452.h: 5436: unsigned PEIE_GIEL :1;
[; ;pic18f452.h: 5437: unsigned GIE_GIEH :1;
[; ;pic18f452.h: 5438: };
[; ;pic18f452.h: 5439: struct {
[; ;pic18f452.h: 5440: unsigned :1;
[; ;pic18f452.h: 5441: unsigned INT0F :1;
[; ;pic18f452.h: 5442: unsigned T0IF :1;
[; ;pic18f452.h: 5443: unsigned :1;
[; ;pic18f452.h: 5444: unsigned INT0E :1;
[; ;pic18f452.h: 5445: unsigned T0IE :1;
[; ;pic18f452.h: 5446: unsigned PEIE :1;
[; ;pic18f452.h: 5447: unsigned GIE :1;
[; ;pic18f452.h: 5448: };
[; ;pic18f452.h: 5449: struct {
[; ;pic18f452.h: 5450: unsigned :6;
[; ;pic18f452.h: 5451: unsigned GIEL :1;
[; ;pic18f452.h: 5452: unsigned GIEH :1;
[; ;pic18f452.h: 5453: };
[; ;pic18f452.h: 5454: } INTCON1bits_t;
[; ;pic18f452.h: 5455: extern volatile INTCON1bits_t INTCON1bits __at(0xFF2);
[; ;pic18f452.h: 5540: extern volatile unsigned short PROD __at(0xFF3);
"5542
[; ;pic18f452.h: 5542: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f452.h: 5547: extern volatile unsigned char PRODL __at(0xFF3);
"5549
[; ;pic18f452.h: 5549: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f452.h: 5554: extern volatile unsigned char PRODH __at(0xFF4);
"5556
[; ;pic18f452.h: 5556: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f452.h: 5561: extern volatile unsigned char TABLAT __at(0xFF5);
"5563
[; ;pic18f452.h: 5563: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f452.h: 5569: extern volatile __uint24 TBLPTR __at(0xFF6);
"5572
[; ;pic18f452.h: 5572: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f452.h: 5577: extern volatile unsigned char TBLPTRL __at(0xFF6);
"5579
[; ;pic18f452.h: 5579: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f452.h: 5584: extern volatile unsigned char TBLPTRH __at(0xFF7);
"5586
[; ;pic18f452.h: 5586: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f452.h: 5591: extern volatile unsigned char TBLPTRU __at(0xFF8);
"5593
[; ;pic18f452.h: 5593: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f452.h: 5599: extern volatile __uint24 PCLAT __at(0xFF9);
"5602
[; ;pic18f452.h: 5602: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f452.h: 5606: extern volatile __uint24 PC __at(0xFF9);
"5609
[; ;pic18f452.h: 5609: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f452.h: 5614: extern volatile unsigned char PCL __at(0xFF9);
"5616
[; ;pic18f452.h: 5616: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f452.h: 5621: extern volatile unsigned char PCLATH __at(0xFFA);
"5623
[; ;pic18f452.h: 5623: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f452.h: 5628: extern volatile unsigned char PCLATU __at(0xFFB);
"5630
[; ;pic18f452.h: 5630: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f452.h: 5635: extern volatile unsigned char STKPTR __at(0xFFC);
"5637
[; ;pic18f452.h: 5637: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f452.h: 5640: typedef union {
[; ;pic18f452.h: 5641: struct {
[; ;pic18f452.h: 5642: unsigned STKPTR :5;
[; ;pic18f452.h: 5643: unsigned :1;
[; ;pic18f452.h: 5644: unsigned STKUNF :1;
[; ;pic18f452.h: 5645: unsigned STKFUL :1;
[; ;pic18f452.h: 5646: };
[; ;pic18f452.h: 5647: struct {
[; ;pic18f452.h: 5648: unsigned STKPTR0 :1;
[; ;pic18f452.h: 5649: unsigned STKPTR1 :1;
[; ;pic18f452.h: 5650: unsigned STKPTR2 :1;
[; ;pic18f452.h: 5651: unsigned STKPTR3 :1;
[; ;pic18f452.h: 5652: unsigned STKPTR4 :1;
[; ;pic18f452.h: 5653: unsigned :2;
[; ;pic18f452.h: 5654: unsigned STKOVF :1;
[; ;pic18f452.h: 5655: };
[; ;pic18f452.h: 5656: struct {
[; ;pic18f452.h: 5657: unsigned SP0 :1;
[; ;pic18f452.h: 5658: unsigned SP1 :1;
[; ;pic18f452.h: 5659: unsigned SP2 :1;
[; ;pic18f452.h: 5660: unsigned SP3 :1;
[; ;pic18f452.h: 5661: unsigned SP4 :1;
[; ;pic18f452.h: 5662: };
[; ;pic18f452.h: 5663: } STKPTRbits_t;
[; ;pic18f452.h: 5664: extern volatile STKPTRbits_t STKPTRbits __at(0xFFC);
[; ;pic18f452.h: 5740: extern volatile __uint24 TOS __at(0xFFD);
"5743
[; ;pic18f452.h: 5743: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f452.h: 5748: extern volatile unsigned char TOSL __at(0xFFD);
"5750
[; ;pic18f452.h: 5750: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f452.h: 5755: extern volatile unsigned char TOSH __at(0xFFE);
"5757
[; ;pic18f452.h: 5757: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f452.h: 5762: extern volatile unsigned char TOSU __at(0xFFF);
"5764
[; ;pic18f452.h: 5764: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f452.h: 5779: extern volatile __bit ACKDT __at(0x7E2D);
[; ;pic18f452.h: 5782: extern volatile __bit ACKEN __at(0x7E2C);
[; ;pic18f452.h: 5785: extern volatile __bit ACKSTAT __at(0x7E2E);
[; ;pic18f452.h: 5788: extern volatile __bit ADCAL __at(0x7E17);
[; ;pic18f452.h: 5791: extern volatile __bit ADCS0 __at(0x7E16);
[; ;pic18f452.h: 5794: extern volatile __bit ADCS1 __at(0x7E17);
[; ;pic18f452.h: 5797: extern volatile __bit ADCS2 __at(0x7E0E);
[; ;pic18f452.h: 5800: extern volatile __bit ADDEN __at(0x7D5B);
[; ;pic18f452.h: 5803: extern volatile __bit ADFM __at(0x7E0F);
[; ;pic18f452.h: 5806: extern volatile __bit ADIE __at(0x7CEE);
[; ;pic18f452.h: 5809: extern volatile __bit ADIF __at(0x7CF6);
[; ;pic18f452.h: 5812: extern volatile __bit ADIP __at(0x7CFE);
[; ;pic18f452.h: 5815: extern volatile __bit ADON __at(0x7E10);
[; ;pic18f452.h: 5818: extern volatile __bit AN0 __at(0x7C00);
[; ;pic18f452.h: 5821: extern volatile __bit AN1 __at(0x7C01);
[; ;pic18f452.h: 5824: extern volatile __bit AN2 __at(0x7C02);
[; ;pic18f452.h: 5827: extern volatile __bit AN3 __at(0x7C03);
[; ;pic18f452.h: 5830: extern volatile __bit AN4 __at(0x7C05);
[; ;pic18f452.h: 5833: extern volatile __bit AN5 __at(0x7C20);
[; ;pic18f452.h: 5836: extern volatile __bit AN6 __at(0x7C21);
[; ;pic18f452.h: 5839: extern volatile __bit AN7 __at(0x7C22);
[; ;pic18f452.h: 5842: extern volatile __bit BCLIE __at(0x7D03);
[; ;pic18f452.h: 5845: extern volatile __bit BCLIF __at(0x7D0B);
[; ;pic18f452.h: 5848: extern volatile __bit BCLIP __at(0x7D13);
[; ;pic18f452.h: 5851: extern volatile __bit BF __at(0x7E38);
[; ;pic18f452.h: 5854: extern volatile __bit BOR __at(0x7E80);
[; ;pic18f452.h: 5857: extern volatile __bit BRGH __at(0x7D62);
[; ;pic18f452.h: 5860: extern volatile __bit BRGH1 __at(0x7D62);
[; ;pic18f452.h: 5863: extern volatile __bit CARRY __at(0x7EC0);
[; ;pic18f452.h: 5866: extern volatile __bit CCP1 __at(0x7C12);
[; ;pic18f452.h: 5869: extern volatile __bit CCP10 __at(0x7C22);
[; ;pic18f452.h: 5872: extern volatile __bit CCP1IE __at(0x7CEA);
[; ;pic18f452.h: 5875: extern volatile __bit CCP1IF __at(0x7CF2);
[; ;pic18f452.h: 5878: extern volatile __bit CCP1IP __at(0x7CFA);
[; ;pic18f452.h: 5881: extern volatile __bit CCP1M0 __at(0x7DE8);
[; ;pic18f452.h: 5884: extern volatile __bit CCP1M1 __at(0x7DE9);
[; ;pic18f452.h: 5887: extern volatile __bit CCP1M2 __at(0x7DEA);
[; ;pic18f452.h: 5890: extern volatile __bit CCP1M3 __at(0x7DEB);
[; ;pic18f452.h: 5893: extern volatile __bit CCP1X __at(0x7DED);
[; ;pic18f452.h: 5896: extern volatile __bit CCP1Y __at(0x7DEC);
[; ;pic18f452.h: 5899: extern volatile __bit CCP2A __at(0x7C0B);
[; ;pic18f452.h: 5902: extern volatile __bit CCP2IE __at(0x7D00);
[; ;pic18f452.h: 5905: extern volatile __bit CCP2IF __at(0x7D08);
[; ;pic18f452.h: 5908: extern volatile __bit CCP2IP __at(0x7D10);
[; ;pic18f452.h: 5911: extern volatile __bit CCP2M0 __at(0x7DD0);
[; ;pic18f452.h: 5914: extern volatile __bit CCP2M1 __at(0x7DD1);
[; ;pic18f452.h: 5917: extern volatile __bit CCP2M2 __at(0x7DD2);
[; ;pic18f452.h: 5920: extern volatile __bit CCP2M3 __at(0x7DD3);
[; ;pic18f452.h: 5923: extern volatile __bit CCP2X __at(0x7DD5);
[; ;pic18f452.h: 5926: extern volatile __bit CCP2Y __at(0x7DD4);
[; ;pic18f452.h: 5929: extern volatile __bit CCP2_PA2 __at(0x7C0B);
[; ;pic18f452.h: 5932: extern volatile __bit CFGS __at(0x7D36);
[; ;pic18f452.h: 5935: extern volatile __bit CHS0 __at(0x7E13);
[; ;pic18f452.h: 5938: extern volatile __bit CHS1 __at(0x7E14);
[; ;pic18f452.h: 5941: extern volatile __bit CHS2 __at(0x7E15);
[; ;pic18f452.h: 5944: extern volatile __bit CHSN3 __at(0x7E0B);
[; ;pic18f452.h: 5947: extern volatile __bit CK __at(0x7C16);
[; ;pic18f452.h: 5950: extern volatile __bit CKE __at(0x7E3E);
[; ;pic18f452.h: 5953: extern volatile __bit CKP __at(0x7E34);
[; ;pic18f452.h: 5956: extern volatile __bit CLKO __at(0x7C06);
[; ;pic18f452.h: 5959: extern volatile __bit CREN __at(0x7D5C);
[; ;pic18f452.h: 5962: extern volatile __bit CS __at(0x7C22);
[; ;pic18f452.h: 5965: extern volatile __bit CSRC __at(0x7D67);
[; ;pic18f452.h: 5968: extern volatile __bit CSRC1 __at(0x7D67);
[; ;pic18f452.h: 5971: extern volatile __bit DA __at(0x7E3D);
[; ;pic18f452.h: 5974: extern volatile __bit DATA_ADDRESS __at(0x7E3D);
[; ;pic18f452.h: 5977: extern volatile __bit DC __at(0x7EC1);
[; ;pic18f452.h: 5980: extern volatile __bit DC1B0 __at(0x7DEC);
[; ;pic18f452.h: 5983: extern volatile __bit DC1B1 __at(0x7DED);
[; ;pic18f452.h: 5986: extern volatile __bit DC2B0 __at(0x7DD4);
[; ;pic18f452.h: 5989: extern volatile __bit DC2B1 __at(0x7DD5);
[; ;pic18f452.h: 5992: extern volatile __bit DCCPX __at(0x7DD5);
[; ;pic18f452.h: 5995: extern volatile __bit DONE __at(0x7E12);
[; ;pic18f452.h: 5998: extern volatile __bit DT __at(0x7C17);
[; ;pic18f452.h: 6001: extern volatile __bit D_A __at(0x7E3D);
[; ;pic18f452.h: 6004: extern volatile __bit D_NOT_A __at(0x7E3D);
[; ;pic18f452.h: 6007: extern volatile __bit D_nA __at(0x7E3D);
[; ;pic18f452.h: 6010: extern volatile __bit EBDIS __at(0x7E5F);
[; ;pic18f452.h: 6013: extern volatile __bit EEFS __at(0x7D36);
[; ;pic18f452.h: 6016: extern volatile __bit EEIE __at(0x7D04);
[; ;pic18f452.h: 6019: extern volatile __bit EEIF __at(0x7D0C);
[; ;pic18f452.h: 6022: extern volatile __bit EEIP __at(0x7D14);
[; ;pic18f452.h: 6025: extern volatile __bit EEPGD __at(0x7D37);
[; ;pic18f452.h: 6028: extern volatile __bit FERR __at(0x7D5A);
[; ;pic18f452.h: 6031: extern volatile __bit FREE __at(0x7D34);
[; ;pic18f452.h: 6034: extern volatile __bit GCEN __at(0x7E2F);
[; ;pic18f452.h: 6037: extern volatile __bit GIE __at(0x7F97);
[; ;pic18f452.h: 6040: extern volatile __bit GIEH __at(0x7F97);
[; ;pic18f452.h: 6043: extern volatile __bit GIEL __at(0x7F96);
[; ;pic18f452.h: 6046: extern volatile __bit GIE_GIEH __at(0x7F97);
[; ;pic18f452.h: 6049: extern volatile __bit GO __at(0x7E12);
[; ;pic18f452.h: 6052: extern volatile __bit GODONE __at(0x7E12);
[; ;pic18f452.h: 6055: extern volatile __bit GO_DONE __at(0x7E12);
[; ;pic18f452.h: 6058: extern volatile __bit GO_NOT_DONE __at(0x7E12);
[; ;pic18f452.h: 6061: extern volatile __bit GO_nDONE __at(0x7E12);
[; ;pic18f452.h: 6064: extern volatile __bit I2C_DAT __at(0x7E3D);
[; ;pic18f452.h: 6067: extern volatile __bit I2C_DATA __at(0x7E3D);
[; ;pic18f452.h: 6070: extern volatile __bit I2C_READ __at(0x7E3A);
[; ;pic18f452.h: 6073: extern volatile __bit I2C_START __at(0x7E3B);
[; ;pic18f452.h: 6076: extern volatile __bit I2C_STOP __at(0x7E3C);
[; ;pic18f452.h: 6079: extern volatile __bit IBF __at(0x7CB7);
[; ;pic18f452.h: 6082: extern volatile __bit IBOV __at(0x7CB5);
[; ;pic18f452.h: 6085: extern volatile __bit INT0 __at(0x7C08);
[; ;pic18f452.h: 6088: extern volatile __bit INT0E __at(0x7F94);
[; ;pic18f452.h: 6091: extern volatile __bit INT0F __at(0x7F91);
[; ;pic18f452.h: 6094: extern volatile __bit INT0IE __at(0x7F94);
[; ;pic18f452.h: 6097: extern volatile __bit INT0IF __at(0x7F91);
[; ;pic18f452.h: 6100: extern volatile __bit INT1 __at(0x7C09);
[; ;pic18f452.h: 6103: extern volatile __bit INT1E __at(0x7F83);
[; ;pic18f452.h: 6106: extern volatile __bit INT1F __at(0x7F80);
[; ;pic18f452.h: 6109: extern volatile __bit INT1IE __at(0x7F83);
[; ;pic18f452.h: 6112: extern volatile __bit INT1IF __at(0x7F80);
[; ;pic18f452.h: 6115: extern volatile __bit INT1IP __at(0x7F86);
[; ;pic18f452.h: 6118: extern volatile __bit INT1P __at(0x7F86);
[; ;pic18f452.h: 6121: extern volatile __bit INT2 __at(0x7C0A);
[; ;pic18f452.h: 6124: extern volatile __bit INT2E __at(0x7F84);
[; ;pic18f452.h: 6127: extern volatile __bit INT2F __at(0x7F81);
[; ;pic18f452.h: 6130: extern volatile __bit INT2IE __at(0x7F84);
[; ;pic18f452.h: 6133: extern volatile __bit INT2IF __at(0x7F81);
[; ;pic18f452.h: 6136: extern volatile __bit INT2IP __at(0x7F87);
[; ;pic18f452.h: 6139: extern volatile __bit INT2P __at(0x7F87);
[; ;pic18f452.h: 6142: extern volatile __bit INTEDG0 __at(0x7F8E);
[; ;pic18f452.h: 6145: extern volatile __bit INTEDG1 __at(0x7F8D);
[; ;pic18f452.h: 6148: extern volatile __bit INTEDG2 __at(0x7F8C);
[; ;pic18f452.h: 6151: extern volatile __bit IPEN __at(0x7E87);
[; ;pic18f452.h: 6154: extern volatile __bit IRVST __at(0x7E95);
[; ;pic18f452.h: 6157: extern volatile __bit LA0 __at(0x7C48);
[; ;pic18f452.h: 6160: extern volatile __bit LA1 __at(0x7C49);
[; ;pic18f452.h: 6163: extern volatile __bit LA2 __at(0x7C4A);
[; ;pic18f452.h: 6166: extern volatile __bit LA3 __at(0x7C4B);
[; ;pic18f452.h: 6169: extern volatile __bit LA4 __at(0x7C4C);
[; ;pic18f452.h: 6172: extern volatile __bit LA5 __at(0x7C4D);
[; ;pic18f452.h: 6175: extern volatile __bit LA6 __at(0x7C4E);
[; ;pic18f452.h: 6178: extern volatile __bit LATA0 __at(0x7C48);
[; ;pic18f452.h: 6181: extern volatile __bit LATA1 __at(0x7C49);
[; ;pic18f452.h: 6184: extern volatile __bit LATA2 __at(0x7C4A);
[; ;pic18f452.h: 6187: extern volatile __bit LATA3 __at(0x7C4B);
[; ;pic18f452.h: 6190: extern volatile __bit LATA4 __at(0x7C4C);
[; ;pic18f452.h: 6193: extern volatile __bit LATA5 __at(0x7C4D);
[; ;pic18f452.h: 6196: extern volatile __bit LATA6 __at(0x7C4E);
[; ;pic18f452.h: 6199: extern volatile __bit LATB0 __at(0x7C50);
[; ;pic18f452.h: 6202: extern volatile __bit LATB1 __at(0x7C51);
[; ;pic18f452.h: 6205: extern volatile __bit LATB2 __at(0x7C52);
[; ;pic18f452.h: 6208: extern volatile __bit LATB3 __at(0x7C53);
[; ;pic18f452.h: 6211: extern volatile __bit LATB4 __at(0x7C54);
[; ;pic18f452.h: 6214: extern volatile __bit LATB5 __at(0x7C55);
[; ;pic18f452.h: 6217: extern volatile __bit LATB6 __at(0x7C56);
[; ;pic18f452.h: 6220: extern volatile __bit LATB7 __at(0x7C57);
[; ;pic18f452.h: 6223: extern volatile __bit LATC0 __at(0x7C58);
[; ;pic18f452.h: 6226: extern volatile __bit LATC1 __at(0x7C59);
[; ;pic18f452.h: 6229: extern volatile __bit LATC2 __at(0x7C5A);
[; ;pic18f452.h: 6232: extern volatile __bit LATC3 __at(0x7C5B);
[; ;pic18f452.h: 6235: extern volatile __bit LATC4 __at(0x7C5C);
[; ;pic18f452.h: 6238: extern volatile __bit LATC5 __at(0x7C5D);
[; ;pic18f452.h: 6241: extern volatile __bit LATC6 __at(0x7C5E);
[; ;pic18f452.h: 6244: extern volatile __bit LATC7 __at(0x7C5F);
[; ;pic18f452.h: 6247: extern volatile __bit LATD0 __at(0x7C60);
[; ;pic18f452.h: 6250: extern volatile __bit LATD1 __at(0x7C61);
[; ;pic18f452.h: 6253: extern volatile __bit LATD2 __at(0x7C62);
[; ;pic18f452.h: 6256: extern volatile __bit LATD3 __at(0x7C63);
[; ;pic18f452.h: 6259: extern volatile __bit LATD4 __at(0x7C64);
[; ;pic18f452.h: 6262: extern volatile __bit LATD5 __at(0x7C65);
[; ;pic18f452.h: 6265: extern volatile __bit LATD6 __at(0x7C66);
[; ;pic18f452.h: 6268: extern volatile __bit LATD7 __at(0x7C67);
[; ;pic18f452.h: 6271: extern volatile __bit LATE0 __at(0x7C68);
[; ;pic18f452.h: 6274: extern volatile __bit LATE1 __at(0x7C69);
[; ;pic18f452.h: 6277: extern volatile __bit LATE2 __at(0x7C6A);
[; ;pic18f452.h: 6280: extern volatile __bit LB0 __at(0x7C50);
[; ;pic18f452.h: 6283: extern volatile __bit LB1 __at(0x7C51);
[; ;pic18f452.h: 6286: extern volatile __bit LB2 __at(0x7C52);
[; ;pic18f452.h: 6289: extern volatile __bit LB3 __at(0x7C53);
[; ;pic18f452.h: 6292: extern volatile __bit LB4 __at(0x7C54);
[; ;pic18f452.h: 6295: extern volatile __bit LB5 __at(0x7C55);
[; ;pic18f452.h: 6298: extern volatile __bit LB6 __at(0x7C56);
[; ;pic18f452.h: 6301: extern volatile __bit LB7 __at(0x7C57);
[; ;pic18f452.h: 6304: extern volatile __bit LC0 __at(0x7C58);
[; ;pic18f452.h: 6307: extern volatile __bit LC1 __at(0x7C59);
[; ;pic18f452.h: 6310: extern volatile __bit LC2 __at(0x7C5A);
[; ;pic18f452.h: 6313: extern volatile __bit LC3 __at(0x7C5B);
[; ;pic18f452.h: 6316: extern volatile __bit LC4 __at(0x7C5C);
[; ;pic18f452.h: 6319: extern volatile __bit LC5 __at(0x7C5D);
[; ;pic18f452.h: 6322: extern volatile __bit LC6 __at(0x7C5E);
[; ;pic18f452.h: 6325: extern volatile __bit LC7 __at(0x7C5F);
[; ;pic18f452.h: 6328: extern volatile __bit LD0 __at(0x7C60);
[; ;pic18f452.h: 6331: extern volatile __bit LD1 __at(0x7C61);
[; ;pic18f452.h: 6334: extern volatile __bit LD2 __at(0x7C62);
[; ;pic18f452.h: 6337: extern volatile __bit LD3 __at(0x7C63);
[; ;pic18f452.h: 6340: extern volatile __bit LD4 __at(0x7C64);
[; ;pic18f452.h: 6343: extern volatile __bit LD5 __at(0x7C65);
[; ;pic18f452.h: 6346: extern volatile __bit LD6 __at(0x7C66);
[; ;pic18f452.h: 6349: extern volatile __bit LD7 __at(0x7C67);
[; ;pic18f452.h: 6352: extern volatile __bit LE0 __at(0x7C68);
[; ;pic18f452.h: 6355: extern volatile __bit LE1 __at(0x7C69);
[; ;pic18f452.h: 6358: extern volatile __bit LE2 __at(0x7C6A);
[; ;pic18f452.h: 6361: extern volatile __bit LVDEN __at(0x7E94);
[; ;pic18f452.h: 6364: extern volatile __bit LVDIE __at(0x7D02);
[; ;pic18f452.h: 6367: extern volatile __bit LVDIF __at(0x7D0A);
[; ;pic18f452.h: 6370: extern volatile __bit LVDIN __at(0x7C05);
[; ;pic18f452.h: 6373: extern volatile __bit LVDIP __at(0x7D12);
[; ;pic18f452.h: 6376: extern volatile __bit LVDL0 __at(0x7E90);
[; ;pic18f452.h: 6379: extern volatile __bit LVDL1 __at(0x7E91);
[; ;pic18f452.h: 6382: extern volatile __bit LVDL2 __at(0x7E92);
[; ;pic18f452.h: 6385: extern volatile __bit LVDL3 __at(0x7E93);
[; ;pic18f452.h: 6388: extern volatile __bit NEGATIVE __at(0x7EC4);
[; ;pic18f452.h: 6391: extern volatile __bit NOT_A __at(0x7E3D);
[; ;pic18f452.h: 6394: extern volatile __bit NOT_ADDRESS __at(0x7E3D);
[; ;pic18f452.h: 6397: extern volatile __bit NOT_BOR __at(0x7E80);
[; ;pic18f452.h: 6400: extern volatile __bit NOT_DONE __at(0x7E12);
[; ;pic18f452.h: 6403: extern volatile __bit NOT_IPEN __at(0x7E87);
[; ;pic18f452.h: 6406: extern volatile __bit NOT_PD __at(0x7E82);
[; ;pic18f452.h: 6409: extern volatile __bit NOT_POR __at(0x7E81);
[; ;pic18f452.h: 6412: extern volatile __bit NOT_RBPU __at(0x7F8F);
[; ;pic18f452.h: 6415: extern volatile __bit NOT_RC8 __at(0x7D5E);
[; ;pic18f452.h: 6418: extern volatile __bit NOT_RI __at(0x7E84);
[; ;pic18f452.h: 6421: extern volatile __bit NOT_T1SYNC __at(0x7E6A);
[; ;pic18f452.h: 6424: extern volatile __bit NOT_T3SYNC __at(0x7D8A);
[; ;pic18f452.h: 6427: extern volatile __bit NOT_TO __at(0x7E83);
[; ;pic18f452.h: 6430: extern volatile __bit NOT_TX8 __at(0x7D66);
[; ;pic18f452.h: 6433: extern volatile __bit NOT_W __at(0x7E3A);
[; ;pic18f452.h: 6436: extern volatile __bit NOT_WRITE __at(0x7E3A);
[; ;pic18f452.h: 6439: extern volatile __bit OBF __at(0x7CB6);
[; ;pic18f452.h: 6442: extern volatile __bit OERR __at(0x7D59);
[; ;pic18f452.h: 6445: extern volatile __bit OSC2 __at(0x7C06);
[; ;pic18f452.h: 6448: extern volatile __bit OV __at(0x7EC3);
[; ;pic18f452.h: 6451: extern volatile __bit OVERFLOW __at(0x7EC3);
[; ;pic18f452.h: 6454: extern volatile __bit PA1 __at(0x7C12);
[; ;pic18f452.h: 6457: extern volatile __bit PA2 __at(0x7C11);
[; ;pic18f452.h: 6460: extern volatile __bit PB2 __at(0x7C22);
[; ;pic18f452.h: 6463: extern volatile __bit PC2 __at(0x7C21);
[; ;pic18f452.h: 6466: extern volatile __bit PCFG0 __at(0x7E08);
[; ;pic18f452.h: 6469: extern volatile __bit PCFG1 __at(0x7E09);
[; ;pic18f452.h: 6472: extern volatile __bit PCFG2 __at(0x7E0A);
[; ;pic18f452.h: 6475: extern volatile __bit PCFG3 __at(0x7E0B);
[; ;pic18f452.h: 6478: extern volatile __bit PD __at(0x7E82);
[; ;pic18f452.h: 6481: extern volatile __bit PD2 __at(0x7C20);
[; ;pic18f452.h: 6484: extern volatile __bit PEIE __at(0x7F96);
[; ;pic18f452.h: 6487: extern volatile __bit PEIE_GIEL __at(0x7F96);
[; ;pic18f452.h: 6490: extern volatile __bit PEN __at(0x7E2A);
[; ;pic18f452.h: 6493: extern volatile __bit PGC __at(0x7C0E);
[; ;pic18f452.h: 6496: extern volatile __bit PGD __at(0x7C0F);
[; ;pic18f452.h: 6499: extern volatile __bit PGM __at(0x7C0D);
[; ;pic18f452.h: 6502: extern volatile __bit POR __at(0x7E81);
[; ;pic18f452.h: 6505: extern volatile __bit PSA __at(0x7EAB);
[; ;pic18f452.h: 6508: extern volatile __bit PSP0 __at(0x7C18);
[; ;pic18f452.h: 6511: extern volatile __bit PSP1 __at(0x7C19);
[; ;pic18f452.h: 6514: extern volatile __bit PSP2 __at(0x7C1A);
[; ;pic18f452.h: 6517: extern volatile __bit PSP3 __at(0x7C1B);
[; ;pic18f452.h: 6520: extern volatile __bit PSP4 __at(0x7C1C);
[; ;pic18f452.h: 6523: extern volatile __bit PSP5 __at(0x7C1D);
[; ;pic18f452.h: 6526: extern volatile __bit PSP6 __at(0x7C1E);
[; ;pic18f452.h: 6529: extern volatile __bit PSP7 __at(0x7C1F);
[; ;pic18f452.h: 6532: extern volatile __bit PSPIE __at(0x7CEF);
[; ;pic18f452.h: 6535: extern volatile __bit PSPIF __at(0x7CF7);
[; ;pic18f452.h: 6538: extern volatile __bit PSPIP __at(0x7CFF);
[; ;pic18f452.h: 6541: extern volatile __bit PSPMODE __at(0x7CB4);
[; ;pic18f452.h: 6544: extern volatile __bit __attribute__((__deprecated__)) RA0 __at(0x7C00);
[; ;pic18f452.h: 6547: extern volatile __bit __attribute__((__deprecated__)) RA1 __at(0x7C01);
[; ;pic18f452.h: 6550: extern volatile __bit __attribute__((__deprecated__)) RA2 __at(0x7C02);
[; ;pic18f452.h: 6553: extern volatile __bit __attribute__((__deprecated__)) RA3 __at(0x7C03);
[; ;pic18f452.h: 6556: extern volatile __bit __attribute__((__deprecated__)) RA4 __at(0x7C04);
[; ;pic18f452.h: 6559: extern volatile __bit __attribute__((__deprecated__)) RA5 __at(0x7C05);
[; ;pic18f452.h: 6562: extern volatile __bit __attribute__((__deprecated__)) RA6 __at(0x7C06);
[; ;pic18f452.h: 6565: extern volatile __bit __attribute__((__deprecated__)) RB0 __at(0x7C08);
[; ;pic18f452.h: 6568: extern volatile __bit __attribute__((__deprecated__)) RB1 __at(0x7C09);
[; ;pic18f452.h: 6571: extern volatile __bit __attribute__((__deprecated__)) RB2 __at(0x7C0A);
[; ;pic18f452.h: 6574: extern volatile __bit __attribute__((__deprecated__)) RB3 __at(0x7C0B);
[; ;pic18f452.h: 6577: extern volatile __bit __attribute__((__deprecated__)) RB4 __at(0x7C0C);
[; ;pic18f452.h: 6580: extern volatile __bit __attribute__((__deprecated__)) RB5 __at(0x7C0D);
[; ;pic18f452.h: 6583: extern volatile __bit __attribute__((__deprecated__)) RB6 __at(0x7C0E);
[; ;pic18f452.h: 6586: extern volatile __bit __attribute__((__deprecated__)) RB7 __at(0x7C0F);
[; ;pic18f452.h: 6589: extern volatile __bit RBIE __at(0x7F93);
[; ;pic18f452.h: 6592: extern volatile __bit RBIF __at(0x7F90);
[; ;pic18f452.h: 6595: extern volatile __bit RBIP __at(0x7F88);
[; ;pic18f452.h: 6598: extern volatile __bit RBPU __at(0x7F8F);
[; ;pic18f452.h: 6601: extern volatile __bit __attribute__((__deprecated__)) RC0 __at(0x7C10);
[; ;pic18f452.h: 6604: extern volatile __bit __attribute__((__deprecated__)) RC1 __at(0x7C11);
[; ;pic18f452.h: 6607: extern volatile __bit RC1IE __at(0x7CED);
[; ;pic18f452.h: 6610: extern volatile __bit RC1IF __at(0x7CF5);
[; ;pic18f452.h: 6613: extern volatile __bit RC1IP __at(0x7CFD);
[; ;pic18f452.h: 6616: extern volatile __bit __attribute__((__deprecated__)) RC2 __at(0x7C12);
[; ;pic18f452.h: 6619: extern volatile __bit __attribute__((__deprecated__)) RC3 __at(0x7C13);
[; ;pic18f452.h: 6622: extern volatile __bit __attribute__((__deprecated__)) RC4 __at(0x7C14);
[; ;pic18f452.h: 6625: extern volatile __bit __attribute__((__deprecated__)) RC5 __at(0x7C15);
[; ;pic18f452.h: 6628: extern volatile __bit __attribute__((__deprecated__)) RC6 __at(0x7C16);
[; ;pic18f452.h: 6631: extern volatile __bit __attribute__((__deprecated__)) RC7 __at(0x7C17);
[; ;pic18f452.h: 6634: extern volatile __bit RC8_9 __at(0x7D5E);
[; ;pic18f452.h: 6637: extern volatile __bit RC9 __at(0x7D5E);
[; ;pic18f452.h: 6640: extern volatile __bit RCD8 __at(0x7D58);
[; ;pic18f452.h: 6643: extern volatile __bit RCEN __at(0x7E2B);
[; ;pic18f452.h: 6646: extern volatile __bit RCIE __at(0x7CED);
[; ;pic18f452.h: 6649: extern volatile __bit RCIF __at(0x7CF5);
[; ;pic18f452.h: 6652: extern volatile __bit RCIP __at(0x7CFD);
[; ;pic18f452.h: 6655: extern volatile __bit __attribute__((__deprecated__)) RD __at(0x7D30);
[; ;pic18f452.h: 6658: extern volatile __bit __attribute__((__deprecated__)) RD0 __at(0x7C18);
[; ;pic18f452.h: 6661: extern volatile __bit __attribute__((__deprecated__)) RD1 __at(0x7C19);
[; ;pic18f452.h: 6664: extern volatile __bit __attribute__((__deprecated__)) RD16 __at(0x7E6F);
[; ;pic18f452.h: 6667: extern volatile __bit RD163 __at(0x7D8F);
[; ;pic18f452.h: 6670: extern volatile __bit __attribute__((__deprecated__)) RD2 __at(0x7C1A);
[; ;pic18f452.h: 6673: extern volatile __bit __attribute__((__deprecated__)) RD3 __at(0x7C1B);
[; ;pic18f452.h: 6676: extern volatile __bit __attribute__((__deprecated__)) RD4 __at(0x7C1C);
[; ;pic18f452.h: 6679: extern volatile __bit __attribute__((__deprecated__)) RD5 __at(0x7C1D);
[; ;pic18f452.h: 6682: extern volatile __bit __attribute__((__deprecated__)) RD6 __at(0x7C1E);
[; ;pic18f452.h: 6685: extern volatile __bit __attribute__((__deprecated__)) RD7 __at(0x7C1F);
[; ;pic18f452.h: 6688: extern volatile __bit RDE __at(0x7C20);
[; ;pic18f452.h: 6691: extern volatile __bit __attribute__((__deprecated__)) RE0 __at(0x7C20);
[; ;pic18f452.h: 6694: extern volatile __bit __attribute__((__deprecated__)) RE1 __at(0x7C21);
[; ;pic18f452.h: 6697: extern volatile __bit __attribute__((__deprecated__)) RE2 __at(0x7C22);
[; ;pic18f452.h: 6700: extern volatile __bit READ_WRITE __at(0x7E3A);
[; ;pic18f452.h: 6703: extern volatile __bit RI __at(0x7E84);
[; ;pic18f452.h: 6706: extern volatile __bit RSEN __at(0x7E29);
[; ;pic18f452.h: 6709: extern volatile __bit RW __at(0x7E3A);
[; ;pic18f452.h: 6712: extern volatile __bit RX __at(0x7C17);
[; ;pic18f452.h: 6715: extern volatile __bit RX9 __at(0x7D5E);
[; ;pic18f452.h: 6718: extern volatile __bit RX9D __at(0x7D58);
[; ;pic18f452.h: 6721: extern volatile __bit R_NOT_W __at(0x7E3A);
[; ;pic18f452.h: 6724: extern volatile __bit R_W __at(0x7E3A);
[; ;pic18f452.h: 6727: extern volatile __bit R_nW __at(0x7E3A);
[; ;pic18f452.h: 6730: extern volatile __bit SCK __at(0x7C13);
[; ;pic18f452.h: 6733: extern volatile __bit SCL __at(0x7C13);
[; ;pic18f452.h: 6736: extern volatile __bit SCS __at(0x7E98);
[; ;pic18f452.h: 6739: extern volatile __bit SDA __at(0x7C14);
[; ;pic18f452.h: 6742: extern volatile __bit SDI __at(0x7C14);
[; ;pic18f452.h: 6745: extern volatile __bit SDO __at(0x7C15);
[; ;pic18f452.h: 6748: extern volatile __bit SEN __at(0x7E28);
[; ;pic18f452.h: 6751: extern volatile __bit SMP __at(0x7E3F);
[; ;pic18f452.h: 6754: extern volatile __bit SOSCEN __at(0x7E6B);
[; ;pic18f452.h: 6757: extern volatile __bit SOSCEN3 __at(0x7D8B);
[; ;pic18f452.h: 6760: extern volatile __bit SP0 __at(0x7FE0);
[; ;pic18f452.h: 6763: extern volatile __bit SP1 __at(0x7FE1);
[; ;pic18f452.h: 6766: extern volatile __bit SP2 __at(0x7FE2);
[; ;pic18f452.h: 6769: extern volatile __bit SP3 __at(0x7FE3);
[; ;pic18f452.h: 6772: extern volatile __bit SP4 __at(0x7FE4);
[; ;pic18f452.h: 6775: extern volatile __bit SPEN __at(0x7D5F);
[; ;pic18f452.h: 6778: extern volatile __bit SREN __at(0x7D5D);
[; ;pic18f452.h: 6781: extern volatile __bit SRENA __at(0x7D5D);
[; ;pic18f452.h: 6784: extern volatile __bit SS __at(0x7C05);
[; ;pic18f452.h: 6787: extern volatile __bit SS2 __at(0x7C1F);
[; ;pic18f452.h: 6790: extern volatile __bit SSPEN __at(0x7E35);
[; ;pic18f452.h: 6793: extern volatile __bit SSPIE __at(0x7CEB);
[; ;pic18f452.h: 6796: extern volatile __bit SSPIF __at(0x7CF3);
[; ;pic18f452.h: 6799: extern volatile __bit SSPIP __at(0x7CFB);
[; ;pic18f452.h: 6802: extern volatile __bit SSPM0 __at(0x7E30);
[; ;pic18f452.h: 6805: extern volatile __bit SSPM1 __at(0x7E31);
[; ;pic18f452.h: 6808: extern volatile __bit SSPM2 __at(0x7E32);
[; ;pic18f452.h: 6811: extern volatile __bit SSPM3 __at(0x7E33);
[; ;pic18f452.h: 6814: extern volatile __bit SSPOV __at(0x7E36);
[; ;pic18f452.h: 6817: extern volatile __bit START __at(0x7E3B);
[; ;pic18f452.h: 6820: extern volatile __bit STKFUL __at(0x7FE7);
[; ;pic18f452.h: 6823: extern volatile __bit STKOVF __at(0x7FE7);
[; ;pic18f452.h: 6826: extern volatile __bit STKPTR0 __at(0x7FE0);
[; ;pic18f452.h: 6829: extern volatile __bit STKPTR1 __at(0x7FE1);
[; ;pic18f452.h: 6832: extern volatile __bit STKPTR2 __at(0x7FE2);
[; ;pic18f452.h: 6835: extern volatile __bit STKPTR3 __at(0x7FE3);
[; ;pic18f452.h: 6838: extern volatile __bit STKPTR4 __at(0x7FE4);
[; ;pic18f452.h: 6841: extern volatile __bit STKUNF __at(0x7FE6);
[; ;pic18f452.h: 6844: extern volatile __bit STOP __at(0x7E3C);
[; ;pic18f452.h: 6847: extern volatile __bit SWDTE __at(0x7E88);
[; ;pic18f452.h: 6850: extern volatile __bit SWDTEN __at(0x7E88);
[; ;pic18f452.h: 6853: extern volatile __bit SYNC __at(0x7D64);
[; ;pic18f452.h: 6856: extern volatile __bit SYNC1 __at(0x7D64);
[; ;pic18f452.h: 6859: extern volatile __bit T08BIT __at(0x7EAE);
[; ;pic18f452.h: 6862: extern volatile __bit T0CKI __at(0x7C04);
[; ;pic18f452.h: 6865: extern volatile __bit T0CS __at(0x7EAD);
[; ;pic18f452.h: 6868: extern volatile __bit T0IE __at(0x7F95);
[; ;pic18f452.h: 6871: extern volatile __bit T0IF __at(0x7F92);
[; ;pic18f452.h: 6874: extern volatile __bit T0IP __at(0x7F8A);
[; ;pic18f452.h: 6877: extern volatile __bit T0PS0 __at(0x7EA8);
[; ;pic18f452.h: 6880: extern volatile __bit T0PS1 __at(0x7EA9);
[; ;pic18f452.h: 6883: extern volatile __bit T0PS2 __at(0x7EAA);
[; ;pic18f452.h: 6886: extern volatile __bit T0SE __at(0x7EAC);
[; ;pic18f452.h: 6889: extern volatile __bit T1CKI __at(0x7C10);
[; ;pic18f452.h: 6892: extern volatile __bit T1CKPS0 __at(0x7E6C);
[; ;pic18f452.h: 6895: extern volatile __bit T1CKPS1 __at(0x7E6D);
[; ;pic18f452.h: 6898: extern volatile __bit T1INSYNC __at(0x7E6A);
[; ;pic18f452.h: 6901: extern volatile __bit T1OSCEN __at(0x7E6B);
[; ;pic18f452.h: 6904: extern volatile __bit T1OSI __at(0x7C11);
[; ;pic18f452.h: 6907: extern volatile __bit T1OSO __at(0x7C10);
[; ;pic18f452.h: 6910: extern volatile __bit T1RD16 __at(0x7E6F);
[; ;pic18f452.h: 6913: extern volatile __bit T1SYNC __at(0x7E6A);
[; ;pic18f452.h: 6916: extern volatile __bit T2CKPS0 __at(0x7E50);
[; ;pic18f452.h: 6919: extern volatile __bit T2CKPS1 __at(0x7E51);
[; ;pic18f452.h: 6922: extern volatile __bit T3CCP1 __at(0x7D8B);
[; ;pic18f452.h: 6925: extern volatile __bit T3CCP2 __at(0x7D8E);
[; ;pic18f452.h: 6928: extern volatile __bit T3CKPS0 __at(0x7D8C);
[; ;pic18f452.h: 6931: extern volatile __bit T3CKPS1 __at(0x7D8D);
[; ;pic18f452.h: 6934: extern volatile __bit T3INSYNC __at(0x7D8A);
[; ;pic18f452.h: 6937: extern volatile __bit T3RD16 __at(0x7D8F);
[; ;pic18f452.h: 6940: extern volatile __bit T3SYNC __at(0x7D8A);
[; ;pic18f452.h: 6943: extern volatile __bit TMR0IE __at(0x7F95);
[; ;pic18f452.h: 6946: extern volatile __bit TMR0IF __at(0x7F92);
[; ;pic18f452.h: 6949: extern volatile __bit TMR0IP __at(0x7F8A);
[; ;pic18f452.h: 6952: extern volatile __bit TMR0ON __at(0x7EAF);
[; ;pic18f452.h: 6955: extern volatile __bit TMR1CS __at(0x7E69);
[; ;pic18f452.h: 6958: extern volatile __bit TMR1IE __at(0x7CE8);
[; ;pic18f452.h: 6961: extern volatile __bit TMR1IF __at(0x7CF0);
[; ;pic18f452.h: 6964: extern volatile __bit TMR1IP __at(0x7CF8);
[; ;pic18f452.h: 6967: extern volatile __bit TMR1ON __at(0x7E68);
[; ;pic18f452.h: 6970: extern volatile __bit TMR2IE __at(0x7CE9);
[; ;pic18f452.h: 6973: extern volatile __bit TMR2IF __at(0x7CF1);
[; ;pic18f452.h: 6976: extern volatile __bit TMR2IP __at(0x7CF9);
[; ;pic18f452.h: 6979: extern volatile __bit TMR2ON __at(0x7E52);
[; ;pic18f452.h: 6982: extern volatile __bit TMR3CS __at(0x7D89);
[; ;pic18f452.h: 6985: extern volatile __bit TMR3IE __at(0x7D01);
[; ;pic18f452.h: 6988: extern volatile __bit TMR3IF __at(0x7D09);
[; ;pic18f452.h: 6991: extern volatile __bit TMR3IP __at(0x7D11);
[; ;pic18f452.h: 6994: extern volatile __bit TMR3ON __at(0x7D88);
[; ;pic18f452.h: 6997: extern volatile __bit TO __at(0x7E83);
[; ;pic18f452.h: 7000: extern volatile __bit TOUTPS0 __at(0x7E53);
[; ;pic18f452.h: 7003: extern volatile __bit TOUTPS1 __at(0x7E54);
[; ;pic18f452.h: 7006: extern volatile __bit TOUTPS2 __at(0x7E55);
[; ;pic18f452.h: 7009: extern volatile __bit TOUTPS3 __at(0x7E56);
[; ;pic18f452.h: 7012: extern volatile __bit TRISA0 __at(0x7C90);
[; ;pic18f452.h: 7015: extern volatile __bit TRISA1 __at(0x7C91);
[; ;pic18f452.h: 7018: extern volatile __bit TRISA2 __at(0x7C92);
[; ;pic18f452.h: 7021: extern volatile __bit TRISA3 __at(0x7C93);
[; ;pic18f452.h: 7024: extern volatile __bit TRISA4 __at(0x7C94);
[; ;pic18f452.h: 7027: extern volatile __bit TRISA5 __at(0x7C95);
[; ;pic18f452.h: 7030: extern volatile __bit TRISA6 __at(0x7C96);
[; ;pic18f452.h: 7033: extern volatile __bit TRISB0 __at(0x7C98);
[; ;pic18f452.h: 7036: extern volatile __bit TRISB1 __at(0x7C99);
[; ;pic18f452.h: 7039: extern volatile __bit TRISB2 __at(0x7C9A);
[; ;pic18f452.h: 7042: extern volatile __bit TRISB3 __at(0x7C9B);
[; ;pic18f452.h: 7045: extern volatile __bit TRISB4 __at(0x7C9C);
[; ;pic18f452.h: 7048: extern volatile __bit TRISB5 __at(0x7C9D);
[; ;pic18f452.h: 7051: extern volatile __bit TRISB6 __at(0x7C9E);
[; ;pic18f452.h: 7054: extern volatile __bit TRISB7 __at(0x7C9F);
[; ;pic18f452.h: 7057: extern volatile __bit TRISC0 __at(0x7CA0);
[; ;pic18f452.h: 7060: extern volatile __bit TRISC1 __at(0x7CA1);
[; ;pic18f452.h: 7063: extern volatile __bit TRISC2 __at(0x7CA2);
[; ;pic18f452.h: 7066: extern volatile __bit TRISC3 __at(0x7CA3);
[; ;pic18f452.h: 7069: extern volatile __bit TRISC4 __at(0x7CA4);
[; ;pic18f452.h: 7072: extern volatile __bit TRISC5 __at(0x7CA5);
[; ;pic18f452.h: 7075: extern volatile __bit TRISC6 __at(0x7CA6);
[; ;pic18f452.h: 7078: extern volatile __bit TRISC7 __at(0x7CA7);
[; ;pic18f452.h: 7081: extern volatile __bit TRISD0 __at(0x7CA8);
[; ;pic18f452.h: 7084: extern volatile __bit TRISD1 __at(0x7CA9);
[; ;pic18f452.h: 7087: extern volatile __bit TRISD2 __at(0x7CAA);
[; ;pic18f452.h: 7090: extern volatile __bit TRISD3 __at(0x7CAB);
[; ;pic18f452.h: 7093: extern volatile __bit TRISD4 __at(0x7CAC);
[; ;pic18f452.h: 7096: extern volatile __bit TRISD5 __at(0x7CAD);
[; ;pic18f452.h: 7099: extern volatile __bit TRISD6 __at(0x7CAE);
[; ;pic18f452.h: 7102: extern volatile __bit TRISD7 __at(0x7CAF);
[; ;pic18f452.h: 7105: extern volatile __bit TRISE0 __at(0x7CB0);
[; ;pic18f452.h: 7108: extern volatile __bit TRISE1 __at(0x7CB1);
[; ;pic18f452.h: 7111: extern volatile __bit TRISE2 __at(0x7CB2);
[; ;pic18f452.h: 7114: extern volatile __bit TRMT __at(0x7D61);
[; ;pic18f452.h: 7117: extern volatile __bit TRMT1 __at(0x7D61);
[; ;pic18f452.h: 7120: extern volatile __bit TX __at(0x7C16);
[; ;pic18f452.h: 7123: extern volatile __bit TX1IE __at(0x7CEC);
[; ;pic18f452.h: 7126: extern volatile __bit TX1IF __at(0x7CF4);
[; ;pic18f452.h: 7129: extern volatile __bit TX1IP __at(0x7CFC);
[; ;pic18f452.h: 7132: extern volatile __bit TX8_9 __at(0x7D66);
[; ;pic18f452.h: 7135: extern volatile __bit TX9 __at(0x7D66);
[; ;pic18f452.h: 7138: extern volatile __bit TX91 __at(0x7D66);
[; ;pic18f452.h: 7141: extern volatile __bit TX9D __at(0x7D60);
[; ;pic18f452.h: 7144: extern volatile __bit TX9D1 __at(0x7D60);
[; ;pic18f452.h: 7147: extern volatile __bit TXD8 __at(0x7D60);
[; ;pic18f452.h: 7150: extern volatile __bit TXEN __at(0x7D65);
[; ;pic18f452.h: 7153: extern volatile __bit TXEN1 __at(0x7D65);
[; ;pic18f452.h: 7156: extern volatile __bit TXIE __at(0x7CEC);
[; ;pic18f452.h: 7159: extern volatile __bit TXIF __at(0x7CF4);
[; ;pic18f452.h: 7162: extern volatile __bit TXIP __at(0x7CFC);
[; ;pic18f452.h: 7165: extern volatile __bit UA __at(0x7E39);
[; ;pic18f452.h: 7168: extern volatile __bit ULPWUIN __at(0x7C00);
[; ;pic18f452.h: 7171: extern volatile __bit VREFM __at(0x7C02);
[; ;pic18f452.h: 7174: extern volatile __bit VREFP __at(0x7C03);
[; ;pic18f452.h: 7177: extern volatile __bit WAIT0 __at(0x7E5C);
[; ;pic18f452.h: 7180: extern volatile __bit WAIT1 __at(0x7E5D);
[; ;pic18f452.h: 7183: extern volatile __bit WCOL __at(0x7E37);
[; ;pic18f452.h: 7186: extern volatile __bit WM0 __at(0x7E58);
[; ;pic18f452.h: 7189: extern volatile __bit WM1 __at(0x7E59);
[; ;pic18f452.h: 7192: extern volatile __bit __attribute__((__deprecated__)) WR __at(0x7D31);
[; ;pic18f452.h: 7195: extern volatile __bit WRE __at(0x7C21);
[; ;pic18f452.h: 7198: extern volatile __bit WREN __at(0x7D32);
[; ;pic18f452.h: 7201: extern volatile __bit WRERR __at(0x7D33);
[; ;pic18f452.h: 7204: extern volatile __bit ZERO __at(0x7EC2);
[; ;pic18f452.h: 7207: extern volatile __bit nA __at(0x7E3D);
[; ;pic18f452.h: 7210: extern volatile __bit nADDRESS __at(0x7E3D);
[; ;pic18f452.h: 7213: extern volatile __bit nBOR __at(0x7E80);
[; ;pic18f452.h: 7216: extern volatile __bit nDONE __at(0x7E12);
[; ;pic18f452.h: 7219: extern volatile __bit nIPEN __at(0x7E87);
[; ;pic18f452.h: 7222: extern volatile __bit nPD __at(0x7E82);
[; ;pic18f452.h: 7225: extern volatile __bit nPOR __at(0x7E81);
[; ;pic18f452.h: 7228: extern volatile __bit nRBPU __at(0x7F8F);
[; ;pic18f452.h: 7231: extern volatile __bit nRC8 __at(0x7D5E);
[; ;pic18f452.h: 7234: extern volatile __bit nRI __at(0x7E84);
[; ;pic18f452.h: 7237: extern volatile __bit nT1SYNC __at(0x7E6A);
[; ;pic18f452.h: 7240: extern volatile __bit nT3SYNC __at(0x7D8A);
[; ;pic18f452.h: 7243: extern volatile __bit nTO __at(0x7E83);
[; ;pic18f452.h: 7246: extern volatile __bit nTX8 __at(0x7D66);
[; ;pic18f452.h: 7249: extern volatile __bit nW __at(0x7E3A);
[; ;pic18f452.h: 7252: extern volatile __bit nWRITE __at(0x7E3A);
[; ;pic18.h: 19: __attribute__((__unsupported__("The " "flash_write" " routine is no longer supported. Please use the MPLAB X MCC."))) void flash_write(const unsigned char *, unsigned int, __far unsigned char *);
[; ;pic18.h: 20: __attribute__((__unsupported__("The " "EraseFlash" " routine is no longer supported. Please use the MPLAB X MCC."))) void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;pic18.h: 156: __attribute__((__unsupported__("The " "Read_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) unsigned char Read_b_eep(unsigned int badd);
[; ;pic18.h: 157: __attribute__((__unsupported__("The " "Busy_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Busy_eep(void);
[; ;pic18.h: 158: __attribute__((__unsupported__("The " "Write_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Write_b_eep(unsigned int badd, unsigned char bdat);
[; ;pic18.h: 192: unsigned char __t1rd16on(void);
[; ;pic18.h: 193: unsigned char __t3rd16on(void);
[; ;PIC18Types.h: 75: typedef union
[; ;PIC18Types.h: 76: {
[; ;PIC18Types.h: 77: struct
[; ;PIC18Types.h: 78: {
[; ;PIC18Types.h: 80: uint8_t PA;
[; ;PIC18Types.h: 81: uint8_t PB;
[; ;PIC18Types.h: 82: uint8_t PC;
[; ;PIC18Types.h: 83: uint8_t PD;
[; ;PIC18Types.h: 84: uint8_t PE;
[; ;PIC18Types.h: 86: uint32_t;
[; ;PIC18Types.h: 88: uint8_t LA;
[; ;PIC18Types.h: 89: uint8_t LB;
[; ;PIC18Types.h: 90: uint8_t LC;
[; ;PIC18Types.h: 91: uint8_t LD;
[; ;PIC18Types.h: 92: uint8_t LE;
[; ;PIC18Types.h: 94: uint32_t;
[; ;PIC18Types.h: 96: uint8_t TA;
[; ;PIC18Types.h: 97: uint8_t TB;
[; ;PIC18Types.h: 98: uint8_t TC;
[; ;PIC18Types.h: 99: uint8_t TD;
[; ;PIC18Types.h: 100: uint8_t TE;
[; ;PIC18Types.h: 101: };
[; ;PIC18Types.h: 102: uint8_t Bytes[23];
[; ;PIC18Types.h: 103: }IORegistersMapType;
"106 Src/../Inc/PIC18Types.h
[v _IO `VS233 ~T0 @X0 1 e@3968 ]
[; ;PIC18Types.h: 106: volatile IORegistersMapType IO @0xF80;
[; ;PIC18Types.h: 125: typedef struct
[; ;PIC18Types.h: 126: {
[; ;PIC18Types.h: 127: uint8_t grp1;
[; ;PIC18Types.h: 128: uint8_t grp2;
[; ;PIC18Types.h: 129: uint8_t grp3;
[; ;PIC18Types.h: 130: uint8_t grp4;
[; ;PIC18Types.h: 131: }ConfigType;
[; ;Interrupts.h: 348: extern void InterruptEnable(ConfigType cfg);
[; ;Interrupts.h: 375: extern void InterruptDisable(ConfigType cfg);
[; ;Interrupts.h: 405: extern uint16_t InterruptGetFlag(uint16_t cnst);
[; ;Interrupts.h: 434: extern void InterruptSetPriorityHigh(ConfigType cfg);
[; ;Interrupts.h: 461: extern void InterruptSetPriorityLow(ConfigType cfg);
"60 Src/../Inc/SystemTime.h
[v _OSC_FREQ `Cuc ~T0 @X0 1 e ]
[i _OSC_FREQ
-> -> 4 `i `uc
]
[; ;SystemTime.h: 60: const uint8_t OSC_FREQ = 4;
[; ;SystemTime.h: 76: extern void SystimeInit(void);
[; ;SystemTime.h: 86: extern uint32_t Tick_ms(void);
[; ;SystemTime.h: 96: extern uint32_t Tick_us(void);
[; ;SystemTime.h: 106: extern void Wait_ms(uint32_t value);
[; ;SystemTime.h: 117: extern void SysTimeCallBack(void);
[; ;SystemTime.h: 128: extern void SysTimeSuspend(void);
[; ;SystemTime.h: 140: extern void SysTimeResume(void);
[; ;SoftwareUART.h: 120: typedef union{
[; ;SoftwareUART.h: 121: uint8_t Byte;
[; ;SoftwareUART.h: 122: struct{
[; ;SoftwareUART.h: 123: unsigned Buf:1;
[; ;SoftwareUART.h: 124: unsigned Ferr:1;
[; ;SoftwareUART.h: 125: unsigned:6;
[; ;SoftwareUART.h: 126: };
[; ;SoftwareUART.h: 127: }SoftUARTStatusType;
[; ;SoftwareUART.h: 136: extern void SoftUARTInit(void);
[; ;SoftwareUART.h: 147: extern uint8_t SoftUARTRxAvailable(void);
[; ;SoftwareUART.h: 157: extern void SoftUARTTransmitByte(uint8_t data);
[; ;SoftwareUART.h: 168: extern int SoftUARTReceiveByte(void);
[; ;SoftwareUART.h: 179: extern void SoftUARTTransmitBytes(uint8_t *data, uint16_t cnt);
[; ;SoftwareUART.h: 191: extern uint16_t SoftUARTReceiveBytes(uint8_t *data, uint16_t cnt, uint32_t tout);
[; ;SoftwareUART.h: 201: extern void SoftUARTPrint(const char *str);
[; ;SoftwareUART.h: 211: extern void SoftUARTSuspend(void);
[; ;SoftwareUART.h: 221: extern void SoftUARTResume(void);
[; ;SoftwareUART.h: 231: extern void SoftUARTFlushRx(void);
[; ;SoftwareUART.h: 235: extern void suart_isr(void);
[v $root$_Isr `(v ~T0 @X0 0 e ]
[v F2094 `(v ~T0 @X0 1 tf ]
"64 Src/ISR.c
[v _Isr `IF2094 ~T0 @X0 1 e ]
"65
{
[; ;ISR.c: 64: void interrupt Isr(void)
[; ;ISR.c: 65: {
[e :U _Isr ]
[f ]
[; ;ISR.c: 69: }
"69
[e :UE 238 ]
}
