@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\control.v":78:2:78:7|User-specified initial value defined for instance CONTROL.addrstackptr[7:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\control.v":78:2:78:7|User-specified initial value defined for instance CONTROL.busState_1[2:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\control.v":78:2:78:7|User-specified initial value defined for instance CONTROL.gpuAddReg[15:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\control.v":78:2:78:7|User-specified initial value defined for instance CONTROL.increment[2:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\control.v":78:2:78:7|User-specified initial value defined for instance CONTROL.ramWrite is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\control.v":78:2:78:7|User-specified initial value defined for instance CONTROL.aluOperation[6:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\control.v":78:2:78:7|User-specified initial value defined for instance CONTROL.aluParams_1[1:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\control.v":78:2:78:7|User-specified initial value defined for instance CONTROL.aluReadBus is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\control.v":78:2:78:7|User-specified initial value defined for instance CONTROL.tempCounter[15:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\control.v":78:2:78:7|User-specified initial value defined for instance CONTROL.operand2[2:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\control.v":78:2:78:7|User-specified initial value defined for instance CONTROL.gpuWrite is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\control.v":78:2:78:7|User-specified initial value defined for instance CONTROL.results[2:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\control.v":78:2:78:7|User-specified initial value defined for instance CONTROL.operand1[2:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\alu.v":119:2:119:7|User-specified initial value defined for instance ALU.status[5:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\alu.v":119:2:119:7|User-specified initial value defined for instance ALU.h[15:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\alu.v":119:2:119:7|User-specified initial value defined for instance ALU.g[15:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\alu.v":119:2:119:7|User-specified initial value defined for instance ALU.f[15:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\alu.v":119:2:119:7|User-specified initial value defined for instance ALU.e[15:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\alu.v":119:2:119:7|User-specified initial value defined for instance ALU.d[15:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\alu.v":119:2:119:7|User-specified initial value defined for instance ALU.c[15:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\alu.v":119:2:119:7|User-specified initial value defined for instance ALU.b[15:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\alu.v":119:2:119:7|User-specified initial value defined for instance ALU.a[15:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\top.v":250:2:250:7|User-specified initial value defined for instance clkdiv[23:0] is being ignored. 
@W: FX107 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\control.v":61:2:61:7|RAM addrstack[15:0] (in view: work.control(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO129 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\control.v":78:2:78:7|Sequential instance CONTROL.increment[2] is reduced to a combinational gate by constant propagation.
@W: BN132 :|Removing instance DROM.ROMDATA.dintern_0_1_sr_en because it is equivalent to instance DROM.ROMDATA.dintern_0_0_sr_en. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance DROM.ROMDATA.dintern_0_2_sr_en because it is equivalent to instance DROM.ROMDATA.dintern_0_0_sr_en. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance DROM.ROMDATA.dintern_0_3_sr_en because it is equivalent to instance DROM.ROMDATA.dintern_0_0_sr_en. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance DROM.ROMDATA.dintern_0_1_sr_en_0 because it is equivalent to instance DROM.ROMDATA.dintern_0_0_sr_en_0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance DROM.ROMDATA.dintern_0_2_sr_en_0 because it is equivalent to instance DROM.ROMDATA.dintern_0_0_sr_en_0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance DROM.ROMDATA.dintern_0_3_sr_en_0 because it is equivalent to instance DROM.ROMDATA.dintern_0_0_sr_en_0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance DROM.ROMDATA.dintern_0_1_sr_rst_0 because it is equivalent to instance DROM.ROMDATA.dintern_0_0_sr_rst_0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance DROM.ROMDATA.dintern_0_2_sr_rst_0 because it is equivalent to instance DROM.ROMDATA.dintern_0_0_sr_rst_0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance DROM.ROMDATA.dintern_0_3_sr_rst_0 because it is equivalent to instance DROM.ROMDATA.dintern_0_0_sr_rst_0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance DROM.ROMDATA.dintern_0_1_sr_rst because it is equivalent to instance DROM.ROMDATA.dintern_0_0_sr_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT420 |Found inferred clock top|CLK with period 24.60ns. Please declare a user-defined clock on object "p:CLK"
