m255
K4
z2
!s11f MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/user/Desktop/project-a/verilog_test/sim/modelsim
vadder_1bit
Z1 !s110 1661318964
!i10b 1
!s100 96M1J=`mW0X5<o:0T_H_n2
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IokbIJ1R9VTjT>KG9@m>5L1
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 d/home/user/test/phase3/hardware/sim_cpu_test/modelsim
Z5 w1661233610
Z6 8../../src/rtl/adder_32bit.v
Z7 F../../src/rtl/adder_32bit.v
!i122 104
L0 51 7
Z8 OV;L;2020.1;71
r1
!s85 0
31
Z9 !s108 1661318964.000000
!s107 mem_path.vh|opcode.vh|../../src/rtl/test2.v|../../src/rtl/TimerCounter.v|../../src/rtl/GPIO.v|../../src/rtl/Addr_Decoder.v|../../testbench/cpu_tb.v|../../src/rtl/SMU_RV32I_System.v|../../src/rtl/register_file_async.v|../../src/rtl/cpu_main.v|../../src/rtl/control_unit.v|../../src/rtl/ASYNC_RAM_DP_WBE.v|../../src/rtl/adder_32bit.v|../../src/rtl/ALU.v|
Z10 !s90 -reportprogress|300|-f|run.f|
!i113 1
Z11 tCvgOpt 0
vadder_32bit
R1
!i10b 1
!s100 [hA;3[oDV?3DiPZL<=Z9j2
R2
I0SfE<kOf?[EzjEmf;9@FK0
R3
R4
R5
R6
R7
!i122 104
L0 2 48
R8
r1
!s85 0
31
R9
Z12 !s107 mem_path.vh|opcode.vh|../../src/rtl/test2.v|../../src/rtl/TimerCounter.v|../../src/rtl/GPIO.v|../../src/rtl/Addr_Decoder.v|../../testbench/cpu_tb.v|../../src/rtl/SMU_RV32I_System.v|../../src/rtl/register_file_async.v|../../src/rtl/cpu_main.v|../../src/rtl/control_unit.v|../../src/rtl/ASYNC_RAM_DP_WBE.v|../../src/rtl/adder_32bit.v|../../src/rtl/ALU.v|
R10
!i113 1
R11
vAddr_Decoder
R1
!i10b 1
!s100 [eUaMhGB4le8lT1@QdHS30
R2
I5]fkZ>@BN^KmG0PkmD]j`2
R3
R4
R5
8../../src/rtl/Addr_Decoder.v
F../../src/rtl/Addr_Decoder.v
!i122 104
L0 11 73
R8
r1
!s85 0
31
R9
R12
R10
!i113 1
R11
n@addr_@decoder
vALTPLL_clkgen
!s110 1661317805
!i10b 1
!s100 VPU7bhBFk[X61hoFBS>jU1
R2
IcLC3>2zWk;13m=8T>N32V2
R3
R4
w1661306001
8../../src/rtl/alt_pll.v
F../../src/rtl/alt_pll.v
!i122 102
Z13 L0 40 139
R8
r1
!s85 0
31
!s108 1661317805.000000
!s107 mem_path.vh|opcode.vh|../../src/rtl/alt_pll.v|../../src/rtl/TimerCounter.v|../../src/rtl/GPIO.v|../../src/rtl/Addr_Decoder.v|../../testbench/cpu_tb.v|../../src/rtl/SMU_RV32I_System.v|../../src/rtl/register_file_async.v|../../src/rtl/cpu_main.v|../../src/rtl/control_unit.v|../../src/rtl/ASYNC_RAM_DP_WBE.v|../../src/rtl/adder_32bit.v|../../src/rtl/ALU.v|
R10
!i113 1
R11
n@a@l@t@p@l@l_clkgen
vALU
R1
!i10b 1
!s100 31LUT=Oj0n`E`zAR[eQ7@0
R2
IMT9obh05HhgO02lKE0NU82
R3
R4
R5
8../../src/rtl/ALU.v
F../../src/rtl/ALU.v
!i122 104
L0 1 35
R8
r1
!s85 0
31
R9
R12
R10
!i113 1
R11
n@a@l@u
vALUControl
R1
!i10b 1
!s100 j5cg`_4LYO4B`;F5JBeP[0
R2
IV_O=4fbUBzjiKJj?:Fl<V2
R3
R4
R5
Z14 8../../src/rtl/control_unit.v
Z15 F../../src/rtl/control_unit.v
!i122 104
L0 147 49
R8
r1
!s85 0
31
R9
R12
R10
!i113 1
R11
n@a@l@u@control
vALUSrc
R1
!i10b 1
!s100 ^gU]6XiRcl5LiC3PZA0CP0
R2
IbKJWDjT]<j@joA_ooYzzB3
R3
R4
R5
R14
R15
!i122 104
L0 61 85
R8
r1
!s85 0
31
R9
R12
R10
!i113 1
R11
n@a@l@u@src
vASYNC_RAM_DP_WBE
R1
!i10b 1
!s100 zb1HheP?<G8^;=;m61VU]0
R2
I10;S>D9jF2oS62PCheGh]3
R3
R4
w1661317797
8../../src/rtl/ASYNC_RAM_DP_WBE.v
F../../src/rtl/ASYNC_RAM_DP_WBE.v
!i122 104
L0 4 68
R8
r1
!s85 0
31
R9
R12
R10
!i113 1
R11
n@a@s@y@n@c_@r@a@m_@d@p_@w@b@e
vcontrol_unit
R1
!i10b 1
!s100 ROIQI@<<88h?n0K_N@=^N1
R2
ISFcVz9_dJRfAJRSSD_E=X1
R3
R4
R5
R14
R15
!i122 104
L0 1 22
R8
r1
!s85 0
31
R9
R12
R10
!i113 1
R11
vcpu_tb
R1
!i10b 1
!s100 ];J4I_dmJE0LoUa2cNgnM1
R2
I^IMXlH`2[S7IHE6m1ncQi0
R3
R4
R5
8../../testbench/cpu_tb.v
F../../testbench/cpu_tb.v
!i122 104
L0 30 760
R8
r1
!s85 0
31
R9
R12
R10
!i113 1
R11
vdatapath
R1
!i10b 1
!s100 EeR38GG5J<LMWbbX=0?Ie1
R2
IBC`;X<25gKC0j9`A@9XI?3
R3
R4
R5
Z16 8../../src/rtl/cpu_main.v
Z17 F../../src/rtl/cpu_main.v
!i122 104
L0 67 255
R8
r1
!s85 0
31
R9
R12
R10
!i113 1
R11
vGPIO
R1
!i10b 1
!s100 i:YJ^I9^G@mXM5Iz:7=hR2
R2
IWBToT`1_:d4Zb`B>jBI_o0
R3
R4
R5
Z18 8../../src/rtl/GPIO.v
Z19 F../../src/rtl/GPIO.v
!i122 104
L0 30 165
R8
r1
!s85 0
31
R9
R12
R10
!i113 1
R11
n@g@p@i@o
vi_datapath
!s110 1660019085
!i10b 1
!s100 B1;@Vl]331b5Wi<jefoFM1
R2
I1lQQfe@AAjUPLZzfDfiLc0
R3
R0
w1660018877
R16
R17
!i122 13
L0 65 213
R8
r1
!s85 0
31
!s108 1660019085.000000
!s107 mem_path.vh|opcode.vh|../../testbench/cpu_tb.v|../../src/rtl/SMU_RV32I_System.v|../../src/rtl/register_file_async.v|../../src/rtl/cpu_main.v|../../src/rtl/control_unit.v|../../src/rtl/ASYNC_RAM_DP_WBE.v|../../src/rtl/adder_32bit.v|../../src/rtl/ALU.v|
R10
!i113 1
R11
vpulse_gen
R1
!i10b 1
!s100 8KF>8141=SGXiM@odA8oN0
R2
IFEfbIHH74le`j^:SZ6Te@1
R3
R4
R5
R18
R19
!i122 104
L0 198 86
R8
r1
!s85 0
31
R9
R12
R10
!i113 1
R11
vreg_file_async
R1
!i10b 1
!s100 doi6K0`h=5ZEGM>6:9ze23
R2
IQj_SAjbOMVRKeDjb0LBk]0
R3
R4
R5
8../../src/rtl/register_file_async.v
F../../src/rtl/register_file_async.v
!i122 104
L0 1 71
R8
r1
!s85 0
31
R9
R12
R10
!i113 1
R11
vreg_write
R1
!i10b 1
!s100 jGdL^Ej<BlG>VCUCI:aER2
R2
I@cN5n7YCiV4Qil6S0Ae=L1
R3
R4
R5
R14
R15
!i122 104
L0 28 19
R8
r1
!s85 0
31
R9
R12
R10
!i113 1
R11
vrv32i_cpu
R1
!i10b 1
!s100 V1R]7<K_=oVZo2IUUXz;]1
R2
IWZ>2eZLLI8?Un79oD?:Sa0
R3
R4
R5
R16
R17
!i122 104
L0 8 57
R8
r1
!s85 0
31
R9
R12
R10
!i113 1
R11
vSMU_RV32I_System
R1
!i10b 1
!s100 BP_eJM<8=A1EeHf0:<PoV3
R2
I@IV8>CfGf^OF=g;YOEDWG2
R3
R4
w1661318943
8../../src/rtl/SMU_RV32I_System.v
F../../src/rtl/SMU_RV32I_System.v
!i122 104
L0 11 183
R8
r1
!s85 0
31
R9
R12
R10
!i113 1
R11
n@s@m@u_@r@v32@i_@system
vtest2
R1
!i10b 1
!s100 z7gYjZC7B:2?>SICPjRPH3
R2
ISzdHKPL^JAKHemjT^<E`i1
R3
R4
w1661318307
8../../src/rtl/test2.v
F../../src/rtl/test2.v
!i122 104
R13
R8
r1
!s85 0
31
R9
R12
R10
!i113 1
R11
vTimerCounter
R1
!i10b 1
!s100 H56ZVX6@f<V>YKDBE5V7U1
R2
IIm]kKhI3=<B;U4^YKYJ>I3
R3
R4
R5
8../../src/rtl/TimerCounter.v
F../../src/rtl/TimerCounter.v
!i122 104
L0 11 79
R8
r1
!s85 0
31
R9
R12
R10
!i113 1
R11
n@timer@counter
