Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Mar 27 15:39:59 2017
| Host         : DESKTOP-MTFSQ99 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Ex1_timing_summary_routed.rpt -rpx Ex1_timing_summary_routed.rpx
| Design       : Ex1
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: div/internal_clock_reg[26]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 9 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.893        0.000                      0                   46        0.249        0.000                      0                   46        4.500        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.893        0.000                      0                   46        0.249        0.000                      0                   46        4.500        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.893ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.893ns  (required time - arrival time)
  Source:                 disp/div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.735ns  (logic 0.438ns (25.251%)  route 1.297ns (74.749%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.027ns = ( 14.027 - 10.000 ) 
    Source Clock Delay      (SCD):    4.249ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.317     4.249    disp/clka
    SLICE_X81Y88         FDRE                                         r  disp/div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y88         FDRE (Prop_fdre_C_Q)         0.341     4.590 f  disp/div_reg[16]/Q
                         net (fo=15, routed)          0.838     5.428    lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X82Y87         LUT4 (Prop_lut4_I3_O)        0.097     5.525 r  lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.459     5.983    lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_1
    RAMB18_X3Y34         RAMB18E1                                     r  lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.250    14.027    lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y34         RAMB18E1                                     r  lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.232    14.259    
                         clock uncertainty           -0.035    14.224    
    RAMB18_X3Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.348    13.876    lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.876    
                         arrival time                          -5.983    
  -------------------------------------------------------------------
                         slack                                  7.893    

Slack (MET) :             7.940ns  (required time - arrival time)
  Source:                 disp/div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.687ns  (logic 0.438ns (25.968%)  route 1.249ns (74.032%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns = ( 14.026 - 10.000 ) 
    Source Clock Delay      (SCD):    4.249ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.317     4.249    disp/clka
    SLICE_X81Y88         FDRE                                         r  disp/div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y88         FDRE (Prop_fdre_C_Q)         0.341     4.590 r  disp/div_reg[16]/Q
                         net (fo=15, routed)          0.836     5.425    lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X82Y87         LUT4 (Prop_lut4_I3_O)        0.097     5.522 r  lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENBWREN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.413     5.935    lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENBWREN_cooolgate_en_sig_2
    RAMB18_X3Y34         RAMB18E1                                     r  lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.249    14.026    lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y34         RAMB18E1                                     r  lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.232    14.258    
                         clock uncertainty           -0.035    14.223    
    RAMB18_X3Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    13.875    lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.875    
                         arrival time                          -5.935    
  -------------------------------------------------------------------
                         slack                                  7.940    

Slack (MET) :             8.126ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.917ns  (logic 1.575ns (82.161%)  route 0.342ns (17.839%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 13.994 - 10.000 ) 
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.311     4.242    div/clka
    SLICE_X84Y77         FDRE                                         r  div/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y77         FDRE (Prop_fdre_C_Q)         0.393     4.635 r  div/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.342     4.976    div/internal_clock_reg_n_0_[1]
    SLICE_X84Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     5.475 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.475    div/internal_clock_reg[0]_i_1_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.567 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.567    div/internal_clock_reg[4]_i_1_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.659 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.659    div/internal_clock_reg[8]_i_1_n_0
    SLICE_X84Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.751 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.751    div/internal_clock_reg[12]_i_1_n_0
    SLICE_X84Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.843 r  div/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.843    div/internal_clock_reg[16]_i_1_n_0
    SLICE_X84Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.935 r  div/internal_clock_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.935    div/internal_clock_reg[20]_i_1_n_0
    SLICE_X84Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.158 r  div/internal_clock_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.158    div/internal_clock_reg[24]_i_1_n_6
    SLICE_X84Y83         FDRE                                         r  div/internal_clock_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.216    13.994    div/clka
    SLICE_X84Y83         FDRE                                         r  div/internal_clock_reg[25]/C
                         clock pessimism              0.232    14.226    
                         clock uncertainty           -0.035    14.190    
    SLICE_X84Y83         FDRE (Setup_fdre_C_D)        0.094    14.284    div/internal_clock_reg[25]
  -------------------------------------------------------------------
                         required time                         14.284    
                         arrival time                          -6.158    
  -------------------------------------------------------------------
                         slack                                  8.126    

Slack (MET) :             8.169ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 1.532ns (81.752%)  route 0.342ns (18.248%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 13.994 - 10.000 ) 
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.311     4.242    div/clka
    SLICE_X84Y77         FDRE                                         r  div/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y77         FDRE (Prop_fdre_C_Q)         0.393     4.635 r  div/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.342     4.976    div/internal_clock_reg_n_0_[1]
    SLICE_X84Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     5.475 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.475    div/internal_clock_reg[0]_i_1_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.567 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.567    div/internal_clock_reg[4]_i_1_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.659 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.659    div/internal_clock_reg[8]_i_1_n_0
    SLICE_X84Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.751 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.751    div/internal_clock_reg[12]_i_1_n_0
    SLICE_X84Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.843 r  div/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.843    div/internal_clock_reg[16]_i_1_n_0
    SLICE_X84Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.935 r  div/internal_clock_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.935    div/internal_clock_reg[20]_i_1_n_0
    SLICE_X84Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     6.115 r  div/internal_clock_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.115    div/internal_clock_reg[24]_i_1_n_5
    SLICE_X84Y83         FDRE                                         r  div/internal_clock_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.216    13.994    div/clka
    SLICE_X84Y83         FDRE                                         r  div/internal_clock_reg[26]/C
                         clock pessimism              0.232    14.226    
                         clock uncertainty           -0.035    14.190    
    SLICE_X84Y83         FDRE (Setup_fdre_C_D)        0.094    14.284    div/internal_clock_reg[26]
  -------------------------------------------------------------------
                         required time                         14.284    
                         arrival time                          -6.115    
  -------------------------------------------------------------------
                         slack                                  8.169    

Slack (MET) :             8.192ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 1.509ns (81.525%)  route 0.342ns (18.475%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 13.994 - 10.000 ) 
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.311     4.242    div/clka
    SLICE_X84Y77         FDRE                                         r  div/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y77         FDRE (Prop_fdre_C_Q)         0.393     4.635 r  div/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.342     4.976    div/internal_clock_reg_n_0_[1]
    SLICE_X84Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     5.475 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.475    div/internal_clock_reg[0]_i_1_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.567 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.567    div/internal_clock_reg[4]_i_1_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.659 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.659    div/internal_clock_reg[8]_i_1_n_0
    SLICE_X84Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.751 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.751    div/internal_clock_reg[12]_i_1_n_0
    SLICE_X84Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.843 r  div/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.843    div/internal_clock_reg[16]_i_1_n_0
    SLICE_X84Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.935 r  div/internal_clock_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.935    div/internal_clock_reg[20]_i_1_n_0
    SLICE_X84Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.092 r  div/internal_clock_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.092    div/internal_clock_reg[24]_i_1_n_7
    SLICE_X84Y83         FDRE                                         r  div/internal_clock_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.216    13.994    div/clka
    SLICE_X84Y83         FDRE                                         r  div/internal_clock_reg[24]/C
                         clock pessimism              0.232    14.226    
                         clock uncertainty           -0.035    14.190    
    SLICE_X84Y83         FDRE (Setup_fdre_C_D)        0.094    14.284    div/internal_clock_reg[24]
  -------------------------------------------------------------------
                         required time                         14.284    
                         arrival time                          -6.092    
  -------------------------------------------------------------------
                         slack                                  8.192    

Slack (MET) :             8.203ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.839ns  (logic 1.497ns (81.404%)  route 0.342ns (18.596%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.993ns = ( 13.993 - 10.000 ) 
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.311     4.242    div/clka
    SLICE_X84Y77         FDRE                                         r  div/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y77         FDRE (Prop_fdre_C_Q)         0.393     4.635 r  div/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.342     4.976    div/internal_clock_reg_n_0_[1]
    SLICE_X84Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     5.475 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.475    div/internal_clock_reg[0]_i_1_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.567 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.567    div/internal_clock_reg[4]_i_1_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.659 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.659    div/internal_clock_reg[8]_i_1_n_0
    SLICE_X84Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.751 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.751    div/internal_clock_reg[12]_i_1_n_0
    SLICE_X84Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.843 r  div/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.843    div/internal_clock_reg[16]_i_1_n_0
    SLICE_X84Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     6.080 r  div/internal_clock_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.080    div/internal_clock_reg[20]_i_1_n_4
    SLICE_X84Y82         FDRE                                         r  div/internal_clock_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.215    13.993    div/clka
    SLICE_X84Y82         FDRE                                         r  div/internal_clock_reg[23]/C
                         clock pessimism              0.232    14.225    
                         clock uncertainty           -0.035    14.189    
    SLICE_X84Y82         FDRE (Setup_fdre_C_D)        0.094    14.283    div/internal_clock_reg[23]
  -------------------------------------------------------------------
                         required time                         14.283    
                         arrival time                          -6.080    
  -------------------------------------------------------------------
                         slack                                  8.203    

Slack (MET) :             8.217ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.825ns  (logic 1.483ns (81.262%)  route 0.342ns (18.738%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.993ns = ( 13.993 - 10.000 ) 
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.311     4.242    div/clka
    SLICE_X84Y77         FDRE                                         r  div/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y77         FDRE (Prop_fdre_C_Q)         0.393     4.635 r  div/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.342     4.976    div/internal_clock_reg_n_0_[1]
    SLICE_X84Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     5.475 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.475    div/internal_clock_reg[0]_i_1_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.567 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.567    div/internal_clock_reg[4]_i_1_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.659 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.659    div/internal_clock_reg[8]_i_1_n_0
    SLICE_X84Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.751 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.751    div/internal_clock_reg[12]_i_1_n_0
    SLICE_X84Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.843 r  div/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.843    div/internal_clock_reg[16]_i_1_n_0
    SLICE_X84Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.066 r  div/internal_clock_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.066    div/internal_clock_reg[20]_i_1_n_6
    SLICE_X84Y82         FDRE                                         r  div/internal_clock_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.215    13.993    div/clka
    SLICE_X84Y82         FDRE                                         r  div/internal_clock_reg[21]/C
                         clock pessimism              0.232    14.225    
                         clock uncertainty           -0.035    14.189    
    SLICE_X84Y82         FDRE (Setup_fdre_C_D)        0.094    14.283    div/internal_clock_reg[21]
  -------------------------------------------------------------------
                         required time                         14.283    
                         arrival time                          -6.066    
  -------------------------------------------------------------------
                         slack                                  8.217    

Slack (MET) :             8.260ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.782ns  (logic 1.440ns (80.810%)  route 0.342ns (19.190%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.993ns = ( 13.993 - 10.000 ) 
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.311     4.242    div/clka
    SLICE_X84Y77         FDRE                                         r  div/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y77         FDRE (Prop_fdre_C_Q)         0.393     4.635 r  div/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.342     4.976    div/internal_clock_reg_n_0_[1]
    SLICE_X84Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     5.475 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.475    div/internal_clock_reg[0]_i_1_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.567 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.567    div/internal_clock_reg[4]_i_1_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.659 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.659    div/internal_clock_reg[8]_i_1_n_0
    SLICE_X84Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.751 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.751    div/internal_clock_reg[12]_i_1_n_0
    SLICE_X84Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.843 r  div/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.843    div/internal_clock_reg[16]_i_1_n_0
    SLICE_X84Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     6.023 r  div/internal_clock_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.023    div/internal_clock_reg[20]_i_1_n_5
    SLICE_X84Y82         FDRE                                         r  div/internal_clock_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.215    13.993    div/clka
    SLICE_X84Y82         FDRE                                         r  div/internal_clock_reg[22]/C
                         clock pessimism              0.232    14.225    
                         clock uncertainty           -0.035    14.189    
    SLICE_X84Y82         FDRE (Setup_fdre_C_D)        0.094    14.283    div/internal_clock_reg[22]
  -------------------------------------------------------------------
                         required time                         14.283    
                         arrival time                          -6.023    
  -------------------------------------------------------------------
                         slack                                  8.260    

Slack (MET) :             8.283ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 1.417ns (80.559%)  route 0.342ns (19.441%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.993ns = ( 13.993 - 10.000 ) 
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.311     4.242    div/clka
    SLICE_X84Y77         FDRE                                         r  div/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y77         FDRE (Prop_fdre_C_Q)         0.393     4.635 r  div/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.342     4.976    div/internal_clock_reg_n_0_[1]
    SLICE_X84Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     5.475 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.475    div/internal_clock_reg[0]_i_1_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.567 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.567    div/internal_clock_reg[4]_i_1_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.659 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.659    div/internal_clock_reg[8]_i_1_n_0
    SLICE_X84Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.751 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.751    div/internal_clock_reg[12]_i_1_n_0
    SLICE_X84Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.843 r  div/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.843    div/internal_clock_reg[16]_i_1_n_0
    SLICE_X84Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.000 r  div/internal_clock_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.000    div/internal_clock_reg[20]_i_1_n_7
    SLICE_X84Y82         FDRE                                         r  div/internal_clock_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.215    13.993    div/clka
    SLICE_X84Y82         FDRE                                         r  div/internal_clock_reg[20]/C
                         clock pessimism              0.232    14.225    
                         clock uncertainty           -0.035    14.189    
    SLICE_X84Y82         FDRE (Setup_fdre_C_D)        0.094    14.283    div/internal_clock_reg[20]
  -------------------------------------------------------------------
                         required time                         14.283    
                         arrival time                          -6.000    
  -------------------------------------------------------------------
                         slack                                  8.283    

Slack (MET) :             8.294ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.747ns  (logic 1.405ns (80.425%)  route 0.342ns (19.575%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 13.992 - 10.000 ) 
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.311     4.242    div/clka
    SLICE_X84Y77         FDRE                                         r  div/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y77         FDRE (Prop_fdre_C_Q)         0.393     4.635 r  div/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.342     4.976    div/internal_clock_reg_n_0_[1]
    SLICE_X84Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     5.475 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.475    div/internal_clock_reg[0]_i_1_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.567 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.567    div/internal_clock_reg[4]_i_1_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.659 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.659    div/internal_clock_reg[8]_i_1_n_0
    SLICE_X84Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.751 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.751    div/internal_clock_reg[12]_i_1_n_0
    SLICE_X84Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     5.988 r  div/internal_clock_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.988    div/internal_clock_reg[16]_i_1_n_4
    SLICE_X84Y81         FDRE                                         r  div/internal_clock_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.214    13.992    div/clka
    SLICE_X84Y81         FDRE                                         r  div/internal_clock_reg[19]/C
                         clock pessimism              0.232    14.224    
                         clock uncertainty           -0.035    14.188    
    SLICE_X84Y81         FDRE (Setup_fdre_C_D)        0.094    14.282    div/internal_clock_reg[19]
  -------------------------------------------------------------------
                         required time                         14.282    
                         arrival time                          -5.988    
  -------------------------------------------------------------------
                         slack                                  8.294    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 disp/div_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.249ns (70.248%)  route 0.105ns (29.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.598     1.517    disp/clka
    SLICE_X81Y86         FDRE                                         r  disp/div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y86         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  disp/div_reg[11]/Q
                         net (fo=1, routed)           0.105     1.764    disp/div_reg_n_0_[11]
    SLICE_X81Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  disp/div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.872    disp/div_reg[8]_i_1_n_4
    SLICE_X81Y86         FDRE                                         r  disp/div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.869     2.034    disp/clka
    SLICE_X81Y86         FDRE                                         r  disp/div_reg[11]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X81Y86         FDRE (Hold_fdre_C_D)         0.105     1.622    disp/div_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 disp/div_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.249ns (70.248%)  route 0.105ns (29.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.598     1.517    disp/clka
    SLICE_X81Y85         FDRE                                         r  disp/div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y85         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  disp/div_reg[7]/Q
                         net (fo=1, routed)           0.105     1.764    disp/div_reg_n_0_[7]
    SLICE_X81Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  disp/div_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.872    disp/div_reg[4]_i_1_n_4
    SLICE_X81Y85         FDRE                                         r  disp/div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.869     2.034    disp/clka
    SLICE_X81Y85         FDRE                                         r  disp/div_reg[7]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X81Y85         FDRE (Hold_fdre_C_D)         0.105     1.622    disp/div_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 disp/div_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.249ns (70.248%)  route 0.105ns (29.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.598     1.517    disp/clka
    SLICE_X81Y84         FDRE                                         r  disp/div_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y84         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  disp/div_reg[3]/Q
                         net (fo=1, routed)           0.105     1.764    disp/div_reg_n_0_[3]
    SLICE_X81Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  disp/div_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.872    disp/div_reg[0]_i_1_n_4
    SLICE_X81Y84         FDRE                                         r  disp/div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.868     2.033    disp/clka
    SLICE_X81Y84         FDRE                                         r  disp/div_reg[3]/C
                         clock pessimism             -0.515     1.517    
    SLICE_X81Y84         FDRE (Hold_fdre_C_D)         0.105     1.622    disp/div_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 div/internal_clock_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.596     1.515    div/clka
    SLICE_X84Y78         FDRE                                         r  div/internal_clock_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y78         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  div/internal_clock_reg[6]/Q
                         net (fo=1, routed)           0.110     1.790    div/internal_clock_reg_n_0_[6]
    SLICE_X84Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.900 r  div/internal_clock_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.900    div/internal_clock_reg[4]_i_1_n_5
    SLICE_X84Y78         FDRE                                         r  div/internal_clock_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.866     2.031    div/clka
    SLICE_X84Y78         FDRE                                         r  div/internal_clock_reg[6]/C
                         clock pessimism             -0.515     1.515    
    SLICE_X84Y78         FDRE (Hold_fdre_C_D)         0.134     1.649    div/internal_clock_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 div/internal_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.596     1.515    div/clka
    SLICE_X84Y77         FDRE                                         r  div/internal_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y77         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  div/internal_clock_reg[2]/Q
                         net (fo=1, routed)           0.110     1.790    div/internal_clock_reg_n_0_[2]
    SLICE_X84Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.900 r  div/internal_clock_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.900    div/internal_clock_reg[0]_i_1_n_5
    SLICE_X84Y77         FDRE                                         r  div/internal_clock_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.865     2.030    div/clka
    SLICE_X84Y77         FDRE                                         r  div/internal_clock_reg[2]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X84Y77         FDRE (Hold_fdre_C_D)         0.134     1.649    div/internal_clock_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 div/internal_clock_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.597     1.516    div/clka
    SLICE_X84Y79         FDRE                                         r  div/internal_clock_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y79         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  div/internal_clock_reg[10]/Q
                         net (fo=1, routed)           0.110     1.791    div/internal_clock_reg_n_0_[10]
    SLICE_X84Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.901 r  div/internal_clock_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.901    div/internal_clock_reg[8]_i_1_n_5
    SLICE_X84Y79         FDRE                                         r  div/internal_clock_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.867     2.032    div/clka
    SLICE_X84Y79         FDRE                                         r  div/internal_clock_reg[10]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X84Y79         FDRE (Hold_fdre_C_D)         0.134     1.650    div/internal_clock_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 div/internal_clock_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.599     1.518    div/clka
    SLICE_X84Y81         FDRE                                         r  div/internal_clock_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y81         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  div/internal_clock_reg[18]/Q
                         net (fo=1, routed)           0.110     1.793    div/internal_clock_reg_n_0_[18]
    SLICE_X84Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.903 r  div/internal_clock_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.903    div/internal_clock_reg[16]_i_1_n_5
    SLICE_X84Y81         FDRE                                         r  div/internal_clock_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.869     2.034    div/clka
    SLICE_X84Y81         FDRE                                         r  div/internal_clock_reg[18]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X84Y81         FDRE (Hold_fdre_C_D)         0.134     1.652    div/internal_clock_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 div/internal_clock_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.600     1.519    div/clka
    SLICE_X84Y82         FDRE                                         r  div/internal_clock_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y82         FDRE (Prop_fdre_C_Q)         0.164     1.683 r  div/internal_clock_reg[22]/Q
                         net (fo=1, routed)           0.110     1.794    div/internal_clock_reg_n_0_[22]
    SLICE_X84Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.904 r  div/internal_clock_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.904    div/internal_clock_reg[20]_i_1_n_5
    SLICE_X84Y82         FDRE                                         r  div/internal_clock_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.870     2.035    div/clka
    SLICE_X84Y82         FDRE                                         r  div/internal_clock_reg[22]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X84Y82         FDRE (Hold_fdre_C_D)         0.134     1.653    div/internal_clock_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 div/internal_clock_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.598     1.517    div/clka
    SLICE_X84Y80         FDRE                                         r  div/internal_clock_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y80         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  div/internal_clock_reg[14]/Q
                         net (fo=1, routed)           0.110     1.792    div/internal_clock_reg_n_0_[14]
    SLICE_X84Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.902 r  div/internal_clock_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.902    div/internal_clock_reg[12]_i_1_n_5
    SLICE_X84Y80         FDRE                                         r  div/internal_clock_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.868     2.033    div/clka
    SLICE_X84Y80         FDRE                                         r  div/internal_clock_reg[14]/C
                         clock pessimism             -0.515     1.517    
    SLICE_X84Y80         FDRE (Hold_fdre_C_D)         0.134     1.651    div/internal_clock_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 disp/div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.252ns (70.494%)  route 0.105ns (29.506%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.598     1.517    disp/clka
    SLICE_X81Y86         FDRE                                         r  disp/div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y86         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  disp/div_reg[10]/Q
                         net (fo=1, routed)           0.105     1.764    disp/div_reg_n_0_[10]
    SLICE_X81Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.875 r  disp/div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.875    disp/div_reg[8]_i_1_n_5
    SLICE_X81Y86         FDRE                                         r  disp/div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.869     2.034    disp/clka
    SLICE_X81Y86         FDRE                                         r  disp/div_reg[10]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X81Y86         FDRE (Hold_fdre_C_D)         0.105     1.622    disp/div_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB18_X3Y34    lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB18_X3Y34    lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X81Y84    disp/div_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X81Y86    disp/div_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X81Y86    disp/div_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X81Y87    disp/div_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X81Y87    disp/div_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X81Y87    disp/div_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X81Y87    disp/div_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y84    disp/div_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y84    disp/div_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y84    disp/div_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y84    disp/div_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y79    div/internal_clock_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y79    div/internal_clock_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y80    div/internal_clock_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y80    div/internal_clock_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y80    div/internal_clock_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y80    div/internal_clock_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y84    disp/div_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y84    disp/div_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y84    disp/div_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y84    disp/div_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y79    div/internal_clock_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y79    div/internal_clock_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y79    div/internal_clock_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y79    div/internal_clock_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y86    disp/div_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y86    disp/div_reg[11]/C



