\begin{tikzpicture}[node distance=2cm,>=Latex]
    \node [ text width=6cm, align=center, line width=1.5pt] (code) {
        \begin{lstlisting}[title = Verilog code example]
module c15(G1,G2,G3,G6,G7,G19,G22);
input G1,G2,G3,G6,G7;
output G19,G22;

  wire G10,G11,G16;

  nand NAND2_0(G10,G1,G3);
  xor  XOR2_0(G11,G3,G6);
  nand NAND2_1(G16,G2,G11);
  and  AND2_0(G19,G11,G7);
  nor NOR2_0(G22,G10,G16);

endmodule
        \end{lstlisting}
    };
    
    \node [draw,  fill = datemagenta!40, text width=3cm, minimum height=2cm, align=center, right=1.25cm of code, line width=1.5pt] (model) {Digital Circuit Model};
    \node [draw,  text width=3cm,fill = dateblue!30, minimum height=1cm, align=center, above=0.5cm of model, line width=1.5pt] (embedding) {Embedding Layer};
    \node [draw, fill = Paired-9!40, text width=2cm, minimum height=1cm,align=center, below=0.5cm of model, line width=1.5pt] (loss) {Loss Calculation};
    \node [text width=6.1cm, align=center, right=1.cm of model, yshift=-2.25cm] (parsed) { \lstset{style=mystyle} \begin{lstlisting}[language=Python, title=PyTorch description of the Verilog code]
import torch.nn as nn

def AND(a, b):
    return a * b

def XOR(a, b):
    return (1 - a) * b + a * (1 - b)

def NAND(a, b):
    return 1 - a * b

def NOR(a, b):
    return (1 - a) * (1 - b)
    
class c15(nn.Module):
    def __init__(self):
        super().__init__()

    def forward(self, inputs):
        G1, G2, G3, G6, G7 = inputs
        G10 = NAND(G1, G3)
        G11 = XOR(G3, G6)
        G16 = NAND(G2, G11)
        G19 = AND(G11, G7)
        G22 = NOR(G10, G16)
        outputs = G19, G22

        return outputs
\end{lstlisting}};
    
    % Arrows
    \draw [->, >=stealth, line width=1.5pt, dashed] (code) -- node[above] {Parser} (model);
    \draw [->] (embedding.south) -- (model.north);
    \draw [->] (model.south) -- (loss.north);
    \draw [dashed, >=stealth, line width=1.5pt] (model.north east) -- ([shift={(0,-1cm)}]parsed.north west);
    \draw [dashed, >=stealth, line width=1.5pt] (model.south east) -- ([shift={(0,0.35cm)}]parsed.south west);

    \begin{scope}[scale=0.9] 
    
    \node[nand gate US, draw, logic gate inputs={nnnnn}, fill =  dateblue!10, scale = 0.9] (NAND2_0) at (0 -0.5,-5) {};
    \node[xor gate US, draw, logic gate inputs={nnnnn}, fill =  dateblue!10, scale = 1.7] (NAND2_1) at (0 -0.5,-6.5) {};
    \node[nand gate US, draw, logic gate inputs={nnnnn}, fill =  dateblue!10, scale = 0.9] (NAND2_2) at (3 -0.5,-5.75) {};
    \node[and gate US, draw, logic gate inputs={nnnnn}, fill =  dateblue!10, scale = 0.9] (NAND2_3) at (3 -0.5,-7.25) {};
    \node[nor gate US, draw, logic gate inputs={nnnnn}, fill =  dateblue!10, scale = 0.9] (NAND2_4) at (6 -0.5,-5) {};
    \node[] (NAND2_5) at (6 -0.5,-6.5) {};

    \draw (NAND2_0.input 1) -- ++(-1,0) node[left] {$G1$};
    \draw (NAND2_0.input 5) -- ++(-1,0) node[left] {$G3$};
    \draw (NAND2_1.input 1) -- ++(-1,0) node[left] {$G3$};
    \draw (NAND2_1.input 2) -- ++(-1,0) node[left] {$G6$};
    \draw (NAND2_2.input 1) -- ++(-1,0) node[left] {$G2$};
    % \draw (NAND2_2.input 5) -- ++(-1,0) node[left] {$G9$};
    % \draw (NAND2_3.input 1) -- ++(-1,0) node[left] {$G9$};
    \draw (NAND2_3.input 5) -- ++(-1,0) node[left] {$G7$};
    
    % \draw (NAND2_4.input 1) -- ++(-1,0) node[left] {$G8$};
    % \draw (NAND2_4.input 5) -- ++(-1,0) node[left] {$G12$};
    % \draw (NAND2_5.input 1) -- ++(-1,0) node[left] {$G12$};
    % \draw (NAND2_5.input 5) -- ++(-1,0) node[left] {$G15$};
    
    % \draw (NAND2_0.output) -- (NAND2_1.input 1);
    \draw (NAND2_1.output)  node[shift={(-0.15,0)}, above right] {$G11$} -- ([xshift=0.75cm]NAND2_1.output) |- (NAND2_2.input 5);
    \draw (NAND2_1.output) -- ([xshift=0.75cm]NAND2_1.output) |- (NAND2_3.input 1);
    \draw (NAND2_0.output) node[shift={(-0.15,0)}, above right] {$G10$}  -- ([xshift=2cm]NAND2_0.output) |- (NAND2_4.input 1);
    \draw (NAND2_2.output) node[shift={(-0.15,0)}, above right] {$G16$}  -- ([xshift=0.75cm]NAND2_2.output) |- (NAND2_4.input 5);
    % \draw (NAND2_2.output) -- (NAND2_4.input 5);
    % \draw (NAND2_3.output) -- (NAND2_5.input 5);
    % \draw (NAND2_3.output) -- ([xshift=0.75cm]NAND2_3.output) |- (NAND2_5.input 5);
    % \draw (NAND2_2.output) -- ([xshift=0.75cm]NAND2_2.output) |- (NAND2_5.input 1);
    \draw (NAND2_4.output) -- ++(1,0) node[right] {$G22$};
    \draw (NAND2_3.output) -- ++(1,0) node[right] {$G19$};


    
    
        \draw [line width=1.5pt]([shift={(-1.5,0.)}]NAND2_0.north west) ++(-0.5,0.5) rectangle ([shift={(2.8,-1.25)}]NAND2_5.south east);
        \node[above left] at ([shift={(2.5,-1.25)}]NAND2_5.south east) {Module c15};
    

    \draw [dashed, >=stealth, line width=1.5pt] ([shift={(0,0.29)}]code.south west) -- ([shift={(-2,0.5)}]NAND2_0.north west);
    \draw [dashed, >=stealth, line width=1.5pt] ([shift={(0,0.29)}]code.south east) -- ([shift={(2.8,2.7)}]NAND2_5.south east);
    \end{scope}
    
\end{tikzpicture}