{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/leoco/Documents/college/Lab AOC/Processor/DataMemory/DataMemory.v " "Source file: C:/Users/leoco/Documents/college/Lab AOC/Processor/DataMemory/DataMemory.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1531487024758 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1531487024758 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/leoco/Documents/college/Lab AOC/Processor/DataMemory/DataMemory.v " "Source file: C:/Users/leoco/Documents/college/Lab AOC/Processor/DataMemory/DataMemory.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1531487024820 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1531487024820 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/leoco/Documents/college/Lab AOC/Processor/DataMemory/DataMemory.v " "Source file: C:/Users/leoco/Documents/college/Lab AOC/Processor/DataMemory/DataMemory.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1531487024878 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1531487024878 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1531487025444 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1531487025450 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 13 10:03:45 2018 " "Processing started: Fri Jul 13 10:03:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1531487025450 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487025450 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CoreBassier -c CoreBassier " "Command: quartus_map --read_settings_files=on --write_settings_files=off CoreBassier -c CoreBassier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487025450 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1531487026128 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1531487026128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divfreq.v 1 1 " "Found 1 design units, including 1 entities, in source file divfreq.v" { { "Info" "ISGN_ENTITY_NAME" "1 divfreq " "Found entity 1: divfreq" {  } { { "divfreq.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/divfreq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531487041771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste.v 1 1 " "Found 1 design units, including 1 entities, in source file teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 teste " "Found entity 1: teste" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531487041777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041777 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(21) " "Verilog Module Declaration warning at main.v(21): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 21 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487041782 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(20) " "Verilog Module Declaration warning at main.v(20): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 20 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487041782 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(19) " "Verilog Module Declaration warning at main.v(19): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 19 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487041783 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(18) " "Verilog Module Declaration warning at main.v(18): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 18 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487041783 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(17) " "Verilog Module Declaration warning at main.v(17): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 17 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487041783 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(16) " "Verilog Module Declaration warning at main.v(16): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 16 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487041783 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(15) " "Verilog Module Declaration warning at main.v(15): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 15 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487041783 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(14) " "Verilog Module Declaration warning at main.v(14): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 14 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487041783 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(13) " "Verilog Module Declaration warning at main.v(13): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 13 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487041783 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(12) " "Verilog Module Declaration warning at main.v(12): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 12 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487041783 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(11) " "Verilog Module Declaration warning at main.v(11): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 11 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487041783 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(10) " "Verilog Module Declaration warning at main.v(10): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 10 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487041783 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(9) " "Verilog Module Declaration warning at main.v(9): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 9 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487041783 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(8) " "Verilog Module Declaration warning at main.v(8): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 8 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487041783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531487041784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC/PC.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/PC/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531487041790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io/io.v 1 1 " "Found 1 design units, including 1 entities, in source file io/io.v" { { "Info" "ISGN_ENTITY_NAME" "1 IO " "Found entity 1: IO" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/IO/IO.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531487041795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionsmemory/instructionsmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionsmemory/instructionsmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionsMemory " "Found entity 1: InstructionsMemory" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/InstructionsMemory/InstructionsMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531487041801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory/datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory/datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory/DataMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/DataMemory/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531487041806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit/controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit/controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit/ControlUnit.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ControlUnit/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531487041812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041812 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 ALU.v(34) " "Verilog HDL Expression warning at ALU.v(34): truncated literal to match 8 bits" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 34 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1531487041816 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 ALU.v(48) " "Verilog HDL Expression warning at ALU.v(48): truncated literal to match 8 bits" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 48 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1531487041816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531487041817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registersbank/registersbank.v 1 1 " "Found 1 design units, including 1 entities, in source file registersbank/registersbank.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegistersBank " "Found entity 1: RegistersBank" {  } { { "RegistersBank/RegistersBank.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/RegistersBank/RegistersBank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531487041823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041823 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1531487041952 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataB main.v(82) " "Verilog HDL Always Construct warning at main.v(82): variable \"dataB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487041956 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataA main.v(86) " "Verilog HDL Always Construct warning at main.v(86): variable \"dataA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487041956 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "aluOut main.v(92) " "Verilog HDL Always Construct warning at main.v(92): variable \"aluOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487041956 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "memoryOut main.v(93) " "Verilog HDL Always Construct warning at main.v(93): variable \"memoryOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487041956 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inputOut main.v(94) " "Verilog HDL Always Construct warning at main.v(94): variable \"inputOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487041957 "|main"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "main.v(91) " "Verilog HDL Case Statement warning at main.v(91): incomplete case statement has no default case item" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 91 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1531487041957 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataToWrite main.v(77) " "Verilog HDL Always Construct warning at main.v(77): inferring latch(es) for variable \"dataToWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531487041957 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "aluError main.v(48) " "Output port \"aluError\" at main.v(48) has no driver" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1531487041957 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[0\] main.v(77) " "Inferred latch for \"dataToWrite\[0\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041957 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[1\] main.v(77) " "Inferred latch for \"dataToWrite\[1\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041957 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[2\] main.v(77) " "Inferred latch for \"dataToWrite\[2\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041957 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[3\] main.v(77) " "Inferred latch for \"dataToWrite\[3\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041957 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[4\] main.v(77) " "Inferred latch for \"dataToWrite\[4\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041957 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[5\] main.v(77) " "Inferred latch for \"dataToWrite\[5\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041957 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[6\] main.v(77) " "Inferred latch for \"dataToWrite\[6\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041957 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[7\] main.v(77) " "Inferred latch for \"dataToWrite\[7\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041957 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[8\] main.v(77) " "Inferred latch for \"dataToWrite\[8\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041957 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[9\] main.v(77) " "Inferred latch for \"dataToWrite\[9\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041957 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[10\] main.v(77) " "Inferred latch for \"dataToWrite\[10\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041957 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[11\] main.v(77) " "Inferred latch for \"dataToWrite\[11\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041957 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[12\] main.v(77) " "Inferred latch for \"dataToWrite\[12\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041957 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[13\] main.v(77) " "Inferred latch for \"dataToWrite\[13\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041957 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[14\] main.v(77) " "Inferred latch for \"dataToWrite\[14\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041957 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[15\] main.v(77) " "Inferred latch for \"dataToWrite\[15\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041957 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[16\] main.v(77) " "Inferred latch for \"dataToWrite\[16\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041958 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[17\] main.v(77) " "Inferred latch for \"dataToWrite\[17\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041958 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[18\] main.v(77) " "Inferred latch for \"dataToWrite\[18\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041958 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[19\] main.v(77) " "Inferred latch for \"dataToWrite\[19\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041958 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[20\] main.v(77) " "Inferred latch for \"dataToWrite\[20\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041958 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[21\] main.v(77) " "Inferred latch for \"dataToWrite\[21\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041958 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[22\] main.v(77) " "Inferred latch for \"dataToWrite\[22\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041958 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[23\] main.v(77) " "Inferred latch for \"dataToWrite\[23\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041958 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[24\] main.v(77) " "Inferred latch for \"dataToWrite\[24\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041958 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[25\] main.v(77) " "Inferred latch for \"dataToWrite\[25\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041958 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[26\] main.v(77) " "Inferred latch for \"dataToWrite\[26\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041958 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[27\] main.v(77) " "Inferred latch for \"dataToWrite\[27\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041958 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[28\] main.v(77) " "Inferred latch for \"dataToWrite\[28\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041958 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[29\] main.v(77) " "Inferred latch for \"dataToWrite\[29\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041958 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[30\] main.v(77) " "Inferred latch for \"dataToWrite\[30\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041958 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[31\] main.v(77) " "Inferred latch for \"dataToWrite\[31\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041958 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq divfreq:div " "Elaborating entity \"divfreq\" for hierarchy \"divfreq:div\"" {  } { { "main.v" "div" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487041960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:programCounter " "Elaborating entity \"PC\" for hierarchy \"PC:programCounter\"" {  } { { "main.v" "programCounter" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487041962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionsMemory InstructionsMemory:instructionsMemory " "Elaborating entity \"InstructionsMemory\" for hierarchy \"InstructionsMemory:instructionsMemory\"" {  } { { "main.v" "instructionsMemory" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487041965 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.data_a 0 InstructionsMemory.v(10) " "Net \"ram.data_a\" at InstructionsMemory.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/InstructionsMemory/InstructionsMemory.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1531487041966 "|main|InstructionsMemory:instructionsMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.waddr_a 0 InstructionsMemory.v(10) " "Net \"ram.waddr_a\" at InstructionsMemory.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/InstructionsMemory/InstructionsMemory.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1531487041966 "|main|InstructionsMemory:instructionsMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.we_a 0 InstructionsMemory.v(10) " "Net \"ram.we_a\" at InstructionsMemory.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/InstructionsMemory/InstructionsMemory.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1531487041966 "|main|InstructionsMemory:instructionsMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:controlUnit " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:controlUnit\"" {  } { { "main.v" "controlUnit" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487041968 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(117) " "Verilog HDL assignment warning at ControlUnit.v(117): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit/ControlUnit.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ControlUnit/ControlUnit.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531487041969 "|main|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(118) " "Verilog HDL assignment warning at ControlUnit.v(118): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit/ControlUnit.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ControlUnit/ControlUnit.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531487041969 "|main|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(119) " "Verilog HDL assignment warning at ControlUnit.v(119): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit/ControlUnit.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ControlUnit/ControlUnit.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531487041969 "|main|ControlUnit:controlUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistersBank RegistersBank:registersBank " "Elaborating entity \"RegistersBank\" for hierarchy \"RegistersBank:registersBank\"" {  } { { "main.v" "registersBank" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487041971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "main.v" "alu" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487041975 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(34) " "Verilog HDL assignment warning at ALU.v(34): truncated value with size 32 to match size of target (1)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531487041977 "|main|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 ALU.v(35) " "Verilog HDL assignment warning at ALU.v(35): truncated value with size 64 to match size of target (32)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531487041977 "|main|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(48) " "Verilog HDL assignment warning at ALU.v(48): truncated value with size 32 to match size of target (1)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531487041977 "|main|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 ALU.v(49) " "Verilog HDL assignment warning at ALU.v(49): truncated value with size 64 to match size of target (32)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531487041977 "|main|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(56) " "Verilog HDL assignment warning at ALU.v(56): truncated value with size 32 to match size of target (1)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531487041977 "|main|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(107) " "Verilog HDL assignment warning at ALU.v(107): truncated value with size 32 to match size of target (1)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531487041977 "|main|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataC ALU.v(25) " "Verilog HDL Always Construct warning at ALU.v(25): inferring latch(es) for variable \"dataC\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531487041977 "|main|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "_temp ALU.v(25) " "Verilog HDL Always Construct warning at ALU.v(25): inferring latch(es) for variable \"_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531487041977 "|main|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "overflow ALU.v(25) " "Verilog HDL Always Construct warning at ALU.v(25): inferring latch(es) for variable \"overflow\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531487041977 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow ALU.v(25) " "Inferred latch for \"overflow\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041978 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[0\] ALU.v(25) " "Inferred latch for \"dataC\[0\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041978 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[1\] ALU.v(25) " "Inferred latch for \"dataC\[1\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041978 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[2\] ALU.v(25) " "Inferred latch for \"dataC\[2\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041978 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[3\] ALU.v(25) " "Inferred latch for \"dataC\[3\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041978 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[4\] ALU.v(25) " "Inferred latch for \"dataC\[4\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041978 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[5\] ALU.v(25) " "Inferred latch for \"dataC\[5\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041978 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[6\] ALU.v(25) " "Inferred latch for \"dataC\[6\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041978 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[7\] ALU.v(25) " "Inferred latch for \"dataC\[7\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041978 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[8\] ALU.v(25) " "Inferred latch for \"dataC\[8\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041978 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[9\] ALU.v(25) " "Inferred latch for \"dataC\[9\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041978 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[10\] ALU.v(25) " "Inferred latch for \"dataC\[10\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041978 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[11\] ALU.v(25) " "Inferred latch for \"dataC\[11\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041978 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[12\] ALU.v(25) " "Inferred latch for \"dataC\[12\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041978 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[13\] ALU.v(25) " "Inferred latch for \"dataC\[13\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041978 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[14\] ALU.v(25) " "Inferred latch for \"dataC\[14\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041978 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[15\] ALU.v(25) " "Inferred latch for \"dataC\[15\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041978 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[16\] ALU.v(25) " "Inferred latch for \"dataC\[16\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041978 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[17\] ALU.v(25) " "Inferred latch for \"dataC\[17\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041978 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[18\] ALU.v(25) " "Inferred latch for \"dataC\[18\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041978 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[19\] ALU.v(25) " "Inferred latch for \"dataC\[19\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041978 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[20\] ALU.v(25) " "Inferred latch for \"dataC\[20\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041979 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[21\] ALU.v(25) " "Inferred latch for \"dataC\[21\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041979 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[22\] ALU.v(25) " "Inferred latch for \"dataC\[22\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041979 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[23\] ALU.v(25) " "Inferred latch for \"dataC\[23\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041979 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[24\] ALU.v(25) " "Inferred latch for \"dataC\[24\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041979 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[25\] ALU.v(25) " "Inferred latch for \"dataC\[25\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041979 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[26\] ALU.v(25) " "Inferred latch for \"dataC\[26\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041979 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[27\] ALU.v(25) " "Inferred latch for \"dataC\[27\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041979 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[28\] ALU.v(25) " "Inferred latch for \"dataC\[28\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041979 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[29\] ALU.v(25) " "Inferred latch for \"dataC\[29\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041979 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[30\] ALU.v(25) " "Inferred latch for \"dataC\[30\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041979 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[31\] ALU.v(25) " "Inferred latch for \"dataC\[31\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487041979 "|main|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:dataMemory " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:dataMemory\"" {  } { { "main.v" "dataMemory" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487041981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "teste teste:testera " "Elaborating entity \"teste\" for hierarchy \"teste:testera\"" {  } { { "main.v" "testera" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487042148 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "negative teste.v(23) " "Verilog HDL or VHDL warning at teste.v(23): object \"negative\" assigned a value but never read" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531487042151 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_hex0 teste.v(29) " "Verilog HDL or VHDL warning at teste.v(29): object \"_hex0\" assigned a value but never read" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531487042151 "|main|teste:testera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode teste.v(50) " "Verilog HDL Always Construct warning at teste.v(50): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487042151 "|main|teste:testera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data teste.v(57) " "Verilog HDL Always Construct warning at teste.v(57): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487042151 "|main|teste:testera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data teste.v(60) " "Verilog HDL Always Construct warning at teste.v(60): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487042151 "|main|teste:testera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data teste.v(65) " "Verilog HDL Always Construct warning at teste.v(65): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487042151 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 teste.v(78) " "Verilog HDL assignment warning at teste.v(78): truncated value with size 32 to match size of target (4)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531487042151 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 teste.v(76) " "Verilog HDL assignment warning at teste.v(76): truncated value with size 32 to match size of target (4)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531487042152 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 teste.v(74) " "Verilog HDL assignment warning at teste.v(74): truncated value with size 32 to match size of target (4)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531487042152 "|main|teste:testera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address teste.v(130) " "Verilog HDL Always Construct warning at teste.v(130): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 130 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487042152 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 teste.v(134) " "Verilog HDL assignment warning at teste.v(134): truncated value with size 8 to match size of target (7)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531487042152 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 teste.v(135) " "Verilog HDL assignment warning at teste.v(135): truncated value with size 8 to match size of target (7)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531487042152 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 teste.v(136) " "Verilog HDL assignment warning at teste.v(136): truncated value with size 8 to match size of target (7)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531487042152 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 teste.v(138) " "Verilog HDL assignment warning at teste.v(138): truncated value with size 8 to match size of target (7)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531487042152 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 teste.v(139) " "Verilog HDL assignment warning at teste.v(139): truncated value with size 8 to match size of target (7)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531487042152 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 teste.v(140) " "Verilog HDL assignment warning at teste.v(140): truncated value with size 8 to match size of target (7)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531487042152 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 teste.v(143) " "Verilog HDL assignment warning at teste.v(143): truncated value with size 8 to match size of target (7)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531487042152 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 teste.v(144) " "Verilog HDL assignment warning at teste.v(144): truncated value with size 8 to match size of target (7)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531487042152 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 teste.v(146) " "Verilog HDL assignment warning at teste.v(146): truncated value with size 8 to match size of target (7)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531487042152 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 teste.v(149) " "Verilog HDL assignment warning at teste.v(149): truncated value with size 8 to match size of target (7)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531487042152 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 teste.v(150) " "Verilog HDL assignment warning at teste.v(150): truncated value with size 8 to match size of target (7)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531487042152 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 teste.v(152) " "Verilog HDL assignment warning at teste.v(152): truncated value with size 8 to match size of target (7)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531487042152 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "teste.v(130) " "Verilog HDL Case Statement warning at teste.v(130): incomplete case statement has no default case item" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 130 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1531487042152 "|main|teste:testera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address teste.v(158) " "Verilog HDL Always Construct warning at teste.v(158): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 158 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487042152 "|main|teste:testera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw17 teste.v(178) " "Verilog HDL Always Construct warning at teste.v(178): variable \"sw17\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487042152 "|main|teste:testera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw16 teste.v(178) " "Verilog HDL Always Construct warning at teste.v(178): variable \"sw16\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487042152 "|main|teste:testera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw15 teste.v(178) " "Verilog HDL Always Construct warning at teste.v(178): variable \"sw15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487042153 "|main|teste:testera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw14 teste.v(178) " "Verilog HDL Always Construct warning at teste.v(178): variable \"sw14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487042153 "|main|teste:testera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw13 teste.v(178) " "Verilog HDL Always Construct warning at teste.v(178): variable \"sw13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487042153 "|main|teste:testera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw12 teste.v(178) " "Verilog HDL Always Construct warning at teste.v(178): variable \"sw12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487042153 "|main|teste:testera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw11 teste.v(178) " "Verilog HDL Always Construct warning at teste.v(178): variable \"sw11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487042153 "|main|teste:testera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw10 teste.v(178) " "Verilog HDL Always Construct warning at teste.v(178): variable \"sw10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487042153 "|main|teste:testera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw9 teste.v(178) " "Verilog HDL Always Construct warning at teste.v(178): variable \"sw9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487042153 "|main|teste:testera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw8 teste.v(178) " "Verilog HDL Always Construct warning at teste.v(178): variable \"sw8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487042153 "|main|teste:testera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw7 teste.v(178) " "Verilog HDL Always Construct warning at teste.v(178): variable \"sw7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487042153 "|main|teste:testera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw6 teste.v(178) " "Verilog HDL Always Construct warning at teste.v(178): variable \"sw6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487042153 "|main|teste:testera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw5 teste.v(178) " "Verilog HDL Always Construct warning at teste.v(178): variable \"sw5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487042153 "|main|teste:testera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw4 teste.v(178) " "Verilog HDL Always Construct warning at teste.v(178): variable \"sw4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487042153 "|main|teste:testera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw3 teste.v(178) " "Verilog HDL Always Construct warning at teste.v(178): variable \"sw3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487042153 "|main|teste:testera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw2 teste.v(178) " "Verilog HDL Always Construct warning at teste.v(178): variable \"sw2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487042153 "|main|teste:testera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw1 teste.v(178) " "Verilog HDL Always Construct warning at teste.v(178): variable \"sw1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487042153 "|main|teste:testera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw0 teste.v(178) " "Verilog HDL Always Construct warning at teste.v(178): variable \"sw0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487042153 "|main|teste:testera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "key1 teste.v(180) " "Verilog HDL Always Construct warning at teste.v(180): variable \"key1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 180 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487042153 "|main|teste:testera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "key2 teste.v(181) " "Verilog HDL Always Construct warning at teste.v(181): variable \"key2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 181 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487042153 "|main|teste:testera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "key3 teste.v(182) " "Verilog HDL Always Construct warning at teste.v(182): variable \"key3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 182 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487042153 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "teste.v(158) " "Verilog HDL Case Statement warning at teste.v(158): incomplete case statement has no default case item" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 158 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1531487042153 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "teste.v(50) " "Verilog HDL Case Statement warning at teste.v(50): incomplete case statement has no default case item" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1531487042154 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "_hex1 teste.v(34) " "Verilog HDL Always Construct warning at teste.v(34): inferring latch(es) for variable \"_hex1\", which holds its previous value in one or more paths through the always construct" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531487042154 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "_hex2 teste.v(34) " "Verilog HDL Always Construct warning at teste.v(34): inferring latch(es) for variable \"_hex2\", which holds its previous value in one or more paths through the always construct" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531487042154 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "_hex3 teste.v(34) " "Verilog HDL Always Construct warning at teste.v(34): inferring latch(es) for variable \"_hex3\", which holds its previous value in one or more paths through the always construct" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531487042154 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "_hex4 teste.v(34) " "Verilog HDL Always Construct warning at teste.v(34): inferring latch(es) for variable \"_hex4\", which holds its previous value in one or more paths through the always construct" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531487042154 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "_hex5 teste.v(34) " "Verilog HDL Always Construct warning at teste.v(34): inferring latch(es) for variable \"_hex5\", which holds its previous value in one or more paths through the always construct" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531487042154 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "_hex6 teste.v(34) " "Verilog HDL Always Construct warning at teste.v(34): inferring latch(es) for variable \"_hex6\", which holds its previous value in one or more paths through the always construct" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531487042154 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "_hex7 teste.v(34) " "Verilog HDL Always Construct warning at teste.v(34): inferring latch(es) for variable \"_hex7\", which holds its previous value in one or more paths through the always construct" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531487042154 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i teste.v(34) " "Verilog HDL Always Construct warning at teste.v(34): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531487042154 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "_temp teste.v(34) " "Verilog HDL Always Construct warning at teste.v(34): inferring latch(es) for variable \"_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531487042154 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hundred teste.v(34) " "Verilog HDL Always Construct warning at teste.v(34): inferring latch(es) for variable \"hundred\", which holds its previous value in one or more paths through the always construct" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531487042154 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ten teste.v(34) " "Verilog HDL Always Construct warning at teste.v(34): inferring latch(es) for variable \"ten\", which holds its previous value in one or more paths through the always construct" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531487042154 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "unit teste.v(34) " "Verilog HDL Always Construct warning at teste.v(34): inferring latch(es) for variable \"unit\", which holds its previous value in one or more paths through the always construct" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531487042154 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "outHundreds teste.v(34) " "Verilog HDL Always Construct warning at teste.v(34): inferring latch(es) for variable \"outHundreds\", which holds its previous value in one or more paths through the always construct" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531487042154 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "outTens teste.v(34) " "Verilog HDL Always Construct warning at teste.v(34): inferring latch(es) for variable \"outTens\", which holds its previous value in one or more paths through the always construct" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531487042154 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "outUnits teste.v(34) " "Verilog HDL Always Construct warning at teste.v(34): inferring latch(es) for variable \"outUnits\", which holds its previous value in one or more paths through the always construct" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531487042154 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex0 teste.v(34) " "Verilog HDL Always Construct warning at teste.v(34): inferring latch(es) for variable \"hex0\", which holds its previous value in one or more paths through the always construct" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531487042154 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[0\] teste.v(50) " "Inferred latch for \"hex0\[0\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042154 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[1\] teste.v(50) " "Inferred latch for \"hex0\[1\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042154 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[2\] teste.v(50) " "Inferred latch for \"hex0\[2\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042154 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[3\] teste.v(50) " "Inferred latch for \"hex0\[3\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042154 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[4\] teste.v(50) " "Inferred latch for \"hex0\[4\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042155 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[5\] teste.v(50) " "Inferred latch for \"hex0\[5\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042155 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[6\] teste.v(50) " "Inferred latch for \"hex0\[6\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042155 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[0\] teste.v(50) " "Inferred latch for \"_temp\[0\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042155 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[1\] teste.v(50) " "Inferred latch for \"_temp\[1\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042155 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[2\] teste.v(50) " "Inferred latch for \"_temp\[2\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042155 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[3\] teste.v(50) " "Inferred latch for \"_temp\[3\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042155 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[4\] teste.v(50) " "Inferred latch for \"_temp\[4\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042155 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[5\] teste.v(50) " "Inferred latch for \"_temp\[5\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042155 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[6\] teste.v(50) " "Inferred latch for \"_temp\[6\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042155 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[7\] teste.v(50) " "Inferred latch for \"_temp\[7\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042155 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[8\] teste.v(50) " "Inferred latch for \"_temp\[8\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042155 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[9\] teste.v(50) " "Inferred latch for \"_temp\[9\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042155 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[10\] teste.v(50) " "Inferred latch for \"_temp\[10\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042155 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[11\] teste.v(50) " "Inferred latch for \"_temp\[11\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042155 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[12\] teste.v(50) " "Inferred latch for \"_temp\[12\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042155 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[13\] teste.v(50) " "Inferred latch for \"_temp\[13\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042155 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[14\] teste.v(50) " "Inferred latch for \"_temp\[14\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042155 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[15\] teste.v(50) " "Inferred latch for \"_temp\[15\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042155 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[16\] teste.v(50) " "Inferred latch for \"_temp\[16\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042155 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[17\] teste.v(50) " "Inferred latch for \"_temp\[17\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042155 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[18\] teste.v(50) " "Inferred latch for \"_temp\[18\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042156 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[19\] teste.v(50) " "Inferred latch for \"_temp\[19\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042156 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[20\] teste.v(50) " "Inferred latch for \"_temp\[20\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042156 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[21\] teste.v(50) " "Inferred latch for \"_temp\[21\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042156 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[22\] teste.v(50) " "Inferred latch for \"_temp\[22\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042156 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[23\] teste.v(50) " "Inferred latch for \"_temp\[23\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042156 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[24\] teste.v(50) " "Inferred latch for \"_temp\[24\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042156 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[25\] teste.v(50) " "Inferred latch for \"_temp\[25\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042156 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[26\] teste.v(50) " "Inferred latch for \"_temp\[26\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042156 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[27\] teste.v(50) " "Inferred latch for \"_temp\[27\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042156 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[28\] teste.v(50) " "Inferred latch for \"_temp\[28\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042156 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[29\] teste.v(50) " "Inferred latch for \"_temp\[29\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042156 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[30\] teste.v(50) " "Inferred latch for \"_temp\[30\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042156 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[31\] teste.v(50) " "Inferred latch for \"_temp\[31\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042156 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex7\[0\] teste.v(50) " "Inferred latch for \"_hex7\[0\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042156 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex7\[1\] teste.v(50) " "Inferred latch for \"_hex7\[1\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042156 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex7\[2\] teste.v(50) " "Inferred latch for \"_hex7\[2\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042156 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex7\[3\] teste.v(50) " "Inferred latch for \"_hex7\[3\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042156 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex7\[4\] teste.v(50) " "Inferred latch for \"_hex7\[4\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042156 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex7\[5\] teste.v(50) " "Inferred latch for \"_hex7\[5\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042156 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex7\[6\] teste.v(50) " "Inferred latch for \"_hex7\[6\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042157 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex6\[0\] teste.v(50) " "Inferred latch for \"_hex6\[0\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042157 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex6\[1\] teste.v(50) " "Inferred latch for \"_hex6\[1\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042157 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex6\[2\] teste.v(50) " "Inferred latch for \"_hex6\[2\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042157 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex6\[3\] teste.v(50) " "Inferred latch for \"_hex6\[3\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042157 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex6\[4\] teste.v(50) " "Inferred latch for \"_hex6\[4\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042157 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex6\[5\] teste.v(50) " "Inferred latch for \"_hex6\[5\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042157 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex6\[6\] teste.v(50) " "Inferred latch for \"_hex6\[6\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042157 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex5\[0\] teste.v(50) " "Inferred latch for \"_hex5\[0\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042157 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex5\[1\] teste.v(50) " "Inferred latch for \"_hex5\[1\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042157 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex5\[2\] teste.v(50) " "Inferred latch for \"_hex5\[2\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042157 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex5\[3\] teste.v(50) " "Inferred latch for \"_hex5\[3\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042157 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex5\[4\] teste.v(50) " "Inferred latch for \"_hex5\[4\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042157 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex5\[5\] teste.v(50) " "Inferred latch for \"_hex5\[5\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042157 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex5\[6\] teste.v(50) " "Inferred latch for \"_hex5\[6\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042157 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex4\[0\] teste.v(50) " "Inferred latch for \"_hex4\[0\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042157 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex4\[1\] teste.v(50) " "Inferred latch for \"_hex4\[1\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042157 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex4\[2\] teste.v(50) " "Inferred latch for \"_hex4\[2\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042157 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex4\[3\] teste.v(50) " "Inferred latch for \"_hex4\[3\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042157 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex4\[4\] teste.v(50) " "Inferred latch for \"_hex4\[4\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042157 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex4\[5\] teste.v(50) " "Inferred latch for \"_hex4\[5\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042157 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex4\[6\] teste.v(50) " "Inferred latch for \"_hex4\[6\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042157 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex3\[0\] teste.v(50) " "Inferred latch for \"_hex3\[0\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042157 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex3\[1\] teste.v(50) " "Inferred latch for \"_hex3\[1\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042157 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex3\[2\] teste.v(50) " "Inferred latch for \"_hex3\[2\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042157 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex3\[3\] teste.v(50) " "Inferred latch for \"_hex3\[3\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042158 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex3\[4\] teste.v(50) " "Inferred latch for \"_hex3\[4\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042158 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex3\[5\] teste.v(50) " "Inferred latch for \"_hex3\[5\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042158 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex3\[6\] teste.v(50) " "Inferred latch for \"_hex3\[6\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042158 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex2\[0\] teste.v(50) " "Inferred latch for \"_hex2\[0\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042158 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex2\[1\] teste.v(50) " "Inferred latch for \"_hex2\[1\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042158 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex2\[2\] teste.v(50) " "Inferred latch for \"_hex2\[2\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042158 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex2\[3\] teste.v(50) " "Inferred latch for \"_hex2\[3\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042158 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex2\[4\] teste.v(50) " "Inferred latch for \"_hex2\[4\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042158 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex2\[5\] teste.v(50) " "Inferred latch for \"_hex2\[5\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042158 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex2\[6\] teste.v(50) " "Inferred latch for \"_hex2\[6\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042158 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex1\[0\] teste.v(50) " "Inferred latch for \"_hex1\[0\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042158 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex1\[1\] teste.v(50) " "Inferred latch for \"_hex1\[1\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042158 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex1\[2\] teste.v(50) " "Inferred latch for \"_hex1\[2\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042158 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex1\[3\] teste.v(50) " "Inferred latch for \"_hex1\[3\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042158 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex1\[4\] teste.v(50) " "Inferred latch for \"_hex1\[4\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042158 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex1\[5\] teste.v(50) " "Inferred latch for \"_hex1\[5\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042158 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex1\[6\] teste.v(50) " "Inferred latch for \"_hex1\[6\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487042158 "|main|teste:testera"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RegistersBank:registersBank\|registers " "RAM logic \"RegistersBank:registersBank\|registers\" is uninferred due to asynchronous read logic" {  } { { "RegistersBank/RegistersBank.v" "registers" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/RegistersBank/RegistersBank.v" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1531487042774 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1531487042774 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[0\]\$latch " "LATCH primitive \"dataToWrite\[0\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487043251 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[1\]\$latch " "LATCH primitive \"dataToWrite\[1\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487043251 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[2\]\$latch " "LATCH primitive \"dataToWrite\[2\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487043251 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[3\]\$latch " "LATCH primitive \"dataToWrite\[3\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487043251 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[4\]\$latch " "LATCH primitive \"dataToWrite\[4\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487043252 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[5\]\$latch " "LATCH primitive \"dataToWrite\[5\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487043252 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[6\]\$latch " "LATCH primitive \"dataToWrite\[6\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487043252 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[7\]\$latch " "LATCH primitive \"dataToWrite\[7\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487043252 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[8\]\$latch " "LATCH primitive \"dataToWrite\[8\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487043252 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[9\]\$latch " "LATCH primitive \"dataToWrite\[9\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487043252 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[10\]\$latch " "LATCH primitive \"dataToWrite\[10\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487043252 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[11\]\$latch " "LATCH primitive \"dataToWrite\[11\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487043252 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[12\]\$latch " "LATCH primitive \"dataToWrite\[12\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487043252 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[13\]\$latch " "LATCH primitive \"dataToWrite\[13\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487043252 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[14\]\$latch " "LATCH primitive \"dataToWrite\[14\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487043252 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[15\]\$latch " "LATCH primitive \"dataToWrite\[15\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487043252 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[16\]\$latch " "LATCH primitive \"dataToWrite\[16\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487043252 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[17\]\$latch " "LATCH primitive \"dataToWrite\[17\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487043252 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[18\]\$latch " "LATCH primitive \"dataToWrite\[18\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487043252 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[19\]\$latch " "LATCH primitive \"dataToWrite\[19\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487043253 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[20\]\$latch " "LATCH primitive \"dataToWrite\[20\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487043253 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[21\]\$latch " "LATCH primitive \"dataToWrite\[21\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487043253 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[22\]\$latch " "LATCH primitive \"dataToWrite\[22\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487043253 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[23\]\$latch " "LATCH primitive \"dataToWrite\[23\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487043253 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[24\]\$latch " "LATCH primitive \"dataToWrite\[24\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487043253 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[25\]\$latch " "LATCH primitive \"dataToWrite\[25\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487043253 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[26\]\$latch " "LATCH primitive \"dataToWrite\[26\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487043253 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[27\]\$latch " "LATCH primitive \"dataToWrite\[27\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487043253 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[28\]\$latch " "LATCH primitive \"dataToWrite\[28\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487043253 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[29\]\$latch " "LATCH primitive \"dataToWrite\[29\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487043253 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[30\]\$latch " "LATCH primitive \"dataToWrite\[30\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487043253 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[31\]\$latch " "LATCH primitive \"dataToWrite\[31\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487043253 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/CoreBassier.ram0_RegistersBank_9280d5ac.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/leoco/Documents/college/Lab AOC/Processor/db/CoreBassier.ram0_RegistersBank_9280d5ac.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1531487044002 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "InstructionsMemory:instructionsMemory\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"InstructionsMemory:instructionsMemory\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531487045077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531487045077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531487045077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531487045077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531487045077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531487045077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531487045077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531487045077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531487045077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/CoreBassier.ram0_InstructionsMemory_d253ae8a.hdl.mif " "Parameter INIT_FILE set to db/CoreBassier.ram0_InstructionsMemory_d253ae8a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531487045077 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1531487045077 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DataMemory:dataMemory\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DataMemory:dataMemory\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531487045077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531487045077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531487045077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531487045077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531487045077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531487045077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531487045077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531487045077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531487045077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531487045077 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1531487045077 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1531487045077 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:alu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:alu\|Mult0\"" {  } { { "ALU/ALU.v" "Mult0" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1531487045079 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:alu\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:alu\|Mod0\"" {  } { { "ALU/ALU.v" "Mod0" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1531487045079 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:alu\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:alu\|Div0\"" {  } { { "ALU/ALU.v" "Div0" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 57 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1531487045079 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1531487045079 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487045164 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487045164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487045164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487045164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487045164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487045164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487045164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487045164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487045164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487045164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/CoreBassier.ram0_InstructionsMemory_d253ae8a.hdl.mif " "Parameter \"INIT_FILE\" = \"db/CoreBassier.ram0_InstructionsMemory_d253ae8a.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487045164 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531487045164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3o81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3o81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3o81 " "Found entity 1: altsyncram_3o81" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531487045240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487045240 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory:dataMemory\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"DataMemory:dataMemory\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487045259 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory:dataMemory\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"DataMemory:dataMemory\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487045259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487045259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487045259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487045259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487045259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487045259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487045259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487045259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487045259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487045259 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531487045259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eg81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eg81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eg81 " "Found entity 1: altsyncram_eg81" {  } { { "db/altsyncram_eg81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_eg81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531487045331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487045331 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:alu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:alu\|lpm_mult:Mult0\"" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 47 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487045388 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:alu\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:alu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487045389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487045389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487045389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487045389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487045389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487045389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487045389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487045389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487045389 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 47 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531487045389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531487045457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487045457 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:alu\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ALU:alu\|lpm_divide:Mod0\"" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 62 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487045510 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:alu\|lpm_divide:Mod0 " "Instantiated megafunction \"ALU:alu\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487045510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487045510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487045510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487045510 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 62 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531487045510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/lpm_divide_kcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531487045575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487045575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531487045600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487045600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531487045716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487045716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531487045809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487045809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531487045879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487045879 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:alu\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ALU:alu\|lpm_divide:Div0\"" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 57 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487045897 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:alu\|lpm_divide:Div0 " "Instantiated megafunction \"ALU:alu\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487045897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487045897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487045897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487045897 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 57 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531487045897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/lpm_divide_hkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531487045961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487045961 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1531487047539 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "222 " "Ignored 222 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "222 " "Ignored 222 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1531487047610 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1531487047610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|hex0\[0\] " "Latch teste:testera\|hex0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047648 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|hex0\[1\] " "Latch teste:testera\|hex0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047648 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|hex0\[2\] " "Latch teste:testera\|hex0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047649 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|hex0\[3\] " "Latch teste:testera\|hex0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047649 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|hex0\[4\] " "Latch teste:testera\|hex0\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047649 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|hex0\[5\] " "Latch teste:testera\|hex0\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047649 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|hex0\[6\] " "Latch teste:testera\|hex0\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047649 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex1\[0\] " "Latch teste:testera\|_hex1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 55 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047649 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex1\[1\] " "Latch teste:testera\|_hex1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 55 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047649 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex1\[2\] " "Latch teste:testera\|_hex1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 55 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047650 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex1\[3\] " "Latch teste:testera\|_hex1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 55 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047650 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex1\[4\] " "Latch teste:testera\|_hex1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 55 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047650 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex1\[5\] " "Latch teste:testera\|_hex1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 55 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047650 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex1\[6\] " "Latch teste:testera\|_hex1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 55 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047650 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex2\[0\] " "Latch teste:testera\|_hex2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047650 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex2\[1\] " "Latch teste:testera\|_hex2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047650 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex2\[2\] " "Latch teste:testera\|_hex2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047651 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex2\[3\] " "Latch teste:testera\|_hex2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047651 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex2\[4\] " "Latch teste:testera\|_hex2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047651 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex2\[5\] " "Latch teste:testera\|_hex2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047651 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex2\[6\] " "Latch teste:testera\|_hex2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047651 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex3\[0\] " "Latch teste:testera\|_hex3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047651 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex3\[1\] " "Latch teste:testera\|_hex3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047651 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex3\[2\] " "Latch teste:testera\|_hex3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047651 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex3\[3\] " "Latch teste:testera\|_hex3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047652 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex3\[4\] " "Latch teste:testera\|_hex3\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047652 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex3\[5\] " "Latch teste:testera\|_hex3\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047652 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex3\[6\] " "Latch teste:testera\|_hex3\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047652 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex4\[0\] " "Latch teste:testera\|_hex4\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047652 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex4\[1\] " "Latch teste:testera\|_hex4\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047652 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex4\[2\] " "Latch teste:testera\|_hex4\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047652 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex4\[3\] " "Latch teste:testera\|_hex4\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047652 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex4\[4\] " "Latch teste:testera\|_hex4\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047653 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex4\[5\] " "Latch teste:testera\|_hex4\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047653 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex4\[6\] " "Latch teste:testera\|_hex4\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047653 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex5\[0\] " "Latch teste:testera\|_hex5\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 55 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047653 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex5\[1\] " "Latch teste:testera\|_hex5\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 55 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047653 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex5\[2\] " "Latch teste:testera\|_hex5\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 55 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047653 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex5\[3\] " "Latch teste:testera\|_hex5\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 55 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047653 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex5\[4\] " "Latch teste:testera\|_hex5\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 55 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047653 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex5\[5\] " "Latch teste:testera\|_hex5\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 55 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047654 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex5\[6\] " "Latch teste:testera\|_hex5\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 55 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047654 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex6\[0\] " "Latch teste:testera\|_hex6\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047654 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex6\[1\] " "Latch teste:testera\|_hex6\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047654 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex6\[2\] " "Latch teste:testera\|_hex6\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047654 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex6\[3\] " "Latch teste:testera\|_hex6\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047654 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex6\[4\] " "Latch teste:testera\|_hex6\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047654 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex6\[5\] " "Latch teste:testera\|_hex6\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047654 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex6\[6\] " "Latch teste:testera\|_hex6\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047655 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex7\[0\] " "Latch teste:testera\|_hex7\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 55 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047655 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex7\[1\] " "Latch teste:testera\|_hex7\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 55 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047655 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex7\[2\] " "Latch teste:testera\|_hex7\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 55 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047655 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex7\[3\] " "Latch teste:testera\|_hex7\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 55 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047655 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex7\[4\] " "Latch teste:testera\|_hex7\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 55 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047655 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex7\[5\] " "Latch teste:testera\|_hex7\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 55 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047655 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex7\[6\] " "Latch teste:testera\|_hex7\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 55 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047656 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[0\] " "Latch ALU:alu\|dataC\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 685 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047656 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[0\] " "Latch teste:testera\|_temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a4 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 118 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047656 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[1\] " "Latch ALU:alu\|dataC\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 685 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047656 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[1\] " "Latch teste:testera\|_temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047656 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[2\] " "Latch ALU:alu\|dataC\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a30 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 664 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047656 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[2\] " "Latch teste:testera\|_temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047656 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[3\] " "Latch ALU:alu\|dataC\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a30 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 664 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047657 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[3\] " "Latch teste:testera\|_temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047657 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[4\] " "Latch ALU:alu\|dataC\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 685 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047657 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[4\] " "Latch teste:testera\|_temp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047657 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[5\] " "Latch ALU:alu\|dataC\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 685 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047657 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[5\] " "Latch teste:testera\|_temp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047657 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[6\] " "Latch ALU:alu\|dataC\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 685 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047658 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[6\] " "Latch teste:testera\|_temp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047658 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[7\] " "Latch ALU:alu\|dataC\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 685 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047658 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[7\] " "Latch teste:testera\|_temp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047658 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[8\] " "Latch ALU:alu\|dataC\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 685 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047658 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[8\] " "Latch teste:testera\|_temp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047658 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[9\] " "Latch ALU:alu\|dataC\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 685 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047659 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[9\] " "Latch teste:testera\|_temp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047659 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[10\] " "Latch ALU:alu\|dataC\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 685 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047659 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[10\] " "Latch teste:testera\|_temp\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047659 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[11\] " "Latch ALU:alu\|dataC\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 685 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047659 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[11\] " "Latch teste:testera\|_temp\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047659 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[12\] " "Latch ALU:alu\|dataC\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 685 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047659 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[12\] " "Latch teste:testera\|_temp\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047660 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[13\] " "Latch ALU:alu\|dataC\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 685 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047660 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[13\] " "Latch teste:testera\|_temp\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047660 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[14\] " "Latch ALU:alu\|dataC\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 685 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047660 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[14\] " "Latch teste:testera\|_temp\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047660 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[15\] " "Latch ALU:alu\|dataC\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 685 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047660 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[15\] " "Latch teste:testera\|_temp\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047660 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[16\] " "Latch ALU:alu\|dataC\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 685 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047661 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[16\] " "Latch teste:testera\|_temp\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047661 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[17\] " "Latch ALU:alu\|dataC\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 685 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047661 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[17\] " "Latch teste:testera\|_temp\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047661 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[18\] " "Latch ALU:alu\|dataC\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 685 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047661 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[18\] " "Latch teste:testera\|_temp\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047661 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[19\] " "Latch ALU:alu\|dataC\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 685 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047661 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[19\] " "Latch teste:testera\|_temp\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047661 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[20\] " "Latch ALU:alu\|dataC\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 685 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047662 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[20\] " "Latch teste:testera\|_temp\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047662 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[21\] " "Latch ALU:alu\|dataC\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 685 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047662 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[21\] " "Latch teste:testera\|_temp\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047662 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[22\] " "Latch ALU:alu\|dataC\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 685 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047662 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[22\] " "Latch teste:testera\|_temp\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047662 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[23\] " "Latch ALU:alu\|dataC\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 685 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047662 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[23\] " "Latch teste:testera\|_temp\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047663 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[24\] " "Latch ALU:alu\|dataC\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 685 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047663 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[24\] " "Latch teste:testera\|_temp\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047663 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[25\] " "Latch ALU:alu\|dataC\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 685 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047663 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[25\] " "Latch teste:testera\|_temp\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047663 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[26\] " "Latch ALU:alu\|dataC\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 685 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047663 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[26\] " "Latch teste:testera\|_temp\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047663 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[27\] " "Latch ALU:alu\|dataC\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 685 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047663 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[27\] " "Latch teste:testera\|_temp\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047664 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[28\] " "Latch ALU:alu\|dataC\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a30 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 664 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047664 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[28\] " "Latch teste:testera\|_temp\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047664 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[29\] " "Latch ALU:alu\|dataC\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a30 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 664 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047664 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[29\] " "Latch teste:testera\|_temp\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047664 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[30\] " "Latch ALU:alu\|dataC\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a30 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 664 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047664 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[30\] " "Latch teste:testera\|_temp\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047664 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[31\] " "Latch ALU:alu\|dataC\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a30 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 664 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047665 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[31\] " "Latch teste:testera\|_temp\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487047665 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487047665 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "aluCode\[5\] GND " "Pin \"aluCode\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531487051537 "|main|aluCode[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memoryToRegister\[2\] GND " "Pin \"memoryToRegister\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531487051537 "|main|memoryToRegister[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "aluError GND " "Pin \"aluError\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531487051537 "|main|aluError"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1531487051537 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1531487051808 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1531487062668 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487062668 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key3 " "No output dependent on input pin \"key3\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1531487063160 "|main|key3"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1531487063160 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6606 " "Implemented 6606 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1531487063160 ""} { "Info" "ICUT_CUT_TM_OPINS" "432 " "Implemented 432 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1531487063160 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6079 " "Implemented 6079 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1531487063160 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1531487063160 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1531487063160 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1531487063160 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 383 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 383 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1531487063253 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 13 10:04:23 2018 " "Processing ended: Fri Jul 13 10:04:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1531487063253 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1531487063253 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1531487063253 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487063253 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1531487064774 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1531487064780 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 13 10:04:24 2018 " "Processing started: Fri Jul 13 10:04:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1531487064780 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1531487064780 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CoreBassier -c CoreBassier " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CoreBassier -c CoreBassier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1531487064780 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1531487064973 ""}
{ "Info" "0" "" "Project  = CoreBassier" {  } {  } 0 0 "Project  = CoreBassier" 0 0 "Fitter" 0 0 1531487064974 ""}
{ "Info" "0" "" "Revision = CoreBassier" {  } {  } 0 0 "Revision = CoreBassier" 0 0 "Fitter" 0 0 1531487064974 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1531487065153 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1531487065153 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CoreBassier EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"CoreBassier\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1531487065209 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1531487065285 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1531487065285 ""}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 171001 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1531487065780 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1531487065791 ""}
{ "Warning" "WFITCC_FITCC_TIMING_DRIVEN_COMPILE_OFF" "" "Timing-driven compilation is disabled - timing performance will not be optimized" {  } {  } 0 171124 "Timing-driven compilation is disabled - timing performance will not be optimized" 0 0 "Fitter" 0 -1 1531487066044 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1531487066158 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1531487066158 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1531487066158 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1531487066158 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1531487066158 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1531487066158 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1531487066158 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1531487066158 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1531487066158 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1531487066158 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/leoco/Documents/college/Lab AOC/Processor/" { { 0 { 0 ""} 0 12079 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1531487066189 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/leoco/Documents/college/Lab AOC/Processor/" { { 0 { 0 ""} 0 12081 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1531487066189 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/leoco/Documents/college/Lab AOC/Processor/" { { 0 { 0 ""} 0 12083 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1531487066189 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/leoco/Documents/college/Lab AOC/Processor/" { { 0 { 0 ""} 0 12085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1531487066189 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/leoco/Documents/college/Lab AOC/Processor/" { { 0 { 0 ""} 0 12087 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1531487066189 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1531487066189 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1531487066199 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1531487067268 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "376 455 " "No exact pin location assignment(s) for 376 pins of 455 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1531487068506 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1531487068775 ""}  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leoco/Documents/college/Lab AOC/Processor/" { { 0 { 0 ""} 0 12054 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531487068775 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divfreq:div\|clockOut  " "Automatically promoted node divfreq:div\|clockOut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1531487068775 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divfreq:div\|clockOut~0 " "Destination node divfreq:div\|clockOut~0" {  } { { "divfreq.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/divfreq.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leoco/Documents/college/Lab AOC/Processor/" { { 0 { 0 ""} 0 6390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1531487068775 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock2~output " "Destination node clock2~output" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leoco/Documents/college/Lab AOC/Processor/" { { 0 { 0 ""} 0 11677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1531487068775 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1531487068775 ""}  } { { "divfreq.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/divfreq.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leoco/Documents/college/Lab AOC/Processor/" { { 0 { 0 ""} 0 827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531487068775 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ControlUnit:controlUnit\|branch~3  " "Automatically promoted node ControlUnit:controlUnit\|branch~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1531487068776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "branch~output " "Destination node branch~output" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leoco/Documents/college/Lab AOC/Processor/" { { 0 { 0 ""} 0 11757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1531487068776 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1531487068776 ""}  } { { "ControlUnit/ControlUnit.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ControlUnit/ControlUnit.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leoco/Documents/college/Lab AOC/Processor/" { { 0 { 0 ""} 0 10659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531487068776 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "teste:testera\|_temp\[0\]~12  " "Automatically promoted node teste:testera\|_temp\[0\]~12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1531487068776 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leoco/Documents/college/Lab AOC/Processor/" { { 0 { 0 ""} 0 6544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531487068776 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "teste:testera\|_hex1\[6\]~0  " "Automatically promoted node teste:testera\|_hex1\[6\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1531487068776 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leoco/Documents/college/Lab AOC/Processor/" { { 0 { 0 ""} 0 6321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531487068776 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "teste:testera\|_hex2\[6\]~0  " "Automatically promoted node teste:testera\|_hex2\[6\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1531487068776 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leoco/Documents/college/Lab AOC/Processor/" { { 0 { 0 ""} 0 6356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531487068776 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "teste:testera\|_hex3\[6\]~3  " "Automatically promoted node teste:testera\|_hex3\[6\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1531487068776 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leoco/Documents/college/Lab AOC/Processor/" { { 0 { 0 ""} 0 10696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531487068776 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "teste:testera\|_hex4\[6\]~0  " "Automatically promoted node teste:testera\|_hex4\[6\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1531487068776 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leoco/Documents/college/Lab AOC/Processor/" { { 0 { 0 ""} 0 6371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531487068776 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "teste:testera\|_hex5\[6\]~0  " "Automatically promoted node teste:testera\|_hex5\[6\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1531487068776 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leoco/Documents/college/Lab AOC/Processor/" { { 0 { 0 ""} 0 6373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531487068776 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "teste:testera\|_hex6\[6\]~0  " "Automatically promoted node teste:testera\|_hex6\[6\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1531487068776 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leoco/Documents/college/Lab AOC/Processor/" { { 0 { 0 ""} 0 6381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531487068776 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "teste:testera\|_hex7\[6\]~0  " "Automatically promoted node teste:testera\|_hex7\[6\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1531487068777 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leoco/Documents/college/Lab AOC/Processor/" { { 0 { 0 ""} 0 6383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531487068777 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "teste:testera\|hex0\[6\]~0  " "Automatically promoted node teste:testera\|hex0\[6\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1531487068777 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leoco/Documents/college/Lab AOC/Processor/" { { 0 { 0 ""} 0 6284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531487068777 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1531487068925 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1531487068931 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1531487068957 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1531487068966 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1531487068977 ""}
{ "Info" "IFSAC_FSAC_OPTIMIZE_IOC_REGISTER_PLACEMENT_FOR_TIMING_OFF" "" "Fitter will not automatically pack the  registers into I/Os." {  } {  } 0 176222 "Fitter will not automatically pack the  registers into I/Os." 0 0 "Fitter" 0 -1 1531487068977 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1531487068987 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1531487069019 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1531487069026 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1531487069026 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "376 unused 2.5V 0 376 0 " "Number of I/O pins in group: 376 (unused VREF, 2.5V VCCIO, 0 input, 376 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1531487069069 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1531487069069 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1531487069069 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1531487069071 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1531487069071 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 72 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1531487069071 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 32 39 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 32 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1531487069071 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 34 31 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 34 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1531487069071 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 9 49 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1531487069071 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 3 69 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1531487069071 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1531487069071 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1531487069071 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1531487069071 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531487070612 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1531487070633 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1531487074834 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531487076640 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1531487076716 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1531487087818 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531487087818 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1531487087907 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "36 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "C:/Users/leoco/Documents/college/Lab AOC/Processor/" { { 1 { 0 "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 12 { 0 ""} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1531487094114 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1531487094114 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531487095752 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.00 " "Total time spent on timing analysis during the Fitter is 0.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1531487095907 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1531487095967 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1531487097314 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1531487097317 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1531487098656 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "121 " "TimeQuest Timing Analyzer is analyzing 121 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1531487098781 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CoreBassier.sdc " "Synopsys Design Constraints File file not found: 'CoreBassier.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1531487098787 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1531487098787 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0~porta_address_reg0  to: instructionsMemory\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[8\] " "From: InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0~porta_address_reg0  to: instructionsMemory\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[8\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531487098831 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controlUnit\|branch~2  from: dataa  to: combout " "Cell: controlUnit\|branch~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531487098831 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controlUnit\|branch~2  from: datab  to: combout " "Cell: controlUnit\|branch~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531487098831 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controlUnit\|branch~2  from: datac  to: combout " "Cell: controlUnit\|branch~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531487098831 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controlUnit\|branch~2  from: datad  to: combout " "Cell: controlUnit\|branch~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531487098831 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1531487098831 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1531487098872 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1531487098875 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1531487098878 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1531487098878 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1531487098879 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1531487098879 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000        clock " "   1.000        clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1531487098879 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divfreq:div\|clockOut " "   1.000 divfreq:div\|clockOut" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1531487098879 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0~porta_address_reg0 " "   1.000 InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1531487098879 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1531487098879 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531487099104 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/leoco/Documents/college/Lab AOC/Processor/output_files/CoreBassier.fit.smsg " "Generated suppressed messages file C:/Users/leoco/Documents/college/Lab AOC/Processor/output_files/CoreBassier.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1531487101584 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5436 " "Peak virtual memory: 5436 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1531487103140 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 13 10:05:03 2018 " "Processing ended: Fri Jul 13 10:05:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1531487103140 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1531487103140 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1531487103140 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1531487103140 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1531487104448 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1531487104454 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 13 10:05:04 2018 " "Processing started: Fri Jul 13 10:05:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1531487104454 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1531487104454 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CoreBassier -c CoreBassier " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CoreBassier -c CoreBassier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1531487104454 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1531487105010 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1531487108697 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1531487108858 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4719 " "Peak virtual memory: 4719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1531487109317 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 13 10:05:09 2018 " "Processing ended: Fri Jul 13 10:05:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1531487109317 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1531487109317 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1531487109317 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1531487109317 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1531487110141 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1531487110941 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1531487110947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 13 10:05:10 2018 " "Processing started: Fri Jul 13 10:05:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1531487110947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531487110947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CoreBassier -c CoreBassier " "Command: quartus_sta CoreBassier -c CoreBassier" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531487110947 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1531487111145 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1531487111623 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531487111623 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531487111700 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531487111700 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "121 " "TimeQuest Timing Analyzer is analyzing 121 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1531487112415 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CoreBassier.sdc " "Synopsys Design Constraints File file not found: 'CoreBassier.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1531487112601 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531487112601 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divfreq:div\|clockOut divfreq:div\|clockOut " "create_clock -period 1.000 -name divfreq:div\|clockOut divfreq:div\|clockOut" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1531487112624 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1531487112624 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0~porta_address_reg0 InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0~porta_address_reg0 " "create_clock -period 1.000 -name InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0~porta_address_reg0 InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1531487112624 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531487112624 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0~porta_address_reg0  to: instructionsMemory\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[8\] " "From: InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0~porta_address_reg0  to: instructionsMemory\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[8\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531487112648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controlUnit\|branch~2  from: dataa  to: combout " "Cell: controlUnit\|branch~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531487112648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controlUnit\|branch~2  from: datab  to: combout " "Cell: controlUnit\|branch~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531487112648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controlUnit\|branch~2  from: datac  to: combout " "Cell: controlUnit\|branch~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531487112648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controlUnit\|branch~2  from: datad  to: combout " "Cell: controlUnit\|branch~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531487112648 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1531487112648 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531487112681 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531487112683 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1531487112688 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1531487114001 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531487114001 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -159.108 " "Worst-case setup slack is -159.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531487114009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531487114009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -159.108           -7289.665 InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0~porta_address_reg0  " " -159.108           -7289.665 InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531487114009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -32.968          -16370.469 divfreq:div\|clockOut  " "  -32.968          -16370.469 divfreq:div\|clockOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531487114009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.045            -146.818 clock  " "  -21.045            -146.818 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531487114009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531487114009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -9.558 " "Worst-case hold slack is -9.558" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531487114210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531487114210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.558            -819.682 InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0~porta_address_reg0  " "   -9.558            -819.682 InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531487114210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.870              -2.870 clock  " "   -2.870              -2.870 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531487114210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 divfreq:div\|clockOut  " "    0.403               0.000 divfreq:div\|clockOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531487114210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531487114210 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531487114226 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531487114235 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.731 " "Worst-case minimum pulse width slack is -3.731" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531487114244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531487114244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.731           -2454.190 InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0~porta_address_reg0  " "   -3.731           -2454.190 InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531487114244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.456 clock  " "   -3.000             -40.456 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531487114244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693           -1369.017 divfreq:div\|clockOut  " "   -2.693           -1369.017 divfreq:div\|clockOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531487114244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531487114244 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531487150862 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531487151072 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4910 " "Peak virtual memory: 4910 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1531487151454 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 13 10:05:51 2018 " "Processing ended: Fri Jul 13 10:05:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1531487151454 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1531487151454 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1531487151454 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531487151454 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 395 s " "Quartus Prime Full Compilation was successful. 0 errors, 395 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531487152294 ""}
