-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cnn is
port (
    clk : IN STD_LOGIC;
    reset : IN STD_LOGIC;
    data_sink_0_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    data_sink_0_empty_n : IN STD_LOGIC;
    data_sink_0_read : OUT STD_LOGIC;
    data_sink_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    data_sink_1_empty_n : IN STD_LOGIC;
    data_sink_1_read : OUT STD_LOGIC;
    data_sink_2_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_sink_2_empty_n : IN STD_LOGIC;
    data_sink_2_read : OUT STD_LOGIC;
    data_buf_sink_0_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    data_buf_sink_0_empty_n : IN STD_LOGIC;
    data_buf_sink_0_read : OUT STD_LOGIC;
    data_buf_sink_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    data_buf_sink_1_empty_n : IN STD_LOGIC;
    data_buf_sink_1_read : OUT STD_LOGIC;
    data_buf_sink_2_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_buf_sink_2_empty_n : IN STD_LOGIC;
    data_buf_sink_2_read : OUT STD_LOGIC;
    w_sink_0_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    w_sink_0_empty_n : IN STD_LOGIC;
    w_sink_0_read : OUT STD_LOGIC;
    w_sink_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    w_sink_1_empty_n : IN STD_LOGIC;
    w_sink_1_read : OUT STD_LOGIC;
    w_sink_2_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    w_sink_2_empty_n : IN STD_LOGIC;
    w_sink_2_read : OUT STD_LOGIC;
    ctrl_sink_0_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    ctrl_sink_0_empty_n : IN STD_LOGIC;
    ctrl_sink_0_read : OUT STD_LOGIC;
    ctrl_sink_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    ctrl_sink_1_empty_n : IN STD_LOGIC;
    ctrl_sink_1_read : OUT STD_LOGIC;
    ctrl_sink_2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    ctrl_sink_2_empty_n : IN STD_LOGIC;
    ctrl_sink_2_read : OUT STD_LOGIC;
    data_source_0_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    data_source_0_full_n : IN STD_LOGIC;
    data_source_0_write : OUT STD_LOGIC;
    data_source_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    data_source_1_full_n : IN STD_LOGIC;
    data_source_1_write : OUT STD_LOGIC;
    data_source_2_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    data_source_2_full_n : IN STD_LOGIC;
    data_source_2_write : OUT STD_LOGIC;
    status_add : IN STD_LOGIC_VECTOR (31 downto 0);
    status_val : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of cnn is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "cnn,hls_ip_2019_1,{HLS_INPUT_TYPE=sc,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sbva484-1-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.559750,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=281,HLS_SYN_DSP=213,HLS_SYN_FF=102161,HLS_SYN_LUT=111662,HLS_VERSION=2019_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_400 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010000000000";
    constant ap_const_lv32_320 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001100100000";
    constant ap_const_lv32_1000 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000001000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal cnn_ssdm_thread_M_load_fu_19566_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm : STD_LOGIC_VECTOR (8 downto 0);
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_sc_status_module_fu_2708_status_val : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sc_status_module_fu_2708_egress_out_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sc_status_module_fu_2708_egress_out_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sc_status_module_fu_2708_egress_out_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sc_status_reg_fu_2732_ingress_in : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sc_status_reg_fu_2732_egress_out_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sc_status_reg_fu_2732_egress_out_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sc_status_reg_fu_2732_egress_out_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sc_status_reg_fu_2762_ingress_in : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sc_status_reg_fu_2762_egress_out_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sc_status_reg_fu_2762_egress_out_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sc_status_reg_fu_2762_egress_out_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sc_status_reg_fu_2792_ingress_in : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sc_status_reg_fu_2792_egress_out_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sc_status_reg_fu_2792_egress_out_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sc_status_reg_fu_2792_egress_out_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sc_status_reg_fu_2822_ingress_in : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sc_status_reg_fu_2822_egress_out_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sc_status_reg_fu_2822_egress_out_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sc_status_reg_fu_2822_egress_out_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sc_status_reg_fu_2852_ingress_in : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sc_status_reg_fu_2852_egress_out_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sc_status_reg_fu_2852_egress_out_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sc_status_reg_fu_2852_egress_out_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sc_status_reg_fu_2882_ingress_in : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sc_status_reg_fu_2882_egress_out_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sc_status_reg_fu_2882_egress_out_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sc_status_reg_fu_2882_egress_out_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sc_status_reg_fu_2912_ingress_in : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sc_status_reg_fu_2912_egress_out_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sc_status_reg_fu_2912_egress_out_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sc_status_reg_fu_2912_egress_out_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sc_status_reg_fu_2942_ingress_in : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sc_status_reg_fu_2942_egress_out_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sc_status_reg_fu_2942_egress_out_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sc_status_reg_fu_2942_egress_out_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sc_status_reg_fu_2972_ingress_in : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sc_status_reg_fu_2972_egress_out_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sc_status_reg_fu_2972_egress_out_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sc_status_reg_fu_2972_egress_out_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sc_status_reg_fu_3002_ingress_in : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sc_status_reg_fu_3002_egress_out_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sc_status_reg_fu_3002_egress_out_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sc_status_reg_fu_3002_egress_out_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sc_status_reg_fu_3032_ingress_in : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sc_status_reg_fu_3032_egress_out_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sc_status_reg_fu_3032_egress_out_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sc_status_reg_fu_3032_egress_out_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sc_status_reg_fu_3062_ingress_in : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sc_status_reg_fu_3062_egress_out_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sc_status_reg_fu_3062_egress_out_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sc_status_reg_fu_3062_egress_out_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sc_status_reg_fu_3092_ingress_in : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sc_status_reg_fu_3092_egress_out_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sc_status_reg_fu_3092_egress_out_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sc_status_reg_fu_3092_egress_out_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ln119_sc_status_end_fu_3122_ingress_in : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_top_cnn_fu_3140_data_sink_0_read : STD_LOGIC;
    signal grp_p_top_cnn_fu_3140_data_sink_1_read : STD_LOGIC;
    signal grp_p_top_cnn_fu_3140_data_sink_2_read : STD_LOGIC;
    signal grp_p_top_cnn_fu_3140_data_buf_sink_0_read : STD_LOGIC;
    signal grp_p_top_cnn_fu_3140_data_buf_sink_1_read : STD_LOGIC;
    signal grp_p_top_cnn_fu_3140_data_buf_sink_2_read : STD_LOGIC;
    signal grp_p_top_cnn_fu_3140_w_sink_0_read : STD_LOGIC;
    signal grp_p_top_cnn_fu_3140_w_sink_1_read : STD_LOGIC;
    signal grp_p_top_cnn_fu_3140_w_sink_2_read : STD_LOGIC;
    signal grp_p_top_cnn_fu_3140_data_source_0_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_p_top_cnn_fu_3140_data_source_0_write : STD_LOGIC;
    signal grp_p_top_cnn_fu_3140_data_source_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_top_cnn_fu_3140_data_source_1_write : STD_LOGIC;
    signal grp_p_top_cnn_fu_3140_data_source_2_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_p_top_cnn_fu_3140_data_source_2_write : STD_LOGIC;
    signal grp_p_top_cnn_fu_3140_weight_ctrls_in_read : STD_LOGIC;
    signal grp_p_top_cnn_fu_3140_ctrl_image_size_read : STD_LOGIC;
    signal grp_p_top_cnn_fu_3140_ctrl_row_size_pkg_read : STD_LOGIC;
    signal grp_p_top_cnn_fu_3140_ctrl_window_size_read : STD_LOGIC;
    signal grp_p_top_cnn_fu_3140_ctrl_depth_read : STD_LOGIC;
    signal grp_p_top_cnn_fu_3140_ctrl_stride_read : STD_LOGIC;
    signal grp_p_top_cnn_fu_3140_ctrl_replay_read : STD_LOGIC;
    signal grp_p_top_cnn_fu_3140_ctrl_zeropad_read : STD_LOGIC;
    signal grp_p_top_cnn_fu_3140_ctrl_db_output_read : STD_LOGIC;
    signal grp_p_top_cnn_fu_3140_ctrl_image_data_read : STD_LOGIC;
    signal grp_p_top_cnn_fu_3140_ctrl_row_N_read : STD_LOGIC;
    signal grp_p_top_cnn_fu_3140_ctrl_acf_read : STD_LOGIC;
    signal grp_p_top_cnn_fu_3140_ctrl_pool_depth_read : STD_LOGIC;
    signal grp_p_top_cnn_fu_3140_ctrl_pool_type_read : STD_LOGIC;
    signal grp_p_top_cnn_fu_3140_ctrl_pool_N_read : STD_LOGIC;
    signal grp_p_top_cnn_fu_3140_ctrl_pool_size_read : STD_LOGIC;
    signal grp_p_top_cnn_fu_3140_ctrl_output_channel_read : STD_LOGIC;
    signal grp_p_top_cnn_fu_3140_ctrl_stitch_depth_read : STD_LOGIC;
    signal grp_p_top_cnn_fu_3140_ctrl_stitch_buf_depth_read : STD_LOGIC;
    signal call_ln271_cnn_reg1_methode_fu_5046_reg1_status_add : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ln271_cnn_reg1_methode_fu_5046_reg1_status_add_ap_vld : STD_LOGIC;
    signal call_ln271_cnn_reg1_methode_fu_5046_status_val : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ln271_cnn_reg1_methode_fu_5046_status_val_ap_vld : STD_LOGIC;
    signal grp_cnn_thread_cnn_ctrl_fu_7466_ctrl_sink_0_read : STD_LOGIC;
    signal grp_cnn_thread_cnn_ctrl_fu_7466_ctrl_sink_1_read : STD_LOGIC;
    signal grp_cnn_thread_cnn_ctrl_fu_7466_ctrl_sink_2_read : STD_LOGIC;
    signal grp_cnn_thread_cnn_ctrl_fu_7466_r2_data_W_status : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_thread_cnn_ctrl_fu_7466_r2_data_W_status_ap_vld : STD_LOGIC;
    signal grp_cnn_thread_cnn_ctrl_fu_7466_r3_data_P_status : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_thread_cnn_ctrl_fu_7466_r3_data_P_status_ap_vld : STD_LOGIC;
    signal grp_cnn_thread_cnn_ctrl_fu_7466_r4_input_BW_N_status : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_thread_cnn_ctrl_fu_7466_r4_input_BW_N_status_ap_vld : STD_LOGIC;
    signal grp_cnn_thread_cnn_ctrl_fu_7466_r5_output_BW_N_status : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_thread_cnn_ctrl_fu_7466_r5_output_BW_N_status_ap_vld : STD_LOGIC;
    signal grp_cnn_thread_cnn_ctrl_fu_7466_r6_pe_n_status : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_thread_cnn_ctrl_fu_7466_r6_pe_n_status_ap_vld : STD_LOGIC;
    signal grp_cnn_thread_cnn_ctrl_fu_7466_r7_pe_bw_n_status : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_thread_cnn_ctrl_fu_7466_r7_pe_bw_n_status_ap_vld : STD_LOGIC;
    signal grp_cnn_thread_cnn_ctrl_fu_7466_r8_wbuf_size_status : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_thread_cnn_ctrl_fu_7466_r8_wbuf_size_status_ap_vld : STD_LOGIC;
    signal grp_cnn_thread_cnn_ctrl_fu_7466_r9_data_buf_clb_size_status : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_thread_cnn_ctrl_fu_7466_r9_data_buf_clb_size_status_ap_vld : STD_LOGIC;
    signal grp_cnn_thread_cnn_ctrl_fu_7466_r10_data_buf_clb_n_status : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_thread_cnn_ctrl_fu_7466_r10_data_buf_clb_n_status_ap_vld : STD_LOGIC;
    signal grp_cnn_thread_cnn_ctrl_fu_7466_r11_data_buf_shift_size_status : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_thread_cnn_ctrl_fu_7466_r11_data_buf_shift_size_status_ap_vld : STD_LOGIC;
    signal grp_cnn_thread_cnn_ctrl_fu_7466_r12_data_out_n_status : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_thread_cnn_ctrl_fu_7466_r12_data_out_n_status_ap_vld : STD_LOGIC;
    signal grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_1_din : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_1_write : STD_LOGIC;
    signal grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_110_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_110_write : STD_LOGIC;
    signal grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_111_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_111_write : STD_LOGIC;
    signal grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_112_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_112_write : STD_LOGIC;
    signal grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_113_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_113_write : STD_LOGIC;
    signal grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_114_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_114_write : STD_LOGIC;
    signal grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_115_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_115_write : STD_LOGIC;
    signal grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_116_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_116_write : STD_LOGIC;
    signal grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_117_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_117_write : STD_LOGIC;
    signal grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_118_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_118_write : STD_LOGIC;
    signal grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_119_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_119_write : STD_LOGIC;
    signal grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_120_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_120_write : STD_LOGIC;
    signal grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_121_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_121_write : STD_LOGIC;
    signal grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_122_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_122_write : STD_LOGIC;
    signal grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_123_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_123_write : STD_LOGIC;
    signal grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_124_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_124_write : STD_LOGIC;
    signal grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_125_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_125_write : STD_LOGIC;
    signal grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_126_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_126_write : STD_LOGIC;
    signal grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_127_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_127_write : STD_LOGIC;
    signal grp_cnn_thread_cnn_stream_w_sink_fu_9886_w_sink_0_read : STD_LOGIC;
    signal grp_cnn_thread_cnn_stream_w_sink_fu_9886_w_sink_1_read : STD_LOGIC;
    signal grp_cnn_thread_cnn_stream_w_sink_fu_9886_w_sink_2_read : STD_LOGIC;
    signal grp_cnn_thread_cnn_stream_w_sink_fu_9886_sc_fifo_chn_34_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_cnn_thread_cnn_stream_w_sink_fu_9886_sc_fifo_chn_34_write : STD_LOGIC;
    signal grp_cnn_thread_cnn_stream_w_sink_fu_9886_sc_fifo_chn_45_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_cnn_thread_cnn_stream_w_sink_fu_9886_sc_fifo_chn_45_write : STD_LOGIC;
    signal grp_cnn_thread_cnn_stream_w_sink_fu_9886_sc_fifo_chn_56_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_thread_cnn_stream_w_sink_fu_9886_sc_fifo_chn_56_write : STD_LOGIC;
    signal grp_cnn_thread_cnn_stream_buf_sink_fu_12306_data_buf_sink_0_read : STD_LOGIC;
    signal grp_cnn_thread_cnn_stream_buf_sink_fu_12306_data_buf_sink_1_read : STD_LOGIC;
    signal grp_cnn_thread_cnn_stream_buf_sink_fu_12306_data_buf_sink_2_read : STD_LOGIC;
    signal grp_cnn_thread_cnn_stream_buf_sink_fu_12306_sc_fifo_chn_31_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_cnn_thread_cnn_stream_buf_sink_fu_12306_sc_fifo_chn_31_write : STD_LOGIC;
    signal grp_cnn_thread_cnn_stream_buf_sink_fu_12306_sc_fifo_chn_42_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_cnn_thread_cnn_stream_buf_sink_fu_12306_sc_fifo_chn_42_write : STD_LOGIC;
    signal grp_cnn_thread_cnn_stream_buf_sink_fu_12306_sc_fifo_chn_53_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_thread_cnn_stream_buf_sink_fu_12306_sc_fifo_chn_53_write : STD_LOGIC;
    signal grp_cnn_thread_cnn_stream_sink_fu_14726_data_sink_0_read : STD_LOGIC;
    signal grp_cnn_thread_cnn_stream_sink_fu_14726_data_sink_1_read : STD_LOGIC;
    signal grp_cnn_thread_cnn_stream_sink_fu_14726_data_sink_2_read : STD_LOGIC;
    signal grp_cnn_thread_cnn_stream_sink_fu_14726_r1_dma_egress_status : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_thread_cnn_stream_sink_fu_14726_r1_dma_egress_status_ap_vld : STD_LOGIC;
    signal grp_cnn_thread_cnn_stream_sink_fu_14726_sc_fifo_chn_3_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_cnn_thread_cnn_stream_sink_fu_14726_sc_fifo_chn_3_write : STD_LOGIC;
    signal grp_cnn_thread_cnn_stream_sink_fu_14726_sc_fifo_chn_4_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_cnn_thread_cnn_stream_sink_fu_14726_sc_fifo_chn_4_write : STD_LOGIC;
    signal grp_cnn_thread_cnn_stream_sink_fu_14726_sc_fifo_chn_5_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_thread_cnn_stream_sink_fu_14726_sc_fifo_chn_5_write : STD_LOGIC;
    signal grp_cnn_thread_cnn_stream_source_fu_17146_data_source_0_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_cnn_thread_cnn_stream_source_fu_17146_data_source_0_write : STD_LOGIC;
    signal grp_cnn_thread_cnn_stream_source_fu_17146_data_source_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_cnn_thread_cnn_stream_source_fu_17146_data_source_1_write : STD_LOGIC;
    signal grp_cnn_thread_cnn_stream_source_fu_17146_data_source_2_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_thread_cnn_stream_source_fu_17146_data_source_2_write : STD_LOGIC;
    signal grp_cnn_thread_cnn_stream_source_fu_17146_r0_dma_ingress_status : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_thread_cnn_stream_source_fu_17146_r0_dma_ingress_status_ap_vld : STD_LOGIC;
    signal grp_cnn_thread_cnn_stream_source_fu_17146_sc_fifo_chn_37_read : STD_LOGIC;
    signal grp_cnn_thread_cnn_stream_source_fu_17146_sc_fifo_chn_48_read : STD_LOGIC;
    signal grp_cnn_thread_cnn_stream_source_fu_17146_sc_fifo_chn_59_read : STD_LOGIC;
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal r0_dma_ingress_status : STD_LOGIC_VECTOR (31 downto 0);
    signal r1_dma_egress_status : STD_LOGIC_VECTOR (31 downto 0);
    signal r2_data_W_status : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    signal r3_data_P_status : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    signal r4_input_BW_N_status : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    signal r5_output_BW_N_status : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010000000000";
    signal r6_pe_n_status : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    signal r7_pe_bw_n_status : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    signal r8_wbuf_size_status : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001100100000";
    signal r9_data_buf_clb_size_status : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000001000000000000";
    signal r10_data_buf_clb_n_status : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    signal r11_data_buf_shift_size_status : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    signal r12_data_out_n_status : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    signal sc_fifo_chn_1_full_n : STD_LOGIC;
    signal sc_fifo_chn_122_full_n : STD_LOGIC;
    signal sc_fifo_chn_123_full_n : STD_LOGIC;
    signal sc_fifo_chn_124_full_n : STD_LOGIC;
    signal sc_fifo_chn_125_full_n : STD_LOGIC;
    signal sc_fifo_chn_126_full_n : STD_LOGIC;
    signal sc_fifo_chn_127_full_n : STD_LOGIC;
    signal sc_fifo_chn_128_full_n : STD_LOGIC;
    signal sc_fifo_chn_129_full_n : STD_LOGIC;
    signal sc_fifo_chn_130_full_n : STD_LOGIC;
    signal sc_fifo_chn_131_full_n : STD_LOGIC;
    signal sc_fifo_chn_132_full_n : STD_LOGIC;
    signal sc_fifo_chn_133_full_n : STD_LOGIC;
    signal sc_fifo_chn_134_full_n : STD_LOGIC;
    signal sc_fifo_chn_135_full_n : STD_LOGIC;
    signal sc_fifo_chn_136_full_n : STD_LOGIC;
    signal sc_fifo_chn_137_full_n : STD_LOGIC;
    signal sc_fifo_chn_138_full_n : STD_LOGIC;
    signal sc_fifo_chn_139_full_n : STD_LOGIC;
    signal sc_fifo_chn_316_full_n : STD_LOGIC;
    signal sc_fifo_chn_417_full_n : STD_LOGIC;
    signal sc_fifo_chn_518_full_n : STD_LOGIC;
    signal sc_fifo_chn_313_full_n : STD_LOGIC;
    signal sc_fifo_chn_414_full_n : STD_LOGIC;
    signal sc_fifo_chn_515_full_n : STD_LOGIC;
    signal sc_fifo_chn_3_full_n : STD_LOGIC;
    signal sc_fifo_chn_4_full_n : STD_LOGIC;
    signal sc_fifo_chn_5_full_n : STD_LOGIC;
    signal sc_fifo_chn_319_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal sc_fifo_chn_319_empty_n : STD_LOGIC;
    signal sc_fifo_chn_420_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_420_empty_n : STD_LOGIC;
    signal sc_fifo_chn_521_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal sc_fifo_chn_521_empty_n : STD_LOGIC;
    signal sc_fifo_chn_3_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal sc_fifo_chn_3_empty_n : STD_LOGIC;
    signal sc_fifo_chn_4_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_4_empty_n : STD_LOGIC;
    signal sc_fifo_chn_5_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal sc_fifo_chn_5_empty_n : STD_LOGIC;
    signal sc_fifo_chn_313_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal sc_fifo_chn_313_empty_n : STD_LOGIC;
    signal sc_fifo_chn_414_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_414_empty_n : STD_LOGIC;
    signal sc_fifo_chn_515_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal sc_fifo_chn_515_empty_n : STD_LOGIC;
    signal sc_fifo_chn_316_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal sc_fifo_chn_316_empty_n : STD_LOGIC;
    signal sc_fifo_chn_417_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_417_empty_n : STD_LOGIC;
    signal sc_fifo_chn_518_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal sc_fifo_chn_518_empty_n : STD_LOGIC;
    signal sc_fifo_chn_319_full_n : STD_LOGIC;
    signal sc_fifo_chn_420_full_n : STD_LOGIC;
    signal sc_fifo_chn_521_full_n : STD_LOGIC;
    signal sc_fifo_chn_1_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal sc_fifo_chn_1_empty_n : STD_LOGIC;
    signal sc_fifo_chn_138_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal sc_fifo_chn_138_empty_n : STD_LOGIC;
    signal sc_fifo_chn_123_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal sc_fifo_chn_123_empty_n : STD_LOGIC;
    signal sc_fifo_chn_124_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal sc_fifo_chn_124_empty_n : STD_LOGIC;
    signal sc_fifo_chn_125_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal sc_fifo_chn_125_empty_n : STD_LOGIC;
    signal sc_fifo_chn_126_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal sc_fifo_chn_126_empty_n : STD_LOGIC;
    signal sc_fifo_chn_127_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal sc_fifo_chn_127_empty_n : STD_LOGIC;
    signal sc_fifo_chn_122_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal sc_fifo_chn_122_empty_n : STD_LOGIC;
    signal sc_fifo_chn_139_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal sc_fifo_chn_139_empty_n : STD_LOGIC;
    signal sc_fifo_chn_128_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal sc_fifo_chn_128_empty_n : STD_LOGIC;
    signal sc_fifo_chn_129_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_129_empty_n : STD_LOGIC;
    signal sc_fifo_chn_130_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal sc_fifo_chn_130_empty_n : STD_LOGIC;
    signal sc_fifo_chn_131_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal sc_fifo_chn_131_empty_n : STD_LOGIC;
    signal sc_fifo_chn_132_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_132_empty_n : STD_LOGIC;
    signal sc_fifo_chn_133_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_133_empty_n : STD_LOGIC;
    signal sc_fifo_chn_134_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal sc_fifo_chn_134_empty_n : STD_LOGIC;
    signal sc_fifo_chn_135_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal sc_fifo_chn_135_empty_n : STD_LOGIC;
    signal sc_fifo_chn_136_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal sc_fifo_chn_136_empty_n : STD_LOGIC;
    signal sc_fifo_chn_137_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal sc_fifo_chn_137_empty_n : STD_LOGIC;

    component sc_status_module IS
    port (
        status_add : IN STD_LOGIC_VECTOR (31 downto 0);
        status_val : OUT STD_LOGIC_VECTOR (31 downto 0);
        egress_out_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        egress_out_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        egress_out_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        egress_in : IN STD_LOGIC_VECTOR (31 downto 0);
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC );
    end component;


    component sc_status_reg IS
    port (
        status : IN STD_LOGIC_VECTOR (31 downto 0);
        ingress_out_0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ingress_out_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ingress_out_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        ingress_in : OUT STD_LOGIC_VECTOR (31 downto 0);
        egress_out_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        egress_out_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        egress_out_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        egress_in : IN STD_LOGIC_VECTOR (31 downto 0);
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC );
    end component;


    component sc_status_end IS
    port (
        ingress_out_0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ingress_out_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ingress_out_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        ingress_in : OUT STD_LOGIC_VECTOR (31 downto 0);
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC );
    end component;


    component p_top_cnn IS
    port (
        data_sink_0_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        data_sink_0_empty_n : IN STD_LOGIC;
        data_sink_0_read : OUT STD_LOGIC;
        data_sink_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        data_sink_1_empty_n : IN STD_LOGIC;
        data_sink_1_read : OUT STD_LOGIC;
        data_sink_2_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        data_sink_2_empty_n : IN STD_LOGIC;
        data_sink_2_read : OUT STD_LOGIC;
        data_buf_sink_0_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        data_buf_sink_0_empty_n : IN STD_LOGIC;
        data_buf_sink_0_read : OUT STD_LOGIC;
        data_buf_sink_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        data_buf_sink_1_empty_n : IN STD_LOGIC;
        data_buf_sink_1_read : OUT STD_LOGIC;
        data_buf_sink_2_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        data_buf_sink_2_empty_n : IN STD_LOGIC;
        data_buf_sink_2_read : OUT STD_LOGIC;
        w_sink_0_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        w_sink_0_empty_n : IN STD_LOGIC;
        w_sink_0_read : OUT STD_LOGIC;
        w_sink_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        w_sink_1_empty_n : IN STD_LOGIC;
        w_sink_1_read : OUT STD_LOGIC;
        w_sink_2_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        w_sink_2_empty_n : IN STD_LOGIC;
        w_sink_2_read : OUT STD_LOGIC;
        data_source_0_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        data_source_0_full_n : IN STD_LOGIC;
        data_source_0_write : OUT STD_LOGIC;
        data_source_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        data_source_1_full_n : IN STD_LOGIC;
        data_source_1_write : OUT STD_LOGIC;
        data_source_2_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_source_2_full_n : IN STD_LOGIC;
        data_source_2_write : OUT STD_LOGIC;
        weight_ctrls_in_dout : IN STD_LOGIC_VECTOR (30 downto 0);
        weight_ctrls_in_empty_n : IN STD_LOGIC;
        weight_ctrls_in_read : OUT STD_LOGIC;
        ctrl_image_size_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        ctrl_image_size_empty_n : IN STD_LOGIC;
        ctrl_image_size_read : OUT STD_LOGIC;
        ctrl_row_size_pkg_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        ctrl_row_size_pkg_empty_n : IN STD_LOGIC;
        ctrl_row_size_pkg_read : OUT STD_LOGIC;
        ctrl_window_size_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        ctrl_window_size_empty_n : IN STD_LOGIC;
        ctrl_window_size_read : OUT STD_LOGIC;
        ctrl_depth_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        ctrl_depth_empty_n : IN STD_LOGIC;
        ctrl_depth_read : OUT STD_LOGIC;
        ctrl_stride_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        ctrl_stride_empty_n : IN STD_LOGIC;
        ctrl_stride_read : OUT STD_LOGIC;
        ctrl_replay_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        ctrl_replay_empty_n : IN STD_LOGIC;
        ctrl_replay_read : OUT STD_LOGIC;
        ctrl_zeropad_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        ctrl_zeropad_empty_n : IN STD_LOGIC;
        ctrl_zeropad_read : OUT STD_LOGIC;
        ctrl_db_output_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        ctrl_db_output_empty_n : IN STD_LOGIC;
        ctrl_db_output_read : OUT STD_LOGIC;
        ctrl_image_data_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        ctrl_image_data_empty_n : IN STD_LOGIC;
        ctrl_image_data_read : OUT STD_LOGIC;
        ctrl_row_N_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        ctrl_row_N_empty_n : IN STD_LOGIC;
        ctrl_row_N_read : OUT STD_LOGIC;
        ctrl_acf_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        ctrl_acf_empty_n : IN STD_LOGIC;
        ctrl_acf_read : OUT STD_LOGIC;
        ctrl_pool_depth_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        ctrl_pool_depth_empty_n : IN STD_LOGIC;
        ctrl_pool_depth_read : OUT STD_LOGIC;
        ctrl_pool_type_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        ctrl_pool_type_empty_n : IN STD_LOGIC;
        ctrl_pool_type_read : OUT STD_LOGIC;
        ctrl_pool_N_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        ctrl_pool_N_empty_n : IN STD_LOGIC;
        ctrl_pool_N_read : OUT STD_LOGIC;
        ctrl_pool_size_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        ctrl_pool_size_empty_n : IN STD_LOGIC;
        ctrl_pool_size_read : OUT STD_LOGIC;
        ctrl_output_channel_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        ctrl_output_channel_empty_n : IN STD_LOGIC;
        ctrl_output_channel_read : OUT STD_LOGIC;
        ctrl_stitch_depth_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        ctrl_stitch_depth_empty_n : IN STD_LOGIC;
        ctrl_stitch_depth_read : OUT STD_LOGIC;
        ctrl_stitch_buf_depth_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        ctrl_stitch_buf_depth_empty_n : IN STD_LOGIC;
        ctrl_stitch_buf_depth_read : OUT STD_LOGIC;
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC );
    end component;


    component cnn_reg1_methode IS
    port (
        reg1_status_add : OUT STD_LOGIC_VECTOR (31 downto 0);
        reg1_status_add_ap_vld : OUT STD_LOGIC;
        reg1_status_val : IN STD_LOGIC_VECTOR (31 downto 0);
        status_add : IN STD_LOGIC_VECTOR (31 downto 0);
        status_val : OUT STD_LOGIC_VECTOR (31 downto 0);
        status_val_ap_vld : OUT STD_LOGIC );
    end component;


    component cnn_thread_cnn_ctrl IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ctrl_sink_0_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        ctrl_sink_0_empty_n : IN STD_LOGIC;
        ctrl_sink_0_read : OUT STD_LOGIC;
        ctrl_sink_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        ctrl_sink_1_empty_n : IN STD_LOGIC;
        ctrl_sink_1_read : OUT STD_LOGIC;
        ctrl_sink_2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        ctrl_sink_2_empty_n : IN STD_LOGIC;
        ctrl_sink_2_read : OUT STD_LOGIC;
        r2_data_W_status : OUT STD_LOGIC_VECTOR (31 downto 0);
        r2_data_W_status_ap_vld : OUT STD_LOGIC;
        r3_data_P_status : OUT STD_LOGIC_VECTOR (31 downto 0);
        r3_data_P_status_ap_vld : OUT STD_LOGIC;
        r4_input_BW_N_status : OUT STD_LOGIC_VECTOR (31 downto 0);
        r4_input_BW_N_status_ap_vld : OUT STD_LOGIC;
        r5_output_BW_N_status : OUT STD_LOGIC_VECTOR (31 downto 0);
        r5_output_BW_N_status_ap_vld : OUT STD_LOGIC;
        r6_pe_n_status : OUT STD_LOGIC_VECTOR (31 downto 0);
        r6_pe_n_status_ap_vld : OUT STD_LOGIC;
        r7_pe_bw_n_status : OUT STD_LOGIC_VECTOR (31 downto 0);
        r7_pe_bw_n_status_ap_vld : OUT STD_LOGIC;
        r8_wbuf_size_status : OUT STD_LOGIC_VECTOR (31 downto 0);
        r8_wbuf_size_status_ap_vld : OUT STD_LOGIC;
        r9_data_buf_clb_size_status : OUT STD_LOGIC_VECTOR (31 downto 0);
        r9_data_buf_clb_size_status_ap_vld : OUT STD_LOGIC;
        r10_data_buf_clb_n_status : OUT STD_LOGIC_VECTOR (31 downto 0);
        r10_data_buf_clb_n_status_ap_vld : OUT STD_LOGIC;
        r11_data_buf_shift_size_status : OUT STD_LOGIC_VECTOR (31 downto 0);
        r11_data_buf_shift_size_status_ap_vld : OUT STD_LOGIC;
        r12_data_out_n_status : OUT STD_LOGIC_VECTOR (31 downto 0);
        r12_data_out_n_status_ap_vld : OUT STD_LOGIC;
        sc_fifo_chn_1_din : OUT STD_LOGIC_VECTOR (30 downto 0);
        sc_fifo_chn_1_full_n : IN STD_LOGIC;
        sc_fifo_chn_1_write : OUT STD_LOGIC;
        sc_fifo_chn_110_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        sc_fifo_chn_110_full_n : IN STD_LOGIC;
        sc_fifo_chn_110_write : OUT STD_LOGIC;
        sc_fifo_chn_111_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        sc_fifo_chn_111_full_n : IN STD_LOGIC;
        sc_fifo_chn_111_write : OUT STD_LOGIC;
        sc_fifo_chn_112_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        sc_fifo_chn_112_full_n : IN STD_LOGIC;
        sc_fifo_chn_112_write : OUT STD_LOGIC;
        sc_fifo_chn_113_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        sc_fifo_chn_113_full_n : IN STD_LOGIC;
        sc_fifo_chn_113_write : OUT STD_LOGIC;
        sc_fifo_chn_114_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        sc_fifo_chn_114_full_n : IN STD_LOGIC;
        sc_fifo_chn_114_write : OUT STD_LOGIC;
        sc_fifo_chn_115_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        sc_fifo_chn_115_full_n : IN STD_LOGIC;
        sc_fifo_chn_115_write : OUT STD_LOGIC;
        sc_fifo_chn_116_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        sc_fifo_chn_116_full_n : IN STD_LOGIC;
        sc_fifo_chn_116_write : OUT STD_LOGIC;
        sc_fifo_chn_117_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        sc_fifo_chn_117_full_n : IN STD_LOGIC;
        sc_fifo_chn_117_write : OUT STD_LOGIC;
        sc_fifo_chn_118_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        sc_fifo_chn_118_full_n : IN STD_LOGIC;
        sc_fifo_chn_118_write : OUT STD_LOGIC;
        sc_fifo_chn_119_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        sc_fifo_chn_119_full_n : IN STD_LOGIC;
        sc_fifo_chn_119_write : OUT STD_LOGIC;
        sc_fifo_chn_120_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        sc_fifo_chn_120_full_n : IN STD_LOGIC;
        sc_fifo_chn_120_write : OUT STD_LOGIC;
        sc_fifo_chn_121_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        sc_fifo_chn_121_full_n : IN STD_LOGIC;
        sc_fifo_chn_121_write : OUT STD_LOGIC;
        sc_fifo_chn_122_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        sc_fifo_chn_122_full_n : IN STD_LOGIC;
        sc_fifo_chn_122_write : OUT STD_LOGIC;
        sc_fifo_chn_123_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        sc_fifo_chn_123_full_n : IN STD_LOGIC;
        sc_fifo_chn_123_write : OUT STD_LOGIC;
        sc_fifo_chn_124_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        sc_fifo_chn_124_full_n : IN STD_LOGIC;
        sc_fifo_chn_124_write : OUT STD_LOGIC;
        sc_fifo_chn_125_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        sc_fifo_chn_125_full_n : IN STD_LOGIC;
        sc_fifo_chn_125_write : OUT STD_LOGIC;
        sc_fifo_chn_126_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        sc_fifo_chn_126_full_n : IN STD_LOGIC;
        sc_fifo_chn_126_write : OUT STD_LOGIC;
        sc_fifo_chn_127_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        sc_fifo_chn_127_full_n : IN STD_LOGIC;
        sc_fifo_chn_127_write : OUT STD_LOGIC );
    end component;


    component cnn_thread_cnn_stream_w_sink IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        w_sink_0_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        w_sink_0_empty_n : IN STD_LOGIC;
        w_sink_0_read : OUT STD_LOGIC;
        w_sink_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        w_sink_1_empty_n : IN STD_LOGIC;
        w_sink_1_read : OUT STD_LOGIC;
        w_sink_2_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        w_sink_2_empty_n : IN STD_LOGIC;
        w_sink_2_read : OUT STD_LOGIC;
        sc_fifo_chn_34_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        sc_fifo_chn_34_full_n : IN STD_LOGIC;
        sc_fifo_chn_34_write : OUT STD_LOGIC;
        sc_fifo_chn_45_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        sc_fifo_chn_45_full_n : IN STD_LOGIC;
        sc_fifo_chn_45_write : OUT STD_LOGIC;
        sc_fifo_chn_56_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        sc_fifo_chn_56_full_n : IN STD_LOGIC;
        sc_fifo_chn_56_write : OUT STD_LOGIC );
    end component;


    component cnn_thread_cnn_stream_buf_sink IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_buf_sink_0_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        data_buf_sink_0_empty_n : IN STD_LOGIC;
        data_buf_sink_0_read : OUT STD_LOGIC;
        data_buf_sink_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        data_buf_sink_1_empty_n : IN STD_LOGIC;
        data_buf_sink_1_read : OUT STD_LOGIC;
        data_buf_sink_2_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        data_buf_sink_2_empty_n : IN STD_LOGIC;
        data_buf_sink_2_read : OUT STD_LOGIC;
        sc_fifo_chn_31_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        sc_fifo_chn_31_full_n : IN STD_LOGIC;
        sc_fifo_chn_31_write : OUT STD_LOGIC;
        sc_fifo_chn_42_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        sc_fifo_chn_42_full_n : IN STD_LOGIC;
        sc_fifo_chn_42_write : OUT STD_LOGIC;
        sc_fifo_chn_53_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        sc_fifo_chn_53_full_n : IN STD_LOGIC;
        sc_fifo_chn_53_write : OUT STD_LOGIC );
    end component;


    component cnn_thread_cnn_stream_sink IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_sink_0_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        data_sink_0_empty_n : IN STD_LOGIC;
        data_sink_0_read : OUT STD_LOGIC;
        data_sink_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        data_sink_1_empty_n : IN STD_LOGIC;
        data_sink_1_read : OUT STD_LOGIC;
        data_sink_2_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        data_sink_2_empty_n : IN STD_LOGIC;
        data_sink_2_read : OUT STD_LOGIC;
        r1_dma_egress_status : OUT STD_LOGIC_VECTOR (31 downto 0);
        r1_dma_egress_status_ap_vld : OUT STD_LOGIC;
        sc_fifo_chn_3_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        sc_fifo_chn_3_full_n : IN STD_LOGIC;
        sc_fifo_chn_3_write : OUT STD_LOGIC;
        sc_fifo_chn_4_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        sc_fifo_chn_4_full_n : IN STD_LOGIC;
        sc_fifo_chn_4_write : OUT STD_LOGIC;
        sc_fifo_chn_5_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        sc_fifo_chn_5_full_n : IN STD_LOGIC;
        sc_fifo_chn_5_write : OUT STD_LOGIC );
    end component;


    component cnn_thread_cnn_stream_source IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_source_0_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        data_source_0_full_n : IN STD_LOGIC;
        data_source_0_write : OUT STD_LOGIC;
        data_source_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        data_source_1_full_n : IN STD_LOGIC;
        data_source_1_write : OUT STD_LOGIC;
        data_source_2_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_source_2_full_n : IN STD_LOGIC;
        data_source_2_write : OUT STD_LOGIC;
        r0_dma_ingress_status : OUT STD_LOGIC_VECTOR (31 downto 0);
        r0_dma_ingress_status_ap_vld : OUT STD_LOGIC;
        sc_fifo_chn_37_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        sc_fifo_chn_37_empty_n : IN STD_LOGIC;
        sc_fifo_chn_37_read : OUT STD_LOGIC;
        sc_fifo_chn_48_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        sc_fifo_chn_48_empty_n : IN STD_LOGIC;
        sc_fifo_chn_48_read : OUT STD_LOGIC;
        sc_fifo_chn_59_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        sc_fifo_chn_59_empty_n : IN STD_LOGIC;
        sc_fifo_chn_59_read : OUT STD_LOGIC );
    end component;


    component fifo_w128_d1_A_x1 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (127 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (127 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w1_d1_A_x1 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w16_d1_A_x1 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (15 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (15 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w31_d16_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (30 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (30 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w32_d1_A_x IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w16_d16_A_x IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (15 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (15 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w1_d16_A_x IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    grp_sc_status_module_fu_2708 : component sc_status_module
    port map (
        status_add => call_ln271_cnn_reg1_methode_fu_5046_reg1_status_add,
        status_val => grp_sc_status_module_fu_2708_status_val,
        egress_out_0 => grp_sc_status_module_fu_2708_egress_out_0,
        egress_out_1 => grp_sc_status_module_fu_2708_egress_out_1,
        egress_out_2 => grp_sc_status_module_fu_2708_egress_out_2,
        egress_in => grp_sc_status_reg_fu_2732_ingress_in,
        clk => clk,
        reset => reset);

    grp_sc_status_reg_fu_2732 : component sc_status_reg
    port map (
        status => r0_dma_ingress_status,
        ingress_out_0 => grp_sc_status_module_fu_2708_egress_out_0,
        ingress_out_1 => grp_sc_status_module_fu_2708_egress_out_1,
        ingress_out_2 => grp_sc_status_module_fu_2708_egress_out_2,
        ingress_in => grp_sc_status_reg_fu_2732_ingress_in,
        egress_out_0 => grp_sc_status_reg_fu_2732_egress_out_0,
        egress_out_1 => grp_sc_status_reg_fu_2732_egress_out_1,
        egress_out_2 => grp_sc_status_reg_fu_2732_egress_out_2,
        egress_in => grp_sc_status_reg_fu_2762_ingress_in,
        clk => clk,
        reset => reset);

    grp_sc_status_reg_fu_2762 : component sc_status_reg
    port map (
        status => r1_dma_egress_status,
        ingress_out_0 => grp_sc_status_reg_fu_2732_egress_out_0,
        ingress_out_1 => grp_sc_status_reg_fu_2732_egress_out_1,
        ingress_out_2 => grp_sc_status_reg_fu_2732_egress_out_2,
        ingress_in => grp_sc_status_reg_fu_2762_ingress_in,
        egress_out_0 => grp_sc_status_reg_fu_2762_egress_out_0,
        egress_out_1 => grp_sc_status_reg_fu_2762_egress_out_1,
        egress_out_2 => grp_sc_status_reg_fu_2762_egress_out_2,
        egress_in => grp_sc_status_reg_fu_2792_ingress_in,
        clk => clk,
        reset => reset);

    grp_sc_status_reg_fu_2792 : component sc_status_reg
    port map (
        status => r2_data_W_status,
        ingress_out_0 => grp_sc_status_reg_fu_2762_egress_out_0,
        ingress_out_1 => grp_sc_status_reg_fu_2762_egress_out_1,
        ingress_out_2 => grp_sc_status_reg_fu_2762_egress_out_2,
        ingress_in => grp_sc_status_reg_fu_2792_ingress_in,
        egress_out_0 => grp_sc_status_reg_fu_2792_egress_out_0,
        egress_out_1 => grp_sc_status_reg_fu_2792_egress_out_1,
        egress_out_2 => grp_sc_status_reg_fu_2792_egress_out_2,
        egress_in => grp_sc_status_reg_fu_2822_ingress_in,
        clk => clk,
        reset => reset);

    grp_sc_status_reg_fu_2822 : component sc_status_reg
    port map (
        status => r3_data_P_status,
        ingress_out_0 => grp_sc_status_reg_fu_2792_egress_out_0,
        ingress_out_1 => grp_sc_status_reg_fu_2792_egress_out_1,
        ingress_out_2 => grp_sc_status_reg_fu_2792_egress_out_2,
        ingress_in => grp_sc_status_reg_fu_2822_ingress_in,
        egress_out_0 => grp_sc_status_reg_fu_2822_egress_out_0,
        egress_out_1 => grp_sc_status_reg_fu_2822_egress_out_1,
        egress_out_2 => grp_sc_status_reg_fu_2822_egress_out_2,
        egress_in => grp_sc_status_reg_fu_2852_ingress_in,
        clk => clk,
        reset => reset);

    grp_sc_status_reg_fu_2852 : component sc_status_reg
    port map (
        status => r4_input_BW_N_status,
        ingress_out_0 => grp_sc_status_reg_fu_2822_egress_out_0,
        ingress_out_1 => grp_sc_status_reg_fu_2822_egress_out_1,
        ingress_out_2 => grp_sc_status_reg_fu_2822_egress_out_2,
        ingress_in => grp_sc_status_reg_fu_2852_ingress_in,
        egress_out_0 => grp_sc_status_reg_fu_2852_egress_out_0,
        egress_out_1 => grp_sc_status_reg_fu_2852_egress_out_1,
        egress_out_2 => grp_sc_status_reg_fu_2852_egress_out_2,
        egress_in => grp_sc_status_reg_fu_2882_ingress_in,
        clk => clk,
        reset => reset);

    grp_sc_status_reg_fu_2882 : component sc_status_reg
    port map (
        status => r5_output_BW_N_status,
        ingress_out_0 => grp_sc_status_reg_fu_2852_egress_out_0,
        ingress_out_1 => grp_sc_status_reg_fu_2852_egress_out_1,
        ingress_out_2 => grp_sc_status_reg_fu_2852_egress_out_2,
        ingress_in => grp_sc_status_reg_fu_2882_ingress_in,
        egress_out_0 => grp_sc_status_reg_fu_2882_egress_out_0,
        egress_out_1 => grp_sc_status_reg_fu_2882_egress_out_1,
        egress_out_2 => grp_sc_status_reg_fu_2882_egress_out_2,
        egress_in => grp_sc_status_reg_fu_2912_ingress_in,
        clk => clk,
        reset => reset);

    grp_sc_status_reg_fu_2912 : component sc_status_reg
    port map (
        status => r6_pe_n_status,
        ingress_out_0 => grp_sc_status_reg_fu_2882_egress_out_0,
        ingress_out_1 => grp_sc_status_reg_fu_2882_egress_out_1,
        ingress_out_2 => grp_sc_status_reg_fu_2882_egress_out_2,
        ingress_in => grp_sc_status_reg_fu_2912_ingress_in,
        egress_out_0 => grp_sc_status_reg_fu_2912_egress_out_0,
        egress_out_1 => grp_sc_status_reg_fu_2912_egress_out_1,
        egress_out_2 => grp_sc_status_reg_fu_2912_egress_out_2,
        egress_in => grp_sc_status_reg_fu_2942_ingress_in,
        clk => clk,
        reset => reset);

    grp_sc_status_reg_fu_2942 : component sc_status_reg
    port map (
        status => r7_pe_bw_n_status,
        ingress_out_0 => grp_sc_status_reg_fu_2912_egress_out_0,
        ingress_out_1 => grp_sc_status_reg_fu_2912_egress_out_1,
        ingress_out_2 => grp_sc_status_reg_fu_2912_egress_out_2,
        ingress_in => grp_sc_status_reg_fu_2942_ingress_in,
        egress_out_0 => grp_sc_status_reg_fu_2942_egress_out_0,
        egress_out_1 => grp_sc_status_reg_fu_2942_egress_out_1,
        egress_out_2 => grp_sc_status_reg_fu_2942_egress_out_2,
        egress_in => grp_sc_status_reg_fu_2972_ingress_in,
        clk => clk,
        reset => reset);

    grp_sc_status_reg_fu_2972 : component sc_status_reg
    port map (
        status => r8_wbuf_size_status,
        ingress_out_0 => grp_sc_status_reg_fu_2942_egress_out_0,
        ingress_out_1 => grp_sc_status_reg_fu_2942_egress_out_1,
        ingress_out_2 => grp_sc_status_reg_fu_2942_egress_out_2,
        ingress_in => grp_sc_status_reg_fu_2972_ingress_in,
        egress_out_0 => grp_sc_status_reg_fu_2972_egress_out_0,
        egress_out_1 => grp_sc_status_reg_fu_2972_egress_out_1,
        egress_out_2 => grp_sc_status_reg_fu_2972_egress_out_2,
        egress_in => grp_sc_status_reg_fu_3002_ingress_in,
        clk => clk,
        reset => reset);

    grp_sc_status_reg_fu_3002 : component sc_status_reg
    port map (
        status => r9_data_buf_clb_size_status,
        ingress_out_0 => grp_sc_status_reg_fu_2972_egress_out_0,
        ingress_out_1 => grp_sc_status_reg_fu_2972_egress_out_1,
        ingress_out_2 => grp_sc_status_reg_fu_2972_egress_out_2,
        ingress_in => grp_sc_status_reg_fu_3002_ingress_in,
        egress_out_0 => grp_sc_status_reg_fu_3002_egress_out_0,
        egress_out_1 => grp_sc_status_reg_fu_3002_egress_out_1,
        egress_out_2 => grp_sc_status_reg_fu_3002_egress_out_2,
        egress_in => grp_sc_status_reg_fu_3032_ingress_in,
        clk => clk,
        reset => reset);

    grp_sc_status_reg_fu_3032 : component sc_status_reg
    port map (
        status => r10_data_buf_clb_n_status,
        ingress_out_0 => grp_sc_status_reg_fu_3002_egress_out_0,
        ingress_out_1 => grp_sc_status_reg_fu_3002_egress_out_1,
        ingress_out_2 => grp_sc_status_reg_fu_3002_egress_out_2,
        ingress_in => grp_sc_status_reg_fu_3032_ingress_in,
        egress_out_0 => grp_sc_status_reg_fu_3032_egress_out_0,
        egress_out_1 => grp_sc_status_reg_fu_3032_egress_out_1,
        egress_out_2 => grp_sc_status_reg_fu_3032_egress_out_2,
        egress_in => grp_sc_status_reg_fu_3062_ingress_in,
        clk => clk,
        reset => reset);

    grp_sc_status_reg_fu_3062 : component sc_status_reg
    port map (
        status => r11_data_buf_shift_size_status,
        ingress_out_0 => grp_sc_status_reg_fu_3032_egress_out_0,
        ingress_out_1 => grp_sc_status_reg_fu_3032_egress_out_1,
        ingress_out_2 => grp_sc_status_reg_fu_3032_egress_out_2,
        ingress_in => grp_sc_status_reg_fu_3062_ingress_in,
        egress_out_0 => grp_sc_status_reg_fu_3062_egress_out_0,
        egress_out_1 => grp_sc_status_reg_fu_3062_egress_out_1,
        egress_out_2 => grp_sc_status_reg_fu_3062_egress_out_2,
        egress_in => grp_sc_status_reg_fu_3092_ingress_in,
        clk => clk,
        reset => reset);

    grp_sc_status_reg_fu_3092 : component sc_status_reg
    port map (
        status => r12_data_out_n_status,
        ingress_out_0 => grp_sc_status_reg_fu_3062_egress_out_0,
        ingress_out_1 => grp_sc_status_reg_fu_3062_egress_out_1,
        ingress_out_2 => grp_sc_status_reg_fu_3062_egress_out_2,
        ingress_in => grp_sc_status_reg_fu_3092_ingress_in,
        egress_out_0 => grp_sc_status_reg_fu_3092_egress_out_0,
        egress_out_1 => grp_sc_status_reg_fu_3092_egress_out_1,
        egress_out_2 => grp_sc_status_reg_fu_3092_egress_out_2,
        egress_in => call_ln119_sc_status_end_fu_3122_ingress_in,
        clk => clk,
        reset => reset);

    call_ln119_sc_status_end_fu_3122 : component sc_status_end
    port map (
        ingress_out_0 => grp_sc_status_reg_fu_3092_egress_out_0,
        ingress_out_1 => grp_sc_status_reg_fu_3092_egress_out_1,
        ingress_out_2 => grp_sc_status_reg_fu_3092_egress_out_2,
        ingress_in => call_ln119_sc_status_end_fu_3122_ingress_in,
        clk => clk,
        reset => reset);

    grp_p_top_cnn_fu_3140 : component p_top_cnn
    port map (
        data_sink_0_dout => sc_fifo_chn_3_dout,
        data_sink_0_empty_n => sc_fifo_chn_3_empty_n,
        data_sink_0_read => grp_p_top_cnn_fu_3140_data_sink_0_read,
        data_sink_1_dout => sc_fifo_chn_4_dout,
        data_sink_1_empty_n => sc_fifo_chn_4_empty_n,
        data_sink_1_read => grp_p_top_cnn_fu_3140_data_sink_1_read,
        data_sink_2_dout => sc_fifo_chn_5_dout,
        data_sink_2_empty_n => sc_fifo_chn_5_empty_n,
        data_sink_2_read => grp_p_top_cnn_fu_3140_data_sink_2_read,
        data_buf_sink_0_dout => sc_fifo_chn_313_dout,
        data_buf_sink_0_empty_n => sc_fifo_chn_313_empty_n,
        data_buf_sink_0_read => grp_p_top_cnn_fu_3140_data_buf_sink_0_read,
        data_buf_sink_1_dout => sc_fifo_chn_414_dout,
        data_buf_sink_1_empty_n => sc_fifo_chn_414_empty_n,
        data_buf_sink_1_read => grp_p_top_cnn_fu_3140_data_buf_sink_1_read,
        data_buf_sink_2_dout => sc_fifo_chn_515_dout,
        data_buf_sink_2_empty_n => sc_fifo_chn_515_empty_n,
        data_buf_sink_2_read => grp_p_top_cnn_fu_3140_data_buf_sink_2_read,
        w_sink_0_dout => sc_fifo_chn_316_dout,
        w_sink_0_empty_n => sc_fifo_chn_316_empty_n,
        w_sink_0_read => grp_p_top_cnn_fu_3140_w_sink_0_read,
        w_sink_1_dout => sc_fifo_chn_417_dout,
        w_sink_1_empty_n => sc_fifo_chn_417_empty_n,
        w_sink_1_read => grp_p_top_cnn_fu_3140_w_sink_1_read,
        w_sink_2_dout => sc_fifo_chn_518_dout,
        w_sink_2_empty_n => sc_fifo_chn_518_empty_n,
        w_sink_2_read => grp_p_top_cnn_fu_3140_w_sink_2_read,
        data_source_0_din => grp_p_top_cnn_fu_3140_data_source_0_din,
        data_source_0_full_n => sc_fifo_chn_319_full_n,
        data_source_0_write => grp_p_top_cnn_fu_3140_data_source_0_write,
        data_source_1_din => grp_p_top_cnn_fu_3140_data_source_1_din,
        data_source_1_full_n => sc_fifo_chn_420_full_n,
        data_source_1_write => grp_p_top_cnn_fu_3140_data_source_1_write,
        data_source_2_din => grp_p_top_cnn_fu_3140_data_source_2_din,
        data_source_2_full_n => sc_fifo_chn_521_full_n,
        data_source_2_write => grp_p_top_cnn_fu_3140_data_source_2_write,
        weight_ctrls_in_dout => sc_fifo_chn_1_dout,
        weight_ctrls_in_empty_n => sc_fifo_chn_1_empty_n,
        weight_ctrls_in_read => grp_p_top_cnn_fu_3140_weight_ctrls_in_read,
        ctrl_image_size_dout => sc_fifo_chn_122_dout,
        ctrl_image_size_empty_n => sc_fifo_chn_122_empty_n,
        ctrl_image_size_read => grp_p_top_cnn_fu_3140_ctrl_image_size_read,
        ctrl_row_size_pkg_dout => sc_fifo_chn_123_dout,
        ctrl_row_size_pkg_empty_n => sc_fifo_chn_123_empty_n,
        ctrl_row_size_pkg_read => grp_p_top_cnn_fu_3140_ctrl_row_size_pkg_read,
        ctrl_window_size_dout => sc_fifo_chn_124_dout,
        ctrl_window_size_empty_n => sc_fifo_chn_124_empty_n,
        ctrl_window_size_read => grp_p_top_cnn_fu_3140_ctrl_window_size_read,
        ctrl_depth_dout => sc_fifo_chn_125_dout,
        ctrl_depth_empty_n => sc_fifo_chn_125_empty_n,
        ctrl_depth_read => grp_p_top_cnn_fu_3140_ctrl_depth_read,
        ctrl_stride_dout => sc_fifo_chn_126_dout,
        ctrl_stride_empty_n => sc_fifo_chn_126_empty_n,
        ctrl_stride_read => grp_p_top_cnn_fu_3140_ctrl_stride_read,
        ctrl_replay_dout => sc_fifo_chn_127_dout,
        ctrl_replay_empty_n => sc_fifo_chn_127_empty_n,
        ctrl_replay_read => grp_p_top_cnn_fu_3140_ctrl_replay_read,
        ctrl_zeropad_dout => sc_fifo_chn_128_dout,
        ctrl_zeropad_empty_n => sc_fifo_chn_128_empty_n,
        ctrl_zeropad_read => grp_p_top_cnn_fu_3140_ctrl_zeropad_read,
        ctrl_db_output_dout => sc_fifo_chn_132_dout,
        ctrl_db_output_empty_n => sc_fifo_chn_132_empty_n,
        ctrl_db_output_read => grp_p_top_cnn_fu_3140_ctrl_db_output_read,
        ctrl_image_data_dout => sc_fifo_chn_133_dout,
        ctrl_image_data_empty_n => sc_fifo_chn_133_empty_n,
        ctrl_image_data_read => grp_p_top_cnn_fu_3140_ctrl_image_data_read,
        ctrl_row_N_dout => sc_fifo_chn_138_dout,
        ctrl_row_N_empty_n => sc_fifo_chn_138_empty_n,
        ctrl_row_N_read => grp_p_top_cnn_fu_3140_ctrl_row_N_read,
        ctrl_acf_dout => sc_fifo_chn_139_dout,
        ctrl_acf_empty_n => sc_fifo_chn_139_empty_n,
        ctrl_acf_read => grp_p_top_cnn_fu_3140_ctrl_acf_read,
        ctrl_pool_depth_dout => sc_fifo_chn_134_dout,
        ctrl_pool_depth_empty_n => sc_fifo_chn_134_empty_n,
        ctrl_pool_depth_read => grp_p_top_cnn_fu_3140_ctrl_pool_depth_read,
        ctrl_pool_type_dout => sc_fifo_chn_135_dout,
        ctrl_pool_type_empty_n => sc_fifo_chn_135_empty_n,
        ctrl_pool_type_read => grp_p_top_cnn_fu_3140_ctrl_pool_type_read,
        ctrl_pool_N_dout => sc_fifo_chn_136_dout,
        ctrl_pool_N_empty_n => sc_fifo_chn_136_empty_n,
        ctrl_pool_N_read => grp_p_top_cnn_fu_3140_ctrl_pool_N_read,
        ctrl_pool_size_dout => sc_fifo_chn_137_dout,
        ctrl_pool_size_empty_n => sc_fifo_chn_137_empty_n,
        ctrl_pool_size_read => grp_p_top_cnn_fu_3140_ctrl_pool_size_read,
        ctrl_output_channel_dout => sc_fifo_chn_129_dout,
        ctrl_output_channel_empty_n => sc_fifo_chn_129_empty_n,
        ctrl_output_channel_read => grp_p_top_cnn_fu_3140_ctrl_output_channel_read,
        ctrl_stitch_depth_dout => sc_fifo_chn_130_dout,
        ctrl_stitch_depth_empty_n => sc_fifo_chn_130_empty_n,
        ctrl_stitch_depth_read => grp_p_top_cnn_fu_3140_ctrl_stitch_depth_read,
        ctrl_stitch_buf_depth_dout => sc_fifo_chn_131_dout,
        ctrl_stitch_buf_depth_empty_n => sc_fifo_chn_131_empty_n,
        ctrl_stitch_buf_depth_read => grp_p_top_cnn_fu_3140_ctrl_stitch_buf_depth_read,
        clk => clk,
        reset => reset);

    call_ln271_cnn_reg1_methode_fu_5046 : component cnn_reg1_methode
    port map (
        reg1_status_add => call_ln271_cnn_reg1_methode_fu_5046_reg1_status_add,
        reg1_status_add_ap_vld => call_ln271_cnn_reg1_methode_fu_5046_reg1_status_add_ap_vld,
        reg1_status_val => grp_sc_status_module_fu_2708_status_val,
        status_add => status_add,
        status_val => call_ln271_cnn_reg1_methode_fu_5046_status_val,
        status_val_ap_vld => call_ln271_cnn_reg1_methode_fu_5046_status_val_ap_vld);

    grp_cnn_thread_cnn_ctrl_fu_7466 : component cnn_thread_cnn_ctrl
    port map (
        ap_clk => clk,
        ap_rst => reset,
        ctrl_sink_0_dout => ctrl_sink_0_dout,
        ctrl_sink_0_empty_n => ctrl_sink_0_empty_n,
        ctrl_sink_0_read => grp_cnn_thread_cnn_ctrl_fu_7466_ctrl_sink_0_read,
        ctrl_sink_1_dout => ctrl_sink_1_dout,
        ctrl_sink_1_empty_n => ctrl_sink_1_empty_n,
        ctrl_sink_1_read => grp_cnn_thread_cnn_ctrl_fu_7466_ctrl_sink_1_read,
        ctrl_sink_2_dout => ctrl_sink_2_dout,
        ctrl_sink_2_empty_n => ctrl_sink_2_empty_n,
        ctrl_sink_2_read => grp_cnn_thread_cnn_ctrl_fu_7466_ctrl_sink_2_read,
        r2_data_W_status => grp_cnn_thread_cnn_ctrl_fu_7466_r2_data_W_status,
        r2_data_W_status_ap_vld => grp_cnn_thread_cnn_ctrl_fu_7466_r2_data_W_status_ap_vld,
        r3_data_P_status => grp_cnn_thread_cnn_ctrl_fu_7466_r3_data_P_status,
        r3_data_P_status_ap_vld => grp_cnn_thread_cnn_ctrl_fu_7466_r3_data_P_status_ap_vld,
        r4_input_BW_N_status => grp_cnn_thread_cnn_ctrl_fu_7466_r4_input_BW_N_status,
        r4_input_BW_N_status_ap_vld => grp_cnn_thread_cnn_ctrl_fu_7466_r4_input_BW_N_status_ap_vld,
        r5_output_BW_N_status => grp_cnn_thread_cnn_ctrl_fu_7466_r5_output_BW_N_status,
        r5_output_BW_N_status_ap_vld => grp_cnn_thread_cnn_ctrl_fu_7466_r5_output_BW_N_status_ap_vld,
        r6_pe_n_status => grp_cnn_thread_cnn_ctrl_fu_7466_r6_pe_n_status,
        r6_pe_n_status_ap_vld => grp_cnn_thread_cnn_ctrl_fu_7466_r6_pe_n_status_ap_vld,
        r7_pe_bw_n_status => grp_cnn_thread_cnn_ctrl_fu_7466_r7_pe_bw_n_status,
        r7_pe_bw_n_status_ap_vld => grp_cnn_thread_cnn_ctrl_fu_7466_r7_pe_bw_n_status_ap_vld,
        r8_wbuf_size_status => grp_cnn_thread_cnn_ctrl_fu_7466_r8_wbuf_size_status,
        r8_wbuf_size_status_ap_vld => grp_cnn_thread_cnn_ctrl_fu_7466_r8_wbuf_size_status_ap_vld,
        r9_data_buf_clb_size_status => grp_cnn_thread_cnn_ctrl_fu_7466_r9_data_buf_clb_size_status,
        r9_data_buf_clb_size_status_ap_vld => grp_cnn_thread_cnn_ctrl_fu_7466_r9_data_buf_clb_size_status_ap_vld,
        r10_data_buf_clb_n_status => grp_cnn_thread_cnn_ctrl_fu_7466_r10_data_buf_clb_n_status,
        r10_data_buf_clb_n_status_ap_vld => grp_cnn_thread_cnn_ctrl_fu_7466_r10_data_buf_clb_n_status_ap_vld,
        r11_data_buf_shift_size_status => grp_cnn_thread_cnn_ctrl_fu_7466_r11_data_buf_shift_size_status,
        r11_data_buf_shift_size_status_ap_vld => grp_cnn_thread_cnn_ctrl_fu_7466_r11_data_buf_shift_size_status_ap_vld,
        r12_data_out_n_status => grp_cnn_thread_cnn_ctrl_fu_7466_r12_data_out_n_status,
        r12_data_out_n_status_ap_vld => grp_cnn_thread_cnn_ctrl_fu_7466_r12_data_out_n_status_ap_vld,
        sc_fifo_chn_1_din => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_1_din,
        sc_fifo_chn_1_full_n => sc_fifo_chn_1_full_n,
        sc_fifo_chn_1_write => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_1_write,
        sc_fifo_chn_110_din => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_110_din,
        sc_fifo_chn_110_full_n => sc_fifo_chn_122_full_n,
        sc_fifo_chn_110_write => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_110_write,
        sc_fifo_chn_111_din => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_111_din,
        sc_fifo_chn_111_full_n => sc_fifo_chn_123_full_n,
        sc_fifo_chn_111_write => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_111_write,
        sc_fifo_chn_112_din => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_112_din,
        sc_fifo_chn_112_full_n => sc_fifo_chn_124_full_n,
        sc_fifo_chn_112_write => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_112_write,
        sc_fifo_chn_113_din => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_113_din,
        sc_fifo_chn_113_full_n => sc_fifo_chn_125_full_n,
        sc_fifo_chn_113_write => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_113_write,
        sc_fifo_chn_114_din => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_114_din,
        sc_fifo_chn_114_full_n => sc_fifo_chn_126_full_n,
        sc_fifo_chn_114_write => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_114_write,
        sc_fifo_chn_115_din => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_115_din,
        sc_fifo_chn_115_full_n => sc_fifo_chn_127_full_n,
        sc_fifo_chn_115_write => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_115_write,
        sc_fifo_chn_116_din => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_116_din,
        sc_fifo_chn_116_full_n => sc_fifo_chn_128_full_n,
        sc_fifo_chn_116_write => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_116_write,
        sc_fifo_chn_117_din => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_117_din,
        sc_fifo_chn_117_full_n => sc_fifo_chn_129_full_n,
        sc_fifo_chn_117_write => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_117_write,
        sc_fifo_chn_118_din => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_118_din,
        sc_fifo_chn_118_full_n => sc_fifo_chn_130_full_n,
        sc_fifo_chn_118_write => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_118_write,
        sc_fifo_chn_119_din => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_119_din,
        sc_fifo_chn_119_full_n => sc_fifo_chn_131_full_n,
        sc_fifo_chn_119_write => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_119_write,
        sc_fifo_chn_120_din => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_120_din,
        sc_fifo_chn_120_full_n => sc_fifo_chn_132_full_n,
        sc_fifo_chn_120_write => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_120_write,
        sc_fifo_chn_121_din => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_121_din,
        sc_fifo_chn_121_full_n => sc_fifo_chn_133_full_n,
        sc_fifo_chn_121_write => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_121_write,
        sc_fifo_chn_122_din => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_122_din,
        sc_fifo_chn_122_full_n => sc_fifo_chn_134_full_n,
        sc_fifo_chn_122_write => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_122_write,
        sc_fifo_chn_123_din => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_123_din,
        sc_fifo_chn_123_full_n => sc_fifo_chn_135_full_n,
        sc_fifo_chn_123_write => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_123_write,
        sc_fifo_chn_124_din => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_124_din,
        sc_fifo_chn_124_full_n => sc_fifo_chn_136_full_n,
        sc_fifo_chn_124_write => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_124_write,
        sc_fifo_chn_125_din => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_125_din,
        sc_fifo_chn_125_full_n => sc_fifo_chn_137_full_n,
        sc_fifo_chn_125_write => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_125_write,
        sc_fifo_chn_126_din => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_126_din,
        sc_fifo_chn_126_full_n => sc_fifo_chn_138_full_n,
        sc_fifo_chn_126_write => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_126_write,
        sc_fifo_chn_127_din => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_127_din,
        sc_fifo_chn_127_full_n => sc_fifo_chn_139_full_n,
        sc_fifo_chn_127_write => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_127_write);

    grp_cnn_thread_cnn_stream_w_sink_fu_9886 : component cnn_thread_cnn_stream_w_sink
    port map (
        ap_clk => clk,
        ap_rst => reset,
        w_sink_0_dout => w_sink_0_dout,
        w_sink_0_empty_n => w_sink_0_empty_n,
        w_sink_0_read => grp_cnn_thread_cnn_stream_w_sink_fu_9886_w_sink_0_read,
        w_sink_1_dout => w_sink_1_dout,
        w_sink_1_empty_n => w_sink_1_empty_n,
        w_sink_1_read => grp_cnn_thread_cnn_stream_w_sink_fu_9886_w_sink_1_read,
        w_sink_2_dout => w_sink_2_dout,
        w_sink_2_empty_n => w_sink_2_empty_n,
        w_sink_2_read => grp_cnn_thread_cnn_stream_w_sink_fu_9886_w_sink_2_read,
        sc_fifo_chn_34_din => grp_cnn_thread_cnn_stream_w_sink_fu_9886_sc_fifo_chn_34_din,
        sc_fifo_chn_34_full_n => sc_fifo_chn_316_full_n,
        sc_fifo_chn_34_write => grp_cnn_thread_cnn_stream_w_sink_fu_9886_sc_fifo_chn_34_write,
        sc_fifo_chn_45_din => grp_cnn_thread_cnn_stream_w_sink_fu_9886_sc_fifo_chn_45_din,
        sc_fifo_chn_45_full_n => sc_fifo_chn_417_full_n,
        sc_fifo_chn_45_write => grp_cnn_thread_cnn_stream_w_sink_fu_9886_sc_fifo_chn_45_write,
        sc_fifo_chn_56_din => grp_cnn_thread_cnn_stream_w_sink_fu_9886_sc_fifo_chn_56_din,
        sc_fifo_chn_56_full_n => sc_fifo_chn_518_full_n,
        sc_fifo_chn_56_write => grp_cnn_thread_cnn_stream_w_sink_fu_9886_sc_fifo_chn_56_write);

    grp_cnn_thread_cnn_stream_buf_sink_fu_12306 : component cnn_thread_cnn_stream_buf_sink
    port map (
        ap_clk => clk,
        ap_rst => reset,
        data_buf_sink_0_dout => data_buf_sink_0_dout,
        data_buf_sink_0_empty_n => data_buf_sink_0_empty_n,
        data_buf_sink_0_read => grp_cnn_thread_cnn_stream_buf_sink_fu_12306_data_buf_sink_0_read,
        data_buf_sink_1_dout => data_buf_sink_1_dout,
        data_buf_sink_1_empty_n => data_buf_sink_1_empty_n,
        data_buf_sink_1_read => grp_cnn_thread_cnn_stream_buf_sink_fu_12306_data_buf_sink_1_read,
        data_buf_sink_2_dout => data_buf_sink_2_dout,
        data_buf_sink_2_empty_n => data_buf_sink_2_empty_n,
        data_buf_sink_2_read => grp_cnn_thread_cnn_stream_buf_sink_fu_12306_data_buf_sink_2_read,
        sc_fifo_chn_31_din => grp_cnn_thread_cnn_stream_buf_sink_fu_12306_sc_fifo_chn_31_din,
        sc_fifo_chn_31_full_n => sc_fifo_chn_313_full_n,
        sc_fifo_chn_31_write => grp_cnn_thread_cnn_stream_buf_sink_fu_12306_sc_fifo_chn_31_write,
        sc_fifo_chn_42_din => grp_cnn_thread_cnn_stream_buf_sink_fu_12306_sc_fifo_chn_42_din,
        sc_fifo_chn_42_full_n => sc_fifo_chn_414_full_n,
        sc_fifo_chn_42_write => grp_cnn_thread_cnn_stream_buf_sink_fu_12306_sc_fifo_chn_42_write,
        sc_fifo_chn_53_din => grp_cnn_thread_cnn_stream_buf_sink_fu_12306_sc_fifo_chn_53_din,
        sc_fifo_chn_53_full_n => sc_fifo_chn_515_full_n,
        sc_fifo_chn_53_write => grp_cnn_thread_cnn_stream_buf_sink_fu_12306_sc_fifo_chn_53_write);

    grp_cnn_thread_cnn_stream_sink_fu_14726 : component cnn_thread_cnn_stream_sink
    port map (
        ap_clk => clk,
        ap_rst => reset,
        data_sink_0_dout => data_sink_0_dout,
        data_sink_0_empty_n => data_sink_0_empty_n,
        data_sink_0_read => grp_cnn_thread_cnn_stream_sink_fu_14726_data_sink_0_read,
        data_sink_1_dout => data_sink_1_dout,
        data_sink_1_empty_n => data_sink_1_empty_n,
        data_sink_1_read => grp_cnn_thread_cnn_stream_sink_fu_14726_data_sink_1_read,
        data_sink_2_dout => data_sink_2_dout,
        data_sink_2_empty_n => data_sink_2_empty_n,
        data_sink_2_read => grp_cnn_thread_cnn_stream_sink_fu_14726_data_sink_2_read,
        r1_dma_egress_status => grp_cnn_thread_cnn_stream_sink_fu_14726_r1_dma_egress_status,
        r1_dma_egress_status_ap_vld => grp_cnn_thread_cnn_stream_sink_fu_14726_r1_dma_egress_status_ap_vld,
        sc_fifo_chn_3_din => grp_cnn_thread_cnn_stream_sink_fu_14726_sc_fifo_chn_3_din,
        sc_fifo_chn_3_full_n => sc_fifo_chn_3_full_n,
        sc_fifo_chn_3_write => grp_cnn_thread_cnn_stream_sink_fu_14726_sc_fifo_chn_3_write,
        sc_fifo_chn_4_din => grp_cnn_thread_cnn_stream_sink_fu_14726_sc_fifo_chn_4_din,
        sc_fifo_chn_4_full_n => sc_fifo_chn_4_full_n,
        sc_fifo_chn_4_write => grp_cnn_thread_cnn_stream_sink_fu_14726_sc_fifo_chn_4_write,
        sc_fifo_chn_5_din => grp_cnn_thread_cnn_stream_sink_fu_14726_sc_fifo_chn_5_din,
        sc_fifo_chn_5_full_n => sc_fifo_chn_5_full_n,
        sc_fifo_chn_5_write => grp_cnn_thread_cnn_stream_sink_fu_14726_sc_fifo_chn_5_write);

    grp_cnn_thread_cnn_stream_source_fu_17146 : component cnn_thread_cnn_stream_source
    port map (
        ap_clk => clk,
        ap_rst => reset,
        data_source_0_din => grp_cnn_thread_cnn_stream_source_fu_17146_data_source_0_din,
        data_source_0_full_n => data_source_0_full_n,
        data_source_0_write => grp_cnn_thread_cnn_stream_source_fu_17146_data_source_0_write,
        data_source_1_din => grp_cnn_thread_cnn_stream_source_fu_17146_data_source_1_din,
        data_source_1_full_n => data_source_1_full_n,
        data_source_1_write => grp_cnn_thread_cnn_stream_source_fu_17146_data_source_1_write,
        data_source_2_din => grp_cnn_thread_cnn_stream_source_fu_17146_data_source_2_din,
        data_source_2_full_n => data_source_2_full_n,
        data_source_2_write => grp_cnn_thread_cnn_stream_source_fu_17146_data_source_2_write,
        r0_dma_ingress_status => grp_cnn_thread_cnn_stream_source_fu_17146_r0_dma_ingress_status,
        r0_dma_ingress_status_ap_vld => grp_cnn_thread_cnn_stream_source_fu_17146_r0_dma_ingress_status_ap_vld,
        sc_fifo_chn_37_dout => sc_fifo_chn_319_dout,
        sc_fifo_chn_37_empty_n => sc_fifo_chn_319_empty_n,
        sc_fifo_chn_37_read => grp_cnn_thread_cnn_stream_source_fu_17146_sc_fifo_chn_37_read,
        sc_fifo_chn_48_dout => sc_fifo_chn_420_dout,
        sc_fifo_chn_48_empty_n => sc_fifo_chn_420_empty_n,
        sc_fifo_chn_48_read => grp_cnn_thread_cnn_stream_source_fu_17146_sc_fifo_chn_48_read,
        sc_fifo_chn_59_dout => sc_fifo_chn_521_dout,
        sc_fifo_chn_59_empty_n => sc_fifo_chn_521_empty_n,
        sc_fifo_chn_59_read => grp_cnn_thread_cnn_stream_source_fu_17146_sc_fifo_chn_59_read);

    sc_fifo_chn_3_fifo_U : component fifo_w128_d1_A_x1
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_cnn_thread_cnn_stream_sink_fu_14726_sc_fifo_chn_3_din,
        if_full_n => sc_fifo_chn_3_full_n,
        if_write => grp_cnn_thread_cnn_stream_sink_fu_14726_sc_fifo_chn_3_write,
        if_dout => sc_fifo_chn_3_dout,
        if_empty_n => sc_fifo_chn_3_empty_n,
        if_read => grp_p_top_cnn_fu_3140_data_sink_0_read);

    sc_fifo_chn_4_fifo_U : component fifo_w1_d1_A_x1
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_cnn_thread_cnn_stream_sink_fu_14726_sc_fifo_chn_4_din,
        if_full_n => sc_fifo_chn_4_full_n,
        if_write => grp_cnn_thread_cnn_stream_sink_fu_14726_sc_fifo_chn_4_write,
        if_dout => sc_fifo_chn_4_dout,
        if_empty_n => sc_fifo_chn_4_empty_n,
        if_read => grp_p_top_cnn_fu_3140_data_sink_1_read);

    sc_fifo_chn_5_fifo_U : component fifo_w16_d1_A_x1
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_cnn_thread_cnn_stream_sink_fu_14726_sc_fifo_chn_5_din,
        if_full_n => sc_fifo_chn_5_full_n,
        if_write => grp_cnn_thread_cnn_stream_sink_fu_14726_sc_fifo_chn_5_write,
        if_dout => sc_fifo_chn_5_dout,
        if_empty_n => sc_fifo_chn_5_empty_n,
        if_read => grp_p_top_cnn_fu_3140_data_sink_2_read);

    sc_fifo_chn_313_fifo_U : component fifo_w128_d1_A_x1
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_cnn_thread_cnn_stream_buf_sink_fu_12306_sc_fifo_chn_31_din,
        if_full_n => sc_fifo_chn_313_full_n,
        if_write => grp_cnn_thread_cnn_stream_buf_sink_fu_12306_sc_fifo_chn_31_write,
        if_dout => sc_fifo_chn_313_dout,
        if_empty_n => sc_fifo_chn_313_empty_n,
        if_read => grp_p_top_cnn_fu_3140_data_buf_sink_0_read);

    sc_fifo_chn_414_fifo_U : component fifo_w1_d1_A_x1
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_cnn_thread_cnn_stream_buf_sink_fu_12306_sc_fifo_chn_42_din,
        if_full_n => sc_fifo_chn_414_full_n,
        if_write => grp_cnn_thread_cnn_stream_buf_sink_fu_12306_sc_fifo_chn_42_write,
        if_dout => sc_fifo_chn_414_dout,
        if_empty_n => sc_fifo_chn_414_empty_n,
        if_read => grp_p_top_cnn_fu_3140_data_buf_sink_1_read);

    sc_fifo_chn_515_fifo_U : component fifo_w16_d1_A_x1
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_cnn_thread_cnn_stream_buf_sink_fu_12306_sc_fifo_chn_53_din,
        if_full_n => sc_fifo_chn_515_full_n,
        if_write => grp_cnn_thread_cnn_stream_buf_sink_fu_12306_sc_fifo_chn_53_write,
        if_dout => sc_fifo_chn_515_dout,
        if_empty_n => sc_fifo_chn_515_empty_n,
        if_read => grp_p_top_cnn_fu_3140_data_buf_sink_2_read);

    sc_fifo_chn_316_fifo_U : component fifo_w128_d1_A_x1
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_cnn_thread_cnn_stream_w_sink_fu_9886_sc_fifo_chn_34_din,
        if_full_n => sc_fifo_chn_316_full_n,
        if_write => grp_cnn_thread_cnn_stream_w_sink_fu_9886_sc_fifo_chn_34_write,
        if_dout => sc_fifo_chn_316_dout,
        if_empty_n => sc_fifo_chn_316_empty_n,
        if_read => grp_p_top_cnn_fu_3140_w_sink_0_read);

    sc_fifo_chn_417_fifo_U : component fifo_w1_d1_A_x1
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_cnn_thread_cnn_stream_w_sink_fu_9886_sc_fifo_chn_45_din,
        if_full_n => sc_fifo_chn_417_full_n,
        if_write => grp_cnn_thread_cnn_stream_w_sink_fu_9886_sc_fifo_chn_45_write,
        if_dout => sc_fifo_chn_417_dout,
        if_empty_n => sc_fifo_chn_417_empty_n,
        if_read => grp_p_top_cnn_fu_3140_w_sink_1_read);

    sc_fifo_chn_518_fifo_U : component fifo_w16_d1_A_x1
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_cnn_thread_cnn_stream_w_sink_fu_9886_sc_fifo_chn_56_din,
        if_full_n => sc_fifo_chn_518_full_n,
        if_write => grp_cnn_thread_cnn_stream_w_sink_fu_9886_sc_fifo_chn_56_write,
        if_dout => sc_fifo_chn_518_dout,
        if_empty_n => sc_fifo_chn_518_empty_n,
        if_read => grp_p_top_cnn_fu_3140_w_sink_2_read);

    sc_fifo_chn_319_fifo_U : component fifo_w128_d1_A_x1
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_top_cnn_fu_3140_data_source_0_din,
        if_full_n => sc_fifo_chn_319_full_n,
        if_write => grp_p_top_cnn_fu_3140_data_source_0_write,
        if_dout => sc_fifo_chn_319_dout,
        if_empty_n => sc_fifo_chn_319_empty_n,
        if_read => grp_cnn_thread_cnn_stream_source_fu_17146_sc_fifo_chn_37_read);

    sc_fifo_chn_420_fifo_U : component fifo_w1_d1_A_x1
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_top_cnn_fu_3140_data_source_1_din,
        if_full_n => sc_fifo_chn_420_full_n,
        if_write => grp_p_top_cnn_fu_3140_data_source_1_write,
        if_dout => sc_fifo_chn_420_dout,
        if_empty_n => sc_fifo_chn_420_empty_n,
        if_read => grp_cnn_thread_cnn_stream_source_fu_17146_sc_fifo_chn_48_read);

    sc_fifo_chn_521_fifo_U : component fifo_w16_d1_A_x1
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_top_cnn_fu_3140_data_source_2_din,
        if_full_n => sc_fifo_chn_521_full_n,
        if_write => grp_p_top_cnn_fu_3140_data_source_2_write,
        if_dout => sc_fifo_chn_521_dout,
        if_empty_n => sc_fifo_chn_521_empty_n,
        if_read => grp_cnn_thread_cnn_stream_source_fu_17146_sc_fifo_chn_59_read);

    sc_fifo_chn_1_fifo_U : component fifo_w31_d16_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_1_din,
        if_full_n => sc_fifo_chn_1_full_n,
        if_write => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_1_write,
        if_dout => sc_fifo_chn_1_dout,
        if_empty_n => sc_fifo_chn_1_empty_n,
        if_read => grp_p_top_cnn_fu_3140_weight_ctrls_in_read);

    sc_fifo_chn_122_fifo_U : component fifo_w32_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_110_din,
        if_full_n => sc_fifo_chn_122_full_n,
        if_write => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_110_write,
        if_dout => sc_fifo_chn_122_dout,
        if_empty_n => sc_fifo_chn_122_empty_n,
        if_read => grp_p_top_cnn_fu_3140_ctrl_image_size_read);

    sc_fifo_chn_123_fifo_U : component fifo_w16_d16_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_111_din,
        if_full_n => sc_fifo_chn_123_full_n,
        if_write => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_111_write,
        if_dout => sc_fifo_chn_123_dout,
        if_empty_n => sc_fifo_chn_123_empty_n,
        if_read => grp_p_top_cnn_fu_3140_ctrl_row_size_pkg_read);

    sc_fifo_chn_124_fifo_U : component fifo_w16_d16_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_112_din,
        if_full_n => sc_fifo_chn_124_full_n,
        if_write => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_112_write,
        if_dout => sc_fifo_chn_124_dout,
        if_empty_n => sc_fifo_chn_124_empty_n,
        if_read => grp_p_top_cnn_fu_3140_ctrl_window_size_read);

    sc_fifo_chn_125_fifo_U : component fifo_w16_d16_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_113_din,
        if_full_n => sc_fifo_chn_125_full_n,
        if_write => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_113_write,
        if_dout => sc_fifo_chn_125_dout,
        if_empty_n => sc_fifo_chn_125_empty_n,
        if_read => grp_p_top_cnn_fu_3140_ctrl_depth_read);

    sc_fifo_chn_126_fifo_U : component fifo_w16_d16_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_114_din,
        if_full_n => sc_fifo_chn_126_full_n,
        if_write => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_114_write,
        if_dout => sc_fifo_chn_126_dout,
        if_empty_n => sc_fifo_chn_126_empty_n,
        if_read => grp_p_top_cnn_fu_3140_ctrl_stride_read);

    sc_fifo_chn_127_fifo_U : component fifo_w16_d16_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_115_din,
        if_full_n => sc_fifo_chn_127_full_n,
        if_write => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_115_write,
        if_dout => sc_fifo_chn_127_dout,
        if_empty_n => sc_fifo_chn_127_empty_n,
        if_read => grp_p_top_cnn_fu_3140_ctrl_replay_read);

    sc_fifo_chn_128_fifo_U : component fifo_w16_d16_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_116_din,
        if_full_n => sc_fifo_chn_128_full_n,
        if_write => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_116_write,
        if_dout => sc_fifo_chn_128_dout,
        if_empty_n => sc_fifo_chn_128_empty_n,
        if_read => grp_p_top_cnn_fu_3140_ctrl_zeropad_read);

    sc_fifo_chn_129_fifo_U : component fifo_w1_d16_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_117_din,
        if_full_n => sc_fifo_chn_129_full_n,
        if_write => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_117_write,
        if_dout => sc_fifo_chn_129_dout,
        if_empty_n => sc_fifo_chn_129_empty_n,
        if_read => grp_p_top_cnn_fu_3140_ctrl_output_channel_read);

    sc_fifo_chn_130_fifo_U : component fifo_w16_d16_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_118_din,
        if_full_n => sc_fifo_chn_130_full_n,
        if_write => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_118_write,
        if_dout => sc_fifo_chn_130_dout,
        if_empty_n => sc_fifo_chn_130_empty_n,
        if_read => grp_p_top_cnn_fu_3140_ctrl_stitch_depth_read);

    sc_fifo_chn_131_fifo_U : component fifo_w16_d1_A_x1
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_119_din,
        if_full_n => sc_fifo_chn_131_full_n,
        if_write => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_119_write,
        if_dout => sc_fifo_chn_131_dout,
        if_empty_n => sc_fifo_chn_131_empty_n,
        if_read => grp_p_top_cnn_fu_3140_ctrl_stitch_buf_depth_read);

    sc_fifo_chn_132_fifo_U : component fifo_w1_d16_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_120_din,
        if_full_n => sc_fifo_chn_132_full_n,
        if_write => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_120_write,
        if_dout => sc_fifo_chn_132_dout,
        if_empty_n => sc_fifo_chn_132_empty_n,
        if_read => grp_p_top_cnn_fu_3140_ctrl_db_output_read);

    sc_fifo_chn_133_fifo_U : component fifo_w1_d16_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_121_din,
        if_full_n => sc_fifo_chn_133_full_n,
        if_write => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_121_write,
        if_dout => sc_fifo_chn_133_dout,
        if_empty_n => sc_fifo_chn_133_empty_n,
        if_read => grp_p_top_cnn_fu_3140_ctrl_image_data_read);

    sc_fifo_chn_134_fifo_U : component fifo_w16_d16_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_122_din,
        if_full_n => sc_fifo_chn_134_full_n,
        if_write => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_122_write,
        if_dout => sc_fifo_chn_134_dout,
        if_empty_n => sc_fifo_chn_134_empty_n,
        if_read => grp_p_top_cnn_fu_3140_ctrl_pool_depth_read);

    sc_fifo_chn_135_fifo_U : component fifo_w16_d16_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_123_din,
        if_full_n => sc_fifo_chn_135_full_n,
        if_write => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_123_write,
        if_dout => sc_fifo_chn_135_dout,
        if_empty_n => sc_fifo_chn_135_empty_n,
        if_read => grp_p_top_cnn_fu_3140_ctrl_pool_type_read);

    sc_fifo_chn_136_fifo_U : component fifo_w16_d16_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_124_din,
        if_full_n => sc_fifo_chn_136_full_n,
        if_write => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_124_write,
        if_dout => sc_fifo_chn_136_dout,
        if_empty_n => sc_fifo_chn_136_empty_n,
        if_read => grp_p_top_cnn_fu_3140_ctrl_pool_N_read);

    sc_fifo_chn_137_fifo_U : component fifo_w16_d16_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_125_din,
        if_full_n => sc_fifo_chn_137_full_n,
        if_write => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_125_write,
        if_dout => sc_fifo_chn_137_dout,
        if_empty_n => sc_fifo_chn_137_empty_n,
        if_read => grp_p_top_cnn_fu_3140_ctrl_pool_size_read);

    sc_fifo_chn_138_fifo_U : component fifo_w16_d16_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_126_din,
        if_full_n => sc_fifo_chn_138_full_n,
        if_write => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_126_write,
        if_dout => sc_fifo_chn_138_dout,
        if_empty_n => sc_fifo_chn_138_empty_n,
        if_read => grp_p_top_cnn_fu_3140_ctrl_row_N_read);

    sc_fifo_chn_139_fifo_U : component fifo_w16_d16_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_127_din,
        if_full_n => sc_fifo_chn_139_full_n,
        if_write => grp_cnn_thread_cnn_ctrl_fu_7466_sc_fifo_chn_127_write,
        if_dout => sc_fifo_chn_139_dout,
        if_empty_n => sc_fifo_chn_139_empty_n,
        if_read => grp_p_top_cnn_fu_3140_ctrl_acf_read);





    r0_dma_ingress_status_assign_proc : process(clk)
    begin
        if (clk'event and clk =  '1') then
            if ((grp_cnn_thread_cnn_stream_source_fu_17146_r0_dma_ingress_status_ap_vld = ap_const_logic_1)) then 
                r0_dma_ingress_status <= grp_cnn_thread_cnn_stream_source_fu_17146_r0_dma_ingress_status;
            end if; 
        end if;
    end process;


    r10_data_buf_clb_n_status_assign_proc : process(clk)
    begin
        if (clk'event and clk =  '1') then
            if (reset = '1') then
                r10_data_buf_clb_n_status <= ap_const_lv32_3;
            else
                if ((grp_cnn_thread_cnn_ctrl_fu_7466_r10_data_buf_clb_n_status_ap_vld = ap_const_logic_1)) then 
                    r10_data_buf_clb_n_status <= grp_cnn_thread_cnn_ctrl_fu_7466_r10_data_buf_clb_n_status;
                end if; 
            end if;
        end if;
    end process;


    r11_data_buf_shift_size_status_assign_proc : process(clk)
    begin
        if (clk'event and clk =  '1') then
            if (reset = '1') then
                r11_data_buf_shift_size_status <= ap_const_lv32_C0;
            else
                if ((grp_cnn_thread_cnn_ctrl_fu_7466_r11_data_buf_shift_size_status_ap_vld = ap_const_logic_1)) then 
                    r11_data_buf_shift_size_status <= grp_cnn_thread_cnn_ctrl_fu_7466_r11_data_buf_shift_size_status;
                end if; 
            end if;
        end if;
    end process;


    r12_data_out_n_status_assign_proc : process(clk)
    begin
        if (clk'event and clk =  '1') then
            if (reset = '1') then
                r12_data_out_n_status <= ap_const_lv32_3;
            else
                if ((grp_cnn_thread_cnn_ctrl_fu_7466_r12_data_out_n_status_ap_vld = ap_const_logic_1)) then 
                    r12_data_out_n_status <= grp_cnn_thread_cnn_ctrl_fu_7466_r12_data_out_n_status;
                end if; 
            end if;
        end if;
    end process;


    r1_dma_egress_status_assign_proc : process(clk)
    begin
        if (clk'event and clk =  '1') then
            if ((grp_cnn_thread_cnn_stream_sink_fu_14726_r1_dma_egress_status_ap_vld = ap_const_logic_1)) then 
                r1_dma_egress_status <= grp_cnn_thread_cnn_stream_sink_fu_14726_r1_dma_egress_status;
            end if; 
        end if;
    end process;


    r2_data_W_status_assign_proc : process(clk)
    begin
        if (clk'event and clk =  '1') then
            if (reset = '1') then
                r2_data_W_status <= ap_const_lv32_10;
            else
                if ((grp_cnn_thread_cnn_ctrl_fu_7466_r2_data_W_status_ap_vld = ap_const_logic_1)) then 
                    r2_data_W_status <= grp_cnn_thread_cnn_ctrl_fu_7466_r2_data_W_status;
                end if; 
            end if;
        end if;
    end process;


    r3_data_P_status_assign_proc : process(clk)
    begin
        if (clk'event and clk =  '1') then
            if (reset = '1') then
                r3_data_P_status <= ap_const_lv32_2;
            else
                if ((grp_cnn_thread_cnn_ctrl_fu_7466_r3_data_P_status_ap_vld = ap_const_logic_1)) then 
                    r3_data_P_status <= grp_cnn_thread_cnn_ctrl_fu_7466_r3_data_P_status;
                end if; 
            end if;
        end if;
    end process;


    r4_input_BW_N_status_assign_proc : process(clk)
    begin
        if (clk'event and clk =  '1') then
            if (reset = '1') then
                r4_input_BW_N_status <= ap_const_lv32_8;
            else
                if ((grp_cnn_thread_cnn_ctrl_fu_7466_r4_input_BW_N_status_ap_vld = ap_const_logic_1)) then 
                    r4_input_BW_N_status <= grp_cnn_thread_cnn_ctrl_fu_7466_r4_input_BW_N_status;
                end if; 
            end if;
        end if;
    end process;


    r5_output_BW_N_status_assign_proc : process(clk)
    begin
        if (clk'event and clk =  '1') then
            if (reset = '1') then
                r5_output_BW_N_status <= ap_const_lv32_400;
            else
                if ((grp_cnn_thread_cnn_ctrl_fu_7466_r5_output_BW_N_status_ap_vld = ap_const_logic_1)) then 
                    r5_output_BW_N_status <= grp_cnn_thread_cnn_ctrl_fu_7466_r5_output_BW_N_status;
                end if; 
            end if;
        end if;
    end process;


    r6_pe_n_status_assign_proc : process(clk)
    begin
        if (clk'event and clk =  '1') then
            if (reset = '1') then
                r6_pe_n_status <= ap_const_lv32_8;
            else
                if ((grp_cnn_thread_cnn_ctrl_fu_7466_r6_pe_n_status_ap_vld = ap_const_logic_1)) then 
                    r6_pe_n_status <= grp_cnn_thread_cnn_ctrl_fu_7466_r6_pe_n_status;
                end if; 
            end if;
        end if;
    end process;


    r7_pe_bw_n_status_assign_proc : process(clk)
    begin
        if (clk'event and clk =  '1') then
            if (reset = '1') then
                r7_pe_bw_n_status <= ap_const_lv32_8;
            else
                if ((grp_cnn_thread_cnn_ctrl_fu_7466_r7_pe_bw_n_status_ap_vld = ap_const_logic_1)) then 
                    r7_pe_bw_n_status <= grp_cnn_thread_cnn_ctrl_fu_7466_r7_pe_bw_n_status;
                end if; 
            end if;
        end if;
    end process;


    r8_wbuf_size_status_assign_proc : process(clk)
    begin
        if (clk'event and clk =  '1') then
            if (reset = '1') then
                r8_wbuf_size_status <= ap_const_lv32_320;
            else
                if ((grp_cnn_thread_cnn_ctrl_fu_7466_r8_wbuf_size_status_ap_vld = ap_const_logic_1)) then 
                    r8_wbuf_size_status <= grp_cnn_thread_cnn_ctrl_fu_7466_r8_wbuf_size_status;
                end if; 
            end if;
        end if;
    end process;


    r9_data_buf_clb_size_status_assign_proc : process(clk)
    begin
        if (clk'event and clk =  '1') then
            if (reset = '1') then
                r9_data_buf_clb_size_status <= ap_const_lv32_1000;
            else
                if ((grp_cnn_thread_cnn_ctrl_fu_7466_r9_data_buf_clb_size_status_ap_vld = ap_const_logic_1)) then 
                    r9_data_buf_clb_size_status <= grp_cnn_thread_cnn_ctrl_fu_7466_r9_data_buf_clb_size_status;
                end if; 
            end if;
        end if;
    end process;

    ap_CS_fsm <= ap_const_lv9_0;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    cnn_ssdm_thread_M_load_fu_19566_p1 <= ap_const_lv1_0;
    ctrl_sink_0_read <= grp_cnn_thread_cnn_ctrl_fu_7466_ctrl_sink_0_read;
    ctrl_sink_1_read <= grp_cnn_thread_cnn_ctrl_fu_7466_ctrl_sink_1_read;
    ctrl_sink_2_read <= grp_cnn_thread_cnn_ctrl_fu_7466_ctrl_sink_2_read;
    data_buf_sink_0_read <= grp_cnn_thread_cnn_stream_buf_sink_fu_12306_data_buf_sink_0_read;
    data_buf_sink_1_read <= grp_cnn_thread_cnn_stream_buf_sink_fu_12306_data_buf_sink_1_read;
    data_buf_sink_2_read <= grp_cnn_thread_cnn_stream_buf_sink_fu_12306_data_buf_sink_2_read;
    data_sink_0_read <= grp_cnn_thread_cnn_stream_sink_fu_14726_data_sink_0_read;
    data_sink_1_read <= grp_cnn_thread_cnn_stream_sink_fu_14726_data_sink_1_read;
    data_sink_2_read <= grp_cnn_thread_cnn_stream_sink_fu_14726_data_sink_2_read;
    data_source_0_din <= grp_cnn_thread_cnn_stream_source_fu_17146_data_source_0_din;
    data_source_0_write <= grp_cnn_thread_cnn_stream_source_fu_17146_data_source_0_write;
    data_source_1_din <= grp_cnn_thread_cnn_stream_source_fu_17146_data_source_1_din;
    data_source_1_write <= grp_cnn_thread_cnn_stream_source_fu_17146_data_source_1_write;
    data_source_2_din <= grp_cnn_thread_cnn_stream_source_fu_17146_data_source_2_din;
    data_source_2_write <= grp_cnn_thread_cnn_stream_source_fu_17146_data_source_2_write;
    status_val <= call_ln271_cnn_reg1_methode_fu_5046_status_val;
    w_sink_0_read <= grp_cnn_thread_cnn_stream_w_sink_fu_9886_w_sink_0_read;
    w_sink_1_read <= grp_cnn_thread_cnn_stream_w_sink_fu_9886_w_sink_1_read;
    w_sink_2_read <= grp_cnn_thread_cnn_stream_w_sink_fu_9886_w_sink_2_read;
end behav;
