Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,8
design__inferred_latch__count,0
design__instance__count,542
design__instance__area,6827.59
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0000710638560121879
power__switching__total,0.000019011755284736864
power__leakage__total,0.0000014099811096457415
power__total,0.00009148559183813632
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2567326424119196
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2569306506939616
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.12003637312776147
timing__setup__ws__corner:nom_fast_1p32V_m40C,10.78144715132862
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.120036
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.701565
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2633096037958082
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2634912362877738
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6405856026940229
timing__setup__ws__corner:nom_slow_1p08V_125C,9.389671528296422
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.640586
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,17.250141
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2592966192930788
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2594857457906726
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3087264975493491
timing__setup__ws__corner:nom_typ_1p20V_25C,10.264022811086999
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.308726
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,18.178139
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2567326424119196
clock__skew__worst_setup,0.2569306506939616
timing__hold__ws,0.12003637312776147
timing__setup__ws,9.389671528296422
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.120036
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,17.250141
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,542
design__instance__area__stdcell,6827.59
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.23591
design__instance__utilization__stdcell,0.23591
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,2
design__instance__area__class:buffer,14.5152
design__instance__count__class:inverter,27
design__instance__area__class:inverter,148.781
design__instance__count__class:sequential_cell,32
design__instance__area__class:sequential_cell,1509.58
design__instance__count__class:multi_input_combinational_cell,418
design__instance__area__class:multi_input_combinational_cell,4307.39
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,56
design__instance__area__class:timing_repair_buffer,791.078
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,10882.2
design__violations,0
design__instance__count__class:clock_buffer,5
design__instance__area__class:clock_buffer,45.36
design__instance__count__class:clock_inverter,2
design__instance__area__class:clock_inverter,10.8864
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,38
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,591
route__net__special,2
route__drc_errors__iter:0,355
route__wirelength__iter:0,11982
route__drc_errors__iter:1,109
route__wirelength__iter:1,11842
route__drc_errors__iter:2,140
route__wirelength__iter:2,11795
route__drc_errors__iter:3,32
route__wirelength__iter:3,11784
route__drc_errors__iter:4,11
route__wirelength__iter:4,11784
route__drc_errors__iter:5,0
route__wirelength__iter:5,11780
route__drc_errors,0
route__wirelength,11780
route__vias,3207
route__vias__singlecut,3207
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,171.09
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,19
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,19
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,19
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,19
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00000517363
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000750978
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,9.86709E-7
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000750978
design_powergrid__voltage__worst,0.00000750978
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.00000750978
design_powergrid__drop__worst__net:VPWR,0.00000517363
design_powergrid__voltage__worst__net:VGND,0.00000750978
design_powergrid__drop__worst__net:VGND,0.00000750978
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000001089999999999999940087530049537267728965161950327455997467041015625
ir__drop__worst,0.0000051699999999999996284048842110081523060216568410396575927734375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
