<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>top</ModuleName>
<InstancesList>
<Instance>
<InstName>grp_kernel3_x0_fu_104</InstName>
<ModuleName>kernel3_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>104</ID>
<InstancesList>
<Instance>
<InstName>C_drain_IO_L1_out_6_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_6_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1066</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_7_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_7_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1073</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_18_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_18_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1080</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_8_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_8_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1087</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_19_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_19_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1094</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_9_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_9_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1101</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_20_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_20_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1108</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_10_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_10_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1115</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_21_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_21_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1122</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_11_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_11_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1129</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_22_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_22_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1136</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_23_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_23_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1143</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_2_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_2_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1150</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_3_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_3_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1157</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_14_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_14_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1164</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_4_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_4_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1171</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_15_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_15_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1178</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_5_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_5_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1185</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_16_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_16_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1192</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_17_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_17_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1199</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_0_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1206</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_1_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1213</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_12_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_12_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1220</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_13_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_13_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1227</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_0_0_x0_U0</InstName>
<ModuleName>PE_wrapper_0_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1234</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_0_1_x0_U0</InstName>
<ModuleName>PE_wrapper_0_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1243</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_1_0_x0_U0</InstName>
<ModuleName>PE_wrapper_1_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1252</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_1_1_x0_U0</InstName>
<ModuleName>PE_wrapper_1_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1261</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_2_0_x0_U0</InstName>
<ModuleName>PE_wrapper_2_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1270</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_2_1_x0_U0</InstName>
<ModuleName>PE_wrapper_2_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1279</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_3_0_x0_U0</InstName>
<ModuleName>PE_wrapper_3_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1288</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_3_1_x0_U0</InstName>
<ModuleName>PE_wrapper_3_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1297</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_4_0_x0_U0</InstName>
<ModuleName>PE_wrapper_4_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1306</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_4_1_x0_U0</InstName>
<ModuleName>PE_wrapper_4_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1315</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_5_0_x0_U0</InstName>
<ModuleName>PE_wrapper_5_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1324</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_5_1_x0_U0</InstName>
<ModuleName>PE_wrapper_5_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1333</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_6_0_x0_U0</InstName>
<ModuleName>PE_wrapper_6_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1342</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_6_1_x0_U0</InstName>
<ModuleName>PE_wrapper_6_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1351</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_7_0_x0_U0</InstName>
<ModuleName>PE_wrapper_7_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1360</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_7_1_x0_U0</InstName>
<ModuleName>PE_wrapper_7_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1369</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_8_0_x0_U0</InstName>
<ModuleName>PE_wrapper_8_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1378</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_8_1_x0_U0</InstName>
<ModuleName>PE_wrapper_8_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1387</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_9_0_x0_U0</InstName>
<ModuleName>PE_wrapper_9_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1396</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_9_1_x0_U0</InstName>
<ModuleName>PE_wrapper_9_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1405</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_10_0_x0_U0</InstName>
<ModuleName>PE_wrapper_10_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1414</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_10_1_x0_U0</InstName>
<ModuleName>PE_wrapper_10_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1423</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_11_0_x0_U0</InstName>
<ModuleName>PE_wrapper_11_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1432</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_11_1_x0_U0</InstName>
<ModuleName>PE_wrapper_11_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1441</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_12_0_x0_U0</InstName>
<ModuleName>PE_wrapper_12_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1450</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_12_1_x0_U0</InstName>
<ModuleName>PE_wrapper_12_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1459</ID>
</Instance>
<Instance>
<InstName>A_IO_L2_in_0_x0_U0</InstName>
<ModuleName>A_IO_L2_in_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1468</ID>
</Instance>
<Instance>
<InstName>A_IO_L2_in_1_x0_U0</InstName>
<ModuleName>A_IO_L2_in_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1475</ID>
</Instance>
<Instance>
<InstName>A_IO_L2_in_2_x0_U0</InstName>
<ModuleName>A_IO_L2_in_2_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1482</ID>
</Instance>
<Instance>
<InstName>A_IO_L2_in_3_x0_U0</InstName>
<ModuleName>A_IO_L2_in_3_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1489</ID>
</Instance>
<Instance>
<InstName>A_IO_L2_in_4_x0_U0</InstName>
<ModuleName>A_IO_L2_in_4_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1496</ID>
</Instance>
<Instance>
<InstName>A_IO_L2_in_5_x0_U0</InstName>
<ModuleName>A_IO_L2_in_5_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1503</ID>
</Instance>
<Instance>
<InstName>A_IO_L2_in_6_x0_U0</InstName>
<ModuleName>A_IO_L2_in_6_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1510</ID>
</Instance>
<Instance>
<InstName>A_IO_L2_in_7_x0_U0</InstName>
<ModuleName>A_IO_L2_in_7_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1517</ID>
</Instance>
<Instance>
<InstName>A_IO_L2_in_8_x0_U0</InstName>
<ModuleName>A_IO_L2_in_8_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1524</ID>
</Instance>
<Instance>
<InstName>A_IO_L2_in_9_x0_U0</InstName>
<ModuleName>A_IO_L2_in_9_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1531</ID>
</Instance>
<Instance>
<InstName>A_IO_L2_in_10_x0_U0</InstName>
<ModuleName>A_IO_L2_in_10_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1538</ID>
</Instance>
<Instance>
<InstName>A_IO_L2_in_11_x0_U0</InstName>
<ModuleName>A_IO_L2_in_11_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1545</ID>
</Instance>
<Instance>
<InstName>A_IO_L2_in_boundary_x0_U0</InstName>
<ModuleName>A_IO_L2_in_boundary_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1552</ID>
</Instance>
<Instance>
<InstName>A_IO_L3_in_x0_U0</InstName>
<ModuleName>A_IO_L3_in_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1558</ID>
</Instance>
<Instance>
<InstName>B_IO_L3_in_x0_U0</InstName>
<ModuleName>B_IO_L3_in_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1566</ID>
</Instance>
<Instance>
<InstName>B_IO_L2_in_x0_U0</InstName>
<ModuleName>B_IO_L2_in_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1574</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L3_out_x0_U0</InstName>
<ModuleName>C_drain_IO_L3_out_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1581</ID>
</Instance>
<Instance>
<InstName>B_IO_L2_in_boundary_x0_U0</InstName>
<ModuleName>B_IO_L2_in_boundary_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1588</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_boundary_0_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_boundary_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1594</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_boundary_1_x0_U0</InstName>
<ModuleName>C_drain_IO_L1_out_boundary_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1600</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L2_out_x0_U0</InstName>
<ModuleName>C_drain_IO_L2_out_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1606</ID>
</Instance>
<Instance>
<InstName>A_PE_dummy_0_x0_U0</InstName>
<ModuleName>A_PE_dummy_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1613</ID>
</Instance>
<Instance>
<InstName>A_PE_dummy_1_x0_U0</InstName>
<ModuleName>A_PE_dummy_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1618</ID>
</Instance>
<Instance>
<InstName>A_PE_dummy_2_x0_U0</InstName>
<ModuleName>A_PE_dummy_2_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1623</ID>
</Instance>
<Instance>
<InstName>A_PE_dummy_3_x0_U0</InstName>
<ModuleName>A_PE_dummy_3_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1628</ID>
</Instance>
<Instance>
<InstName>A_PE_dummy_4_x0_U0</InstName>
<ModuleName>A_PE_dummy_4_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1633</ID>
</Instance>
<Instance>
<InstName>A_PE_dummy_5_x0_U0</InstName>
<ModuleName>A_PE_dummy_5_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1638</ID>
</Instance>
<Instance>
<InstName>A_PE_dummy_6_x0_U0</InstName>
<ModuleName>A_PE_dummy_6_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1643</ID>
</Instance>
<Instance>
<InstName>A_PE_dummy_7_x0_U0</InstName>
<ModuleName>A_PE_dummy_7_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1648</ID>
</Instance>
<Instance>
<InstName>A_PE_dummy_8_x0_U0</InstName>
<ModuleName>A_PE_dummy_8_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1653</ID>
</Instance>
<Instance>
<InstName>A_PE_dummy_9_x0_U0</InstName>
<ModuleName>A_PE_dummy_9_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1658</ID>
</Instance>
<Instance>
<InstName>A_PE_dummy_10_x0_U0</InstName>
<ModuleName>A_PE_dummy_10_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1663</ID>
</Instance>
<Instance>
<InstName>A_PE_dummy_11_x0_U0</InstName>
<ModuleName>A_PE_dummy_11_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1668</ID>
</Instance>
<Instance>
<InstName>B_PE_dummy_0_x0_U0</InstName>
<ModuleName>B_PE_dummy_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1673</ID>
</Instance>
<Instance>
<InstName>A_PE_dummy_12_x0_U0</InstName>
<ModuleName>A_PE_dummy_12_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1678</ID>
</Instance>
<Instance>
<InstName>B_PE_dummy_1_x0_U0</InstName>
<ModuleName>B_PE_dummy_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1683</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L2_out_boundary_x0_U0</InstName>
<ModuleName>C_drain_IO_L2_out_boundary_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1688</ID>
</Instance>
<Instance>
<InstName>kernel3_x0_entry49_U0</InstName>
<ModuleName>kernel3_x0_entry49</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1694</ID>
</Instance>
</InstancesList>
</Instance>
<Instance>
<InstName>grp_kernel3_x1_fu_118</InstName>
<ModuleName>kernel3_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>118</ID>
<InstancesList>
<Instance>
<InstName>PE_wrapper_0_0_x1_U0</InstName>
<ModuleName>PE_wrapper_0_0_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1018</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_0_1_x1_U0</InstName>
<ModuleName>PE_wrapper_0_1_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1027</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_1_0_x1_U0</InstName>
<ModuleName>PE_wrapper_1_0_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1036</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_1_1_x1_U0</InstName>
<ModuleName>PE_wrapper_1_1_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1045</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_2_0_x1_U0</InstName>
<ModuleName>PE_wrapper_2_0_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1054</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_2_1_x1_U0</InstName>
<ModuleName>PE_wrapper_2_1_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1063</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_3_0_x1_U0</InstName>
<ModuleName>PE_wrapper_3_0_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1072</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_3_1_x1_U0</InstName>
<ModuleName>PE_wrapper_3_1_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1081</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_4_0_x1_U0</InstName>
<ModuleName>PE_wrapper_4_0_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1090</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_4_1_x1_U0</InstName>
<ModuleName>PE_wrapper_4_1_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1099</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_5_0_x1_U0</InstName>
<ModuleName>PE_wrapper_5_0_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1108</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_5_1_x1_U0</InstName>
<ModuleName>PE_wrapper_5_1_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1117</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_6_0_x1_U0</InstName>
<ModuleName>PE_wrapper_6_0_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1126</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_6_1_x1_U0</InstName>
<ModuleName>PE_wrapper_6_1_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1135</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_7_0_x1_U0</InstName>
<ModuleName>PE_wrapper_7_0_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1144</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_7_1_x1_U0</InstName>
<ModuleName>PE_wrapper_7_1_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1153</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_8_0_x1_U0</InstName>
<ModuleName>PE_wrapper_8_0_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1162</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_8_1_x1_U0</InstName>
<ModuleName>PE_wrapper_8_1_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1171</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_9_0_x1_U0</InstName>
<ModuleName>PE_wrapper_9_0_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1180</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_9_1_x1_U0</InstName>
<ModuleName>PE_wrapper_9_1_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1189</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_10_0_x1_U0</InstName>
<ModuleName>PE_wrapper_10_0_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1198</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_10_1_x1_U0</InstName>
<ModuleName>PE_wrapper_10_1_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1207</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_11_0_x1_U0</InstName>
<ModuleName>PE_wrapper_11_0_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1216</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_11_1_x1_U0</InstName>
<ModuleName>PE_wrapper_11_1_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1225</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_12_0_x1_U0</InstName>
<ModuleName>PE_wrapper_12_0_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1234</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_12_1_x1_U0</InstName>
<ModuleName>PE_wrapper_12_1_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1243</ID>
</Instance>
<Instance>
<InstName>A_IO_L2_in_boundary_x1_U0</InstName>
<ModuleName>A_IO_L2_in_boundary_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1252</ID>
</Instance>
<Instance>
<InstName>A_IO_L2_in_0_x1_U0</InstName>
<ModuleName>A_IO_L2_in_0_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1258</ID>
</Instance>
<Instance>
<InstName>A_IO_L2_in_1_x1_U0</InstName>
<ModuleName>A_IO_L2_in_1_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1265</ID>
</Instance>
<Instance>
<InstName>A_IO_L2_in_2_x1_U0</InstName>
<ModuleName>A_IO_L2_in_2_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1272</ID>
</Instance>
<Instance>
<InstName>A_IO_L2_in_3_x1_U0</InstName>
<ModuleName>A_IO_L2_in_3_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1279</ID>
</Instance>
<Instance>
<InstName>A_IO_L2_in_4_x1_U0</InstName>
<ModuleName>A_IO_L2_in_4_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1286</ID>
</Instance>
<Instance>
<InstName>A_IO_L2_in_5_x1_U0</InstName>
<ModuleName>A_IO_L2_in_5_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1293</ID>
</Instance>
<Instance>
<InstName>A_IO_L2_in_6_x1_U0</InstName>
<ModuleName>A_IO_L2_in_6_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1300</ID>
</Instance>
<Instance>
<InstName>A_IO_L2_in_7_x1_U0</InstName>
<ModuleName>A_IO_L2_in_7_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1307</ID>
</Instance>
<Instance>
<InstName>A_IO_L2_in_8_x1_U0</InstName>
<ModuleName>A_IO_L2_in_8_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1314</ID>
</Instance>
<Instance>
<InstName>A_IO_L2_in_9_x1_U0</InstName>
<ModuleName>A_IO_L2_in_9_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1321</ID>
</Instance>
<Instance>
<InstName>A_IO_L2_in_10_x1_U0</InstName>
<ModuleName>A_IO_L2_in_10_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1328</ID>
</Instance>
<Instance>
<InstName>A_IO_L2_in_11_x1_U0</InstName>
<ModuleName>A_IO_L2_in_11_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1335</ID>
</Instance>
<Instance>
<InstName>B_IO_L2_in_x1_U0</InstName>
<ModuleName>B_IO_L2_in_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1342</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_0_x1_U0</InstName>
<ModuleName>C_drain_IO_L1_out_0_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1349</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_1_x1_U0</InstName>
<ModuleName>C_drain_IO_L1_out_1_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1356</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_12_x1_U0</InstName>
<ModuleName>C_drain_IO_L1_out_12_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1363</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_2_x1_U0</InstName>
<ModuleName>C_drain_IO_L1_out_2_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1370</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_13_x1_U0</InstName>
<ModuleName>C_drain_IO_L1_out_13_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1377</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_3_x1_U0</InstName>
<ModuleName>C_drain_IO_L1_out_3_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1384</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_14_x1_U0</InstName>
<ModuleName>C_drain_IO_L1_out_14_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1391</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_4_x1_U0</InstName>
<ModuleName>C_drain_IO_L1_out_4_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1398</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_15_x1_U0</InstName>
<ModuleName>C_drain_IO_L1_out_15_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1405</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_5_x1_U0</InstName>
<ModuleName>C_drain_IO_L1_out_5_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1412</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_16_x1_U0</InstName>
<ModuleName>C_drain_IO_L1_out_16_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1419</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_6_x1_U0</InstName>
<ModuleName>C_drain_IO_L1_out_6_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1426</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_17_x1_U0</InstName>
<ModuleName>C_drain_IO_L1_out_17_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1433</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_7_x1_U0</InstName>
<ModuleName>C_drain_IO_L1_out_7_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1440</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_18_x1_U0</InstName>
<ModuleName>C_drain_IO_L1_out_18_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1447</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_8_x1_U0</InstName>
<ModuleName>C_drain_IO_L1_out_8_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1454</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_19_x1_U0</InstName>
<ModuleName>C_drain_IO_L1_out_19_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1461</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_9_x1_U0</InstName>
<ModuleName>C_drain_IO_L1_out_9_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1468</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_20_x1_U0</InstName>
<ModuleName>C_drain_IO_L1_out_20_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1475</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_10_x1_U0</InstName>
<ModuleName>C_drain_IO_L1_out_10_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1482</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_21_x1_U0</InstName>
<ModuleName>C_drain_IO_L1_out_21_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1489</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_22_x1_U0</InstName>
<ModuleName>C_drain_IO_L1_out_22_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1496</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_11_x1_U0</InstName>
<ModuleName>C_drain_IO_L1_out_11_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1503</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_23_x1_U0</InstName>
<ModuleName>C_drain_IO_L1_out_23_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1510</ID>
</Instance>
<Instance>
<InstName>A_IO_L3_in_x1_U0</InstName>
<ModuleName>A_IO_L3_in_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1517</ID>
</Instance>
<Instance>
<InstName>B_IO_L3_in_x1_U0</InstName>
<ModuleName>B_IO_L3_in_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1524</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L3_out_x1_U0</InstName>
<ModuleName>C_drain_IO_L3_out_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1531</ID>
</Instance>
<Instance>
<InstName>B_IO_L2_in_boundary_x1_U0</InstName>
<ModuleName>B_IO_L2_in_boundary_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1538</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_boundary_0_x1_U0</InstName>
<ModuleName>C_drain_IO_L1_out_boundary_0_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1544</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_boundary_1_x1_U0</InstName>
<ModuleName>C_drain_IO_L1_out_boundary_1_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1550</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L2_out_x1_U0</InstName>
<ModuleName>C_drain_IO_L2_out_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1556</ID>
</Instance>
<Instance>
<InstName>A_PE_dummy_0_x1_U0</InstName>
<ModuleName>A_PE_dummy_0_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1563</ID>
</Instance>
<Instance>
<InstName>A_PE_dummy_1_x1_U0</InstName>
<ModuleName>A_PE_dummy_1_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1568</ID>
</Instance>
<Instance>
<InstName>A_PE_dummy_2_x1_U0</InstName>
<ModuleName>A_PE_dummy_2_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1573</ID>
</Instance>
<Instance>
<InstName>A_PE_dummy_3_x1_U0</InstName>
<ModuleName>A_PE_dummy_3_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1578</ID>
</Instance>
<Instance>
<InstName>A_PE_dummy_4_x1_U0</InstName>
<ModuleName>A_PE_dummy_4_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1583</ID>
</Instance>
<Instance>
<InstName>A_PE_dummy_5_x1_U0</InstName>
<ModuleName>A_PE_dummy_5_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1588</ID>
</Instance>
<Instance>
<InstName>A_PE_dummy_6_x1_U0</InstName>
<ModuleName>A_PE_dummy_6_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1593</ID>
</Instance>
<Instance>
<InstName>A_PE_dummy_7_x1_U0</InstName>
<ModuleName>A_PE_dummy_7_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1598</ID>
</Instance>
<Instance>
<InstName>A_PE_dummy_8_x1_U0</InstName>
<ModuleName>A_PE_dummy_8_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1603</ID>
</Instance>
<Instance>
<InstName>A_PE_dummy_9_x1_U0</InstName>
<ModuleName>A_PE_dummy_9_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1608</ID>
</Instance>
<Instance>
<InstName>A_PE_dummy_10_x1_U0</InstName>
<ModuleName>A_PE_dummy_10_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1613</ID>
</Instance>
<Instance>
<InstName>A_PE_dummy_11_x1_U0</InstName>
<ModuleName>A_PE_dummy_11_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1618</ID>
</Instance>
<Instance>
<InstName>B_PE_dummy_0_x1_U0</InstName>
<ModuleName>B_PE_dummy_0_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1623</ID>
</Instance>
<Instance>
<InstName>A_PE_dummy_12_x1_U0</InstName>
<ModuleName>A_PE_dummy_12_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1628</ID>
</Instance>
<Instance>
<InstName>B_PE_dummy_1_x1_U0</InstName>
<ModuleName>B_PE_dummy_1_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1633</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L2_out_boundary_x1_U0</InstName>
<ModuleName>C_drain_IO_L2_out_boundary_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1638</ID>
</Instance>
</InstancesList>
</Instance>
<Instance>
<InstName>grp_kernel3_x2_fu_124</InstName>
<ModuleName>kernel3_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>124</ID>
<InstancesList>
<Instance>
<InstName>PE_wrapper_0_0_x2_U0</InstName>
<ModuleName>PE_wrapper_0_0_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1060</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_0_1_x2_U0</InstName>
<ModuleName>PE_wrapper_0_1_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1069</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_1_0_x2_U0</InstName>
<ModuleName>PE_wrapper_1_0_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1078</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_1_1_x2_U0</InstName>
<ModuleName>PE_wrapper_1_1_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1087</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_2_0_x2_U0</InstName>
<ModuleName>PE_wrapper_2_0_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1096</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_2_1_x2_U0</InstName>
<ModuleName>PE_wrapper_2_1_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1105</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_3_0_x2_U0</InstName>
<ModuleName>PE_wrapper_3_0_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1114</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_3_1_x2_U0</InstName>
<ModuleName>PE_wrapper_3_1_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1123</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_4_0_x2_U0</InstName>
<ModuleName>PE_wrapper_4_0_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1132</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_4_1_x2_U0</InstName>
<ModuleName>PE_wrapper_4_1_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1141</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_5_0_x2_U0</InstName>
<ModuleName>PE_wrapper_5_0_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1150</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_5_1_x2_U0</InstName>
<ModuleName>PE_wrapper_5_1_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1159</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_6_0_x2_U0</InstName>
<ModuleName>PE_wrapper_6_0_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1168</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_6_1_x2_U0</InstName>
<ModuleName>PE_wrapper_6_1_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1177</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_7_0_x2_U0</InstName>
<ModuleName>PE_wrapper_7_0_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1186</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_7_1_x2_U0</InstName>
<ModuleName>PE_wrapper_7_1_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1195</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_8_0_x2_U0</InstName>
<ModuleName>PE_wrapper_8_0_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1204</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_8_1_x2_U0</InstName>
<ModuleName>PE_wrapper_8_1_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1213</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_9_0_x2_U0</InstName>
<ModuleName>PE_wrapper_9_0_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1222</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_9_1_x2_U0</InstName>
<ModuleName>PE_wrapper_9_1_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1231</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_10_0_x2_U0</InstName>
<ModuleName>PE_wrapper_10_0_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1240</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_10_1_x2_U0</InstName>
<ModuleName>PE_wrapper_10_1_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1249</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_11_0_x2_U0</InstName>
<ModuleName>PE_wrapper_11_0_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1258</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_11_1_x2_U0</InstName>
<ModuleName>PE_wrapper_11_1_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1267</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_12_0_x2_U0</InstName>
<ModuleName>PE_wrapper_12_0_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1276</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_12_1_x2_U0</InstName>
<ModuleName>PE_wrapper_12_1_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1285</ID>
</Instance>
<Instance>
<InstName>A_IO_L2_in_boundary_x2_U0</InstName>
<ModuleName>A_IO_L2_in_boundary_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1294</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L3_out_x2_U0</InstName>
<ModuleName>C_drain_IO_L3_out_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1300</ID>
</Instance>
<Instance>
<InstName>B_IO_L2_in_x2_U0</InstName>
<ModuleName>B_IO_L2_in_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1308</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_0_x2_U0</InstName>
<ModuleName>C_drain_IO_L1_out_0_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1315</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_1_x2_U0</InstName>
<ModuleName>C_drain_IO_L1_out_1_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1322</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_12_x2_U0</InstName>
<ModuleName>C_drain_IO_L1_out_12_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1329</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_2_x2_U0</InstName>
<ModuleName>C_drain_IO_L1_out_2_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1336</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_13_x2_U0</InstName>
<ModuleName>C_drain_IO_L1_out_13_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1343</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_3_x2_U0</InstName>
<ModuleName>C_drain_IO_L1_out_3_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1350</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_14_x2_U0</InstName>
<ModuleName>C_drain_IO_L1_out_14_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1357</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_4_x2_U0</InstName>
<ModuleName>C_drain_IO_L1_out_4_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1364</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_15_x2_U0</InstName>
<ModuleName>C_drain_IO_L1_out_15_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1371</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_5_x2_U0</InstName>
<ModuleName>C_drain_IO_L1_out_5_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1378</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_16_x2_U0</InstName>
<ModuleName>C_drain_IO_L1_out_16_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1385</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_6_x2_U0</InstName>
<ModuleName>C_drain_IO_L1_out_6_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1392</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_17_x2_U0</InstName>
<ModuleName>C_drain_IO_L1_out_17_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1399</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_7_x2_U0</InstName>
<ModuleName>C_drain_IO_L1_out_7_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1406</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_18_x2_U0</InstName>
<ModuleName>C_drain_IO_L1_out_18_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1413</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_8_x2_U0</InstName>
<ModuleName>C_drain_IO_L1_out_8_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1420</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_19_x2_U0</InstName>
<ModuleName>C_drain_IO_L1_out_19_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1427</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_9_x2_U0</InstName>
<ModuleName>C_drain_IO_L1_out_9_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1434</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_20_x2_U0</InstName>
<ModuleName>C_drain_IO_L1_out_20_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1441</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_10_x2_U0</InstName>
<ModuleName>C_drain_IO_L1_out_10_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1448</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_21_x2_U0</InstName>
<ModuleName>C_drain_IO_L1_out_21_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1455</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_22_x2_U0</InstName>
<ModuleName>C_drain_IO_L1_out_22_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1462</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_11_x2_U0</InstName>
<ModuleName>C_drain_IO_L1_out_11_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1469</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_23_x2_U0</InstName>
<ModuleName>C_drain_IO_L1_out_23_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1476</ID>
</Instance>
<Instance>
<InstName>A_IO_L3_in_x2_U0</InstName>
<ModuleName>A_IO_L3_in_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1483</ID>
</Instance>
<Instance>
<InstName>B_IO_L3_in_x2_U0</InstName>
<ModuleName>B_IO_L3_in_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1490</ID>
</Instance>
<Instance>
<InstName>B_IO_L2_in_boundary_x2_U0</InstName>
<ModuleName>B_IO_L2_in_boundary_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1497</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_boundary_0_x2_U0</InstName>
<ModuleName>C_drain_IO_L1_out_boundary_0_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1503</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L1_out_boundary_1_x2_U0</InstName>
<ModuleName>C_drain_IO_L1_out_boundary_1_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1509</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L2_out_x2_U0</InstName>
<ModuleName>C_drain_IO_L2_out_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1515</ID>
</Instance>
<Instance>
<InstName>A_IO_L2_in_1_x2_U0</InstName>
<ModuleName>A_IO_L2_in_1_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1522</ID>
</Instance>
<Instance>
<InstName>A_IO_L2_in_2_x2_U0</InstName>
<ModuleName>A_IO_L2_in_2_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1529</ID>
</Instance>
<Instance>
<InstName>A_IO_L2_in_3_x2_U0</InstName>
<ModuleName>A_IO_L2_in_3_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1536</ID>
</Instance>
<Instance>
<InstName>A_IO_L2_in_4_x2_U0</InstName>
<ModuleName>A_IO_L2_in_4_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1543</ID>
</Instance>
<Instance>
<InstName>A_IO_L2_in_5_x2_U0</InstName>
<ModuleName>A_IO_L2_in_5_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1550</ID>
</Instance>
<Instance>
<InstName>A_IO_L2_in_6_x2_U0</InstName>
<ModuleName>A_IO_L2_in_6_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1557</ID>
</Instance>
<Instance>
<InstName>A_IO_L2_in_7_x2_U0</InstName>
<ModuleName>A_IO_L2_in_7_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1564</ID>
</Instance>
<Instance>
<InstName>A_IO_L2_in_8_x2_U0</InstName>
<ModuleName>A_IO_L2_in_8_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1571</ID>
</Instance>
<Instance>
<InstName>A_IO_L2_in_9_x2_U0</InstName>
<ModuleName>A_IO_L2_in_9_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1578</ID>
</Instance>
<Instance>
<InstName>A_IO_L2_in_10_x2_U0</InstName>
<ModuleName>A_IO_L2_in_10_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1585</ID>
</Instance>
<Instance>
<InstName>A_IO_L2_in_11_x2_U0</InstName>
<ModuleName>A_IO_L2_in_11_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1592</ID>
</Instance>
<Instance>
<InstName>A_IO_L2_in_0_x2_U0</InstName>
<ModuleName>A_IO_L2_in_0_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1599</ID>
</Instance>
<Instance>
<InstName>A_PE_dummy_0_x2_U0</InstName>
<ModuleName>A_PE_dummy_0_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1606</ID>
</Instance>
<Instance>
<InstName>A_PE_dummy_1_x2_U0</InstName>
<ModuleName>A_PE_dummy_1_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1611</ID>
</Instance>
<Instance>
<InstName>A_PE_dummy_2_x2_U0</InstName>
<ModuleName>A_PE_dummy_2_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1616</ID>
</Instance>
<Instance>
<InstName>A_PE_dummy_3_x2_U0</InstName>
<ModuleName>A_PE_dummy_3_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1621</ID>
</Instance>
<Instance>
<InstName>A_PE_dummy_4_x2_U0</InstName>
<ModuleName>A_PE_dummy_4_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1626</ID>
</Instance>
<Instance>
<InstName>A_PE_dummy_5_x2_U0</InstName>
<ModuleName>A_PE_dummy_5_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1631</ID>
</Instance>
<Instance>
<InstName>A_PE_dummy_6_x2_U0</InstName>
<ModuleName>A_PE_dummy_6_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1636</ID>
</Instance>
<Instance>
<InstName>A_PE_dummy_7_x2_U0</InstName>
<ModuleName>A_PE_dummy_7_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1641</ID>
</Instance>
<Instance>
<InstName>A_PE_dummy_8_x2_U0</InstName>
<ModuleName>A_PE_dummy_8_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1646</ID>
</Instance>
<Instance>
<InstName>A_PE_dummy_9_x2_U0</InstName>
<ModuleName>A_PE_dummy_9_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1651</ID>
</Instance>
<Instance>
<InstName>A_PE_dummy_10_x2_U0</InstName>
<ModuleName>A_PE_dummy_10_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1656</ID>
</Instance>
<Instance>
<InstName>A_PE_dummy_11_x2_U0</InstName>
<ModuleName>A_PE_dummy_11_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1661</ID>
</Instance>
<Instance>
<InstName>B_PE_dummy_0_x2_U0</InstName>
<ModuleName>B_PE_dummy_0_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1666</ID>
</Instance>
<Instance>
<InstName>A_PE_dummy_12_x2_U0</InstName>
<ModuleName>A_PE_dummy_12_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1671</ID>
</Instance>
<Instance>
<InstName>B_PE_dummy_1_x2_U0</InstName>
<ModuleName>B_PE_dummy_1_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1676</ID>
</Instance>
<Instance>
<InstName>C_drain_IO_L2_out_boundary_x2_U0</InstName>
<ModuleName>C_drain_IO_L2_out_boundary_x2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1681</ID>
</Instance>
<Instance>
<InstName>kernel3_x2_entry36_U0</InstName>
<ModuleName>kernel3_x2_entry36</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1687</ID>
</Instance>
<Instance>
<InstName>kernel3_x2_entry53_U0</InstName>
<ModuleName>kernel3_x2_entry53</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1694</ID>
</Instance>
</InstancesList>
</Instance>
<Instance>
<InstName>grp_nondf_kernel_cov_x0_fu_132</InstName>
<ModuleName>nondf_kernel_cov_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>132</ID>
</Instance>
<Instance>
<InstName>grp_nondf_kernel_cov_x1_fu_138</InstName>
<ModuleName>nondf_kernel_cov_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>138</ID>
</Instance>
</InstancesList>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>kernel3_x0_entry49</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.217</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>0</Best-caseLatency>
<Average-caseLatency>0</Average-caseLatency>
<Worst-caseLatency>0</Worst-caseLatency>
<Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>0</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>2</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>29</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>kernel3_x0.entry49</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>kernel3_x0.entry49</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>kernel3_x0.entry49</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>kernel3_x0.entry49</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>kernel3_x0.entry49</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>kernel3_x0.entry49</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>kernel3_x0.entry49</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>A</name>
<Object>A</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>B</name>
<Object>B</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_out_din</name>
<Object>A_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_out_full_n</name>
<Object>A_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_out_write</name>
<Object>A_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_out_din</name>
<Object>B_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_out_full_n</name>
<Object>B_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_out_write</name>
<Object>B_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L3_in_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>4169</Best-caseLatency>
<Average-caseLatency>4169</Average-caseLatency>
<Worst-caseLatency>4169</Worst-caseLatency>
<Best-caseRealTimeLatency>13.895 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>13.895 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.895 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>4169</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L3_in_x0_loop_1>
<Name>A_IO_L3_in_x0_loop_1</Name>
<TripCount>2048</TripCount>
<Latency>4097</Latency>
<AbsoluteTimeLatency>13.655 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>4</PipelineDepth>
</A_IO_L3_in_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>673</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>479</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L3_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L3_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L3_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L3_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L3_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L3_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L3_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWVALID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWREADY</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWADDR</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWLEN</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWSIZE</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWBURST</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWLOCK</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWCACHE</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWPROT</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWQOS</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWREGION</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWUSER</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WVALID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WREADY</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WDATA</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WSTRB</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WLAST</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WUSER</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARVALID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARREADY</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARADDR</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARLEN</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARSIZE</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARBURST</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARLOCK</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARCACHE</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARPROT</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARQOS</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARREGION</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARUSER</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RVALID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RREADY</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RDATA</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RLAST</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RUSER</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RRESP</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_BVALID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_BREADY</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_BRESP</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_BID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_BUSER</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_local_out_din</name>
<Object>fifo_A_local_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_local_out_full_n</name>
<Object>fifo_A_local_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_local_out_write</name>
<Object>fifo_A_local_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_dout</name>
<Object>A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_empty_n</name>
<Object>A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_read</name>
<Object>A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L2_in_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>39428</Best-caseLatency>
<Average-caseLatency>39428</Average-caseLatency>
<Worst-caseLatency>39428</Worst-caseLatency>
<Best-caseRealTimeLatency>0.131 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.131 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.131 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>39428</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_0_x0_loop_1_A_IO_L2_in_0_x0_loop_2_A_IO_L2_in_0_x0_loop_3>
<Name>A_IO_L2_in_0_x0_loop_1_A_IO_L2_in_0_x0_loop_2_A_IO_L2_in_0_x0_loop_3</Name>
<TripCount>6656</TripCount>
<Latency>6656</Latency>
<AbsoluteTimeLatency>22.184 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_0_x0_loop_1_A_IO_L2_in_0_x0_loop_2_A_IO_L2_in_0_x0_loop_3>
<A_IO_L2_in_0_x0_loop_4_A_IO_L2_in_0_x0_loop_5>
<Name>A_IO_L2_in_0_x0_loop_4_A_IO_L2_in_0_x0_loop_5</Name>
<TripCount>2048</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>16</PipelineII>
<PipelineDepth>17</PipelineDepth>
</A_IO_L2_in_0_x0_loop_4_A_IO_L2_in_0_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>8</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>2194</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>841</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_0_x01_dout</name>
<Object>fifo_A_A_IO_L2_in_0_x01</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_0_x01_empty_n</name>
<Object>fifo_A_A_IO_L2_in_0_x01</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_0_x01_read</name>
<Object>fifo_A_A_IO_L2_in_0_x01</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_1_x02_din</name>
<Object>fifo_A_A_IO_L2_in_1_x02</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_1_x02_full_n</name>
<Object>fifo_A_A_IO_L2_in_1_x02</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_1_x02_write</name>
<Object>fifo_A_A_IO_L2_in_1_x02</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_0_x016_din</name>
<Object>fifo_A_PE_0_0_x016</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_0_x016_full_n</name>
<Object>fifo_A_PE_0_0_x016</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_0_x016_write</name>
<Object>fifo_A_PE_0_0_x016</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L2_in_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>38916</Best-caseLatency>
<Average-caseLatency>38916</Average-caseLatency>
<Worst-caseLatency>38916</Worst-caseLatency>
<Best-caseRealTimeLatency>0.130 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.130 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.130 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>38916</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_1_x0_loop_1_A_IO_L2_in_1_x0_loop_2_A_IO_L2_in_1_x0_loop_3>
<Name>A_IO_L2_in_1_x0_loop_1_A_IO_L2_in_1_x0_loop_2_A_IO_L2_in_1_x0_loop_3</Name>
<TripCount>6144</TripCount>
<Latency>6144</Latency>
<AbsoluteTimeLatency>20.478 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_1_x0_loop_1_A_IO_L2_in_1_x0_loop_2_A_IO_L2_in_1_x0_loop_3>
<A_IO_L2_in_1_x0_loop_4_A_IO_L2_in_1_x0_loop_5>
<Name>A_IO_L2_in_1_x0_loop_4_A_IO_L2_in_1_x0_loop_5</Name>
<TripCount>2048</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>16</PipelineII>
<PipelineDepth>17</PipelineDepth>
</A_IO_L2_in_1_x0_loop_4_A_IO_L2_in_1_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>8</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>2194</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>841</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_1_x02_dout</name>
<Object>fifo_A_A_IO_L2_in_1_x02</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_1_x02_empty_n</name>
<Object>fifo_A_A_IO_L2_in_1_x02</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_1_x02_read</name>
<Object>fifo_A_A_IO_L2_in_1_x02</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_2_x03_din</name>
<Object>fifo_A_A_IO_L2_in_2_x03</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_2_x03_full_n</name>
<Object>fifo_A_A_IO_L2_in_2_x03</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_2_x03_write</name>
<Object>fifo_A_A_IO_L2_in_2_x03</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_0_x019_din</name>
<Object>fifo_A_PE_1_0_x019</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_0_x019_full_n</name>
<Object>fifo_A_PE_1_0_x019</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_0_x019_write</name>
<Object>fifo_A_PE_1_0_x019</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L2_in_2_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>38404</Best-caseLatency>
<Average-caseLatency>38404</Average-caseLatency>
<Worst-caseLatency>38404</Worst-caseLatency>
<Best-caseRealTimeLatency>0.128 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.128 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.128 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>38404</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_2_x0_loop_1_A_IO_L2_in_2_x0_loop_2_A_IO_L2_in_2_x0_loop_3>
<Name>A_IO_L2_in_2_x0_loop_1_A_IO_L2_in_2_x0_loop_2_A_IO_L2_in_2_x0_loop_3</Name>
<TripCount>5632</TripCount>
<Latency>5632</Latency>
<AbsoluteTimeLatency>18.771 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_2_x0_loop_1_A_IO_L2_in_2_x0_loop_2_A_IO_L2_in_2_x0_loop_3>
<A_IO_L2_in_2_x0_loop_4_A_IO_L2_in_2_x0_loop_5>
<Name>A_IO_L2_in_2_x0_loop_4_A_IO_L2_in_2_x0_loop_5</Name>
<TripCount>2048</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>16</PipelineII>
<PipelineDepth>17</PipelineDepth>
</A_IO_L2_in_2_x0_loop_4_A_IO_L2_in_2_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>8</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>2194</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>841</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_2_x03_dout</name>
<Object>fifo_A_A_IO_L2_in_2_x03</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_2_x03_empty_n</name>
<Object>fifo_A_A_IO_L2_in_2_x03</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_2_x03_read</name>
<Object>fifo_A_A_IO_L2_in_2_x03</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_3_x04_din</name>
<Object>fifo_A_A_IO_L2_in_3_x04</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_3_x04_full_n</name>
<Object>fifo_A_A_IO_L2_in_3_x04</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_3_x04_write</name>
<Object>fifo_A_A_IO_L2_in_3_x04</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_0_x022_din</name>
<Object>fifo_A_PE_2_0_x022</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_0_x022_full_n</name>
<Object>fifo_A_PE_2_0_x022</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_0_x022_write</name>
<Object>fifo_A_PE_2_0_x022</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L2_in_3_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>37892</Best-caseLatency>
<Average-caseLatency>37892</Average-caseLatency>
<Worst-caseLatency>37892</Worst-caseLatency>
<Best-caseRealTimeLatency>0.126 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.126 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.126 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>37892</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_3_x0_loop_1_A_IO_L2_in_3_x0_loop_2_A_IO_L2_in_3_x0_loop_3>
<Name>A_IO_L2_in_3_x0_loop_1_A_IO_L2_in_3_x0_loop_2_A_IO_L2_in_3_x0_loop_3</Name>
<TripCount>5120</TripCount>
<Latency>5120</Latency>
<AbsoluteTimeLatency>17.065 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_3_x0_loop_1_A_IO_L2_in_3_x0_loop_2_A_IO_L2_in_3_x0_loop_3>
<A_IO_L2_in_3_x0_loop_4_A_IO_L2_in_3_x0_loop_5>
<Name>A_IO_L2_in_3_x0_loop_4_A_IO_L2_in_3_x0_loop_5</Name>
<TripCount>2048</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>16</PipelineII>
<PipelineDepth>17</PipelineDepth>
</A_IO_L2_in_3_x0_loop_4_A_IO_L2_in_3_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>8</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>2194</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>841</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_3_x04_dout</name>
<Object>fifo_A_A_IO_L2_in_3_x04</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_3_x04_empty_n</name>
<Object>fifo_A_A_IO_L2_in_3_x04</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_3_x04_read</name>
<Object>fifo_A_A_IO_L2_in_3_x04</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_4_x05_din</name>
<Object>fifo_A_A_IO_L2_in_4_x05</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_4_x05_full_n</name>
<Object>fifo_A_A_IO_L2_in_4_x05</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_4_x05_write</name>
<Object>fifo_A_A_IO_L2_in_4_x05</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_0_x025_din</name>
<Object>fifo_A_PE_3_0_x025</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_0_x025_full_n</name>
<Object>fifo_A_PE_3_0_x025</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_0_x025_write</name>
<Object>fifo_A_PE_3_0_x025</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L2_in_4_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>37380</Best-caseLatency>
<Average-caseLatency>37380</Average-caseLatency>
<Worst-caseLatency>37380</Worst-caseLatency>
<Best-caseRealTimeLatency>0.125 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.125 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.125 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>37380</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_4_x0_loop_1_A_IO_L2_in_4_x0_loop_2_A_IO_L2_in_4_x0_loop_3>
<Name>A_IO_L2_in_4_x0_loop_1_A_IO_L2_in_4_x0_loop_2_A_IO_L2_in_4_x0_loop_3</Name>
<TripCount>4608</TripCount>
<Latency>4608</Latency>
<AbsoluteTimeLatency>15.358 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_4_x0_loop_1_A_IO_L2_in_4_x0_loop_2_A_IO_L2_in_4_x0_loop_3>
<A_IO_L2_in_4_x0_loop_4_A_IO_L2_in_4_x0_loop_5>
<Name>A_IO_L2_in_4_x0_loop_4_A_IO_L2_in_4_x0_loop_5</Name>
<TripCount>2048</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>16</PipelineII>
<PipelineDepth>17</PipelineDepth>
</A_IO_L2_in_4_x0_loop_4_A_IO_L2_in_4_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>8</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>2194</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>841</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_4_x05_dout</name>
<Object>fifo_A_A_IO_L2_in_4_x05</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_4_x05_empty_n</name>
<Object>fifo_A_A_IO_L2_in_4_x05</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_4_x05_read</name>
<Object>fifo_A_A_IO_L2_in_4_x05</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_5_x06_din</name>
<Object>fifo_A_A_IO_L2_in_5_x06</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_5_x06_full_n</name>
<Object>fifo_A_A_IO_L2_in_5_x06</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_5_x06_write</name>
<Object>fifo_A_A_IO_L2_in_5_x06</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_0_x028_din</name>
<Object>fifo_A_PE_4_0_x028</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_0_x028_full_n</name>
<Object>fifo_A_PE_4_0_x028</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_0_x028_write</name>
<Object>fifo_A_PE_4_0_x028</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L2_in_5_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>36868</Best-caseLatency>
<Average-caseLatency>36868</Average-caseLatency>
<Worst-caseLatency>36868</Worst-caseLatency>
<Best-caseRealTimeLatency>0.123 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.123 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.123 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>36868</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_5_x0_loop_1_A_IO_L2_in_5_x0_loop_2_A_IO_L2_in_5_x0_loop_3>
<Name>A_IO_L2_in_5_x0_loop_1_A_IO_L2_in_5_x0_loop_2_A_IO_L2_in_5_x0_loop_3</Name>
<TripCount>4096</TripCount>
<Latency>4096</Latency>
<AbsoluteTimeLatency>13.652 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_5_x0_loop_1_A_IO_L2_in_5_x0_loop_2_A_IO_L2_in_5_x0_loop_3>
<A_IO_L2_in_5_x0_loop_4_A_IO_L2_in_5_x0_loop_5>
<Name>A_IO_L2_in_5_x0_loop_4_A_IO_L2_in_5_x0_loop_5</Name>
<TripCount>2048</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>16</PipelineII>
<PipelineDepth>17</PipelineDepth>
</A_IO_L2_in_5_x0_loop_4_A_IO_L2_in_5_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>8</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>2194</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>841</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_5_x06_dout</name>
<Object>fifo_A_A_IO_L2_in_5_x06</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_5_x06_empty_n</name>
<Object>fifo_A_A_IO_L2_in_5_x06</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_5_x06_read</name>
<Object>fifo_A_A_IO_L2_in_5_x06</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_6_x07_din</name>
<Object>fifo_A_A_IO_L2_in_6_x07</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_6_x07_full_n</name>
<Object>fifo_A_A_IO_L2_in_6_x07</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_6_x07_write</name>
<Object>fifo_A_A_IO_L2_in_6_x07</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_0_x031_din</name>
<Object>fifo_A_PE_5_0_x031</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_0_x031_full_n</name>
<Object>fifo_A_PE_5_0_x031</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_0_x031_write</name>
<Object>fifo_A_PE_5_0_x031</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L2_in_6_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>36356</Best-caseLatency>
<Average-caseLatency>36356</Average-caseLatency>
<Worst-caseLatency>36356</Worst-caseLatency>
<Best-caseRealTimeLatency>0.121 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.121 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.121 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>36356</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_6_x0_loop_1_A_IO_L2_in_6_x0_loop_2_A_IO_L2_in_6_x0_loop_3>
<Name>A_IO_L2_in_6_x0_loop_1_A_IO_L2_in_6_x0_loop_2_A_IO_L2_in_6_x0_loop_3</Name>
<TripCount>3584</TripCount>
<Latency>3584</Latency>
<AbsoluteTimeLatency>11.945 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_6_x0_loop_1_A_IO_L2_in_6_x0_loop_2_A_IO_L2_in_6_x0_loop_3>
<A_IO_L2_in_6_x0_loop_4_A_IO_L2_in_6_x0_loop_5>
<Name>A_IO_L2_in_6_x0_loop_4_A_IO_L2_in_6_x0_loop_5</Name>
<TripCount>2048</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>16</PipelineII>
<PipelineDepth>17</PipelineDepth>
</A_IO_L2_in_6_x0_loop_4_A_IO_L2_in_6_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>8</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>2193</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>840</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_6_x07_dout</name>
<Object>fifo_A_A_IO_L2_in_6_x07</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_6_x07_empty_n</name>
<Object>fifo_A_A_IO_L2_in_6_x07</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_6_x07_read</name>
<Object>fifo_A_A_IO_L2_in_6_x07</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_7_x08_din</name>
<Object>fifo_A_A_IO_L2_in_7_x08</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_7_x08_full_n</name>
<Object>fifo_A_A_IO_L2_in_7_x08</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_7_x08_write</name>
<Object>fifo_A_A_IO_L2_in_7_x08</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_0_x034_din</name>
<Object>fifo_A_PE_6_0_x034</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_0_x034_full_n</name>
<Object>fifo_A_PE_6_0_x034</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_0_x034_write</name>
<Object>fifo_A_PE_6_0_x034</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L2_in_7_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>35844</Best-caseLatency>
<Average-caseLatency>35844</Average-caseLatency>
<Worst-caseLatency>35844</Worst-caseLatency>
<Best-caseRealTimeLatency>0.119 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.119 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.119 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>35844</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_7_x0_loop_1_A_IO_L2_in_7_x0_loop_2_A_IO_L2_in_7_x0_loop_3>
<Name>A_IO_L2_in_7_x0_loop_1_A_IO_L2_in_7_x0_loop_2_A_IO_L2_in_7_x0_loop_3</Name>
<TripCount>3072</TripCount>
<Latency>3072</Latency>
<AbsoluteTimeLatency>10.239 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_7_x0_loop_1_A_IO_L2_in_7_x0_loop_2_A_IO_L2_in_7_x0_loop_3>
<A_IO_L2_in_7_x0_loop_4_A_IO_L2_in_7_x0_loop_5>
<Name>A_IO_L2_in_7_x0_loop_4_A_IO_L2_in_7_x0_loop_5</Name>
<TripCount>2048</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>16</PipelineII>
<PipelineDepth>17</PipelineDepth>
</A_IO_L2_in_7_x0_loop_4_A_IO_L2_in_7_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>8</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>2193</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>840</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_7_x08_dout</name>
<Object>fifo_A_A_IO_L2_in_7_x08</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_7_x08_empty_n</name>
<Object>fifo_A_A_IO_L2_in_7_x08</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_7_x08_read</name>
<Object>fifo_A_A_IO_L2_in_7_x08</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_8_x09_din</name>
<Object>fifo_A_A_IO_L2_in_8_x09</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_8_x09_full_n</name>
<Object>fifo_A_A_IO_L2_in_8_x09</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_8_x09_write</name>
<Object>fifo_A_A_IO_L2_in_8_x09</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_0_x037_din</name>
<Object>fifo_A_PE_7_0_x037</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_0_x037_full_n</name>
<Object>fifo_A_PE_7_0_x037</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_0_x037_write</name>
<Object>fifo_A_PE_7_0_x037</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L2_in_8_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>35332</Best-caseLatency>
<Average-caseLatency>35332</Average-caseLatency>
<Worst-caseLatency>35332</Worst-caseLatency>
<Best-caseRealTimeLatency>0.118 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.118 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.118 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>35332</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_8_x0_loop_1_A_IO_L2_in_8_x0_loop_2_A_IO_L2_in_8_x0_loop_3>
<Name>A_IO_L2_in_8_x0_loop_1_A_IO_L2_in_8_x0_loop_2_A_IO_L2_in_8_x0_loop_3</Name>
<TripCount>2560</TripCount>
<Latency>2560</Latency>
<AbsoluteTimeLatency>8.532 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_8_x0_loop_1_A_IO_L2_in_8_x0_loop_2_A_IO_L2_in_8_x0_loop_3>
<A_IO_L2_in_8_x0_loop_4_A_IO_L2_in_8_x0_loop_5>
<Name>A_IO_L2_in_8_x0_loop_4_A_IO_L2_in_8_x0_loop_5</Name>
<TripCount>2048</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>16</PipelineII>
<PipelineDepth>17</PipelineDepth>
</A_IO_L2_in_8_x0_loop_4_A_IO_L2_in_8_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>8</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>2193</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>840</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_8_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_8_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_8_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_8_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_8_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_8_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_8_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_8_x09_dout</name>
<Object>fifo_A_A_IO_L2_in_8_x09</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_8_x09_empty_n</name>
<Object>fifo_A_A_IO_L2_in_8_x09</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_8_x09_read</name>
<Object>fifo_A_A_IO_L2_in_8_x09</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_9_x010_din</name>
<Object>fifo_A_A_IO_L2_in_9_x010</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_9_x010_full_n</name>
<Object>fifo_A_A_IO_L2_in_9_x010</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_9_x010_write</name>
<Object>fifo_A_A_IO_L2_in_9_x010</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_8_0_x040_din</name>
<Object>fifo_A_PE_8_0_x040</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_8_0_x040_full_n</name>
<Object>fifo_A_PE_8_0_x040</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_8_0_x040_write</name>
<Object>fifo_A_PE_8_0_x040</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L2_in_9_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>34820</Best-caseLatency>
<Average-caseLatency>34820</Average-caseLatency>
<Worst-caseLatency>34820</Worst-caseLatency>
<Best-caseRealTimeLatency>0.116 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.116 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.116 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>34820</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_9_x0_loop_1_A_IO_L2_in_9_x0_loop_2_A_IO_L2_in_9_x0_loop_3>
<Name>A_IO_L2_in_9_x0_loop_1_A_IO_L2_in_9_x0_loop_2_A_IO_L2_in_9_x0_loop_3</Name>
<TripCount>2048</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_9_x0_loop_1_A_IO_L2_in_9_x0_loop_2_A_IO_L2_in_9_x0_loop_3>
<A_IO_L2_in_9_x0_loop_4_A_IO_L2_in_9_x0_loop_5>
<Name>A_IO_L2_in_9_x0_loop_4_A_IO_L2_in_9_x0_loop_5</Name>
<TripCount>2048</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>16</PipelineII>
<PipelineDepth>17</PipelineDepth>
</A_IO_L2_in_9_x0_loop_4_A_IO_L2_in_9_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>8</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>2193</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>840</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_9_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_9_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_9_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_9_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_9_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_9_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_9_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_9_x010_dout</name>
<Object>fifo_A_A_IO_L2_in_9_x010</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_9_x010_empty_n</name>
<Object>fifo_A_A_IO_L2_in_9_x010</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_9_x010_read</name>
<Object>fifo_A_A_IO_L2_in_9_x010</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_10_x011_din</name>
<Object>fifo_A_A_IO_L2_in_10_x011</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_10_x011_full_n</name>
<Object>fifo_A_A_IO_L2_in_10_x011</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_10_x011_write</name>
<Object>fifo_A_A_IO_L2_in_10_x011</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_9_0_x043_din</name>
<Object>fifo_A_PE_9_0_x043</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_9_0_x043_full_n</name>
<Object>fifo_A_PE_9_0_x043</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_9_0_x043_write</name>
<Object>fifo_A_PE_9_0_x043</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L2_in_10_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>34308</Best-caseLatency>
<Average-caseLatency>34308</Average-caseLatency>
<Worst-caseLatency>34308</Worst-caseLatency>
<Best-caseRealTimeLatency>0.114 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.114 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.114 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>34308</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_10_x0_loop_1_A_IO_L2_in_10_x0_loop_2_A_IO_L2_in_10_x0_loop_3>
<Name>A_IO_L2_in_10_x0_loop_1_A_IO_L2_in_10_x0_loop_2_A_IO_L2_in_10_x0_loop_3</Name>
<TripCount>1536</TripCount>
<Latency>1536</Latency>
<AbsoluteTimeLatency>5.119 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_10_x0_loop_1_A_IO_L2_in_10_x0_loop_2_A_IO_L2_in_10_x0_loop_3>
<A_IO_L2_in_10_x0_loop_4_A_IO_L2_in_10_x0_loop_5>
<Name>A_IO_L2_in_10_x0_loop_4_A_IO_L2_in_10_x0_loop_5</Name>
<TripCount>2048</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>16</PipelineII>
<PipelineDepth>17</PipelineDepth>
</A_IO_L2_in_10_x0_loop_4_A_IO_L2_in_10_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>8</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>2192</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>838</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_10_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_10_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_10_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_10_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_10_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_10_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_10_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_10_x011_dout</name>
<Object>fifo_A_A_IO_L2_in_10_x011</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_10_x011_empty_n</name>
<Object>fifo_A_A_IO_L2_in_10_x011</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_10_x011_read</name>
<Object>fifo_A_A_IO_L2_in_10_x011</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_11_x012_din</name>
<Object>fifo_A_A_IO_L2_in_11_x012</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_11_x012_full_n</name>
<Object>fifo_A_A_IO_L2_in_11_x012</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_11_x012_write</name>
<Object>fifo_A_A_IO_L2_in_11_x012</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_10_0_x046_din</name>
<Object>fifo_A_PE_10_0_x046</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_10_0_x046_full_n</name>
<Object>fifo_A_PE_10_0_x046</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_10_0_x046_write</name>
<Object>fifo_A_PE_10_0_x046</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L2_in_11_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>33796</Best-caseLatency>
<Average-caseLatency>33796</Average-caseLatency>
<Worst-caseLatency>33796</Worst-caseLatency>
<Best-caseRealTimeLatency>0.113 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.113 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.113 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>33796</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_11_x0_loop_1_A_IO_L2_in_11_x0_loop_2_A_IO_L2_in_11_x0_loop_3>
<Name>A_IO_L2_in_11_x0_loop_1_A_IO_L2_in_11_x0_loop_2_A_IO_L2_in_11_x0_loop_3</Name>
<TripCount>1024</TripCount>
<Latency>1024</Latency>
<AbsoluteTimeLatency>3.413 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_11_x0_loop_1_A_IO_L2_in_11_x0_loop_2_A_IO_L2_in_11_x0_loop_3>
<A_IO_L2_in_11_x0_loop_4_A_IO_L2_in_11_x0_loop_5>
<Name>A_IO_L2_in_11_x0_loop_4_A_IO_L2_in_11_x0_loop_5</Name>
<TripCount>2048</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>16</PipelineII>
<PipelineDepth>17</PipelineDepth>
</A_IO_L2_in_11_x0_loop_4_A_IO_L2_in_11_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>8</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>2192</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>839</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_11_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_11_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_11_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_11_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_11_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_11_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_11_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_11_x012_dout</name>
<Object>fifo_A_A_IO_L2_in_11_x012</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_11_x012_empty_n</name>
<Object>fifo_A_A_IO_L2_in_11_x012</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_11_x012_read</name>
<Object>fifo_A_A_IO_L2_in_11_x012</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_12_x013_din</name>
<Object>fifo_A_A_IO_L2_in_12_x013</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_12_x013_full_n</name>
<Object>fifo_A_A_IO_L2_in_12_x013</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_12_x013_write</name>
<Object>fifo_A_A_IO_L2_in_12_x013</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_11_0_x049_din</name>
<Object>fifo_A_PE_11_0_x049</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_11_0_x049_full_n</name>
<Object>fifo_A_PE_11_0_x049</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_11_0_x049_write</name>
<Object>fifo_A_PE_11_0_x049</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L2_in_boundary_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.417</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>33284</Best-caseLatency>
<Average-caseLatency>33284</Average-caseLatency>
<Worst-caseLatency>33284</Worst-caseLatency>
<Best-caseRealTimeLatency>0.111 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.111 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.111 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>33284</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_boundary_x0_loop_2_A_IO_L2_in_boundary_x0_loop_3>
<Name>A_IO_L2_in_boundary_x0_loop_2_A_IO_L2_in_boundary_x0_loop_3</Name>
<TripCount>512</TripCount>
<Latency>512</Latency>
<AbsoluteTimeLatency>1.706 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_boundary_x0_loop_2_A_IO_L2_in_boundary_x0_loop_3>
<A_IO_L2_in_boundary_x0_loop_4_A_IO_L2_in_boundary_x0_loop_5>
<Name>A_IO_L2_in_boundary_x0_loop_4_A_IO_L2_in_boundary_x0_loop_5</Name>
<TripCount>2048</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>16</PipelineII>
<PipelineDepth>17</PipelineDepth>
</A_IO_L2_in_boundary_x0_loop_4_A_IO_L2_in_boundary_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>8</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>2180</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>724</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_12_x013_dout</name>
<Object>fifo_A_A_IO_L2_in_12_x013</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_12_x013_empty_n</name>
<Object>fifo_A_A_IO_L2_in_12_x013</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_12_x013_read</name>
<Object>fifo_A_A_IO_L2_in_12_x013</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_12_0_x052_din</name>
<Object>fifo_A_PE_12_0_x052</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_12_0_x052_full_n</name>
<Object>fifo_A_PE_12_0_x052</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_12_0_x052_write</name>
<Object>fifo_A_PE_12_0_x052</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_IO_L3_in_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>4169</Best-caseLatency>
<Average-caseLatency>4169</Average-caseLatency>
<Worst-caseLatency>4169</Worst-caseLatency>
<Best-caseRealTimeLatency>13.895 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>13.895 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.895 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>4169</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_IO_L3_in_x0_loop_1>
<Name>B_IO_L3_in_x0_loop_1</Name>
<TripCount>2048</TripCount>
<Latency>4097</Latency>
<AbsoluteTimeLatency>13.655 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>4</PipelineDepth>
</B_IO_L3_in_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>673</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>479</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_IO_L3_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_IO_L3_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_IO_L3_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_IO_L3_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_IO_L3_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_IO_L3_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_IO_L3_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWVALID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWREADY</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWADDR</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWLEN</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWSIZE</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWBURST</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWLOCK</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWCACHE</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWPROT</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWQOS</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWREGION</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWUSER</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WVALID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WREADY</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WDATA</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WSTRB</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WLAST</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WUSER</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARVALID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARREADY</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARADDR</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARLEN</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARSIZE</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARBURST</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARLOCK</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARCACHE</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARPROT</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARQOS</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARREGION</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARUSER</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RVALID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RREADY</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RDATA</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RLAST</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RUSER</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RRESP</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_BVALID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_BREADY</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_BRESP</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_BID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_BUSER</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_local_out_din</name>
<Object>fifo_B_local_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_local_out_full_n</name>
<Object>fifo_B_local_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_local_out_write</name>
<Object>fifo_B_local_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_dout</name>
<Object>B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_empty_n</name>
<Object>B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_read</name>
<Object>B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_IO_L2_in_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>36869</Best-caseLatency>
<Average-caseLatency>36869</Average-caseLatency>
<Worst-caseLatency>36869</Worst-caseLatency>
<Best-caseRealTimeLatency>0.123 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.123 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.123 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>36869</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_IO_L2_in_x0_loop_1_B_IO_L2_in_x0_loop_2_B_IO_L2_in_x0_loop_3>
<Name>B_IO_L2_in_x0_loop_1_B_IO_L2_in_x0_loop_2_B_IO_L2_in_x0_loop_3</Name>
<TripCount>4096</TripCount>
<Latency>4096</Latency>
<AbsoluteTimeLatency>13.652 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_x0_loop_1_B_IO_L2_in_x0_loop_2_B_IO_L2_in_x0_loop_3>
<B_IO_L2_in_x0_loop_4_B_IO_L2_in_x0_loop_5_B_IO_L2_in_x0_loop_6>
<Name>B_IO_L2_in_x0_loop_4_B_IO_L2_in_x0_loop_5_B_IO_L2_in_x0_loop_6</Name>
<TripCount>32768</TripCount>
<Latency>32769</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</B_IO_L2_in_x0_loop_4_B_IO_L2_in_x0_loop_5_B_IO_L2_in_x0_loop_6>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>29</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>144</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>632</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_IO_L2_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_IO_L2_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_IO_L2_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_IO_L2_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_IO_L2_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_IO_L2_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_IO_L2_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_0_x014_dout</name>
<Object>fifo_B_B_IO_L2_in_0_x014</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_0_x014_empty_n</name>
<Object>fifo_B_B_IO_L2_in_0_x014</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_0_x014_read</name>
<Object>fifo_B_B_IO_L2_in_0_x014</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_1_x015_din</name>
<Object>fifo_B_B_IO_L2_in_1_x015</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_1_x015_full_n</name>
<Object>fifo_B_B_IO_L2_in_1_x015</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_1_x015_write</name>
<Object>fifo_B_B_IO_L2_in_1_x015</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_0_x055_din</name>
<Object>fifo_B_PE_0_0_x055</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_0_x055_full_n</name>
<Object>fifo_B_PE_0_0_x055</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_0_x055_write</name>
<Object>fifo_B_PE_0_0_x055</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_IO_L2_in_boundary_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.420</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>34821</Best-caseLatency>
<Average-caseLatency>34821</Average-caseLatency>
<Worst-caseLatency>34821</Worst-caseLatency>
<Best-caseRealTimeLatency>0.116 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.116 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.116 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>34821</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_IO_L2_in_boundary_x0_loop_2_B_IO_L2_in_boundary_x0_loop_3>
<Name>B_IO_L2_in_boundary_x0_loop_2_B_IO_L2_in_boundary_x0_loop_3</Name>
<TripCount>2048</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_boundary_x0_loop_2_B_IO_L2_in_boundary_x0_loop_3>
<B_IO_L2_in_boundary_x0_loop_4_B_IO_L2_in_boundary_x0_loop_5_B_IO_L2_in_boundary_x0_loop_6>
<Name>B_IO_L2_in_boundary_x0_loop_4_B_IO_L2_in_boundary_x0_loop_5_B_IO_L2_in_boundary_x0_loop_6</Name>
<TripCount>32768</TripCount>
<Latency>32769</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</B_IO_L2_in_boundary_x0_loop_4_B_IO_L2_in_boundary_x0_loop_5_B_IO_L2_in_boundary_x0_loop_6>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>29</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>134</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>514</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_1_x015_dout</name>
<Object>fifo_B_B_IO_L2_in_1_x015</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_1_x015_empty_n</name>
<Object>fifo_B_B_IO_L2_in_1_x015</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_1_x015_read</name>
<Object>fifo_B_B_IO_L2_in_1_x015</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_1_x069_din</name>
<Object>fifo_B_PE_0_1_x069</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_1_x069_full_n</name>
<Object>fifo_B_PE_0_1_x069</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_1_x069_write</name>
<Object>fifo_B_PE_0_1_x069</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_0_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>67648</Best-caseLatency>
<Average-caseLatency>67648</Average-caseLatency>
<Worst-caseLatency>67648</Worst-caseLatency>
<Best-caseRealTimeLatency>0.225 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.225 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.225 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>67648</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_0_0_x0_loop_1_PE_wrapper_0_0_x0_loop_2>
<Name>PE_wrapper_0_0_x0_loop_1_PE_wrapper_0_0_x0_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</PE_wrapper_0_0_x0_loop_1_PE_wrapper_0_0_x0_loop_2>
<PE_wrapper_0_0_x0_loop_3_PE_wrapper_0_0_x0_loop_4_PE_wrapper_0_0_x0_loop_5>
<Name>PE_wrapper_0_0_x0_loop_3_PE_wrapper_0_0_x0_loop_4_PE_wrapper_0_0_x0_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>65596</Latency>
<AbsoluteTimeLatency>0.219 ms</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>63</PipelineDepth>
</PE_wrapper_0_0_x0_loop_3_PE_wrapper_0_0_x0_loop_4_PE_wrapper_0_0_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>20</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>3738</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>2213</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_0_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_0_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_0_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_0_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_0_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_0_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_0_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_0_x016_dout</name>
<Object>fifo_A_PE_0_0_x016</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_0_x016_empty_n</name>
<Object>fifo_A_PE_0_0_x016</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_0_x016_read</name>
<Object>fifo_A_PE_0_0_x016</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_1_x017_din</name>
<Object>fifo_A_PE_0_1_x017</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_1_x017_full_n</name>
<Object>fifo_A_PE_0_1_x017</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_1_x017_write</name>
<Object>fifo_A_PE_0_1_x017</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_0_x055_dout</name>
<Object>fifo_B_PE_0_0_x055</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_0_x055_empty_n</name>
<Object>fifo_B_PE_0_0_x055</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_0_x055_read</name>
<Object>fifo_B_PE_0_0_x055</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_0_x056_din</name>
<Object>fifo_B_PE_1_0_x056</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_0_x056_full_n</name>
<Object>fifo_B_PE_1_0_x056</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_0_x056_write</name>
<Object>fifo_B_PE_1_0_x056</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_0_x083_din</name>
<Object>fifo_C_drain_PE_0_0_x083</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_0_x083_full_n</name>
<Object>fifo_C_drain_PE_0_0_x083</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_0_x083_write</name>
<Object>fifo_C_drain_PE_0_0_x083</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_0_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>67648</Best-caseLatency>
<Average-caseLatency>67648</Average-caseLatency>
<Worst-caseLatency>67648</Worst-caseLatency>
<Best-caseRealTimeLatency>0.225 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.225 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.225 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>67648</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_0_1_x0_loop_1_PE_wrapper_0_1_x0_loop_2>
<Name>PE_wrapper_0_1_x0_loop_1_PE_wrapper_0_1_x0_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</PE_wrapper_0_1_x0_loop_1_PE_wrapper_0_1_x0_loop_2>
<PE_wrapper_0_1_x0_loop_3_PE_wrapper_0_1_x0_loop_4_PE_wrapper_0_1_x0_loop_5>
<Name>PE_wrapper_0_1_x0_loop_3_PE_wrapper_0_1_x0_loop_4_PE_wrapper_0_1_x0_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>65596</Latency>
<AbsoluteTimeLatency>0.219 ms</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>63</PipelineDepth>
</PE_wrapper_0_1_x0_loop_3_PE_wrapper_0_1_x0_loop_4_PE_wrapper_0_1_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>20</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>3738</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>2213</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_0_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_0_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_0_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_0_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_0_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_0_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_0_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_1_x017_dout</name>
<Object>fifo_A_PE_0_1_x017</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_1_x017_empty_n</name>
<Object>fifo_A_PE_0_1_x017</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_1_x017_read</name>
<Object>fifo_A_PE_0_1_x017</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_2_x018_din</name>
<Object>fifo_A_PE_0_2_x018</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_2_x018_full_n</name>
<Object>fifo_A_PE_0_2_x018</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_2_x018_write</name>
<Object>fifo_A_PE_0_2_x018</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_1_x069_dout</name>
<Object>fifo_B_PE_0_1_x069</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_1_x069_empty_n</name>
<Object>fifo_B_PE_0_1_x069</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_1_x069_read</name>
<Object>fifo_B_PE_0_1_x069</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_1_x070_din</name>
<Object>fifo_B_PE_1_1_x070</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_1_x070_full_n</name>
<Object>fifo_B_PE_1_1_x070</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_1_x070_write</name>
<Object>fifo_B_PE_1_1_x070</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_1_x096_din</name>
<Object>fifo_C_drain_PE_0_1_x096</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_1_x096_full_n</name>
<Object>fifo_C_drain_PE_0_1_x096</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_1_x096_write</name>
<Object>fifo_C_drain_PE_0_1_x096</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_1_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>67648</Best-caseLatency>
<Average-caseLatency>67648</Average-caseLatency>
<Worst-caseLatency>67648</Worst-caseLatency>
<Best-caseRealTimeLatency>0.225 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.225 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.225 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>67648</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_1_0_x0_loop_1_PE_wrapper_1_0_x0_loop_2>
<Name>PE_wrapper_1_0_x0_loop_1_PE_wrapper_1_0_x0_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</PE_wrapper_1_0_x0_loop_1_PE_wrapper_1_0_x0_loop_2>
<PE_wrapper_1_0_x0_loop_3_PE_wrapper_1_0_x0_loop_4_PE_wrapper_1_0_x0_loop_5>
<Name>PE_wrapper_1_0_x0_loop_3_PE_wrapper_1_0_x0_loop_4_PE_wrapper_1_0_x0_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>65596</Latency>
<AbsoluteTimeLatency>0.219 ms</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>63</PipelineDepth>
</PE_wrapper_1_0_x0_loop_3_PE_wrapper_1_0_x0_loop_4_PE_wrapper_1_0_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>20</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>3738</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>2213</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_1_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_1_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_1_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_1_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_1_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_1_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_1_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_0_x019_dout</name>
<Object>fifo_A_PE_1_0_x019</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_0_x019_empty_n</name>
<Object>fifo_A_PE_1_0_x019</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_0_x019_read</name>
<Object>fifo_A_PE_1_0_x019</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_1_x020_din</name>
<Object>fifo_A_PE_1_1_x020</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_1_x020_full_n</name>
<Object>fifo_A_PE_1_1_x020</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_1_x020_write</name>
<Object>fifo_A_PE_1_1_x020</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_0_x056_dout</name>
<Object>fifo_B_PE_1_0_x056</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_0_x056_empty_n</name>
<Object>fifo_B_PE_1_0_x056</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_0_x056_read</name>
<Object>fifo_B_PE_1_0_x056</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_0_x057_din</name>
<Object>fifo_B_PE_2_0_x057</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_0_x057_full_n</name>
<Object>fifo_B_PE_2_0_x057</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_0_x057_write</name>
<Object>fifo_B_PE_2_0_x057</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_0_x084_din</name>
<Object>fifo_C_drain_PE_1_0_x084</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_0_x084_full_n</name>
<Object>fifo_C_drain_PE_1_0_x084</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_0_x084_write</name>
<Object>fifo_C_drain_PE_1_0_x084</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_1_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>67648</Best-caseLatency>
<Average-caseLatency>67648</Average-caseLatency>
<Worst-caseLatency>67648</Worst-caseLatency>
<Best-caseRealTimeLatency>0.225 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.225 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.225 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>67648</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_1_1_x0_loop_1_PE_wrapper_1_1_x0_loop_2>
<Name>PE_wrapper_1_1_x0_loop_1_PE_wrapper_1_1_x0_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</PE_wrapper_1_1_x0_loop_1_PE_wrapper_1_1_x0_loop_2>
<PE_wrapper_1_1_x0_loop_3_PE_wrapper_1_1_x0_loop_4_PE_wrapper_1_1_x0_loop_5>
<Name>PE_wrapper_1_1_x0_loop_3_PE_wrapper_1_1_x0_loop_4_PE_wrapper_1_1_x0_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>65596</Latency>
<AbsoluteTimeLatency>0.219 ms</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>63</PipelineDepth>
</PE_wrapper_1_1_x0_loop_3_PE_wrapper_1_1_x0_loop_4_PE_wrapper_1_1_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>20</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>3738</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>2213</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_1_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_1_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_1_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_1_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_1_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_1_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_1_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_1_x020_dout</name>
<Object>fifo_A_PE_1_1_x020</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_1_x020_empty_n</name>
<Object>fifo_A_PE_1_1_x020</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_1_x020_read</name>
<Object>fifo_A_PE_1_1_x020</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_2_x021_din</name>
<Object>fifo_A_PE_1_2_x021</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_2_x021_full_n</name>
<Object>fifo_A_PE_1_2_x021</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_2_x021_write</name>
<Object>fifo_A_PE_1_2_x021</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_1_x070_dout</name>
<Object>fifo_B_PE_1_1_x070</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_1_x070_empty_n</name>
<Object>fifo_B_PE_1_1_x070</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_1_x070_read</name>
<Object>fifo_B_PE_1_1_x070</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_1_x071_din</name>
<Object>fifo_B_PE_2_1_x071</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_1_x071_full_n</name>
<Object>fifo_B_PE_2_1_x071</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_1_x071_write</name>
<Object>fifo_B_PE_2_1_x071</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_1_x097_din</name>
<Object>fifo_C_drain_PE_1_1_x097</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_1_x097_full_n</name>
<Object>fifo_C_drain_PE_1_1_x097</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_1_x097_write</name>
<Object>fifo_C_drain_PE_1_1_x097</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_2_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>67648</Best-caseLatency>
<Average-caseLatency>67648</Average-caseLatency>
<Worst-caseLatency>67648</Worst-caseLatency>
<Best-caseRealTimeLatency>0.225 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.225 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.225 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>67648</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_2_0_x0_loop_1_PE_wrapper_2_0_x0_loop_2>
<Name>PE_wrapper_2_0_x0_loop_1_PE_wrapper_2_0_x0_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</PE_wrapper_2_0_x0_loop_1_PE_wrapper_2_0_x0_loop_2>
<PE_wrapper_2_0_x0_loop_3_PE_wrapper_2_0_x0_loop_4_PE_wrapper_2_0_x0_loop_5>
<Name>PE_wrapper_2_0_x0_loop_3_PE_wrapper_2_0_x0_loop_4_PE_wrapper_2_0_x0_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>65596</Latency>
<AbsoluteTimeLatency>0.219 ms</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>63</PipelineDepth>
</PE_wrapper_2_0_x0_loop_3_PE_wrapper_2_0_x0_loop_4_PE_wrapper_2_0_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>20</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>3738</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>2213</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_2_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_2_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_2_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_2_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_2_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_2_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_2_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_0_x022_dout</name>
<Object>fifo_A_PE_2_0_x022</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_0_x022_empty_n</name>
<Object>fifo_A_PE_2_0_x022</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_0_x022_read</name>
<Object>fifo_A_PE_2_0_x022</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_1_x023_din</name>
<Object>fifo_A_PE_2_1_x023</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_1_x023_full_n</name>
<Object>fifo_A_PE_2_1_x023</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_1_x023_write</name>
<Object>fifo_A_PE_2_1_x023</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_0_x057_dout</name>
<Object>fifo_B_PE_2_0_x057</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_0_x057_empty_n</name>
<Object>fifo_B_PE_2_0_x057</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_0_x057_read</name>
<Object>fifo_B_PE_2_0_x057</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_0_x058_din</name>
<Object>fifo_B_PE_3_0_x058</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_0_x058_full_n</name>
<Object>fifo_B_PE_3_0_x058</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_0_x058_write</name>
<Object>fifo_B_PE_3_0_x058</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_0_x085_din</name>
<Object>fifo_C_drain_PE_2_0_x085</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_0_x085_full_n</name>
<Object>fifo_C_drain_PE_2_0_x085</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_0_x085_write</name>
<Object>fifo_C_drain_PE_2_0_x085</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_2_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>67648</Best-caseLatency>
<Average-caseLatency>67648</Average-caseLatency>
<Worst-caseLatency>67648</Worst-caseLatency>
<Best-caseRealTimeLatency>0.225 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.225 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.225 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>67648</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_2_1_x0_loop_1_PE_wrapper_2_1_x0_loop_2>
<Name>PE_wrapper_2_1_x0_loop_1_PE_wrapper_2_1_x0_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</PE_wrapper_2_1_x0_loop_1_PE_wrapper_2_1_x0_loop_2>
<PE_wrapper_2_1_x0_loop_3_PE_wrapper_2_1_x0_loop_4_PE_wrapper_2_1_x0_loop_5>
<Name>PE_wrapper_2_1_x0_loop_3_PE_wrapper_2_1_x0_loop_4_PE_wrapper_2_1_x0_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>65596</Latency>
<AbsoluteTimeLatency>0.219 ms</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>63</PipelineDepth>
</PE_wrapper_2_1_x0_loop_3_PE_wrapper_2_1_x0_loop_4_PE_wrapper_2_1_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>20</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>3738</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>2213</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_2_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_2_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_2_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_2_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_2_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_2_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_2_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_1_x023_dout</name>
<Object>fifo_A_PE_2_1_x023</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_1_x023_empty_n</name>
<Object>fifo_A_PE_2_1_x023</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_1_x023_read</name>
<Object>fifo_A_PE_2_1_x023</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_2_x024_din</name>
<Object>fifo_A_PE_2_2_x024</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_2_x024_full_n</name>
<Object>fifo_A_PE_2_2_x024</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_2_x024_write</name>
<Object>fifo_A_PE_2_2_x024</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_1_x071_dout</name>
<Object>fifo_B_PE_2_1_x071</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_1_x071_empty_n</name>
<Object>fifo_B_PE_2_1_x071</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_1_x071_read</name>
<Object>fifo_B_PE_2_1_x071</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_1_x072_din</name>
<Object>fifo_B_PE_3_1_x072</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_1_x072_full_n</name>
<Object>fifo_B_PE_3_1_x072</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_1_x072_write</name>
<Object>fifo_B_PE_3_1_x072</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_1_x098_din</name>
<Object>fifo_C_drain_PE_2_1_x098</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_1_x098_full_n</name>
<Object>fifo_C_drain_PE_2_1_x098</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_1_x098_write</name>
<Object>fifo_C_drain_PE_2_1_x098</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_3_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>67648</Best-caseLatency>
<Average-caseLatency>67648</Average-caseLatency>
<Worst-caseLatency>67648</Worst-caseLatency>
<Best-caseRealTimeLatency>0.225 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.225 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.225 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>67648</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_3_0_x0_loop_1_PE_wrapper_3_0_x0_loop_2>
<Name>PE_wrapper_3_0_x0_loop_1_PE_wrapper_3_0_x0_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</PE_wrapper_3_0_x0_loop_1_PE_wrapper_3_0_x0_loop_2>
<PE_wrapper_3_0_x0_loop_3_PE_wrapper_3_0_x0_loop_4_PE_wrapper_3_0_x0_loop_5>
<Name>PE_wrapper_3_0_x0_loop_3_PE_wrapper_3_0_x0_loop_4_PE_wrapper_3_0_x0_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>65596</Latency>
<AbsoluteTimeLatency>0.219 ms</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>63</PipelineDepth>
</PE_wrapper_3_0_x0_loop_3_PE_wrapper_3_0_x0_loop_4_PE_wrapper_3_0_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>20</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>3738</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>2213</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_3_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_3_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_3_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_3_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_3_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_3_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_3_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_0_x025_dout</name>
<Object>fifo_A_PE_3_0_x025</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_0_x025_empty_n</name>
<Object>fifo_A_PE_3_0_x025</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_0_x025_read</name>
<Object>fifo_A_PE_3_0_x025</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_1_x026_din</name>
<Object>fifo_A_PE_3_1_x026</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_1_x026_full_n</name>
<Object>fifo_A_PE_3_1_x026</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_1_x026_write</name>
<Object>fifo_A_PE_3_1_x026</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_0_x058_dout</name>
<Object>fifo_B_PE_3_0_x058</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_0_x058_empty_n</name>
<Object>fifo_B_PE_3_0_x058</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_0_x058_read</name>
<Object>fifo_B_PE_3_0_x058</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_0_x059_din</name>
<Object>fifo_B_PE_4_0_x059</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_0_x059_full_n</name>
<Object>fifo_B_PE_4_0_x059</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_0_x059_write</name>
<Object>fifo_B_PE_4_0_x059</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_0_x086_din</name>
<Object>fifo_C_drain_PE_3_0_x086</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_0_x086_full_n</name>
<Object>fifo_C_drain_PE_3_0_x086</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_0_x086_write</name>
<Object>fifo_C_drain_PE_3_0_x086</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_3_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>67648</Best-caseLatency>
<Average-caseLatency>67648</Average-caseLatency>
<Worst-caseLatency>67648</Worst-caseLatency>
<Best-caseRealTimeLatency>0.225 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.225 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.225 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>67648</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_3_1_x0_loop_1_PE_wrapper_3_1_x0_loop_2>
<Name>PE_wrapper_3_1_x0_loop_1_PE_wrapper_3_1_x0_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</PE_wrapper_3_1_x0_loop_1_PE_wrapper_3_1_x0_loop_2>
<PE_wrapper_3_1_x0_loop_3_PE_wrapper_3_1_x0_loop_4_PE_wrapper_3_1_x0_loop_5>
<Name>PE_wrapper_3_1_x0_loop_3_PE_wrapper_3_1_x0_loop_4_PE_wrapper_3_1_x0_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>65596</Latency>
<AbsoluteTimeLatency>0.219 ms</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>63</PipelineDepth>
</PE_wrapper_3_1_x0_loop_3_PE_wrapper_3_1_x0_loop_4_PE_wrapper_3_1_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>20</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>3738</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>2213</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_3_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_3_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_3_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_3_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_3_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_3_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_3_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_1_x026_dout</name>
<Object>fifo_A_PE_3_1_x026</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_1_x026_empty_n</name>
<Object>fifo_A_PE_3_1_x026</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_1_x026_read</name>
<Object>fifo_A_PE_3_1_x026</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_2_x027_din</name>
<Object>fifo_A_PE_3_2_x027</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_2_x027_full_n</name>
<Object>fifo_A_PE_3_2_x027</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_2_x027_write</name>
<Object>fifo_A_PE_3_2_x027</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_1_x072_dout</name>
<Object>fifo_B_PE_3_1_x072</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_1_x072_empty_n</name>
<Object>fifo_B_PE_3_1_x072</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_1_x072_read</name>
<Object>fifo_B_PE_3_1_x072</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_1_x073_din</name>
<Object>fifo_B_PE_4_1_x073</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_1_x073_full_n</name>
<Object>fifo_B_PE_4_1_x073</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_1_x073_write</name>
<Object>fifo_B_PE_4_1_x073</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_1_x099_din</name>
<Object>fifo_C_drain_PE_3_1_x099</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_1_x099_full_n</name>
<Object>fifo_C_drain_PE_3_1_x099</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_1_x099_write</name>
<Object>fifo_C_drain_PE_3_1_x099</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_4_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>67648</Best-caseLatency>
<Average-caseLatency>67648</Average-caseLatency>
<Worst-caseLatency>67648</Worst-caseLatency>
<Best-caseRealTimeLatency>0.225 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.225 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.225 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>67648</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_4_0_x0_loop_1_PE_wrapper_4_0_x0_loop_2>
<Name>PE_wrapper_4_0_x0_loop_1_PE_wrapper_4_0_x0_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</PE_wrapper_4_0_x0_loop_1_PE_wrapper_4_0_x0_loop_2>
<PE_wrapper_4_0_x0_loop_3_PE_wrapper_4_0_x0_loop_4_PE_wrapper_4_0_x0_loop_5>
<Name>PE_wrapper_4_0_x0_loop_3_PE_wrapper_4_0_x0_loop_4_PE_wrapper_4_0_x0_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>65596</Latency>
<AbsoluteTimeLatency>0.219 ms</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>63</PipelineDepth>
</PE_wrapper_4_0_x0_loop_3_PE_wrapper_4_0_x0_loop_4_PE_wrapper_4_0_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>20</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>3738</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>2213</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_4_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_4_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_4_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_4_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_4_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_4_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_4_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_0_x028_dout</name>
<Object>fifo_A_PE_4_0_x028</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_0_x028_empty_n</name>
<Object>fifo_A_PE_4_0_x028</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_0_x028_read</name>
<Object>fifo_A_PE_4_0_x028</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_1_x029_din</name>
<Object>fifo_A_PE_4_1_x029</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_1_x029_full_n</name>
<Object>fifo_A_PE_4_1_x029</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_1_x029_write</name>
<Object>fifo_A_PE_4_1_x029</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_0_x059_dout</name>
<Object>fifo_B_PE_4_0_x059</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_0_x059_empty_n</name>
<Object>fifo_B_PE_4_0_x059</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_0_x059_read</name>
<Object>fifo_B_PE_4_0_x059</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_0_x060_din</name>
<Object>fifo_B_PE_5_0_x060</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_0_x060_full_n</name>
<Object>fifo_B_PE_5_0_x060</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_0_x060_write</name>
<Object>fifo_B_PE_5_0_x060</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_0_x087_din</name>
<Object>fifo_C_drain_PE_4_0_x087</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_0_x087_full_n</name>
<Object>fifo_C_drain_PE_4_0_x087</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_0_x087_write</name>
<Object>fifo_C_drain_PE_4_0_x087</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_4_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>67648</Best-caseLatency>
<Average-caseLatency>67648</Average-caseLatency>
<Worst-caseLatency>67648</Worst-caseLatency>
<Best-caseRealTimeLatency>0.225 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.225 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.225 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>67648</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_4_1_x0_loop_1_PE_wrapper_4_1_x0_loop_2>
<Name>PE_wrapper_4_1_x0_loop_1_PE_wrapper_4_1_x0_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</PE_wrapper_4_1_x0_loop_1_PE_wrapper_4_1_x0_loop_2>
<PE_wrapper_4_1_x0_loop_3_PE_wrapper_4_1_x0_loop_4_PE_wrapper_4_1_x0_loop_5>
<Name>PE_wrapper_4_1_x0_loop_3_PE_wrapper_4_1_x0_loop_4_PE_wrapper_4_1_x0_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>65596</Latency>
<AbsoluteTimeLatency>0.219 ms</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>63</PipelineDepth>
</PE_wrapper_4_1_x0_loop_3_PE_wrapper_4_1_x0_loop_4_PE_wrapper_4_1_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>20</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>3738</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>2213</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_4_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_4_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_4_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_4_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_4_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_4_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_4_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_1_x029_dout</name>
<Object>fifo_A_PE_4_1_x029</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_1_x029_empty_n</name>
<Object>fifo_A_PE_4_1_x029</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_1_x029_read</name>
<Object>fifo_A_PE_4_1_x029</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_2_x030_din</name>
<Object>fifo_A_PE_4_2_x030</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_2_x030_full_n</name>
<Object>fifo_A_PE_4_2_x030</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_2_x030_write</name>
<Object>fifo_A_PE_4_2_x030</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_1_x073_dout</name>
<Object>fifo_B_PE_4_1_x073</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_1_x073_empty_n</name>
<Object>fifo_B_PE_4_1_x073</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_1_x073_read</name>
<Object>fifo_B_PE_4_1_x073</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_1_x074_din</name>
<Object>fifo_B_PE_5_1_x074</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_1_x074_full_n</name>
<Object>fifo_B_PE_5_1_x074</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_1_x074_write</name>
<Object>fifo_B_PE_5_1_x074</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_1_x0100_din</name>
<Object>fifo_C_drain_PE_4_1_x0100</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_1_x0100_full_n</name>
<Object>fifo_C_drain_PE_4_1_x0100</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_1_x0100_write</name>
<Object>fifo_C_drain_PE_4_1_x0100</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_5_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>67648</Best-caseLatency>
<Average-caseLatency>67648</Average-caseLatency>
<Worst-caseLatency>67648</Worst-caseLatency>
<Best-caseRealTimeLatency>0.225 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.225 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.225 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>67648</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_5_0_x0_loop_1_PE_wrapper_5_0_x0_loop_2>
<Name>PE_wrapper_5_0_x0_loop_1_PE_wrapper_5_0_x0_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</PE_wrapper_5_0_x0_loop_1_PE_wrapper_5_0_x0_loop_2>
<PE_wrapper_5_0_x0_loop_3_PE_wrapper_5_0_x0_loop_4_PE_wrapper_5_0_x0_loop_5>
<Name>PE_wrapper_5_0_x0_loop_3_PE_wrapper_5_0_x0_loop_4_PE_wrapper_5_0_x0_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>65596</Latency>
<AbsoluteTimeLatency>0.219 ms</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>63</PipelineDepth>
</PE_wrapper_5_0_x0_loop_3_PE_wrapper_5_0_x0_loop_4_PE_wrapper_5_0_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>20</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>3738</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>2213</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_5_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_5_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_5_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_5_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_5_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_5_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_5_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_0_x031_dout</name>
<Object>fifo_A_PE_5_0_x031</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_0_x031_empty_n</name>
<Object>fifo_A_PE_5_0_x031</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_0_x031_read</name>
<Object>fifo_A_PE_5_0_x031</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_1_x032_din</name>
<Object>fifo_A_PE_5_1_x032</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_1_x032_full_n</name>
<Object>fifo_A_PE_5_1_x032</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_1_x032_write</name>
<Object>fifo_A_PE_5_1_x032</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_0_x060_dout</name>
<Object>fifo_B_PE_5_0_x060</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_0_x060_empty_n</name>
<Object>fifo_B_PE_5_0_x060</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_0_x060_read</name>
<Object>fifo_B_PE_5_0_x060</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_0_x061_din</name>
<Object>fifo_B_PE_6_0_x061</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_0_x061_full_n</name>
<Object>fifo_B_PE_6_0_x061</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_0_x061_write</name>
<Object>fifo_B_PE_6_0_x061</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_0_x088_din</name>
<Object>fifo_C_drain_PE_5_0_x088</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_0_x088_full_n</name>
<Object>fifo_C_drain_PE_5_0_x088</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_0_x088_write</name>
<Object>fifo_C_drain_PE_5_0_x088</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_5_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>67648</Best-caseLatency>
<Average-caseLatency>67648</Average-caseLatency>
<Worst-caseLatency>67648</Worst-caseLatency>
<Best-caseRealTimeLatency>0.225 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.225 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.225 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>67648</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_5_1_x0_loop_1_PE_wrapper_5_1_x0_loop_2>
<Name>PE_wrapper_5_1_x0_loop_1_PE_wrapper_5_1_x0_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</PE_wrapper_5_1_x0_loop_1_PE_wrapper_5_1_x0_loop_2>
<PE_wrapper_5_1_x0_loop_3_PE_wrapper_5_1_x0_loop_4_PE_wrapper_5_1_x0_loop_5>
<Name>PE_wrapper_5_1_x0_loop_3_PE_wrapper_5_1_x0_loop_4_PE_wrapper_5_1_x0_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>65596</Latency>
<AbsoluteTimeLatency>0.219 ms</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>63</PipelineDepth>
</PE_wrapper_5_1_x0_loop_3_PE_wrapper_5_1_x0_loop_4_PE_wrapper_5_1_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>20</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>3738</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>2213</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_5_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_5_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_5_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_5_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_5_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_5_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_5_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_1_x032_dout</name>
<Object>fifo_A_PE_5_1_x032</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_1_x032_empty_n</name>
<Object>fifo_A_PE_5_1_x032</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_1_x032_read</name>
<Object>fifo_A_PE_5_1_x032</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_2_x033_din</name>
<Object>fifo_A_PE_5_2_x033</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_2_x033_full_n</name>
<Object>fifo_A_PE_5_2_x033</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_2_x033_write</name>
<Object>fifo_A_PE_5_2_x033</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_1_x074_dout</name>
<Object>fifo_B_PE_5_1_x074</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_1_x074_empty_n</name>
<Object>fifo_B_PE_5_1_x074</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_1_x074_read</name>
<Object>fifo_B_PE_5_1_x074</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_1_x075_din</name>
<Object>fifo_B_PE_6_1_x075</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_1_x075_full_n</name>
<Object>fifo_B_PE_6_1_x075</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_1_x075_write</name>
<Object>fifo_B_PE_6_1_x075</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_1_x0101_din</name>
<Object>fifo_C_drain_PE_5_1_x0101</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_1_x0101_full_n</name>
<Object>fifo_C_drain_PE_5_1_x0101</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_1_x0101_write</name>
<Object>fifo_C_drain_PE_5_1_x0101</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_6_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>67648</Best-caseLatency>
<Average-caseLatency>67648</Average-caseLatency>
<Worst-caseLatency>67648</Worst-caseLatency>
<Best-caseRealTimeLatency>0.225 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.225 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.225 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>67648</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_6_0_x0_loop_1_PE_wrapper_6_0_x0_loop_2>
<Name>PE_wrapper_6_0_x0_loop_1_PE_wrapper_6_0_x0_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</PE_wrapper_6_0_x0_loop_1_PE_wrapper_6_0_x0_loop_2>
<PE_wrapper_6_0_x0_loop_3_PE_wrapper_6_0_x0_loop_4_PE_wrapper_6_0_x0_loop_5>
<Name>PE_wrapper_6_0_x0_loop_3_PE_wrapper_6_0_x0_loop_4_PE_wrapper_6_0_x0_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>65596</Latency>
<AbsoluteTimeLatency>0.219 ms</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>63</PipelineDepth>
</PE_wrapper_6_0_x0_loop_3_PE_wrapper_6_0_x0_loop_4_PE_wrapper_6_0_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>20</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>3738</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>2213</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_6_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_6_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_6_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_6_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_6_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_6_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_6_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_0_x034_dout</name>
<Object>fifo_A_PE_6_0_x034</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_0_x034_empty_n</name>
<Object>fifo_A_PE_6_0_x034</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_0_x034_read</name>
<Object>fifo_A_PE_6_0_x034</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_1_x035_din</name>
<Object>fifo_A_PE_6_1_x035</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_1_x035_full_n</name>
<Object>fifo_A_PE_6_1_x035</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_1_x035_write</name>
<Object>fifo_A_PE_6_1_x035</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_0_x061_dout</name>
<Object>fifo_B_PE_6_0_x061</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_0_x061_empty_n</name>
<Object>fifo_B_PE_6_0_x061</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_0_x061_read</name>
<Object>fifo_B_PE_6_0_x061</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_0_x062_din</name>
<Object>fifo_B_PE_7_0_x062</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_0_x062_full_n</name>
<Object>fifo_B_PE_7_0_x062</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_0_x062_write</name>
<Object>fifo_B_PE_7_0_x062</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_0_x089_din</name>
<Object>fifo_C_drain_PE_6_0_x089</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_0_x089_full_n</name>
<Object>fifo_C_drain_PE_6_0_x089</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_0_x089_write</name>
<Object>fifo_C_drain_PE_6_0_x089</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_6_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>67648</Best-caseLatency>
<Average-caseLatency>67648</Average-caseLatency>
<Worst-caseLatency>67648</Worst-caseLatency>
<Best-caseRealTimeLatency>0.225 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.225 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.225 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>67648</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_6_1_x0_loop_1_PE_wrapper_6_1_x0_loop_2>
<Name>PE_wrapper_6_1_x0_loop_1_PE_wrapper_6_1_x0_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</PE_wrapper_6_1_x0_loop_1_PE_wrapper_6_1_x0_loop_2>
<PE_wrapper_6_1_x0_loop_3_PE_wrapper_6_1_x0_loop_4_PE_wrapper_6_1_x0_loop_5>
<Name>PE_wrapper_6_1_x0_loop_3_PE_wrapper_6_1_x0_loop_4_PE_wrapper_6_1_x0_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>65596</Latency>
<AbsoluteTimeLatency>0.219 ms</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>63</PipelineDepth>
</PE_wrapper_6_1_x0_loop_3_PE_wrapper_6_1_x0_loop_4_PE_wrapper_6_1_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>20</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>3738</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>2213</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_6_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_6_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_6_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_6_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_6_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_6_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_6_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_1_x035_dout</name>
<Object>fifo_A_PE_6_1_x035</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_1_x035_empty_n</name>
<Object>fifo_A_PE_6_1_x035</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_1_x035_read</name>
<Object>fifo_A_PE_6_1_x035</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_2_x036_din</name>
<Object>fifo_A_PE_6_2_x036</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_2_x036_full_n</name>
<Object>fifo_A_PE_6_2_x036</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_2_x036_write</name>
<Object>fifo_A_PE_6_2_x036</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_1_x075_dout</name>
<Object>fifo_B_PE_6_1_x075</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_1_x075_empty_n</name>
<Object>fifo_B_PE_6_1_x075</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_1_x075_read</name>
<Object>fifo_B_PE_6_1_x075</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_1_x076_din</name>
<Object>fifo_B_PE_7_1_x076</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_1_x076_full_n</name>
<Object>fifo_B_PE_7_1_x076</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_1_x076_write</name>
<Object>fifo_B_PE_7_1_x076</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_1_x0102_din</name>
<Object>fifo_C_drain_PE_6_1_x0102</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_1_x0102_full_n</name>
<Object>fifo_C_drain_PE_6_1_x0102</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_1_x0102_write</name>
<Object>fifo_C_drain_PE_6_1_x0102</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_7_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>67648</Best-caseLatency>
<Average-caseLatency>67648</Average-caseLatency>
<Worst-caseLatency>67648</Worst-caseLatency>
<Best-caseRealTimeLatency>0.225 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.225 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.225 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>67648</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_7_0_x0_loop_1_PE_wrapper_7_0_x0_loop_2>
<Name>PE_wrapper_7_0_x0_loop_1_PE_wrapper_7_0_x0_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</PE_wrapper_7_0_x0_loop_1_PE_wrapper_7_0_x0_loop_2>
<PE_wrapper_7_0_x0_loop_3_PE_wrapper_7_0_x0_loop_4_PE_wrapper_7_0_x0_loop_5>
<Name>PE_wrapper_7_0_x0_loop_3_PE_wrapper_7_0_x0_loop_4_PE_wrapper_7_0_x0_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>65596</Latency>
<AbsoluteTimeLatency>0.219 ms</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>63</PipelineDepth>
</PE_wrapper_7_0_x0_loop_3_PE_wrapper_7_0_x0_loop_4_PE_wrapper_7_0_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>20</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>3738</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>2213</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_7_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_7_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_7_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_7_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_7_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_7_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_7_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_0_x037_dout</name>
<Object>fifo_A_PE_7_0_x037</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_0_x037_empty_n</name>
<Object>fifo_A_PE_7_0_x037</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_0_x037_read</name>
<Object>fifo_A_PE_7_0_x037</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_1_x038_din</name>
<Object>fifo_A_PE_7_1_x038</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_1_x038_full_n</name>
<Object>fifo_A_PE_7_1_x038</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_1_x038_write</name>
<Object>fifo_A_PE_7_1_x038</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_0_x062_dout</name>
<Object>fifo_B_PE_7_0_x062</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_0_x062_empty_n</name>
<Object>fifo_B_PE_7_0_x062</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_0_x062_read</name>
<Object>fifo_B_PE_7_0_x062</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_0_x063_din</name>
<Object>fifo_B_PE_8_0_x063</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_0_x063_full_n</name>
<Object>fifo_B_PE_8_0_x063</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_0_x063_write</name>
<Object>fifo_B_PE_8_0_x063</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_0_x090_din</name>
<Object>fifo_C_drain_PE_7_0_x090</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_0_x090_full_n</name>
<Object>fifo_C_drain_PE_7_0_x090</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_0_x090_write</name>
<Object>fifo_C_drain_PE_7_0_x090</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_7_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>67648</Best-caseLatency>
<Average-caseLatency>67648</Average-caseLatency>
<Worst-caseLatency>67648</Worst-caseLatency>
<Best-caseRealTimeLatency>0.225 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.225 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.225 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>67648</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_7_1_x0_loop_1_PE_wrapper_7_1_x0_loop_2>
<Name>PE_wrapper_7_1_x0_loop_1_PE_wrapper_7_1_x0_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</PE_wrapper_7_1_x0_loop_1_PE_wrapper_7_1_x0_loop_2>
<PE_wrapper_7_1_x0_loop_3_PE_wrapper_7_1_x0_loop_4_PE_wrapper_7_1_x0_loop_5>
<Name>PE_wrapper_7_1_x0_loop_3_PE_wrapper_7_1_x0_loop_4_PE_wrapper_7_1_x0_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>65596</Latency>
<AbsoluteTimeLatency>0.219 ms</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>63</PipelineDepth>
</PE_wrapper_7_1_x0_loop_3_PE_wrapper_7_1_x0_loop_4_PE_wrapper_7_1_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>20</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>3738</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>2213</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_7_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_7_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_7_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_7_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_7_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_7_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_7_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_1_x038_dout</name>
<Object>fifo_A_PE_7_1_x038</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_1_x038_empty_n</name>
<Object>fifo_A_PE_7_1_x038</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_1_x038_read</name>
<Object>fifo_A_PE_7_1_x038</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_2_x039_din</name>
<Object>fifo_A_PE_7_2_x039</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_2_x039_full_n</name>
<Object>fifo_A_PE_7_2_x039</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_2_x039_write</name>
<Object>fifo_A_PE_7_2_x039</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_1_x076_dout</name>
<Object>fifo_B_PE_7_1_x076</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_1_x076_empty_n</name>
<Object>fifo_B_PE_7_1_x076</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_1_x076_read</name>
<Object>fifo_B_PE_7_1_x076</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_1_x077_din</name>
<Object>fifo_B_PE_8_1_x077</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_1_x077_full_n</name>
<Object>fifo_B_PE_8_1_x077</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_1_x077_write</name>
<Object>fifo_B_PE_8_1_x077</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_1_x0103_din</name>
<Object>fifo_C_drain_PE_7_1_x0103</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_1_x0103_full_n</name>
<Object>fifo_C_drain_PE_7_1_x0103</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_1_x0103_write</name>
<Object>fifo_C_drain_PE_7_1_x0103</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_8_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>67648</Best-caseLatency>
<Average-caseLatency>67648</Average-caseLatency>
<Worst-caseLatency>67648</Worst-caseLatency>
<Best-caseRealTimeLatency>0.225 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.225 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.225 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>67648</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_8_0_x0_loop_1_PE_wrapper_8_0_x0_loop_2>
<Name>PE_wrapper_8_0_x0_loop_1_PE_wrapper_8_0_x0_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</PE_wrapper_8_0_x0_loop_1_PE_wrapper_8_0_x0_loop_2>
<PE_wrapper_8_0_x0_loop_3_PE_wrapper_8_0_x0_loop_4_PE_wrapper_8_0_x0_loop_5>
<Name>PE_wrapper_8_0_x0_loop_3_PE_wrapper_8_0_x0_loop_4_PE_wrapper_8_0_x0_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>65596</Latency>
<AbsoluteTimeLatency>0.219 ms</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>63</PipelineDepth>
</PE_wrapper_8_0_x0_loop_3_PE_wrapper_8_0_x0_loop_4_PE_wrapper_8_0_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>20</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>3738</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>2213</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_8_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_8_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_8_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_8_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_8_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_8_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_8_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_8_0_x040_dout</name>
<Object>fifo_A_PE_8_0_x040</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_8_0_x040_empty_n</name>
<Object>fifo_A_PE_8_0_x040</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_8_0_x040_read</name>
<Object>fifo_A_PE_8_0_x040</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_8_1_x041_din</name>
<Object>fifo_A_PE_8_1_x041</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_8_1_x041_full_n</name>
<Object>fifo_A_PE_8_1_x041</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_8_1_x041_write</name>
<Object>fifo_A_PE_8_1_x041</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_0_x063_dout</name>
<Object>fifo_B_PE_8_0_x063</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_0_x063_empty_n</name>
<Object>fifo_B_PE_8_0_x063</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_0_x063_read</name>
<Object>fifo_B_PE_8_0_x063</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_9_0_x064_din</name>
<Object>fifo_B_PE_9_0_x064</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_9_0_x064_full_n</name>
<Object>fifo_B_PE_9_0_x064</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_9_0_x064_write</name>
<Object>fifo_B_PE_9_0_x064</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_8_0_x091_din</name>
<Object>fifo_C_drain_PE_8_0_x091</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_8_0_x091_full_n</name>
<Object>fifo_C_drain_PE_8_0_x091</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_8_0_x091_write</name>
<Object>fifo_C_drain_PE_8_0_x091</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_8_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>67648</Best-caseLatency>
<Average-caseLatency>67648</Average-caseLatency>
<Worst-caseLatency>67648</Worst-caseLatency>
<Best-caseRealTimeLatency>0.225 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.225 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.225 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>67648</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_8_1_x0_loop_1_PE_wrapper_8_1_x0_loop_2>
<Name>PE_wrapper_8_1_x0_loop_1_PE_wrapper_8_1_x0_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</PE_wrapper_8_1_x0_loop_1_PE_wrapper_8_1_x0_loop_2>
<PE_wrapper_8_1_x0_loop_3_PE_wrapper_8_1_x0_loop_4_PE_wrapper_8_1_x0_loop_5>
<Name>PE_wrapper_8_1_x0_loop_3_PE_wrapper_8_1_x0_loop_4_PE_wrapper_8_1_x0_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>65596</Latency>
<AbsoluteTimeLatency>0.219 ms</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>63</PipelineDepth>
</PE_wrapper_8_1_x0_loop_3_PE_wrapper_8_1_x0_loop_4_PE_wrapper_8_1_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>20</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>3738</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>2213</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_8_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_8_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_8_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_8_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_8_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_8_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_8_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_8_1_x041_dout</name>
<Object>fifo_A_PE_8_1_x041</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_8_1_x041_empty_n</name>
<Object>fifo_A_PE_8_1_x041</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_8_1_x041_read</name>
<Object>fifo_A_PE_8_1_x041</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_8_2_x042_din</name>
<Object>fifo_A_PE_8_2_x042</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_8_2_x042_full_n</name>
<Object>fifo_A_PE_8_2_x042</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_8_2_x042_write</name>
<Object>fifo_A_PE_8_2_x042</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_1_x077_dout</name>
<Object>fifo_B_PE_8_1_x077</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_1_x077_empty_n</name>
<Object>fifo_B_PE_8_1_x077</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_1_x077_read</name>
<Object>fifo_B_PE_8_1_x077</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_9_1_x078_din</name>
<Object>fifo_B_PE_9_1_x078</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_9_1_x078_full_n</name>
<Object>fifo_B_PE_9_1_x078</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_9_1_x078_write</name>
<Object>fifo_B_PE_9_1_x078</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_8_1_x0104_din</name>
<Object>fifo_C_drain_PE_8_1_x0104</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_8_1_x0104_full_n</name>
<Object>fifo_C_drain_PE_8_1_x0104</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_8_1_x0104_write</name>
<Object>fifo_C_drain_PE_8_1_x0104</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_9_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>67648</Best-caseLatency>
<Average-caseLatency>67648</Average-caseLatency>
<Worst-caseLatency>67648</Worst-caseLatency>
<Best-caseRealTimeLatency>0.225 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.225 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.225 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>67648</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_9_0_x0_loop_1_PE_wrapper_9_0_x0_loop_2>
<Name>PE_wrapper_9_0_x0_loop_1_PE_wrapper_9_0_x0_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</PE_wrapper_9_0_x0_loop_1_PE_wrapper_9_0_x0_loop_2>
<PE_wrapper_9_0_x0_loop_3_PE_wrapper_9_0_x0_loop_4_PE_wrapper_9_0_x0_loop_5>
<Name>PE_wrapper_9_0_x0_loop_3_PE_wrapper_9_0_x0_loop_4_PE_wrapper_9_0_x0_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>65596</Latency>
<AbsoluteTimeLatency>0.219 ms</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>63</PipelineDepth>
</PE_wrapper_9_0_x0_loop_3_PE_wrapper_9_0_x0_loop_4_PE_wrapper_9_0_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>20</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>3738</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>2213</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_9_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_9_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_9_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_9_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_9_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_9_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_9_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_9_0_x043_dout</name>
<Object>fifo_A_PE_9_0_x043</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_9_0_x043_empty_n</name>
<Object>fifo_A_PE_9_0_x043</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_9_0_x043_read</name>
<Object>fifo_A_PE_9_0_x043</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_9_1_x044_din</name>
<Object>fifo_A_PE_9_1_x044</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_9_1_x044_full_n</name>
<Object>fifo_A_PE_9_1_x044</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_9_1_x044_write</name>
<Object>fifo_A_PE_9_1_x044</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_9_0_x064_dout</name>
<Object>fifo_B_PE_9_0_x064</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_9_0_x064_empty_n</name>
<Object>fifo_B_PE_9_0_x064</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_9_0_x064_read</name>
<Object>fifo_B_PE_9_0_x064</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_10_0_x065_din</name>
<Object>fifo_B_PE_10_0_x065</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_10_0_x065_full_n</name>
<Object>fifo_B_PE_10_0_x065</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_10_0_x065_write</name>
<Object>fifo_B_PE_10_0_x065</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_9_0_x092_din</name>
<Object>fifo_C_drain_PE_9_0_x092</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_9_0_x092_full_n</name>
<Object>fifo_C_drain_PE_9_0_x092</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_9_0_x092_write</name>
<Object>fifo_C_drain_PE_9_0_x092</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_9_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>67648</Best-caseLatency>
<Average-caseLatency>67648</Average-caseLatency>
<Worst-caseLatency>67648</Worst-caseLatency>
<Best-caseRealTimeLatency>0.225 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.225 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.225 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>67648</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_9_1_x0_loop_1_PE_wrapper_9_1_x0_loop_2>
<Name>PE_wrapper_9_1_x0_loop_1_PE_wrapper_9_1_x0_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</PE_wrapper_9_1_x0_loop_1_PE_wrapper_9_1_x0_loop_2>
<PE_wrapper_9_1_x0_loop_3_PE_wrapper_9_1_x0_loop_4_PE_wrapper_9_1_x0_loop_5>
<Name>PE_wrapper_9_1_x0_loop_3_PE_wrapper_9_1_x0_loop_4_PE_wrapper_9_1_x0_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>65596</Latency>
<AbsoluteTimeLatency>0.219 ms</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>63</PipelineDepth>
</PE_wrapper_9_1_x0_loop_3_PE_wrapper_9_1_x0_loop_4_PE_wrapper_9_1_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>20</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>3738</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>2213</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_9_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_9_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_9_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_9_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_9_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_9_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_9_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_9_1_x044_dout</name>
<Object>fifo_A_PE_9_1_x044</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_9_1_x044_empty_n</name>
<Object>fifo_A_PE_9_1_x044</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_9_1_x044_read</name>
<Object>fifo_A_PE_9_1_x044</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_9_2_x045_din</name>
<Object>fifo_A_PE_9_2_x045</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_9_2_x045_full_n</name>
<Object>fifo_A_PE_9_2_x045</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_9_2_x045_write</name>
<Object>fifo_A_PE_9_2_x045</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_9_1_x078_dout</name>
<Object>fifo_B_PE_9_1_x078</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_9_1_x078_empty_n</name>
<Object>fifo_B_PE_9_1_x078</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_9_1_x078_read</name>
<Object>fifo_B_PE_9_1_x078</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_10_1_x079_din</name>
<Object>fifo_B_PE_10_1_x079</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_10_1_x079_full_n</name>
<Object>fifo_B_PE_10_1_x079</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_10_1_x079_write</name>
<Object>fifo_B_PE_10_1_x079</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_9_1_x0105_din</name>
<Object>fifo_C_drain_PE_9_1_x0105</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_9_1_x0105_full_n</name>
<Object>fifo_C_drain_PE_9_1_x0105</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_9_1_x0105_write</name>
<Object>fifo_C_drain_PE_9_1_x0105</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_10_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>67648</Best-caseLatency>
<Average-caseLatency>67648</Average-caseLatency>
<Worst-caseLatency>67648</Worst-caseLatency>
<Best-caseRealTimeLatency>0.225 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.225 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.225 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>67648</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_10_0_x0_loop_1_PE_wrapper_10_0_x0_loop_2>
<Name>PE_wrapper_10_0_x0_loop_1_PE_wrapper_10_0_x0_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</PE_wrapper_10_0_x0_loop_1_PE_wrapper_10_0_x0_loop_2>
<PE_wrapper_10_0_x0_loop_3_PE_wrapper_10_0_x0_loop_4_PE_wrapper_10_0_x0_loop_5>
<Name>PE_wrapper_10_0_x0_loop_3_PE_wrapper_10_0_x0_loop_4_PE_wrapper_10_0_x0_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>65596</Latency>
<AbsoluteTimeLatency>0.219 ms</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>63</PipelineDepth>
</PE_wrapper_10_0_x0_loop_3_PE_wrapper_10_0_x0_loop_4_PE_wrapper_10_0_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>20</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>3738</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>2213</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_10_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_10_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_10_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_10_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_10_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_10_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_10_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_10_0_x046_dout</name>
<Object>fifo_A_PE_10_0_x046</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_10_0_x046_empty_n</name>
<Object>fifo_A_PE_10_0_x046</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_10_0_x046_read</name>
<Object>fifo_A_PE_10_0_x046</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_10_1_x047_din</name>
<Object>fifo_A_PE_10_1_x047</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_10_1_x047_full_n</name>
<Object>fifo_A_PE_10_1_x047</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_10_1_x047_write</name>
<Object>fifo_A_PE_10_1_x047</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_10_0_x065_dout</name>
<Object>fifo_B_PE_10_0_x065</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_10_0_x065_empty_n</name>
<Object>fifo_B_PE_10_0_x065</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_10_0_x065_read</name>
<Object>fifo_B_PE_10_0_x065</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_11_0_x066_din</name>
<Object>fifo_B_PE_11_0_x066</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_11_0_x066_full_n</name>
<Object>fifo_B_PE_11_0_x066</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_11_0_x066_write</name>
<Object>fifo_B_PE_11_0_x066</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_10_0_x093_din</name>
<Object>fifo_C_drain_PE_10_0_x093</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_10_0_x093_full_n</name>
<Object>fifo_C_drain_PE_10_0_x093</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_10_0_x093_write</name>
<Object>fifo_C_drain_PE_10_0_x093</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_10_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>67648</Best-caseLatency>
<Average-caseLatency>67648</Average-caseLatency>
<Worst-caseLatency>67648</Worst-caseLatency>
<Best-caseRealTimeLatency>0.225 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.225 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.225 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>67648</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_10_1_x0_loop_1_PE_wrapper_10_1_x0_loop_2>
<Name>PE_wrapper_10_1_x0_loop_1_PE_wrapper_10_1_x0_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</PE_wrapper_10_1_x0_loop_1_PE_wrapper_10_1_x0_loop_2>
<PE_wrapper_10_1_x0_loop_3_PE_wrapper_10_1_x0_loop_4_PE_wrapper_10_1_x0_loop_5>
<Name>PE_wrapper_10_1_x0_loop_3_PE_wrapper_10_1_x0_loop_4_PE_wrapper_10_1_x0_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>65596</Latency>
<AbsoluteTimeLatency>0.219 ms</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>63</PipelineDepth>
</PE_wrapper_10_1_x0_loop_3_PE_wrapper_10_1_x0_loop_4_PE_wrapper_10_1_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>20</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>3738</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>2213</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_10_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_10_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_10_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_10_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_10_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_10_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_10_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_10_1_x047_dout</name>
<Object>fifo_A_PE_10_1_x047</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_10_1_x047_empty_n</name>
<Object>fifo_A_PE_10_1_x047</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_10_1_x047_read</name>
<Object>fifo_A_PE_10_1_x047</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_10_2_x048_din</name>
<Object>fifo_A_PE_10_2_x048</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_10_2_x048_full_n</name>
<Object>fifo_A_PE_10_2_x048</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_10_2_x048_write</name>
<Object>fifo_A_PE_10_2_x048</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_10_1_x079_dout</name>
<Object>fifo_B_PE_10_1_x079</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_10_1_x079_empty_n</name>
<Object>fifo_B_PE_10_1_x079</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_10_1_x079_read</name>
<Object>fifo_B_PE_10_1_x079</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_11_1_x080_din</name>
<Object>fifo_B_PE_11_1_x080</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_11_1_x080_full_n</name>
<Object>fifo_B_PE_11_1_x080</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_11_1_x080_write</name>
<Object>fifo_B_PE_11_1_x080</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_10_1_x0106_din</name>
<Object>fifo_C_drain_PE_10_1_x0106</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_10_1_x0106_full_n</name>
<Object>fifo_C_drain_PE_10_1_x0106</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_10_1_x0106_write</name>
<Object>fifo_C_drain_PE_10_1_x0106</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_11_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>67648</Best-caseLatency>
<Average-caseLatency>67648</Average-caseLatency>
<Worst-caseLatency>67648</Worst-caseLatency>
<Best-caseRealTimeLatency>0.225 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.225 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.225 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>67648</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_11_0_x0_loop_1_PE_wrapper_11_0_x0_loop_2>
<Name>PE_wrapper_11_0_x0_loop_1_PE_wrapper_11_0_x0_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</PE_wrapper_11_0_x0_loop_1_PE_wrapper_11_0_x0_loop_2>
<PE_wrapper_11_0_x0_loop_3_PE_wrapper_11_0_x0_loop_4_PE_wrapper_11_0_x0_loop_5>
<Name>PE_wrapper_11_0_x0_loop_3_PE_wrapper_11_0_x0_loop_4_PE_wrapper_11_0_x0_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>65596</Latency>
<AbsoluteTimeLatency>0.219 ms</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>63</PipelineDepth>
</PE_wrapper_11_0_x0_loop_3_PE_wrapper_11_0_x0_loop_4_PE_wrapper_11_0_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>20</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>3738</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>2213</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_11_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_11_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_11_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_11_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_11_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_11_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_11_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_11_0_x049_dout</name>
<Object>fifo_A_PE_11_0_x049</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_11_0_x049_empty_n</name>
<Object>fifo_A_PE_11_0_x049</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_11_0_x049_read</name>
<Object>fifo_A_PE_11_0_x049</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_11_1_x050_din</name>
<Object>fifo_A_PE_11_1_x050</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_11_1_x050_full_n</name>
<Object>fifo_A_PE_11_1_x050</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_11_1_x050_write</name>
<Object>fifo_A_PE_11_1_x050</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_11_0_x066_dout</name>
<Object>fifo_B_PE_11_0_x066</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_11_0_x066_empty_n</name>
<Object>fifo_B_PE_11_0_x066</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_11_0_x066_read</name>
<Object>fifo_B_PE_11_0_x066</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_12_0_x067_din</name>
<Object>fifo_B_PE_12_0_x067</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_12_0_x067_full_n</name>
<Object>fifo_B_PE_12_0_x067</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_12_0_x067_write</name>
<Object>fifo_B_PE_12_0_x067</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_11_0_x094_din</name>
<Object>fifo_C_drain_PE_11_0_x094</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_11_0_x094_full_n</name>
<Object>fifo_C_drain_PE_11_0_x094</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_11_0_x094_write</name>
<Object>fifo_C_drain_PE_11_0_x094</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_11_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>67648</Best-caseLatency>
<Average-caseLatency>67648</Average-caseLatency>
<Worst-caseLatency>67648</Worst-caseLatency>
<Best-caseRealTimeLatency>0.225 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.225 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.225 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>67648</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_11_1_x0_loop_1_PE_wrapper_11_1_x0_loop_2>
<Name>PE_wrapper_11_1_x0_loop_1_PE_wrapper_11_1_x0_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</PE_wrapper_11_1_x0_loop_1_PE_wrapper_11_1_x0_loop_2>
<PE_wrapper_11_1_x0_loop_3_PE_wrapper_11_1_x0_loop_4_PE_wrapper_11_1_x0_loop_5>
<Name>PE_wrapper_11_1_x0_loop_3_PE_wrapper_11_1_x0_loop_4_PE_wrapper_11_1_x0_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>65596</Latency>
<AbsoluteTimeLatency>0.219 ms</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>63</PipelineDepth>
</PE_wrapper_11_1_x0_loop_3_PE_wrapper_11_1_x0_loop_4_PE_wrapper_11_1_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>20</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>3738</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>2213</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_11_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_11_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_11_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_11_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_11_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_11_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_11_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_11_1_x050_dout</name>
<Object>fifo_A_PE_11_1_x050</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_11_1_x050_empty_n</name>
<Object>fifo_A_PE_11_1_x050</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_11_1_x050_read</name>
<Object>fifo_A_PE_11_1_x050</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_11_2_x051_din</name>
<Object>fifo_A_PE_11_2_x051</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_11_2_x051_full_n</name>
<Object>fifo_A_PE_11_2_x051</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_11_2_x051_write</name>
<Object>fifo_A_PE_11_2_x051</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_11_1_x080_dout</name>
<Object>fifo_B_PE_11_1_x080</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_11_1_x080_empty_n</name>
<Object>fifo_B_PE_11_1_x080</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_11_1_x080_read</name>
<Object>fifo_B_PE_11_1_x080</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_12_1_x081_din</name>
<Object>fifo_B_PE_12_1_x081</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_12_1_x081_full_n</name>
<Object>fifo_B_PE_12_1_x081</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_12_1_x081_write</name>
<Object>fifo_B_PE_12_1_x081</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_11_1_x0107_din</name>
<Object>fifo_C_drain_PE_11_1_x0107</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_11_1_x0107_full_n</name>
<Object>fifo_C_drain_PE_11_1_x0107</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_11_1_x0107_write</name>
<Object>fifo_C_drain_PE_11_1_x0107</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_12_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>67648</Best-caseLatency>
<Average-caseLatency>67648</Average-caseLatency>
<Worst-caseLatency>67648</Worst-caseLatency>
<Best-caseRealTimeLatency>0.225 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.225 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.225 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>67648</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_12_0_x0_loop_1_PE_wrapper_12_0_x0_loop_2>
<Name>PE_wrapper_12_0_x0_loop_1_PE_wrapper_12_0_x0_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</PE_wrapper_12_0_x0_loop_1_PE_wrapper_12_0_x0_loop_2>
<PE_wrapper_12_0_x0_loop_3_PE_wrapper_12_0_x0_loop_4_PE_wrapper_12_0_x0_loop_5>
<Name>PE_wrapper_12_0_x0_loop_3_PE_wrapper_12_0_x0_loop_4_PE_wrapper_12_0_x0_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>65596</Latency>
<AbsoluteTimeLatency>0.219 ms</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>63</PipelineDepth>
</PE_wrapper_12_0_x0_loop_3_PE_wrapper_12_0_x0_loop_4_PE_wrapper_12_0_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>20</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>3738</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>2213</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_12_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_12_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_12_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_12_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_12_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_12_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_12_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_12_0_x052_dout</name>
<Object>fifo_A_PE_12_0_x052</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_12_0_x052_empty_n</name>
<Object>fifo_A_PE_12_0_x052</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_12_0_x052_read</name>
<Object>fifo_A_PE_12_0_x052</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_12_1_x053_din</name>
<Object>fifo_A_PE_12_1_x053</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_12_1_x053_full_n</name>
<Object>fifo_A_PE_12_1_x053</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_12_1_x053_write</name>
<Object>fifo_A_PE_12_1_x053</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_12_0_x067_dout</name>
<Object>fifo_B_PE_12_0_x067</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_12_0_x067_empty_n</name>
<Object>fifo_B_PE_12_0_x067</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_12_0_x067_read</name>
<Object>fifo_B_PE_12_0_x067</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_13_0_x068_din</name>
<Object>fifo_B_PE_13_0_x068</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_13_0_x068_full_n</name>
<Object>fifo_B_PE_13_0_x068</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_13_0_x068_write</name>
<Object>fifo_B_PE_13_0_x068</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_12_0_x095_din</name>
<Object>fifo_C_drain_PE_12_0_x095</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_12_0_x095_full_n</name>
<Object>fifo_C_drain_PE_12_0_x095</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_12_0_x095_write</name>
<Object>fifo_C_drain_PE_12_0_x095</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_12_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>67648</Best-caseLatency>
<Average-caseLatency>67648</Average-caseLatency>
<Worst-caseLatency>67648</Worst-caseLatency>
<Best-caseRealTimeLatency>0.225 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.225 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.225 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>67648</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_12_1_x0_loop_1_PE_wrapper_12_1_x0_loop_2>
<Name>PE_wrapper_12_1_x0_loop_1_PE_wrapper_12_1_x0_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</PE_wrapper_12_1_x0_loop_1_PE_wrapper_12_1_x0_loop_2>
<PE_wrapper_12_1_x0_loop_3_PE_wrapper_12_1_x0_loop_4_PE_wrapper_12_1_x0_loop_5>
<Name>PE_wrapper_12_1_x0_loop_3_PE_wrapper_12_1_x0_loop_4_PE_wrapper_12_1_x0_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>65596</Latency>
<AbsoluteTimeLatency>0.219 ms</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>63</PipelineDepth>
</PE_wrapper_12_1_x0_loop_3_PE_wrapper_12_1_x0_loop_4_PE_wrapper_12_1_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>20</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>3738</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>2213</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_12_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_12_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_12_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_12_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_12_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_12_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_12_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_12_1_x053_dout</name>
<Object>fifo_A_PE_12_1_x053</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_12_1_x053_empty_n</name>
<Object>fifo_A_PE_12_1_x053</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_12_1_x053_read</name>
<Object>fifo_A_PE_12_1_x053</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_12_2_x054_din</name>
<Object>fifo_A_PE_12_2_x054</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_12_2_x054_full_n</name>
<Object>fifo_A_PE_12_2_x054</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_12_2_x054_write</name>
<Object>fifo_A_PE_12_2_x054</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_12_1_x081_dout</name>
<Object>fifo_B_PE_12_1_x081</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_12_1_x081_empty_n</name>
<Object>fifo_B_PE_12_1_x081</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_12_1_x081_read</name>
<Object>fifo_B_PE_12_1_x081</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_13_1_x082_din</name>
<Object>fifo_B_PE_13_1_x082</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_13_1_x082_full_n</name>
<Object>fifo_B_PE_13_1_x082</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_13_1_x082_write</name>
<Object>fifo_B_PE_13_1_x082</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_12_1_x0108_din</name>
<Object>fifo_C_drain_PE_12_1_x0108</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_12_1_x0108_full_n</name>
<Object>fifo_C_drain_PE_12_1_x0108</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_12_1_x0108_write</name>
<Object>fifo_C_drain_PE_12_1_x0108</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_PE_dummy_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.217</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>32770</Best-caseLatency>
<Average-caseLatency>32770</Average-caseLatency>
<Worst-caseLatency>32770</Worst-caseLatency>
<Best-caseRealTimeLatency>0.109 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.109 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.109 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>32770</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_PE_dummy_0_x0_loop_1_A_PE_dummy_0_x0_loop_2_A_PE_dummy_0_x0_loop_3>
<Name>A_PE_dummy_0_x0_loop_1_A_PE_dummy_0_x0_loop_2_A_PE_dummy_0_x0_loop_3</Name>
<TripCount>32768</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_PE_dummy_0_x0_loop_1_A_PE_dummy_0_x0_loop_2_A_PE_dummy_0_x0_loop_3>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>23</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>107</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_PE_dummy_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_PE_dummy_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_PE_dummy_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_PE_dummy_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_PE_dummy_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_PE_dummy_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_PE_dummy_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_2_x018_dout</name>
<Object>fifo_A_PE_0_2_x018</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_2_x018_empty_n</name>
<Object>fifo_A_PE_0_2_x018</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_2_x018_read</name>
<Object>fifo_A_PE_0_2_x018</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_PE_dummy_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.217</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>32770</Best-caseLatency>
<Average-caseLatency>32770</Average-caseLatency>
<Worst-caseLatency>32770</Worst-caseLatency>
<Best-caseRealTimeLatency>0.109 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.109 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.109 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>32770</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_PE_dummy_1_x0_loop_1_A_PE_dummy_1_x0_loop_2_A_PE_dummy_1_x0_loop_3>
<Name>A_PE_dummy_1_x0_loop_1_A_PE_dummy_1_x0_loop_2_A_PE_dummy_1_x0_loop_3</Name>
<TripCount>32768</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_PE_dummy_1_x0_loop_1_A_PE_dummy_1_x0_loop_2_A_PE_dummy_1_x0_loop_3>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>23</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>107</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_PE_dummy_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_PE_dummy_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_PE_dummy_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_PE_dummy_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_PE_dummy_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_PE_dummy_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_PE_dummy_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_2_x021_dout</name>
<Object>fifo_A_PE_1_2_x021</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_2_x021_empty_n</name>
<Object>fifo_A_PE_1_2_x021</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_2_x021_read</name>
<Object>fifo_A_PE_1_2_x021</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_PE_dummy_2_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.217</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>32770</Best-caseLatency>
<Average-caseLatency>32770</Average-caseLatency>
<Worst-caseLatency>32770</Worst-caseLatency>
<Best-caseRealTimeLatency>0.109 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.109 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.109 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>32770</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_PE_dummy_2_x0_loop_1_A_PE_dummy_2_x0_loop_2_A_PE_dummy_2_x0_loop_3>
<Name>A_PE_dummy_2_x0_loop_1_A_PE_dummy_2_x0_loop_2_A_PE_dummy_2_x0_loop_3</Name>
<TripCount>32768</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_PE_dummy_2_x0_loop_1_A_PE_dummy_2_x0_loop_2_A_PE_dummy_2_x0_loop_3>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>23</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>107</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_PE_dummy_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_PE_dummy_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_PE_dummy_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_PE_dummy_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_PE_dummy_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_PE_dummy_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_PE_dummy_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_2_x024_dout</name>
<Object>fifo_A_PE_2_2_x024</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_2_x024_empty_n</name>
<Object>fifo_A_PE_2_2_x024</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_2_x024_read</name>
<Object>fifo_A_PE_2_2_x024</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_PE_dummy_3_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.217</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>32770</Best-caseLatency>
<Average-caseLatency>32770</Average-caseLatency>
<Worst-caseLatency>32770</Worst-caseLatency>
<Best-caseRealTimeLatency>0.109 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.109 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.109 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>32770</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_PE_dummy_3_x0_loop_1_A_PE_dummy_3_x0_loop_2_A_PE_dummy_3_x0_loop_3>
<Name>A_PE_dummy_3_x0_loop_1_A_PE_dummy_3_x0_loop_2_A_PE_dummy_3_x0_loop_3</Name>
<TripCount>32768</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_PE_dummy_3_x0_loop_1_A_PE_dummy_3_x0_loop_2_A_PE_dummy_3_x0_loop_3>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>23</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>107</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_PE_dummy_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_PE_dummy_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_PE_dummy_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_PE_dummy_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_PE_dummy_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_PE_dummy_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_PE_dummy_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_2_x027_dout</name>
<Object>fifo_A_PE_3_2_x027</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_2_x027_empty_n</name>
<Object>fifo_A_PE_3_2_x027</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_2_x027_read</name>
<Object>fifo_A_PE_3_2_x027</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_PE_dummy_4_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.217</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>32770</Best-caseLatency>
<Average-caseLatency>32770</Average-caseLatency>
<Worst-caseLatency>32770</Worst-caseLatency>
<Best-caseRealTimeLatency>0.109 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.109 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.109 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>32770</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_PE_dummy_4_x0_loop_1_A_PE_dummy_4_x0_loop_2_A_PE_dummy_4_x0_loop_3>
<Name>A_PE_dummy_4_x0_loop_1_A_PE_dummy_4_x0_loop_2_A_PE_dummy_4_x0_loop_3</Name>
<TripCount>32768</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_PE_dummy_4_x0_loop_1_A_PE_dummy_4_x0_loop_2_A_PE_dummy_4_x0_loop_3>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>23</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>107</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_PE_dummy_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_PE_dummy_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_PE_dummy_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_PE_dummy_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_PE_dummy_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_PE_dummy_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_PE_dummy_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_2_x030_dout</name>
<Object>fifo_A_PE_4_2_x030</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_2_x030_empty_n</name>
<Object>fifo_A_PE_4_2_x030</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_2_x030_read</name>
<Object>fifo_A_PE_4_2_x030</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_PE_dummy_5_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.217</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>32770</Best-caseLatency>
<Average-caseLatency>32770</Average-caseLatency>
<Worst-caseLatency>32770</Worst-caseLatency>
<Best-caseRealTimeLatency>0.109 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.109 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.109 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>32770</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_PE_dummy_5_x0_loop_1_A_PE_dummy_5_x0_loop_2_A_PE_dummy_5_x0_loop_3>
<Name>A_PE_dummy_5_x0_loop_1_A_PE_dummy_5_x0_loop_2_A_PE_dummy_5_x0_loop_3</Name>
<TripCount>32768</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_PE_dummy_5_x0_loop_1_A_PE_dummy_5_x0_loop_2_A_PE_dummy_5_x0_loop_3>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>23</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>107</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_PE_dummy_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_PE_dummy_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_PE_dummy_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_PE_dummy_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_PE_dummy_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_PE_dummy_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_PE_dummy_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_2_x033_dout</name>
<Object>fifo_A_PE_5_2_x033</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_2_x033_empty_n</name>
<Object>fifo_A_PE_5_2_x033</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_2_x033_read</name>
<Object>fifo_A_PE_5_2_x033</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_PE_dummy_6_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.217</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>32770</Best-caseLatency>
<Average-caseLatency>32770</Average-caseLatency>
<Worst-caseLatency>32770</Worst-caseLatency>
<Best-caseRealTimeLatency>0.109 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.109 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.109 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>32770</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_PE_dummy_6_x0_loop_1_A_PE_dummy_6_x0_loop_2_A_PE_dummy_6_x0_loop_3>
<Name>A_PE_dummy_6_x0_loop_1_A_PE_dummy_6_x0_loop_2_A_PE_dummy_6_x0_loop_3</Name>
<TripCount>32768</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_PE_dummy_6_x0_loop_1_A_PE_dummy_6_x0_loop_2_A_PE_dummy_6_x0_loop_3>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>23</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>107</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_PE_dummy_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_PE_dummy_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_PE_dummy_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_PE_dummy_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_PE_dummy_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_PE_dummy_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_PE_dummy_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_2_x036_dout</name>
<Object>fifo_A_PE_6_2_x036</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_2_x036_empty_n</name>
<Object>fifo_A_PE_6_2_x036</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_2_x036_read</name>
<Object>fifo_A_PE_6_2_x036</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_PE_dummy_7_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.217</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>32770</Best-caseLatency>
<Average-caseLatency>32770</Average-caseLatency>
<Worst-caseLatency>32770</Worst-caseLatency>
<Best-caseRealTimeLatency>0.109 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.109 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.109 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>32770</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_PE_dummy_7_x0_loop_1_A_PE_dummy_7_x0_loop_2_A_PE_dummy_7_x0_loop_3>
<Name>A_PE_dummy_7_x0_loop_1_A_PE_dummy_7_x0_loop_2_A_PE_dummy_7_x0_loop_3</Name>
<TripCount>32768</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_PE_dummy_7_x0_loop_1_A_PE_dummy_7_x0_loop_2_A_PE_dummy_7_x0_loop_3>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>23</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>107</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_PE_dummy_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_PE_dummy_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_PE_dummy_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_PE_dummy_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_PE_dummy_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_PE_dummy_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_PE_dummy_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_2_x039_dout</name>
<Object>fifo_A_PE_7_2_x039</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_2_x039_empty_n</name>
<Object>fifo_A_PE_7_2_x039</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_2_x039_read</name>
<Object>fifo_A_PE_7_2_x039</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_PE_dummy_8_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.217</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>32770</Best-caseLatency>
<Average-caseLatency>32770</Average-caseLatency>
<Worst-caseLatency>32770</Worst-caseLatency>
<Best-caseRealTimeLatency>0.109 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.109 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.109 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>32770</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_PE_dummy_8_x0_loop_1_A_PE_dummy_8_x0_loop_2_A_PE_dummy_8_x0_loop_3>
<Name>A_PE_dummy_8_x0_loop_1_A_PE_dummy_8_x0_loop_2_A_PE_dummy_8_x0_loop_3</Name>
<TripCount>32768</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_PE_dummy_8_x0_loop_1_A_PE_dummy_8_x0_loop_2_A_PE_dummy_8_x0_loop_3>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>23</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>107</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_PE_dummy_8_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_PE_dummy_8_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_PE_dummy_8_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_PE_dummy_8_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_PE_dummy_8_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_PE_dummy_8_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_PE_dummy_8_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_8_2_x042_dout</name>
<Object>fifo_A_PE_8_2_x042</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_8_2_x042_empty_n</name>
<Object>fifo_A_PE_8_2_x042</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_8_2_x042_read</name>
<Object>fifo_A_PE_8_2_x042</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_PE_dummy_9_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.217</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>32770</Best-caseLatency>
<Average-caseLatency>32770</Average-caseLatency>
<Worst-caseLatency>32770</Worst-caseLatency>
<Best-caseRealTimeLatency>0.109 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.109 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.109 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>32770</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_PE_dummy_9_x0_loop_1_A_PE_dummy_9_x0_loop_2_A_PE_dummy_9_x0_loop_3>
<Name>A_PE_dummy_9_x0_loop_1_A_PE_dummy_9_x0_loop_2_A_PE_dummy_9_x0_loop_3</Name>
<TripCount>32768</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_PE_dummy_9_x0_loop_1_A_PE_dummy_9_x0_loop_2_A_PE_dummy_9_x0_loop_3>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>23</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>107</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_PE_dummy_9_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_PE_dummy_9_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_PE_dummy_9_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_PE_dummy_9_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_PE_dummy_9_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_PE_dummy_9_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_PE_dummy_9_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_9_2_x045_dout</name>
<Object>fifo_A_PE_9_2_x045</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_9_2_x045_empty_n</name>
<Object>fifo_A_PE_9_2_x045</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_9_2_x045_read</name>
<Object>fifo_A_PE_9_2_x045</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_PE_dummy_10_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.217</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>32770</Best-caseLatency>
<Average-caseLatency>32770</Average-caseLatency>
<Worst-caseLatency>32770</Worst-caseLatency>
<Best-caseRealTimeLatency>0.109 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.109 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.109 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>32770</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_PE_dummy_10_x0_loop_1_A_PE_dummy_10_x0_loop_2_A_PE_dummy_10_x0_loop_3>
<Name>A_PE_dummy_10_x0_loop_1_A_PE_dummy_10_x0_loop_2_A_PE_dummy_10_x0_loop_3</Name>
<TripCount>32768</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_PE_dummy_10_x0_loop_1_A_PE_dummy_10_x0_loop_2_A_PE_dummy_10_x0_loop_3>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>23</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>107</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_PE_dummy_10_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_PE_dummy_10_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_PE_dummy_10_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_PE_dummy_10_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_PE_dummy_10_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_PE_dummy_10_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_PE_dummy_10_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_10_2_x048_dout</name>
<Object>fifo_A_PE_10_2_x048</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_10_2_x048_empty_n</name>
<Object>fifo_A_PE_10_2_x048</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_10_2_x048_read</name>
<Object>fifo_A_PE_10_2_x048</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_PE_dummy_11_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.217</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>32770</Best-caseLatency>
<Average-caseLatency>32770</Average-caseLatency>
<Worst-caseLatency>32770</Worst-caseLatency>
<Best-caseRealTimeLatency>0.109 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.109 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.109 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>32770</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_PE_dummy_11_x0_loop_1_A_PE_dummy_11_x0_loop_2_A_PE_dummy_11_x0_loop_3>
<Name>A_PE_dummy_11_x0_loop_1_A_PE_dummy_11_x0_loop_2_A_PE_dummy_11_x0_loop_3</Name>
<TripCount>32768</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_PE_dummy_11_x0_loop_1_A_PE_dummy_11_x0_loop_2_A_PE_dummy_11_x0_loop_3>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>23</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>107</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_PE_dummy_11_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_PE_dummy_11_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_PE_dummy_11_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_PE_dummy_11_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_PE_dummy_11_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_PE_dummy_11_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_PE_dummy_11_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_11_2_x051_dout</name>
<Object>fifo_A_PE_11_2_x051</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_11_2_x051_empty_n</name>
<Object>fifo_A_PE_11_2_x051</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_11_2_x051_read</name>
<Object>fifo_A_PE_11_2_x051</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_PE_dummy_12_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.217</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>32770</Best-caseLatency>
<Average-caseLatency>32770</Average-caseLatency>
<Worst-caseLatency>32770</Worst-caseLatency>
<Best-caseRealTimeLatency>0.109 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.109 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.109 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>32770</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_PE_dummy_12_x0_loop_1_A_PE_dummy_12_x0_loop_2_A_PE_dummy_12_x0_loop_3>
<Name>A_PE_dummy_12_x0_loop_1_A_PE_dummy_12_x0_loop_2_A_PE_dummy_12_x0_loop_3</Name>
<TripCount>32768</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_PE_dummy_12_x0_loop_1_A_PE_dummy_12_x0_loop_2_A_PE_dummy_12_x0_loop_3>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>23</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>107</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_PE_dummy_12_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_PE_dummy_12_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_PE_dummy_12_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_PE_dummy_12_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_PE_dummy_12_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_PE_dummy_12_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_PE_dummy_12_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_12_2_x054_dout</name>
<Object>fifo_A_PE_12_2_x054</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_12_2_x054_empty_n</name>
<Object>fifo_A_PE_12_2_x054</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_12_2_x054_read</name>
<Object>fifo_A_PE_12_2_x054</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_PE_dummy_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.217</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>32770</Best-caseLatency>
<Average-caseLatency>32770</Average-caseLatency>
<Worst-caseLatency>32770</Worst-caseLatency>
<Best-caseRealTimeLatency>0.109 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.109 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.109 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>32770</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_PE_dummy_0_x0_loop_1_B_PE_dummy_0_x0_loop_2_B_PE_dummy_0_x0_loop_3>
<Name>B_PE_dummy_0_x0_loop_1_B_PE_dummy_0_x0_loop_2_B_PE_dummy_0_x0_loop_3</Name>
<TripCount>32768</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</B_PE_dummy_0_x0_loop_1_B_PE_dummy_0_x0_loop_2_B_PE_dummy_0_x0_loop_3>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>23</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>107</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_PE_dummy_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_PE_dummy_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_PE_dummy_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_PE_dummy_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_PE_dummy_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_PE_dummy_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_PE_dummy_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_13_0_x068_dout</name>
<Object>fifo_B_PE_13_0_x068</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_13_0_x068_empty_n</name>
<Object>fifo_B_PE_13_0_x068</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_13_0_x068_read</name>
<Object>fifo_B_PE_13_0_x068</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_PE_dummy_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.217</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>32770</Best-caseLatency>
<Average-caseLatency>32770</Average-caseLatency>
<Worst-caseLatency>32770</Worst-caseLatency>
<Best-caseRealTimeLatency>0.109 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.109 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.109 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>32770</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_PE_dummy_1_x0_loop_1_B_PE_dummy_1_x0_loop_2_B_PE_dummy_1_x0_loop_3>
<Name>B_PE_dummy_1_x0_loop_1_B_PE_dummy_1_x0_loop_2_B_PE_dummy_1_x0_loop_3</Name>
<TripCount>32768</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</B_PE_dummy_1_x0_loop_1_B_PE_dummy_1_x0_loop_2_B_PE_dummy_1_x0_loop_3>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>23</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>107</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_PE_dummy_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_PE_dummy_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_PE_dummy_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_PE_dummy_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_PE_dummy_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_PE_dummy_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_PE_dummy_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_13_1_x082_dout</name>
<Object>fifo_B_PE_13_1_x082</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_13_1_x082_empty_n</name>
<Object>fifo_B_PE_13_1_x082</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_13_1_x082_read</name>
<Object>fifo_B_PE_13_1_x082</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_boundary_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.360</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>4645</Best-caseLatency>
<Average-caseLatency>4645</Average-caseLatency>
<Worst-caseLatency>4645</Worst-caseLatency>
<Best-caseRealTimeLatency>15.482 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>15.482 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>15.482 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>4645</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_boundary_0_x0_loop_1_C_drain_IO_L1_out_boundary_0_x0_loop_2>
<Name>C_drain_IO_L1_out_boundary_0_x0_loop_1_C_drain_IO_L1_out_boundary_0_x0_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>3074</Latency>
<AbsoluteTimeLatency>10.246 us</AbsoluteTimeLatency>
<PipelineII>3</PipelineII>
<PipelineDepth>6</PipelineDepth>
</C_drain_IO_L1_out_boundary_0_x0_loop_1_C_drain_IO_L1_out_boundary_0_x0_loop_2>
<C_drain_IO_L1_out_boundary_0_x0_loop_5>
<Name>C_drain_IO_L1_out_boundary_0_x0_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1568</Latency>
<AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<C_drain_IO_L1_out_boundary_0_x0_loop_6>
<Name>C_drain_IO_L1_out_boundary_0_x0_loop_6</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L1_out_boundary_0_x0_loop_6>
</C_drain_IO_L1_out_boundary_0_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>211</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>404</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>1</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>~0</UTIL_URAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_boundary_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_boundary_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_boundary_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_boundary_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_boundary_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_boundary_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_boundary_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_12_x0121_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_12_x0121</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_12_x0121_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_12_x0121</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_12_x0121_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_12_x0121</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_12_0_x095_dout</name>
<Object>fifo_C_drain_PE_12_0_x095</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_12_0_x095_empty_n</name>
<Object>fifo_C_drain_PE_12_0_x095</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_12_0_x095_read</name>
<Object>fifo_C_drain_PE_12_0_x095</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.214</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>4102</Best-caseLatency>
<Average-caseLatency>4102</Average-caseLatency>
<Worst-caseLatency>4102</Worst-caseLatency>
<Best-caseRealTimeLatency>13.672 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>13.672 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.672 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>4102</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_0_x0_loop_1_C_drain_IO_L1_out_0_x0_loop_2>
<Name>C_drain_IO_L1_out_0_x0_loop_1_C_drain_IO_L1_out_0_x0_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>3073</Latency>
<AbsoluteTimeLatency>10.242 us</AbsoluteTimeLatency>
<PipelineII>3</PipelineII>
<PipelineDepth>5</PipelineDepth>
</C_drain_IO_L1_out_0_x0_loop_1_C_drain_IO_L1_out_0_x0_loop_2>
<C_drain_IO_L1_out_0_x0_loop_4_C_drain_IO_L1_out_0_x0_loop_5>
<Name>C_drain_IO_L1_out_0_x0_loop_4_C_drain_IO_L1_out_0_x0_loop_5</Name>
<TripCount>32</TripCount>
<Latency>1025</Latency>
<AbsoluteTimeLatency>3.416 us</AbsoluteTimeLatency>
<PipelineII>32</PipelineII>
<PipelineDepth>34</PipelineDepth>
</C_drain_IO_L1_out_0_x0_loop_4_C_drain_IO_L1_out_0_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>2366</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1716</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_12_x0121_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_12_x0121</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_12_x0121_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_12_x0121</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_12_x0121_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_12_x0121</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_11_x0120_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_11_x0120</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_11_x0120_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_11_x0120</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_11_x0120_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_11_x0120</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_11_0_x094_dout</name>
<Object>fifo_C_drain_PE_11_0_x094</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_11_0_x094_empty_n</name>
<Object>fifo_C_drain_PE_11_0_x094</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_11_0_x094_read</name>
<Object>fifo_C_drain_PE_11_0_x094</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.214</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>4614</Best-caseLatency>
<Average-caseLatency>4614</Average-caseLatency>
<Worst-caseLatency>4614</Worst-caseLatency>
<Best-caseRealTimeLatency>15.378 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>15.378 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>15.378 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>4614</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_1_x0_loop_1_C_drain_IO_L1_out_1_x0_loop_2>
<Name>C_drain_IO_L1_out_1_x0_loop_1_C_drain_IO_L1_out_1_x0_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>3073</Latency>
<AbsoluteTimeLatency>10.242 us</AbsoluteTimeLatency>
<PipelineII>3</PipelineII>
<PipelineDepth>5</PipelineDepth>
</C_drain_IO_L1_out_1_x0_loop_1_C_drain_IO_L1_out_1_x0_loop_2>
<C_drain_IO_L1_out_1_x0_loop_4_C_drain_IO_L1_out_1_x0_loop_5>
<Name>C_drain_IO_L1_out_1_x0_loop_4_C_drain_IO_L1_out_1_x0_loop_5</Name>
<TripCount>48</TripCount>
<Latency>1537</Latency>
<AbsoluteTimeLatency>5.123 us</AbsoluteTimeLatency>
<PipelineII>32</PipelineII>
<PipelineDepth>34</PipelineDepth>
</C_drain_IO_L1_out_1_x0_loop_4_C_drain_IO_L1_out_1_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>2366</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1716</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_11_x0120_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_11_x0120</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_11_x0120_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_11_x0120</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_11_x0120_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_11_x0120</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_10_x0119_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_10_x0119</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_10_x0119_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_10_x0119</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_10_x0119_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_10_x0119</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_10_0_x093_dout</name>
<Object>fifo_C_drain_PE_10_0_x093</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_10_0_x093_empty_n</name>
<Object>fifo_C_drain_PE_10_0_x093</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_10_0_x093_read</name>
<Object>fifo_C_drain_PE_10_0_x093</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_2_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.214</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>5126</Best-caseLatency>
<Average-caseLatency>5126</Average-caseLatency>
<Worst-caseLatency>5126</Worst-caseLatency>
<Best-caseRealTimeLatency>17.085 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>17.085 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>17.085 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>5126</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_2_x0_loop_1_C_drain_IO_L1_out_2_x0_loop_2>
<Name>C_drain_IO_L1_out_2_x0_loop_1_C_drain_IO_L1_out_2_x0_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>3073</Latency>
<AbsoluteTimeLatency>10.242 us</AbsoluteTimeLatency>
<PipelineII>3</PipelineII>
<PipelineDepth>5</PipelineDepth>
</C_drain_IO_L1_out_2_x0_loop_1_C_drain_IO_L1_out_2_x0_loop_2>
<C_drain_IO_L1_out_2_x0_loop_4_C_drain_IO_L1_out_2_x0_loop_5>
<Name>C_drain_IO_L1_out_2_x0_loop_4_C_drain_IO_L1_out_2_x0_loop_5</Name>
<TripCount>64</TripCount>
<Latency>2049</Latency>
<AbsoluteTimeLatency>6.829 us</AbsoluteTimeLatency>
<PipelineII>32</PipelineII>
<PipelineDepth>34</PipelineDepth>
</C_drain_IO_L1_out_2_x0_loop_4_C_drain_IO_L1_out_2_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>2368</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1718</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_10_x0119_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_10_x0119</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_10_x0119_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_10_x0119</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_10_x0119_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_10_x0119</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_9_x0118_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_9_x0118</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_9_x0118_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_9_x0118</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_9_x0118_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_9_x0118</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_9_0_x092_dout</name>
<Object>fifo_C_drain_PE_9_0_x092</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_9_0_x092_empty_n</name>
<Object>fifo_C_drain_PE_9_0_x092</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_9_0_x092_read</name>
<Object>fifo_C_drain_PE_9_0_x092</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_3_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.214</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>5638</Best-caseLatency>
<Average-caseLatency>5638</Average-caseLatency>
<Worst-caseLatency>5638</Worst-caseLatency>
<Best-caseRealTimeLatency>18.791 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>18.791 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>18.791 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>5638</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_3_x0_loop_1_C_drain_IO_L1_out_3_x0_loop_2>
<Name>C_drain_IO_L1_out_3_x0_loop_1_C_drain_IO_L1_out_3_x0_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>3073</Latency>
<AbsoluteTimeLatency>10.242 us</AbsoluteTimeLatency>
<PipelineII>3</PipelineII>
<PipelineDepth>5</PipelineDepth>
</C_drain_IO_L1_out_3_x0_loop_1_C_drain_IO_L1_out_3_x0_loop_2>
<C_drain_IO_L1_out_3_x0_loop_4_C_drain_IO_L1_out_3_x0_loop_5>
<Name>C_drain_IO_L1_out_3_x0_loop_4_C_drain_IO_L1_out_3_x0_loop_5</Name>
<TripCount>80</TripCount>
<Latency>2561</Latency>
<AbsoluteTimeLatency>8.536 us</AbsoluteTimeLatency>
<PipelineII>32</PipelineII>
<PipelineDepth>34</PipelineDepth>
</C_drain_IO_L1_out_3_x0_loop_4_C_drain_IO_L1_out_3_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>2368</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1717</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_9_x0118_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_9_x0118</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_9_x0118_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_9_x0118</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_9_x0118_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_9_x0118</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_8_x0117_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_8_x0117</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_8_x0117_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_8_x0117</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_8_x0117_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_8_x0117</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_8_0_x091_dout</name>
<Object>fifo_C_drain_PE_8_0_x091</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_8_0_x091_empty_n</name>
<Object>fifo_C_drain_PE_8_0_x091</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_8_0_x091_read</name>
<Object>fifo_C_drain_PE_8_0_x091</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_4_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.214</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>6150</Best-caseLatency>
<Average-caseLatency>6150</Average-caseLatency>
<Worst-caseLatency>6150</Worst-caseLatency>
<Best-caseRealTimeLatency>20.498 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>20.498 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>20.498 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>6150</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_4_x0_loop_1_C_drain_IO_L1_out_4_x0_loop_2>
<Name>C_drain_IO_L1_out_4_x0_loop_1_C_drain_IO_L1_out_4_x0_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>3073</Latency>
<AbsoluteTimeLatency>10.242 us</AbsoluteTimeLatency>
<PipelineII>3</PipelineII>
<PipelineDepth>5</PipelineDepth>
</C_drain_IO_L1_out_4_x0_loop_1_C_drain_IO_L1_out_4_x0_loop_2>
<C_drain_IO_L1_out_4_x0_loop_4_C_drain_IO_L1_out_4_x0_loop_5>
<Name>C_drain_IO_L1_out_4_x0_loop_4_C_drain_IO_L1_out_4_x0_loop_5</Name>
<TripCount>96</TripCount>
<Latency>3073</Latency>
<AbsoluteTimeLatency>10.242 us</AbsoluteTimeLatency>
<PipelineII>32</PipelineII>
<PipelineDepth>34</PipelineDepth>
</C_drain_IO_L1_out_4_x0_loop_4_C_drain_IO_L1_out_4_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>2368</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1717</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_8_x0117_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_8_x0117</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_8_x0117_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_8_x0117</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_8_x0117_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_8_x0117</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_7_x0116_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_7_x0116</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_7_x0116_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_7_x0116</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_7_x0116_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_7_x0116</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_0_x090_dout</name>
<Object>fifo_C_drain_PE_7_0_x090</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_0_x090_empty_n</name>
<Object>fifo_C_drain_PE_7_0_x090</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_0_x090_read</name>
<Object>fifo_C_drain_PE_7_0_x090</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_5_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.214</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>6662</Best-caseLatency>
<Average-caseLatency>6662</Average-caseLatency>
<Worst-caseLatency>6662</Worst-caseLatency>
<Best-caseRealTimeLatency>22.204 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>22.204 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>22.204 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>6662</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_5_x0_loop_1_C_drain_IO_L1_out_5_x0_loop_2>
<Name>C_drain_IO_L1_out_5_x0_loop_1_C_drain_IO_L1_out_5_x0_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>3073</Latency>
<AbsoluteTimeLatency>10.242 us</AbsoluteTimeLatency>
<PipelineII>3</PipelineII>
<PipelineDepth>5</PipelineDepth>
</C_drain_IO_L1_out_5_x0_loop_1_C_drain_IO_L1_out_5_x0_loop_2>
<C_drain_IO_L1_out_5_x0_loop_4_C_drain_IO_L1_out_5_x0_loop_5>
<Name>C_drain_IO_L1_out_5_x0_loop_4_C_drain_IO_L1_out_5_x0_loop_5</Name>
<TripCount>112</TripCount>
<Latency>3585</Latency>
<AbsoluteTimeLatency>11.949 us</AbsoluteTimeLatency>
<PipelineII>32</PipelineII>
<PipelineDepth>34</PipelineDepth>
</C_drain_IO_L1_out_5_x0_loop_4_C_drain_IO_L1_out_5_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>2368</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1717</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_7_x0116_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_7_x0116</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_7_x0116_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_7_x0116</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_7_x0116_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_7_x0116</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_6_x0115_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_6_x0115</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_6_x0115_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_6_x0115</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_6_x0115_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_6_x0115</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_0_x089_dout</name>
<Object>fifo_C_drain_PE_6_0_x089</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_0_x089_empty_n</name>
<Object>fifo_C_drain_PE_6_0_x089</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_0_x089_read</name>
<Object>fifo_C_drain_PE_6_0_x089</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_6_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.214</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>7174</Best-caseLatency>
<Average-caseLatency>7174</Average-caseLatency>
<Worst-caseLatency>7174</Worst-caseLatency>
<Best-caseRealTimeLatency>23.911 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>23.911 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>23.911 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>7174</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_6_x0_loop_1_C_drain_IO_L1_out_6_x0_loop_2>
<Name>C_drain_IO_L1_out_6_x0_loop_1_C_drain_IO_L1_out_6_x0_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>3073</Latency>
<AbsoluteTimeLatency>10.242 us</AbsoluteTimeLatency>
<PipelineII>3</PipelineII>
<PipelineDepth>5</PipelineDepth>
</C_drain_IO_L1_out_6_x0_loop_1_C_drain_IO_L1_out_6_x0_loop_2>
<C_drain_IO_L1_out_6_x0_loop_4_C_drain_IO_L1_out_6_x0_loop_5>
<Name>C_drain_IO_L1_out_6_x0_loop_4_C_drain_IO_L1_out_6_x0_loop_5</Name>
<TripCount>128</TripCount>
<Latency>4097</Latency>
<AbsoluteTimeLatency>13.655 us</AbsoluteTimeLatency>
<PipelineII>32</PipelineII>
<PipelineDepth>34</PipelineDepth>
</C_drain_IO_L1_out_6_x0_loop_4_C_drain_IO_L1_out_6_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>2370</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1719</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_6_x0115_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_6_x0115</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_6_x0115_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_6_x0115</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_6_x0115_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_6_x0115</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_5_x0114_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_5_x0114</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_5_x0114_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_5_x0114</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_5_x0114_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_5_x0114</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_0_x088_dout</name>
<Object>fifo_C_drain_PE_5_0_x088</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_0_x088_empty_n</name>
<Object>fifo_C_drain_PE_5_0_x088</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_0_x088_read</name>
<Object>fifo_C_drain_PE_5_0_x088</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_7_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.214</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>7686</Best-caseLatency>
<Average-caseLatency>7686</Average-caseLatency>
<Worst-caseLatency>7686</Worst-caseLatency>
<Best-caseRealTimeLatency>25.617 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>25.617 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>25.617 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>7686</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_7_x0_loop_1_C_drain_IO_L1_out_7_x0_loop_2>
<Name>C_drain_IO_L1_out_7_x0_loop_1_C_drain_IO_L1_out_7_x0_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>3073</Latency>
<AbsoluteTimeLatency>10.242 us</AbsoluteTimeLatency>
<PipelineII>3</PipelineII>
<PipelineDepth>5</PipelineDepth>
</C_drain_IO_L1_out_7_x0_loop_1_C_drain_IO_L1_out_7_x0_loop_2>
<C_drain_IO_L1_out_7_x0_loop_4_C_drain_IO_L1_out_7_x0_loop_5>
<Name>C_drain_IO_L1_out_7_x0_loop_4_C_drain_IO_L1_out_7_x0_loop_5</Name>
<TripCount>144</TripCount>
<Latency>4609</Latency>
<AbsoluteTimeLatency>15.362 us</AbsoluteTimeLatency>
<PipelineII>32</PipelineII>
<PipelineDepth>34</PipelineDepth>
</C_drain_IO_L1_out_7_x0_loop_4_C_drain_IO_L1_out_7_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>2370</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1719</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_5_x0114_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_5_x0114</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_5_x0114_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_5_x0114</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_5_x0114_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_5_x0114</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_4_x0113_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_4_x0113</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_4_x0113_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_4_x0113</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_4_x0113_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_4_x0113</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_0_x087_dout</name>
<Object>fifo_C_drain_PE_4_0_x087</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_0_x087_empty_n</name>
<Object>fifo_C_drain_PE_4_0_x087</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_0_x087_read</name>
<Object>fifo_C_drain_PE_4_0_x087</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_8_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.214</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>8198</Best-caseLatency>
<Average-caseLatency>8198</Average-caseLatency>
<Worst-caseLatency>8198</Worst-caseLatency>
<Best-caseRealTimeLatency>27.324 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>27.324 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>27.324 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>8198</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_8_x0_loop_1_C_drain_IO_L1_out_8_x0_loop_2>
<Name>C_drain_IO_L1_out_8_x0_loop_1_C_drain_IO_L1_out_8_x0_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>3073</Latency>
<AbsoluteTimeLatency>10.242 us</AbsoluteTimeLatency>
<PipelineII>3</PipelineII>
<PipelineDepth>5</PipelineDepth>
</C_drain_IO_L1_out_8_x0_loop_1_C_drain_IO_L1_out_8_x0_loop_2>
<C_drain_IO_L1_out_8_x0_loop_4_C_drain_IO_L1_out_8_x0_loop_5>
<Name>C_drain_IO_L1_out_8_x0_loop_4_C_drain_IO_L1_out_8_x0_loop_5</Name>
<TripCount>160</TripCount>
<Latency>5121</Latency>
<AbsoluteTimeLatency>17.068 us</AbsoluteTimeLatency>
<PipelineII>32</PipelineII>
<PipelineDepth>34</PipelineDepth>
</C_drain_IO_L1_out_8_x0_loop_4_C_drain_IO_L1_out_8_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>2370</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1719</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_8_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_8_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_8_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_8_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_8_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_8_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_8_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_4_x0113_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_4_x0113</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_4_x0113_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_4_x0113</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_4_x0113_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_4_x0113</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_3_x0112_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_3_x0112</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_3_x0112_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_3_x0112</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_3_x0112_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_3_x0112</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_0_x086_dout</name>
<Object>fifo_C_drain_PE_3_0_x086</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_0_x086_empty_n</name>
<Object>fifo_C_drain_PE_3_0_x086</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_0_x086_read</name>
<Object>fifo_C_drain_PE_3_0_x086</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_9_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.214</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>8710</Best-caseLatency>
<Average-caseLatency>8710</Average-caseLatency>
<Worst-caseLatency>8710</Worst-caseLatency>
<Best-caseRealTimeLatency>29.030 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>29.030 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>29.030 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>8710</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_9_x0_loop_1_C_drain_IO_L1_out_9_x0_loop_2>
<Name>C_drain_IO_L1_out_9_x0_loop_1_C_drain_IO_L1_out_9_x0_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>3073</Latency>
<AbsoluteTimeLatency>10.242 us</AbsoluteTimeLatency>
<PipelineII>3</PipelineII>
<PipelineDepth>5</PipelineDepth>
</C_drain_IO_L1_out_9_x0_loop_1_C_drain_IO_L1_out_9_x0_loop_2>
<C_drain_IO_L1_out_9_x0_loop_4_C_drain_IO_L1_out_9_x0_loop_5>
<Name>C_drain_IO_L1_out_9_x0_loop_4_C_drain_IO_L1_out_9_x0_loop_5</Name>
<TripCount>176</TripCount>
<Latency>5633</Latency>
<AbsoluteTimeLatency>18.775 us</AbsoluteTimeLatency>
<PipelineII>32</PipelineII>
<PipelineDepth>34</PipelineDepth>
</C_drain_IO_L1_out_9_x0_loop_4_C_drain_IO_L1_out_9_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>2370</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1719</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_9_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_9_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_9_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_9_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_9_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_9_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_9_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_3_x0112_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_3_x0112</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_3_x0112_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_3_x0112</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_3_x0112_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_3_x0112</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_2_x0111_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_2_x0111</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_2_x0111_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_2_x0111</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_2_x0111_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_2_x0111</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_0_x085_dout</name>
<Object>fifo_C_drain_PE_2_0_x085</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_0_x085_empty_n</name>
<Object>fifo_C_drain_PE_2_0_x085</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_0_x085_read</name>
<Object>fifo_C_drain_PE_2_0_x085</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_10_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.214</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>9222</Best-caseLatency>
<Average-caseLatency>9222</Average-caseLatency>
<Worst-caseLatency>9222</Worst-caseLatency>
<Best-caseRealTimeLatency>30.737 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>30.737 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>30.737 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>9222</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_10_x0_loop_1_C_drain_IO_L1_out_10_x0_loop_2>
<Name>C_drain_IO_L1_out_10_x0_loop_1_C_drain_IO_L1_out_10_x0_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>3073</Latency>
<AbsoluteTimeLatency>10.242 us</AbsoluteTimeLatency>
<PipelineII>3</PipelineII>
<PipelineDepth>5</PipelineDepth>
</C_drain_IO_L1_out_10_x0_loop_1_C_drain_IO_L1_out_10_x0_loop_2>
<C_drain_IO_L1_out_10_x0_loop_4_C_drain_IO_L1_out_10_x0_loop_5>
<Name>C_drain_IO_L1_out_10_x0_loop_4_C_drain_IO_L1_out_10_x0_loop_5</Name>
<TripCount>192</TripCount>
<Latency>6145</Latency>
<AbsoluteTimeLatency>20.481 us</AbsoluteTimeLatency>
<PipelineII>32</PipelineII>
<PipelineDepth>34</PipelineDepth>
</C_drain_IO_L1_out_10_x0_loop_4_C_drain_IO_L1_out_10_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>2370</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1719</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_10_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_10_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_10_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_10_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_10_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_10_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_10_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_2_x0111_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_2_x0111</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_2_x0111_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_2_x0111</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_2_x0111_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_2_x0111</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_1_x0110_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_1_x0110</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_1_x0110_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_1_x0110</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_1_x0110_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_1_x0110</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_0_x084_dout</name>
<Object>fifo_C_drain_PE_1_0_x084</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_0_x084_empty_n</name>
<Object>fifo_C_drain_PE_1_0_x084</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_0_x084_read</name>
<Object>fifo_C_drain_PE_1_0_x084</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_11_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.214</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>9734</Best-caseLatency>
<Average-caseLatency>9734</Average-caseLatency>
<Worst-caseLatency>9734</Worst-caseLatency>
<Best-caseRealTimeLatency>32.443 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>32.443 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>32.443 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>9734</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_11_x0_loop_1_C_drain_IO_L1_out_11_x0_loop_2>
<Name>C_drain_IO_L1_out_11_x0_loop_1_C_drain_IO_L1_out_11_x0_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>3073</Latency>
<AbsoluteTimeLatency>10.242 us</AbsoluteTimeLatency>
<PipelineII>3</PipelineII>
<PipelineDepth>5</PipelineDepth>
</C_drain_IO_L1_out_11_x0_loop_1_C_drain_IO_L1_out_11_x0_loop_2>
<C_drain_IO_L1_out_11_x0_loop_4_C_drain_IO_L1_out_11_x0_loop_5>
<Name>C_drain_IO_L1_out_11_x0_loop_4_C_drain_IO_L1_out_11_x0_loop_5</Name>
<TripCount>208</TripCount>
<Latency>6657</Latency>
<AbsoluteTimeLatency>22.188 us</AbsoluteTimeLatency>
<PipelineII>32</PipelineII>
<PipelineDepth>34</PipelineDepth>
</C_drain_IO_L1_out_11_x0_loop_4_C_drain_IO_L1_out_11_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>2370</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1719</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_11_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_11_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_11_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_11_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_11_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_11_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_11_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_1_x0110_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_1_x0110</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_1_x0110_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_1_x0110</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_1_x0110_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_1_x0110</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_0_x0109_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_0_x0109</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_0_x0109_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_0_x0109</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_0_x0109_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_0_x0109</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_0_x083_dout</name>
<Object>fifo_C_drain_PE_0_0_x083</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_0_x083_empty_n</name>
<Object>fifo_C_drain_PE_0_0_x083</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_0_x083_read</name>
<Object>fifo_C_drain_PE_0_0_x083</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_boundary_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.360</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>4645</Best-caseLatency>
<Average-caseLatency>4645</Average-caseLatency>
<Worst-caseLatency>4645</Worst-caseLatency>
<Best-caseRealTimeLatency>15.482 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>15.482 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>15.482 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>4645</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_boundary_1_x0_loop_1_C_drain_IO_L1_out_boundary_1_x0_loop_2>
<Name>C_drain_IO_L1_out_boundary_1_x0_loop_1_C_drain_IO_L1_out_boundary_1_x0_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>3074</Latency>
<AbsoluteTimeLatency>10.246 us</AbsoluteTimeLatency>
<PipelineII>3</PipelineII>
<PipelineDepth>6</PipelineDepth>
</C_drain_IO_L1_out_boundary_1_x0_loop_1_C_drain_IO_L1_out_boundary_1_x0_loop_2>
<C_drain_IO_L1_out_boundary_1_x0_loop_5>
<Name>C_drain_IO_L1_out_boundary_1_x0_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1568</Latency>
<AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<C_drain_IO_L1_out_boundary_1_x0_loop_6>
<Name>C_drain_IO_L1_out_boundary_1_x0_loop_6</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L1_out_boundary_1_x0_loop_6>
</C_drain_IO_L1_out_boundary_1_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>211</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>404</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>1</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>~0</UTIL_URAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_boundary_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_boundary_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_boundary_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_boundary_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_boundary_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_boundary_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_boundary_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_12_x0134_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_12_x0134</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_12_x0134_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_12_x0134</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_12_x0134_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_12_x0134</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_12_1_x0108_dout</name>
<Object>fifo_C_drain_PE_12_1_x0108</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_12_1_x0108_empty_n</name>
<Object>fifo_C_drain_PE_12_1_x0108</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_12_1_x0108_read</name>
<Object>fifo_C_drain_PE_12_1_x0108</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_12_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.214</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>4102</Best-caseLatency>
<Average-caseLatency>4102</Average-caseLatency>
<Worst-caseLatency>4102</Worst-caseLatency>
<Best-caseRealTimeLatency>13.672 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>13.672 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.672 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>4102</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_12_x0_loop_1_C_drain_IO_L1_out_12_x0_loop_2>
<Name>C_drain_IO_L1_out_12_x0_loop_1_C_drain_IO_L1_out_12_x0_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>3073</Latency>
<AbsoluteTimeLatency>10.242 us</AbsoluteTimeLatency>
<PipelineII>3</PipelineII>
<PipelineDepth>5</PipelineDepth>
</C_drain_IO_L1_out_12_x0_loop_1_C_drain_IO_L1_out_12_x0_loop_2>
<C_drain_IO_L1_out_12_x0_loop_4_C_drain_IO_L1_out_12_x0_loop_5>
<Name>C_drain_IO_L1_out_12_x0_loop_4_C_drain_IO_L1_out_12_x0_loop_5</Name>
<TripCount>32</TripCount>
<Latency>1025</Latency>
<AbsoluteTimeLatency>3.416 us</AbsoluteTimeLatency>
<PipelineII>32</PipelineII>
<PipelineDepth>34</PipelineDepth>
</C_drain_IO_L1_out_12_x0_loop_4_C_drain_IO_L1_out_12_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>2366</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1716</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_12_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_12_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_12_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_12_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_12_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_12_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_12_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_12_x0134_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_12_x0134</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_12_x0134_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_12_x0134</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_12_x0134_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_12_x0134</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_11_x0133_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_11_x0133</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_11_x0133_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_11_x0133</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_11_x0133_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_11_x0133</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_11_1_x0107_dout</name>
<Object>fifo_C_drain_PE_11_1_x0107</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_11_1_x0107_empty_n</name>
<Object>fifo_C_drain_PE_11_1_x0107</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_11_1_x0107_read</name>
<Object>fifo_C_drain_PE_11_1_x0107</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_13_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.214</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>4614</Best-caseLatency>
<Average-caseLatency>4614</Average-caseLatency>
<Worst-caseLatency>4614</Worst-caseLatency>
<Best-caseRealTimeLatency>15.378 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>15.378 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>15.378 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>4614</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_13_x0_loop_1_C_drain_IO_L1_out_13_x0_loop_2>
<Name>C_drain_IO_L1_out_13_x0_loop_1_C_drain_IO_L1_out_13_x0_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>3073</Latency>
<AbsoluteTimeLatency>10.242 us</AbsoluteTimeLatency>
<PipelineII>3</PipelineII>
<PipelineDepth>5</PipelineDepth>
</C_drain_IO_L1_out_13_x0_loop_1_C_drain_IO_L1_out_13_x0_loop_2>
<C_drain_IO_L1_out_13_x0_loop_4_C_drain_IO_L1_out_13_x0_loop_5>
<Name>C_drain_IO_L1_out_13_x0_loop_4_C_drain_IO_L1_out_13_x0_loop_5</Name>
<TripCount>48</TripCount>
<Latency>1537</Latency>
<AbsoluteTimeLatency>5.123 us</AbsoluteTimeLatency>
<PipelineII>32</PipelineII>
<PipelineDepth>34</PipelineDepth>
</C_drain_IO_L1_out_13_x0_loop_4_C_drain_IO_L1_out_13_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>2366</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1716</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_13_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_13_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_13_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_13_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_13_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_13_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_13_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_11_x0133_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_11_x0133</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_11_x0133_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_11_x0133</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_11_x0133_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_11_x0133</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_10_x0132_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_10_x0132</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_10_x0132_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_10_x0132</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_10_x0132_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_10_x0132</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_10_1_x0106_dout</name>
<Object>fifo_C_drain_PE_10_1_x0106</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_10_1_x0106_empty_n</name>
<Object>fifo_C_drain_PE_10_1_x0106</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_10_1_x0106_read</name>
<Object>fifo_C_drain_PE_10_1_x0106</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_14_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.214</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>5126</Best-caseLatency>
<Average-caseLatency>5126</Average-caseLatency>
<Worst-caseLatency>5126</Worst-caseLatency>
<Best-caseRealTimeLatency>17.085 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>17.085 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>17.085 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>5126</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_14_x0_loop_1_C_drain_IO_L1_out_14_x0_loop_2>
<Name>C_drain_IO_L1_out_14_x0_loop_1_C_drain_IO_L1_out_14_x0_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>3073</Latency>
<AbsoluteTimeLatency>10.242 us</AbsoluteTimeLatency>
<PipelineII>3</PipelineII>
<PipelineDepth>5</PipelineDepth>
</C_drain_IO_L1_out_14_x0_loop_1_C_drain_IO_L1_out_14_x0_loop_2>
<C_drain_IO_L1_out_14_x0_loop_4_C_drain_IO_L1_out_14_x0_loop_5>
<Name>C_drain_IO_L1_out_14_x0_loop_4_C_drain_IO_L1_out_14_x0_loop_5</Name>
<TripCount>64</TripCount>
<Latency>2049</Latency>
<AbsoluteTimeLatency>6.829 us</AbsoluteTimeLatency>
<PipelineII>32</PipelineII>
<PipelineDepth>34</PipelineDepth>
</C_drain_IO_L1_out_14_x0_loop_4_C_drain_IO_L1_out_14_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>2368</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1718</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_14_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_14_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_14_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_14_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_14_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_14_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_14_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_10_x0132_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_10_x0132</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_10_x0132_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_10_x0132</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_10_x0132_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_10_x0132</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_9_x0131_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_9_x0131</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_9_x0131_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_9_x0131</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_9_x0131_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_9_x0131</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_9_1_x0105_dout</name>
<Object>fifo_C_drain_PE_9_1_x0105</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_9_1_x0105_empty_n</name>
<Object>fifo_C_drain_PE_9_1_x0105</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_9_1_x0105_read</name>
<Object>fifo_C_drain_PE_9_1_x0105</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_15_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.214</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>5638</Best-caseLatency>
<Average-caseLatency>5638</Average-caseLatency>
<Worst-caseLatency>5638</Worst-caseLatency>
<Best-caseRealTimeLatency>18.791 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>18.791 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>18.791 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>5638</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_15_x0_loop_1_C_drain_IO_L1_out_15_x0_loop_2>
<Name>C_drain_IO_L1_out_15_x0_loop_1_C_drain_IO_L1_out_15_x0_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>3073</Latency>
<AbsoluteTimeLatency>10.242 us</AbsoluteTimeLatency>
<PipelineII>3</PipelineII>
<PipelineDepth>5</PipelineDepth>
</C_drain_IO_L1_out_15_x0_loop_1_C_drain_IO_L1_out_15_x0_loop_2>
<C_drain_IO_L1_out_15_x0_loop_4_C_drain_IO_L1_out_15_x0_loop_5>
<Name>C_drain_IO_L1_out_15_x0_loop_4_C_drain_IO_L1_out_15_x0_loop_5</Name>
<TripCount>80</TripCount>
<Latency>2561</Latency>
<AbsoluteTimeLatency>8.536 us</AbsoluteTimeLatency>
<PipelineII>32</PipelineII>
<PipelineDepth>34</PipelineDepth>
</C_drain_IO_L1_out_15_x0_loop_4_C_drain_IO_L1_out_15_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>2368</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1717</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_15_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_15_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_15_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_15_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_15_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_15_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_15_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_9_x0131_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_9_x0131</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_9_x0131_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_9_x0131</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_9_x0131_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_9_x0131</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_8_x0130_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_8_x0130</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_8_x0130_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_8_x0130</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_8_x0130_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_8_x0130</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_8_1_x0104_dout</name>
<Object>fifo_C_drain_PE_8_1_x0104</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_8_1_x0104_empty_n</name>
<Object>fifo_C_drain_PE_8_1_x0104</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_8_1_x0104_read</name>
<Object>fifo_C_drain_PE_8_1_x0104</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_16_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.214</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>6150</Best-caseLatency>
<Average-caseLatency>6150</Average-caseLatency>
<Worst-caseLatency>6150</Worst-caseLatency>
<Best-caseRealTimeLatency>20.498 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>20.498 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>20.498 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>6150</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_16_x0_loop_1_C_drain_IO_L1_out_16_x0_loop_2>
<Name>C_drain_IO_L1_out_16_x0_loop_1_C_drain_IO_L1_out_16_x0_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>3073</Latency>
<AbsoluteTimeLatency>10.242 us</AbsoluteTimeLatency>
<PipelineII>3</PipelineII>
<PipelineDepth>5</PipelineDepth>
</C_drain_IO_L1_out_16_x0_loop_1_C_drain_IO_L1_out_16_x0_loop_2>
<C_drain_IO_L1_out_16_x0_loop_4_C_drain_IO_L1_out_16_x0_loop_5>
<Name>C_drain_IO_L1_out_16_x0_loop_4_C_drain_IO_L1_out_16_x0_loop_5</Name>
<TripCount>96</TripCount>
<Latency>3073</Latency>
<AbsoluteTimeLatency>10.242 us</AbsoluteTimeLatency>
<PipelineII>32</PipelineII>
<PipelineDepth>34</PipelineDepth>
</C_drain_IO_L1_out_16_x0_loop_4_C_drain_IO_L1_out_16_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>2368</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1717</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_16_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_16_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_16_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_16_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_16_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_16_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_16_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_8_x0130_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_8_x0130</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_8_x0130_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_8_x0130</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_8_x0130_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_8_x0130</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_7_x0129_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_7_x0129</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_7_x0129_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_7_x0129</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_7_x0129_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_7_x0129</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_1_x0103_dout</name>
<Object>fifo_C_drain_PE_7_1_x0103</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_1_x0103_empty_n</name>
<Object>fifo_C_drain_PE_7_1_x0103</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_1_x0103_read</name>
<Object>fifo_C_drain_PE_7_1_x0103</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_17_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.214</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>6662</Best-caseLatency>
<Average-caseLatency>6662</Average-caseLatency>
<Worst-caseLatency>6662</Worst-caseLatency>
<Best-caseRealTimeLatency>22.204 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>22.204 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>22.204 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>6662</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_17_x0_loop_1_C_drain_IO_L1_out_17_x0_loop_2>
<Name>C_drain_IO_L1_out_17_x0_loop_1_C_drain_IO_L1_out_17_x0_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>3073</Latency>
<AbsoluteTimeLatency>10.242 us</AbsoluteTimeLatency>
<PipelineII>3</PipelineII>
<PipelineDepth>5</PipelineDepth>
</C_drain_IO_L1_out_17_x0_loop_1_C_drain_IO_L1_out_17_x0_loop_2>
<C_drain_IO_L1_out_17_x0_loop_4_C_drain_IO_L1_out_17_x0_loop_5>
<Name>C_drain_IO_L1_out_17_x0_loop_4_C_drain_IO_L1_out_17_x0_loop_5</Name>
<TripCount>112</TripCount>
<Latency>3585</Latency>
<AbsoluteTimeLatency>11.949 us</AbsoluteTimeLatency>
<PipelineII>32</PipelineII>
<PipelineDepth>34</PipelineDepth>
</C_drain_IO_L1_out_17_x0_loop_4_C_drain_IO_L1_out_17_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>2368</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1717</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_17_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_17_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_17_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_17_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_17_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_17_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_17_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_7_x0129_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_7_x0129</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_7_x0129_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_7_x0129</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_7_x0129_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_7_x0129</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_6_x0128_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_6_x0128</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_6_x0128_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_6_x0128</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_6_x0128_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_6_x0128</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_1_x0102_dout</name>
<Object>fifo_C_drain_PE_6_1_x0102</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_1_x0102_empty_n</name>
<Object>fifo_C_drain_PE_6_1_x0102</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_1_x0102_read</name>
<Object>fifo_C_drain_PE_6_1_x0102</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_18_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.214</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>7174</Best-caseLatency>
<Average-caseLatency>7174</Average-caseLatency>
<Worst-caseLatency>7174</Worst-caseLatency>
<Best-caseRealTimeLatency>23.911 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>23.911 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>23.911 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>7174</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_18_x0_loop_1_C_drain_IO_L1_out_18_x0_loop_2>
<Name>C_drain_IO_L1_out_18_x0_loop_1_C_drain_IO_L1_out_18_x0_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>3073</Latency>
<AbsoluteTimeLatency>10.242 us</AbsoluteTimeLatency>
<PipelineII>3</PipelineII>
<PipelineDepth>5</PipelineDepth>
</C_drain_IO_L1_out_18_x0_loop_1_C_drain_IO_L1_out_18_x0_loop_2>
<C_drain_IO_L1_out_18_x0_loop_4_C_drain_IO_L1_out_18_x0_loop_5>
<Name>C_drain_IO_L1_out_18_x0_loop_4_C_drain_IO_L1_out_18_x0_loop_5</Name>
<TripCount>128</TripCount>
<Latency>4097</Latency>
<AbsoluteTimeLatency>13.655 us</AbsoluteTimeLatency>
<PipelineII>32</PipelineII>
<PipelineDepth>34</PipelineDepth>
</C_drain_IO_L1_out_18_x0_loop_4_C_drain_IO_L1_out_18_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>2370</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1719</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_18_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_18_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_18_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_18_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_18_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_18_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_18_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_6_x0128_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_6_x0128</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_6_x0128_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_6_x0128</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_6_x0128_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_6_x0128</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_5_x0127_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_5_x0127</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_5_x0127_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_5_x0127</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_5_x0127_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_5_x0127</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_1_x0101_dout</name>
<Object>fifo_C_drain_PE_5_1_x0101</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_1_x0101_empty_n</name>
<Object>fifo_C_drain_PE_5_1_x0101</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_1_x0101_read</name>
<Object>fifo_C_drain_PE_5_1_x0101</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_19_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.214</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>7686</Best-caseLatency>
<Average-caseLatency>7686</Average-caseLatency>
<Worst-caseLatency>7686</Worst-caseLatency>
<Best-caseRealTimeLatency>25.617 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>25.617 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>25.617 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>7686</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_19_x0_loop_1_C_drain_IO_L1_out_19_x0_loop_2>
<Name>C_drain_IO_L1_out_19_x0_loop_1_C_drain_IO_L1_out_19_x0_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>3073</Latency>
<AbsoluteTimeLatency>10.242 us</AbsoluteTimeLatency>
<PipelineII>3</PipelineII>
<PipelineDepth>5</PipelineDepth>
</C_drain_IO_L1_out_19_x0_loop_1_C_drain_IO_L1_out_19_x0_loop_2>
<C_drain_IO_L1_out_19_x0_loop_4_C_drain_IO_L1_out_19_x0_loop_5>
<Name>C_drain_IO_L1_out_19_x0_loop_4_C_drain_IO_L1_out_19_x0_loop_5</Name>
<TripCount>144</TripCount>
<Latency>4609</Latency>
<AbsoluteTimeLatency>15.362 us</AbsoluteTimeLatency>
<PipelineII>32</PipelineII>
<PipelineDepth>34</PipelineDepth>
</C_drain_IO_L1_out_19_x0_loop_4_C_drain_IO_L1_out_19_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>2370</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1719</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_19_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_19_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_19_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_19_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_19_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_19_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_19_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_5_x0127_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_5_x0127</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_5_x0127_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_5_x0127</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_5_x0127_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_5_x0127</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_4_x0126_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_4_x0126</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_4_x0126_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_4_x0126</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_4_x0126_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_4_x0126</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_1_x0100_dout</name>
<Object>fifo_C_drain_PE_4_1_x0100</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_1_x0100_empty_n</name>
<Object>fifo_C_drain_PE_4_1_x0100</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_1_x0100_read</name>
<Object>fifo_C_drain_PE_4_1_x0100</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_20_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.214</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>8198</Best-caseLatency>
<Average-caseLatency>8198</Average-caseLatency>
<Worst-caseLatency>8198</Worst-caseLatency>
<Best-caseRealTimeLatency>27.324 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>27.324 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>27.324 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>8198</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_20_x0_loop_1_C_drain_IO_L1_out_20_x0_loop_2>
<Name>C_drain_IO_L1_out_20_x0_loop_1_C_drain_IO_L1_out_20_x0_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>3073</Latency>
<AbsoluteTimeLatency>10.242 us</AbsoluteTimeLatency>
<PipelineII>3</PipelineII>
<PipelineDepth>5</PipelineDepth>
</C_drain_IO_L1_out_20_x0_loop_1_C_drain_IO_L1_out_20_x0_loop_2>
<C_drain_IO_L1_out_20_x0_loop_4_C_drain_IO_L1_out_20_x0_loop_5>
<Name>C_drain_IO_L1_out_20_x0_loop_4_C_drain_IO_L1_out_20_x0_loop_5</Name>
<TripCount>160</TripCount>
<Latency>5121</Latency>
<AbsoluteTimeLatency>17.068 us</AbsoluteTimeLatency>
<PipelineII>32</PipelineII>
<PipelineDepth>34</PipelineDepth>
</C_drain_IO_L1_out_20_x0_loop_4_C_drain_IO_L1_out_20_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>2370</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1719</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_20_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_20_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_20_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_20_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_20_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_20_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_20_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_4_x0126_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_4_x0126</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_4_x0126_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_4_x0126</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_4_x0126_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_4_x0126</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_3_x0125_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_3_x0125</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_3_x0125_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_3_x0125</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_3_x0125_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_3_x0125</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_1_x099_dout</name>
<Object>fifo_C_drain_PE_3_1_x099</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_1_x099_empty_n</name>
<Object>fifo_C_drain_PE_3_1_x099</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_1_x099_read</name>
<Object>fifo_C_drain_PE_3_1_x099</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_21_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.214</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>8710</Best-caseLatency>
<Average-caseLatency>8710</Average-caseLatency>
<Worst-caseLatency>8710</Worst-caseLatency>
<Best-caseRealTimeLatency>29.030 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>29.030 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>29.030 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>8710</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_21_x0_loop_1_C_drain_IO_L1_out_21_x0_loop_2>
<Name>C_drain_IO_L1_out_21_x0_loop_1_C_drain_IO_L1_out_21_x0_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>3073</Latency>
<AbsoluteTimeLatency>10.242 us</AbsoluteTimeLatency>
<PipelineII>3</PipelineII>
<PipelineDepth>5</PipelineDepth>
</C_drain_IO_L1_out_21_x0_loop_1_C_drain_IO_L1_out_21_x0_loop_2>
<C_drain_IO_L1_out_21_x0_loop_4_C_drain_IO_L1_out_21_x0_loop_5>
<Name>C_drain_IO_L1_out_21_x0_loop_4_C_drain_IO_L1_out_21_x0_loop_5</Name>
<TripCount>176</TripCount>
<Latency>5633</Latency>
<AbsoluteTimeLatency>18.775 us</AbsoluteTimeLatency>
<PipelineII>32</PipelineII>
<PipelineDepth>34</PipelineDepth>
</C_drain_IO_L1_out_21_x0_loop_4_C_drain_IO_L1_out_21_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>2370</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1719</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_21_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_21_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_21_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_21_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_21_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_21_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_21_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_3_x0125_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_3_x0125</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_3_x0125_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_3_x0125</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_3_x0125_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_3_x0125</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_2_x0124_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_2_x0124</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_2_x0124_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_2_x0124</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_2_x0124_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_2_x0124</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_1_x098_dout</name>
<Object>fifo_C_drain_PE_2_1_x098</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_1_x098_empty_n</name>
<Object>fifo_C_drain_PE_2_1_x098</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_1_x098_read</name>
<Object>fifo_C_drain_PE_2_1_x098</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_22_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.214</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>9222</Best-caseLatency>
<Average-caseLatency>9222</Average-caseLatency>
<Worst-caseLatency>9222</Worst-caseLatency>
<Best-caseRealTimeLatency>30.737 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>30.737 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>30.737 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>9222</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_22_x0_loop_1_C_drain_IO_L1_out_22_x0_loop_2>
<Name>C_drain_IO_L1_out_22_x0_loop_1_C_drain_IO_L1_out_22_x0_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>3073</Latency>
<AbsoluteTimeLatency>10.242 us</AbsoluteTimeLatency>
<PipelineII>3</PipelineII>
<PipelineDepth>5</PipelineDepth>
</C_drain_IO_L1_out_22_x0_loop_1_C_drain_IO_L1_out_22_x0_loop_2>
<C_drain_IO_L1_out_22_x0_loop_4_C_drain_IO_L1_out_22_x0_loop_5>
<Name>C_drain_IO_L1_out_22_x0_loop_4_C_drain_IO_L1_out_22_x0_loop_5</Name>
<TripCount>192</TripCount>
<Latency>6145</Latency>
<AbsoluteTimeLatency>20.481 us</AbsoluteTimeLatency>
<PipelineII>32</PipelineII>
<PipelineDepth>34</PipelineDepth>
</C_drain_IO_L1_out_22_x0_loop_4_C_drain_IO_L1_out_22_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>2370</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1719</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_22_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_22_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_22_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_22_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_22_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_22_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_22_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_2_x0124_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_2_x0124</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_2_x0124_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_2_x0124</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_2_x0124_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_2_x0124</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_1_x0123_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_1_x0123</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_1_x0123_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_1_x0123</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_1_x0123_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_1_x0123</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_1_x097_dout</name>
<Object>fifo_C_drain_PE_1_1_x097</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_1_x097_empty_n</name>
<Object>fifo_C_drain_PE_1_1_x097</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_1_x097_read</name>
<Object>fifo_C_drain_PE_1_1_x097</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_23_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.214</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>9734</Best-caseLatency>
<Average-caseLatency>9734</Average-caseLatency>
<Worst-caseLatency>9734</Worst-caseLatency>
<Best-caseRealTimeLatency>32.443 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>32.443 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>32.443 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>9734</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_23_x0_loop_1_C_drain_IO_L1_out_23_x0_loop_2>
<Name>C_drain_IO_L1_out_23_x0_loop_1_C_drain_IO_L1_out_23_x0_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>3073</Latency>
<AbsoluteTimeLatency>10.242 us</AbsoluteTimeLatency>
<PipelineII>3</PipelineII>
<PipelineDepth>5</PipelineDepth>
</C_drain_IO_L1_out_23_x0_loop_1_C_drain_IO_L1_out_23_x0_loop_2>
<C_drain_IO_L1_out_23_x0_loop_4_C_drain_IO_L1_out_23_x0_loop_5>
<Name>C_drain_IO_L1_out_23_x0_loop_4_C_drain_IO_L1_out_23_x0_loop_5</Name>
<TripCount>208</TripCount>
<Latency>6657</Latency>
<AbsoluteTimeLatency>22.188 us</AbsoluteTimeLatency>
<PipelineII>32</PipelineII>
<PipelineDepth>34</PipelineDepth>
</C_drain_IO_L1_out_23_x0_loop_4_C_drain_IO_L1_out_23_x0_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>2370</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1719</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_23_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_23_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_23_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_23_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_23_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_23_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_23_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_1_x0123_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_1_x0123</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_1_x0123_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_1_x0123</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_1_x0123_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_1_x0123</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_0_x0122_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_0_x0122</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_0_x0122_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_0_x0122</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_0_x0122_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_0_x0122</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_1_x096_dout</name>
<Object>fifo_C_drain_PE_0_1_x096</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_1_x096_empty_n</name>
<Object>fifo_C_drain_PE_0_1_x096</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_1_x096_read</name>
<Object>fifo_C_drain_PE_0_1_x096</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L2_out_boundary_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>6658</Best-caseLatency>
<Average-caseLatency>6658</Average-caseLatency>
<Worst-caseLatency>6658</Worst-caseLatency>
<Best-caseRealTimeLatency>22.191 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>22.191 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>22.191 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>6658</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L2_out_boundary_x0_loop_2_C_drain_IO_L2_out_boundary_x0_loop_3_C_drain_IO_L2_out_boundary_x0_loop_4>
<Name>C_drain_IO_L2_out_boundary_x0_loop_2_C_drain_IO_L2_out_boundary_x0_loop_3_C_drain_IO_L2_out_boundary_x0_loop_4</Name>
<TripCount>6656</TripCount>
<Latency>6656</Latency>
<AbsoluteTimeLatency>22.184 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L2_out_boundary_x0_loop_2_C_drain_IO_L2_out_boundary_x0_loop_3_C_drain_IO_L2_out_boundary_x0_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>20</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>112</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L2_out_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L2_out_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L2_out_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L2_out_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L2_out_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L2_out_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L2_out_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_1_x0136_din</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_1_x0136</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_1_x0136_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_1_x0136</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_1_x0136_write</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_1_x0136</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_0_x0122_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_0_x0122</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_0_x0122_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_0_x0122</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_0_x0122_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_0_x0122</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L2_out_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.217</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>13315</Best-caseLatency>
<Average-caseLatency>13315</Average-caseLatency>
<Worst-caseLatency>13315</Worst-caseLatency>
<Best-caseRealTimeLatency>44.379 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>44.379 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>44.379 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>13315</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L2_out_x0_loop_1_C_drain_IO_L2_out_x0_loop_3_C_drain_IO_L2_out_x0_loop_4>
<Name>C_drain_IO_L2_out_x0_loop_1_C_drain_IO_L2_out_x0_loop_3_C_drain_IO_L2_out_x0_loop_4</Name>
<TripCount>13312</TripCount>
<Latency>13313</Latency>
<AbsoluteTimeLatency>44.372 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L2_out_x0_loop_1_C_drain_IO_L2_out_x0_loop_3_C_drain_IO_L2_out_x0_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>168</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>242</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L2_out_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L2_out_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L2_out_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L2_out_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L2_out_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L2_out_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L2_out_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_1_x0136_dout</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_1_x0136</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_1_x0136_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_1_x0136</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_1_x0136_read</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_1_x0136</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_0_x0135_din</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_0_x0135</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_0_x0135_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_0_x0135</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_0_x0135_write</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_0_x0135</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_0_x0109_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_0_x0109</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_0_x0109_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_0_x0109</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_0_x0109_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_0_x0109</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L3_out_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.645</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>16393</Best-caseLatency>
<Average-caseLatency>16393</Average-caseLatency>
<Worst-caseLatency>16393</Worst-caseLatency>
<Best-caseRealTimeLatency>54.638 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>54.638 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>54.638 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>16393</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L3_out_x0_loop_1>
<Name>C_drain_IO_L3_out_x0_loop_1</Name>
<TripCount>2048</TripCount>
<Latency>16391</Latency>
<AbsoluteTimeLatency>54.631 us</AbsoluteTimeLatency>
<PipelineII>8</PipelineII>
<PipelineDepth>10</PipelineDepth>
</C_drain_IO_L3_out_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>563</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>152</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L3_out_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L3_out_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L3_out_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L3_out_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L3_out_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L3_out_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L3_out_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_0_x0135_dout</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_0_x0135</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_0_x0135_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_0_x0135</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_0_x0135_read</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_0_x0135</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_address0</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_ce0</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_we0</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_d0</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>kernel3_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>72353</Best-caseLatency>
<Average-caseLatency>72353</Average-caseLatency>
<Worst-caseLatency>72353</Worst-caseLatency>
<Best-caseRealTimeLatency>0.241 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.241 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.241 ms</Worst-caseRealTimeLatency>
<DataflowPipelineThroughput>67649</DataflowPipelineThroughput>
<PipelineInitiationInterval>67649</PipelineInitiationInterval>
<PipelineType>dataflow</PipelineType>
</SummaryOfOverallLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>262</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>4</UTIL_BRAM>
<DSP>520</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>4</UTIL_DSP>
<FF>233838</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>6</UTIL_FF>
<LUT>139722</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>8</UTIL_LUT>
<URAM>2</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>~0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>m_axi_gmem_A_AWVALID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWREADY</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWADDR</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWLEN</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWSIZE</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWBURST</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWLOCK</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWCACHE</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWPROT</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWQOS</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWREGION</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWUSER</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WVALID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WREADY</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WDATA</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WSTRB</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WLAST</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WUSER</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARVALID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARREADY</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARADDR</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARLEN</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARSIZE</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARBURST</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARLOCK</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARCACHE</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARPROT</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARQOS</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARREGION</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARUSER</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RVALID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RREADY</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RDATA</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RLAST</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RUSER</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RRESP</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_BVALID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_BREADY</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_BRESP</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_BID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_BUSER</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWVALID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWREADY</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWADDR</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWLEN</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWSIZE</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWBURST</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWLOCK</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWCACHE</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWPROT</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWQOS</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWREGION</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWUSER</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WVALID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WREADY</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WDATA</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WSTRB</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WLAST</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WUSER</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARVALID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARREADY</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARADDR</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARLEN</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARSIZE</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARBURST</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARLOCK</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARCACHE</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARPROT</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARQOS</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARREGION</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARUSER</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RVALID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RREADY</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RDATA</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RLAST</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RUSER</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RRESP</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_BVALID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_BREADY</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_BRESP</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_BID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_BUSER</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>A</name>
<Object>A</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_ap_vld</name>
<Object>A</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>B</name>
<Object>B</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_ap_vld</name>
<Object>B</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_address0</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_ce0</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_d0</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_q0</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_we0</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_address1</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_ce1</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_d1</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_q1</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_we1</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_clk</name>
<Object>kernel3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>kernel3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>kernel3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>kernel3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>kernel3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>kernel3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>kernel3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>nondf_kernel_cov_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.390</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>2159119</Best-caseLatency>
<Average-caseLatency>2159119</Average-caseLatency>
<Worst-caseLatency>2159119</Worst-caseLatency>
<Best-caseRealTimeLatency>7.196 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>7.196 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>7.196 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>2159119</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<nondf_kernel_cov_x0_loop_1>
<Name>nondf_kernel_cov_x0_loop_1</Name>
<TripCount>64</TripCount>
<Latency>12416</Latency>
<AbsoluteTimeLatency>41.383 us</AbsoluteTimeLatency>
<IterationLatency>194</IterationLatency>
<PipelineDepth>194</PipelineDepth>
<nondf_kernel_cov_x0_loop_2>
<Name>nondf_kernel_cov_x0_loop_2</Name>
<TripCount>64</TripCount>
<Latency>192</Latency>
<AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</nondf_kernel_cov_x0_loop_2>
</nondf_kernel_cov_x0_loop_1>
<nondf_kernel_cov_x0_loop_3>
<Name>nondf_kernel_cov_x0_loop_3</Name>
<TripCount>64</TripCount>
<Latency>16512</Latency>
<AbsoluteTimeLatency>55.034 us</AbsoluteTimeLatency>
<IterationLatency>258</IterationLatency>
<PipelineDepth>258</PipelineDepth>
<nondf_kernel_cov_x0_loop_4>
<Name>nondf_kernel_cov_x0_loop_4</Name>
<TripCount>64</TripCount>
<Latency>256</Latency>
<AbsoluteTimeLatency>0.853 us</AbsoluteTimeLatency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</nondf_kernel_cov_x0_loop_4>
</nondf_kernel_cov_x0_loop_3>
<nondf_kernel_cov_x0_loop_5>
<Name>nondf_kernel_cov_x0_loop_5</Name>
<TripCount>64</TripCount>
<Latency>20608</Latency>
<AbsoluteTimeLatency>68.686 us</AbsoluteTimeLatency>
<IterationLatency>322</IterationLatency>
<PipelineDepth>322</PipelineDepth>
<nondf_kernel_cov_x0_loop_6>
<Name>nondf_kernel_cov_x0_loop_6</Name>
<TripCount>64</TripCount>
<Latency>320</Latency>
<AbsoluteTimeLatency>1.067 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
</nondf_kernel_cov_x0_loop_6>
</nondf_kernel_cov_x0_loop_5>
<nondf_kernel_cov_x0_loop_7_nondf_kernel_cov_x0_loop_8_nondf_kernel_cov_x0_loop_9>
<Name>nondf_kernel_cov_x0_loop_7_nondf_kernel_cov_x0_loop_8_nondf_kernel_cov_x0_loop_9</Name>
<TripCount>262144</TripCount>
<Latency>2097161</Latency>
<AbsoluteTimeLatency>6.990 ms</AbsoluteTimeLatency>
<PipelineII>8</PipelineII>
<PipelineDepth>18</PipelineDepth>
</nondf_kernel_cov_x0_loop_7_nondf_kernel_cov_x0_loop_8_nondf_kernel_cov_x0_loop_9>
<nondf_kernel_cov_x0_loop_10>
<Name>nondf_kernel_cov_x0_loop_10</Name>
<TripCount>64</TripCount>
<Latency>12416</Latency>
<AbsoluteTimeLatency>41.383 us</AbsoluteTimeLatency>
<IterationLatency>194</IterationLatency>
<PipelineDepth>194</PipelineDepth>
<nondf_kernel_cov_x0_loop_11>
<Name>nondf_kernel_cov_x0_loop_11</Name>
<TripCount>64</TripCount>
<Latency>192</Latency>
<AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</nondf_kernel_cov_x0_loop_11>
</nondf_kernel_cov_x0_loop_10>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>8</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>7841</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1817</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>nondf_kernel_cov_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>nondf_kernel_cov_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>nondf_kernel_cov_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>nondf_kernel_cov_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>nondf_kernel_cov_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>nondf_kernel_cov_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_159_p_din0</name>
<Object>nondf_kernel_cov_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_159_p_din1</name>
<Object>nondf_kernel_cov_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_159_p_dout0</name>
<Object>nondf_kernel_cov_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_159_p_ce</name>
<Object>nondf_kernel_cov_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_163_p_din0</name>
<Object>nondf_kernel_cov_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_163_p_din1</name>
<Object>nondf_kernel_cov_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>514</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_163_p_dout0</name>
<Object>nondf_kernel_cov_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1025</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_163_p_ce</name>
<Object>nondf_kernel_cov_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>xout_address0</name>
<Object>xout</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>xout_ce0</name>
<Object>xout</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>xout_q0</name>
<Object>xout</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>xin_address0</name>
<Object>xin</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>xin_ce0</name>
<Object>xin</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>xin_we0</name>
<Object>xin</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>xin_d0</name>
<Object>xin</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>503</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L3_in_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.645</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>4099</Best-caseLatency>
<Average-caseLatency>4099</Average-caseLatency>
<Worst-caseLatency>4099</Worst-caseLatency>
<Best-caseRealTimeLatency>13.662 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>13.662 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.662 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>4099</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L3_in_x1_loop_1>
<Name>A_IO_L3_in_x1_loop_1</Name>
<TripCount>2048</TripCount>
<Latency>4097</Latency>
<AbsoluteTimeLatency>13.655 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>4</PipelineDepth>
</A_IO_L3_in_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>536</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>132</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L3_in_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L3_in_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L3_in_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L3_in_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L3_in_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L3_in_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L3_in_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_0_x11_din</name>
<Object>fifo_A_A_IO_L2_in_0_x11</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_0_x11_full_n</name>
<Object>fifo_A_A_IO_L2_in_0_x11</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_0_x11_write</name>
<Object>fifo_A_A_IO_L2_in_0_x11</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_address0</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_ce0</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_q0</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>503</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L2_in_0_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>39431</Best-caseLatency>
<Average-caseLatency>39431</Average-caseLatency>
<Worst-caseLatency>39431</Worst-caseLatency>
<Best-caseRealTimeLatency>0.131 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.131 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.131 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>39431</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_0_x1_loop_1_A_IO_L2_in_0_x1_loop_2_A_IO_L2_in_0_x1_loop_3>
<Name>A_IO_L2_in_0_x1_loop_1_A_IO_L2_in_0_x1_loop_2_A_IO_L2_in_0_x1_loop_3</Name>
<TripCount>6656</TripCount>
<Latency>6657</Latency>
<AbsoluteTimeLatency>22.188 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</A_IO_L2_in_0_x1_loop_1_A_IO_L2_in_0_x1_loop_2_A_IO_L2_in_0_x1_loop_3>
<A_IO_L2_in_0_x1_loop_4_A_IO_L2_in_0_x1_loop_5_A_IO_L2_in_0_x1_loop_6>
<Name>A_IO_L2_in_0_x1_loop_4_A_IO_L2_in_0_x1_loop_5_A_IO_L2_in_0_x1_loop_6</Name>
<TripCount>32768</TripCount>
<Latency>32770</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>4</PipelineDepth>
</A_IO_L2_in_0_x1_loop_4_A_IO_L2_in_0_x1_loop_5_A_IO_L2_in_0_x1_loop_6>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>699</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>579</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>4</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>~0</UTIL_URAM>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_0_x11_dout</name>
<Object>fifo_A_A_IO_L2_in_0_x11</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_0_x11_empty_n</name>
<Object>fifo_A_A_IO_L2_in_0_x11</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_0_x11_read</name>
<Object>fifo_A_A_IO_L2_in_0_x11</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_1_x12_din</name>
<Object>fifo_A_A_IO_L2_in_1_x12</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_1_x12_full_n</name>
<Object>fifo_A_A_IO_L2_in_1_x12</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_1_x12_write</name>
<Object>fifo_A_A_IO_L2_in_1_x12</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_0_x116_din</name>
<Object>fifo_A_PE_0_0_x116</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_0_x116_full_n</name>
<Object>fifo_A_PE_0_0_x116</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_0_x116_write</name>
<Object>fifo_A_PE_0_0_x116</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L2_in_1_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>38919</Best-caseLatency>
<Average-caseLatency>38919</Average-caseLatency>
<Worst-caseLatency>38919</Worst-caseLatency>
<Best-caseRealTimeLatency>0.130 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.130 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.130 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>38919</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_1_x1_loop_1_A_IO_L2_in_1_x1_loop_2_A_IO_L2_in_1_x1_loop_3>
<Name>A_IO_L2_in_1_x1_loop_1_A_IO_L2_in_1_x1_loop_2_A_IO_L2_in_1_x1_loop_3</Name>
<TripCount>6144</TripCount>
<Latency>6145</Latency>
<AbsoluteTimeLatency>20.481 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</A_IO_L2_in_1_x1_loop_1_A_IO_L2_in_1_x1_loop_2_A_IO_L2_in_1_x1_loop_3>
<A_IO_L2_in_1_x1_loop_4_A_IO_L2_in_1_x1_loop_5_A_IO_L2_in_1_x1_loop_6>
<Name>A_IO_L2_in_1_x1_loop_4_A_IO_L2_in_1_x1_loop_5_A_IO_L2_in_1_x1_loop_6</Name>
<TripCount>32768</TripCount>
<Latency>32770</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>4</PipelineDepth>
</A_IO_L2_in_1_x1_loop_4_A_IO_L2_in_1_x1_loop_5_A_IO_L2_in_1_x1_loop_6>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>699</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>579</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>4</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>~0</UTIL_URAM>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_1_x12_dout</name>
<Object>fifo_A_A_IO_L2_in_1_x12</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_1_x12_empty_n</name>
<Object>fifo_A_A_IO_L2_in_1_x12</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_1_x12_read</name>
<Object>fifo_A_A_IO_L2_in_1_x12</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_2_x13_din</name>
<Object>fifo_A_A_IO_L2_in_2_x13</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_2_x13_full_n</name>
<Object>fifo_A_A_IO_L2_in_2_x13</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_2_x13_write</name>
<Object>fifo_A_A_IO_L2_in_2_x13</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_0_x119_din</name>
<Object>fifo_A_PE_1_0_x119</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_0_x119_full_n</name>
<Object>fifo_A_PE_1_0_x119</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_0_x119_write</name>
<Object>fifo_A_PE_1_0_x119</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L2_in_2_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>38407</Best-caseLatency>
<Average-caseLatency>38407</Average-caseLatency>
<Worst-caseLatency>38407</Worst-caseLatency>
<Best-caseRealTimeLatency>0.128 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.128 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.128 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>38407</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_2_x1_loop_1_A_IO_L2_in_2_x1_loop_2_A_IO_L2_in_2_x1_loop_3>
<Name>A_IO_L2_in_2_x1_loop_1_A_IO_L2_in_2_x1_loop_2_A_IO_L2_in_2_x1_loop_3</Name>
<TripCount>5632</TripCount>
<Latency>5633</Latency>
<AbsoluteTimeLatency>18.775 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</A_IO_L2_in_2_x1_loop_1_A_IO_L2_in_2_x1_loop_2_A_IO_L2_in_2_x1_loop_3>
<A_IO_L2_in_2_x1_loop_4_A_IO_L2_in_2_x1_loop_5_A_IO_L2_in_2_x1_loop_6>
<Name>A_IO_L2_in_2_x1_loop_4_A_IO_L2_in_2_x1_loop_5_A_IO_L2_in_2_x1_loop_6</Name>
<TripCount>32768</TripCount>
<Latency>32770</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>4</PipelineDepth>
</A_IO_L2_in_2_x1_loop_4_A_IO_L2_in_2_x1_loop_5_A_IO_L2_in_2_x1_loop_6>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>699</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>579</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>4</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>~0</UTIL_URAM>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_2_x13_dout</name>
<Object>fifo_A_A_IO_L2_in_2_x13</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_2_x13_empty_n</name>
<Object>fifo_A_A_IO_L2_in_2_x13</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_2_x13_read</name>
<Object>fifo_A_A_IO_L2_in_2_x13</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_3_x14_din</name>
<Object>fifo_A_A_IO_L2_in_3_x14</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_3_x14_full_n</name>
<Object>fifo_A_A_IO_L2_in_3_x14</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_3_x14_write</name>
<Object>fifo_A_A_IO_L2_in_3_x14</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_0_x122_din</name>
<Object>fifo_A_PE_2_0_x122</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_0_x122_full_n</name>
<Object>fifo_A_PE_2_0_x122</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_0_x122_write</name>
<Object>fifo_A_PE_2_0_x122</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L2_in_3_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>37895</Best-caseLatency>
<Average-caseLatency>37895</Average-caseLatency>
<Worst-caseLatency>37895</Worst-caseLatency>
<Best-caseRealTimeLatency>0.126 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.126 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.126 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>37895</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_3_x1_loop_1_A_IO_L2_in_3_x1_loop_2_A_IO_L2_in_3_x1_loop_3>
<Name>A_IO_L2_in_3_x1_loop_1_A_IO_L2_in_3_x1_loop_2_A_IO_L2_in_3_x1_loop_3</Name>
<TripCount>5120</TripCount>
<Latency>5121</Latency>
<AbsoluteTimeLatency>17.068 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</A_IO_L2_in_3_x1_loop_1_A_IO_L2_in_3_x1_loop_2_A_IO_L2_in_3_x1_loop_3>
<A_IO_L2_in_3_x1_loop_4_A_IO_L2_in_3_x1_loop_5_A_IO_L2_in_3_x1_loop_6>
<Name>A_IO_L2_in_3_x1_loop_4_A_IO_L2_in_3_x1_loop_5_A_IO_L2_in_3_x1_loop_6</Name>
<TripCount>32768</TripCount>
<Latency>32770</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>4</PipelineDepth>
</A_IO_L2_in_3_x1_loop_4_A_IO_L2_in_3_x1_loop_5_A_IO_L2_in_3_x1_loop_6>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>699</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>579</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>4</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>~0</UTIL_URAM>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_3_x14_dout</name>
<Object>fifo_A_A_IO_L2_in_3_x14</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_3_x14_empty_n</name>
<Object>fifo_A_A_IO_L2_in_3_x14</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_3_x14_read</name>
<Object>fifo_A_A_IO_L2_in_3_x14</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_4_x15_din</name>
<Object>fifo_A_A_IO_L2_in_4_x15</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_4_x15_full_n</name>
<Object>fifo_A_A_IO_L2_in_4_x15</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_4_x15_write</name>
<Object>fifo_A_A_IO_L2_in_4_x15</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_0_x125_din</name>
<Object>fifo_A_PE_3_0_x125</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_0_x125_full_n</name>
<Object>fifo_A_PE_3_0_x125</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_0_x125_write</name>
<Object>fifo_A_PE_3_0_x125</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L2_in_4_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>37383</Best-caseLatency>
<Average-caseLatency>37383</Average-caseLatency>
<Worst-caseLatency>37383</Worst-caseLatency>
<Best-caseRealTimeLatency>0.125 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.125 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.125 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>37383</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_4_x1_loop_1_A_IO_L2_in_4_x1_loop_2_A_IO_L2_in_4_x1_loop_3>
<Name>A_IO_L2_in_4_x1_loop_1_A_IO_L2_in_4_x1_loop_2_A_IO_L2_in_4_x1_loop_3</Name>
<TripCount>4608</TripCount>
<Latency>4609</Latency>
<AbsoluteTimeLatency>15.362 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</A_IO_L2_in_4_x1_loop_1_A_IO_L2_in_4_x1_loop_2_A_IO_L2_in_4_x1_loop_3>
<A_IO_L2_in_4_x1_loop_4_A_IO_L2_in_4_x1_loop_5_A_IO_L2_in_4_x1_loop_6>
<Name>A_IO_L2_in_4_x1_loop_4_A_IO_L2_in_4_x1_loop_5_A_IO_L2_in_4_x1_loop_6</Name>
<TripCount>32768</TripCount>
<Latency>32770</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>4</PipelineDepth>
</A_IO_L2_in_4_x1_loop_4_A_IO_L2_in_4_x1_loop_5_A_IO_L2_in_4_x1_loop_6>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>699</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>579</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>4</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>~0</UTIL_URAM>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_4_x15_dout</name>
<Object>fifo_A_A_IO_L2_in_4_x15</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_4_x15_empty_n</name>
<Object>fifo_A_A_IO_L2_in_4_x15</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_4_x15_read</name>
<Object>fifo_A_A_IO_L2_in_4_x15</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_5_x16_din</name>
<Object>fifo_A_A_IO_L2_in_5_x16</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_5_x16_full_n</name>
<Object>fifo_A_A_IO_L2_in_5_x16</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_5_x16_write</name>
<Object>fifo_A_A_IO_L2_in_5_x16</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_0_x128_din</name>
<Object>fifo_A_PE_4_0_x128</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_0_x128_full_n</name>
<Object>fifo_A_PE_4_0_x128</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_0_x128_write</name>
<Object>fifo_A_PE_4_0_x128</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L2_in_5_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>36871</Best-caseLatency>
<Average-caseLatency>36871</Average-caseLatency>
<Worst-caseLatency>36871</Worst-caseLatency>
<Best-caseRealTimeLatency>0.123 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.123 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.123 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>36871</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_5_x1_loop_1_A_IO_L2_in_5_x1_loop_2_A_IO_L2_in_5_x1_loop_3>
<Name>A_IO_L2_in_5_x1_loop_1_A_IO_L2_in_5_x1_loop_2_A_IO_L2_in_5_x1_loop_3</Name>
<TripCount>4096</TripCount>
<Latency>4097</Latency>
<AbsoluteTimeLatency>13.655 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</A_IO_L2_in_5_x1_loop_1_A_IO_L2_in_5_x1_loop_2_A_IO_L2_in_5_x1_loop_3>
<A_IO_L2_in_5_x1_loop_4_A_IO_L2_in_5_x1_loop_5_A_IO_L2_in_5_x1_loop_6>
<Name>A_IO_L2_in_5_x1_loop_4_A_IO_L2_in_5_x1_loop_5_A_IO_L2_in_5_x1_loop_6</Name>
<TripCount>32768</TripCount>
<Latency>32770</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>4</PipelineDepth>
</A_IO_L2_in_5_x1_loop_4_A_IO_L2_in_5_x1_loop_5_A_IO_L2_in_5_x1_loop_6>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>699</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>579</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>4</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>~0</UTIL_URAM>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_5_x16_dout</name>
<Object>fifo_A_A_IO_L2_in_5_x16</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_5_x16_empty_n</name>
<Object>fifo_A_A_IO_L2_in_5_x16</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_5_x16_read</name>
<Object>fifo_A_A_IO_L2_in_5_x16</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_6_x17_din</name>
<Object>fifo_A_A_IO_L2_in_6_x17</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_6_x17_full_n</name>
<Object>fifo_A_A_IO_L2_in_6_x17</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_6_x17_write</name>
<Object>fifo_A_A_IO_L2_in_6_x17</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_0_x131_din</name>
<Object>fifo_A_PE_5_0_x131</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_0_x131_full_n</name>
<Object>fifo_A_PE_5_0_x131</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_0_x131_write</name>
<Object>fifo_A_PE_5_0_x131</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L2_in_6_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>36359</Best-caseLatency>
<Average-caseLatency>36359</Average-caseLatency>
<Worst-caseLatency>36359</Worst-caseLatency>
<Best-caseRealTimeLatency>0.121 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.121 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.121 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>36359</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_6_x1_loop_1_A_IO_L2_in_6_x1_loop_2_A_IO_L2_in_6_x1_loop_3>
<Name>A_IO_L2_in_6_x1_loop_1_A_IO_L2_in_6_x1_loop_2_A_IO_L2_in_6_x1_loop_3</Name>
<TripCount>3584</TripCount>
<Latency>3585</Latency>
<AbsoluteTimeLatency>11.949 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</A_IO_L2_in_6_x1_loop_1_A_IO_L2_in_6_x1_loop_2_A_IO_L2_in_6_x1_loop_3>
<A_IO_L2_in_6_x1_loop_4_A_IO_L2_in_6_x1_loop_5_A_IO_L2_in_6_x1_loop_6>
<Name>A_IO_L2_in_6_x1_loop_4_A_IO_L2_in_6_x1_loop_5_A_IO_L2_in_6_x1_loop_6</Name>
<TripCount>32768</TripCount>
<Latency>32770</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>4</PipelineDepth>
</A_IO_L2_in_6_x1_loop_4_A_IO_L2_in_6_x1_loop_5_A_IO_L2_in_6_x1_loop_6>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>698</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>578</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>4</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>~0</UTIL_URAM>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_6_x17_dout</name>
<Object>fifo_A_A_IO_L2_in_6_x17</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_6_x17_empty_n</name>
<Object>fifo_A_A_IO_L2_in_6_x17</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_6_x17_read</name>
<Object>fifo_A_A_IO_L2_in_6_x17</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_7_x18_din</name>
<Object>fifo_A_A_IO_L2_in_7_x18</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_7_x18_full_n</name>
<Object>fifo_A_A_IO_L2_in_7_x18</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_7_x18_write</name>
<Object>fifo_A_A_IO_L2_in_7_x18</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_0_x134_din</name>
<Object>fifo_A_PE_6_0_x134</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_0_x134_full_n</name>
<Object>fifo_A_PE_6_0_x134</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_0_x134_write</name>
<Object>fifo_A_PE_6_0_x134</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L2_in_7_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>35847</Best-caseLatency>
<Average-caseLatency>35847</Average-caseLatency>
<Worst-caseLatency>35847</Worst-caseLatency>
<Best-caseRealTimeLatency>0.119 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.119 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.119 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>35847</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_7_x1_loop_1_A_IO_L2_in_7_x1_loop_2_A_IO_L2_in_7_x1_loop_3>
<Name>A_IO_L2_in_7_x1_loop_1_A_IO_L2_in_7_x1_loop_2_A_IO_L2_in_7_x1_loop_3</Name>
<TripCount>3072</TripCount>
<Latency>3073</Latency>
<AbsoluteTimeLatency>10.242 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</A_IO_L2_in_7_x1_loop_1_A_IO_L2_in_7_x1_loop_2_A_IO_L2_in_7_x1_loop_3>
<A_IO_L2_in_7_x1_loop_4_A_IO_L2_in_7_x1_loop_5_A_IO_L2_in_7_x1_loop_6>
<Name>A_IO_L2_in_7_x1_loop_4_A_IO_L2_in_7_x1_loop_5_A_IO_L2_in_7_x1_loop_6</Name>
<TripCount>32768</TripCount>
<Latency>32770</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>4</PipelineDepth>
</A_IO_L2_in_7_x1_loop_4_A_IO_L2_in_7_x1_loop_5_A_IO_L2_in_7_x1_loop_6>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>698</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>578</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>4</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>~0</UTIL_URAM>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_7_x18_dout</name>
<Object>fifo_A_A_IO_L2_in_7_x18</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_7_x18_empty_n</name>
<Object>fifo_A_A_IO_L2_in_7_x18</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_7_x18_read</name>
<Object>fifo_A_A_IO_L2_in_7_x18</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_8_x19_din</name>
<Object>fifo_A_A_IO_L2_in_8_x19</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_8_x19_full_n</name>
<Object>fifo_A_A_IO_L2_in_8_x19</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_8_x19_write</name>
<Object>fifo_A_A_IO_L2_in_8_x19</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_0_x137_din</name>
<Object>fifo_A_PE_7_0_x137</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_0_x137_full_n</name>
<Object>fifo_A_PE_7_0_x137</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_0_x137_write</name>
<Object>fifo_A_PE_7_0_x137</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L2_in_8_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>35335</Best-caseLatency>
<Average-caseLatency>35335</Average-caseLatency>
<Worst-caseLatency>35335</Worst-caseLatency>
<Best-caseRealTimeLatency>0.118 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.118 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.118 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>35335</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_8_x1_loop_1_A_IO_L2_in_8_x1_loop_2_A_IO_L2_in_8_x1_loop_3>
<Name>A_IO_L2_in_8_x1_loop_1_A_IO_L2_in_8_x1_loop_2_A_IO_L2_in_8_x1_loop_3</Name>
<TripCount>2560</TripCount>
<Latency>2561</Latency>
<AbsoluteTimeLatency>8.536 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</A_IO_L2_in_8_x1_loop_1_A_IO_L2_in_8_x1_loop_2_A_IO_L2_in_8_x1_loop_3>
<A_IO_L2_in_8_x1_loop_4_A_IO_L2_in_8_x1_loop_5_A_IO_L2_in_8_x1_loop_6>
<Name>A_IO_L2_in_8_x1_loop_4_A_IO_L2_in_8_x1_loop_5_A_IO_L2_in_8_x1_loop_6</Name>
<TripCount>32768</TripCount>
<Latency>32770</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>4</PipelineDepth>
</A_IO_L2_in_8_x1_loop_4_A_IO_L2_in_8_x1_loop_5_A_IO_L2_in_8_x1_loop_6>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>698</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>578</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>4</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>~0</UTIL_URAM>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_8_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_8_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_8_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_8_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_8_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_8_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_8_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_8_x19_dout</name>
<Object>fifo_A_A_IO_L2_in_8_x19</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_8_x19_empty_n</name>
<Object>fifo_A_A_IO_L2_in_8_x19</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_8_x19_read</name>
<Object>fifo_A_A_IO_L2_in_8_x19</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_9_x110_din</name>
<Object>fifo_A_A_IO_L2_in_9_x110</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_9_x110_full_n</name>
<Object>fifo_A_A_IO_L2_in_9_x110</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_9_x110_write</name>
<Object>fifo_A_A_IO_L2_in_9_x110</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_8_0_x140_din</name>
<Object>fifo_A_PE_8_0_x140</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_8_0_x140_full_n</name>
<Object>fifo_A_PE_8_0_x140</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_8_0_x140_write</name>
<Object>fifo_A_PE_8_0_x140</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L2_in_9_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>34823</Best-caseLatency>
<Average-caseLatency>34823</Average-caseLatency>
<Worst-caseLatency>34823</Worst-caseLatency>
<Best-caseRealTimeLatency>0.116 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.116 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.116 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>34823</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_9_x1_loop_1_A_IO_L2_in_9_x1_loop_2_A_IO_L2_in_9_x1_loop_3>
<Name>A_IO_L2_in_9_x1_loop_1_A_IO_L2_in_9_x1_loop_2_A_IO_L2_in_9_x1_loop_3</Name>
<TripCount>2048</TripCount>
<Latency>2049</Latency>
<AbsoluteTimeLatency>6.829 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</A_IO_L2_in_9_x1_loop_1_A_IO_L2_in_9_x1_loop_2_A_IO_L2_in_9_x1_loop_3>
<A_IO_L2_in_9_x1_loop_4_A_IO_L2_in_9_x1_loop_5_A_IO_L2_in_9_x1_loop_6>
<Name>A_IO_L2_in_9_x1_loop_4_A_IO_L2_in_9_x1_loop_5_A_IO_L2_in_9_x1_loop_6</Name>
<TripCount>32768</TripCount>
<Latency>32770</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>4</PipelineDepth>
</A_IO_L2_in_9_x1_loop_4_A_IO_L2_in_9_x1_loop_5_A_IO_L2_in_9_x1_loop_6>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>698</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>578</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>4</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>~0</UTIL_URAM>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_9_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_9_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_9_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_9_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_9_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_9_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_9_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_9_x110_dout</name>
<Object>fifo_A_A_IO_L2_in_9_x110</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_9_x110_empty_n</name>
<Object>fifo_A_A_IO_L2_in_9_x110</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_9_x110_read</name>
<Object>fifo_A_A_IO_L2_in_9_x110</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_10_x111_din</name>
<Object>fifo_A_A_IO_L2_in_10_x111</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_10_x111_full_n</name>
<Object>fifo_A_A_IO_L2_in_10_x111</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_10_x111_write</name>
<Object>fifo_A_A_IO_L2_in_10_x111</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_9_0_x143_din</name>
<Object>fifo_A_PE_9_0_x143</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_9_0_x143_full_n</name>
<Object>fifo_A_PE_9_0_x143</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_9_0_x143_write</name>
<Object>fifo_A_PE_9_0_x143</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L2_in_10_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>34311</Best-caseLatency>
<Average-caseLatency>34311</Average-caseLatency>
<Worst-caseLatency>34311</Worst-caseLatency>
<Best-caseRealTimeLatency>0.114 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.114 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.114 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>34311</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_10_x1_loop_1_A_IO_L2_in_10_x1_loop_2_A_IO_L2_in_10_x1_loop_3>
<Name>A_IO_L2_in_10_x1_loop_1_A_IO_L2_in_10_x1_loop_2_A_IO_L2_in_10_x1_loop_3</Name>
<TripCount>1536</TripCount>
<Latency>1537</Latency>
<AbsoluteTimeLatency>5.123 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</A_IO_L2_in_10_x1_loop_1_A_IO_L2_in_10_x1_loop_2_A_IO_L2_in_10_x1_loop_3>
<A_IO_L2_in_10_x1_loop_4_A_IO_L2_in_10_x1_loop_5_A_IO_L2_in_10_x1_loop_6>
<Name>A_IO_L2_in_10_x1_loop_4_A_IO_L2_in_10_x1_loop_5_A_IO_L2_in_10_x1_loop_6</Name>
<TripCount>32768</TripCount>
<Latency>32770</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>4</PipelineDepth>
</A_IO_L2_in_10_x1_loop_4_A_IO_L2_in_10_x1_loop_5_A_IO_L2_in_10_x1_loop_6>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>697</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>576</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>4</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>~0</UTIL_URAM>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_10_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_10_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_10_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_10_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_10_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_10_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_10_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_10_x111_dout</name>
<Object>fifo_A_A_IO_L2_in_10_x111</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_10_x111_empty_n</name>
<Object>fifo_A_A_IO_L2_in_10_x111</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_10_x111_read</name>
<Object>fifo_A_A_IO_L2_in_10_x111</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_11_x112_din</name>
<Object>fifo_A_A_IO_L2_in_11_x112</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_11_x112_full_n</name>
<Object>fifo_A_A_IO_L2_in_11_x112</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_11_x112_write</name>
<Object>fifo_A_A_IO_L2_in_11_x112</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_10_0_x146_din</name>
<Object>fifo_A_PE_10_0_x146</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_10_0_x146_full_n</name>
<Object>fifo_A_PE_10_0_x146</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_10_0_x146_write</name>
<Object>fifo_A_PE_10_0_x146</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L2_in_11_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>33799</Best-caseLatency>
<Average-caseLatency>33799</Average-caseLatency>
<Worst-caseLatency>33799</Worst-caseLatency>
<Best-caseRealTimeLatency>0.113 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.113 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.113 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>33799</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_11_x1_loop_1_A_IO_L2_in_11_x1_loop_2_A_IO_L2_in_11_x1_loop_3>
<Name>A_IO_L2_in_11_x1_loop_1_A_IO_L2_in_11_x1_loop_2_A_IO_L2_in_11_x1_loop_3</Name>
<TripCount>1024</TripCount>
<Latency>1025</Latency>
<AbsoluteTimeLatency>3.416 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</A_IO_L2_in_11_x1_loop_1_A_IO_L2_in_11_x1_loop_2_A_IO_L2_in_11_x1_loop_3>
<A_IO_L2_in_11_x1_loop_4_A_IO_L2_in_11_x1_loop_5_A_IO_L2_in_11_x1_loop_6>
<Name>A_IO_L2_in_11_x1_loop_4_A_IO_L2_in_11_x1_loop_5_A_IO_L2_in_11_x1_loop_6</Name>
<TripCount>32768</TripCount>
<Latency>32770</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>4</PipelineDepth>
</A_IO_L2_in_11_x1_loop_4_A_IO_L2_in_11_x1_loop_5_A_IO_L2_in_11_x1_loop_6>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>697</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>577</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>4</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>~0</UTIL_URAM>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_11_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_11_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_11_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_11_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_11_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_11_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_11_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_11_x112_dout</name>
<Object>fifo_A_A_IO_L2_in_11_x112</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_11_x112_empty_n</name>
<Object>fifo_A_A_IO_L2_in_11_x112</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_11_x112_read</name>
<Object>fifo_A_A_IO_L2_in_11_x112</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_12_x113_din</name>
<Object>fifo_A_A_IO_L2_in_12_x113</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_12_x113_full_n</name>
<Object>fifo_A_A_IO_L2_in_12_x113</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_12_x113_write</name>
<Object>fifo_A_A_IO_L2_in_12_x113</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_11_0_x149_din</name>
<Object>fifo_A_PE_11_0_x149</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_11_0_x149_full_n</name>
<Object>fifo_A_PE_11_0_x149</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_11_0_x149_write</name>
<Object>fifo_A_PE_11_0_x149</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L2_in_boundary_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.417</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>33284</Best-caseLatency>
<Average-caseLatency>33284</Average-caseLatency>
<Worst-caseLatency>33284</Worst-caseLatency>
<Best-caseRealTimeLatency>0.111 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.111 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.111 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>33284</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_boundary_x1_loop_2_A_IO_L2_in_boundary_x1_loop_3>
<Name>A_IO_L2_in_boundary_x1_loop_2_A_IO_L2_in_boundary_x1_loop_3</Name>
<TripCount>512</TripCount>
<Latency>512</Latency>
<AbsoluteTimeLatency>1.706 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_boundary_x1_loop_2_A_IO_L2_in_boundary_x1_loop_3>
<A_IO_L2_in_boundary_x1_loop_4_A_IO_L2_in_boundary_x1_loop_5>
<Name>A_IO_L2_in_boundary_x1_loop_4_A_IO_L2_in_boundary_x1_loop_5</Name>
<TripCount>2048</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>16</PipelineII>
<PipelineDepth>17</PipelineDepth>
</A_IO_L2_in_boundary_x1_loop_4_A_IO_L2_in_boundary_x1_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>8</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>2180</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>724</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_boundary_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_boundary_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_boundary_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_boundary_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_boundary_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_boundary_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_boundary_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_12_x113_dout</name>
<Object>fifo_A_A_IO_L2_in_12_x113</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_12_x113_empty_n</name>
<Object>fifo_A_A_IO_L2_in_12_x113</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_12_x113_read</name>
<Object>fifo_A_A_IO_L2_in_12_x113</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_12_0_x152_din</name>
<Object>fifo_A_PE_12_0_x152</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_12_0_x152_full_n</name>
<Object>fifo_A_PE_12_0_x152</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_12_0_x152_write</name>
<Object>fifo_A_PE_12_0_x152</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_IO_L3_in_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.645</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>4099</Best-caseLatency>
<Average-caseLatency>4099</Average-caseLatency>
<Worst-caseLatency>4099</Worst-caseLatency>
<Best-caseRealTimeLatency>13.662 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>13.662 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.662 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>4099</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_IO_L3_in_x1_loop_1>
<Name>B_IO_L3_in_x1_loop_1</Name>
<TripCount>2048</TripCount>
<Latency>4097</Latency>
<AbsoluteTimeLatency>13.655 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>4</PipelineDepth>
</B_IO_L3_in_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>536</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>132</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_IO_L3_in_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_IO_L3_in_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_IO_L3_in_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_IO_L3_in_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_IO_L3_in_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_IO_L3_in_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_IO_L3_in_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_0_x114_din</name>
<Object>fifo_B_B_IO_L2_in_0_x114</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_0_x114_full_n</name>
<Object>fifo_B_B_IO_L2_in_0_x114</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_0_x114_write</name>
<Object>fifo_B_B_IO_L2_in_0_x114</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_address1</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_ce1</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_q1</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>503</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_IO_L2_in_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>36869</Best-caseLatency>
<Average-caseLatency>36869</Average-caseLatency>
<Worst-caseLatency>36869</Worst-caseLatency>
<Best-caseRealTimeLatency>0.123 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.123 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.123 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>36869</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_IO_L2_in_x1_loop_1_B_IO_L2_in_x1_loop_2_B_IO_L2_in_x1_loop_3>
<Name>B_IO_L2_in_x1_loop_1_B_IO_L2_in_x1_loop_2_B_IO_L2_in_x1_loop_3</Name>
<TripCount>4096</TripCount>
<Latency>4096</Latency>
<AbsoluteTimeLatency>13.652 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_x1_loop_1_B_IO_L2_in_x1_loop_2_B_IO_L2_in_x1_loop_3>
<B_IO_L2_in_x1_loop_4_B_IO_L2_in_x1_loop_5_B_IO_L2_in_x1_loop_6>
<Name>B_IO_L2_in_x1_loop_4_B_IO_L2_in_x1_loop_5_B_IO_L2_in_x1_loop_6</Name>
<TripCount>32768</TripCount>
<Latency>32769</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</B_IO_L2_in_x1_loop_4_B_IO_L2_in_x1_loop_5_B_IO_L2_in_x1_loop_6>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>29</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>144</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>632</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_IO_L2_in_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_IO_L2_in_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_IO_L2_in_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_IO_L2_in_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_IO_L2_in_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_IO_L2_in_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_IO_L2_in_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_0_x114_dout</name>
<Object>fifo_B_B_IO_L2_in_0_x114</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_0_x114_empty_n</name>
<Object>fifo_B_B_IO_L2_in_0_x114</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_0_x114_read</name>
<Object>fifo_B_B_IO_L2_in_0_x114</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_1_x115_din</name>
<Object>fifo_B_B_IO_L2_in_1_x115</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_1_x115_full_n</name>
<Object>fifo_B_B_IO_L2_in_1_x115</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_1_x115_write</name>
<Object>fifo_B_B_IO_L2_in_1_x115</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_0_x155_din</name>
<Object>fifo_B_PE_0_0_x155</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_0_x155_full_n</name>
<Object>fifo_B_PE_0_0_x155</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_0_x155_write</name>
<Object>fifo_B_PE_0_0_x155</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_IO_L2_in_boundary_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.420</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>34821</Best-caseLatency>
<Average-caseLatency>34821</Average-caseLatency>
<Worst-caseLatency>34821</Worst-caseLatency>
<Best-caseRealTimeLatency>0.116 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.116 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.116 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>34821</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_IO_L2_in_boundary_x1_loop_2_B_IO_L2_in_boundary_x1_loop_3>
<Name>B_IO_L2_in_boundary_x1_loop_2_B_IO_L2_in_boundary_x1_loop_3</Name>
<TripCount>2048</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_boundary_x1_loop_2_B_IO_L2_in_boundary_x1_loop_3>
<B_IO_L2_in_boundary_x1_loop_4_B_IO_L2_in_boundary_x1_loop_5_B_IO_L2_in_boundary_x1_loop_6>
<Name>B_IO_L2_in_boundary_x1_loop_4_B_IO_L2_in_boundary_x1_loop_5_B_IO_L2_in_boundary_x1_loop_6</Name>
<TripCount>32768</TripCount>
<Latency>32769</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</B_IO_L2_in_boundary_x1_loop_4_B_IO_L2_in_boundary_x1_loop_5_B_IO_L2_in_boundary_x1_loop_6>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>29</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>134</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>514</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_IO_L2_in_boundary_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_IO_L2_in_boundary_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_IO_L2_in_boundary_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_IO_L2_in_boundary_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_IO_L2_in_boundary_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_IO_L2_in_boundary_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_IO_L2_in_boundary_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_1_x115_dout</name>
<Object>fifo_B_B_IO_L2_in_1_x115</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_1_x115_empty_n</name>
<Object>fifo_B_B_IO_L2_in_1_x115</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_1_x115_read</name>
<Object>fifo_B_B_IO_L2_in_1_x115</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_1_x169_din</name>
<Object>fifo_B_PE_0_1_x169</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_1_x169_full_n</name>
<Object>fifo_B_PE_0_1_x169</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_1_x169_write</name>
<Object>fifo_B_PE_0_1_x169</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_0_0_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>133182</Best-caseLatency>
<Average-caseLatency>133182</Average-caseLatency>
<Worst-caseLatency>133182</Worst-caseLatency>
<Best-caseRealTimeLatency>0.444 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.444 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.444 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>133182</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_0_0_x1_loop_1_PE_wrapper_0_0_x1_loop_2>
<Name>PE_wrapper_0_0_x1_loop_1_PE_wrapper_0_0_x1_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</PE_wrapper_0_0_x1_loop_1_PE_wrapper_0_0_x1_loop_2>
<PE_wrapper_0_0_x1_loop_3_PE_wrapper_0_0_x1_loop_4_PE_wrapper_0_0_x1_loop_5>
<Name>PE_wrapper_0_0_x1_loop_3_PE_wrapper_0_0_x1_loop_4_PE_wrapper_0_0_x1_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>131130</Latency>
<AbsoluteTimeLatency>0.437 ms</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>63</PipelineDepth>
</PE_wrapper_0_0_x1_loop_3_PE_wrapper_0_0_x1_loop_4_PE_wrapper_0_0_x1_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>10</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>2807</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1647</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_0_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_0_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_0_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_0_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_0_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_0_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_0_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_0_x116_dout</name>
<Object>fifo_A_PE_0_0_x116</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_0_x116_empty_n</name>
<Object>fifo_A_PE_0_0_x116</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_0_x116_read</name>
<Object>fifo_A_PE_0_0_x116</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_1_x117_din</name>
<Object>fifo_A_PE_0_1_x117</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_1_x117_full_n</name>
<Object>fifo_A_PE_0_1_x117</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_1_x117_write</name>
<Object>fifo_A_PE_0_1_x117</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_0_x155_dout</name>
<Object>fifo_B_PE_0_0_x155</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_0_x155_empty_n</name>
<Object>fifo_B_PE_0_0_x155</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_0_x155_read</name>
<Object>fifo_B_PE_0_0_x155</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_0_x156_din</name>
<Object>fifo_B_PE_1_0_x156</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_0_x156_full_n</name>
<Object>fifo_B_PE_1_0_x156</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_0_x156_write</name>
<Object>fifo_B_PE_1_0_x156</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_0_x183_din</name>
<Object>fifo_C_drain_PE_0_0_x183</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_0_x183_full_n</name>
<Object>fifo_C_drain_PE_0_0_x183</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_0_x183_write</name>
<Object>fifo_C_drain_PE_0_0_x183</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_0_1_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>133182</Best-caseLatency>
<Average-caseLatency>133182</Average-caseLatency>
<Worst-caseLatency>133182</Worst-caseLatency>
<Best-caseRealTimeLatency>0.444 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.444 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.444 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>133182</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_0_1_x1_loop_1_PE_wrapper_0_1_x1_loop_2>
<Name>PE_wrapper_0_1_x1_loop_1_PE_wrapper_0_1_x1_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</PE_wrapper_0_1_x1_loop_1_PE_wrapper_0_1_x1_loop_2>
<PE_wrapper_0_1_x1_loop_3_PE_wrapper_0_1_x1_loop_4_PE_wrapper_0_1_x1_loop_5>
<Name>PE_wrapper_0_1_x1_loop_3_PE_wrapper_0_1_x1_loop_4_PE_wrapper_0_1_x1_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>131130</Latency>
<AbsoluteTimeLatency>0.437 ms</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>63</PipelineDepth>
</PE_wrapper_0_1_x1_loop_3_PE_wrapper_0_1_x1_loop_4_PE_wrapper_0_1_x1_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>10</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>2807</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1647</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_0_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_0_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_0_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_0_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_0_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_0_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_0_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_1_x117_dout</name>
<Object>fifo_A_PE_0_1_x117</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_1_x117_empty_n</name>
<Object>fifo_A_PE_0_1_x117</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_1_x117_read</name>
<Object>fifo_A_PE_0_1_x117</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_2_x118_din</name>
<Object>fifo_A_PE_0_2_x118</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_2_x118_full_n</name>
<Object>fifo_A_PE_0_2_x118</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_2_x118_write</name>
<Object>fifo_A_PE_0_2_x118</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_1_x169_dout</name>
<Object>fifo_B_PE_0_1_x169</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_1_x169_empty_n</name>
<Object>fifo_B_PE_0_1_x169</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_1_x169_read</name>
<Object>fifo_B_PE_0_1_x169</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_1_x170_din</name>
<Object>fifo_B_PE_1_1_x170</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_1_x170_full_n</name>
<Object>fifo_B_PE_1_1_x170</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_1_x170_write</name>
<Object>fifo_B_PE_1_1_x170</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_1_x196_din</name>
<Object>fifo_C_drain_PE_0_1_x196</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_1_x196_full_n</name>
<Object>fifo_C_drain_PE_0_1_x196</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_1_x196_write</name>
<Object>fifo_C_drain_PE_0_1_x196</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_1_0_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>133182</Best-caseLatency>
<Average-caseLatency>133182</Average-caseLatency>
<Worst-caseLatency>133182</Worst-caseLatency>
<Best-caseRealTimeLatency>0.444 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.444 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.444 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>133182</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_1_0_x1_loop_1_PE_wrapper_1_0_x1_loop_2>
<Name>PE_wrapper_1_0_x1_loop_1_PE_wrapper_1_0_x1_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</PE_wrapper_1_0_x1_loop_1_PE_wrapper_1_0_x1_loop_2>
<PE_wrapper_1_0_x1_loop_3_PE_wrapper_1_0_x1_loop_4_PE_wrapper_1_0_x1_loop_5>
<Name>PE_wrapper_1_0_x1_loop_3_PE_wrapper_1_0_x1_loop_4_PE_wrapper_1_0_x1_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>131130</Latency>
<AbsoluteTimeLatency>0.437 ms</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>63</PipelineDepth>
</PE_wrapper_1_0_x1_loop_3_PE_wrapper_1_0_x1_loop_4_PE_wrapper_1_0_x1_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>10</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>2807</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1647</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_1_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_1_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_1_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_1_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_1_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_1_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_1_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_0_x119_dout</name>
<Object>fifo_A_PE_1_0_x119</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_0_x119_empty_n</name>
<Object>fifo_A_PE_1_0_x119</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_0_x119_read</name>
<Object>fifo_A_PE_1_0_x119</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_1_x120_din</name>
<Object>fifo_A_PE_1_1_x120</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_1_x120_full_n</name>
<Object>fifo_A_PE_1_1_x120</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_1_x120_write</name>
<Object>fifo_A_PE_1_1_x120</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_0_x156_dout</name>
<Object>fifo_B_PE_1_0_x156</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_0_x156_empty_n</name>
<Object>fifo_B_PE_1_0_x156</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_0_x156_read</name>
<Object>fifo_B_PE_1_0_x156</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_0_x157_din</name>
<Object>fifo_B_PE_2_0_x157</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_0_x157_full_n</name>
<Object>fifo_B_PE_2_0_x157</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_0_x157_write</name>
<Object>fifo_B_PE_2_0_x157</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_0_x184_din</name>
<Object>fifo_C_drain_PE_1_0_x184</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_0_x184_full_n</name>
<Object>fifo_C_drain_PE_1_0_x184</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_0_x184_write</name>
<Object>fifo_C_drain_PE_1_0_x184</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_1_1_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>133182</Best-caseLatency>
<Average-caseLatency>133182</Average-caseLatency>
<Worst-caseLatency>133182</Worst-caseLatency>
<Best-caseRealTimeLatency>0.444 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.444 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.444 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>133182</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_1_1_x1_loop_1_PE_wrapper_1_1_x1_loop_2>
<Name>PE_wrapper_1_1_x1_loop_1_PE_wrapper_1_1_x1_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</PE_wrapper_1_1_x1_loop_1_PE_wrapper_1_1_x1_loop_2>
<PE_wrapper_1_1_x1_loop_3_PE_wrapper_1_1_x1_loop_4_PE_wrapper_1_1_x1_loop_5>
<Name>PE_wrapper_1_1_x1_loop_3_PE_wrapper_1_1_x1_loop_4_PE_wrapper_1_1_x1_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>131130</Latency>
<AbsoluteTimeLatency>0.437 ms</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>63</PipelineDepth>
</PE_wrapper_1_1_x1_loop_3_PE_wrapper_1_1_x1_loop_4_PE_wrapper_1_1_x1_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>10</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>2807</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1647</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_1_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_1_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_1_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_1_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_1_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_1_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_1_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_1_x120_dout</name>
<Object>fifo_A_PE_1_1_x120</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_1_x120_empty_n</name>
<Object>fifo_A_PE_1_1_x120</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_1_x120_read</name>
<Object>fifo_A_PE_1_1_x120</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_2_x121_din</name>
<Object>fifo_A_PE_1_2_x121</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_2_x121_full_n</name>
<Object>fifo_A_PE_1_2_x121</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_2_x121_write</name>
<Object>fifo_A_PE_1_2_x121</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_1_x170_dout</name>
<Object>fifo_B_PE_1_1_x170</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_1_x170_empty_n</name>
<Object>fifo_B_PE_1_1_x170</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_1_x170_read</name>
<Object>fifo_B_PE_1_1_x170</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_1_x171_din</name>
<Object>fifo_B_PE_2_1_x171</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_1_x171_full_n</name>
<Object>fifo_B_PE_2_1_x171</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_1_x171_write</name>
<Object>fifo_B_PE_2_1_x171</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_1_x197_din</name>
<Object>fifo_C_drain_PE_1_1_x197</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_1_x197_full_n</name>
<Object>fifo_C_drain_PE_1_1_x197</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_1_x197_write</name>
<Object>fifo_C_drain_PE_1_1_x197</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_2_0_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>133182</Best-caseLatency>
<Average-caseLatency>133182</Average-caseLatency>
<Worst-caseLatency>133182</Worst-caseLatency>
<Best-caseRealTimeLatency>0.444 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.444 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.444 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>133182</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_2_0_x1_loop_1_PE_wrapper_2_0_x1_loop_2>
<Name>PE_wrapper_2_0_x1_loop_1_PE_wrapper_2_0_x1_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</PE_wrapper_2_0_x1_loop_1_PE_wrapper_2_0_x1_loop_2>
<PE_wrapper_2_0_x1_loop_3_PE_wrapper_2_0_x1_loop_4_PE_wrapper_2_0_x1_loop_5>
<Name>PE_wrapper_2_0_x1_loop_3_PE_wrapper_2_0_x1_loop_4_PE_wrapper_2_0_x1_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>131130</Latency>
<AbsoluteTimeLatency>0.437 ms</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>63</PipelineDepth>
</PE_wrapper_2_0_x1_loop_3_PE_wrapper_2_0_x1_loop_4_PE_wrapper_2_0_x1_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>10</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>2807</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1647</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_2_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_2_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_2_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_2_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_2_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_2_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_2_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_0_x122_dout</name>
<Object>fifo_A_PE_2_0_x122</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_0_x122_empty_n</name>
<Object>fifo_A_PE_2_0_x122</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_0_x122_read</name>
<Object>fifo_A_PE_2_0_x122</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_1_x123_din</name>
<Object>fifo_A_PE_2_1_x123</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_1_x123_full_n</name>
<Object>fifo_A_PE_2_1_x123</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_1_x123_write</name>
<Object>fifo_A_PE_2_1_x123</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_0_x157_dout</name>
<Object>fifo_B_PE_2_0_x157</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_0_x157_empty_n</name>
<Object>fifo_B_PE_2_0_x157</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_0_x157_read</name>
<Object>fifo_B_PE_2_0_x157</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_0_x158_din</name>
<Object>fifo_B_PE_3_0_x158</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_0_x158_full_n</name>
<Object>fifo_B_PE_3_0_x158</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_0_x158_write</name>
<Object>fifo_B_PE_3_0_x158</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_0_x185_din</name>
<Object>fifo_C_drain_PE_2_0_x185</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_0_x185_full_n</name>
<Object>fifo_C_drain_PE_2_0_x185</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_0_x185_write</name>
<Object>fifo_C_drain_PE_2_0_x185</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_2_1_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>133182</Best-caseLatency>
<Average-caseLatency>133182</Average-caseLatency>
<Worst-caseLatency>133182</Worst-caseLatency>
<Best-caseRealTimeLatency>0.444 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.444 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.444 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>133182</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_2_1_x1_loop_1_PE_wrapper_2_1_x1_loop_2>
<Name>PE_wrapper_2_1_x1_loop_1_PE_wrapper_2_1_x1_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</PE_wrapper_2_1_x1_loop_1_PE_wrapper_2_1_x1_loop_2>
<PE_wrapper_2_1_x1_loop_3_PE_wrapper_2_1_x1_loop_4_PE_wrapper_2_1_x1_loop_5>
<Name>PE_wrapper_2_1_x1_loop_3_PE_wrapper_2_1_x1_loop_4_PE_wrapper_2_1_x1_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>131130</Latency>
<AbsoluteTimeLatency>0.437 ms</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>63</PipelineDepth>
</PE_wrapper_2_1_x1_loop_3_PE_wrapper_2_1_x1_loop_4_PE_wrapper_2_1_x1_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>10</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>2807</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1647</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_2_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_2_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_2_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_2_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_2_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_2_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_2_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_1_x123_dout</name>
<Object>fifo_A_PE_2_1_x123</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_1_x123_empty_n</name>
<Object>fifo_A_PE_2_1_x123</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_1_x123_read</name>
<Object>fifo_A_PE_2_1_x123</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_2_x124_din</name>
<Object>fifo_A_PE_2_2_x124</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_2_x124_full_n</name>
<Object>fifo_A_PE_2_2_x124</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_2_x124_write</name>
<Object>fifo_A_PE_2_2_x124</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_1_x171_dout</name>
<Object>fifo_B_PE_2_1_x171</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_1_x171_empty_n</name>
<Object>fifo_B_PE_2_1_x171</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_1_x171_read</name>
<Object>fifo_B_PE_2_1_x171</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_1_x172_din</name>
<Object>fifo_B_PE_3_1_x172</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_1_x172_full_n</name>
<Object>fifo_B_PE_3_1_x172</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_1_x172_write</name>
<Object>fifo_B_PE_3_1_x172</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_1_x198_din</name>
<Object>fifo_C_drain_PE_2_1_x198</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_1_x198_full_n</name>
<Object>fifo_C_drain_PE_2_1_x198</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_1_x198_write</name>
<Object>fifo_C_drain_PE_2_1_x198</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_3_0_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>133182</Best-caseLatency>
<Average-caseLatency>133182</Average-caseLatency>
<Worst-caseLatency>133182</Worst-caseLatency>
<Best-caseRealTimeLatency>0.444 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.444 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.444 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>133182</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_3_0_x1_loop_1_PE_wrapper_3_0_x1_loop_2>
<Name>PE_wrapper_3_0_x1_loop_1_PE_wrapper_3_0_x1_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</PE_wrapper_3_0_x1_loop_1_PE_wrapper_3_0_x1_loop_2>
<PE_wrapper_3_0_x1_loop_3_PE_wrapper_3_0_x1_loop_4_PE_wrapper_3_0_x1_loop_5>
<Name>PE_wrapper_3_0_x1_loop_3_PE_wrapper_3_0_x1_loop_4_PE_wrapper_3_0_x1_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>131130</Latency>
<AbsoluteTimeLatency>0.437 ms</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>63</PipelineDepth>
</PE_wrapper_3_0_x1_loop_3_PE_wrapper_3_0_x1_loop_4_PE_wrapper_3_0_x1_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>10</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>2807</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1647</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_3_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_3_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_3_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_3_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_3_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_3_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_3_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_0_x125_dout</name>
<Object>fifo_A_PE_3_0_x125</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_0_x125_empty_n</name>
<Object>fifo_A_PE_3_0_x125</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_0_x125_read</name>
<Object>fifo_A_PE_3_0_x125</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_1_x126_din</name>
<Object>fifo_A_PE_3_1_x126</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_1_x126_full_n</name>
<Object>fifo_A_PE_3_1_x126</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_1_x126_write</name>
<Object>fifo_A_PE_3_1_x126</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_0_x158_dout</name>
<Object>fifo_B_PE_3_0_x158</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_0_x158_empty_n</name>
<Object>fifo_B_PE_3_0_x158</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_0_x158_read</name>
<Object>fifo_B_PE_3_0_x158</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_0_x159_din</name>
<Object>fifo_B_PE_4_0_x159</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_0_x159_full_n</name>
<Object>fifo_B_PE_4_0_x159</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_0_x159_write</name>
<Object>fifo_B_PE_4_0_x159</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_0_x186_din</name>
<Object>fifo_C_drain_PE_3_0_x186</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_0_x186_full_n</name>
<Object>fifo_C_drain_PE_3_0_x186</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_0_x186_write</name>
<Object>fifo_C_drain_PE_3_0_x186</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_3_1_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>133182</Best-caseLatency>
<Average-caseLatency>133182</Average-caseLatency>
<Worst-caseLatency>133182</Worst-caseLatency>
<Best-caseRealTimeLatency>0.444 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.444 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.444 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>133182</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_3_1_x1_loop_1_PE_wrapper_3_1_x1_loop_2>
<Name>PE_wrapper_3_1_x1_loop_1_PE_wrapper_3_1_x1_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</PE_wrapper_3_1_x1_loop_1_PE_wrapper_3_1_x1_loop_2>
<PE_wrapper_3_1_x1_loop_3_PE_wrapper_3_1_x1_loop_4_PE_wrapper_3_1_x1_loop_5>
<Name>PE_wrapper_3_1_x1_loop_3_PE_wrapper_3_1_x1_loop_4_PE_wrapper_3_1_x1_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>131130</Latency>
<AbsoluteTimeLatency>0.437 ms</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>63</PipelineDepth>
</PE_wrapper_3_1_x1_loop_3_PE_wrapper_3_1_x1_loop_4_PE_wrapper_3_1_x1_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>10</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>2807</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1647</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_3_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_3_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_3_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_3_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_3_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_3_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_3_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_1_x126_dout</name>
<Object>fifo_A_PE_3_1_x126</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_1_x126_empty_n</name>
<Object>fifo_A_PE_3_1_x126</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_1_x126_read</name>
<Object>fifo_A_PE_3_1_x126</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_2_x127_din</name>
<Object>fifo_A_PE_3_2_x127</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_2_x127_full_n</name>
<Object>fifo_A_PE_3_2_x127</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_2_x127_write</name>
<Object>fifo_A_PE_3_2_x127</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_1_x172_dout</name>
<Object>fifo_B_PE_3_1_x172</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_1_x172_empty_n</name>
<Object>fifo_B_PE_3_1_x172</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_1_x172_read</name>
<Object>fifo_B_PE_3_1_x172</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_1_x173_din</name>
<Object>fifo_B_PE_4_1_x173</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_1_x173_full_n</name>
<Object>fifo_B_PE_4_1_x173</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_1_x173_write</name>
<Object>fifo_B_PE_4_1_x173</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_1_x199_din</name>
<Object>fifo_C_drain_PE_3_1_x199</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_1_x199_full_n</name>
<Object>fifo_C_drain_PE_3_1_x199</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_1_x199_write</name>
<Object>fifo_C_drain_PE_3_1_x199</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_4_0_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>133182</Best-caseLatency>
<Average-caseLatency>133182</Average-caseLatency>
<Worst-caseLatency>133182</Worst-caseLatency>
<Best-caseRealTimeLatency>0.444 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.444 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.444 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>133182</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_4_0_x1_loop_1_PE_wrapper_4_0_x1_loop_2>
<Name>PE_wrapper_4_0_x1_loop_1_PE_wrapper_4_0_x1_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</PE_wrapper_4_0_x1_loop_1_PE_wrapper_4_0_x1_loop_2>
<PE_wrapper_4_0_x1_loop_3_PE_wrapper_4_0_x1_loop_4_PE_wrapper_4_0_x1_loop_5>
<Name>PE_wrapper_4_0_x1_loop_3_PE_wrapper_4_0_x1_loop_4_PE_wrapper_4_0_x1_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>131130</Latency>
<AbsoluteTimeLatency>0.437 ms</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>63</PipelineDepth>
</PE_wrapper_4_0_x1_loop_3_PE_wrapper_4_0_x1_loop_4_PE_wrapper_4_0_x1_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>10</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>2807</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1647</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_4_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_4_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_4_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_4_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_4_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_4_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_4_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_0_x128_dout</name>
<Object>fifo_A_PE_4_0_x128</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_0_x128_empty_n</name>
<Object>fifo_A_PE_4_0_x128</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_0_x128_read</name>
<Object>fifo_A_PE_4_0_x128</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_1_x129_din</name>
<Object>fifo_A_PE_4_1_x129</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_1_x129_full_n</name>
<Object>fifo_A_PE_4_1_x129</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_1_x129_write</name>
<Object>fifo_A_PE_4_1_x129</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_0_x159_dout</name>
<Object>fifo_B_PE_4_0_x159</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_0_x159_empty_n</name>
<Object>fifo_B_PE_4_0_x159</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_0_x159_read</name>
<Object>fifo_B_PE_4_0_x159</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_0_x160_din</name>
<Object>fifo_B_PE_5_0_x160</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_0_x160_full_n</name>
<Object>fifo_B_PE_5_0_x160</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_0_x160_write</name>
<Object>fifo_B_PE_5_0_x160</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_0_x187_din</name>
<Object>fifo_C_drain_PE_4_0_x187</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_0_x187_full_n</name>
<Object>fifo_C_drain_PE_4_0_x187</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_0_x187_write</name>
<Object>fifo_C_drain_PE_4_0_x187</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_4_1_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>133182</Best-caseLatency>
<Average-caseLatency>133182</Average-caseLatency>
<Worst-caseLatency>133182</Worst-caseLatency>
<Best-caseRealTimeLatency>0.444 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.444 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.444 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>133182</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_4_1_x1_loop_1_PE_wrapper_4_1_x1_loop_2>
<Name>PE_wrapper_4_1_x1_loop_1_PE_wrapper_4_1_x1_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</PE_wrapper_4_1_x1_loop_1_PE_wrapper_4_1_x1_loop_2>
<PE_wrapper_4_1_x1_loop_3_PE_wrapper_4_1_x1_loop_4_PE_wrapper_4_1_x1_loop_5>
<Name>PE_wrapper_4_1_x1_loop_3_PE_wrapper_4_1_x1_loop_4_PE_wrapper_4_1_x1_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>131130</Latency>
<AbsoluteTimeLatency>0.437 ms</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>63</PipelineDepth>
</PE_wrapper_4_1_x1_loop_3_PE_wrapper_4_1_x1_loop_4_PE_wrapper_4_1_x1_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>10</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>2807</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1647</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_4_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_4_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_4_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_4_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_4_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_4_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_4_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_1_x129_dout</name>
<Object>fifo_A_PE_4_1_x129</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_1_x129_empty_n</name>
<Object>fifo_A_PE_4_1_x129</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_1_x129_read</name>
<Object>fifo_A_PE_4_1_x129</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_2_x130_din</name>
<Object>fifo_A_PE_4_2_x130</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_2_x130_full_n</name>
<Object>fifo_A_PE_4_2_x130</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_2_x130_write</name>
<Object>fifo_A_PE_4_2_x130</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_1_x173_dout</name>
<Object>fifo_B_PE_4_1_x173</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_1_x173_empty_n</name>
<Object>fifo_B_PE_4_1_x173</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_1_x173_read</name>
<Object>fifo_B_PE_4_1_x173</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_1_x174_din</name>
<Object>fifo_B_PE_5_1_x174</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_1_x174_full_n</name>
<Object>fifo_B_PE_5_1_x174</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_1_x174_write</name>
<Object>fifo_B_PE_5_1_x174</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_1_x1100_din</name>
<Object>fifo_C_drain_PE_4_1_x1100</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_1_x1100_full_n</name>
<Object>fifo_C_drain_PE_4_1_x1100</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_1_x1100_write</name>
<Object>fifo_C_drain_PE_4_1_x1100</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_5_0_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>133182</Best-caseLatency>
<Average-caseLatency>133182</Average-caseLatency>
<Worst-caseLatency>133182</Worst-caseLatency>
<Best-caseRealTimeLatency>0.444 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.444 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.444 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>133182</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_5_0_x1_loop_1_PE_wrapper_5_0_x1_loop_2>
<Name>PE_wrapper_5_0_x1_loop_1_PE_wrapper_5_0_x1_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</PE_wrapper_5_0_x1_loop_1_PE_wrapper_5_0_x1_loop_2>
<PE_wrapper_5_0_x1_loop_3_PE_wrapper_5_0_x1_loop_4_PE_wrapper_5_0_x1_loop_5>
<Name>PE_wrapper_5_0_x1_loop_3_PE_wrapper_5_0_x1_loop_4_PE_wrapper_5_0_x1_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>131130</Latency>
<AbsoluteTimeLatency>0.437 ms</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>63</PipelineDepth>
</PE_wrapper_5_0_x1_loop_3_PE_wrapper_5_0_x1_loop_4_PE_wrapper_5_0_x1_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>10</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>2807</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1647</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_5_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_5_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_5_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_5_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_5_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_5_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_5_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_0_x131_dout</name>
<Object>fifo_A_PE_5_0_x131</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_0_x131_empty_n</name>
<Object>fifo_A_PE_5_0_x131</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_0_x131_read</name>
<Object>fifo_A_PE_5_0_x131</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_1_x132_din</name>
<Object>fifo_A_PE_5_1_x132</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_1_x132_full_n</name>
<Object>fifo_A_PE_5_1_x132</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_1_x132_write</name>
<Object>fifo_A_PE_5_1_x132</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_0_x160_dout</name>
<Object>fifo_B_PE_5_0_x160</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_0_x160_empty_n</name>
<Object>fifo_B_PE_5_0_x160</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_0_x160_read</name>
<Object>fifo_B_PE_5_0_x160</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_0_x161_din</name>
<Object>fifo_B_PE_6_0_x161</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_0_x161_full_n</name>
<Object>fifo_B_PE_6_0_x161</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_0_x161_write</name>
<Object>fifo_B_PE_6_0_x161</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_0_x188_din</name>
<Object>fifo_C_drain_PE_5_0_x188</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_0_x188_full_n</name>
<Object>fifo_C_drain_PE_5_0_x188</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_0_x188_write</name>
<Object>fifo_C_drain_PE_5_0_x188</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_5_1_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>133182</Best-caseLatency>
<Average-caseLatency>133182</Average-caseLatency>
<Worst-caseLatency>133182</Worst-caseLatency>
<Best-caseRealTimeLatency>0.444 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.444 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.444 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>133182</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_5_1_x1_loop_1_PE_wrapper_5_1_x1_loop_2>
<Name>PE_wrapper_5_1_x1_loop_1_PE_wrapper_5_1_x1_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</PE_wrapper_5_1_x1_loop_1_PE_wrapper_5_1_x1_loop_2>
<PE_wrapper_5_1_x1_loop_3_PE_wrapper_5_1_x1_loop_4_PE_wrapper_5_1_x1_loop_5>
<Name>PE_wrapper_5_1_x1_loop_3_PE_wrapper_5_1_x1_loop_4_PE_wrapper_5_1_x1_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>131130</Latency>
<AbsoluteTimeLatency>0.437 ms</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>63</PipelineDepth>
</PE_wrapper_5_1_x1_loop_3_PE_wrapper_5_1_x1_loop_4_PE_wrapper_5_1_x1_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>10</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>2807</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1647</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_5_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_5_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_5_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_5_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_5_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_5_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_5_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_1_x132_dout</name>
<Object>fifo_A_PE_5_1_x132</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_1_x132_empty_n</name>
<Object>fifo_A_PE_5_1_x132</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_1_x132_read</name>
<Object>fifo_A_PE_5_1_x132</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_2_x133_din</name>
<Object>fifo_A_PE_5_2_x133</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_2_x133_full_n</name>
<Object>fifo_A_PE_5_2_x133</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_2_x133_write</name>
<Object>fifo_A_PE_5_2_x133</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_1_x174_dout</name>
<Object>fifo_B_PE_5_1_x174</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_1_x174_empty_n</name>
<Object>fifo_B_PE_5_1_x174</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_1_x174_read</name>
<Object>fifo_B_PE_5_1_x174</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_1_x175_din</name>
<Object>fifo_B_PE_6_1_x175</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_1_x175_full_n</name>
<Object>fifo_B_PE_6_1_x175</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_1_x175_write</name>
<Object>fifo_B_PE_6_1_x175</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_1_x1101_din</name>
<Object>fifo_C_drain_PE_5_1_x1101</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_1_x1101_full_n</name>
<Object>fifo_C_drain_PE_5_1_x1101</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_1_x1101_write</name>
<Object>fifo_C_drain_PE_5_1_x1101</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_6_0_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>133182</Best-caseLatency>
<Average-caseLatency>133182</Average-caseLatency>
<Worst-caseLatency>133182</Worst-caseLatency>
<Best-caseRealTimeLatency>0.444 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.444 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.444 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>133182</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_6_0_x1_loop_1_PE_wrapper_6_0_x1_loop_2>
<Name>PE_wrapper_6_0_x1_loop_1_PE_wrapper_6_0_x1_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</PE_wrapper_6_0_x1_loop_1_PE_wrapper_6_0_x1_loop_2>
<PE_wrapper_6_0_x1_loop_3_PE_wrapper_6_0_x1_loop_4_PE_wrapper_6_0_x1_loop_5>
<Name>PE_wrapper_6_0_x1_loop_3_PE_wrapper_6_0_x1_loop_4_PE_wrapper_6_0_x1_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>131130</Latency>
<AbsoluteTimeLatency>0.437 ms</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>63</PipelineDepth>
</PE_wrapper_6_0_x1_loop_3_PE_wrapper_6_0_x1_loop_4_PE_wrapper_6_0_x1_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>10</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>2807</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1647</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_6_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_6_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_6_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_6_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_6_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_6_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_6_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_0_x134_dout</name>
<Object>fifo_A_PE_6_0_x134</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_0_x134_empty_n</name>
<Object>fifo_A_PE_6_0_x134</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_0_x134_read</name>
<Object>fifo_A_PE_6_0_x134</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_1_x135_din</name>
<Object>fifo_A_PE_6_1_x135</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_1_x135_full_n</name>
<Object>fifo_A_PE_6_1_x135</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_1_x135_write</name>
<Object>fifo_A_PE_6_1_x135</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_0_x161_dout</name>
<Object>fifo_B_PE_6_0_x161</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_0_x161_empty_n</name>
<Object>fifo_B_PE_6_0_x161</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_0_x161_read</name>
<Object>fifo_B_PE_6_0_x161</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_0_x162_din</name>
<Object>fifo_B_PE_7_0_x162</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_0_x162_full_n</name>
<Object>fifo_B_PE_7_0_x162</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_0_x162_write</name>
<Object>fifo_B_PE_7_0_x162</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_0_x189_din</name>
<Object>fifo_C_drain_PE_6_0_x189</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_0_x189_full_n</name>
<Object>fifo_C_drain_PE_6_0_x189</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_0_x189_write</name>
<Object>fifo_C_drain_PE_6_0_x189</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_6_1_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>133182</Best-caseLatency>
<Average-caseLatency>133182</Average-caseLatency>
<Worst-caseLatency>133182</Worst-caseLatency>
<Best-caseRealTimeLatency>0.444 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.444 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.444 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>133182</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_6_1_x1_loop_1_PE_wrapper_6_1_x1_loop_2>
<Name>PE_wrapper_6_1_x1_loop_1_PE_wrapper_6_1_x1_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</PE_wrapper_6_1_x1_loop_1_PE_wrapper_6_1_x1_loop_2>
<PE_wrapper_6_1_x1_loop_3_PE_wrapper_6_1_x1_loop_4_PE_wrapper_6_1_x1_loop_5>
<Name>PE_wrapper_6_1_x1_loop_3_PE_wrapper_6_1_x1_loop_4_PE_wrapper_6_1_x1_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>131130</Latency>
<AbsoluteTimeLatency>0.437 ms</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>63</PipelineDepth>
</PE_wrapper_6_1_x1_loop_3_PE_wrapper_6_1_x1_loop_4_PE_wrapper_6_1_x1_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>10</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>2807</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1647</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_6_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_6_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_6_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_6_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_6_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_6_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_6_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_1_x135_dout</name>
<Object>fifo_A_PE_6_1_x135</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_1_x135_empty_n</name>
<Object>fifo_A_PE_6_1_x135</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_1_x135_read</name>
<Object>fifo_A_PE_6_1_x135</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_2_x136_din</name>
<Object>fifo_A_PE_6_2_x136</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_2_x136_full_n</name>
<Object>fifo_A_PE_6_2_x136</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_2_x136_write</name>
<Object>fifo_A_PE_6_2_x136</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_1_x175_dout</name>
<Object>fifo_B_PE_6_1_x175</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_1_x175_empty_n</name>
<Object>fifo_B_PE_6_1_x175</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_1_x175_read</name>
<Object>fifo_B_PE_6_1_x175</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_1_x176_din</name>
<Object>fifo_B_PE_7_1_x176</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_1_x176_full_n</name>
<Object>fifo_B_PE_7_1_x176</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_1_x176_write</name>
<Object>fifo_B_PE_7_1_x176</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_1_x1102_din</name>
<Object>fifo_C_drain_PE_6_1_x1102</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_1_x1102_full_n</name>
<Object>fifo_C_drain_PE_6_1_x1102</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_1_x1102_write</name>
<Object>fifo_C_drain_PE_6_1_x1102</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_7_0_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>133182</Best-caseLatency>
<Average-caseLatency>133182</Average-caseLatency>
<Worst-caseLatency>133182</Worst-caseLatency>
<Best-caseRealTimeLatency>0.444 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.444 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.444 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>133182</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_7_0_x1_loop_1_PE_wrapper_7_0_x1_loop_2>
<Name>PE_wrapper_7_0_x1_loop_1_PE_wrapper_7_0_x1_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</PE_wrapper_7_0_x1_loop_1_PE_wrapper_7_0_x1_loop_2>
<PE_wrapper_7_0_x1_loop_3_PE_wrapper_7_0_x1_loop_4_PE_wrapper_7_0_x1_loop_5>
<Name>PE_wrapper_7_0_x1_loop_3_PE_wrapper_7_0_x1_loop_4_PE_wrapper_7_0_x1_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>131130</Latency>
<AbsoluteTimeLatency>0.437 ms</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>63</PipelineDepth>
</PE_wrapper_7_0_x1_loop_3_PE_wrapper_7_0_x1_loop_4_PE_wrapper_7_0_x1_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>10</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>2807</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1647</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_7_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_7_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_7_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_7_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_7_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_7_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_7_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_0_x137_dout</name>
<Object>fifo_A_PE_7_0_x137</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_0_x137_empty_n</name>
<Object>fifo_A_PE_7_0_x137</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_0_x137_read</name>
<Object>fifo_A_PE_7_0_x137</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_1_x138_din</name>
<Object>fifo_A_PE_7_1_x138</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_1_x138_full_n</name>
<Object>fifo_A_PE_7_1_x138</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_1_x138_write</name>
<Object>fifo_A_PE_7_1_x138</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_0_x162_dout</name>
<Object>fifo_B_PE_7_0_x162</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_0_x162_empty_n</name>
<Object>fifo_B_PE_7_0_x162</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_0_x162_read</name>
<Object>fifo_B_PE_7_0_x162</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_0_x163_din</name>
<Object>fifo_B_PE_8_0_x163</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_0_x163_full_n</name>
<Object>fifo_B_PE_8_0_x163</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_0_x163_write</name>
<Object>fifo_B_PE_8_0_x163</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_0_x190_din</name>
<Object>fifo_C_drain_PE_7_0_x190</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_0_x190_full_n</name>
<Object>fifo_C_drain_PE_7_0_x190</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_0_x190_write</name>
<Object>fifo_C_drain_PE_7_0_x190</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_7_1_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>133182</Best-caseLatency>
<Average-caseLatency>133182</Average-caseLatency>
<Worst-caseLatency>133182</Worst-caseLatency>
<Best-caseRealTimeLatency>0.444 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.444 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.444 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>133182</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_7_1_x1_loop_1_PE_wrapper_7_1_x1_loop_2>
<Name>PE_wrapper_7_1_x1_loop_1_PE_wrapper_7_1_x1_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</PE_wrapper_7_1_x1_loop_1_PE_wrapper_7_1_x1_loop_2>
<PE_wrapper_7_1_x1_loop_3_PE_wrapper_7_1_x1_loop_4_PE_wrapper_7_1_x1_loop_5>
<Name>PE_wrapper_7_1_x1_loop_3_PE_wrapper_7_1_x1_loop_4_PE_wrapper_7_1_x1_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>131130</Latency>
<AbsoluteTimeLatency>0.437 ms</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>63</PipelineDepth>
</PE_wrapper_7_1_x1_loop_3_PE_wrapper_7_1_x1_loop_4_PE_wrapper_7_1_x1_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>10</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>2807</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1647</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_7_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_7_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_7_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_7_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_7_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_7_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_7_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_1_x138_dout</name>
<Object>fifo_A_PE_7_1_x138</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_1_x138_empty_n</name>
<Object>fifo_A_PE_7_1_x138</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_1_x138_read</name>
<Object>fifo_A_PE_7_1_x138</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_2_x139_din</name>
<Object>fifo_A_PE_7_2_x139</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_2_x139_full_n</name>
<Object>fifo_A_PE_7_2_x139</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_2_x139_write</name>
<Object>fifo_A_PE_7_2_x139</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_1_x176_dout</name>
<Object>fifo_B_PE_7_1_x176</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_1_x176_empty_n</name>
<Object>fifo_B_PE_7_1_x176</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_1_x176_read</name>
<Object>fifo_B_PE_7_1_x176</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_1_x177_din</name>
<Object>fifo_B_PE_8_1_x177</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_1_x177_full_n</name>
<Object>fifo_B_PE_8_1_x177</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_1_x177_write</name>
<Object>fifo_B_PE_8_1_x177</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_1_x1103_din</name>
<Object>fifo_C_drain_PE_7_1_x1103</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_1_x1103_full_n</name>
<Object>fifo_C_drain_PE_7_1_x1103</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_1_x1103_write</name>
<Object>fifo_C_drain_PE_7_1_x1103</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_8_0_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>133182</Best-caseLatency>
<Average-caseLatency>133182</Average-caseLatency>
<Worst-caseLatency>133182</Worst-caseLatency>
<Best-caseRealTimeLatency>0.444 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.444 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.444 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>133182</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_8_0_x1_loop_1_PE_wrapper_8_0_x1_loop_2>
<Name>PE_wrapper_8_0_x1_loop_1_PE_wrapper_8_0_x1_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</PE_wrapper_8_0_x1_loop_1_PE_wrapper_8_0_x1_loop_2>
<PE_wrapper_8_0_x1_loop_3_PE_wrapper_8_0_x1_loop_4_PE_wrapper_8_0_x1_loop_5>
<Name>PE_wrapper_8_0_x1_loop_3_PE_wrapper_8_0_x1_loop_4_PE_wrapper_8_0_x1_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>131130</Latency>
<AbsoluteTimeLatency>0.437 ms</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>63</PipelineDepth>
</PE_wrapper_8_0_x1_loop_3_PE_wrapper_8_0_x1_loop_4_PE_wrapper_8_0_x1_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>10</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>2807</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1647</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_8_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_8_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_8_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_8_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_8_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_8_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_8_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_8_0_x140_dout</name>
<Object>fifo_A_PE_8_0_x140</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_8_0_x140_empty_n</name>
<Object>fifo_A_PE_8_0_x140</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_8_0_x140_read</name>
<Object>fifo_A_PE_8_0_x140</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_8_1_x141_din</name>
<Object>fifo_A_PE_8_1_x141</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_8_1_x141_full_n</name>
<Object>fifo_A_PE_8_1_x141</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_8_1_x141_write</name>
<Object>fifo_A_PE_8_1_x141</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_0_x163_dout</name>
<Object>fifo_B_PE_8_0_x163</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_0_x163_empty_n</name>
<Object>fifo_B_PE_8_0_x163</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_0_x163_read</name>
<Object>fifo_B_PE_8_0_x163</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_9_0_x164_din</name>
<Object>fifo_B_PE_9_0_x164</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_9_0_x164_full_n</name>
<Object>fifo_B_PE_9_0_x164</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_9_0_x164_write</name>
<Object>fifo_B_PE_9_0_x164</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_8_0_x191_din</name>
<Object>fifo_C_drain_PE_8_0_x191</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_8_0_x191_full_n</name>
<Object>fifo_C_drain_PE_8_0_x191</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_8_0_x191_write</name>
<Object>fifo_C_drain_PE_8_0_x191</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_8_1_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>133182</Best-caseLatency>
<Average-caseLatency>133182</Average-caseLatency>
<Worst-caseLatency>133182</Worst-caseLatency>
<Best-caseRealTimeLatency>0.444 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.444 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.444 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>133182</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_8_1_x1_loop_1_PE_wrapper_8_1_x1_loop_2>
<Name>PE_wrapper_8_1_x1_loop_1_PE_wrapper_8_1_x1_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</PE_wrapper_8_1_x1_loop_1_PE_wrapper_8_1_x1_loop_2>
<PE_wrapper_8_1_x1_loop_3_PE_wrapper_8_1_x1_loop_4_PE_wrapper_8_1_x1_loop_5>
<Name>PE_wrapper_8_1_x1_loop_3_PE_wrapper_8_1_x1_loop_4_PE_wrapper_8_1_x1_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>131130</Latency>
<AbsoluteTimeLatency>0.437 ms</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>63</PipelineDepth>
</PE_wrapper_8_1_x1_loop_3_PE_wrapper_8_1_x1_loop_4_PE_wrapper_8_1_x1_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>10</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>2807</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1647</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_8_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_8_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_8_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_8_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_8_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_8_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_8_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_8_1_x141_dout</name>
<Object>fifo_A_PE_8_1_x141</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_8_1_x141_empty_n</name>
<Object>fifo_A_PE_8_1_x141</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_8_1_x141_read</name>
<Object>fifo_A_PE_8_1_x141</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_8_2_x142_din</name>
<Object>fifo_A_PE_8_2_x142</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_8_2_x142_full_n</name>
<Object>fifo_A_PE_8_2_x142</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_8_2_x142_write</name>
<Object>fifo_A_PE_8_2_x142</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_1_x177_dout</name>
<Object>fifo_B_PE_8_1_x177</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_1_x177_empty_n</name>
<Object>fifo_B_PE_8_1_x177</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_1_x177_read</name>
<Object>fifo_B_PE_8_1_x177</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_9_1_x178_din</name>
<Object>fifo_B_PE_9_1_x178</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_9_1_x178_full_n</name>
<Object>fifo_B_PE_9_1_x178</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_9_1_x178_write</name>
<Object>fifo_B_PE_9_1_x178</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_8_1_x1104_din</name>
<Object>fifo_C_drain_PE_8_1_x1104</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_8_1_x1104_full_n</name>
<Object>fifo_C_drain_PE_8_1_x1104</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_8_1_x1104_write</name>
<Object>fifo_C_drain_PE_8_1_x1104</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_9_0_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>133182</Best-caseLatency>
<Average-caseLatency>133182</Average-caseLatency>
<Worst-caseLatency>133182</Worst-caseLatency>
<Best-caseRealTimeLatency>0.444 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.444 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.444 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>133182</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_9_0_x1_loop_1_PE_wrapper_9_0_x1_loop_2>
<Name>PE_wrapper_9_0_x1_loop_1_PE_wrapper_9_0_x1_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</PE_wrapper_9_0_x1_loop_1_PE_wrapper_9_0_x1_loop_2>
<PE_wrapper_9_0_x1_loop_3_PE_wrapper_9_0_x1_loop_4_PE_wrapper_9_0_x1_loop_5>
<Name>PE_wrapper_9_0_x1_loop_3_PE_wrapper_9_0_x1_loop_4_PE_wrapper_9_0_x1_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>131130</Latency>
<AbsoluteTimeLatency>0.437 ms</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>63</PipelineDepth>
</PE_wrapper_9_0_x1_loop_3_PE_wrapper_9_0_x1_loop_4_PE_wrapper_9_0_x1_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>10</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>2807</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1647</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_9_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_9_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_9_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_9_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_9_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_9_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_9_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_9_0_x143_dout</name>
<Object>fifo_A_PE_9_0_x143</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_9_0_x143_empty_n</name>
<Object>fifo_A_PE_9_0_x143</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_9_0_x143_read</name>
<Object>fifo_A_PE_9_0_x143</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_9_1_x144_din</name>
<Object>fifo_A_PE_9_1_x144</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_9_1_x144_full_n</name>
<Object>fifo_A_PE_9_1_x144</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_9_1_x144_write</name>
<Object>fifo_A_PE_9_1_x144</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_9_0_x164_dout</name>
<Object>fifo_B_PE_9_0_x164</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_9_0_x164_empty_n</name>
<Object>fifo_B_PE_9_0_x164</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_9_0_x164_read</name>
<Object>fifo_B_PE_9_0_x164</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_10_0_x165_din</name>
<Object>fifo_B_PE_10_0_x165</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_10_0_x165_full_n</name>
<Object>fifo_B_PE_10_0_x165</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_10_0_x165_write</name>
<Object>fifo_B_PE_10_0_x165</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_9_0_x192_din</name>
<Object>fifo_C_drain_PE_9_0_x192</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_9_0_x192_full_n</name>
<Object>fifo_C_drain_PE_9_0_x192</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_9_0_x192_write</name>
<Object>fifo_C_drain_PE_9_0_x192</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_9_1_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>133182</Best-caseLatency>
<Average-caseLatency>133182</Average-caseLatency>
<Worst-caseLatency>133182</Worst-caseLatency>
<Best-caseRealTimeLatency>0.444 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.444 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.444 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>133182</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_9_1_x1_loop_1_PE_wrapper_9_1_x1_loop_2>
<Name>PE_wrapper_9_1_x1_loop_1_PE_wrapper_9_1_x1_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</PE_wrapper_9_1_x1_loop_1_PE_wrapper_9_1_x1_loop_2>
<PE_wrapper_9_1_x1_loop_3_PE_wrapper_9_1_x1_loop_4_PE_wrapper_9_1_x1_loop_5>
<Name>PE_wrapper_9_1_x1_loop_3_PE_wrapper_9_1_x1_loop_4_PE_wrapper_9_1_x1_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>131130</Latency>
<AbsoluteTimeLatency>0.437 ms</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>63</PipelineDepth>
</PE_wrapper_9_1_x1_loop_3_PE_wrapper_9_1_x1_loop_4_PE_wrapper_9_1_x1_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>10</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>2807</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1647</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_9_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_9_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_9_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_9_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_9_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_9_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_9_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_9_1_x144_dout</name>
<Object>fifo_A_PE_9_1_x144</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_9_1_x144_empty_n</name>
<Object>fifo_A_PE_9_1_x144</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_9_1_x144_read</name>
<Object>fifo_A_PE_9_1_x144</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_9_2_x145_din</name>
<Object>fifo_A_PE_9_2_x145</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_9_2_x145_full_n</name>
<Object>fifo_A_PE_9_2_x145</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_9_2_x145_write</name>
<Object>fifo_A_PE_9_2_x145</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_9_1_x178_dout</name>
<Object>fifo_B_PE_9_1_x178</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_9_1_x178_empty_n</name>
<Object>fifo_B_PE_9_1_x178</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_9_1_x178_read</name>
<Object>fifo_B_PE_9_1_x178</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_10_1_x179_din</name>
<Object>fifo_B_PE_10_1_x179</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_10_1_x179_full_n</name>
<Object>fifo_B_PE_10_1_x179</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_10_1_x179_write</name>
<Object>fifo_B_PE_10_1_x179</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_9_1_x1105_din</name>
<Object>fifo_C_drain_PE_9_1_x1105</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_9_1_x1105_full_n</name>
<Object>fifo_C_drain_PE_9_1_x1105</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_9_1_x1105_write</name>
<Object>fifo_C_drain_PE_9_1_x1105</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_10_0_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>133182</Best-caseLatency>
<Average-caseLatency>133182</Average-caseLatency>
<Worst-caseLatency>133182</Worst-caseLatency>
<Best-caseRealTimeLatency>0.444 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.444 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.444 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>133182</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_10_0_x1_loop_1_PE_wrapper_10_0_x1_loop_2>
<Name>PE_wrapper_10_0_x1_loop_1_PE_wrapper_10_0_x1_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</PE_wrapper_10_0_x1_loop_1_PE_wrapper_10_0_x1_loop_2>
<PE_wrapper_10_0_x1_loop_3_PE_wrapper_10_0_x1_loop_4_PE_wrapper_10_0_x1_loop_5>
<Name>PE_wrapper_10_0_x1_loop_3_PE_wrapper_10_0_x1_loop_4_PE_wrapper_10_0_x1_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>131130</Latency>
<AbsoluteTimeLatency>0.437 ms</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>63</PipelineDepth>
</PE_wrapper_10_0_x1_loop_3_PE_wrapper_10_0_x1_loop_4_PE_wrapper_10_0_x1_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>10</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>2807</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1647</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_10_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_10_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_10_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_10_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_10_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_10_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_10_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_10_0_x146_dout</name>
<Object>fifo_A_PE_10_0_x146</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_10_0_x146_empty_n</name>
<Object>fifo_A_PE_10_0_x146</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_10_0_x146_read</name>
<Object>fifo_A_PE_10_0_x146</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_10_1_x147_din</name>
<Object>fifo_A_PE_10_1_x147</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_10_1_x147_full_n</name>
<Object>fifo_A_PE_10_1_x147</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_10_1_x147_write</name>
<Object>fifo_A_PE_10_1_x147</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_10_0_x165_dout</name>
<Object>fifo_B_PE_10_0_x165</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_10_0_x165_empty_n</name>
<Object>fifo_B_PE_10_0_x165</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_10_0_x165_read</name>
<Object>fifo_B_PE_10_0_x165</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_11_0_x166_din</name>
<Object>fifo_B_PE_11_0_x166</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_11_0_x166_full_n</name>
<Object>fifo_B_PE_11_0_x166</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_11_0_x166_write</name>
<Object>fifo_B_PE_11_0_x166</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_10_0_x193_din</name>
<Object>fifo_C_drain_PE_10_0_x193</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_10_0_x193_full_n</name>
<Object>fifo_C_drain_PE_10_0_x193</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_10_0_x193_write</name>
<Object>fifo_C_drain_PE_10_0_x193</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_10_1_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>133182</Best-caseLatency>
<Average-caseLatency>133182</Average-caseLatency>
<Worst-caseLatency>133182</Worst-caseLatency>
<Best-caseRealTimeLatency>0.444 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.444 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.444 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>133182</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_10_1_x1_loop_1_PE_wrapper_10_1_x1_loop_2>
<Name>PE_wrapper_10_1_x1_loop_1_PE_wrapper_10_1_x1_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</PE_wrapper_10_1_x1_loop_1_PE_wrapper_10_1_x1_loop_2>
<PE_wrapper_10_1_x1_loop_3_PE_wrapper_10_1_x1_loop_4_PE_wrapper_10_1_x1_loop_5>
<Name>PE_wrapper_10_1_x1_loop_3_PE_wrapper_10_1_x1_loop_4_PE_wrapper_10_1_x1_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>131130</Latency>
<AbsoluteTimeLatency>0.437 ms</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>63</PipelineDepth>
</PE_wrapper_10_1_x1_loop_3_PE_wrapper_10_1_x1_loop_4_PE_wrapper_10_1_x1_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>10</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>2807</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1647</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_10_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_10_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_10_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_10_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_10_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_10_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_10_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_10_1_x147_dout</name>
<Object>fifo_A_PE_10_1_x147</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_10_1_x147_empty_n</name>
<Object>fifo_A_PE_10_1_x147</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_10_1_x147_read</name>
<Object>fifo_A_PE_10_1_x147</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_10_2_x148_din</name>
<Object>fifo_A_PE_10_2_x148</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_10_2_x148_full_n</name>
<Object>fifo_A_PE_10_2_x148</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_10_2_x148_write</name>
<Object>fifo_A_PE_10_2_x148</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_10_1_x179_dout</name>
<Object>fifo_B_PE_10_1_x179</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_10_1_x179_empty_n</name>
<Object>fifo_B_PE_10_1_x179</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_10_1_x179_read</name>
<Object>fifo_B_PE_10_1_x179</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_11_1_x180_din</name>
<Object>fifo_B_PE_11_1_x180</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_11_1_x180_full_n</name>
<Object>fifo_B_PE_11_1_x180</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_11_1_x180_write</name>
<Object>fifo_B_PE_11_1_x180</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_10_1_x1106_din</name>
<Object>fifo_C_drain_PE_10_1_x1106</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_10_1_x1106_full_n</name>
<Object>fifo_C_drain_PE_10_1_x1106</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_10_1_x1106_write</name>
<Object>fifo_C_drain_PE_10_1_x1106</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_11_0_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>133182</Best-caseLatency>
<Average-caseLatency>133182</Average-caseLatency>
<Worst-caseLatency>133182</Worst-caseLatency>
<Best-caseRealTimeLatency>0.444 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.444 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.444 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>133182</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_11_0_x1_loop_1_PE_wrapper_11_0_x1_loop_2>
<Name>PE_wrapper_11_0_x1_loop_1_PE_wrapper_11_0_x1_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</PE_wrapper_11_0_x1_loop_1_PE_wrapper_11_0_x1_loop_2>
<PE_wrapper_11_0_x1_loop_3_PE_wrapper_11_0_x1_loop_4_PE_wrapper_11_0_x1_loop_5>
<Name>PE_wrapper_11_0_x1_loop_3_PE_wrapper_11_0_x1_loop_4_PE_wrapper_11_0_x1_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>131130</Latency>
<AbsoluteTimeLatency>0.437 ms</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>63</PipelineDepth>
</PE_wrapper_11_0_x1_loop_3_PE_wrapper_11_0_x1_loop_4_PE_wrapper_11_0_x1_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>10</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>2807</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1647</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_11_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_11_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_11_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_11_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_11_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_11_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_11_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_11_0_x149_dout</name>
<Object>fifo_A_PE_11_0_x149</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_11_0_x149_empty_n</name>
<Object>fifo_A_PE_11_0_x149</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_11_0_x149_read</name>
<Object>fifo_A_PE_11_0_x149</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_11_1_x150_din</name>
<Object>fifo_A_PE_11_1_x150</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_11_1_x150_full_n</name>
<Object>fifo_A_PE_11_1_x150</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_11_1_x150_write</name>
<Object>fifo_A_PE_11_1_x150</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_11_0_x166_dout</name>
<Object>fifo_B_PE_11_0_x166</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_11_0_x166_empty_n</name>
<Object>fifo_B_PE_11_0_x166</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_11_0_x166_read</name>
<Object>fifo_B_PE_11_0_x166</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_12_0_x167_din</name>
<Object>fifo_B_PE_12_0_x167</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_12_0_x167_full_n</name>
<Object>fifo_B_PE_12_0_x167</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_12_0_x167_write</name>
<Object>fifo_B_PE_12_0_x167</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_11_0_x194_din</name>
<Object>fifo_C_drain_PE_11_0_x194</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_11_0_x194_full_n</name>
<Object>fifo_C_drain_PE_11_0_x194</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_11_0_x194_write</name>
<Object>fifo_C_drain_PE_11_0_x194</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_11_1_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>133182</Best-caseLatency>
<Average-caseLatency>133182</Average-caseLatency>
<Worst-caseLatency>133182</Worst-caseLatency>
<Best-caseRealTimeLatency>0.444 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.444 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.444 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>133182</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_11_1_x1_loop_1_PE_wrapper_11_1_x1_loop_2>
<Name>PE_wrapper_11_1_x1_loop_1_PE_wrapper_11_1_x1_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</PE_wrapper_11_1_x1_loop_1_PE_wrapper_11_1_x1_loop_2>
<PE_wrapper_11_1_x1_loop_3_PE_wrapper_11_1_x1_loop_4_PE_wrapper_11_1_x1_loop_5>
<Name>PE_wrapper_11_1_x1_loop_3_PE_wrapper_11_1_x1_loop_4_PE_wrapper_11_1_x1_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>131130</Latency>
<AbsoluteTimeLatency>0.437 ms</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>63</PipelineDepth>
</PE_wrapper_11_1_x1_loop_3_PE_wrapper_11_1_x1_loop_4_PE_wrapper_11_1_x1_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>10</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>2807</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1647</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_11_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_11_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_11_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_11_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_11_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_11_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_11_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_11_1_x150_dout</name>
<Object>fifo_A_PE_11_1_x150</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_11_1_x150_empty_n</name>
<Object>fifo_A_PE_11_1_x150</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_11_1_x150_read</name>
<Object>fifo_A_PE_11_1_x150</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_11_2_x151_din</name>
<Object>fifo_A_PE_11_2_x151</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_11_2_x151_full_n</name>
<Object>fifo_A_PE_11_2_x151</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_11_2_x151_write</name>
<Object>fifo_A_PE_11_2_x151</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_11_1_x180_dout</name>
<Object>fifo_B_PE_11_1_x180</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_11_1_x180_empty_n</name>
<Object>fifo_B_PE_11_1_x180</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_11_1_x180_read</name>
<Object>fifo_B_PE_11_1_x180</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_12_1_x181_din</name>
<Object>fifo_B_PE_12_1_x181</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_12_1_x181_full_n</name>
<Object>fifo_B_PE_12_1_x181</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_12_1_x181_write</name>
<Object>fifo_B_PE_12_1_x181</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_11_1_x1107_din</name>
<Object>fifo_C_drain_PE_11_1_x1107</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_11_1_x1107_full_n</name>
<Object>fifo_C_drain_PE_11_1_x1107</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_11_1_x1107_write</name>
<Object>fifo_C_drain_PE_11_1_x1107</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_12_0_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>133182</Best-caseLatency>
<Average-caseLatency>133182</Average-caseLatency>
<Worst-caseLatency>133182</Worst-caseLatency>
<Best-caseRealTimeLatency>0.444 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.444 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.444 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>133182</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_12_0_x1_loop_1_PE_wrapper_12_0_x1_loop_2>
<Name>PE_wrapper_12_0_x1_loop_1_PE_wrapper_12_0_x1_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</PE_wrapper_12_0_x1_loop_1_PE_wrapper_12_0_x1_loop_2>
<PE_wrapper_12_0_x1_loop_3_PE_wrapper_12_0_x1_loop_4_PE_wrapper_12_0_x1_loop_5>
<Name>PE_wrapper_12_0_x1_loop_3_PE_wrapper_12_0_x1_loop_4_PE_wrapper_12_0_x1_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>131130</Latency>
<AbsoluteTimeLatency>0.437 ms</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>63</PipelineDepth>
</PE_wrapper_12_0_x1_loop_3_PE_wrapper_12_0_x1_loop_4_PE_wrapper_12_0_x1_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>10</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>2807</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1647</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_12_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_12_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_12_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_12_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_12_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_12_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_12_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_12_0_x152_dout</name>
<Object>fifo_A_PE_12_0_x152</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_12_0_x152_empty_n</name>
<Object>fifo_A_PE_12_0_x152</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_12_0_x152_read</name>
<Object>fifo_A_PE_12_0_x152</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_12_1_x153_din</name>
<Object>fifo_A_PE_12_1_x153</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_12_1_x153_full_n</name>
<Object>fifo_A_PE_12_1_x153</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_12_1_x153_write</name>
<Object>fifo_A_PE_12_1_x153</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_12_0_x167_dout</name>
<Object>fifo_B_PE_12_0_x167</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_12_0_x167_empty_n</name>
<Object>fifo_B_PE_12_0_x167</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_12_0_x167_read</name>
<Object>fifo_B_PE_12_0_x167</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_13_0_x168_din</name>
<Object>fifo_B_PE_13_0_x168</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_13_0_x168_full_n</name>
<Object>fifo_B_PE_13_0_x168</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_13_0_x168_write</name>
<Object>fifo_B_PE_13_0_x168</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_12_0_x195_din</name>
<Object>fifo_C_drain_PE_12_0_x195</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_12_0_x195_full_n</name>
<Object>fifo_C_drain_PE_12_0_x195</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_12_0_x195_write</name>
<Object>fifo_C_drain_PE_12_0_x195</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_12_1_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>133182</Best-caseLatency>
<Average-caseLatency>133182</Average-caseLatency>
<Worst-caseLatency>133182</Worst-caseLatency>
<Best-caseRealTimeLatency>0.444 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.444 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.444 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>133182</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_12_1_x1_loop_1_PE_wrapper_12_1_x1_loop_2>
<Name>PE_wrapper_12_1_x1_loop_1_PE_wrapper_12_1_x1_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</PE_wrapper_12_1_x1_loop_1_PE_wrapper_12_1_x1_loop_2>
<PE_wrapper_12_1_x1_loop_3_PE_wrapper_12_1_x1_loop_4_PE_wrapper_12_1_x1_loop_5>
<Name>PE_wrapper_12_1_x1_loop_3_PE_wrapper_12_1_x1_loop_4_PE_wrapper_12_1_x1_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>131130</Latency>
<AbsoluteTimeLatency>0.437 ms</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>63</PipelineDepth>
</PE_wrapper_12_1_x1_loop_3_PE_wrapper_12_1_x1_loop_4_PE_wrapper_12_1_x1_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>10</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>2807</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1647</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_12_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_12_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_12_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_12_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_12_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_12_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_12_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_12_1_x153_dout</name>
<Object>fifo_A_PE_12_1_x153</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_12_1_x153_empty_n</name>
<Object>fifo_A_PE_12_1_x153</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_12_1_x153_read</name>
<Object>fifo_A_PE_12_1_x153</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_12_2_x154_din</name>
<Object>fifo_A_PE_12_2_x154</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_12_2_x154_full_n</name>
<Object>fifo_A_PE_12_2_x154</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_12_2_x154_write</name>
<Object>fifo_A_PE_12_2_x154</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_12_1_x181_dout</name>
<Object>fifo_B_PE_12_1_x181</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_12_1_x181_empty_n</name>
<Object>fifo_B_PE_12_1_x181</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_12_1_x181_read</name>
<Object>fifo_B_PE_12_1_x181</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_13_1_x182_din</name>
<Object>fifo_B_PE_13_1_x182</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_13_1_x182_full_n</name>
<Object>fifo_B_PE_13_1_x182</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_13_1_x182_write</name>
<Object>fifo_B_PE_13_1_x182</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_12_1_x1108_din</name>
<Object>fifo_C_drain_PE_12_1_x1108</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_12_1_x1108_full_n</name>
<Object>fifo_C_drain_PE_12_1_x1108</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_12_1_x1108_write</name>
<Object>fifo_C_drain_PE_12_1_x1108</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_PE_dummy_0_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.217</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>32770</Best-caseLatency>
<Average-caseLatency>32770</Average-caseLatency>
<Worst-caseLatency>32770</Worst-caseLatency>
<Best-caseRealTimeLatency>0.109 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.109 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.109 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>32770</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_PE_dummy_0_x1_loop_1_A_PE_dummy_0_x1_loop_2_A_PE_dummy_0_x1_loop_3>
<Name>A_PE_dummy_0_x1_loop_1_A_PE_dummy_0_x1_loop_2_A_PE_dummy_0_x1_loop_3</Name>
<TripCount>32768</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_PE_dummy_0_x1_loop_1_A_PE_dummy_0_x1_loop_2_A_PE_dummy_0_x1_loop_3>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>23</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>107</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_PE_dummy_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_PE_dummy_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_PE_dummy_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_PE_dummy_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_PE_dummy_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_PE_dummy_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_PE_dummy_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_2_x118_dout</name>
<Object>fifo_A_PE_0_2_x118</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_2_x118_empty_n</name>
<Object>fifo_A_PE_0_2_x118</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_2_x118_read</name>
<Object>fifo_A_PE_0_2_x118</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_PE_dummy_1_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.217</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>32770</Best-caseLatency>
<Average-caseLatency>32770</Average-caseLatency>
<Worst-caseLatency>32770</Worst-caseLatency>
<Best-caseRealTimeLatency>0.109 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.109 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.109 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>32770</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_PE_dummy_1_x1_loop_1_A_PE_dummy_1_x1_loop_2_A_PE_dummy_1_x1_loop_3>
<Name>A_PE_dummy_1_x1_loop_1_A_PE_dummy_1_x1_loop_2_A_PE_dummy_1_x1_loop_3</Name>
<TripCount>32768</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_PE_dummy_1_x1_loop_1_A_PE_dummy_1_x1_loop_2_A_PE_dummy_1_x1_loop_3>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>23</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>107</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_PE_dummy_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_PE_dummy_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_PE_dummy_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_PE_dummy_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_PE_dummy_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_PE_dummy_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_PE_dummy_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_2_x121_dout</name>
<Object>fifo_A_PE_1_2_x121</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_2_x121_empty_n</name>
<Object>fifo_A_PE_1_2_x121</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_2_x121_read</name>
<Object>fifo_A_PE_1_2_x121</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_PE_dummy_2_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.217</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>32770</Best-caseLatency>
<Average-caseLatency>32770</Average-caseLatency>
<Worst-caseLatency>32770</Worst-caseLatency>
<Best-caseRealTimeLatency>0.109 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.109 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.109 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>32770</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_PE_dummy_2_x1_loop_1_A_PE_dummy_2_x1_loop_2_A_PE_dummy_2_x1_loop_3>
<Name>A_PE_dummy_2_x1_loop_1_A_PE_dummy_2_x1_loop_2_A_PE_dummy_2_x1_loop_3</Name>
<TripCount>32768</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_PE_dummy_2_x1_loop_1_A_PE_dummy_2_x1_loop_2_A_PE_dummy_2_x1_loop_3>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>23</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>107</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_PE_dummy_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_PE_dummy_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_PE_dummy_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_PE_dummy_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_PE_dummy_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_PE_dummy_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_PE_dummy_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_2_x124_dout</name>
<Object>fifo_A_PE_2_2_x124</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_2_x124_empty_n</name>
<Object>fifo_A_PE_2_2_x124</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_2_x124_read</name>
<Object>fifo_A_PE_2_2_x124</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_PE_dummy_3_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.217</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>32770</Best-caseLatency>
<Average-caseLatency>32770</Average-caseLatency>
<Worst-caseLatency>32770</Worst-caseLatency>
<Best-caseRealTimeLatency>0.109 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.109 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.109 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>32770</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_PE_dummy_3_x1_loop_1_A_PE_dummy_3_x1_loop_2_A_PE_dummy_3_x1_loop_3>
<Name>A_PE_dummy_3_x1_loop_1_A_PE_dummy_3_x1_loop_2_A_PE_dummy_3_x1_loop_3</Name>
<TripCount>32768</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_PE_dummy_3_x1_loop_1_A_PE_dummy_3_x1_loop_2_A_PE_dummy_3_x1_loop_3>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>23</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>107</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_PE_dummy_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_PE_dummy_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_PE_dummy_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_PE_dummy_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_PE_dummy_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_PE_dummy_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_PE_dummy_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_2_x127_dout</name>
<Object>fifo_A_PE_3_2_x127</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_2_x127_empty_n</name>
<Object>fifo_A_PE_3_2_x127</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_2_x127_read</name>
<Object>fifo_A_PE_3_2_x127</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_PE_dummy_4_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.217</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>32770</Best-caseLatency>
<Average-caseLatency>32770</Average-caseLatency>
<Worst-caseLatency>32770</Worst-caseLatency>
<Best-caseRealTimeLatency>0.109 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.109 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.109 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>32770</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_PE_dummy_4_x1_loop_1_A_PE_dummy_4_x1_loop_2_A_PE_dummy_4_x1_loop_3>
<Name>A_PE_dummy_4_x1_loop_1_A_PE_dummy_4_x1_loop_2_A_PE_dummy_4_x1_loop_3</Name>
<TripCount>32768</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_PE_dummy_4_x1_loop_1_A_PE_dummy_4_x1_loop_2_A_PE_dummy_4_x1_loop_3>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>23</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>107</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_PE_dummy_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_PE_dummy_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_PE_dummy_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_PE_dummy_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_PE_dummy_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_PE_dummy_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_PE_dummy_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_2_x130_dout</name>
<Object>fifo_A_PE_4_2_x130</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_2_x130_empty_n</name>
<Object>fifo_A_PE_4_2_x130</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_2_x130_read</name>
<Object>fifo_A_PE_4_2_x130</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_PE_dummy_5_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.217</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>32770</Best-caseLatency>
<Average-caseLatency>32770</Average-caseLatency>
<Worst-caseLatency>32770</Worst-caseLatency>
<Best-caseRealTimeLatency>0.109 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.109 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.109 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>32770</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_PE_dummy_5_x1_loop_1_A_PE_dummy_5_x1_loop_2_A_PE_dummy_5_x1_loop_3>
<Name>A_PE_dummy_5_x1_loop_1_A_PE_dummy_5_x1_loop_2_A_PE_dummy_5_x1_loop_3</Name>
<TripCount>32768</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_PE_dummy_5_x1_loop_1_A_PE_dummy_5_x1_loop_2_A_PE_dummy_5_x1_loop_3>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>23</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>107</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_PE_dummy_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_PE_dummy_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_PE_dummy_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_PE_dummy_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_PE_dummy_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_PE_dummy_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_PE_dummy_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_2_x133_dout</name>
<Object>fifo_A_PE_5_2_x133</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_2_x133_empty_n</name>
<Object>fifo_A_PE_5_2_x133</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_2_x133_read</name>
<Object>fifo_A_PE_5_2_x133</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_PE_dummy_6_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.217</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>32770</Best-caseLatency>
<Average-caseLatency>32770</Average-caseLatency>
<Worst-caseLatency>32770</Worst-caseLatency>
<Best-caseRealTimeLatency>0.109 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.109 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.109 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>32770</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_PE_dummy_6_x1_loop_1_A_PE_dummy_6_x1_loop_2_A_PE_dummy_6_x1_loop_3>
<Name>A_PE_dummy_6_x1_loop_1_A_PE_dummy_6_x1_loop_2_A_PE_dummy_6_x1_loop_3</Name>
<TripCount>32768</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_PE_dummy_6_x1_loop_1_A_PE_dummy_6_x1_loop_2_A_PE_dummy_6_x1_loop_3>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>23</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>107</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_PE_dummy_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_PE_dummy_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_PE_dummy_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_PE_dummy_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_PE_dummy_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_PE_dummy_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_PE_dummy_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_2_x136_dout</name>
<Object>fifo_A_PE_6_2_x136</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_2_x136_empty_n</name>
<Object>fifo_A_PE_6_2_x136</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_2_x136_read</name>
<Object>fifo_A_PE_6_2_x136</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_PE_dummy_7_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.217</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>32770</Best-caseLatency>
<Average-caseLatency>32770</Average-caseLatency>
<Worst-caseLatency>32770</Worst-caseLatency>
<Best-caseRealTimeLatency>0.109 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.109 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.109 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>32770</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_PE_dummy_7_x1_loop_1_A_PE_dummy_7_x1_loop_2_A_PE_dummy_7_x1_loop_3>
<Name>A_PE_dummy_7_x1_loop_1_A_PE_dummy_7_x1_loop_2_A_PE_dummy_7_x1_loop_3</Name>
<TripCount>32768</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_PE_dummy_7_x1_loop_1_A_PE_dummy_7_x1_loop_2_A_PE_dummy_7_x1_loop_3>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>23</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>107</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_PE_dummy_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_PE_dummy_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_PE_dummy_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_PE_dummy_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_PE_dummy_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_PE_dummy_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_PE_dummy_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_2_x139_dout</name>
<Object>fifo_A_PE_7_2_x139</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_2_x139_empty_n</name>
<Object>fifo_A_PE_7_2_x139</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_2_x139_read</name>
<Object>fifo_A_PE_7_2_x139</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_PE_dummy_8_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.217</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>32770</Best-caseLatency>
<Average-caseLatency>32770</Average-caseLatency>
<Worst-caseLatency>32770</Worst-caseLatency>
<Best-caseRealTimeLatency>0.109 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.109 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.109 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>32770</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_PE_dummy_8_x1_loop_1_A_PE_dummy_8_x1_loop_2_A_PE_dummy_8_x1_loop_3>
<Name>A_PE_dummy_8_x1_loop_1_A_PE_dummy_8_x1_loop_2_A_PE_dummy_8_x1_loop_3</Name>
<TripCount>32768</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_PE_dummy_8_x1_loop_1_A_PE_dummy_8_x1_loop_2_A_PE_dummy_8_x1_loop_3>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>23</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>107</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_PE_dummy_8_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_PE_dummy_8_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_PE_dummy_8_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_PE_dummy_8_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_PE_dummy_8_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_PE_dummy_8_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_PE_dummy_8_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_8_2_x142_dout</name>
<Object>fifo_A_PE_8_2_x142</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_8_2_x142_empty_n</name>
<Object>fifo_A_PE_8_2_x142</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_8_2_x142_read</name>
<Object>fifo_A_PE_8_2_x142</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_PE_dummy_9_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.217</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>32770</Best-caseLatency>
<Average-caseLatency>32770</Average-caseLatency>
<Worst-caseLatency>32770</Worst-caseLatency>
<Best-caseRealTimeLatency>0.109 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.109 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.109 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>32770</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_PE_dummy_9_x1_loop_1_A_PE_dummy_9_x1_loop_2_A_PE_dummy_9_x1_loop_3>
<Name>A_PE_dummy_9_x1_loop_1_A_PE_dummy_9_x1_loop_2_A_PE_dummy_9_x1_loop_3</Name>
<TripCount>32768</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_PE_dummy_9_x1_loop_1_A_PE_dummy_9_x1_loop_2_A_PE_dummy_9_x1_loop_3>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>23</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>107</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_PE_dummy_9_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_PE_dummy_9_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_PE_dummy_9_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_PE_dummy_9_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_PE_dummy_9_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_PE_dummy_9_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_PE_dummy_9_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_9_2_x145_dout</name>
<Object>fifo_A_PE_9_2_x145</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_9_2_x145_empty_n</name>
<Object>fifo_A_PE_9_2_x145</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_9_2_x145_read</name>
<Object>fifo_A_PE_9_2_x145</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_PE_dummy_10_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.217</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>32770</Best-caseLatency>
<Average-caseLatency>32770</Average-caseLatency>
<Worst-caseLatency>32770</Worst-caseLatency>
<Best-caseRealTimeLatency>0.109 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.109 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.109 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>32770</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_PE_dummy_10_x1_loop_1_A_PE_dummy_10_x1_loop_2_A_PE_dummy_10_x1_loop_3>
<Name>A_PE_dummy_10_x1_loop_1_A_PE_dummy_10_x1_loop_2_A_PE_dummy_10_x1_loop_3</Name>
<TripCount>32768</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_PE_dummy_10_x1_loop_1_A_PE_dummy_10_x1_loop_2_A_PE_dummy_10_x1_loop_3>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>23</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>107</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_PE_dummy_10_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_PE_dummy_10_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_PE_dummy_10_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_PE_dummy_10_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_PE_dummy_10_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_PE_dummy_10_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_PE_dummy_10_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_10_2_x148_dout</name>
<Object>fifo_A_PE_10_2_x148</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_10_2_x148_empty_n</name>
<Object>fifo_A_PE_10_2_x148</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_10_2_x148_read</name>
<Object>fifo_A_PE_10_2_x148</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_PE_dummy_11_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.217</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>32770</Best-caseLatency>
<Average-caseLatency>32770</Average-caseLatency>
<Worst-caseLatency>32770</Worst-caseLatency>
<Best-caseRealTimeLatency>0.109 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.109 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.109 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>32770</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_PE_dummy_11_x1_loop_1_A_PE_dummy_11_x1_loop_2_A_PE_dummy_11_x1_loop_3>
<Name>A_PE_dummy_11_x1_loop_1_A_PE_dummy_11_x1_loop_2_A_PE_dummy_11_x1_loop_3</Name>
<TripCount>32768</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_PE_dummy_11_x1_loop_1_A_PE_dummy_11_x1_loop_2_A_PE_dummy_11_x1_loop_3>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>23</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>107</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_PE_dummy_11_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_PE_dummy_11_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_PE_dummy_11_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_PE_dummy_11_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_PE_dummy_11_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_PE_dummy_11_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_PE_dummy_11_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_11_2_x151_dout</name>
<Object>fifo_A_PE_11_2_x151</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_11_2_x151_empty_n</name>
<Object>fifo_A_PE_11_2_x151</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_11_2_x151_read</name>
<Object>fifo_A_PE_11_2_x151</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_PE_dummy_12_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.217</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>32770</Best-caseLatency>
<Average-caseLatency>32770</Average-caseLatency>
<Worst-caseLatency>32770</Worst-caseLatency>
<Best-caseRealTimeLatency>0.109 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.109 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.109 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>32770</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_PE_dummy_12_x1_loop_1_A_PE_dummy_12_x1_loop_2_A_PE_dummy_12_x1_loop_3>
<Name>A_PE_dummy_12_x1_loop_1_A_PE_dummy_12_x1_loop_2_A_PE_dummy_12_x1_loop_3</Name>
<TripCount>32768</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_PE_dummy_12_x1_loop_1_A_PE_dummy_12_x1_loop_2_A_PE_dummy_12_x1_loop_3>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>23</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>107</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_PE_dummy_12_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_PE_dummy_12_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_PE_dummy_12_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_PE_dummy_12_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_PE_dummy_12_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_PE_dummy_12_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_PE_dummy_12_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_12_2_x154_dout</name>
<Object>fifo_A_PE_12_2_x154</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_12_2_x154_empty_n</name>
<Object>fifo_A_PE_12_2_x154</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_12_2_x154_read</name>
<Object>fifo_A_PE_12_2_x154</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_PE_dummy_0_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.217</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>32770</Best-caseLatency>
<Average-caseLatency>32770</Average-caseLatency>
<Worst-caseLatency>32770</Worst-caseLatency>
<Best-caseRealTimeLatency>0.109 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.109 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.109 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>32770</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_PE_dummy_0_x1_loop_1_B_PE_dummy_0_x1_loop_2_B_PE_dummy_0_x1_loop_3>
<Name>B_PE_dummy_0_x1_loop_1_B_PE_dummy_0_x1_loop_2_B_PE_dummy_0_x1_loop_3</Name>
<TripCount>32768</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</B_PE_dummy_0_x1_loop_1_B_PE_dummy_0_x1_loop_2_B_PE_dummy_0_x1_loop_3>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>23</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>107</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_PE_dummy_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_PE_dummy_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_PE_dummy_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_PE_dummy_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_PE_dummy_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_PE_dummy_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_PE_dummy_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_13_0_x168_dout</name>
<Object>fifo_B_PE_13_0_x168</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_13_0_x168_empty_n</name>
<Object>fifo_B_PE_13_0_x168</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_13_0_x168_read</name>
<Object>fifo_B_PE_13_0_x168</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_PE_dummy_1_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.217</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>32770</Best-caseLatency>
<Average-caseLatency>32770</Average-caseLatency>
<Worst-caseLatency>32770</Worst-caseLatency>
<Best-caseRealTimeLatency>0.109 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.109 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.109 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>32770</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_PE_dummy_1_x1_loop_1_B_PE_dummy_1_x1_loop_2_B_PE_dummy_1_x1_loop_3>
<Name>B_PE_dummy_1_x1_loop_1_B_PE_dummy_1_x1_loop_2_B_PE_dummy_1_x1_loop_3</Name>
<TripCount>32768</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</B_PE_dummy_1_x1_loop_1_B_PE_dummy_1_x1_loop_2_B_PE_dummy_1_x1_loop_3>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>23</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>107</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_PE_dummy_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_PE_dummy_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_PE_dummy_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_PE_dummy_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_PE_dummy_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_PE_dummy_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_PE_dummy_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_13_1_x182_dout</name>
<Object>fifo_B_PE_13_1_x182</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_13_1_x182_empty_n</name>
<Object>fifo_B_PE_13_1_x182</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_13_1_x182_read</name>
<Object>fifo_B_PE_13_1_x182</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_boundary_0_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.360</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>4645</Best-caseLatency>
<Average-caseLatency>4645</Average-caseLatency>
<Worst-caseLatency>4645</Worst-caseLatency>
<Best-caseRealTimeLatency>15.482 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>15.482 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>15.482 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>4645</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_boundary_0_x1_loop_1_C_drain_IO_L1_out_boundary_0_x1_loop_2>
<Name>C_drain_IO_L1_out_boundary_0_x1_loop_1_C_drain_IO_L1_out_boundary_0_x1_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>3074</Latency>
<AbsoluteTimeLatency>10.246 us</AbsoluteTimeLatency>
<PipelineII>3</PipelineII>
<PipelineDepth>6</PipelineDepth>
</C_drain_IO_L1_out_boundary_0_x1_loop_1_C_drain_IO_L1_out_boundary_0_x1_loop_2>
<C_drain_IO_L1_out_boundary_0_x1_loop_5>
<Name>C_drain_IO_L1_out_boundary_0_x1_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1568</Latency>
<AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<C_drain_IO_L1_out_boundary_0_x1_loop_6>
<Name>C_drain_IO_L1_out_boundary_0_x1_loop_6</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L1_out_boundary_0_x1_loop_6>
</C_drain_IO_L1_out_boundary_0_x1_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>211</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>404</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>1</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>~0</UTIL_URAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_boundary_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_boundary_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_boundary_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_boundary_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_boundary_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_boundary_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_boundary_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_12_x1121_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_12_x1121</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_12_x1121_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_12_x1121</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_12_x1121_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_12_x1121</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_12_0_x195_dout</name>
<Object>fifo_C_drain_PE_12_0_x195</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_12_0_x195_empty_n</name>
<Object>fifo_C_drain_PE_12_0_x195</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_12_0_x195_read</name>
<Object>fifo_C_drain_PE_12_0_x195</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_0_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.916</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>10438</Best-caseLatency>
<Average-caseLatency>10438</Average-caseLatency>
<Worst-caseLatency>10438</Worst-caseLatency>
<Best-caseRealTimeLatency>34.790 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>34.790 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>34.790 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>10438</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_0_x1_loop_1>
<Name>C_drain_IO_L1_out_0_x1_loop_1</Name>
<TripCount>64</TripCount>
<Latency>7296</Latency>
<AbsoluteTimeLatency>24.318 us</AbsoluteTimeLatency>
<IterationLatency>114</IterationLatency>
<PipelineDepth>114</PipelineDepth>
<C_drain_IO_L1_out_0_x1_loop_2>
<Name>C_drain_IO_L1_out_0_x1_loop_2</Name>
<TripCount>16</TripCount>
<Latency>112</Latency>
<AbsoluteTimeLatency>0.373 us</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
<C_drain_IO_L1_out_0_x1_loop_3>
<Name>C_drain_IO_L1_out_0_x1_loop_3</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_0_x1_loop_3>
</C_drain_IO_L1_out_0_x1_loop_2>
</C_drain_IO_L1_out_0_x1_loop_1>
<C_drain_IO_L1_out_0_x1_loop_4>
<Name>C_drain_IO_L1_out_0_x1_loop_4</Name>
<TripCount>2</TripCount>
<Latency>3140</Latency>
<AbsoluteTimeLatency>10.466 us</AbsoluteTimeLatency>
<IterationLatency>1570</IterationLatency>
<PipelineDepth>1570</PipelineDepth>
<C_drain_IO_L1_out_0_x1_loop_5>
<Name>C_drain_IO_L1_out_0_x1_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1568</Latency>
<AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<C_drain_IO_L1_out_0_x1_loop_6>
<Name>C_drain_IO_L1_out_0_x1_loop_6</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L1_out_0_x1_loop_6>
</C_drain_IO_L1_out_0_x1_loop_5>
</C_drain_IO_L1_out_0_x1_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>246</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>413</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_12_x1121_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_12_x1121</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_12_x1121_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_12_x1121</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_12_x1121_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_12_x1121</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_11_x1120_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_11_x1120</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_11_x1120_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_11_x1120</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_11_x1120_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_11_x1120</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_11_0_x194_dout</name>
<Object>fifo_C_drain_PE_11_0_x194</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_11_0_x194_empty_n</name>
<Object>fifo_C_drain_PE_11_0_x194</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_11_0_x194_read</name>
<Object>fifo_C_drain_PE_11_0_x194</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_1_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.916</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>12008</Best-caseLatency>
<Average-caseLatency>12008</Average-caseLatency>
<Worst-caseLatency>12008</Worst-caseLatency>
<Best-caseRealTimeLatency>40.023 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>40.023 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>40.023 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>12008</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_1_x1_loop_1>
<Name>C_drain_IO_L1_out_1_x1_loop_1</Name>
<TripCount>64</TripCount>
<Latency>7296</Latency>
<AbsoluteTimeLatency>24.318 us</AbsoluteTimeLatency>
<IterationLatency>114</IterationLatency>
<PipelineDepth>114</PipelineDepth>
<C_drain_IO_L1_out_1_x1_loop_2>
<Name>C_drain_IO_L1_out_1_x1_loop_2</Name>
<TripCount>16</TripCount>
<Latency>112</Latency>
<AbsoluteTimeLatency>0.373 us</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
<C_drain_IO_L1_out_1_x1_loop_3>
<Name>C_drain_IO_L1_out_1_x1_loop_3</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_1_x1_loop_3>
</C_drain_IO_L1_out_1_x1_loop_2>
</C_drain_IO_L1_out_1_x1_loop_1>
<C_drain_IO_L1_out_1_x1_loop_4>
<Name>C_drain_IO_L1_out_1_x1_loop_4</Name>
<TripCount>3</TripCount>
<Latency>4710</Latency>
<AbsoluteTimeLatency>15.698 us</AbsoluteTimeLatency>
<IterationLatency>1570</IterationLatency>
<PipelineDepth>1570</PipelineDepth>
<C_drain_IO_L1_out_1_x1_loop_5>
<Name>C_drain_IO_L1_out_1_x1_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1568</Latency>
<AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<C_drain_IO_L1_out_1_x1_loop_6>
<Name>C_drain_IO_L1_out_1_x1_loop_6</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L1_out_1_x1_loop_6>
</C_drain_IO_L1_out_1_x1_loop_5>
</C_drain_IO_L1_out_1_x1_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>246</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>413</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_11_x1120_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_11_x1120</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_11_x1120_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_11_x1120</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_11_x1120_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_11_x1120</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_10_x1119_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_10_x1119</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_10_x1119_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_10_x1119</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_10_x1119_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_10_x1119</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_10_0_x193_dout</name>
<Object>fifo_C_drain_PE_10_0_x193</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_10_0_x193_empty_n</name>
<Object>fifo_C_drain_PE_10_0_x193</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_10_0_x193_read</name>
<Object>fifo_C_drain_PE_10_0_x193</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_2_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.916</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>13578</Best-caseLatency>
<Average-caseLatency>13578</Average-caseLatency>
<Worst-caseLatency>13578</Worst-caseLatency>
<Best-caseRealTimeLatency>45.255 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>45.255 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>45.255 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>13578</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_2_x1_loop_1>
<Name>C_drain_IO_L1_out_2_x1_loop_1</Name>
<TripCount>64</TripCount>
<Latency>7296</Latency>
<AbsoluteTimeLatency>24.318 us</AbsoluteTimeLatency>
<IterationLatency>114</IterationLatency>
<PipelineDepth>114</PipelineDepth>
<C_drain_IO_L1_out_2_x1_loop_2>
<Name>C_drain_IO_L1_out_2_x1_loop_2</Name>
<TripCount>16</TripCount>
<Latency>112</Latency>
<AbsoluteTimeLatency>0.373 us</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
<C_drain_IO_L1_out_2_x1_loop_3>
<Name>C_drain_IO_L1_out_2_x1_loop_3</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_2_x1_loop_3>
</C_drain_IO_L1_out_2_x1_loop_2>
</C_drain_IO_L1_out_2_x1_loop_1>
<C_drain_IO_L1_out_2_x1_loop_4>
<Name>C_drain_IO_L1_out_2_x1_loop_4</Name>
<TripCount>4</TripCount>
<Latency>6280</Latency>
<AbsoluteTimeLatency>20.931 us</AbsoluteTimeLatency>
<IterationLatency>1570</IterationLatency>
<PipelineDepth>1570</PipelineDepth>
<C_drain_IO_L1_out_2_x1_loop_5>
<Name>C_drain_IO_L1_out_2_x1_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1568</Latency>
<AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<C_drain_IO_L1_out_2_x1_loop_6>
<Name>C_drain_IO_L1_out_2_x1_loop_6</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L1_out_2_x1_loop_6>
</C_drain_IO_L1_out_2_x1_loop_5>
</C_drain_IO_L1_out_2_x1_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>246</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>413</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_10_x1119_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_10_x1119</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_10_x1119_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_10_x1119</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_10_x1119_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_10_x1119</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_9_x1118_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_9_x1118</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_9_x1118_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_9_x1118</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_9_x1118_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_9_x1118</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_9_0_x192_dout</name>
<Object>fifo_C_drain_PE_9_0_x192</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_9_0_x192_empty_n</name>
<Object>fifo_C_drain_PE_9_0_x192</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_9_0_x192_read</name>
<Object>fifo_C_drain_PE_9_0_x192</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_3_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.916</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>15148</Best-caseLatency>
<Average-caseLatency>15148</Average-caseLatency>
<Worst-caseLatency>15148</Worst-caseLatency>
<Best-caseRealTimeLatency>50.488 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>50.488 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>50.488 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>15148</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_3_x1_loop_1>
<Name>C_drain_IO_L1_out_3_x1_loop_1</Name>
<TripCount>64</TripCount>
<Latency>7296</Latency>
<AbsoluteTimeLatency>24.318 us</AbsoluteTimeLatency>
<IterationLatency>114</IterationLatency>
<PipelineDepth>114</PipelineDepth>
<C_drain_IO_L1_out_3_x1_loop_2>
<Name>C_drain_IO_L1_out_3_x1_loop_2</Name>
<TripCount>16</TripCount>
<Latency>112</Latency>
<AbsoluteTimeLatency>0.373 us</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
<C_drain_IO_L1_out_3_x1_loop_3>
<Name>C_drain_IO_L1_out_3_x1_loop_3</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_3_x1_loop_3>
</C_drain_IO_L1_out_3_x1_loop_2>
</C_drain_IO_L1_out_3_x1_loop_1>
<C_drain_IO_L1_out_3_x1_loop_4>
<Name>C_drain_IO_L1_out_3_x1_loop_4</Name>
<TripCount>5</TripCount>
<Latency>7850</Latency>
<AbsoluteTimeLatency>26.164 us</AbsoluteTimeLatency>
<IterationLatency>1570</IterationLatency>
<PipelineDepth>1570</PipelineDepth>
<C_drain_IO_L1_out_3_x1_loop_5>
<Name>C_drain_IO_L1_out_3_x1_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1568</Latency>
<AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<C_drain_IO_L1_out_3_x1_loop_6>
<Name>C_drain_IO_L1_out_3_x1_loop_6</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L1_out_3_x1_loop_6>
</C_drain_IO_L1_out_3_x1_loop_5>
</C_drain_IO_L1_out_3_x1_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>246</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>413</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_9_x1118_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_9_x1118</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_9_x1118_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_9_x1118</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_9_x1118_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_9_x1118</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_8_x1117_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_8_x1117</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_8_x1117_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_8_x1117</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_8_x1117_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_8_x1117</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_8_0_x191_dout</name>
<Object>fifo_C_drain_PE_8_0_x191</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_8_0_x191_empty_n</name>
<Object>fifo_C_drain_PE_8_0_x191</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_8_0_x191_read</name>
<Object>fifo_C_drain_PE_8_0_x191</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_4_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.916</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>16718</Best-caseLatency>
<Average-caseLatency>16718</Average-caseLatency>
<Worst-caseLatency>16718</Worst-caseLatency>
<Best-caseRealTimeLatency>55.721 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>55.721 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>55.721 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>16718</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_4_x1_loop_1>
<Name>C_drain_IO_L1_out_4_x1_loop_1</Name>
<TripCount>64</TripCount>
<Latency>7296</Latency>
<AbsoluteTimeLatency>24.318 us</AbsoluteTimeLatency>
<IterationLatency>114</IterationLatency>
<PipelineDepth>114</PipelineDepth>
<C_drain_IO_L1_out_4_x1_loop_2>
<Name>C_drain_IO_L1_out_4_x1_loop_2</Name>
<TripCount>16</TripCount>
<Latency>112</Latency>
<AbsoluteTimeLatency>0.373 us</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
<C_drain_IO_L1_out_4_x1_loop_3>
<Name>C_drain_IO_L1_out_4_x1_loop_3</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_4_x1_loop_3>
</C_drain_IO_L1_out_4_x1_loop_2>
</C_drain_IO_L1_out_4_x1_loop_1>
<C_drain_IO_L1_out_4_x1_loop_4>
<Name>C_drain_IO_L1_out_4_x1_loop_4</Name>
<TripCount>6</TripCount>
<Latency>9420</Latency>
<AbsoluteTimeLatency>31.397 us</AbsoluteTimeLatency>
<IterationLatency>1570</IterationLatency>
<PipelineDepth>1570</PipelineDepth>
<C_drain_IO_L1_out_4_x1_loop_5>
<Name>C_drain_IO_L1_out_4_x1_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1568</Latency>
<AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<C_drain_IO_L1_out_4_x1_loop_6>
<Name>C_drain_IO_L1_out_4_x1_loop_6</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L1_out_4_x1_loop_6>
</C_drain_IO_L1_out_4_x1_loop_5>
</C_drain_IO_L1_out_4_x1_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>246</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>413</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_8_x1117_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_8_x1117</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_8_x1117_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_8_x1117</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_8_x1117_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_8_x1117</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_7_x1116_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_7_x1116</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_7_x1116_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_7_x1116</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_7_x1116_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_7_x1116</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_0_x190_dout</name>
<Object>fifo_C_drain_PE_7_0_x190</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_0_x190_empty_n</name>
<Object>fifo_C_drain_PE_7_0_x190</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_0_x190_read</name>
<Object>fifo_C_drain_PE_7_0_x190</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_5_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.916</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>18288</Best-caseLatency>
<Average-caseLatency>18288</Average-caseLatency>
<Worst-caseLatency>18288</Worst-caseLatency>
<Best-caseRealTimeLatency>60.954 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>60.954 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>60.954 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>18288</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_5_x1_loop_1>
<Name>C_drain_IO_L1_out_5_x1_loop_1</Name>
<TripCount>64</TripCount>
<Latency>7296</Latency>
<AbsoluteTimeLatency>24.318 us</AbsoluteTimeLatency>
<IterationLatency>114</IterationLatency>
<PipelineDepth>114</PipelineDepth>
<C_drain_IO_L1_out_5_x1_loop_2>
<Name>C_drain_IO_L1_out_5_x1_loop_2</Name>
<TripCount>16</TripCount>
<Latency>112</Latency>
<AbsoluteTimeLatency>0.373 us</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
<C_drain_IO_L1_out_5_x1_loop_3>
<Name>C_drain_IO_L1_out_5_x1_loop_3</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_5_x1_loop_3>
</C_drain_IO_L1_out_5_x1_loop_2>
</C_drain_IO_L1_out_5_x1_loop_1>
<C_drain_IO_L1_out_5_x1_loop_4>
<Name>C_drain_IO_L1_out_5_x1_loop_4</Name>
<TripCount>7</TripCount>
<Latency>10990</Latency>
<AbsoluteTimeLatency>36.630 us</AbsoluteTimeLatency>
<IterationLatency>1570</IterationLatency>
<PipelineDepth>1570</PipelineDepth>
<C_drain_IO_L1_out_5_x1_loop_5>
<Name>C_drain_IO_L1_out_5_x1_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1568</Latency>
<AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<C_drain_IO_L1_out_5_x1_loop_6>
<Name>C_drain_IO_L1_out_5_x1_loop_6</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L1_out_5_x1_loop_6>
</C_drain_IO_L1_out_5_x1_loop_5>
</C_drain_IO_L1_out_5_x1_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>246</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>413</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_7_x1116_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_7_x1116</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_7_x1116_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_7_x1116</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_7_x1116_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_7_x1116</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_6_x1115_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_6_x1115</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_6_x1115_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_6_x1115</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_6_x1115_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_6_x1115</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_0_x189_dout</name>
<Object>fifo_C_drain_PE_6_0_x189</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_0_x189_empty_n</name>
<Object>fifo_C_drain_PE_6_0_x189</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_0_x189_read</name>
<Object>fifo_C_drain_PE_6_0_x189</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_6_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.916</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>19858</Best-caseLatency>
<Average-caseLatency>19858</Average-caseLatency>
<Worst-caseLatency>19858</Worst-caseLatency>
<Best-caseRealTimeLatency>66.187 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>66.187 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>66.187 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>19858</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_6_x1_loop_1>
<Name>C_drain_IO_L1_out_6_x1_loop_1</Name>
<TripCount>64</TripCount>
<Latency>7296</Latency>
<AbsoluteTimeLatency>24.318 us</AbsoluteTimeLatency>
<IterationLatency>114</IterationLatency>
<PipelineDepth>114</PipelineDepth>
<C_drain_IO_L1_out_6_x1_loop_2>
<Name>C_drain_IO_L1_out_6_x1_loop_2</Name>
<TripCount>16</TripCount>
<Latency>112</Latency>
<AbsoluteTimeLatency>0.373 us</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
<C_drain_IO_L1_out_6_x1_loop_3>
<Name>C_drain_IO_L1_out_6_x1_loop_3</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_6_x1_loop_3>
</C_drain_IO_L1_out_6_x1_loop_2>
</C_drain_IO_L1_out_6_x1_loop_1>
<C_drain_IO_L1_out_6_x1_loop_4>
<Name>C_drain_IO_L1_out_6_x1_loop_4</Name>
<TripCount>8</TripCount>
<Latency>12560</Latency>
<AbsoluteTimeLatency>41.862 us</AbsoluteTimeLatency>
<IterationLatency>1570</IterationLatency>
<PipelineDepth>1570</PipelineDepth>
<C_drain_IO_L1_out_6_x1_loop_5>
<Name>C_drain_IO_L1_out_6_x1_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1568</Latency>
<AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<C_drain_IO_L1_out_6_x1_loop_6>
<Name>C_drain_IO_L1_out_6_x1_loop_6</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L1_out_6_x1_loop_6>
</C_drain_IO_L1_out_6_x1_loop_5>
</C_drain_IO_L1_out_6_x1_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>246</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>413</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_6_x1115_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_6_x1115</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_6_x1115_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_6_x1115</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_6_x1115_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_6_x1115</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_5_x1114_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_5_x1114</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_5_x1114_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_5_x1114</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_5_x1114_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_5_x1114</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_0_x188_dout</name>
<Object>fifo_C_drain_PE_5_0_x188</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_0_x188_empty_n</name>
<Object>fifo_C_drain_PE_5_0_x188</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_0_x188_read</name>
<Object>fifo_C_drain_PE_5_0_x188</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_7_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.916</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>21428</Best-caseLatency>
<Average-caseLatency>21428</Average-caseLatency>
<Worst-caseLatency>21428</Worst-caseLatency>
<Best-caseRealTimeLatency>71.420 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>71.420 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>71.420 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>21428</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_7_x1_loop_1>
<Name>C_drain_IO_L1_out_7_x1_loop_1</Name>
<TripCount>64</TripCount>
<Latency>7296</Latency>
<AbsoluteTimeLatency>24.318 us</AbsoluteTimeLatency>
<IterationLatency>114</IterationLatency>
<PipelineDepth>114</PipelineDepth>
<C_drain_IO_L1_out_7_x1_loop_2>
<Name>C_drain_IO_L1_out_7_x1_loop_2</Name>
<TripCount>16</TripCount>
<Latency>112</Latency>
<AbsoluteTimeLatency>0.373 us</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
<C_drain_IO_L1_out_7_x1_loop_3>
<Name>C_drain_IO_L1_out_7_x1_loop_3</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_7_x1_loop_3>
</C_drain_IO_L1_out_7_x1_loop_2>
</C_drain_IO_L1_out_7_x1_loop_1>
<C_drain_IO_L1_out_7_x1_loop_4>
<Name>C_drain_IO_L1_out_7_x1_loop_4</Name>
<TripCount>9</TripCount>
<Latency>14130</Latency>
<AbsoluteTimeLatency>47.095 us</AbsoluteTimeLatency>
<IterationLatency>1570</IterationLatency>
<PipelineDepth>1570</PipelineDepth>
<C_drain_IO_L1_out_7_x1_loop_5>
<Name>C_drain_IO_L1_out_7_x1_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1568</Latency>
<AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<C_drain_IO_L1_out_7_x1_loop_6>
<Name>C_drain_IO_L1_out_7_x1_loop_6</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L1_out_7_x1_loop_6>
</C_drain_IO_L1_out_7_x1_loop_5>
</C_drain_IO_L1_out_7_x1_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>246</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>413</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_5_x1114_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_5_x1114</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_5_x1114_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_5_x1114</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_5_x1114_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_5_x1114</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_4_x1113_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_4_x1113</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_4_x1113_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_4_x1113</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_4_x1113_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_4_x1113</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_0_x187_dout</name>
<Object>fifo_C_drain_PE_4_0_x187</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_0_x187_empty_n</name>
<Object>fifo_C_drain_PE_4_0_x187</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_0_x187_read</name>
<Object>fifo_C_drain_PE_4_0_x187</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_8_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.916</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>22998</Best-caseLatency>
<Average-caseLatency>22998</Average-caseLatency>
<Worst-caseLatency>22998</Worst-caseLatency>
<Best-caseRealTimeLatency>76.652 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>76.652 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>76.652 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>22998</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_8_x1_loop_1>
<Name>C_drain_IO_L1_out_8_x1_loop_1</Name>
<TripCount>64</TripCount>
<Latency>7296</Latency>
<AbsoluteTimeLatency>24.318 us</AbsoluteTimeLatency>
<IterationLatency>114</IterationLatency>
<PipelineDepth>114</PipelineDepth>
<C_drain_IO_L1_out_8_x1_loop_2>
<Name>C_drain_IO_L1_out_8_x1_loop_2</Name>
<TripCount>16</TripCount>
<Latency>112</Latency>
<AbsoluteTimeLatency>0.373 us</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
<C_drain_IO_L1_out_8_x1_loop_3>
<Name>C_drain_IO_L1_out_8_x1_loop_3</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_8_x1_loop_3>
</C_drain_IO_L1_out_8_x1_loop_2>
</C_drain_IO_L1_out_8_x1_loop_1>
<C_drain_IO_L1_out_8_x1_loop_4>
<Name>C_drain_IO_L1_out_8_x1_loop_4</Name>
<TripCount>10</TripCount>
<Latency>15700</Latency>
<AbsoluteTimeLatency>52.328 us</AbsoluteTimeLatency>
<IterationLatency>1570</IterationLatency>
<PipelineDepth>1570</PipelineDepth>
<C_drain_IO_L1_out_8_x1_loop_5>
<Name>C_drain_IO_L1_out_8_x1_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1568</Latency>
<AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<C_drain_IO_L1_out_8_x1_loop_6>
<Name>C_drain_IO_L1_out_8_x1_loop_6</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L1_out_8_x1_loop_6>
</C_drain_IO_L1_out_8_x1_loop_5>
</C_drain_IO_L1_out_8_x1_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>246</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>413</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_8_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_8_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_8_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_8_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_8_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_8_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_8_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_4_x1113_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_4_x1113</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_4_x1113_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_4_x1113</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_4_x1113_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_4_x1113</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_3_x1112_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_3_x1112</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_3_x1112_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_3_x1112</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_3_x1112_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_3_x1112</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_0_x186_dout</name>
<Object>fifo_C_drain_PE_3_0_x186</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_0_x186_empty_n</name>
<Object>fifo_C_drain_PE_3_0_x186</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_0_x186_read</name>
<Object>fifo_C_drain_PE_3_0_x186</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_9_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.916</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>24568</Best-caseLatency>
<Average-caseLatency>24568</Average-caseLatency>
<Worst-caseLatency>24568</Worst-caseLatency>
<Best-caseRealTimeLatency>81.885 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>81.885 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>81.885 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>24568</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_9_x1_loop_1>
<Name>C_drain_IO_L1_out_9_x1_loop_1</Name>
<TripCount>64</TripCount>
<Latency>7296</Latency>
<AbsoluteTimeLatency>24.318 us</AbsoluteTimeLatency>
<IterationLatency>114</IterationLatency>
<PipelineDepth>114</PipelineDepth>
<C_drain_IO_L1_out_9_x1_loop_2>
<Name>C_drain_IO_L1_out_9_x1_loop_2</Name>
<TripCount>16</TripCount>
<Latency>112</Latency>
<AbsoluteTimeLatency>0.373 us</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
<C_drain_IO_L1_out_9_x1_loop_3>
<Name>C_drain_IO_L1_out_9_x1_loop_3</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_9_x1_loop_3>
</C_drain_IO_L1_out_9_x1_loop_2>
</C_drain_IO_L1_out_9_x1_loop_1>
<C_drain_IO_L1_out_9_x1_loop_4>
<Name>C_drain_IO_L1_out_9_x1_loop_4</Name>
<TripCount>11</TripCount>
<Latency>17270</Latency>
<AbsoluteTimeLatency>57.561 us</AbsoluteTimeLatency>
<IterationLatency>1570</IterationLatency>
<PipelineDepth>1570</PipelineDepth>
<C_drain_IO_L1_out_9_x1_loop_5>
<Name>C_drain_IO_L1_out_9_x1_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1568</Latency>
<AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<C_drain_IO_L1_out_9_x1_loop_6>
<Name>C_drain_IO_L1_out_9_x1_loop_6</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L1_out_9_x1_loop_6>
</C_drain_IO_L1_out_9_x1_loop_5>
</C_drain_IO_L1_out_9_x1_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>246</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>413</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_9_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_9_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_9_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_9_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_9_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_9_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_9_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_3_x1112_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_3_x1112</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_3_x1112_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_3_x1112</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_3_x1112_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_3_x1112</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_2_x1111_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_2_x1111</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_2_x1111_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_2_x1111</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_2_x1111_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_2_x1111</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_0_x185_dout</name>
<Object>fifo_C_drain_PE_2_0_x185</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_0_x185_empty_n</name>
<Object>fifo_C_drain_PE_2_0_x185</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_0_x185_read</name>
<Object>fifo_C_drain_PE_2_0_x185</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_10_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.916</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>26138</Best-caseLatency>
<Average-caseLatency>26138</Average-caseLatency>
<Worst-caseLatency>26138</Worst-caseLatency>
<Best-caseRealTimeLatency>87.118 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>87.118 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>87.118 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>26138</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_10_x1_loop_1>
<Name>C_drain_IO_L1_out_10_x1_loop_1</Name>
<TripCount>64</TripCount>
<Latency>7296</Latency>
<AbsoluteTimeLatency>24.318 us</AbsoluteTimeLatency>
<IterationLatency>114</IterationLatency>
<PipelineDepth>114</PipelineDepth>
<C_drain_IO_L1_out_10_x1_loop_2>
<Name>C_drain_IO_L1_out_10_x1_loop_2</Name>
<TripCount>16</TripCount>
<Latency>112</Latency>
<AbsoluteTimeLatency>0.373 us</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
<C_drain_IO_L1_out_10_x1_loop_3>
<Name>C_drain_IO_L1_out_10_x1_loop_3</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_10_x1_loop_3>
</C_drain_IO_L1_out_10_x1_loop_2>
</C_drain_IO_L1_out_10_x1_loop_1>
<C_drain_IO_L1_out_10_x1_loop_4>
<Name>C_drain_IO_L1_out_10_x1_loop_4</Name>
<TripCount>12</TripCount>
<Latency>18840</Latency>
<AbsoluteTimeLatency>62.794 us</AbsoluteTimeLatency>
<IterationLatency>1570</IterationLatency>
<PipelineDepth>1570</PipelineDepth>
<C_drain_IO_L1_out_10_x1_loop_5>
<Name>C_drain_IO_L1_out_10_x1_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1568</Latency>
<AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<C_drain_IO_L1_out_10_x1_loop_6>
<Name>C_drain_IO_L1_out_10_x1_loop_6</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L1_out_10_x1_loop_6>
</C_drain_IO_L1_out_10_x1_loop_5>
</C_drain_IO_L1_out_10_x1_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>246</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>413</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_10_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_10_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_10_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_10_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_10_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_10_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_10_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_2_x1111_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_2_x1111</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_2_x1111_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_2_x1111</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_2_x1111_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_2_x1111</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_1_x1110_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_1_x1110</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_1_x1110_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_1_x1110</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_1_x1110_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_1_x1110</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_0_x184_dout</name>
<Object>fifo_C_drain_PE_1_0_x184</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_0_x184_empty_n</name>
<Object>fifo_C_drain_PE_1_0_x184</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_0_x184_read</name>
<Object>fifo_C_drain_PE_1_0_x184</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_11_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.916</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>27708</Best-caseLatency>
<Average-caseLatency>27708</Average-caseLatency>
<Worst-caseLatency>27708</Worst-caseLatency>
<Best-caseRealTimeLatency>92.351 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>92.351 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>92.351 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>27708</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_11_x1_loop_1>
<Name>C_drain_IO_L1_out_11_x1_loop_1</Name>
<TripCount>64</TripCount>
<Latency>7296</Latency>
<AbsoluteTimeLatency>24.318 us</AbsoluteTimeLatency>
<IterationLatency>114</IterationLatency>
<PipelineDepth>114</PipelineDepth>
<C_drain_IO_L1_out_11_x1_loop_2>
<Name>C_drain_IO_L1_out_11_x1_loop_2</Name>
<TripCount>16</TripCount>
<Latency>112</Latency>
<AbsoluteTimeLatency>0.373 us</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
<C_drain_IO_L1_out_11_x1_loop_3>
<Name>C_drain_IO_L1_out_11_x1_loop_3</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_11_x1_loop_3>
</C_drain_IO_L1_out_11_x1_loop_2>
</C_drain_IO_L1_out_11_x1_loop_1>
<C_drain_IO_L1_out_11_x1_loop_4>
<Name>C_drain_IO_L1_out_11_x1_loop_4</Name>
<TripCount>13</TripCount>
<Latency>20410</Latency>
<AbsoluteTimeLatency>68.027 us</AbsoluteTimeLatency>
<IterationLatency>1570</IterationLatency>
<PipelineDepth>1570</PipelineDepth>
<C_drain_IO_L1_out_11_x1_loop_5>
<Name>C_drain_IO_L1_out_11_x1_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1568</Latency>
<AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<C_drain_IO_L1_out_11_x1_loop_6>
<Name>C_drain_IO_L1_out_11_x1_loop_6</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L1_out_11_x1_loop_6>
</C_drain_IO_L1_out_11_x1_loop_5>
</C_drain_IO_L1_out_11_x1_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>250</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>413</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_11_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_11_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_11_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_11_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_11_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_11_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_11_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_1_x1110_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_1_x1110</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_1_x1110_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_1_x1110</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_1_x1110_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_1_x1110</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_0_x1109_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_0_x1109</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_0_x1109_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_0_x1109</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_0_x1109_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_0_x1109</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_0_x183_dout</name>
<Object>fifo_C_drain_PE_0_0_x183</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_0_x183_empty_n</name>
<Object>fifo_C_drain_PE_0_0_x183</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_0_x183_read</name>
<Object>fifo_C_drain_PE_0_0_x183</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_boundary_1_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.360</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>4645</Best-caseLatency>
<Average-caseLatency>4645</Average-caseLatency>
<Worst-caseLatency>4645</Worst-caseLatency>
<Best-caseRealTimeLatency>15.482 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>15.482 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>15.482 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>4645</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_boundary_1_x1_loop_1_C_drain_IO_L1_out_boundary_1_x1_loop_2>
<Name>C_drain_IO_L1_out_boundary_1_x1_loop_1_C_drain_IO_L1_out_boundary_1_x1_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>3074</Latency>
<AbsoluteTimeLatency>10.246 us</AbsoluteTimeLatency>
<PipelineII>3</PipelineII>
<PipelineDepth>6</PipelineDepth>
</C_drain_IO_L1_out_boundary_1_x1_loop_1_C_drain_IO_L1_out_boundary_1_x1_loop_2>
<C_drain_IO_L1_out_boundary_1_x1_loop_5>
<Name>C_drain_IO_L1_out_boundary_1_x1_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1568</Latency>
<AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<C_drain_IO_L1_out_boundary_1_x1_loop_6>
<Name>C_drain_IO_L1_out_boundary_1_x1_loop_6</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L1_out_boundary_1_x1_loop_6>
</C_drain_IO_L1_out_boundary_1_x1_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>211</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>404</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>1</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>~0</UTIL_URAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_boundary_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_boundary_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_boundary_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_boundary_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_boundary_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_boundary_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_boundary_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_12_x1134_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_12_x1134</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_12_x1134_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_12_x1134</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_12_x1134_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_12_x1134</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_12_1_x1108_dout</name>
<Object>fifo_C_drain_PE_12_1_x1108</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_12_1_x1108_empty_n</name>
<Object>fifo_C_drain_PE_12_1_x1108</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_12_1_x1108_read</name>
<Object>fifo_C_drain_PE_12_1_x1108</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_12_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.916</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>10438</Best-caseLatency>
<Average-caseLatency>10438</Average-caseLatency>
<Worst-caseLatency>10438</Worst-caseLatency>
<Best-caseRealTimeLatency>34.790 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>34.790 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>34.790 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>10438</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_12_x1_loop_1>
<Name>C_drain_IO_L1_out_12_x1_loop_1</Name>
<TripCount>64</TripCount>
<Latency>7296</Latency>
<AbsoluteTimeLatency>24.318 us</AbsoluteTimeLatency>
<IterationLatency>114</IterationLatency>
<PipelineDepth>114</PipelineDepth>
<C_drain_IO_L1_out_12_x1_loop_2>
<Name>C_drain_IO_L1_out_12_x1_loop_2</Name>
<TripCount>16</TripCount>
<Latency>112</Latency>
<AbsoluteTimeLatency>0.373 us</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
<C_drain_IO_L1_out_12_x1_loop_3>
<Name>C_drain_IO_L1_out_12_x1_loop_3</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_12_x1_loop_3>
</C_drain_IO_L1_out_12_x1_loop_2>
</C_drain_IO_L1_out_12_x1_loop_1>
<C_drain_IO_L1_out_12_x1_loop_4>
<Name>C_drain_IO_L1_out_12_x1_loop_4</Name>
<TripCount>2</TripCount>
<Latency>3140</Latency>
<AbsoluteTimeLatency>10.466 us</AbsoluteTimeLatency>
<IterationLatency>1570</IterationLatency>
<PipelineDepth>1570</PipelineDepth>
<C_drain_IO_L1_out_12_x1_loop_5>
<Name>C_drain_IO_L1_out_12_x1_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1568</Latency>
<AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<C_drain_IO_L1_out_12_x1_loop_6>
<Name>C_drain_IO_L1_out_12_x1_loop_6</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L1_out_12_x1_loop_6>
</C_drain_IO_L1_out_12_x1_loop_5>
</C_drain_IO_L1_out_12_x1_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>246</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>413</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_12_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_12_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_12_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_12_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_12_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_12_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_12_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_12_x1134_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_12_x1134</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_12_x1134_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_12_x1134</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_12_x1134_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_12_x1134</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_11_x1133_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_11_x1133</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_11_x1133_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_11_x1133</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_11_x1133_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_11_x1133</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_11_1_x1107_dout</name>
<Object>fifo_C_drain_PE_11_1_x1107</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_11_1_x1107_empty_n</name>
<Object>fifo_C_drain_PE_11_1_x1107</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_11_1_x1107_read</name>
<Object>fifo_C_drain_PE_11_1_x1107</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_13_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.916</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>12008</Best-caseLatency>
<Average-caseLatency>12008</Average-caseLatency>
<Worst-caseLatency>12008</Worst-caseLatency>
<Best-caseRealTimeLatency>40.023 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>40.023 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>40.023 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>12008</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_13_x1_loop_1>
<Name>C_drain_IO_L1_out_13_x1_loop_1</Name>
<TripCount>64</TripCount>
<Latency>7296</Latency>
<AbsoluteTimeLatency>24.318 us</AbsoluteTimeLatency>
<IterationLatency>114</IterationLatency>
<PipelineDepth>114</PipelineDepth>
<C_drain_IO_L1_out_13_x1_loop_2>
<Name>C_drain_IO_L1_out_13_x1_loop_2</Name>
<TripCount>16</TripCount>
<Latency>112</Latency>
<AbsoluteTimeLatency>0.373 us</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
<C_drain_IO_L1_out_13_x1_loop_3>
<Name>C_drain_IO_L1_out_13_x1_loop_3</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_13_x1_loop_3>
</C_drain_IO_L1_out_13_x1_loop_2>
</C_drain_IO_L1_out_13_x1_loop_1>
<C_drain_IO_L1_out_13_x1_loop_4>
<Name>C_drain_IO_L1_out_13_x1_loop_4</Name>
<TripCount>3</TripCount>
<Latency>4710</Latency>
<AbsoluteTimeLatency>15.698 us</AbsoluteTimeLatency>
<IterationLatency>1570</IterationLatency>
<PipelineDepth>1570</PipelineDepth>
<C_drain_IO_L1_out_13_x1_loop_5>
<Name>C_drain_IO_L1_out_13_x1_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1568</Latency>
<AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<C_drain_IO_L1_out_13_x1_loop_6>
<Name>C_drain_IO_L1_out_13_x1_loop_6</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L1_out_13_x1_loop_6>
</C_drain_IO_L1_out_13_x1_loop_5>
</C_drain_IO_L1_out_13_x1_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>246</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>413</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_13_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_13_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_13_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_13_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_13_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_13_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_13_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_11_x1133_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_11_x1133</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_11_x1133_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_11_x1133</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_11_x1133_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_11_x1133</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_10_x1132_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_10_x1132</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_10_x1132_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_10_x1132</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_10_x1132_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_10_x1132</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_10_1_x1106_dout</name>
<Object>fifo_C_drain_PE_10_1_x1106</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_10_1_x1106_empty_n</name>
<Object>fifo_C_drain_PE_10_1_x1106</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_10_1_x1106_read</name>
<Object>fifo_C_drain_PE_10_1_x1106</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_14_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.916</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>13578</Best-caseLatency>
<Average-caseLatency>13578</Average-caseLatency>
<Worst-caseLatency>13578</Worst-caseLatency>
<Best-caseRealTimeLatency>45.255 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>45.255 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>45.255 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>13578</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_14_x1_loop_1>
<Name>C_drain_IO_L1_out_14_x1_loop_1</Name>
<TripCount>64</TripCount>
<Latency>7296</Latency>
<AbsoluteTimeLatency>24.318 us</AbsoluteTimeLatency>
<IterationLatency>114</IterationLatency>
<PipelineDepth>114</PipelineDepth>
<C_drain_IO_L1_out_14_x1_loop_2>
<Name>C_drain_IO_L1_out_14_x1_loop_2</Name>
<TripCount>16</TripCount>
<Latency>112</Latency>
<AbsoluteTimeLatency>0.373 us</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
<C_drain_IO_L1_out_14_x1_loop_3>
<Name>C_drain_IO_L1_out_14_x1_loop_3</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_14_x1_loop_3>
</C_drain_IO_L1_out_14_x1_loop_2>
</C_drain_IO_L1_out_14_x1_loop_1>
<C_drain_IO_L1_out_14_x1_loop_4>
<Name>C_drain_IO_L1_out_14_x1_loop_4</Name>
<TripCount>4</TripCount>
<Latency>6280</Latency>
<AbsoluteTimeLatency>20.931 us</AbsoluteTimeLatency>
<IterationLatency>1570</IterationLatency>
<PipelineDepth>1570</PipelineDepth>
<C_drain_IO_L1_out_14_x1_loop_5>
<Name>C_drain_IO_L1_out_14_x1_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1568</Latency>
<AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<C_drain_IO_L1_out_14_x1_loop_6>
<Name>C_drain_IO_L1_out_14_x1_loop_6</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L1_out_14_x1_loop_6>
</C_drain_IO_L1_out_14_x1_loop_5>
</C_drain_IO_L1_out_14_x1_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>246</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>413</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_14_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_14_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_14_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_14_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_14_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_14_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_14_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_10_x1132_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_10_x1132</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_10_x1132_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_10_x1132</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_10_x1132_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_10_x1132</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_9_x1131_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_9_x1131</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_9_x1131_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_9_x1131</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_9_x1131_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_9_x1131</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_9_1_x1105_dout</name>
<Object>fifo_C_drain_PE_9_1_x1105</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_9_1_x1105_empty_n</name>
<Object>fifo_C_drain_PE_9_1_x1105</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_9_1_x1105_read</name>
<Object>fifo_C_drain_PE_9_1_x1105</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_15_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.916</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>15148</Best-caseLatency>
<Average-caseLatency>15148</Average-caseLatency>
<Worst-caseLatency>15148</Worst-caseLatency>
<Best-caseRealTimeLatency>50.488 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>50.488 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>50.488 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>15148</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_15_x1_loop_1>
<Name>C_drain_IO_L1_out_15_x1_loop_1</Name>
<TripCount>64</TripCount>
<Latency>7296</Latency>
<AbsoluteTimeLatency>24.318 us</AbsoluteTimeLatency>
<IterationLatency>114</IterationLatency>
<PipelineDepth>114</PipelineDepth>
<C_drain_IO_L1_out_15_x1_loop_2>
<Name>C_drain_IO_L1_out_15_x1_loop_2</Name>
<TripCount>16</TripCount>
<Latency>112</Latency>
<AbsoluteTimeLatency>0.373 us</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
<C_drain_IO_L1_out_15_x1_loop_3>
<Name>C_drain_IO_L1_out_15_x1_loop_3</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_15_x1_loop_3>
</C_drain_IO_L1_out_15_x1_loop_2>
</C_drain_IO_L1_out_15_x1_loop_1>
<C_drain_IO_L1_out_15_x1_loop_4>
<Name>C_drain_IO_L1_out_15_x1_loop_4</Name>
<TripCount>5</TripCount>
<Latency>7850</Latency>
<AbsoluteTimeLatency>26.164 us</AbsoluteTimeLatency>
<IterationLatency>1570</IterationLatency>
<PipelineDepth>1570</PipelineDepth>
<C_drain_IO_L1_out_15_x1_loop_5>
<Name>C_drain_IO_L1_out_15_x1_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1568</Latency>
<AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<C_drain_IO_L1_out_15_x1_loop_6>
<Name>C_drain_IO_L1_out_15_x1_loop_6</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L1_out_15_x1_loop_6>
</C_drain_IO_L1_out_15_x1_loop_5>
</C_drain_IO_L1_out_15_x1_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>246</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>413</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_15_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_15_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_15_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_15_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_15_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_15_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_15_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_9_x1131_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_9_x1131</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_9_x1131_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_9_x1131</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_9_x1131_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_9_x1131</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_8_x1130_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_8_x1130</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_8_x1130_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_8_x1130</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_8_x1130_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_8_x1130</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_8_1_x1104_dout</name>
<Object>fifo_C_drain_PE_8_1_x1104</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_8_1_x1104_empty_n</name>
<Object>fifo_C_drain_PE_8_1_x1104</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_8_1_x1104_read</name>
<Object>fifo_C_drain_PE_8_1_x1104</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_16_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.916</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>16718</Best-caseLatency>
<Average-caseLatency>16718</Average-caseLatency>
<Worst-caseLatency>16718</Worst-caseLatency>
<Best-caseRealTimeLatency>55.721 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>55.721 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>55.721 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>16718</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_16_x1_loop_1>
<Name>C_drain_IO_L1_out_16_x1_loop_1</Name>
<TripCount>64</TripCount>
<Latency>7296</Latency>
<AbsoluteTimeLatency>24.318 us</AbsoluteTimeLatency>
<IterationLatency>114</IterationLatency>
<PipelineDepth>114</PipelineDepth>
<C_drain_IO_L1_out_16_x1_loop_2>
<Name>C_drain_IO_L1_out_16_x1_loop_2</Name>
<TripCount>16</TripCount>
<Latency>112</Latency>
<AbsoluteTimeLatency>0.373 us</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
<C_drain_IO_L1_out_16_x1_loop_3>
<Name>C_drain_IO_L1_out_16_x1_loop_3</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_16_x1_loop_3>
</C_drain_IO_L1_out_16_x1_loop_2>
</C_drain_IO_L1_out_16_x1_loop_1>
<C_drain_IO_L1_out_16_x1_loop_4>
<Name>C_drain_IO_L1_out_16_x1_loop_4</Name>
<TripCount>6</TripCount>
<Latency>9420</Latency>
<AbsoluteTimeLatency>31.397 us</AbsoluteTimeLatency>
<IterationLatency>1570</IterationLatency>
<PipelineDepth>1570</PipelineDepth>
<C_drain_IO_L1_out_16_x1_loop_5>
<Name>C_drain_IO_L1_out_16_x1_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1568</Latency>
<AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<C_drain_IO_L1_out_16_x1_loop_6>
<Name>C_drain_IO_L1_out_16_x1_loop_6</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L1_out_16_x1_loop_6>
</C_drain_IO_L1_out_16_x1_loop_5>
</C_drain_IO_L1_out_16_x1_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>246</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>413</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_16_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_16_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_16_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_16_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_16_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_16_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_16_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_8_x1130_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_8_x1130</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_8_x1130_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_8_x1130</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_8_x1130_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_8_x1130</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_7_x1129_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_7_x1129</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_7_x1129_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_7_x1129</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_7_x1129_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_7_x1129</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_1_x1103_dout</name>
<Object>fifo_C_drain_PE_7_1_x1103</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_1_x1103_empty_n</name>
<Object>fifo_C_drain_PE_7_1_x1103</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_1_x1103_read</name>
<Object>fifo_C_drain_PE_7_1_x1103</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_17_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.916</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>18288</Best-caseLatency>
<Average-caseLatency>18288</Average-caseLatency>
<Worst-caseLatency>18288</Worst-caseLatency>
<Best-caseRealTimeLatency>60.954 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>60.954 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>60.954 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>18288</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_17_x1_loop_1>
<Name>C_drain_IO_L1_out_17_x1_loop_1</Name>
<TripCount>64</TripCount>
<Latency>7296</Latency>
<AbsoluteTimeLatency>24.318 us</AbsoluteTimeLatency>
<IterationLatency>114</IterationLatency>
<PipelineDepth>114</PipelineDepth>
<C_drain_IO_L1_out_17_x1_loop_2>
<Name>C_drain_IO_L1_out_17_x1_loop_2</Name>
<TripCount>16</TripCount>
<Latency>112</Latency>
<AbsoluteTimeLatency>0.373 us</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
<C_drain_IO_L1_out_17_x1_loop_3>
<Name>C_drain_IO_L1_out_17_x1_loop_3</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_17_x1_loop_3>
</C_drain_IO_L1_out_17_x1_loop_2>
</C_drain_IO_L1_out_17_x1_loop_1>
<C_drain_IO_L1_out_17_x1_loop_4>
<Name>C_drain_IO_L1_out_17_x1_loop_4</Name>
<TripCount>7</TripCount>
<Latency>10990</Latency>
<AbsoluteTimeLatency>36.630 us</AbsoluteTimeLatency>
<IterationLatency>1570</IterationLatency>
<PipelineDepth>1570</PipelineDepth>
<C_drain_IO_L1_out_17_x1_loop_5>
<Name>C_drain_IO_L1_out_17_x1_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1568</Latency>
<AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<C_drain_IO_L1_out_17_x1_loop_6>
<Name>C_drain_IO_L1_out_17_x1_loop_6</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L1_out_17_x1_loop_6>
</C_drain_IO_L1_out_17_x1_loop_5>
</C_drain_IO_L1_out_17_x1_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>246</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>413</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_17_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_17_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_17_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_17_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_17_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_17_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_17_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_7_x1129_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_7_x1129</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_7_x1129_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_7_x1129</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_7_x1129_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_7_x1129</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_6_x1128_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_6_x1128</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_6_x1128_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_6_x1128</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_6_x1128_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_6_x1128</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_1_x1102_dout</name>
<Object>fifo_C_drain_PE_6_1_x1102</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_1_x1102_empty_n</name>
<Object>fifo_C_drain_PE_6_1_x1102</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_1_x1102_read</name>
<Object>fifo_C_drain_PE_6_1_x1102</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_18_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.916</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>19858</Best-caseLatency>
<Average-caseLatency>19858</Average-caseLatency>
<Worst-caseLatency>19858</Worst-caseLatency>
<Best-caseRealTimeLatency>66.187 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>66.187 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>66.187 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>19858</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_18_x1_loop_1>
<Name>C_drain_IO_L1_out_18_x1_loop_1</Name>
<TripCount>64</TripCount>
<Latency>7296</Latency>
<AbsoluteTimeLatency>24.318 us</AbsoluteTimeLatency>
<IterationLatency>114</IterationLatency>
<PipelineDepth>114</PipelineDepth>
<C_drain_IO_L1_out_18_x1_loop_2>
<Name>C_drain_IO_L1_out_18_x1_loop_2</Name>
<TripCount>16</TripCount>
<Latency>112</Latency>
<AbsoluteTimeLatency>0.373 us</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
<C_drain_IO_L1_out_18_x1_loop_3>
<Name>C_drain_IO_L1_out_18_x1_loop_3</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_18_x1_loop_3>
</C_drain_IO_L1_out_18_x1_loop_2>
</C_drain_IO_L1_out_18_x1_loop_1>
<C_drain_IO_L1_out_18_x1_loop_4>
<Name>C_drain_IO_L1_out_18_x1_loop_4</Name>
<TripCount>8</TripCount>
<Latency>12560</Latency>
<AbsoluteTimeLatency>41.862 us</AbsoluteTimeLatency>
<IterationLatency>1570</IterationLatency>
<PipelineDepth>1570</PipelineDepth>
<C_drain_IO_L1_out_18_x1_loop_5>
<Name>C_drain_IO_L1_out_18_x1_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1568</Latency>
<AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<C_drain_IO_L1_out_18_x1_loop_6>
<Name>C_drain_IO_L1_out_18_x1_loop_6</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L1_out_18_x1_loop_6>
</C_drain_IO_L1_out_18_x1_loop_5>
</C_drain_IO_L1_out_18_x1_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>246</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>413</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_18_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_18_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_18_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_18_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_18_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_18_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_18_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_6_x1128_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_6_x1128</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_6_x1128_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_6_x1128</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_6_x1128_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_6_x1128</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_5_x1127_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_5_x1127</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_5_x1127_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_5_x1127</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_5_x1127_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_5_x1127</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_1_x1101_dout</name>
<Object>fifo_C_drain_PE_5_1_x1101</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_1_x1101_empty_n</name>
<Object>fifo_C_drain_PE_5_1_x1101</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_1_x1101_read</name>
<Object>fifo_C_drain_PE_5_1_x1101</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_19_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.916</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>21428</Best-caseLatency>
<Average-caseLatency>21428</Average-caseLatency>
<Worst-caseLatency>21428</Worst-caseLatency>
<Best-caseRealTimeLatency>71.420 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>71.420 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>71.420 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>21428</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_19_x1_loop_1>
<Name>C_drain_IO_L1_out_19_x1_loop_1</Name>
<TripCount>64</TripCount>
<Latency>7296</Latency>
<AbsoluteTimeLatency>24.318 us</AbsoluteTimeLatency>
<IterationLatency>114</IterationLatency>
<PipelineDepth>114</PipelineDepth>
<C_drain_IO_L1_out_19_x1_loop_2>
<Name>C_drain_IO_L1_out_19_x1_loop_2</Name>
<TripCount>16</TripCount>
<Latency>112</Latency>
<AbsoluteTimeLatency>0.373 us</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
<C_drain_IO_L1_out_19_x1_loop_3>
<Name>C_drain_IO_L1_out_19_x1_loop_3</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_19_x1_loop_3>
</C_drain_IO_L1_out_19_x1_loop_2>
</C_drain_IO_L1_out_19_x1_loop_1>
<C_drain_IO_L1_out_19_x1_loop_4>
<Name>C_drain_IO_L1_out_19_x1_loop_4</Name>
<TripCount>9</TripCount>
<Latency>14130</Latency>
<AbsoluteTimeLatency>47.095 us</AbsoluteTimeLatency>
<IterationLatency>1570</IterationLatency>
<PipelineDepth>1570</PipelineDepth>
<C_drain_IO_L1_out_19_x1_loop_5>
<Name>C_drain_IO_L1_out_19_x1_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1568</Latency>
<AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<C_drain_IO_L1_out_19_x1_loop_6>
<Name>C_drain_IO_L1_out_19_x1_loop_6</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L1_out_19_x1_loop_6>
</C_drain_IO_L1_out_19_x1_loop_5>
</C_drain_IO_L1_out_19_x1_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>246</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>413</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_19_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_19_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_19_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_19_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_19_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_19_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_19_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_5_x1127_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_5_x1127</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_5_x1127_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_5_x1127</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_5_x1127_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_5_x1127</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_4_x1126_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_4_x1126</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_4_x1126_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_4_x1126</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_4_x1126_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_4_x1126</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_1_x1100_dout</name>
<Object>fifo_C_drain_PE_4_1_x1100</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_1_x1100_empty_n</name>
<Object>fifo_C_drain_PE_4_1_x1100</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_1_x1100_read</name>
<Object>fifo_C_drain_PE_4_1_x1100</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_20_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.916</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>22998</Best-caseLatency>
<Average-caseLatency>22998</Average-caseLatency>
<Worst-caseLatency>22998</Worst-caseLatency>
<Best-caseRealTimeLatency>76.652 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>76.652 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>76.652 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>22998</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_20_x1_loop_1>
<Name>C_drain_IO_L1_out_20_x1_loop_1</Name>
<TripCount>64</TripCount>
<Latency>7296</Latency>
<AbsoluteTimeLatency>24.318 us</AbsoluteTimeLatency>
<IterationLatency>114</IterationLatency>
<PipelineDepth>114</PipelineDepth>
<C_drain_IO_L1_out_20_x1_loop_2>
<Name>C_drain_IO_L1_out_20_x1_loop_2</Name>
<TripCount>16</TripCount>
<Latency>112</Latency>
<AbsoluteTimeLatency>0.373 us</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
<C_drain_IO_L1_out_20_x1_loop_3>
<Name>C_drain_IO_L1_out_20_x1_loop_3</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_20_x1_loop_3>
</C_drain_IO_L1_out_20_x1_loop_2>
</C_drain_IO_L1_out_20_x1_loop_1>
<C_drain_IO_L1_out_20_x1_loop_4>
<Name>C_drain_IO_L1_out_20_x1_loop_4</Name>
<TripCount>10</TripCount>
<Latency>15700</Latency>
<AbsoluteTimeLatency>52.328 us</AbsoluteTimeLatency>
<IterationLatency>1570</IterationLatency>
<PipelineDepth>1570</PipelineDepth>
<C_drain_IO_L1_out_20_x1_loop_5>
<Name>C_drain_IO_L1_out_20_x1_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1568</Latency>
<AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<C_drain_IO_L1_out_20_x1_loop_6>
<Name>C_drain_IO_L1_out_20_x1_loop_6</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L1_out_20_x1_loop_6>
</C_drain_IO_L1_out_20_x1_loop_5>
</C_drain_IO_L1_out_20_x1_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>246</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>413</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_20_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_20_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_20_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_20_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_20_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_20_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_20_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_4_x1126_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_4_x1126</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_4_x1126_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_4_x1126</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_4_x1126_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_4_x1126</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_3_x1125_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_3_x1125</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_3_x1125_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_3_x1125</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_3_x1125_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_3_x1125</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_1_x199_dout</name>
<Object>fifo_C_drain_PE_3_1_x199</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_1_x199_empty_n</name>
<Object>fifo_C_drain_PE_3_1_x199</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_1_x199_read</name>
<Object>fifo_C_drain_PE_3_1_x199</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_21_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.916</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>24568</Best-caseLatency>
<Average-caseLatency>24568</Average-caseLatency>
<Worst-caseLatency>24568</Worst-caseLatency>
<Best-caseRealTimeLatency>81.885 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>81.885 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>81.885 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>24568</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_21_x1_loop_1>
<Name>C_drain_IO_L1_out_21_x1_loop_1</Name>
<TripCount>64</TripCount>
<Latency>7296</Latency>
<AbsoluteTimeLatency>24.318 us</AbsoluteTimeLatency>
<IterationLatency>114</IterationLatency>
<PipelineDepth>114</PipelineDepth>
<C_drain_IO_L1_out_21_x1_loop_2>
<Name>C_drain_IO_L1_out_21_x1_loop_2</Name>
<TripCount>16</TripCount>
<Latency>112</Latency>
<AbsoluteTimeLatency>0.373 us</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
<C_drain_IO_L1_out_21_x1_loop_3>
<Name>C_drain_IO_L1_out_21_x1_loop_3</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_21_x1_loop_3>
</C_drain_IO_L1_out_21_x1_loop_2>
</C_drain_IO_L1_out_21_x1_loop_1>
<C_drain_IO_L1_out_21_x1_loop_4>
<Name>C_drain_IO_L1_out_21_x1_loop_4</Name>
<TripCount>11</TripCount>
<Latency>17270</Latency>
<AbsoluteTimeLatency>57.561 us</AbsoluteTimeLatency>
<IterationLatency>1570</IterationLatency>
<PipelineDepth>1570</PipelineDepth>
<C_drain_IO_L1_out_21_x1_loop_5>
<Name>C_drain_IO_L1_out_21_x1_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1568</Latency>
<AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<C_drain_IO_L1_out_21_x1_loop_6>
<Name>C_drain_IO_L1_out_21_x1_loop_6</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L1_out_21_x1_loop_6>
</C_drain_IO_L1_out_21_x1_loop_5>
</C_drain_IO_L1_out_21_x1_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>246</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>413</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_21_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_21_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_21_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_21_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_21_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_21_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_21_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_3_x1125_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_3_x1125</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_3_x1125_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_3_x1125</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_3_x1125_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_3_x1125</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_2_x1124_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_2_x1124</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_2_x1124_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_2_x1124</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_2_x1124_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_2_x1124</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_1_x198_dout</name>
<Object>fifo_C_drain_PE_2_1_x198</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_1_x198_empty_n</name>
<Object>fifo_C_drain_PE_2_1_x198</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_1_x198_read</name>
<Object>fifo_C_drain_PE_2_1_x198</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_22_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.916</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>26138</Best-caseLatency>
<Average-caseLatency>26138</Average-caseLatency>
<Worst-caseLatency>26138</Worst-caseLatency>
<Best-caseRealTimeLatency>87.118 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>87.118 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>87.118 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>26138</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_22_x1_loop_1>
<Name>C_drain_IO_L1_out_22_x1_loop_1</Name>
<TripCount>64</TripCount>
<Latency>7296</Latency>
<AbsoluteTimeLatency>24.318 us</AbsoluteTimeLatency>
<IterationLatency>114</IterationLatency>
<PipelineDepth>114</PipelineDepth>
<C_drain_IO_L1_out_22_x1_loop_2>
<Name>C_drain_IO_L1_out_22_x1_loop_2</Name>
<TripCount>16</TripCount>
<Latency>112</Latency>
<AbsoluteTimeLatency>0.373 us</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
<C_drain_IO_L1_out_22_x1_loop_3>
<Name>C_drain_IO_L1_out_22_x1_loop_3</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_22_x1_loop_3>
</C_drain_IO_L1_out_22_x1_loop_2>
</C_drain_IO_L1_out_22_x1_loop_1>
<C_drain_IO_L1_out_22_x1_loop_4>
<Name>C_drain_IO_L1_out_22_x1_loop_4</Name>
<TripCount>12</TripCount>
<Latency>18840</Latency>
<AbsoluteTimeLatency>62.794 us</AbsoluteTimeLatency>
<IterationLatency>1570</IterationLatency>
<PipelineDepth>1570</PipelineDepth>
<C_drain_IO_L1_out_22_x1_loop_5>
<Name>C_drain_IO_L1_out_22_x1_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1568</Latency>
<AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<C_drain_IO_L1_out_22_x1_loop_6>
<Name>C_drain_IO_L1_out_22_x1_loop_6</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L1_out_22_x1_loop_6>
</C_drain_IO_L1_out_22_x1_loop_5>
</C_drain_IO_L1_out_22_x1_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>246</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>413</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_22_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_22_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_22_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_22_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_22_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_22_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_22_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_2_x1124_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_2_x1124</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_2_x1124_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_2_x1124</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_2_x1124_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_2_x1124</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_1_x1123_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_1_x1123</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_1_x1123_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_1_x1123</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_1_x1123_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_1_x1123</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_1_x197_dout</name>
<Object>fifo_C_drain_PE_1_1_x197</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_1_x197_empty_n</name>
<Object>fifo_C_drain_PE_1_1_x197</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_1_x197_read</name>
<Object>fifo_C_drain_PE_1_1_x197</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_23_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.916</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>27708</Best-caseLatency>
<Average-caseLatency>27708</Average-caseLatency>
<Worst-caseLatency>27708</Worst-caseLatency>
<Best-caseRealTimeLatency>92.351 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>92.351 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>92.351 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>27708</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_23_x1_loop_1>
<Name>C_drain_IO_L1_out_23_x1_loop_1</Name>
<TripCount>64</TripCount>
<Latency>7296</Latency>
<AbsoluteTimeLatency>24.318 us</AbsoluteTimeLatency>
<IterationLatency>114</IterationLatency>
<PipelineDepth>114</PipelineDepth>
<C_drain_IO_L1_out_23_x1_loop_2>
<Name>C_drain_IO_L1_out_23_x1_loop_2</Name>
<TripCount>16</TripCount>
<Latency>112</Latency>
<AbsoluteTimeLatency>0.373 us</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
<C_drain_IO_L1_out_23_x1_loop_3>
<Name>C_drain_IO_L1_out_23_x1_loop_3</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_23_x1_loop_3>
</C_drain_IO_L1_out_23_x1_loop_2>
</C_drain_IO_L1_out_23_x1_loop_1>
<C_drain_IO_L1_out_23_x1_loop_4>
<Name>C_drain_IO_L1_out_23_x1_loop_4</Name>
<TripCount>13</TripCount>
<Latency>20410</Latency>
<AbsoluteTimeLatency>68.027 us</AbsoluteTimeLatency>
<IterationLatency>1570</IterationLatency>
<PipelineDepth>1570</PipelineDepth>
<C_drain_IO_L1_out_23_x1_loop_5>
<Name>C_drain_IO_L1_out_23_x1_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1568</Latency>
<AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<C_drain_IO_L1_out_23_x1_loop_6>
<Name>C_drain_IO_L1_out_23_x1_loop_6</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L1_out_23_x1_loop_6>
</C_drain_IO_L1_out_23_x1_loop_5>
</C_drain_IO_L1_out_23_x1_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>250</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>413</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_23_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_23_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_23_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_23_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_23_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_23_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_23_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_1_x1123_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_1_x1123</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_1_x1123_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_1_x1123</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_1_x1123_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_1_x1123</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_0_x1122_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_0_x1122</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_0_x1122_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_0_x1122</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_0_x1122_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_0_x1122</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_1_x196_dout</name>
<Object>fifo_C_drain_PE_0_1_x196</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_1_x196_empty_n</name>
<Object>fifo_C_drain_PE_0_1_x196</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_1_x196_read</name>
<Object>fifo_C_drain_PE_0_1_x196</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L2_out_boundary_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>6658</Best-caseLatency>
<Average-caseLatency>6658</Average-caseLatency>
<Worst-caseLatency>6658</Worst-caseLatency>
<Best-caseRealTimeLatency>22.191 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>22.191 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>22.191 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>6658</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L2_out_boundary_x1_loop_2_C_drain_IO_L2_out_boundary_x1_loop_3_C_drain_IO_L2_out_boundary_x1_loop_4>
<Name>C_drain_IO_L2_out_boundary_x1_loop_2_C_drain_IO_L2_out_boundary_x1_loop_3_C_drain_IO_L2_out_boundary_x1_loop_4</Name>
<TripCount>6656</TripCount>
<Latency>6656</Latency>
<AbsoluteTimeLatency>22.184 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L2_out_boundary_x1_loop_2_C_drain_IO_L2_out_boundary_x1_loop_3_C_drain_IO_L2_out_boundary_x1_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>20</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>112</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L2_out_boundary_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L2_out_boundary_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L2_out_boundary_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L2_out_boundary_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L2_out_boundary_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L2_out_boundary_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L2_out_boundary_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_1_x1136_din</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_1_x1136</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_1_x1136_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_1_x1136</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_1_x1136_write</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_1_x1136</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_0_x1122_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_0_x1122</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_0_x1122_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_0_x1122</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_0_x1122_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_0_x1122</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L2_out_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.217</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>13315</Best-caseLatency>
<Average-caseLatency>13315</Average-caseLatency>
<Worst-caseLatency>13315</Worst-caseLatency>
<Best-caseRealTimeLatency>44.379 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>44.379 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>44.379 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>13315</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L2_out_x1_loop_1_C_drain_IO_L2_out_x1_loop_3_C_drain_IO_L2_out_x1_loop_4>
<Name>C_drain_IO_L2_out_x1_loop_1_C_drain_IO_L2_out_x1_loop_3_C_drain_IO_L2_out_x1_loop_4</Name>
<TripCount>13312</TripCount>
<Latency>13313</Latency>
<AbsoluteTimeLatency>44.372 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L2_out_x1_loop_1_C_drain_IO_L2_out_x1_loop_3_C_drain_IO_L2_out_x1_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>168</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>242</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L2_out_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L2_out_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L2_out_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L2_out_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L2_out_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L2_out_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L2_out_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_1_x1136_dout</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_1_x1136</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_1_x1136_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_1_x1136</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_1_x1136_read</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_1_x1136</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_0_x1135_din</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_0_x1135</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_0_x1135_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_0_x1135</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_0_x1135_write</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_0_x1135</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_0_x1109_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_0_x1109</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_0_x1109_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_0_x1109</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_0_x1109_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_0_x1109</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L3_out_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.645</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>16393</Best-caseLatency>
<Average-caseLatency>16393</Average-caseLatency>
<Worst-caseLatency>16393</Worst-caseLatency>
<Best-caseRealTimeLatency>54.638 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>54.638 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>54.638 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>16393</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L3_out_x1_loop_1>
<Name>C_drain_IO_L3_out_x1_loop_1</Name>
<TripCount>2048</TripCount>
<Latency>16391</Latency>
<AbsoluteTimeLatency>54.631 us</AbsoluteTimeLatency>
<PipelineII>8</PipelineII>
<PipelineDepth>10</PipelineDepth>
</C_drain_IO_L3_out_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>563</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>152</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L3_out_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L3_out_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L3_out_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L3_out_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L3_out_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L3_out_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L3_out_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_0_x1135_dout</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_0_x1135</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_0_x1135_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_0_x1135</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_0_x1135_read</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_0_x1135</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_address0</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_ce0</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_we0</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_d0</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>kernel3_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>151663</Best-caseLatency>
<Average-caseLatency>151663</Average-caseLatency>
<Worst-caseLatency>151663</Worst-caseLatency>
<Best-caseRealTimeLatency>0.505 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.505 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.505 ms</Worst-caseRealTimeLatency>
<DataflowPipelineThroughput>133183</DataflowPipelineThroughput>
<PipelineInitiationInterval>133183</PipelineInitiationInterval>
<PipelineType>dataflow</PipelineType>
</SummaryOfOverallLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>166</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>3</UTIL_BRAM>
<DSP>260</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>2</UTIL_DSP>
<FF>140213</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>4</UTIL_FF>
<LUT>89662</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>5</UTIL_LUT>
<URAM>50</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>3</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>B_address0</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_ce0</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_d0</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>503</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_q0</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>503</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_we0</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_address1</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_ce1</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_d1</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>503</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_q1</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>503</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_we1</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_address0</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_ce0</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_d0</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_q0</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_we0</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_address1</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_ce1</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_d1</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_q1</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_we1</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_clk</name>
<Object>kernel3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>kernel3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>kernel3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>kernel3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>kernel3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>kernel3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>kernel3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>nondf_kernel_cov_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.390</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>2159119</Best-caseLatency>
<Average-caseLatency>2159119</Average-caseLatency>
<Worst-caseLatency>2159119</Worst-caseLatency>
<Best-caseRealTimeLatency>7.196 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>7.196 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>7.196 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>2159119</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<nondf_kernel_cov_x1_loop_1>
<Name>nondf_kernel_cov_x1_loop_1</Name>
<TripCount>64</TripCount>
<Latency>12416</Latency>
<AbsoluteTimeLatency>41.383 us</AbsoluteTimeLatency>
<IterationLatency>194</IterationLatency>
<PipelineDepth>194</PipelineDepth>
<nondf_kernel_cov_x1_loop_2>
<Name>nondf_kernel_cov_x1_loop_2</Name>
<TripCount>64</TripCount>
<Latency>192</Latency>
<AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</nondf_kernel_cov_x1_loop_2>
</nondf_kernel_cov_x1_loop_1>
<nondf_kernel_cov_x1_loop_3>
<Name>nondf_kernel_cov_x1_loop_3</Name>
<TripCount>64</TripCount>
<Latency>16512</Latency>
<AbsoluteTimeLatency>55.034 us</AbsoluteTimeLatency>
<IterationLatency>258</IterationLatency>
<PipelineDepth>258</PipelineDepth>
<nondf_kernel_cov_x1_loop_4>
<Name>nondf_kernel_cov_x1_loop_4</Name>
<TripCount>64</TripCount>
<Latency>256</Latency>
<AbsoluteTimeLatency>0.853 us</AbsoluteTimeLatency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</nondf_kernel_cov_x1_loop_4>
</nondf_kernel_cov_x1_loop_3>
<nondf_kernel_cov_x1_loop_5>
<Name>nondf_kernel_cov_x1_loop_5</Name>
<TripCount>64</TripCount>
<Latency>20608</Latency>
<AbsoluteTimeLatency>68.686 us</AbsoluteTimeLatency>
<IterationLatency>322</IterationLatency>
<PipelineDepth>322</PipelineDepth>
<nondf_kernel_cov_x1_loop_6>
<Name>nondf_kernel_cov_x1_loop_6</Name>
<TripCount>64</TripCount>
<Latency>320</Latency>
<AbsoluteTimeLatency>1.067 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
</nondf_kernel_cov_x1_loop_6>
</nondf_kernel_cov_x1_loop_5>
<nondf_kernel_cov_x1_loop_7_nondf_kernel_cov_x1_loop_8_nondf_kernel_cov_x1_loop_9>
<Name>nondf_kernel_cov_x1_loop_7_nondf_kernel_cov_x1_loop_8_nondf_kernel_cov_x1_loop_9</Name>
<TripCount>262144</TripCount>
<Latency>2097161</Latency>
<AbsoluteTimeLatency>6.990 ms</AbsoluteTimeLatency>
<PipelineII>8</PipelineII>
<PipelineDepth>18</PipelineDepth>
</nondf_kernel_cov_x1_loop_7_nondf_kernel_cov_x1_loop_8_nondf_kernel_cov_x1_loop_9>
<nondf_kernel_cov_x1_loop_10>
<Name>nondf_kernel_cov_x1_loop_10</Name>
<TripCount>64</TripCount>
<Latency>12416</Latency>
<AbsoluteTimeLatency>41.383 us</AbsoluteTimeLatency>
<IterationLatency>194</IterationLatency>
<PipelineDepth>194</PipelineDepth>
<nondf_kernel_cov_x1_loop_11>
<Name>nondf_kernel_cov_x1_loop_11</Name>
<TripCount>64</TripCount>
<Latency>192</Latency>
<AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</nondf_kernel_cov_x1_loop_11>
</nondf_kernel_cov_x1_loop_10>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>8</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>7841</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1817</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>nondf_kernel_cov_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>nondf_kernel_cov_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>nondf_kernel_cov_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>nondf_kernel_cov_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>nondf_kernel_cov_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>nondf_kernel_cov_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_159_p_din0</name>
<Object>nondf_kernel_cov_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_159_p_din1</name>
<Object>nondf_kernel_cov_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_159_p_dout0</name>
<Object>nondf_kernel_cov_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_159_p_ce</name>
<Object>nondf_kernel_cov_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_163_p_din0</name>
<Object>nondf_kernel_cov_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_163_p_din1</name>
<Object>nondf_kernel_cov_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>514</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_163_p_dout0</name>
<Object>nondf_kernel_cov_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1025</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_163_p_ce</name>
<Object>nondf_kernel_cov_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>xout_address0</name>
<Object>xout</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>xout_ce0</name>
<Object>xout</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>xout_q0</name>
<Object>xout</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>xin_address0</name>
<Object>xin</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>xin_ce0</name>
<Object>xin</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>xin_we0</name>
<Object>xin</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>xin_d0</name>
<Object>xin</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>503</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>kernel3_x2_entry36</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.217</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>0</Best-caseLatency>
<Average-caseLatency>0</Average-caseLatency>
<Worst-caseLatency>0</Worst-caseLatency>
<Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>0</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>2</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>20</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>kernel3_x2.entry36</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>kernel3_x2.entry36</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>kernel3_x2.entry36</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>kernel3_x2.entry36</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>kernel3_x2.entry36</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>kernel3_x2.entry36</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>kernel3_x2.entry36</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C</name>
<Object>C</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_out_din</name>
<Object>C_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_out_full_n</name>
<Object>C_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_out_write</name>
<Object>C_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>kernel3_x2_entry53</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.347</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>0</Best-caseLatency>
<Average-caseLatency>0</Average-caseLatency>
<Worst-caseLatency>0</Worst-caseLatency>
<Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>0</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>2</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>29</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>kernel3_x2.entry53</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>kernel3_x2.entry53</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>kernel3_x2.entry53</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>kernel3_x2.entry53</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>kernel3_x2.entry53</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>kernel3_x2.entry53</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>kernel3_x2.entry53</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_dout</name>
<Object>C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_empty_n</name>
<Object>C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_read</name>
<Object>C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_out_din</name>
<Object>C_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_out_full_n</name>
<Object>C_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_out_write</name>
<Object>C_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L3_in_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.645</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>4099</Best-caseLatency>
<Average-caseLatency>4099</Average-caseLatency>
<Worst-caseLatency>4099</Worst-caseLatency>
<Best-caseRealTimeLatency>13.662 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>13.662 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.662 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>4099</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L3_in_x2_loop_1>
<Name>A_IO_L3_in_x2_loop_1</Name>
<TripCount>2048</TripCount>
<Latency>4097</Latency>
<AbsoluteTimeLatency>13.655 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>4</PipelineDepth>
</A_IO_L3_in_x2_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>536</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>132</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L3_in_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L3_in_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L3_in_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L3_in_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L3_in_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L3_in_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L3_in_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_0_x21_din</name>
<Object>fifo_A_A_IO_L2_in_0_x21</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_0_x21_full_n</name>
<Object>fifo_A_A_IO_L2_in_0_x21</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_0_x21_write</name>
<Object>fifo_A_A_IO_L2_in_0_x21</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_address0</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_ce0</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_q0</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>503</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L2_in_0_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>83452</Best-caseLatency>
<Average-caseLatency>83452</Average-caseLatency>
<Worst-caseLatency>83452</Worst-caseLatency>
<Best-caseRealTimeLatency>0.278 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.278 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.278 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>83452</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_0_x2_loop_1>
<Name>A_IO_L2_in_0_x2_loop_1</Name>
<TripCount>13</TripCount>
<Latency>13754</Latency>
<AbsoluteTimeLatency>45.842 us</AbsoluteTimeLatency>
<IterationLatency>1058</IterationLatency>
<PipelineDepth>1058</PipelineDepth>
<A_IO_L2_in_0_x2_loop_2>
<Name>A_IO_L2_in_0_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>1056</Latency>
<AbsoluteTimeLatency>3.520 us</AbsoluteTimeLatency>
<IterationLatency>66</IterationLatency>
<PipelineDepth>66</PipelineDepth>
<A_IO_L2_in_0_x2_loop_3>
<Name>A_IO_L2_in_0_x2_loop_3</Name>
<TripCount>32</TripCount>
<Latency>64</Latency>
<AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_0_x2_loop_3>
</A_IO_L2_in_0_x2_loop_2>
</A_IO_L2_in_0_x2_loop_1>
<A_IO_L2_in_0_x2_loop_4>
<Name>A_IO_L2_in_0_x2_loop_4</Name>
<TripCount>32</TripCount>
<Latency>69696</Latency>
<AbsoluteTimeLatency>0.232 ms</AbsoluteTimeLatency>
<IterationLatency>2178</IterationLatency>
<PipelineDepth>2178</PipelineDepth>
<A_IO_L2_in_0_x2_loop_5>
<Name>A_IO_L2_in_0_x2_loop_5</Name>
<TripCount>64</TripCount>
<Latency>2176</Latency>
<AbsoluteTimeLatency>7.253 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<A_IO_L2_in_0_x2_loop_6>
<Name>A_IO_L2_in_0_x2_loop_6</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_0_x2_loop_6>
</A_IO_L2_in_0_x2_loop_5>
</A_IO_L2_in_0_x2_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>8</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>96</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>325</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_0_x21_dout</name>
<Object>fifo_A_A_IO_L2_in_0_x21</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_0_x21_empty_n</name>
<Object>fifo_A_A_IO_L2_in_0_x21</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_0_x21_read</name>
<Object>fifo_A_A_IO_L2_in_0_x21</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_1_x22_din</name>
<Object>fifo_A_A_IO_L2_in_1_x22</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_1_x22_full_n</name>
<Object>fifo_A_A_IO_L2_in_1_x22</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_1_x22_write</name>
<Object>fifo_A_A_IO_L2_in_1_x22</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_0_x216_din</name>
<Object>fifo_A_PE_0_0_x216</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_0_x216_full_n</name>
<Object>fifo_A_PE_0_0_x216</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_0_x216_write</name>
<Object>fifo_A_PE_0_0_x216</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L2_in_1_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>82394</Best-caseLatency>
<Average-caseLatency>82394</Average-caseLatency>
<Worst-caseLatency>82394</Worst-caseLatency>
<Best-caseRealTimeLatency>0.275 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.275 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.275 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>82394</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_1_x2_loop_1>
<Name>A_IO_L2_in_1_x2_loop_1</Name>
<TripCount>12</TripCount>
<Latency>12696</Latency>
<AbsoluteTimeLatency>42.316 us</AbsoluteTimeLatency>
<IterationLatency>1058</IterationLatency>
<PipelineDepth>1058</PipelineDepth>
<A_IO_L2_in_1_x2_loop_2>
<Name>A_IO_L2_in_1_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>1056</Latency>
<AbsoluteTimeLatency>3.520 us</AbsoluteTimeLatency>
<IterationLatency>66</IterationLatency>
<PipelineDepth>66</PipelineDepth>
<A_IO_L2_in_1_x2_loop_3>
<Name>A_IO_L2_in_1_x2_loop_3</Name>
<TripCount>32</TripCount>
<Latency>64</Latency>
<AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_1_x2_loop_3>
</A_IO_L2_in_1_x2_loop_2>
</A_IO_L2_in_1_x2_loop_1>
<A_IO_L2_in_1_x2_loop_4>
<Name>A_IO_L2_in_1_x2_loop_4</Name>
<TripCount>32</TripCount>
<Latency>69696</Latency>
<AbsoluteTimeLatency>0.232 ms</AbsoluteTimeLatency>
<IterationLatency>2178</IterationLatency>
<PipelineDepth>2178</PipelineDepth>
<A_IO_L2_in_1_x2_loop_5>
<Name>A_IO_L2_in_1_x2_loop_5</Name>
<TripCount>64</TripCount>
<Latency>2176</Latency>
<AbsoluteTimeLatency>7.253 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<A_IO_L2_in_1_x2_loop_6>
<Name>A_IO_L2_in_1_x2_loop_6</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_1_x2_loop_6>
</A_IO_L2_in_1_x2_loop_5>
</A_IO_L2_in_1_x2_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>8</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>92</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>325</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_1_x22_dout</name>
<Object>fifo_A_A_IO_L2_in_1_x22</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_1_x22_empty_n</name>
<Object>fifo_A_A_IO_L2_in_1_x22</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_1_x22_read</name>
<Object>fifo_A_A_IO_L2_in_1_x22</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_2_x23_din</name>
<Object>fifo_A_A_IO_L2_in_2_x23</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_2_x23_full_n</name>
<Object>fifo_A_A_IO_L2_in_2_x23</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_2_x23_write</name>
<Object>fifo_A_A_IO_L2_in_2_x23</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_0_x219_din</name>
<Object>fifo_A_PE_1_0_x219</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_0_x219_full_n</name>
<Object>fifo_A_PE_1_0_x219</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_0_x219_write</name>
<Object>fifo_A_PE_1_0_x219</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L2_in_2_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>81336</Best-caseLatency>
<Average-caseLatency>81336</Average-caseLatency>
<Worst-caseLatency>81336</Worst-caseLatency>
<Best-caseRealTimeLatency>0.271 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.271 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.271 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>81336</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_2_x2_loop_1>
<Name>A_IO_L2_in_2_x2_loop_1</Name>
<TripCount>11</TripCount>
<Latency>11638</Latency>
<AbsoluteTimeLatency>38.789 us</AbsoluteTimeLatency>
<IterationLatency>1058</IterationLatency>
<PipelineDepth>1058</PipelineDepth>
<A_IO_L2_in_2_x2_loop_2>
<Name>A_IO_L2_in_2_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>1056</Latency>
<AbsoluteTimeLatency>3.520 us</AbsoluteTimeLatency>
<IterationLatency>66</IterationLatency>
<PipelineDepth>66</PipelineDepth>
<A_IO_L2_in_2_x2_loop_3>
<Name>A_IO_L2_in_2_x2_loop_3</Name>
<TripCount>32</TripCount>
<Latency>64</Latency>
<AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_2_x2_loop_3>
</A_IO_L2_in_2_x2_loop_2>
</A_IO_L2_in_2_x2_loop_1>
<A_IO_L2_in_2_x2_loop_4>
<Name>A_IO_L2_in_2_x2_loop_4</Name>
<TripCount>32</TripCount>
<Latency>69696</Latency>
<AbsoluteTimeLatency>0.232 ms</AbsoluteTimeLatency>
<IterationLatency>2178</IterationLatency>
<PipelineDepth>2178</PipelineDepth>
<A_IO_L2_in_2_x2_loop_5>
<Name>A_IO_L2_in_2_x2_loop_5</Name>
<TripCount>64</TripCount>
<Latency>2176</Latency>
<AbsoluteTimeLatency>7.253 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<A_IO_L2_in_2_x2_loop_6>
<Name>A_IO_L2_in_2_x2_loop_6</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_2_x2_loop_6>
</A_IO_L2_in_2_x2_loop_5>
</A_IO_L2_in_2_x2_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>8</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>92</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>325</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_2_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_2_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_2_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_2_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_2_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_2_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_2_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_2_x23_dout</name>
<Object>fifo_A_A_IO_L2_in_2_x23</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_2_x23_empty_n</name>
<Object>fifo_A_A_IO_L2_in_2_x23</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_2_x23_read</name>
<Object>fifo_A_A_IO_L2_in_2_x23</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_3_x24_din</name>
<Object>fifo_A_A_IO_L2_in_3_x24</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_3_x24_full_n</name>
<Object>fifo_A_A_IO_L2_in_3_x24</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_3_x24_write</name>
<Object>fifo_A_A_IO_L2_in_3_x24</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_0_x222_din</name>
<Object>fifo_A_PE_2_0_x222</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_0_x222_full_n</name>
<Object>fifo_A_PE_2_0_x222</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_0_x222_write</name>
<Object>fifo_A_PE_2_0_x222</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L2_in_3_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>80278</Best-caseLatency>
<Average-caseLatency>80278</Average-caseLatency>
<Worst-caseLatency>80278</Worst-caseLatency>
<Best-caseRealTimeLatency>0.268 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.268 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.268 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>80278</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_3_x2_loop_1>
<Name>A_IO_L2_in_3_x2_loop_1</Name>
<TripCount>10</TripCount>
<Latency>10580</Latency>
<AbsoluteTimeLatency>35.263 us</AbsoluteTimeLatency>
<IterationLatency>1058</IterationLatency>
<PipelineDepth>1058</PipelineDepth>
<A_IO_L2_in_3_x2_loop_2>
<Name>A_IO_L2_in_3_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>1056</Latency>
<AbsoluteTimeLatency>3.520 us</AbsoluteTimeLatency>
<IterationLatency>66</IterationLatency>
<PipelineDepth>66</PipelineDepth>
<A_IO_L2_in_3_x2_loop_3>
<Name>A_IO_L2_in_3_x2_loop_3</Name>
<TripCount>32</TripCount>
<Latency>64</Latency>
<AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_3_x2_loop_3>
</A_IO_L2_in_3_x2_loop_2>
</A_IO_L2_in_3_x2_loop_1>
<A_IO_L2_in_3_x2_loop_4>
<Name>A_IO_L2_in_3_x2_loop_4</Name>
<TripCount>32</TripCount>
<Latency>69696</Latency>
<AbsoluteTimeLatency>0.232 ms</AbsoluteTimeLatency>
<IterationLatency>2178</IterationLatency>
<PipelineDepth>2178</PipelineDepth>
<A_IO_L2_in_3_x2_loop_5>
<Name>A_IO_L2_in_3_x2_loop_5</Name>
<TripCount>64</TripCount>
<Latency>2176</Latency>
<AbsoluteTimeLatency>7.253 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<A_IO_L2_in_3_x2_loop_6>
<Name>A_IO_L2_in_3_x2_loop_6</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_3_x2_loop_6>
</A_IO_L2_in_3_x2_loop_5>
</A_IO_L2_in_3_x2_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>8</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>92</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>325</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_3_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_3_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_3_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_3_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_3_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_3_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_3_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_3_x24_dout</name>
<Object>fifo_A_A_IO_L2_in_3_x24</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_3_x24_empty_n</name>
<Object>fifo_A_A_IO_L2_in_3_x24</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_3_x24_read</name>
<Object>fifo_A_A_IO_L2_in_3_x24</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_4_x25_din</name>
<Object>fifo_A_A_IO_L2_in_4_x25</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_4_x25_full_n</name>
<Object>fifo_A_A_IO_L2_in_4_x25</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_4_x25_write</name>
<Object>fifo_A_A_IO_L2_in_4_x25</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_0_x225_din</name>
<Object>fifo_A_PE_3_0_x225</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_0_x225_full_n</name>
<Object>fifo_A_PE_3_0_x225</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_0_x225_write</name>
<Object>fifo_A_PE_3_0_x225</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L2_in_4_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>79220</Best-caseLatency>
<Average-caseLatency>79220</Average-caseLatency>
<Worst-caseLatency>79220</Worst-caseLatency>
<Best-caseRealTimeLatency>0.264 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.264 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.264 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>79220</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_4_x2_loop_1>
<Name>A_IO_L2_in_4_x2_loop_1</Name>
<TripCount>9</TripCount>
<Latency>9522</Latency>
<AbsoluteTimeLatency>31.737 us</AbsoluteTimeLatency>
<IterationLatency>1058</IterationLatency>
<PipelineDepth>1058</PipelineDepth>
<A_IO_L2_in_4_x2_loop_2>
<Name>A_IO_L2_in_4_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>1056</Latency>
<AbsoluteTimeLatency>3.520 us</AbsoluteTimeLatency>
<IterationLatency>66</IterationLatency>
<PipelineDepth>66</PipelineDepth>
<A_IO_L2_in_4_x2_loop_3>
<Name>A_IO_L2_in_4_x2_loop_3</Name>
<TripCount>32</TripCount>
<Latency>64</Latency>
<AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_4_x2_loop_3>
</A_IO_L2_in_4_x2_loop_2>
</A_IO_L2_in_4_x2_loop_1>
<A_IO_L2_in_4_x2_loop_4>
<Name>A_IO_L2_in_4_x2_loop_4</Name>
<TripCount>32</TripCount>
<Latency>69696</Latency>
<AbsoluteTimeLatency>0.232 ms</AbsoluteTimeLatency>
<IterationLatency>2178</IterationLatency>
<PipelineDepth>2178</PipelineDepth>
<A_IO_L2_in_4_x2_loop_5>
<Name>A_IO_L2_in_4_x2_loop_5</Name>
<TripCount>64</TripCount>
<Latency>2176</Latency>
<AbsoluteTimeLatency>7.253 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<A_IO_L2_in_4_x2_loop_6>
<Name>A_IO_L2_in_4_x2_loop_6</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_4_x2_loop_6>
</A_IO_L2_in_4_x2_loop_5>
</A_IO_L2_in_4_x2_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>8</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>92</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>325</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_4_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_4_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_4_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_4_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_4_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_4_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_4_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_4_x25_dout</name>
<Object>fifo_A_A_IO_L2_in_4_x25</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_4_x25_empty_n</name>
<Object>fifo_A_A_IO_L2_in_4_x25</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_4_x25_read</name>
<Object>fifo_A_A_IO_L2_in_4_x25</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_5_x26_din</name>
<Object>fifo_A_A_IO_L2_in_5_x26</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_5_x26_full_n</name>
<Object>fifo_A_A_IO_L2_in_5_x26</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_5_x26_write</name>
<Object>fifo_A_A_IO_L2_in_5_x26</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_0_x228_din</name>
<Object>fifo_A_PE_4_0_x228</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_0_x228_full_n</name>
<Object>fifo_A_PE_4_0_x228</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_0_x228_write</name>
<Object>fifo_A_PE_4_0_x228</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L2_in_5_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>78162</Best-caseLatency>
<Average-caseLatency>78162</Average-caseLatency>
<Worst-caseLatency>78162</Worst-caseLatency>
<Best-caseRealTimeLatency>0.261 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.261 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.261 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>78162</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_5_x2_loop_1>
<Name>A_IO_L2_in_5_x2_loop_1</Name>
<TripCount>8</TripCount>
<Latency>8464</Latency>
<AbsoluteTimeLatency>28.211 us</AbsoluteTimeLatency>
<IterationLatency>1058</IterationLatency>
<PipelineDepth>1058</PipelineDepth>
<A_IO_L2_in_5_x2_loop_2>
<Name>A_IO_L2_in_5_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>1056</Latency>
<AbsoluteTimeLatency>3.520 us</AbsoluteTimeLatency>
<IterationLatency>66</IterationLatency>
<PipelineDepth>66</PipelineDepth>
<A_IO_L2_in_5_x2_loop_3>
<Name>A_IO_L2_in_5_x2_loop_3</Name>
<TripCount>32</TripCount>
<Latency>64</Latency>
<AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_5_x2_loop_3>
</A_IO_L2_in_5_x2_loop_2>
</A_IO_L2_in_5_x2_loop_1>
<A_IO_L2_in_5_x2_loop_4>
<Name>A_IO_L2_in_5_x2_loop_4</Name>
<TripCount>32</TripCount>
<Latency>69696</Latency>
<AbsoluteTimeLatency>0.232 ms</AbsoluteTimeLatency>
<IterationLatency>2178</IterationLatency>
<PipelineDepth>2178</PipelineDepth>
<A_IO_L2_in_5_x2_loop_5>
<Name>A_IO_L2_in_5_x2_loop_5</Name>
<TripCount>64</TripCount>
<Latency>2176</Latency>
<AbsoluteTimeLatency>7.253 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<A_IO_L2_in_5_x2_loop_6>
<Name>A_IO_L2_in_5_x2_loop_6</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_5_x2_loop_6>
</A_IO_L2_in_5_x2_loop_5>
</A_IO_L2_in_5_x2_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>8</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>92</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>325</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_5_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_5_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_5_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_5_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_5_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_5_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_5_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_5_x26_dout</name>
<Object>fifo_A_A_IO_L2_in_5_x26</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_5_x26_empty_n</name>
<Object>fifo_A_A_IO_L2_in_5_x26</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_5_x26_read</name>
<Object>fifo_A_A_IO_L2_in_5_x26</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_6_x27_din</name>
<Object>fifo_A_A_IO_L2_in_6_x27</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_6_x27_full_n</name>
<Object>fifo_A_A_IO_L2_in_6_x27</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_6_x27_write</name>
<Object>fifo_A_A_IO_L2_in_6_x27</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_0_x231_din</name>
<Object>fifo_A_PE_5_0_x231</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_0_x231_full_n</name>
<Object>fifo_A_PE_5_0_x231</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_0_x231_write</name>
<Object>fifo_A_PE_5_0_x231</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L2_in_6_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>77104</Best-caseLatency>
<Average-caseLatency>77104</Average-caseLatency>
<Worst-caseLatency>77104</Worst-caseLatency>
<Best-caseRealTimeLatency>0.257 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.257 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.257 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>77104</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_6_x2_loop_1>
<Name>A_IO_L2_in_6_x2_loop_1</Name>
<TripCount>7</TripCount>
<Latency>7406</Latency>
<AbsoluteTimeLatency>24.684 us</AbsoluteTimeLatency>
<IterationLatency>1058</IterationLatency>
<PipelineDepth>1058</PipelineDepth>
<A_IO_L2_in_6_x2_loop_2>
<Name>A_IO_L2_in_6_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>1056</Latency>
<AbsoluteTimeLatency>3.520 us</AbsoluteTimeLatency>
<IterationLatency>66</IterationLatency>
<PipelineDepth>66</PipelineDepth>
<A_IO_L2_in_6_x2_loop_3>
<Name>A_IO_L2_in_6_x2_loop_3</Name>
<TripCount>32</TripCount>
<Latency>64</Latency>
<AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_6_x2_loop_3>
</A_IO_L2_in_6_x2_loop_2>
</A_IO_L2_in_6_x2_loop_1>
<A_IO_L2_in_6_x2_loop_4>
<Name>A_IO_L2_in_6_x2_loop_4</Name>
<TripCount>32</TripCount>
<Latency>69696</Latency>
<AbsoluteTimeLatency>0.232 ms</AbsoluteTimeLatency>
<IterationLatency>2178</IterationLatency>
<PipelineDepth>2178</PipelineDepth>
<A_IO_L2_in_6_x2_loop_5>
<Name>A_IO_L2_in_6_x2_loop_5</Name>
<TripCount>64</TripCount>
<Latency>2176</Latency>
<AbsoluteTimeLatency>7.253 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<A_IO_L2_in_6_x2_loop_6>
<Name>A_IO_L2_in_6_x2_loop_6</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_6_x2_loop_6>
</A_IO_L2_in_6_x2_loop_5>
</A_IO_L2_in_6_x2_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>8</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>92</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>325</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_6_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_6_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_6_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_6_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_6_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_6_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_6_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_6_x27_dout</name>
<Object>fifo_A_A_IO_L2_in_6_x27</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_6_x27_empty_n</name>
<Object>fifo_A_A_IO_L2_in_6_x27</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_6_x27_read</name>
<Object>fifo_A_A_IO_L2_in_6_x27</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_7_x28_din</name>
<Object>fifo_A_A_IO_L2_in_7_x28</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_7_x28_full_n</name>
<Object>fifo_A_A_IO_L2_in_7_x28</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_7_x28_write</name>
<Object>fifo_A_A_IO_L2_in_7_x28</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_0_x234_din</name>
<Object>fifo_A_PE_6_0_x234</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_0_x234_full_n</name>
<Object>fifo_A_PE_6_0_x234</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_0_x234_write</name>
<Object>fifo_A_PE_6_0_x234</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L2_in_7_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>76046</Best-caseLatency>
<Average-caseLatency>76046</Average-caseLatency>
<Worst-caseLatency>76046</Worst-caseLatency>
<Best-caseRealTimeLatency>0.253 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.253 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.253 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>76046</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_7_x2_loop_1>
<Name>A_IO_L2_in_7_x2_loop_1</Name>
<TripCount>6</TripCount>
<Latency>6348</Latency>
<AbsoluteTimeLatency>21.158 us</AbsoluteTimeLatency>
<IterationLatency>1058</IterationLatency>
<PipelineDepth>1058</PipelineDepth>
<A_IO_L2_in_7_x2_loop_2>
<Name>A_IO_L2_in_7_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>1056</Latency>
<AbsoluteTimeLatency>3.520 us</AbsoluteTimeLatency>
<IterationLatency>66</IterationLatency>
<PipelineDepth>66</PipelineDepth>
<A_IO_L2_in_7_x2_loop_3>
<Name>A_IO_L2_in_7_x2_loop_3</Name>
<TripCount>32</TripCount>
<Latency>64</Latency>
<AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_7_x2_loop_3>
</A_IO_L2_in_7_x2_loop_2>
</A_IO_L2_in_7_x2_loop_1>
<A_IO_L2_in_7_x2_loop_4>
<Name>A_IO_L2_in_7_x2_loop_4</Name>
<TripCount>32</TripCount>
<Latency>69696</Latency>
<AbsoluteTimeLatency>0.232 ms</AbsoluteTimeLatency>
<IterationLatency>2178</IterationLatency>
<PipelineDepth>2178</PipelineDepth>
<A_IO_L2_in_7_x2_loop_5>
<Name>A_IO_L2_in_7_x2_loop_5</Name>
<TripCount>64</TripCount>
<Latency>2176</Latency>
<AbsoluteTimeLatency>7.253 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<A_IO_L2_in_7_x2_loop_6>
<Name>A_IO_L2_in_7_x2_loop_6</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_7_x2_loop_6>
</A_IO_L2_in_7_x2_loop_5>
</A_IO_L2_in_7_x2_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>8</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>92</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>325</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_7_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_7_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_7_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_7_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_7_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_7_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_7_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_7_x28_dout</name>
<Object>fifo_A_A_IO_L2_in_7_x28</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_7_x28_empty_n</name>
<Object>fifo_A_A_IO_L2_in_7_x28</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_7_x28_read</name>
<Object>fifo_A_A_IO_L2_in_7_x28</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_8_x29_din</name>
<Object>fifo_A_A_IO_L2_in_8_x29</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_8_x29_full_n</name>
<Object>fifo_A_A_IO_L2_in_8_x29</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_8_x29_write</name>
<Object>fifo_A_A_IO_L2_in_8_x29</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_0_x237_din</name>
<Object>fifo_A_PE_7_0_x237</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_0_x237_full_n</name>
<Object>fifo_A_PE_7_0_x237</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_0_x237_write</name>
<Object>fifo_A_PE_7_0_x237</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L2_in_8_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>74988</Best-caseLatency>
<Average-caseLatency>74988</Average-caseLatency>
<Worst-caseLatency>74988</Worst-caseLatency>
<Best-caseRealTimeLatency>0.250 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.250 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.250 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>74988</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_8_x2_loop_1>
<Name>A_IO_L2_in_8_x2_loop_1</Name>
<TripCount>5</TripCount>
<Latency>5290</Latency>
<AbsoluteTimeLatency>17.632 us</AbsoluteTimeLatency>
<IterationLatency>1058</IterationLatency>
<PipelineDepth>1058</PipelineDepth>
<A_IO_L2_in_8_x2_loop_2>
<Name>A_IO_L2_in_8_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>1056</Latency>
<AbsoluteTimeLatency>3.520 us</AbsoluteTimeLatency>
<IterationLatency>66</IterationLatency>
<PipelineDepth>66</PipelineDepth>
<A_IO_L2_in_8_x2_loop_3>
<Name>A_IO_L2_in_8_x2_loop_3</Name>
<TripCount>32</TripCount>
<Latency>64</Latency>
<AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_8_x2_loop_3>
</A_IO_L2_in_8_x2_loop_2>
</A_IO_L2_in_8_x2_loop_1>
<A_IO_L2_in_8_x2_loop_4>
<Name>A_IO_L2_in_8_x2_loop_4</Name>
<TripCount>32</TripCount>
<Latency>69696</Latency>
<AbsoluteTimeLatency>0.232 ms</AbsoluteTimeLatency>
<IterationLatency>2178</IterationLatency>
<PipelineDepth>2178</PipelineDepth>
<A_IO_L2_in_8_x2_loop_5>
<Name>A_IO_L2_in_8_x2_loop_5</Name>
<TripCount>64</TripCount>
<Latency>2176</Latency>
<AbsoluteTimeLatency>7.253 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<A_IO_L2_in_8_x2_loop_6>
<Name>A_IO_L2_in_8_x2_loop_6</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_8_x2_loop_6>
</A_IO_L2_in_8_x2_loop_5>
</A_IO_L2_in_8_x2_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>8</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>92</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>325</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_8_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_8_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_8_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_8_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_8_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_8_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_8_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_8_x29_dout</name>
<Object>fifo_A_A_IO_L2_in_8_x29</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_8_x29_empty_n</name>
<Object>fifo_A_A_IO_L2_in_8_x29</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_8_x29_read</name>
<Object>fifo_A_A_IO_L2_in_8_x29</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_9_x210_din</name>
<Object>fifo_A_A_IO_L2_in_9_x210</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_9_x210_full_n</name>
<Object>fifo_A_A_IO_L2_in_9_x210</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_9_x210_write</name>
<Object>fifo_A_A_IO_L2_in_9_x210</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_8_0_x240_din</name>
<Object>fifo_A_PE_8_0_x240</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_8_0_x240_full_n</name>
<Object>fifo_A_PE_8_0_x240</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_8_0_x240_write</name>
<Object>fifo_A_PE_8_0_x240</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L2_in_9_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>73930</Best-caseLatency>
<Average-caseLatency>73930</Average-caseLatency>
<Worst-caseLatency>73930</Worst-caseLatency>
<Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>73930</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_9_x2_loop_1>
<Name>A_IO_L2_in_9_x2_loop_1</Name>
<TripCount>4</TripCount>
<Latency>4232</Latency>
<AbsoluteTimeLatency>14.105 us</AbsoluteTimeLatency>
<IterationLatency>1058</IterationLatency>
<PipelineDepth>1058</PipelineDepth>
<A_IO_L2_in_9_x2_loop_2>
<Name>A_IO_L2_in_9_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>1056</Latency>
<AbsoluteTimeLatency>3.520 us</AbsoluteTimeLatency>
<IterationLatency>66</IterationLatency>
<PipelineDepth>66</PipelineDepth>
<A_IO_L2_in_9_x2_loop_3>
<Name>A_IO_L2_in_9_x2_loop_3</Name>
<TripCount>32</TripCount>
<Latency>64</Latency>
<AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_9_x2_loop_3>
</A_IO_L2_in_9_x2_loop_2>
</A_IO_L2_in_9_x2_loop_1>
<A_IO_L2_in_9_x2_loop_4>
<Name>A_IO_L2_in_9_x2_loop_4</Name>
<TripCount>32</TripCount>
<Latency>69696</Latency>
<AbsoluteTimeLatency>0.232 ms</AbsoluteTimeLatency>
<IterationLatency>2178</IterationLatency>
<PipelineDepth>2178</PipelineDepth>
<A_IO_L2_in_9_x2_loop_5>
<Name>A_IO_L2_in_9_x2_loop_5</Name>
<TripCount>64</TripCount>
<Latency>2176</Latency>
<AbsoluteTimeLatency>7.253 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<A_IO_L2_in_9_x2_loop_6>
<Name>A_IO_L2_in_9_x2_loop_6</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_9_x2_loop_6>
</A_IO_L2_in_9_x2_loop_5>
</A_IO_L2_in_9_x2_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>8</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>92</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>325</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_9_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_9_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_9_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_9_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_9_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_9_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_9_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_9_x210_dout</name>
<Object>fifo_A_A_IO_L2_in_9_x210</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_9_x210_empty_n</name>
<Object>fifo_A_A_IO_L2_in_9_x210</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_9_x210_read</name>
<Object>fifo_A_A_IO_L2_in_9_x210</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_10_x211_din</name>
<Object>fifo_A_A_IO_L2_in_10_x211</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_10_x211_full_n</name>
<Object>fifo_A_A_IO_L2_in_10_x211</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_10_x211_write</name>
<Object>fifo_A_A_IO_L2_in_10_x211</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_9_0_x243_din</name>
<Object>fifo_A_PE_9_0_x243</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_9_0_x243_full_n</name>
<Object>fifo_A_PE_9_0_x243</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_9_0_x243_write</name>
<Object>fifo_A_PE_9_0_x243</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L2_in_10_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>72872</Best-caseLatency>
<Average-caseLatency>72872</Average-caseLatency>
<Worst-caseLatency>72872</Worst-caseLatency>
<Best-caseRealTimeLatency>0.243 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.243 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.243 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>72872</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_10_x2_loop_1>
<Name>A_IO_L2_in_10_x2_loop_1</Name>
<TripCount>3</TripCount>
<Latency>3174</Latency>
<AbsoluteTimeLatency>10.579 us</AbsoluteTimeLatency>
<IterationLatency>1058</IterationLatency>
<PipelineDepth>1058</PipelineDepth>
<A_IO_L2_in_10_x2_loop_2>
<Name>A_IO_L2_in_10_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>1056</Latency>
<AbsoluteTimeLatency>3.520 us</AbsoluteTimeLatency>
<IterationLatency>66</IterationLatency>
<PipelineDepth>66</PipelineDepth>
<A_IO_L2_in_10_x2_loop_3>
<Name>A_IO_L2_in_10_x2_loop_3</Name>
<TripCount>32</TripCount>
<Latency>64</Latency>
<AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_10_x2_loop_3>
</A_IO_L2_in_10_x2_loop_2>
</A_IO_L2_in_10_x2_loop_1>
<A_IO_L2_in_10_x2_loop_4>
<Name>A_IO_L2_in_10_x2_loop_4</Name>
<TripCount>32</TripCount>
<Latency>69696</Latency>
<AbsoluteTimeLatency>0.232 ms</AbsoluteTimeLatency>
<IterationLatency>2178</IterationLatency>
<PipelineDepth>2178</PipelineDepth>
<A_IO_L2_in_10_x2_loop_5>
<Name>A_IO_L2_in_10_x2_loop_5</Name>
<TripCount>64</TripCount>
<Latency>2176</Latency>
<AbsoluteTimeLatency>7.253 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<A_IO_L2_in_10_x2_loop_6>
<Name>A_IO_L2_in_10_x2_loop_6</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_10_x2_loop_6>
</A_IO_L2_in_10_x2_loop_5>
</A_IO_L2_in_10_x2_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>8</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>92</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>325</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_10_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_10_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_10_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_10_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_10_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_10_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_10_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_10_x211_dout</name>
<Object>fifo_A_A_IO_L2_in_10_x211</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_10_x211_empty_n</name>
<Object>fifo_A_A_IO_L2_in_10_x211</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_10_x211_read</name>
<Object>fifo_A_A_IO_L2_in_10_x211</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_11_x212_din</name>
<Object>fifo_A_A_IO_L2_in_11_x212</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_11_x212_full_n</name>
<Object>fifo_A_A_IO_L2_in_11_x212</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_11_x212_write</name>
<Object>fifo_A_A_IO_L2_in_11_x212</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_10_0_x246_din</name>
<Object>fifo_A_PE_10_0_x246</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_10_0_x246_full_n</name>
<Object>fifo_A_PE_10_0_x246</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_10_0_x246_write</name>
<Object>fifo_A_PE_10_0_x246</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L2_in_11_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>71814</Best-caseLatency>
<Average-caseLatency>71814</Average-caseLatency>
<Worst-caseLatency>71814</Worst-caseLatency>
<Best-caseRealTimeLatency>0.239 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.239 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.239 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>71814</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_11_x2_loop_1>
<Name>A_IO_L2_in_11_x2_loop_1</Name>
<TripCount>2</TripCount>
<Latency>2116</Latency>
<AbsoluteTimeLatency>7.053 us</AbsoluteTimeLatency>
<IterationLatency>1058</IterationLatency>
<PipelineDepth>1058</PipelineDepth>
<A_IO_L2_in_11_x2_loop_2>
<Name>A_IO_L2_in_11_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>1056</Latency>
<AbsoluteTimeLatency>3.520 us</AbsoluteTimeLatency>
<IterationLatency>66</IterationLatency>
<PipelineDepth>66</PipelineDepth>
<A_IO_L2_in_11_x2_loop_3>
<Name>A_IO_L2_in_11_x2_loop_3</Name>
<TripCount>32</TripCount>
<Latency>64</Latency>
<AbsoluteTimeLatency>0.213 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_11_x2_loop_3>
</A_IO_L2_in_11_x2_loop_2>
</A_IO_L2_in_11_x2_loop_1>
<A_IO_L2_in_11_x2_loop_4>
<Name>A_IO_L2_in_11_x2_loop_4</Name>
<TripCount>32</TripCount>
<Latency>69696</Latency>
<AbsoluteTimeLatency>0.232 ms</AbsoluteTimeLatency>
<IterationLatency>2178</IterationLatency>
<PipelineDepth>2178</PipelineDepth>
<A_IO_L2_in_11_x2_loop_5>
<Name>A_IO_L2_in_11_x2_loop_5</Name>
<TripCount>64</TripCount>
<Latency>2176</Latency>
<AbsoluteTimeLatency>7.253 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<A_IO_L2_in_11_x2_loop_6>
<Name>A_IO_L2_in_11_x2_loop_6</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_11_x2_loop_6>
</A_IO_L2_in_11_x2_loop_5>
</A_IO_L2_in_11_x2_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>8</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>92</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>325</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_11_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_11_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_11_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_11_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_11_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_11_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_11_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_11_x212_dout</name>
<Object>fifo_A_A_IO_L2_in_11_x212</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_11_x212_empty_n</name>
<Object>fifo_A_A_IO_L2_in_11_x212</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_11_x212_read</name>
<Object>fifo_A_A_IO_L2_in_11_x212</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_12_x213_din</name>
<Object>fifo_A_A_IO_L2_in_12_x213</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_12_x213_full_n</name>
<Object>fifo_A_A_IO_L2_in_12_x213</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_12_x213_write</name>
<Object>fifo_A_A_IO_L2_in_12_x213</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_11_0_x249_din</name>
<Object>fifo_A_PE_11_0_x249</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_11_0_x249_full_n</name>
<Object>fifo_A_PE_11_0_x249</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_11_0_x249_write</name>
<Object>fifo_A_PE_11_0_x249</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L2_in_boundary_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.417</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>33284</Best-caseLatency>
<Average-caseLatency>33284</Average-caseLatency>
<Worst-caseLatency>33284</Worst-caseLatency>
<Best-caseRealTimeLatency>0.111 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.111 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.111 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>33284</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_boundary_x2_loop_2_A_IO_L2_in_boundary_x2_loop_3>
<Name>A_IO_L2_in_boundary_x2_loop_2_A_IO_L2_in_boundary_x2_loop_3</Name>
<TripCount>512</TripCount>
<Latency>512</Latency>
<AbsoluteTimeLatency>1.706 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_boundary_x2_loop_2_A_IO_L2_in_boundary_x2_loop_3>
<A_IO_L2_in_boundary_x2_loop_4_A_IO_L2_in_boundary_x2_loop_5>
<Name>A_IO_L2_in_boundary_x2_loop_4_A_IO_L2_in_boundary_x2_loop_5</Name>
<TripCount>2048</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>16</PipelineII>
<PipelineDepth>17</PipelineDepth>
</A_IO_L2_in_boundary_x2_loop_4_A_IO_L2_in_boundary_x2_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>8</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>2180</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>724</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_boundary_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_boundary_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_boundary_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_boundary_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_boundary_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_boundary_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_boundary_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_12_x213_dout</name>
<Object>fifo_A_A_IO_L2_in_12_x213</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_12_x213_empty_n</name>
<Object>fifo_A_A_IO_L2_in_12_x213</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_12_x213_read</name>
<Object>fifo_A_A_IO_L2_in_12_x213</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_12_0_x252_din</name>
<Object>fifo_A_PE_12_0_x252</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_12_0_x252_full_n</name>
<Object>fifo_A_PE_12_0_x252</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_12_0_x252_write</name>
<Object>fifo_A_PE_12_0_x252</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_IO_L3_in_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.645</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>4099</Best-caseLatency>
<Average-caseLatency>4099</Average-caseLatency>
<Worst-caseLatency>4099</Worst-caseLatency>
<Best-caseRealTimeLatency>13.662 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>13.662 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.662 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>4099</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_IO_L3_in_x2_loop_1>
<Name>B_IO_L3_in_x2_loop_1</Name>
<TripCount>2048</TripCount>
<Latency>4097</Latency>
<AbsoluteTimeLatency>13.655 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>4</PipelineDepth>
</B_IO_L3_in_x2_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>536</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>132</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_IO_L3_in_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_IO_L3_in_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_IO_L3_in_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_IO_L3_in_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_IO_L3_in_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_IO_L3_in_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_IO_L3_in_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_0_x214_din</name>
<Object>fifo_B_B_IO_L2_in_0_x214</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_0_x214_full_n</name>
<Object>fifo_B_B_IO_L2_in_0_x214</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_0_x214_write</name>
<Object>fifo_B_B_IO_L2_in_0_x214</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_address1</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_ce1</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_q1</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>503</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_IO_L2_in_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>36869</Best-caseLatency>
<Average-caseLatency>36869</Average-caseLatency>
<Worst-caseLatency>36869</Worst-caseLatency>
<Best-caseRealTimeLatency>0.123 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.123 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.123 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>36869</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_IO_L2_in_x2_loop_1_B_IO_L2_in_x2_loop_2_B_IO_L2_in_x2_loop_3>
<Name>B_IO_L2_in_x2_loop_1_B_IO_L2_in_x2_loop_2_B_IO_L2_in_x2_loop_3</Name>
<TripCount>4096</TripCount>
<Latency>4096</Latency>
<AbsoluteTimeLatency>13.652 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_x2_loop_1_B_IO_L2_in_x2_loop_2_B_IO_L2_in_x2_loop_3>
<B_IO_L2_in_x2_loop_4_B_IO_L2_in_x2_loop_5_B_IO_L2_in_x2_loop_6>
<Name>B_IO_L2_in_x2_loop_4_B_IO_L2_in_x2_loop_5_B_IO_L2_in_x2_loop_6</Name>
<TripCount>32768</TripCount>
<Latency>32769</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</B_IO_L2_in_x2_loop_4_B_IO_L2_in_x2_loop_5_B_IO_L2_in_x2_loop_6>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>29</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>144</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>632</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_IO_L2_in_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_IO_L2_in_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_IO_L2_in_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_IO_L2_in_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_IO_L2_in_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_IO_L2_in_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_IO_L2_in_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_0_x214_dout</name>
<Object>fifo_B_B_IO_L2_in_0_x214</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_0_x214_empty_n</name>
<Object>fifo_B_B_IO_L2_in_0_x214</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_0_x214_read</name>
<Object>fifo_B_B_IO_L2_in_0_x214</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_1_x215_din</name>
<Object>fifo_B_B_IO_L2_in_1_x215</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_1_x215_full_n</name>
<Object>fifo_B_B_IO_L2_in_1_x215</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_1_x215_write</name>
<Object>fifo_B_B_IO_L2_in_1_x215</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_0_x255_din</name>
<Object>fifo_B_PE_0_0_x255</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_0_x255_full_n</name>
<Object>fifo_B_PE_0_0_x255</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_0_x255_write</name>
<Object>fifo_B_PE_0_0_x255</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_IO_L2_in_boundary_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.420</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>34821</Best-caseLatency>
<Average-caseLatency>34821</Average-caseLatency>
<Worst-caseLatency>34821</Worst-caseLatency>
<Best-caseRealTimeLatency>0.116 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.116 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.116 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>34821</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_IO_L2_in_boundary_x2_loop_2_B_IO_L2_in_boundary_x2_loop_3>
<Name>B_IO_L2_in_boundary_x2_loop_2_B_IO_L2_in_boundary_x2_loop_3</Name>
<TripCount>2048</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_boundary_x2_loop_2_B_IO_L2_in_boundary_x2_loop_3>
<B_IO_L2_in_boundary_x2_loop_4_B_IO_L2_in_boundary_x2_loop_5_B_IO_L2_in_boundary_x2_loop_6>
<Name>B_IO_L2_in_boundary_x2_loop_4_B_IO_L2_in_boundary_x2_loop_5_B_IO_L2_in_boundary_x2_loop_6</Name>
<TripCount>32768</TripCount>
<Latency>32769</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</B_IO_L2_in_boundary_x2_loop_4_B_IO_L2_in_boundary_x2_loop_5_B_IO_L2_in_boundary_x2_loop_6>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>29</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>134</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>514</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_IO_L2_in_boundary_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_IO_L2_in_boundary_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_IO_L2_in_boundary_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_IO_L2_in_boundary_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_IO_L2_in_boundary_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_IO_L2_in_boundary_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_IO_L2_in_boundary_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_1_x215_dout</name>
<Object>fifo_B_B_IO_L2_in_1_x215</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_1_x215_empty_n</name>
<Object>fifo_B_B_IO_L2_in_1_x215</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_1_x215_read</name>
<Object>fifo_B_B_IO_L2_in_1_x215</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_1_x269_din</name>
<Object>fifo_B_PE_0_1_x269</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_1_x269_full_n</name>
<Object>fifo_B_PE_0_1_x269</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_1_x269_write</name>
<Object>fifo_B_PE_0_1_x269</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_0_0_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>4.166</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>2196610</Best-caseLatency>
<Average-caseLatency>2196610</Average-caseLatency>
<Worst-caseLatency>2196610</Worst-caseLatency>
<Best-caseRealTimeLatency>9.151 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>9.151 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>9.151 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>2196610</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_0_0_x2_loop_1>
<Name>PE_wrapper_0_0_x2_loop_1</Name>
<TripCount>64</TripCount>
<Latency>1152</Latency>
<AbsoluteTimeLatency>4.799 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_0_0_x2_loop_2>
<Name>PE_wrapper_0_0_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>66.656 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_0_0_x2_loop_2>
</PE_wrapper_0_0_x2_loop_1>
<PE_wrapper_0_0_x2_loop_3_PE_wrapper_0_0_x2_loop_4_PE_wrapper_0_0_x2_loop_5>
<Name>PE_wrapper_0_0_x2_loop_3_PE_wrapper_0_0_x2_loop_4_PE_wrapper_0_0_x2_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>2195456</Latency>
<AbsoluteTimeLatency>9.146 ms</AbsoluteTimeLatency>
<IterationLatency>67</IterationLatency>
<PipelineDepth>67</PipelineDepth>
<PE_wrapper_0_0_x2_loop_6>
<Name>PE_wrapper_0_0_x2_loop_6</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>33.328 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_0_0_x2_loop_6>
<PE_wrapper_0_0_x2_loop_7>
<Name>PE_wrapper_0_0_x2_loop_7</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>33.328 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_0_0_x2_loop_7>
<PE_wrapper_0_0_x2_loop_8>
<Name>PE_wrapper_0_0_x2_loop_8</Name>
<TripCount>8</TripCount>
<Latency>38</Latency>
<AbsoluteTimeLatency>0.158 us</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>11</PipelineDepth>
</PE_wrapper_0_0_x2_loop_8>
</PE_wrapper_0_0_x2_loop_3_PE_wrapper_0_0_x2_loop_4_PE_wrapper_0_0_x2_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>3</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1649</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1328</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_0_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_0_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_0_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_0_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_0_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_0_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_0_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_0_x216_dout</name>
<Object>fifo_A_PE_0_0_x216</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_0_x216_empty_n</name>
<Object>fifo_A_PE_0_0_x216</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_0_x216_read</name>
<Object>fifo_A_PE_0_0_x216</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_1_x217_din</name>
<Object>fifo_A_PE_0_1_x217</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_1_x217_full_n</name>
<Object>fifo_A_PE_0_1_x217</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_1_x217_write</name>
<Object>fifo_A_PE_0_1_x217</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_0_x255_dout</name>
<Object>fifo_B_PE_0_0_x255</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_0_x255_empty_n</name>
<Object>fifo_B_PE_0_0_x255</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_0_x255_read</name>
<Object>fifo_B_PE_0_0_x255</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_0_x256_din</name>
<Object>fifo_B_PE_1_0_x256</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_0_x256_full_n</name>
<Object>fifo_B_PE_1_0_x256</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_0_x256_write</name>
<Object>fifo_B_PE_1_0_x256</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_0_x283_din</name>
<Object>fifo_C_drain_PE_0_0_x283</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_0_x283_full_n</name>
<Object>fifo_C_drain_PE_0_0_x283</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_0_x283_write</name>
<Object>fifo_C_drain_PE_0_0_x283</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_0_1_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>4.166</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>2196610</Best-caseLatency>
<Average-caseLatency>2196610</Average-caseLatency>
<Worst-caseLatency>2196610</Worst-caseLatency>
<Best-caseRealTimeLatency>9.151 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>9.151 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>9.151 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>2196610</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_0_1_x2_loop_1>
<Name>PE_wrapper_0_1_x2_loop_1</Name>
<TripCount>64</TripCount>
<Latency>1152</Latency>
<AbsoluteTimeLatency>4.799 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_0_1_x2_loop_2>
<Name>PE_wrapper_0_1_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>66.656 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_0_1_x2_loop_2>
</PE_wrapper_0_1_x2_loop_1>
<PE_wrapper_0_1_x2_loop_3_PE_wrapper_0_1_x2_loop_4_PE_wrapper_0_1_x2_loop_5>
<Name>PE_wrapper_0_1_x2_loop_3_PE_wrapper_0_1_x2_loop_4_PE_wrapper_0_1_x2_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>2195456</Latency>
<AbsoluteTimeLatency>9.146 ms</AbsoluteTimeLatency>
<IterationLatency>67</IterationLatency>
<PipelineDepth>67</PipelineDepth>
<PE_wrapper_0_1_x2_loop_6>
<Name>PE_wrapper_0_1_x2_loop_6</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>33.328 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_0_1_x2_loop_6>
<PE_wrapper_0_1_x2_loop_7>
<Name>PE_wrapper_0_1_x2_loop_7</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>33.328 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_0_1_x2_loop_7>
<PE_wrapper_0_1_x2_loop_8>
<Name>PE_wrapper_0_1_x2_loop_8</Name>
<TripCount>8</TripCount>
<Latency>38</Latency>
<AbsoluteTimeLatency>0.158 us</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>11</PipelineDepth>
</PE_wrapper_0_1_x2_loop_8>
</PE_wrapper_0_1_x2_loop_3_PE_wrapper_0_1_x2_loop_4_PE_wrapper_0_1_x2_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>3</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1649</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1328</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_0_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_0_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_0_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_0_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_0_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_0_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_0_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_1_x217_dout</name>
<Object>fifo_A_PE_0_1_x217</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_1_x217_empty_n</name>
<Object>fifo_A_PE_0_1_x217</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_1_x217_read</name>
<Object>fifo_A_PE_0_1_x217</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_2_x218_din</name>
<Object>fifo_A_PE_0_2_x218</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_2_x218_full_n</name>
<Object>fifo_A_PE_0_2_x218</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_2_x218_write</name>
<Object>fifo_A_PE_0_2_x218</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_1_x269_dout</name>
<Object>fifo_B_PE_0_1_x269</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_1_x269_empty_n</name>
<Object>fifo_B_PE_0_1_x269</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_1_x269_read</name>
<Object>fifo_B_PE_0_1_x269</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_1_x270_din</name>
<Object>fifo_B_PE_1_1_x270</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_1_x270_full_n</name>
<Object>fifo_B_PE_1_1_x270</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_1_x270_write</name>
<Object>fifo_B_PE_1_1_x270</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_1_x296_din</name>
<Object>fifo_C_drain_PE_0_1_x296</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_1_x296_full_n</name>
<Object>fifo_C_drain_PE_0_1_x296</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_1_x296_write</name>
<Object>fifo_C_drain_PE_0_1_x296</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_1_0_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>4.166</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>2196610</Best-caseLatency>
<Average-caseLatency>2196610</Average-caseLatency>
<Worst-caseLatency>2196610</Worst-caseLatency>
<Best-caseRealTimeLatency>9.151 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>9.151 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>9.151 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>2196610</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_1_0_x2_loop_1>
<Name>PE_wrapper_1_0_x2_loop_1</Name>
<TripCount>64</TripCount>
<Latency>1152</Latency>
<AbsoluteTimeLatency>4.799 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_1_0_x2_loop_2>
<Name>PE_wrapper_1_0_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>66.656 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_1_0_x2_loop_2>
</PE_wrapper_1_0_x2_loop_1>
<PE_wrapper_1_0_x2_loop_3_PE_wrapper_1_0_x2_loop_4_PE_wrapper_1_0_x2_loop_5>
<Name>PE_wrapper_1_0_x2_loop_3_PE_wrapper_1_0_x2_loop_4_PE_wrapper_1_0_x2_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>2195456</Latency>
<AbsoluteTimeLatency>9.146 ms</AbsoluteTimeLatency>
<IterationLatency>67</IterationLatency>
<PipelineDepth>67</PipelineDepth>
<PE_wrapper_1_0_x2_loop_6>
<Name>PE_wrapper_1_0_x2_loop_6</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>33.328 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_1_0_x2_loop_6>
<PE_wrapper_1_0_x2_loop_7>
<Name>PE_wrapper_1_0_x2_loop_7</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>33.328 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_1_0_x2_loop_7>
<PE_wrapper_1_0_x2_loop_8>
<Name>PE_wrapper_1_0_x2_loop_8</Name>
<TripCount>8</TripCount>
<Latency>38</Latency>
<AbsoluteTimeLatency>0.158 us</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>11</PipelineDepth>
</PE_wrapper_1_0_x2_loop_8>
</PE_wrapper_1_0_x2_loop_3_PE_wrapper_1_0_x2_loop_4_PE_wrapper_1_0_x2_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>3</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1649</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1328</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_1_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_1_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_1_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_1_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_1_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_1_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_1_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_0_x219_dout</name>
<Object>fifo_A_PE_1_0_x219</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_0_x219_empty_n</name>
<Object>fifo_A_PE_1_0_x219</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_0_x219_read</name>
<Object>fifo_A_PE_1_0_x219</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_1_x220_din</name>
<Object>fifo_A_PE_1_1_x220</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_1_x220_full_n</name>
<Object>fifo_A_PE_1_1_x220</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_1_x220_write</name>
<Object>fifo_A_PE_1_1_x220</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_0_x256_dout</name>
<Object>fifo_B_PE_1_0_x256</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_0_x256_empty_n</name>
<Object>fifo_B_PE_1_0_x256</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_0_x256_read</name>
<Object>fifo_B_PE_1_0_x256</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_0_x257_din</name>
<Object>fifo_B_PE_2_0_x257</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_0_x257_full_n</name>
<Object>fifo_B_PE_2_0_x257</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_0_x257_write</name>
<Object>fifo_B_PE_2_0_x257</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_0_x284_din</name>
<Object>fifo_C_drain_PE_1_0_x284</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_0_x284_full_n</name>
<Object>fifo_C_drain_PE_1_0_x284</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_0_x284_write</name>
<Object>fifo_C_drain_PE_1_0_x284</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_1_1_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>4.166</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>2196610</Best-caseLatency>
<Average-caseLatency>2196610</Average-caseLatency>
<Worst-caseLatency>2196610</Worst-caseLatency>
<Best-caseRealTimeLatency>9.151 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>9.151 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>9.151 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>2196610</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_1_1_x2_loop_1>
<Name>PE_wrapper_1_1_x2_loop_1</Name>
<TripCount>64</TripCount>
<Latency>1152</Latency>
<AbsoluteTimeLatency>4.799 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_1_1_x2_loop_2>
<Name>PE_wrapper_1_1_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>66.656 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_1_1_x2_loop_2>
</PE_wrapper_1_1_x2_loop_1>
<PE_wrapper_1_1_x2_loop_3_PE_wrapper_1_1_x2_loop_4_PE_wrapper_1_1_x2_loop_5>
<Name>PE_wrapper_1_1_x2_loop_3_PE_wrapper_1_1_x2_loop_4_PE_wrapper_1_1_x2_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>2195456</Latency>
<AbsoluteTimeLatency>9.146 ms</AbsoluteTimeLatency>
<IterationLatency>67</IterationLatency>
<PipelineDepth>67</PipelineDepth>
<PE_wrapper_1_1_x2_loop_6>
<Name>PE_wrapper_1_1_x2_loop_6</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>33.328 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_1_1_x2_loop_6>
<PE_wrapper_1_1_x2_loop_7>
<Name>PE_wrapper_1_1_x2_loop_7</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>33.328 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_1_1_x2_loop_7>
<PE_wrapper_1_1_x2_loop_8>
<Name>PE_wrapper_1_1_x2_loop_8</Name>
<TripCount>8</TripCount>
<Latency>38</Latency>
<AbsoluteTimeLatency>0.158 us</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>11</PipelineDepth>
</PE_wrapper_1_1_x2_loop_8>
</PE_wrapper_1_1_x2_loop_3_PE_wrapper_1_1_x2_loop_4_PE_wrapper_1_1_x2_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>3</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1649</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1328</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_1_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_1_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_1_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_1_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_1_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_1_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_1_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_1_x220_dout</name>
<Object>fifo_A_PE_1_1_x220</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_1_x220_empty_n</name>
<Object>fifo_A_PE_1_1_x220</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_1_x220_read</name>
<Object>fifo_A_PE_1_1_x220</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_2_x221_din</name>
<Object>fifo_A_PE_1_2_x221</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_2_x221_full_n</name>
<Object>fifo_A_PE_1_2_x221</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_2_x221_write</name>
<Object>fifo_A_PE_1_2_x221</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_1_x270_dout</name>
<Object>fifo_B_PE_1_1_x270</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_1_x270_empty_n</name>
<Object>fifo_B_PE_1_1_x270</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_1_x270_read</name>
<Object>fifo_B_PE_1_1_x270</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_1_x271_din</name>
<Object>fifo_B_PE_2_1_x271</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_1_x271_full_n</name>
<Object>fifo_B_PE_2_1_x271</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_1_x271_write</name>
<Object>fifo_B_PE_2_1_x271</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_1_x297_din</name>
<Object>fifo_C_drain_PE_1_1_x297</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_1_x297_full_n</name>
<Object>fifo_C_drain_PE_1_1_x297</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_1_x297_write</name>
<Object>fifo_C_drain_PE_1_1_x297</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_2_0_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>4.166</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>2196610</Best-caseLatency>
<Average-caseLatency>2196610</Average-caseLatency>
<Worst-caseLatency>2196610</Worst-caseLatency>
<Best-caseRealTimeLatency>9.151 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>9.151 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>9.151 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>2196610</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_2_0_x2_loop_1>
<Name>PE_wrapper_2_0_x2_loop_1</Name>
<TripCount>64</TripCount>
<Latency>1152</Latency>
<AbsoluteTimeLatency>4.799 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_2_0_x2_loop_2>
<Name>PE_wrapper_2_0_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>66.656 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_2_0_x2_loop_2>
</PE_wrapper_2_0_x2_loop_1>
<PE_wrapper_2_0_x2_loop_3_PE_wrapper_2_0_x2_loop_4_PE_wrapper_2_0_x2_loop_5>
<Name>PE_wrapper_2_0_x2_loop_3_PE_wrapper_2_0_x2_loop_4_PE_wrapper_2_0_x2_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>2195456</Latency>
<AbsoluteTimeLatency>9.146 ms</AbsoluteTimeLatency>
<IterationLatency>67</IterationLatency>
<PipelineDepth>67</PipelineDepth>
<PE_wrapper_2_0_x2_loop_6>
<Name>PE_wrapper_2_0_x2_loop_6</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>33.328 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_2_0_x2_loop_6>
<PE_wrapper_2_0_x2_loop_7>
<Name>PE_wrapper_2_0_x2_loop_7</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>33.328 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_2_0_x2_loop_7>
<PE_wrapper_2_0_x2_loop_8>
<Name>PE_wrapper_2_0_x2_loop_8</Name>
<TripCount>8</TripCount>
<Latency>38</Latency>
<AbsoluteTimeLatency>0.158 us</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>11</PipelineDepth>
</PE_wrapper_2_0_x2_loop_8>
</PE_wrapper_2_0_x2_loop_3_PE_wrapper_2_0_x2_loop_4_PE_wrapper_2_0_x2_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>3</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1649</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1328</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_2_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_2_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_2_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_2_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_2_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_2_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_2_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_0_x222_dout</name>
<Object>fifo_A_PE_2_0_x222</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_0_x222_empty_n</name>
<Object>fifo_A_PE_2_0_x222</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_0_x222_read</name>
<Object>fifo_A_PE_2_0_x222</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_1_x223_din</name>
<Object>fifo_A_PE_2_1_x223</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_1_x223_full_n</name>
<Object>fifo_A_PE_2_1_x223</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_1_x223_write</name>
<Object>fifo_A_PE_2_1_x223</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_0_x257_dout</name>
<Object>fifo_B_PE_2_0_x257</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_0_x257_empty_n</name>
<Object>fifo_B_PE_2_0_x257</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_0_x257_read</name>
<Object>fifo_B_PE_2_0_x257</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_0_x258_din</name>
<Object>fifo_B_PE_3_0_x258</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_0_x258_full_n</name>
<Object>fifo_B_PE_3_0_x258</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_0_x258_write</name>
<Object>fifo_B_PE_3_0_x258</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_0_x285_din</name>
<Object>fifo_C_drain_PE_2_0_x285</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_0_x285_full_n</name>
<Object>fifo_C_drain_PE_2_0_x285</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_0_x285_write</name>
<Object>fifo_C_drain_PE_2_0_x285</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_2_1_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>4.166</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>2196610</Best-caseLatency>
<Average-caseLatency>2196610</Average-caseLatency>
<Worst-caseLatency>2196610</Worst-caseLatency>
<Best-caseRealTimeLatency>9.151 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>9.151 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>9.151 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>2196610</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_2_1_x2_loop_1>
<Name>PE_wrapper_2_1_x2_loop_1</Name>
<TripCount>64</TripCount>
<Latency>1152</Latency>
<AbsoluteTimeLatency>4.799 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_2_1_x2_loop_2>
<Name>PE_wrapper_2_1_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>66.656 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_2_1_x2_loop_2>
</PE_wrapper_2_1_x2_loop_1>
<PE_wrapper_2_1_x2_loop_3_PE_wrapper_2_1_x2_loop_4_PE_wrapper_2_1_x2_loop_5>
<Name>PE_wrapper_2_1_x2_loop_3_PE_wrapper_2_1_x2_loop_4_PE_wrapper_2_1_x2_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>2195456</Latency>
<AbsoluteTimeLatency>9.146 ms</AbsoluteTimeLatency>
<IterationLatency>67</IterationLatency>
<PipelineDepth>67</PipelineDepth>
<PE_wrapper_2_1_x2_loop_6>
<Name>PE_wrapper_2_1_x2_loop_6</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>33.328 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_2_1_x2_loop_6>
<PE_wrapper_2_1_x2_loop_7>
<Name>PE_wrapper_2_1_x2_loop_7</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>33.328 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_2_1_x2_loop_7>
<PE_wrapper_2_1_x2_loop_8>
<Name>PE_wrapper_2_1_x2_loop_8</Name>
<TripCount>8</TripCount>
<Latency>38</Latency>
<AbsoluteTimeLatency>0.158 us</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>11</PipelineDepth>
</PE_wrapper_2_1_x2_loop_8>
</PE_wrapper_2_1_x2_loop_3_PE_wrapper_2_1_x2_loop_4_PE_wrapper_2_1_x2_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>3</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1649</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1328</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_2_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_2_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_2_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_2_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_2_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_2_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_2_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_1_x223_dout</name>
<Object>fifo_A_PE_2_1_x223</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_1_x223_empty_n</name>
<Object>fifo_A_PE_2_1_x223</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_1_x223_read</name>
<Object>fifo_A_PE_2_1_x223</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_2_x224_din</name>
<Object>fifo_A_PE_2_2_x224</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_2_x224_full_n</name>
<Object>fifo_A_PE_2_2_x224</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_2_x224_write</name>
<Object>fifo_A_PE_2_2_x224</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_1_x271_dout</name>
<Object>fifo_B_PE_2_1_x271</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_1_x271_empty_n</name>
<Object>fifo_B_PE_2_1_x271</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_1_x271_read</name>
<Object>fifo_B_PE_2_1_x271</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_1_x272_din</name>
<Object>fifo_B_PE_3_1_x272</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_1_x272_full_n</name>
<Object>fifo_B_PE_3_1_x272</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_1_x272_write</name>
<Object>fifo_B_PE_3_1_x272</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_1_x298_din</name>
<Object>fifo_C_drain_PE_2_1_x298</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_1_x298_full_n</name>
<Object>fifo_C_drain_PE_2_1_x298</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_1_x298_write</name>
<Object>fifo_C_drain_PE_2_1_x298</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_3_0_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>4.166</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>2196610</Best-caseLatency>
<Average-caseLatency>2196610</Average-caseLatency>
<Worst-caseLatency>2196610</Worst-caseLatency>
<Best-caseRealTimeLatency>9.151 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>9.151 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>9.151 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>2196610</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_3_0_x2_loop_1>
<Name>PE_wrapper_3_0_x2_loop_1</Name>
<TripCount>64</TripCount>
<Latency>1152</Latency>
<AbsoluteTimeLatency>4.799 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_3_0_x2_loop_2>
<Name>PE_wrapper_3_0_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>66.656 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_3_0_x2_loop_2>
</PE_wrapper_3_0_x2_loop_1>
<PE_wrapper_3_0_x2_loop_3_PE_wrapper_3_0_x2_loop_4_PE_wrapper_3_0_x2_loop_5>
<Name>PE_wrapper_3_0_x2_loop_3_PE_wrapper_3_0_x2_loop_4_PE_wrapper_3_0_x2_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>2195456</Latency>
<AbsoluteTimeLatency>9.146 ms</AbsoluteTimeLatency>
<IterationLatency>67</IterationLatency>
<PipelineDepth>67</PipelineDepth>
<PE_wrapper_3_0_x2_loop_6>
<Name>PE_wrapper_3_0_x2_loop_6</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>33.328 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_3_0_x2_loop_6>
<PE_wrapper_3_0_x2_loop_7>
<Name>PE_wrapper_3_0_x2_loop_7</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>33.328 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_3_0_x2_loop_7>
<PE_wrapper_3_0_x2_loop_8>
<Name>PE_wrapper_3_0_x2_loop_8</Name>
<TripCount>8</TripCount>
<Latency>38</Latency>
<AbsoluteTimeLatency>0.158 us</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>11</PipelineDepth>
</PE_wrapper_3_0_x2_loop_8>
</PE_wrapper_3_0_x2_loop_3_PE_wrapper_3_0_x2_loop_4_PE_wrapper_3_0_x2_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>3</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1649</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1328</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_3_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_3_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_3_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_3_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_3_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_3_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_3_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_0_x225_dout</name>
<Object>fifo_A_PE_3_0_x225</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_0_x225_empty_n</name>
<Object>fifo_A_PE_3_0_x225</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_0_x225_read</name>
<Object>fifo_A_PE_3_0_x225</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_1_x226_din</name>
<Object>fifo_A_PE_3_1_x226</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_1_x226_full_n</name>
<Object>fifo_A_PE_3_1_x226</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_1_x226_write</name>
<Object>fifo_A_PE_3_1_x226</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_0_x258_dout</name>
<Object>fifo_B_PE_3_0_x258</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_0_x258_empty_n</name>
<Object>fifo_B_PE_3_0_x258</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_0_x258_read</name>
<Object>fifo_B_PE_3_0_x258</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_0_x259_din</name>
<Object>fifo_B_PE_4_0_x259</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_0_x259_full_n</name>
<Object>fifo_B_PE_4_0_x259</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_0_x259_write</name>
<Object>fifo_B_PE_4_0_x259</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_0_x286_din</name>
<Object>fifo_C_drain_PE_3_0_x286</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_0_x286_full_n</name>
<Object>fifo_C_drain_PE_3_0_x286</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_0_x286_write</name>
<Object>fifo_C_drain_PE_3_0_x286</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_3_1_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>4.166</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>2196610</Best-caseLatency>
<Average-caseLatency>2196610</Average-caseLatency>
<Worst-caseLatency>2196610</Worst-caseLatency>
<Best-caseRealTimeLatency>9.151 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>9.151 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>9.151 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>2196610</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_3_1_x2_loop_1>
<Name>PE_wrapper_3_1_x2_loop_1</Name>
<TripCount>64</TripCount>
<Latency>1152</Latency>
<AbsoluteTimeLatency>4.799 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_3_1_x2_loop_2>
<Name>PE_wrapper_3_1_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>66.656 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_3_1_x2_loop_2>
</PE_wrapper_3_1_x2_loop_1>
<PE_wrapper_3_1_x2_loop_3_PE_wrapper_3_1_x2_loop_4_PE_wrapper_3_1_x2_loop_5>
<Name>PE_wrapper_3_1_x2_loop_3_PE_wrapper_3_1_x2_loop_4_PE_wrapper_3_1_x2_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>2195456</Latency>
<AbsoluteTimeLatency>9.146 ms</AbsoluteTimeLatency>
<IterationLatency>67</IterationLatency>
<PipelineDepth>67</PipelineDepth>
<PE_wrapper_3_1_x2_loop_6>
<Name>PE_wrapper_3_1_x2_loop_6</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>33.328 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_3_1_x2_loop_6>
<PE_wrapper_3_1_x2_loop_7>
<Name>PE_wrapper_3_1_x2_loop_7</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>33.328 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_3_1_x2_loop_7>
<PE_wrapper_3_1_x2_loop_8>
<Name>PE_wrapper_3_1_x2_loop_8</Name>
<TripCount>8</TripCount>
<Latency>38</Latency>
<AbsoluteTimeLatency>0.158 us</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>11</PipelineDepth>
</PE_wrapper_3_1_x2_loop_8>
</PE_wrapper_3_1_x2_loop_3_PE_wrapper_3_1_x2_loop_4_PE_wrapper_3_1_x2_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>3</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1649</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1328</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_3_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_3_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_3_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_3_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_3_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_3_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_3_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_1_x226_dout</name>
<Object>fifo_A_PE_3_1_x226</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_1_x226_empty_n</name>
<Object>fifo_A_PE_3_1_x226</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_1_x226_read</name>
<Object>fifo_A_PE_3_1_x226</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_2_x227_din</name>
<Object>fifo_A_PE_3_2_x227</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_2_x227_full_n</name>
<Object>fifo_A_PE_3_2_x227</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_2_x227_write</name>
<Object>fifo_A_PE_3_2_x227</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_1_x272_dout</name>
<Object>fifo_B_PE_3_1_x272</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_1_x272_empty_n</name>
<Object>fifo_B_PE_3_1_x272</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_1_x272_read</name>
<Object>fifo_B_PE_3_1_x272</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_1_x273_din</name>
<Object>fifo_B_PE_4_1_x273</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_1_x273_full_n</name>
<Object>fifo_B_PE_4_1_x273</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_1_x273_write</name>
<Object>fifo_B_PE_4_1_x273</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_1_x299_din</name>
<Object>fifo_C_drain_PE_3_1_x299</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_1_x299_full_n</name>
<Object>fifo_C_drain_PE_3_1_x299</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_1_x299_write</name>
<Object>fifo_C_drain_PE_3_1_x299</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_4_0_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>4.166</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>2196610</Best-caseLatency>
<Average-caseLatency>2196610</Average-caseLatency>
<Worst-caseLatency>2196610</Worst-caseLatency>
<Best-caseRealTimeLatency>9.151 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>9.151 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>9.151 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>2196610</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_4_0_x2_loop_1>
<Name>PE_wrapper_4_0_x2_loop_1</Name>
<TripCount>64</TripCount>
<Latency>1152</Latency>
<AbsoluteTimeLatency>4.799 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_4_0_x2_loop_2>
<Name>PE_wrapper_4_0_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>66.656 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_4_0_x2_loop_2>
</PE_wrapper_4_0_x2_loop_1>
<PE_wrapper_4_0_x2_loop_3_PE_wrapper_4_0_x2_loop_4_PE_wrapper_4_0_x2_loop_5>
<Name>PE_wrapper_4_0_x2_loop_3_PE_wrapper_4_0_x2_loop_4_PE_wrapper_4_0_x2_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>2195456</Latency>
<AbsoluteTimeLatency>9.146 ms</AbsoluteTimeLatency>
<IterationLatency>67</IterationLatency>
<PipelineDepth>67</PipelineDepth>
<PE_wrapper_4_0_x2_loop_6>
<Name>PE_wrapper_4_0_x2_loop_6</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>33.328 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_4_0_x2_loop_6>
<PE_wrapper_4_0_x2_loop_7>
<Name>PE_wrapper_4_0_x2_loop_7</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>33.328 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_4_0_x2_loop_7>
<PE_wrapper_4_0_x2_loop_8>
<Name>PE_wrapper_4_0_x2_loop_8</Name>
<TripCount>8</TripCount>
<Latency>38</Latency>
<AbsoluteTimeLatency>0.158 us</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>11</PipelineDepth>
</PE_wrapper_4_0_x2_loop_8>
</PE_wrapper_4_0_x2_loop_3_PE_wrapper_4_0_x2_loop_4_PE_wrapper_4_0_x2_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>3</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1649</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1328</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_4_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_4_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_4_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_4_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_4_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_4_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_4_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_0_x228_dout</name>
<Object>fifo_A_PE_4_0_x228</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_0_x228_empty_n</name>
<Object>fifo_A_PE_4_0_x228</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_0_x228_read</name>
<Object>fifo_A_PE_4_0_x228</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_1_x229_din</name>
<Object>fifo_A_PE_4_1_x229</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_1_x229_full_n</name>
<Object>fifo_A_PE_4_1_x229</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_1_x229_write</name>
<Object>fifo_A_PE_4_1_x229</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_0_x259_dout</name>
<Object>fifo_B_PE_4_0_x259</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_0_x259_empty_n</name>
<Object>fifo_B_PE_4_0_x259</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_0_x259_read</name>
<Object>fifo_B_PE_4_0_x259</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_0_x260_din</name>
<Object>fifo_B_PE_5_0_x260</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_0_x260_full_n</name>
<Object>fifo_B_PE_5_0_x260</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_0_x260_write</name>
<Object>fifo_B_PE_5_0_x260</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_0_x287_din</name>
<Object>fifo_C_drain_PE_4_0_x287</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_0_x287_full_n</name>
<Object>fifo_C_drain_PE_4_0_x287</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_0_x287_write</name>
<Object>fifo_C_drain_PE_4_0_x287</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_4_1_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>4.166</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>2196610</Best-caseLatency>
<Average-caseLatency>2196610</Average-caseLatency>
<Worst-caseLatency>2196610</Worst-caseLatency>
<Best-caseRealTimeLatency>9.151 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>9.151 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>9.151 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>2196610</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_4_1_x2_loop_1>
<Name>PE_wrapper_4_1_x2_loop_1</Name>
<TripCount>64</TripCount>
<Latency>1152</Latency>
<AbsoluteTimeLatency>4.799 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_4_1_x2_loop_2>
<Name>PE_wrapper_4_1_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>66.656 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_4_1_x2_loop_2>
</PE_wrapper_4_1_x2_loop_1>
<PE_wrapper_4_1_x2_loop_3_PE_wrapper_4_1_x2_loop_4_PE_wrapper_4_1_x2_loop_5>
<Name>PE_wrapper_4_1_x2_loop_3_PE_wrapper_4_1_x2_loop_4_PE_wrapper_4_1_x2_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>2195456</Latency>
<AbsoluteTimeLatency>9.146 ms</AbsoluteTimeLatency>
<IterationLatency>67</IterationLatency>
<PipelineDepth>67</PipelineDepth>
<PE_wrapper_4_1_x2_loop_6>
<Name>PE_wrapper_4_1_x2_loop_6</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>33.328 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_4_1_x2_loop_6>
<PE_wrapper_4_1_x2_loop_7>
<Name>PE_wrapper_4_1_x2_loop_7</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>33.328 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_4_1_x2_loop_7>
<PE_wrapper_4_1_x2_loop_8>
<Name>PE_wrapper_4_1_x2_loop_8</Name>
<TripCount>8</TripCount>
<Latency>38</Latency>
<AbsoluteTimeLatency>0.158 us</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>11</PipelineDepth>
</PE_wrapper_4_1_x2_loop_8>
</PE_wrapper_4_1_x2_loop_3_PE_wrapper_4_1_x2_loop_4_PE_wrapper_4_1_x2_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>3</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1649</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1328</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_4_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_4_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_4_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_4_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_4_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_4_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_4_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_1_x229_dout</name>
<Object>fifo_A_PE_4_1_x229</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_1_x229_empty_n</name>
<Object>fifo_A_PE_4_1_x229</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_1_x229_read</name>
<Object>fifo_A_PE_4_1_x229</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_2_x230_din</name>
<Object>fifo_A_PE_4_2_x230</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_2_x230_full_n</name>
<Object>fifo_A_PE_4_2_x230</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_2_x230_write</name>
<Object>fifo_A_PE_4_2_x230</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_1_x273_dout</name>
<Object>fifo_B_PE_4_1_x273</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_1_x273_empty_n</name>
<Object>fifo_B_PE_4_1_x273</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_1_x273_read</name>
<Object>fifo_B_PE_4_1_x273</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_1_x274_din</name>
<Object>fifo_B_PE_5_1_x274</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_1_x274_full_n</name>
<Object>fifo_B_PE_5_1_x274</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_1_x274_write</name>
<Object>fifo_B_PE_5_1_x274</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_1_x2100_din</name>
<Object>fifo_C_drain_PE_4_1_x2100</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_1_x2100_full_n</name>
<Object>fifo_C_drain_PE_4_1_x2100</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_1_x2100_write</name>
<Object>fifo_C_drain_PE_4_1_x2100</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_5_0_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>4.166</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>2196610</Best-caseLatency>
<Average-caseLatency>2196610</Average-caseLatency>
<Worst-caseLatency>2196610</Worst-caseLatency>
<Best-caseRealTimeLatency>9.151 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>9.151 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>9.151 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>2196610</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_5_0_x2_loop_1>
<Name>PE_wrapper_5_0_x2_loop_1</Name>
<TripCount>64</TripCount>
<Latency>1152</Latency>
<AbsoluteTimeLatency>4.799 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_5_0_x2_loop_2>
<Name>PE_wrapper_5_0_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>66.656 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_5_0_x2_loop_2>
</PE_wrapper_5_0_x2_loop_1>
<PE_wrapper_5_0_x2_loop_3_PE_wrapper_5_0_x2_loop_4_PE_wrapper_5_0_x2_loop_5>
<Name>PE_wrapper_5_0_x2_loop_3_PE_wrapper_5_0_x2_loop_4_PE_wrapper_5_0_x2_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>2195456</Latency>
<AbsoluteTimeLatency>9.146 ms</AbsoluteTimeLatency>
<IterationLatency>67</IterationLatency>
<PipelineDepth>67</PipelineDepth>
<PE_wrapper_5_0_x2_loop_6>
<Name>PE_wrapper_5_0_x2_loop_6</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>33.328 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_5_0_x2_loop_6>
<PE_wrapper_5_0_x2_loop_7>
<Name>PE_wrapper_5_0_x2_loop_7</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>33.328 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_5_0_x2_loop_7>
<PE_wrapper_5_0_x2_loop_8>
<Name>PE_wrapper_5_0_x2_loop_8</Name>
<TripCount>8</TripCount>
<Latency>38</Latency>
<AbsoluteTimeLatency>0.158 us</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>11</PipelineDepth>
</PE_wrapper_5_0_x2_loop_8>
</PE_wrapper_5_0_x2_loop_3_PE_wrapper_5_0_x2_loop_4_PE_wrapper_5_0_x2_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>3</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1649</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1328</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_5_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_5_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_5_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_5_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_5_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_5_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_5_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_0_x231_dout</name>
<Object>fifo_A_PE_5_0_x231</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_0_x231_empty_n</name>
<Object>fifo_A_PE_5_0_x231</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_0_x231_read</name>
<Object>fifo_A_PE_5_0_x231</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_1_x232_din</name>
<Object>fifo_A_PE_5_1_x232</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_1_x232_full_n</name>
<Object>fifo_A_PE_5_1_x232</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_1_x232_write</name>
<Object>fifo_A_PE_5_1_x232</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_0_x260_dout</name>
<Object>fifo_B_PE_5_0_x260</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_0_x260_empty_n</name>
<Object>fifo_B_PE_5_0_x260</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_0_x260_read</name>
<Object>fifo_B_PE_5_0_x260</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_0_x261_din</name>
<Object>fifo_B_PE_6_0_x261</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_0_x261_full_n</name>
<Object>fifo_B_PE_6_0_x261</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_0_x261_write</name>
<Object>fifo_B_PE_6_0_x261</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_0_x288_din</name>
<Object>fifo_C_drain_PE_5_0_x288</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_0_x288_full_n</name>
<Object>fifo_C_drain_PE_5_0_x288</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_0_x288_write</name>
<Object>fifo_C_drain_PE_5_0_x288</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_5_1_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>4.166</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>2196610</Best-caseLatency>
<Average-caseLatency>2196610</Average-caseLatency>
<Worst-caseLatency>2196610</Worst-caseLatency>
<Best-caseRealTimeLatency>9.151 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>9.151 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>9.151 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>2196610</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_5_1_x2_loop_1>
<Name>PE_wrapper_5_1_x2_loop_1</Name>
<TripCount>64</TripCount>
<Latency>1152</Latency>
<AbsoluteTimeLatency>4.799 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_5_1_x2_loop_2>
<Name>PE_wrapper_5_1_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>66.656 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_5_1_x2_loop_2>
</PE_wrapper_5_1_x2_loop_1>
<PE_wrapper_5_1_x2_loop_3_PE_wrapper_5_1_x2_loop_4_PE_wrapper_5_1_x2_loop_5>
<Name>PE_wrapper_5_1_x2_loop_3_PE_wrapper_5_1_x2_loop_4_PE_wrapper_5_1_x2_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>2195456</Latency>
<AbsoluteTimeLatency>9.146 ms</AbsoluteTimeLatency>
<IterationLatency>67</IterationLatency>
<PipelineDepth>67</PipelineDepth>
<PE_wrapper_5_1_x2_loop_6>
<Name>PE_wrapper_5_1_x2_loop_6</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>33.328 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_5_1_x2_loop_6>
<PE_wrapper_5_1_x2_loop_7>
<Name>PE_wrapper_5_1_x2_loop_7</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>33.328 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_5_1_x2_loop_7>
<PE_wrapper_5_1_x2_loop_8>
<Name>PE_wrapper_5_1_x2_loop_8</Name>
<TripCount>8</TripCount>
<Latency>38</Latency>
<AbsoluteTimeLatency>0.158 us</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>11</PipelineDepth>
</PE_wrapper_5_1_x2_loop_8>
</PE_wrapper_5_1_x2_loop_3_PE_wrapper_5_1_x2_loop_4_PE_wrapper_5_1_x2_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>3</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1649</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1328</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_5_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_5_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_5_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_5_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_5_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_5_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_5_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_1_x232_dout</name>
<Object>fifo_A_PE_5_1_x232</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_1_x232_empty_n</name>
<Object>fifo_A_PE_5_1_x232</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_1_x232_read</name>
<Object>fifo_A_PE_5_1_x232</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_2_x233_din</name>
<Object>fifo_A_PE_5_2_x233</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_2_x233_full_n</name>
<Object>fifo_A_PE_5_2_x233</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_2_x233_write</name>
<Object>fifo_A_PE_5_2_x233</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_1_x274_dout</name>
<Object>fifo_B_PE_5_1_x274</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_1_x274_empty_n</name>
<Object>fifo_B_PE_5_1_x274</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_5_1_x274_read</name>
<Object>fifo_B_PE_5_1_x274</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_1_x275_din</name>
<Object>fifo_B_PE_6_1_x275</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_1_x275_full_n</name>
<Object>fifo_B_PE_6_1_x275</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_1_x275_write</name>
<Object>fifo_B_PE_6_1_x275</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_1_x2101_din</name>
<Object>fifo_C_drain_PE_5_1_x2101</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_1_x2101_full_n</name>
<Object>fifo_C_drain_PE_5_1_x2101</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_1_x2101_write</name>
<Object>fifo_C_drain_PE_5_1_x2101</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_6_0_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>4.166</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>2196610</Best-caseLatency>
<Average-caseLatency>2196610</Average-caseLatency>
<Worst-caseLatency>2196610</Worst-caseLatency>
<Best-caseRealTimeLatency>9.151 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>9.151 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>9.151 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>2196610</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_6_0_x2_loop_1>
<Name>PE_wrapper_6_0_x2_loop_1</Name>
<TripCount>64</TripCount>
<Latency>1152</Latency>
<AbsoluteTimeLatency>4.799 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_6_0_x2_loop_2>
<Name>PE_wrapper_6_0_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>66.656 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_6_0_x2_loop_2>
</PE_wrapper_6_0_x2_loop_1>
<PE_wrapper_6_0_x2_loop_3_PE_wrapper_6_0_x2_loop_4_PE_wrapper_6_0_x2_loop_5>
<Name>PE_wrapper_6_0_x2_loop_3_PE_wrapper_6_0_x2_loop_4_PE_wrapper_6_0_x2_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>2195456</Latency>
<AbsoluteTimeLatency>9.146 ms</AbsoluteTimeLatency>
<IterationLatency>67</IterationLatency>
<PipelineDepth>67</PipelineDepth>
<PE_wrapper_6_0_x2_loop_6>
<Name>PE_wrapper_6_0_x2_loop_6</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>33.328 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_6_0_x2_loop_6>
<PE_wrapper_6_0_x2_loop_7>
<Name>PE_wrapper_6_0_x2_loop_7</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>33.328 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_6_0_x2_loop_7>
<PE_wrapper_6_0_x2_loop_8>
<Name>PE_wrapper_6_0_x2_loop_8</Name>
<TripCount>8</TripCount>
<Latency>38</Latency>
<AbsoluteTimeLatency>0.158 us</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>11</PipelineDepth>
</PE_wrapper_6_0_x2_loop_8>
</PE_wrapper_6_0_x2_loop_3_PE_wrapper_6_0_x2_loop_4_PE_wrapper_6_0_x2_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>3</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1649</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1328</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_6_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_6_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_6_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_6_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_6_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_6_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_6_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_0_x234_dout</name>
<Object>fifo_A_PE_6_0_x234</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_0_x234_empty_n</name>
<Object>fifo_A_PE_6_0_x234</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_0_x234_read</name>
<Object>fifo_A_PE_6_0_x234</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_1_x235_din</name>
<Object>fifo_A_PE_6_1_x235</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_1_x235_full_n</name>
<Object>fifo_A_PE_6_1_x235</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_1_x235_write</name>
<Object>fifo_A_PE_6_1_x235</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_0_x261_dout</name>
<Object>fifo_B_PE_6_0_x261</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_0_x261_empty_n</name>
<Object>fifo_B_PE_6_0_x261</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_0_x261_read</name>
<Object>fifo_B_PE_6_0_x261</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_0_x262_din</name>
<Object>fifo_B_PE_7_0_x262</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_0_x262_full_n</name>
<Object>fifo_B_PE_7_0_x262</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_0_x262_write</name>
<Object>fifo_B_PE_7_0_x262</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_0_x289_din</name>
<Object>fifo_C_drain_PE_6_0_x289</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_0_x289_full_n</name>
<Object>fifo_C_drain_PE_6_0_x289</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_0_x289_write</name>
<Object>fifo_C_drain_PE_6_0_x289</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_6_1_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>4.166</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>2196610</Best-caseLatency>
<Average-caseLatency>2196610</Average-caseLatency>
<Worst-caseLatency>2196610</Worst-caseLatency>
<Best-caseRealTimeLatency>9.151 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>9.151 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>9.151 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>2196610</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_6_1_x2_loop_1>
<Name>PE_wrapper_6_1_x2_loop_1</Name>
<TripCount>64</TripCount>
<Latency>1152</Latency>
<AbsoluteTimeLatency>4.799 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_6_1_x2_loop_2>
<Name>PE_wrapper_6_1_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>66.656 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_6_1_x2_loop_2>
</PE_wrapper_6_1_x2_loop_1>
<PE_wrapper_6_1_x2_loop_3_PE_wrapper_6_1_x2_loop_4_PE_wrapper_6_1_x2_loop_5>
<Name>PE_wrapper_6_1_x2_loop_3_PE_wrapper_6_1_x2_loop_4_PE_wrapper_6_1_x2_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>2195456</Latency>
<AbsoluteTimeLatency>9.146 ms</AbsoluteTimeLatency>
<IterationLatency>67</IterationLatency>
<PipelineDepth>67</PipelineDepth>
<PE_wrapper_6_1_x2_loop_6>
<Name>PE_wrapper_6_1_x2_loop_6</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>33.328 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_6_1_x2_loop_6>
<PE_wrapper_6_1_x2_loop_7>
<Name>PE_wrapper_6_1_x2_loop_7</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>33.328 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_6_1_x2_loop_7>
<PE_wrapper_6_1_x2_loop_8>
<Name>PE_wrapper_6_1_x2_loop_8</Name>
<TripCount>8</TripCount>
<Latency>38</Latency>
<AbsoluteTimeLatency>0.158 us</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>11</PipelineDepth>
</PE_wrapper_6_1_x2_loop_8>
</PE_wrapper_6_1_x2_loop_3_PE_wrapper_6_1_x2_loop_4_PE_wrapper_6_1_x2_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>3</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1649</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1328</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_6_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_6_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_6_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_6_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_6_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_6_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_6_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_1_x235_dout</name>
<Object>fifo_A_PE_6_1_x235</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_1_x235_empty_n</name>
<Object>fifo_A_PE_6_1_x235</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_1_x235_read</name>
<Object>fifo_A_PE_6_1_x235</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_2_x236_din</name>
<Object>fifo_A_PE_6_2_x236</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_2_x236_full_n</name>
<Object>fifo_A_PE_6_2_x236</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_2_x236_write</name>
<Object>fifo_A_PE_6_2_x236</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_1_x275_dout</name>
<Object>fifo_B_PE_6_1_x275</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_1_x275_empty_n</name>
<Object>fifo_B_PE_6_1_x275</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_6_1_x275_read</name>
<Object>fifo_B_PE_6_1_x275</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_1_x276_din</name>
<Object>fifo_B_PE_7_1_x276</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_1_x276_full_n</name>
<Object>fifo_B_PE_7_1_x276</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_1_x276_write</name>
<Object>fifo_B_PE_7_1_x276</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_1_x2102_din</name>
<Object>fifo_C_drain_PE_6_1_x2102</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_1_x2102_full_n</name>
<Object>fifo_C_drain_PE_6_1_x2102</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_1_x2102_write</name>
<Object>fifo_C_drain_PE_6_1_x2102</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_7_0_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>4.166</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>2196610</Best-caseLatency>
<Average-caseLatency>2196610</Average-caseLatency>
<Worst-caseLatency>2196610</Worst-caseLatency>
<Best-caseRealTimeLatency>9.151 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>9.151 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>9.151 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>2196610</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_7_0_x2_loop_1>
<Name>PE_wrapper_7_0_x2_loop_1</Name>
<TripCount>64</TripCount>
<Latency>1152</Latency>
<AbsoluteTimeLatency>4.799 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_7_0_x2_loop_2>
<Name>PE_wrapper_7_0_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>66.656 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_7_0_x2_loop_2>
</PE_wrapper_7_0_x2_loop_1>
<PE_wrapper_7_0_x2_loop_3_PE_wrapper_7_0_x2_loop_4_PE_wrapper_7_0_x2_loop_5>
<Name>PE_wrapper_7_0_x2_loop_3_PE_wrapper_7_0_x2_loop_4_PE_wrapper_7_0_x2_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>2195456</Latency>
<AbsoluteTimeLatency>9.146 ms</AbsoluteTimeLatency>
<IterationLatency>67</IterationLatency>
<PipelineDepth>67</PipelineDepth>
<PE_wrapper_7_0_x2_loop_6>
<Name>PE_wrapper_7_0_x2_loop_6</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>33.328 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_7_0_x2_loop_6>
<PE_wrapper_7_0_x2_loop_7>
<Name>PE_wrapper_7_0_x2_loop_7</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>33.328 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_7_0_x2_loop_7>
<PE_wrapper_7_0_x2_loop_8>
<Name>PE_wrapper_7_0_x2_loop_8</Name>
<TripCount>8</TripCount>
<Latency>38</Latency>
<AbsoluteTimeLatency>0.158 us</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>11</PipelineDepth>
</PE_wrapper_7_0_x2_loop_8>
</PE_wrapper_7_0_x2_loop_3_PE_wrapper_7_0_x2_loop_4_PE_wrapper_7_0_x2_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>3</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1649</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1328</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_7_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_7_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_7_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_7_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_7_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_7_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_7_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_0_x237_dout</name>
<Object>fifo_A_PE_7_0_x237</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_0_x237_empty_n</name>
<Object>fifo_A_PE_7_0_x237</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_0_x237_read</name>
<Object>fifo_A_PE_7_0_x237</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_1_x238_din</name>
<Object>fifo_A_PE_7_1_x238</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_1_x238_full_n</name>
<Object>fifo_A_PE_7_1_x238</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_1_x238_write</name>
<Object>fifo_A_PE_7_1_x238</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_0_x262_dout</name>
<Object>fifo_B_PE_7_0_x262</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_0_x262_empty_n</name>
<Object>fifo_B_PE_7_0_x262</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_0_x262_read</name>
<Object>fifo_B_PE_7_0_x262</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_0_x263_din</name>
<Object>fifo_B_PE_8_0_x263</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_0_x263_full_n</name>
<Object>fifo_B_PE_8_0_x263</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_0_x263_write</name>
<Object>fifo_B_PE_8_0_x263</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_0_x290_din</name>
<Object>fifo_C_drain_PE_7_0_x290</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_0_x290_full_n</name>
<Object>fifo_C_drain_PE_7_0_x290</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_0_x290_write</name>
<Object>fifo_C_drain_PE_7_0_x290</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_7_1_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>4.166</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>2196610</Best-caseLatency>
<Average-caseLatency>2196610</Average-caseLatency>
<Worst-caseLatency>2196610</Worst-caseLatency>
<Best-caseRealTimeLatency>9.151 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>9.151 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>9.151 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>2196610</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_7_1_x2_loop_1>
<Name>PE_wrapper_7_1_x2_loop_1</Name>
<TripCount>64</TripCount>
<Latency>1152</Latency>
<AbsoluteTimeLatency>4.799 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_7_1_x2_loop_2>
<Name>PE_wrapper_7_1_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>66.656 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_7_1_x2_loop_2>
</PE_wrapper_7_1_x2_loop_1>
<PE_wrapper_7_1_x2_loop_3_PE_wrapper_7_1_x2_loop_4_PE_wrapper_7_1_x2_loop_5>
<Name>PE_wrapper_7_1_x2_loop_3_PE_wrapper_7_1_x2_loop_4_PE_wrapper_7_1_x2_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>2195456</Latency>
<AbsoluteTimeLatency>9.146 ms</AbsoluteTimeLatency>
<IterationLatency>67</IterationLatency>
<PipelineDepth>67</PipelineDepth>
<PE_wrapper_7_1_x2_loop_6>
<Name>PE_wrapper_7_1_x2_loop_6</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>33.328 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_7_1_x2_loop_6>
<PE_wrapper_7_1_x2_loop_7>
<Name>PE_wrapper_7_1_x2_loop_7</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>33.328 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_7_1_x2_loop_7>
<PE_wrapper_7_1_x2_loop_8>
<Name>PE_wrapper_7_1_x2_loop_8</Name>
<TripCount>8</TripCount>
<Latency>38</Latency>
<AbsoluteTimeLatency>0.158 us</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>11</PipelineDepth>
</PE_wrapper_7_1_x2_loop_8>
</PE_wrapper_7_1_x2_loop_3_PE_wrapper_7_1_x2_loop_4_PE_wrapper_7_1_x2_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>3</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1649</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1328</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_7_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_7_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_7_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_7_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_7_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_7_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_7_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_1_x238_dout</name>
<Object>fifo_A_PE_7_1_x238</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_1_x238_empty_n</name>
<Object>fifo_A_PE_7_1_x238</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_1_x238_read</name>
<Object>fifo_A_PE_7_1_x238</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_2_x239_din</name>
<Object>fifo_A_PE_7_2_x239</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_2_x239_full_n</name>
<Object>fifo_A_PE_7_2_x239</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_2_x239_write</name>
<Object>fifo_A_PE_7_2_x239</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_1_x276_dout</name>
<Object>fifo_B_PE_7_1_x276</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_1_x276_empty_n</name>
<Object>fifo_B_PE_7_1_x276</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_7_1_x276_read</name>
<Object>fifo_B_PE_7_1_x276</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_1_x277_din</name>
<Object>fifo_B_PE_8_1_x277</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_1_x277_full_n</name>
<Object>fifo_B_PE_8_1_x277</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_1_x277_write</name>
<Object>fifo_B_PE_8_1_x277</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_1_x2103_din</name>
<Object>fifo_C_drain_PE_7_1_x2103</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_1_x2103_full_n</name>
<Object>fifo_C_drain_PE_7_1_x2103</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_1_x2103_write</name>
<Object>fifo_C_drain_PE_7_1_x2103</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_8_0_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>4.166</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>2196610</Best-caseLatency>
<Average-caseLatency>2196610</Average-caseLatency>
<Worst-caseLatency>2196610</Worst-caseLatency>
<Best-caseRealTimeLatency>9.151 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>9.151 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>9.151 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>2196610</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_8_0_x2_loop_1>
<Name>PE_wrapper_8_0_x2_loop_1</Name>
<TripCount>64</TripCount>
<Latency>1152</Latency>
<AbsoluteTimeLatency>4.799 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_8_0_x2_loop_2>
<Name>PE_wrapper_8_0_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>66.656 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_8_0_x2_loop_2>
</PE_wrapper_8_0_x2_loop_1>
<PE_wrapper_8_0_x2_loop_3_PE_wrapper_8_0_x2_loop_4_PE_wrapper_8_0_x2_loop_5>
<Name>PE_wrapper_8_0_x2_loop_3_PE_wrapper_8_0_x2_loop_4_PE_wrapper_8_0_x2_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>2195456</Latency>
<AbsoluteTimeLatency>9.146 ms</AbsoluteTimeLatency>
<IterationLatency>67</IterationLatency>
<PipelineDepth>67</PipelineDepth>
<PE_wrapper_8_0_x2_loop_6>
<Name>PE_wrapper_8_0_x2_loop_6</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>33.328 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_8_0_x2_loop_6>
<PE_wrapper_8_0_x2_loop_7>
<Name>PE_wrapper_8_0_x2_loop_7</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>33.328 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_8_0_x2_loop_7>
<PE_wrapper_8_0_x2_loop_8>
<Name>PE_wrapper_8_0_x2_loop_8</Name>
<TripCount>8</TripCount>
<Latency>38</Latency>
<AbsoluteTimeLatency>0.158 us</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>11</PipelineDepth>
</PE_wrapper_8_0_x2_loop_8>
</PE_wrapper_8_0_x2_loop_3_PE_wrapper_8_0_x2_loop_4_PE_wrapper_8_0_x2_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>3</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1649</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1328</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_8_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_8_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_8_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_8_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_8_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_8_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_8_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_8_0_x240_dout</name>
<Object>fifo_A_PE_8_0_x240</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_8_0_x240_empty_n</name>
<Object>fifo_A_PE_8_0_x240</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_8_0_x240_read</name>
<Object>fifo_A_PE_8_0_x240</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_8_1_x241_din</name>
<Object>fifo_A_PE_8_1_x241</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_8_1_x241_full_n</name>
<Object>fifo_A_PE_8_1_x241</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_8_1_x241_write</name>
<Object>fifo_A_PE_8_1_x241</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_0_x263_dout</name>
<Object>fifo_B_PE_8_0_x263</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_0_x263_empty_n</name>
<Object>fifo_B_PE_8_0_x263</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_0_x263_read</name>
<Object>fifo_B_PE_8_0_x263</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_9_0_x264_din</name>
<Object>fifo_B_PE_9_0_x264</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_9_0_x264_full_n</name>
<Object>fifo_B_PE_9_0_x264</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_9_0_x264_write</name>
<Object>fifo_B_PE_9_0_x264</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_8_0_x291_din</name>
<Object>fifo_C_drain_PE_8_0_x291</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_8_0_x291_full_n</name>
<Object>fifo_C_drain_PE_8_0_x291</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_8_0_x291_write</name>
<Object>fifo_C_drain_PE_8_0_x291</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_8_1_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>4.166</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>2196610</Best-caseLatency>
<Average-caseLatency>2196610</Average-caseLatency>
<Worst-caseLatency>2196610</Worst-caseLatency>
<Best-caseRealTimeLatency>9.151 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>9.151 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>9.151 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>2196610</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_8_1_x2_loop_1>
<Name>PE_wrapper_8_1_x2_loop_1</Name>
<TripCount>64</TripCount>
<Latency>1152</Latency>
<AbsoluteTimeLatency>4.799 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_8_1_x2_loop_2>
<Name>PE_wrapper_8_1_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>66.656 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_8_1_x2_loop_2>
</PE_wrapper_8_1_x2_loop_1>
<PE_wrapper_8_1_x2_loop_3_PE_wrapper_8_1_x2_loop_4_PE_wrapper_8_1_x2_loop_5>
<Name>PE_wrapper_8_1_x2_loop_3_PE_wrapper_8_1_x2_loop_4_PE_wrapper_8_1_x2_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>2195456</Latency>
<AbsoluteTimeLatency>9.146 ms</AbsoluteTimeLatency>
<IterationLatency>67</IterationLatency>
<PipelineDepth>67</PipelineDepth>
<PE_wrapper_8_1_x2_loop_6>
<Name>PE_wrapper_8_1_x2_loop_6</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>33.328 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_8_1_x2_loop_6>
<PE_wrapper_8_1_x2_loop_7>
<Name>PE_wrapper_8_1_x2_loop_7</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>33.328 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_8_1_x2_loop_7>
<PE_wrapper_8_1_x2_loop_8>
<Name>PE_wrapper_8_1_x2_loop_8</Name>
<TripCount>8</TripCount>
<Latency>38</Latency>
<AbsoluteTimeLatency>0.158 us</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>11</PipelineDepth>
</PE_wrapper_8_1_x2_loop_8>
</PE_wrapper_8_1_x2_loop_3_PE_wrapper_8_1_x2_loop_4_PE_wrapper_8_1_x2_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>3</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1649</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1328</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_8_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_8_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_8_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_8_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_8_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_8_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_8_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_8_1_x241_dout</name>
<Object>fifo_A_PE_8_1_x241</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_8_1_x241_empty_n</name>
<Object>fifo_A_PE_8_1_x241</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_8_1_x241_read</name>
<Object>fifo_A_PE_8_1_x241</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_8_2_x242_din</name>
<Object>fifo_A_PE_8_2_x242</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_8_2_x242_full_n</name>
<Object>fifo_A_PE_8_2_x242</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_8_2_x242_write</name>
<Object>fifo_A_PE_8_2_x242</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_1_x277_dout</name>
<Object>fifo_B_PE_8_1_x277</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_1_x277_empty_n</name>
<Object>fifo_B_PE_8_1_x277</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_8_1_x277_read</name>
<Object>fifo_B_PE_8_1_x277</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_9_1_x278_din</name>
<Object>fifo_B_PE_9_1_x278</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_9_1_x278_full_n</name>
<Object>fifo_B_PE_9_1_x278</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_9_1_x278_write</name>
<Object>fifo_B_PE_9_1_x278</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_8_1_x2104_din</name>
<Object>fifo_C_drain_PE_8_1_x2104</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_8_1_x2104_full_n</name>
<Object>fifo_C_drain_PE_8_1_x2104</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_8_1_x2104_write</name>
<Object>fifo_C_drain_PE_8_1_x2104</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_9_0_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>4.166</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>2196610</Best-caseLatency>
<Average-caseLatency>2196610</Average-caseLatency>
<Worst-caseLatency>2196610</Worst-caseLatency>
<Best-caseRealTimeLatency>9.151 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>9.151 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>9.151 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>2196610</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_9_0_x2_loop_1>
<Name>PE_wrapper_9_0_x2_loop_1</Name>
<TripCount>64</TripCount>
<Latency>1152</Latency>
<AbsoluteTimeLatency>4.799 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_9_0_x2_loop_2>
<Name>PE_wrapper_9_0_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>66.656 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_9_0_x2_loop_2>
</PE_wrapper_9_0_x2_loop_1>
<PE_wrapper_9_0_x2_loop_3_PE_wrapper_9_0_x2_loop_4_PE_wrapper_9_0_x2_loop_5>
<Name>PE_wrapper_9_0_x2_loop_3_PE_wrapper_9_0_x2_loop_4_PE_wrapper_9_0_x2_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>2195456</Latency>
<AbsoluteTimeLatency>9.146 ms</AbsoluteTimeLatency>
<IterationLatency>67</IterationLatency>
<PipelineDepth>67</PipelineDepth>
<PE_wrapper_9_0_x2_loop_6>
<Name>PE_wrapper_9_0_x2_loop_6</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>33.328 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_9_0_x2_loop_6>
<PE_wrapper_9_0_x2_loop_7>
<Name>PE_wrapper_9_0_x2_loop_7</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>33.328 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_9_0_x2_loop_7>
<PE_wrapper_9_0_x2_loop_8>
<Name>PE_wrapper_9_0_x2_loop_8</Name>
<TripCount>8</TripCount>
<Latency>38</Latency>
<AbsoluteTimeLatency>0.158 us</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>11</PipelineDepth>
</PE_wrapper_9_0_x2_loop_8>
</PE_wrapper_9_0_x2_loop_3_PE_wrapper_9_0_x2_loop_4_PE_wrapper_9_0_x2_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>3</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1649</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1328</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_9_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_9_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_9_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_9_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_9_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_9_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_9_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_9_0_x243_dout</name>
<Object>fifo_A_PE_9_0_x243</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_9_0_x243_empty_n</name>
<Object>fifo_A_PE_9_0_x243</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_9_0_x243_read</name>
<Object>fifo_A_PE_9_0_x243</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_9_1_x244_din</name>
<Object>fifo_A_PE_9_1_x244</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_9_1_x244_full_n</name>
<Object>fifo_A_PE_9_1_x244</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_9_1_x244_write</name>
<Object>fifo_A_PE_9_1_x244</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_9_0_x264_dout</name>
<Object>fifo_B_PE_9_0_x264</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_9_0_x264_empty_n</name>
<Object>fifo_B_PE_9_0_x264</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_9_0_x264_read</name>
<Object>fifo_B_PE_9_0_x264</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_10_0_x265_din</name>
<Object>fifo_B_PE_10_0_x265</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_10_0_x265_full_n</name>
<Object>fifo_B_PE_10_0_x265</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_10_0_x265_write</name>
<Object>fifo_B_PE_10_0_x265</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_9_0_x292_din</name>
<Object>fifo_C_drain_PE_9_0_x292</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_9_0_x292_full_n</name>
<Object>fifo_C_drain_PE_9_0_x292</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_9_0_x292_write</name>
<Object>fifo_C_drain_PE_9_0_x292</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_9_1_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>4.166</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>2196610</Best-caseLatency>
<Average-caseLatency>2196610</Average-caseLatency>
<Worst-caseLatency>2196610</Worst-caseLatency>
<Best-caseRealTimeLatency>9.151 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>9.151 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>9.151 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>2196610</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_9_1_x2_loop_1>
<Name>PE_wrapper_9_1_x2_loop_1</Name>
<TripCount>64</TripCount>
<Latency>1152</Latency>
<AbsoluteTimeLatency>4.799 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_9_1_x2_loop_2>
<Name>PE_wrapper_9_1_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>66.656 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_9_1_x2_loop_2>
</PE_wrapper_9_1_x2_loop_1>
<PE_wrapper_9_1_x2_loop_3_PE_wrapper_9_1_x2_loop_4_PE_wrapper_9_1_x2_loop_5>
<Name>PE_wrapper_9_1_x2_loop_3_PE_wrapper_9_1_x2_loop_4_PE_wrapper_9_1_x2_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>2195456</Latency>
<AbsoluteTimeLatency>9.146 ms</AbsoluteTimeLatency>
<IterationLatency>67</IterationLatency>
<PipelineDepth>67</PipelineDepth>
<PE_wrapper_9_1_x2_loop_6>
<Name>PE_wrapper_9_1_x2_loop_6</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>33.328 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_9_1_x2_loop_6>
<PE_wrapper_9_1_x2_loop_7>
<Name>PE_wrapper_9_1_x2_loop_7</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>33.328 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_9_1_x2_loop_7>
<PE_wrapper_9_1_x2_loop_8>
<Name>PE_wrapper_9_1_x2_loop_8</Name>
<TripCount>8</TripCount>
<Latency>38</Latency>
<AbsoluteTimeLatency>0.158 us</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>11</PipelineDepth>
</PE_wrapper_9_1_x2_loop_8>
</PE_wrapper_9_1_x2_loop_3_PE_wrapper_9_1_x2_loop_4_PE_wrapper_9_1_x2_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>3</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1649</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1328</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_9_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_9_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_9_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_9_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_9_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_9_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_9_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_9_1_x244_dout</name>
<Object>fifo_A_PE_9_1_x244</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_9_1_x244_empty_n</name>
<Object>fifo_A_PE_9_1_x244</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_9_1_x244_read</name>
<Object>fifo_A_PE_9_1_x244</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_9_2_x245_din</name>
<Object>fifo_A_PE_9_2_x245</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_9_2_x245_full_n</name>
<Object>fifo_A_PE_9_2_x245</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_9_2_x245_write</name>
<Object>fifo_A_PE_9_2_x245</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_9_1_x278_dout</name>
<Object>fifo_B_PE_9_1_x278</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_9_1_x278_empty_n</name>
<Object>fifo_B_PE_9_1_x278</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_9_1_x278_read</name>
<Object>fifo_B_PE_9_1_x278</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_10_1_x279_din</name>
<Object>fifo_B_PE_10_1_x279</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_10_1_x279_full_n</name>
<Object>fifo_B_PE_10_1_x279</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_10_1_x279_write</name>
<Object>fifo_B_PE_10_1_x279</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_9_1_x2105_din</name>
<Object>fifo_C_drain_PE_9_1_x2105</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_9_1_x2105_full_n</name>
<Object>fifo_C_drain_PE_9_1_x2105</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_9_1_x2105_write</name>
<Object>fifo_C_drain_PE_9_1_x2105</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_10_0_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>4.166</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>2196610</Best-caseLatency>
<Average-caseLatency>2196610</Average-caseLatency>
<Worst-caseLatency>2196610</Worst-caseLatency>
<Best-caseRealTimeLatency>9.151 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>9.151 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>9.151 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>2196610</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_10_0_x2_loop_1>
<Name>PE_wrapper_10_0_x2_loop_1</Name>
<TripCount>64</TripCount>
<Latency>1152</Latency>
<AbsoluteTimeLatency>4.799 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_10_0_x2_loop_2>
<Name>PE_wrapper_10_0_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>66.656 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_10_0_x2_loop_2>
</PE_wrapper_10_0_x2_loop_1>
<PE_wrapper_10_0_x2_loop_3_PE_wrapper_10_0_x2_loop_4_PE_wrapper_10_0_x2_loop_5>
<Name>PE_wrapper_10_0_x2_loop_3_PE_wrapper_10_0_x2_loop_4_PE_wrapper_10_0_x2_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>2195456</Latency>
<AbsoluteTimeLatency>9.146 ms</AbsoluteTimeLatency>
<IterationLatency>67</IterationLatency>
<PipelineDepth>67</PipelineDepth>
<PE_wrapper_10_0_x2_loop_6>
<Name>PE_wrapper_10_0_x2_loop_6</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>33.328 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_10_0_x2_loop_6>
<PE_wrapper_10_0_x2_loop_7>
<Name>PE_wrapper_10_0_x2_loop_7</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>33.328 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_10_0_x2_loop_7>
<PE_wrapper_10_0_x2_loop_8>
<Name>PE_wrapper_10_0_x2_loop_8</Name>
<TripCount>8</TripCount>
<Latency>38</Latency>
<AbsoluteTimeLatency>0.158 us</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>11</PipelineDepth>
</PE_wrapper_10_0_x2_loop_8>
</PE_wrapper_10_0_x2_loop_3_PE_wrapper_10_0_x2_loop_4_PE_wrapper_10_0_x2_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>3</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1649</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1328</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_10_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_10_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_10_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_10_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_10_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_10_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_10_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_10_0_x246_dout</name>
<Object>fifo_A_PE_10_0_x246</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_10_0_x246_empty_n</name>
<Object>fifo_A_PE_10_0_x246</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_10_0_x246_read</name>
<Object>fifo_A_PE_10_0_x246</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_10_1_x247_din</name>
<Object>fifo_A_PE_10_1_x247</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_10_1_x247_full_n</name>
<Object>fifo_A_PE_10_1_x247</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_10_1_x247_write</name>
<Object>fifo_A_PE_10_1_x247</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_10_0_x265_dout</name>
<Object>fifo_B_PE_10_0_x265</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_10_0_x265_empty_n</name>
<Object>fifo_B_PE_10_0_x265</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_10_0_x265_read</name>
<Object>fifo_B_PE_10_0_x265</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_11_0_x266_din</name>
<Object>fifo_B_PE_11_0_x266</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_11_0_x266_full_n</name>
<Object>fifo_B_PE_11_0_x266</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_11_0_x266_write</name>
<Object>fifo_B_PE_11_0_x266</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_10_0_x293_din</name>
<Object>fifo_C_drain_PE_10_0_x293</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_10_0_x293_full_n</name>
<Object>fifo_C_drain_PE_10_0_x293</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_10_0_x293_write</name>
<Object>fifo_C_drain_PE_10_0_x293</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_10_1_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>4.166</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>2196610</Best-caseLatency>
<Average-caseLatency>2196610</Average-caseLatency>
<Worst-caseLatency>2196610</Worst-caseLatency>
<Best-caseRealTimeLatency>9.151 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>9.151 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>9.151 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>2196610</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_10_1_x2_loop_1>
<Name>PE_wrapper_10_1_x2_loop_1</Name>
<TripCount>64</TripCount>
<Latency>1152</Latency>
<AbsoluteTimeLatency>4.799 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_10_1_x2_loop_2>
<Name>PE_wrapper_10_1_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>66.656 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_10_1_x2_loop_2>
</PE_wrapper_10_1_x2_loop_1>
<PE_wrapper_10_1_x2_loop_3_PE_wrapper_10_1_x2_loop_4_PE_wrapper_10_1_x2_loop_5>
<Name>PE_wrapper_10_1_x2_loop_3_PE_wrapper_10_1_x2_loop_4_PE_wrapper_10_1_x2_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>2195456</Latency>
<AbsoluteTimeLatency>9.146 ms</AbsoluteTimeLatency>
<IterationLatency>67</IterationLatency>
<PipelineDepth>67</PipelineDepth>
<PE_wrapper_10_1_x2_loop_6>
<Name>PE_wrapper_10_1_x2_loop_6</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>33.328 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_10_1_x2_loop_6>
<PE_wrapper_10_1_x2_loop_7>
<Name>PE_wrapper_10_1_x2_loop_7</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>33.328 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_10_1_x2_loop_7>
<PE_wrapper_10_1_x2_loop_8>
<Name>PE_wrapper_10_1_x2_loop_8</Name>
<TripCount>8</TripCount>
<Latency>38</Latency>
<AbsoluteTimeLatency>0.158 us</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>11</PipelineDepth>
</PE_wrapper_10_1_x2_loop_8>
</PE_wrapper_10_1_x2_loop_3_PE_wrapper_10_1_x2_loop_4_PE_wrapper_10_1_x2_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>3</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1649</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1328</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_10_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_10_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_10_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_10_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_10_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_10_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_10_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_10_1_x247_dout</name>
<Object>fifo_A_PE_10_1_x247</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_10_1_x247_empty_n</name>
<Object>fifo_A_PE_10_1_x247</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_10_1_x247_read</name>
<Object>fifo_A_PE_10_1_x247</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_10_2_x248_din</name>
<Object>fifo_A_PE_10_2_x248</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_10_2_x248_full_n</name>
<Object>fifo_A_PE_10_2_x248</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_10_2_x248_write</name>
<Object>fifo_A_PE_10_2_x248</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_10_1_x279_dout</name>
<Object>fifo_B_PE_10_1_x279</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_10_1_x279_empty_n</name>
<Object>fifo_B_PE_10_1_x279</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_10_1_x279_read</name>
<Object>fifo_B_PE_10_1_x279</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_11_1_x280_din</name>
<Object>fifo_B_PE_11_1_x280</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_11_1_x280_full_n</name>
<Object>fifo_B_PE_11_1_x280</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_11_1_x280_write</name>
<Object>fifo_B_PE_11_1_x280</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_10_1_x2106_din</name>
<Object>fifo_C_drain_PE_10_1_x2106</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_10_1_x2106_full_n</name>
<Object>fifo_C_drain_PE_10_1_x2106</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_10_1_x2106_write</name>
<Object>fifo_C_drain_PE_10_1_x2106</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_11_0_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>4.166</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>2196610</Best-caseLatency>
<Average-caseLatency>2196610</Average-caseLatency>
<Worst-caseLatency>2196610</Worst-caseLatency>
<Best-caseRealTimeLatency>9.151 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>9.151 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>9.151 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>2196610</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_11_0_x2_loop_1>
<Name>PE_wrapper_11_0_x2_loop_1</Name>
<TripCount>64</TripCount>
<Latency>1152</Latency>
<AbsoluteTimeLatency>4.799 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_11_0_x2_loop_2>
<Name>PE_wrapper_11_0_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>66.656 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_11_0_x2_loop_2>
</PE_wrapper_11_0_x2_loop_1>
<PE_wrapper_11_0_x2_loop_3_PE_wrapper_11_0_x2_loop_4_PE_wrapper_11_0_x2_loop_5>
<Name>PE_wrapper_11_0_x2_loop_3_PE_wrapper_11_0_x2_loop_4_PE_wrapper_11_0_x2_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>2195456</Latency>
<AbsoluteTimeLatency>9.146 ms</AbsoluteTimeLatency>
<IterationLatency>67</IterationLatency>
<PipelineDepth>67</PipelineDepth>
<PE_wrapper_11_0_x2_loop_6>
<Name>PE_wrapper_11_0_x2_loop_6</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>33.328 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_11_0_x2_loop_6>
<PE_wrapper_11_0_x2_loop_7>
<Name>PE_wrapper_11_0_x2_loop_7</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>33.328 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_11_0_x2_loop_7>
<PE_wrapper_11_0_x2_loop_8>
<Name>PE_wrapper_11_0_x2_loop_8</Name>
<TripCount>8</TripCount>
<Latency>38</Latency>
<AbsoluteTimeLatency>0.158 us</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>11</PipelineDepth>
</PE_wrapper_11_0_x2_loop_8>
</PE_wrapper_11_0_x2_loop_3_PE_wrapper_11_0_x2_loop_4_PE_wrapper_11_0_x2_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>3</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1649</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1328</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_11_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_11_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_11_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_11_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_11_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_11_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_11_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_11_0_x249_dout</name>
<Object>fifo_A_PE_11_0_x249</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_11_0_x249_empty_n</name>
<Object>fifo_A_PE_11_0_x249</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_11_0_x249_read</name>
<Object>fifo_A_PE_11_0_x249</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_11_1_x250_din</name>
<Object>fifo_A_PE_11_1_x250</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_11_1_x250_full_n</name>
<Object>fifo_A_PE_11_1_x250</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_11_1_x250_write</name>
<Object>fifo_A_PE_11_1_x250</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_11_0_x266_dout</name>
<Object>fifo_B_PE_11_0_x266</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_11_0_x266_empty_n</name>
<Object>fifo_B_PE_11_0_x266</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_11_0_x266_read</name>
<Object>fifo_B_PE_11_0_x266</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_12_0_x267_din</name>
<Object>fifo_B_PE_12_0_x267</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_12_0_x267_full_n</name>
<Object>fifo_B_PE_12_0_x267</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_12_0_x267_write</name>
<Object>fifo_B_PE_12_0_x267</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_11_0_x294_din</name>
<Object>fifo_C_drain_PE_11_0_x294</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_11_0_x294_full_n</name>
<Object>fifo_C_drain_PE_11_0_x294</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_11_0_x294_write</name>
<Object>fifo_C_drain_PE_11_0_x294</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_11_1_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>4.166</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>2196610</Best-caseLatency>
<Average-caseLatency>2196610</Average-caseLatency>
<Worst-caseLatency>2196610</Worst-caseLatency>
<Best-caseRealTimeLatency>9.151 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>9.151 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>9.151 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>2196610</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_11_1_x2_loop_1>
<Name>PE_wrapper_11_1_x2_loop_1</Name>
<TripCount>64</TripCount>
<Latency>1152</Latency>
<AbsoluteTimeLatency>4.799 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_11_1_x2_loop_2>
<Name>PE_wrapper_11_1_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>66.656 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_11_1_x2_loop_2>
</PE_wrapper_11_1_x2_loop_1>
<PE_wrapper_11_1_x2_loop_3_PE_wrapper_11_1_x2_loop_4_PE_wrapper_11_1_x2_loop_5>
<Name>PE_wrapper_11_1_x2_loop_3_PE_wrapper_11_1_x2_loop_4_PE_wrapper_11_1_x2_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>2195456</Latency>
<AbsoluteTimeLatency>9.146 ms</AbsoluteTimeLatency>
<IterationLatency>67</IterationLatency>
<PipelineDepth>67</PipelineDepth>
<PE_wrapper_11_1_x2_loop_6>
<Name>PE_wrapper_11_1_x2_loop_6</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>33.328 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_11_1_x2_loop_6>
<PE_wrapper_11_1_x2_loop_7>
<Name>PE_wrapper_11_1_x2_loop_7</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>33.328 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_11_1_x2_loop_7>
<PE_wrapper_11_1_x2_loop_8>
<Name>PE_wrapper_11_1_x2_loop_8</Name>
<TripCount>8</TripCount>
<Latency>38</Latency>
<AbsoluteTimeLatency>0.158 us</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>11</PipelineDepth>
</PE_wrapper_11_1_x2_loop_8>
</PE_wrapper_11_1_x2_loop_3_PE_wrapper_11_1_x2_loop_4_PE_wrapper_11_1_x2_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>3</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1649</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1328</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_11_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_11_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_11_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_11_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_11_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_11_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_11_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_11_1_x250_dout</name>
<Object>fifo_A_PE_11_1_x250</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_11_1_x250_empty_n</name>
<Object>fifo_A_PE_11_1_x250</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_11_1_x250_read</name>
<Object>fifo_A_PE_11_1_x250</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_11_2_x251_din</name>
<Object>fifo_A_PE_11_2_x251</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_11_2_x251_full_n</name>
<Object>fifo_A_PE_11_2_x251</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_11_2_x251_write</name>
<Object>fifo_A_PE_11_2_x251</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_11_1_x280_dout</name>
<Object>fifo_B_PE_11_1_x280</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_11_1_x280_empty_n</name>
<Object>fifo_B_PE_11_1_x280</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_11_1_x280_read</name>
<Object>fifo_B_PE_11_1_x280</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_12_1_x281_din</name>
<Object>fifo_B_PE_12_1_x281</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_12_1_x281_full_n</name>
<Object>fifo_B_PE_12_1_x281</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_12_1_x281_write</name>
<Object>fifo_B_PE_12_1_x281</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_11_1_x2107_din</name>
<Object>fifo_C_drain_PE_11_1_x2107</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_11_1_x2107_full_n</name>
<Object>fifo_C_drain_PE_11_1_x2107</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_11_1_x2107_write</name>
<Object>fifo_C_drain_PE_11_1_x2107</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_12_0_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>4.166</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>2196610</Best-caseLatency>
<Average-caseLatency>2196610</Average-caseLatency>
<Worst-caseLatency>2196610</Worst-caseLatency>
<Best-caseRealTimeLatency>9.151 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>9.151 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>9.151 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>2196610</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_12_0_x2_loop_1>
<Name>PE_wrapper_12_0_x2_loop_1</Name>
<TripCount>64</TripCount>
<Latency>1152</Latency>
<AbsoluteTimeLatency>4.799 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_12_0_x2_loop_2>
<Name>PE_wrapper_12_0_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>66.656 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_12_0_x2_loop_2>
</PE_wrapper_12_0_x2_loop_1>
<PE_wrapper_12_0_x2_loop_3_PE_wrapper_12_0_x2_loop_4_PE_wrapper_12_0_x2_loop_5>
<Name>PE_wrapper_12_0_x2_loop_3_PE_wrapper_12_0_x2_loop_4_PE_wrapper_12_0_x2_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>2195456</Latency>
<AbsoluteTimeLatency>9.146 ms</AbsoluteTimeLatency>
<IterationLatency>67</IterationLatency>
<PipelineDepth>67</PipelineDepth>
<PE_wrapper_12_0_x2_loop_6>
<Name>PE_wrapper_12_0_x2_loop_6</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>33.328 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_12_0_x2_loop_6>
<PE_wrapper_12_0_x2_loop_7>
<Name>PE_wrapper_12_0_x2_loop_7</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>33.328 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_12_0_x2_loop_7>
<PE_wrapper_12_0_x2_loop_8>
<Name>PE_wrapper_12_0_x2_loop_8</Name>
<TripCount>8</TripCount>
<Latency>38</Latency>
<AbsoluteTimeLatency>0.158 us</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>11</PipelineDepth>
</PE_wrapper_12_0_x2_loop_8>
</PE_wrapper_12_0_x2_loop_3_PE_wrapper_12_0_x2_loop_4_PE_wrapper_12_0_x2_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>3</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1649</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1328</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_12_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_12_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_12_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_12_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_12_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_12_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_12_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_12_0_x252_dout</name>
<Object>fifo_A_PE_12_0_x252</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_12_0_x252_empty_n</name>
<Object>fifo_A_PE_12_0_x252</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_12_0_x252_read</name>
<Object>fifo_A_PE_12_0_x252</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_12_1_x253_din</name>
<Object>fifo_A_PE_12_1_x253</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_12_1_x253_full_n</name>
<Object>fifo_A_PE_12_1_x253</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_12_1_x253_write</name>
<Object>fifo_A_PE_12_1_x253</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_12_0_x267_dout</name>
<Object>fifo_B_PE_12_0_x267</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_12_0_x267_empty_n</name>
<Object>fifo_B_PE_12_0_x267</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_12_0_x267_read</name>
<Object>fifo_B_PE_12_0_x267</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_13_0_x268_din</name>
<Object>fifo_B_PE_13_0_x268</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_13_0_x268_full_n</name>
<Object>fifo_B_PE_13_0_x268</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_13_0_x268_write</name>
<Object>fifo_B_PE_13_0_x268</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_12_0_x295_din</name>
<Object>fifo_C_drain_PE_12_0_x295</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_12_0_x295_full_n</name>
<Object>fifo_C_drain_PE_12_0_x295</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_12_0_x295_write</name>
<Object>fifo_C_drain_PE_12_0_x295</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_12_1_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>4.166</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>2196610</Best-caseLatency>
<Average-caseLatency>2196610</Average-caseLatency>
<Worst-caseLatency>2196610</Worst-caseLatency>
<Best-caseRealTimeLatency>9.151 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>9.151 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>9.151 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>2196610</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_12_1_x2_loop_1>
<Name>PE_wrapper_12_1_x2_loop_1</Name>
<TripCount>64</TripCount>
<Latency>1152</Latency>
<AbsoluteTimeLatency>4.799 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_12_1_x2_loop_2>
<Name>PE_wrapper_12_1_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>66.656 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_12_1_x2_loop_2>
</PE_wrapper_12_1_x2_loop_1>
<PE_wrapper_12_1_x2_loop_3_PE_wrapper_12_1_x2_loop_4_PE_wrapper_12_1_x2_loop_5>
<Name>PE_wrapper_12_1_x2_loop_3_PE_wrapper_12_1_x2_loop_4_PE_wrapper_12_1_x2_loop_5</Name>
<TripCount>32768</TripCount>
<Latency>2195456</Latency>
<AbsoluteTimeLatency>9.146 ms</AbsoluteTimeLatency>
<IterationLatency>67</IterationLatency>
<PipelineDepth>67</PipelineDepth>
<PE_wrapper_12_1_x2_loop_6>
<Name>PE_wrapper_12_1_x2_loop_6</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>33.328 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_12_1_x2_loop_6>
<PE_wrapper_12_1_x2_loop_7>
<Name>PE_wrapper_12_1_x2_loop_7</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>33.328 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_12_1_x2_loop_7>
<PE_wrapper_12_1_x2_loop_8>
<Name>PE_wrapper_12_1_x2_loop_8</Name>
<TripCount>8</TripCount>
<Latency>38</Latency>
<AbsoluteTimeLatency>0.158 us</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>11</PipelineDepth>
</PE_wrapper_12_1_x2_loop_8>
</PE_wrapper_12_1_x2_loop_3_PE_wrapper_12_1_x2_loop_4_PE_wrapper_12_1_x2_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>3</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1649</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1328</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_12_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_12_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_12_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_12_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_12_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_12_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_12_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_12_1_x253_dout</name>
<Object>fifo_A_PE_12_1_x253</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_12_1_x253_empty_n</name>
<Object>fifo_A_PE_12_1_x253</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_12_1_x253_read</name>
<Object>fifo_A_PE_12_1_x253</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_12_2_x254_din</name>
<Object>fifo_A_PE_12_2_x254</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_12_2_x254_full_n</name>
<Object>fifo_A_PE_12_2_x254</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_12_2_x254_write</name>
<Object>fifo_A_PE_12_2_x254</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_12_1_x281_dout</name>
<Object>fifo_B_PE_12_1_x281</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_12_1_x281_empty_n</name>
<Object>fifo_B_PE_12_1_x281</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_12_1_x281_read</name>
<Object>fifo_B_PE_12_1_x281</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_13_1_x282_din</name>
<Object>fifo_B_PE_13_1_x282</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_13_1_x282_full_n</name>
<Object>fifo_B_PE_13_1_x282</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_13_1_x282_write</name>
<Object>fifo_B_PE_13_1_x282</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_12_1_x2108_din</name>
<Object>fifo_C_drain_PE_12_1_x2108</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_12_1_x2108_full_n</name>
<Object>fifo_C_drain_PE_12_1_x2108</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_12_1_x2108_write</name>
<Object>fifo_C_drain_PE_12_1_x2108</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_PE_dummy_0_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.217</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>32770</Best-caseLatency>
<Average-caseLatency>32770</Average-caseLatency>
<Worst-caseLatency>32770</Worst-caseLatency>
<Best-caseRealTimeLatency>0.109 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.109 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.109 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>32770</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_PE_dummy_0_x2_loop_1_A_PE_dummy_0_x2_loop_2_A_PE_dummy_0_x2_loop_3>
<Name>A_PE_dummy_0_x2_loop_1_A_PE_dummy_0_x2_loop_2_A_PE_dummy_0_x2_loop_3</Name>
<TripCount>32768</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_PE_dummy_0_x2_loop_1_A_PE_dummy_0_x2_loop_2_A_PE_dummy_0_x2_loop_3>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>23</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>107</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_PE_dummy_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_PE_dummy_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_PE_dummy_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_PE_dummy_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_PE_dummy_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_PE_dummy_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_PE_dummy_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_2_x218_dout</name>
<Object>fifo_A_PE_0_2_x218</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_2_x218_empty_n</name>
<Object>fifo_A_PE_0_2_x218</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_2_x218_read</name>
<Object>fifo_A_PE_0_2_x218</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_PE_dummy_1_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.217</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>32770</Best-caseLatency>
<Average-caseLatency>32770</Average-caseLatency>
<Worst-caseLatency>32770</Worst-caseLatency>
<Best-caseRealTimeLatency>0.109 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.109 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.109 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>32770</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_PE_dummy_1_x2_loop_1_A_PE_dummy_1_x2_loop_2_A_PE_dummy_1_x2_loop_3>
<Name>A_PE_dummy_1_x2_loop_1_A_PE_dummy_1_x2_loop_2_A_PE_dummy_1_x2_loop_3</Name>
<TripCount>32768</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_PE_dummy_1_x2_loop_1_A_PE_dummy_1_x2_loop_2_A_PE_dummy_1_x2_loop_3>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>23</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>107</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_PE_dummy_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_PE_dummy_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_PE_dummy_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_PE_dummy_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_PE_dummy_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_PE_dummy_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_PE_dummy_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_2_x221_dout</name>
<Object>fifo_A_PE_1_2_x221</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_2_x221_empty_n</name>
<Object>fifo_A_PE_1_2_x221</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_2_x221_read</name>
<Object>fifo_A_PE_1_2_x221</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_PE_dummy_2_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.217</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>32770</Best-caseLatency>
<Average-caseLatency>32770</Average-caseLatency>
<Worst-caseLatency>32770</Worst-caseLatency>
<Best-caseRealTimeLatency>0.109 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.109 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.109 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>32770</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_PE_dummy_2_x2_loop_1_A_PE_dummy_2_x2_loop_2_A_PE_dummy_2_x2_loop_3>
<Name>A_PE_dummy_2_x2_loop_1_A_PE_dummy_2_x2_loop_2_A_PE_dummy_2_x2_loop_3</Name>
<TripCount>32768</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_PE_dummy_2_x2_loop_1_A_PE_dummy_2_x2_loop_2_A_PE_dummy_2_x2_loop_3>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>23</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>107</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_PE_dummy_2_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_PE_dummy_2_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_PE_dummy_2_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_PE_dummy_2_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_PE_dummy_2_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_PE_dummy_2_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_PE_dummy_2_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_2_x224_dout</name>
<Object>fifo_A_PE_2_2_x224</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_2_x224_empty_n</name>
<Object>fifo_A_PE_2_2_x224</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_2_x224_read</name>
<Object>fifo_A_PE_2_2_x224</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_PE_dummy_3_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.217</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>32770</Best-caseLatency>
<Average-caseLatency>32770</Average-caseLatency>
<Worst-caseLatency>32770</Worst-caseLatency>
<Best-caseRealTimeLatency>0.109 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.109 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.109 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>32770</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_PE_dummy_3_x2_loop_1_A_PE_dummy_3_x2_loop_2_A_PE_dummy_3_x2_loop_3>
<Name>A_PE_dummy_3_x2_loop_1_A_PE_dummy_3_x2_loop_2_A_PE_dummy_3_x2_loop_3</Name>
<TripCount>32768</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_PE_dummy_3_x2_loop_1_A_PE_dummy_3_x2_loop_2_A_PE_dummy_3_x2_loop_3>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>23</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>107</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_PE_dummy_3_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_PE_dummy_3_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_PE_dummy_3_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_PE_dummy_3_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_PE_dummy_3_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_PE_dummy_3_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_PE_dummy_3_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_2_x227_dout</name>
<Object>fifo_A_PE_3_2_x227</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_2_x227_empty_n</name>
<Object>fifo_A_PE_3_2_x227</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_2_x227_read</name>
<Object>fifo_A_PE_3_2_x227</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_PE_dummy_4_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.217</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>32770</Best-caseLatency>
<Average-caseLatency>32770</Average-caseLatency>
<Worst-caseLatency>32770</Worst-caseLatency>
<Best-caseRealTimeLatency>0.109 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.109 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.109 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>32770</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_PE_dummy_4_x2_loop_1_A_PE_dummy_4_x2_loop_2_A_PE_dummy_4_x2_loop_3>
<Name>A_PE_dummy_4_x2_loop_1_A_PE_dummy_4_x2_loop_2_A_PE_dummy_4_x2_loop_3</Name>
<TripCount>32768</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_PE_dummy_4_x2_loop_1_A_PE_dummy_4_x2_loop_2_A_PE_dummy_4_x2_loop_3>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>23</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>107</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_PE_dummy_4_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_PE_dummy_4_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_PE_dummy_4_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_PE_dummy_4_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_PE_dummy_4_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_PE_dummy_4_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_PE_dummy_4_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_2_x230_dout</name>
<Object>fifo_A_PE_4_2_x230</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_2_x230_empty_n</name>
<Object>fifo_A_PE_4_2_x230</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_4_2_x230_read</name>
<Object>fifo_A_PE_4_2_x230</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_PE_dummy_5_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.217</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>32770</Best-caseLatency>
<Average-caseLatency>32770</Average-caseLatency>
<Worst-caseLatency>32770</Worst-caseLatency>
<Best-caseRealTimeLatency>0.109 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.109 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.109 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>32770</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_PE_dummy_5_x2_loop_1_A_PE_dummy_5_x2_loop_2_A_PE_dummy_5_x2_loop_3>
<Name>A_PE_dummy_5_x2_loop_1_A_PE_dummy_5_x2_loop_2_A_PE_dummy_5_x2_loop_3</Name>
<TripCount>32768</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_PE_dummy_5_x2_loop_1_A_PE_dummy_5_x2_loop_2_A_PE_dummy_5_x2_loop_3>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>23</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>107</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_PE_dummy_5_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_PE_dummy_5_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_PE_dummy_5_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_PE_dummy_5_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_PE_dummy_5_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_PE_dummy_5_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_PE_dummy_5_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_2_x233_dout</name>
<Object>fifo_A_PE_5_2_x233</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_2_x233_empty_n</name>
<Object>fifo_A_PE_5_2_x233</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_5_2_x233_read</name>
<Object>fifo_A_PE_5_2_x233</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_PE_dummy_6_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.217</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>32770</Best-caseLatency>
<Average-caseLatency>32770</Average-caseLatency>
<Worst-caseLatency>32770</Worst-caseLatency>
<Best-caseRealTimeLatency>0.109 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.109 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.109 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>32770</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_PE_dummy_6_x2_loop_1_A_PE_dummy_6_x2_loop_2_A_PE_dummy_6_x2_loop_3>
<Name>A_PE_dummy_6_x2_loop_1_A_PE_dummy_6_x2_loop_2_A_PE_dummy_6_x2_loop_3</Name>
<TripCount>32768</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_PE_dummy_6_x2_loop_1_A_PE_dummy_6_x2_loop_2_A_PE_dummy_6_x2_loop_3>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>23</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>107</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_PE_dummy_6_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_PE_dummy_6_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_PE_dummy_6_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_PE_dummy_6_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_PE_dummy_6_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_PE_dummy_6_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_PE_dummy_6_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_2_x236_dout</name>
<Object>fifo_A_PE_6_2_x236</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_2_x236_empty_n</name>
<Object>fifo_A_PE_6_2_x236</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_6_2_x236_read</name>
<Object>fifo_A_PE_6_2_x236</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_PE_dummy_7_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.217</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>32770</Best-caseLatency>
<Average-caseLatency>32770</Average-caseLatency>
<Worst-caseLatency>32770</Worst-caseLatency>
<Best-caseRealTimeLatency>0.109 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.109 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.109 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>32770</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_PE_dummy_7_x2_loop_1_A_PE_dummy_7_x2_loop_2_A_PE_dummy_7_x2_loop_3>
<Name>A_PE_dummy_7_x2_loop_1_A_PE_dummy_7_x2_loop_2_A_PE_dummy_7_x2_loop_3</Name>
<TripCount>32768</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_PE_dummy_7_x2_loop_1_A_PE_dummy_7_x2_loop_2_A_PE_dummy_7_x2_loop_3>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>23</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>107</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_PE_dummy_7_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_PE_dummy_7_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_PE_dummy_7_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_PE_dummy_7_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_PE_dummy_7_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_PE_dummy_7_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_PE_dummy_7_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_2_x239_dout</name>
<Object>fifo_A_PE_7_2_x239</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_2_x239_empty_n</name>
<Object>fifo_A_PE_7_2_x239</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_2_x239_read</name>
<Object>fifo_A_PE_7_2_x239</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_PE_dummy_8_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.217</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>32770</Best-caseLatency>
<Average-caseLatency>32770</Average-caseLatency>
<Worst-caseLatency>32770</Worst-caseLatency>
<Best-caseRealTimeLatency>0.109 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.109 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.109 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>32770</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_PE_dummy_8_x2_loop_1_A_PE_dummy_8_x2_loop_2_A_PE_dummy_8_x2_loop_3>
<Name>A_PE_dummy_8_x2_loop_1_A_PE_dummy_8_x2_loop_2_A_PE_dummy_8_x2_loop_3</Name>
<TripCount>32768</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_PE_dummy_8_x2_loop_1_A_PE_dummy_8_x2_loop_2_A_PE_dummy_8_x2_loop_3>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>23</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>107</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_PE_dummy_8_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_PE_dummy_8_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_PE_dummy_8_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_PE_dummy_8_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_PE_dummy_8_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_PE_dummy_8_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_PE_dummy_8_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_8_2_x242_dout</name>
<Object>fifo_A_PE_8_2_x242</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_8_2_x242_empty_n</name>
<Object>fifo_A_PE_8_2_x242</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_8_2_x242_read</name>
<Object>fifo_A_PE_8_2_x242</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_PE_dummy_9_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.217</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>32770</Best-caseLatency>
<Average-caseLatency>32770</Average-caseLatency>
<Worst-caseLatency>32770</Worst-caseLatency>
<Best-caseRealTimeLatency>0.109 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.109 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.109 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>32770</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_PE_dummy_9_x2_loop_1_A_PE_dummy_9_x2_loop_2_A_PE_dummy_9_x2_loop_3>
<Name>A_PE_dummy_9_x2_loop_1_A_PE_dummy_9_x2_loop_2_A_PE_dummy_9_x2_loop_3</Name>
<TripCount>32768</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_PE_dummy_9_x2_loop_1_A_PE_dummy_9_x2_loop_2_A_PE_dummy_9_x2_loop_3>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>23</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>107</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_PE_dummy_9_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_PE_dummy_9_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_PE_dummy_9_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_PE_dummy_9_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_PE_dummy_9_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_PE_dummy_9_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_PE_dummy_9_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_9_2_x245_dout</name>
<Object>fifo_A_PE_9_2_x245</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_9_2_x245_empty_n</name>
<Object>fifo_A_PE_9_2_x245</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_9_2_x245_read</name>
<Object>fifo_A_PE_9_2_x245</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_PE_dummy_10_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.217</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>32770</Best-caseLatency>
<Average-caseLatency>32770</Average-caseLatency>
<Worst-caseLatency>32770</Worst-caseLatency>
<Best-caseRealTimeLatency>0.109 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.109 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.109 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>32770</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_PE_dummy_10_x2_loop_1_A_PE_dummy_10_x2_loop_2_A_PE_dummy_10_x2_loop_3>
<Name>A_PE_dummy_10_x2_loop_1_A_PE_dummy_10_x2_loop_2_A_PE_dummy_10_x2_loop_3</Name>
<TripCount>32768</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_PE_dummy_10_x2_loop_1_A_PE_dummy_10_x2_loop_2_A_PE_dummy_10_x2_loop_3>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>23</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>107</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_PE_dummy_10_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_PE_dummy_10_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_PE_dummy_10_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_PE_dummy_10_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_PE_dummy_10_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_PE_dummy_10_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_PE_dummy_10_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_10_2_x248_dout</name>
<Object>fifo_A_PE_10_2_x248</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_10_2_x248_empty_n</name>
<Object>fifo_A_PE_10_2_x248</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_10_2_x248_read</name>
<Object>fifo_A_PE_10_2_x248</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_PE_dummy_11_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.217</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>32770</Best-caseLatency>
<Average-caseLatency>32770</Average-caseLatency>
<Worst-caseLatency>32770</Worst-caseLatency>
<Best-caseRealTimeLatency>0.109 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.109 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.109 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>32770</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_PE_dummy_11_x2_loop_1_A_PE_dummy_11_x2_loop_2_A_PE_dummy_11_x2_loop_3>
<Name>A_PE_dummy_11_x2_loop_1_A_PE_dummy_11_x2_loop_2_A_PE_dummy_11_x2_loop_3</Name>
<TripCount>32768</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_PE_dummy_11_x2_loop_1_A_PE_dummy_11_x2_loop_2_A_PE_dummy_11_x2_loop_3>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>23</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>107</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_PE_dummy_11_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_PE_dummy_11_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_PE_dummy_11_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_PE_dummy_11_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_PE_dummy_11_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_PE_dummy_11_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_PE_dummy_11_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_11_2_x251_dout</name>
<Object>fifo_A_PE_11_2_x251</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_11_2_x251_empty_n</name>
<Object>fifo_A_PE_11_2_x251</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_11_2_x251_read</name>
<Object>fifo_A_PE_11_2_x251</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_PE_dummy_12_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.217</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>32770</Best-caseLatency>
<Average-caseLatency>32770</Average-caseLatency>
<Worst-caseLatency>32770</Worst-caseLatency>
<Best-caseRealTimeLatency>0.109 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.109 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.109 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>32770</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_PE_dummy_12_x2_loop_1_A_PE_dummy_12_x2_loop_2_A_PE_dummy_12_x2_loop_3>
<Name>A_PE_dummy_12_x2_loop_1_A_PE_dummy_12_x2_loop_2_A_PE_dummy_12_x2_loop_3</Name>
<TripCount>32768</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_PE_dummy_12_x2_loop_1_A_PE_dummy_12_x2_loop_2_A_PE_dummy_12_x2_loop_3>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>23</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>107</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_PE_dummy_12_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_PE_dummy_12_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_PE_dummy_12_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_PE_dummy_12_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_PE_dummy_12_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_PE_dummy_12_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_PE_dummy_12_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_12_2_x254_dout</name>
<Object>fifo_A_PE_12_2_x254</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_12_2_x254_empty_n</name>
<Object>fifo_A_PE_12_2_x254</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_12_2_x254_read</name>
<Object>fifo_A_PE_12_2_x254</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_PE_dummy_0_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.217</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>32770</Best-caseLatency>
<Average-caseLatency>32770</Average-caseLatency>
<Worst-caseLatency>32770</Worst-caseLatency>
<Best-caseRealTimeLatency>0.109 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.109 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.109 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>32770</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_PE_dummy_0_x2_loop_1_B_PE_dummy_0_x2_loop_2_B_PE_dummy_0_x2_loop_3>
<Name>B_PE_dummy_0_x2_loop_1_B_PE_dummy_0_x2_loop_2_B_PE_dummy_0_x2_loop_3</Name>
<TripCount>32768</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</B_PE_dummy_0_x2_loop_1_B_PE_dummy_0_x2_loop_2_B_PE_dummy_0_x2_loop_3>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>23</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>107</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_PE_dummy_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_PE_dummy_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_PE_dummy_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_PE_dummy_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_PE_dummy_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_PE_dummy_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_PE_dummy_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_13_0_x268_dout</name>
<Object>fifo_B_PE_13_0_x268</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_13_0_x268_empty_n</name>
<Object>fifo_B_PE_13_0_x268</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_13_0_x268_read</name>
<Object>fifo_B_PE_13_0_x268</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_PE_dummy_1_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.217</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>32770</Best-caseLatency>
<Average-caseLatency>32770</Average-caseLatency>
<Worst-caseLatency>32770</Worst-caseLatency>
<Best-caseRealTimeLatency>0.109 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.109 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.109 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>32770</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_PE_dummy_1_x2_loop_1_B_PE_dummy_1_x2_loop_2_B_PE_dummy_1_x2_loop_3>
<Name>B_PE_dummy_1_x2_loop_1_B_PE_dummy_1_x2_loop_2_B_PE_dummy_1_x2_loop_3</Name>
<TripCount>32768</TripCount>
<Latency>32768</Latency>
<AbsoluteTimeLatency>0.109 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</B_PE_dummy_1_x2_loop_1_B_PE_dummy_1_x2_loop_2_B_PE_dummy_1_x2_loop_3>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>23</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>107</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_PE_dummy_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_PE_dummy_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_PE_dummy_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_PE_dummy_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_PE_dummy_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_PE_dummy_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_PE_dummy_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_13_1_x282_dout</name>
<Object>fifo_B_PE_13_1_x282</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_13_1_x282_empty_n</name>
<Object>fifo_B_PE_13_1_x282</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_13_1_x282_read</name>
<Object>fifo_B_PE_13_1_x282</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_boundary_0_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.360</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>4645</Best-caseLatency>
<Average-caseLatency>4645</Average-caseLatency>
<Worst-caseLatency>4645</Worst-caseLatency>
<Best-caseRealTimeLatency>15.482 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>15.482 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>15.482 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>4645</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_boundary_0_x2_loop_1_C_drain_IO_L1_out_boundary_0_x2_loop_2>
<Name>C_drain_IO_L1_out_boundary_0_x2_loop_1_C_drain_IO_L1_out_boundary_0_x2_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>3074</Latency>
<AbsoluteTimeLatency>10.246 us</AbsoluteTimeLatency>
<PipelineII>3</PipelineII>
<PipelineDepth>6</PipelineDepth>
</C_drain_IO_L1_out_boundary_0_x2_loop_1_C_drain_IO_L1_out_boundary_0_x2_loop_2>
<C_drain_IO_L1_out_boundary_0_x2_loop_5>
<Name>C_drain_IO_L1_out_boundary_0_x2_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1568</Latency>
<AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<C_drain_IO_L1_out_boundary_0_x2_loop_6>
<Name>C_drain_IO_L1_out_boundary_0_x2_loop_6</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L1_out_boundary_0_x2_loop_6>
</C_drain_IO_L1_out_boundary_0_x2_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>211</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>404</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>1</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>~0</UTIL_URAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_boundary_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_boundary_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_boundary_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_boundary_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_boundary_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_boundary_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_boundary_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_12_x2121_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_12_x2121</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_12_x2121_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_12_x2121</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_12_x2121_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_12_x2121</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_12_0_x295_dout</name>
<Object>fifo_C_drain_PE_12_0_x295</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_12_0_x295_empty_n</name>
<Object>fifo_C_drain_PE_12_0_x295</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_12_0_x295_read</name>
<Object>fifo_C_drain_PE_12_0_x295</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_0_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.916</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>10438</Best-caseLatency>
<Average-caseLatency>10438</Average-caseLatency>
<Worst-caseLatency>10438</Worst-caseLatency>
<Best-caseRealTimeLatency>34.790 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>34.790 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>34.790 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>10438</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_0_x2_loop_1>
<Name>C_drain_IO_L1_out_0_x2_loop_1</Name>
<TripCount>64</TripCount>
<Latency>7296</Latency>
<AbsoluteTimeLatency>24.318 us</AbsoluteTimeLatency>
<IterationLatency>114</IterationLatency>
<PipelineDepth>114</PipelineDepth>
<C_drain_IO_L1_out_0_x2_loop_2>
<Name>C_drain_IO_L1_out_0_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>112</Latency>
<AbsoluteTimeLatency>0.373 us</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
<C_drain_IO_L1_out_0_x2_loop_3>
<Name>C_drain_IO_L1_out_0_x2_loop_3</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_0_x2_loop_3>
</C_drain_IO_L1_out_0_x2_loop_2>
</C_drain_IO_L1_out_0_x2_loop_1>
<C_drain_IO_L1_out_0_x2_loop_4>
<Name>C_drain_IO_L1_out_0_x2_loop_4</Name>
<TripCount>2</TripCount>
<Latency>3140</Latency>
<AbsoluteTimeLatency>10.466 us</AbsoluteTimeLatency>
<IterationLatency>1570</IterationLatency>
<PipelineDepth>1570</PipelineDepth>
<C_drain_IO_L1_out_0_x2_loop_5>
<Name>C_drain_IO_L1_out_0_x2_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1568</Latency>
<AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<C_drain_IO_L1_out_0_x2_loop_6>
<Name>C_drain_IO_L1_out_0_x2_loop_6</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L1_out_0_x2_loop_6>
</C_drain_IO_L1_out_0_x2_loop_5>
</C_drain_IO_L1_out_0_x2_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>246</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>413</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_0_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_12_x2121_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_12_x2121</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_12_x2121_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_12_x2121</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_12_x2121_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_12_x2121</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_11_x2120_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_11_x2120</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_11_x2120_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_11_x2120</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_11_x2120_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_11_x2120</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_11_0_x294_dout</name>
<Object>fifo_C_drain_PE_11_0_x294</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_11_0_x294_empty_n</name>
<Object>fifo_C_drain_PE_11_0_x294</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_11_0_x294_read</name>
<Object>fifo_C_drain_PE_11_0_x294</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_1_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.916</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>12008</Best-caseLatency>
<Average-caseLatency>12008</Average-caseLatency>
<Worst-caseLatency>12008</Worst-caseLatency>
<Best-caseRealTimeLatency>40.023 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>40.023 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>40.023 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>12008</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_1_x2_loop_1>
<Name>C_drain_IO_L1_out_1_x2_loop_1</Name>
<TripCount>64</TripCount>
<Latency>7296</Latency>
<AbsoluteTimeLatency>24.318 us</AbsoluteTimeLatency>
<IterationLatency>114</IterationLatency>
<PipelineDepth>114</PipelineDepth>
<C_drain_IO_L1_out_1_x2_loop_2>
<Name>C_drain_IO_L1_out_1_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>112</Latency>
<AbsoluteTimeLatency>0.373 us</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
<C_drain_IO_L1_out_1_x2_loop_3>
<Name>C_drain_IO_L1_out_1_x2_loop_3</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_1_x2_loop_3>
</C_drain_IO_L1_out_1_x2_loop_2>
</C_drain_IO_L1_out_1_x2_loop_1>
<C_drain_IO_L1_out_1_x2_loop_4>
<Name>C_drain_IO_L1_out_1_x2_loop_4</Name>
<TripCount>3</TripCount>
<Latency>4710</Latency>
<AbsoluteTimeLatency>15.698 us</AbsoluteTimeLatency>
<IterationLatency>1570</IterationLatency>
<PipelineDepth>1570</PipelineDepth>
<C_drain_IO_L1_out_1_x2_loop_5>
<Name>C_drain_IO_L1_out_1_x2_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1568</Latency>
<AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<C_drain_IO_L1_out_1_x2_loop_6>
<Name>C_drain_IO_L1_out_1_x2_loop_6</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L1_out_1_x2_loop_6>
</C_drain_IO_L1_out_1_x2_loop_5>
</C_drain_IO_L1_out_1_x2_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>246</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>413</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_11_x2120_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_11_x2120</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_11_x2120_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_11_x2120</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_11_x2120_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_11_x2120</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_10_x2119_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_10_x2119</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_10_x2119_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_10_x2119</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_10_x2119_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_10_x2119</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_10_0_x293_dout</name>
<Object>fifo_C_drain_PE_10_0_x293</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_10_0_x293_empty_n</name>
<Object>fifo_C_drain_PE_10_0_x293</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_10_0_x293_read</name>
<Object>fifo_C_drain_PE_10_0_x293</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_2_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.916</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>13578</Best-caseLatency>
<Average-caseLatency>13578</Average-caseLatency>
<Worst-caseLatency>13578</Worst-caseLatency>
<Best-caseRealTimeLatency>45.255 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>45.255 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>45.255 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>13578</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_2_x2_loop_1>
<Name>C_drain_IO_L1_out_2_x2_loop_1</Name>
<TripCount>64</TripCount>
<Latency>7296</Latency>
<AbsoluteTimeLatency>24.318 us</AbsoluteTimeLatency>
<IterationLatency>114</IterationLatency>
<PipelineDepth>114</PipelineDepth>
<C_drain_IO_L1_out_2_x2_loop_2>
<Name>C_drain_IO_L1_out_2_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>112</Latency>
<AbsoluteTimeLatency>0.373 us</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
<C_drain_IO_L1_out_2_x2_loop_3>
<Name>C_drain_IO_L1_out_2_x2_loop_3</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_2_x2_loop_3>
</C_drain_IO_L1_out_2_x2_loop_2>
</C_drain_IO_L1_out_2_x2_loop_1>
<C_drain_IO_L1_out_2_x2_loop_4>
<Name>C_drain_IO_L1_out_2_x2_loop_4</Name>
<TripCount>4</TripCount>
<Latency>6280</Latency>
<AbsoluteTimeLatency>20.931 us</AbsoluteTimeLatency>
<IterationLatency>1570</IterationLatency>
<PipelineDepth>1570</PipelineDepth>
<C_drain_IO_L1_out_2_x2_loop_5>
<Name>C_drain_IO_L1_out_2_x2_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1568</Latency>
<AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<C_drain_IO_L1_out_2_x2_loop_6>
<Name>C_drain_IO_L1_out_2_x2_loop_6</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L1_out_2_x2_loop_6>
</C_drain_IO_L1_out_2_x2_loop_5>
</C_drain_IO_L1_out_2_x2_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>246</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>413</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_2_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_2_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_2_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_2_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_2_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_2_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_2_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_10_x2119_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_10_x2119</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_10_x2119_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_10_x2119</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_10_x2119_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_10_x2119</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_9_x2118_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_9_x2118</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_9_x2118_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_9_x2118</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_9_x2118_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_9_x2118</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_9_0_x292_dout</name>
<Object>fifo_C_drain_PE_9_0_x292</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_9_0_x292_empty_n</name>
<Object>fifo_C_drain_PE_9_0_x292</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_9_0_x292_read</name>
<Object>fifo_C_drain_PE_9_0_x292</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_3_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.916</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>15148</Best-caseLatency>
<Average-caseLatency>15148</Average-caseLatency>
<Worst-caseLatency>15148</Worst-caseLatency>
<Best-caseRealTimeLatency>50.488 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>50.488 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>50.488 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>15148</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_3_x2_loop_1>
<Name>C_drain_IO_L1_out_3_x2_loop_1</Name>
<TripCount>64</TripCount>
<Latency>7296</Latency>
<AbsoluteTimeLatency>24.318 us</AbsoluteTimeLatency>
<IterationLatency>114</IterationLatency>
<PipelineDepth>114</PipelineDepth>
<C_drain_IO_L1_out_3_x2_loop_2>
<Name>C_drain_IO_L1_out_3_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>112</Latency>
<AbsoluteTimeLatency>0.373 us</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
<C_drain_IO_L1_out_3_x2_loop_3>
<Name>C_drain_IO_L1_out_3_x2_loop_3</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_3_x2_loop_3>
</C_drain_IO_L1_out_3_x2_loop_2>
</C_drain_IO_L1_out_3_x2_loop_1>
<C_drain_IO_L1_out_3_x2_loop_4>
<Name>C_drain_IO_L1_out_3_x2_loop_4</Name>
<TripCount>5</TripCount>
<Latency>7850</Latency>
<AbsoluteTimeLatency>26.164 us</AbsoluteTimeLatency>
<IterationLatency>1570</IterationLatency>
<PipelineDepth>1570</PipelineDepth>
<C_drain_IO_L1_out_3_x2_loop_5>
<Name>C_drain_IO_L1_out_3_x2_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1568</Latency>
<AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<C_drain_IO_L1_out_3_x2_loop_6>
<Name>C_drain_IO_L1_out_3_x2_loop_6</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L1_out_3_x2_loop_6>
</C_drain_IO_L1_out_3_x2_loop_5>
</C_drain_IO_L1_out_3_x2_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>246</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>413</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_3_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_3_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_3_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_3_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_3_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_3_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_3_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_9_x2118_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_9_x2118</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_9_x2118_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_9_x2118</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_9_x2118_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_9_x2118</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_8_x2117_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_8_x2117</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_8_x2117_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_8_x2117</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_8_x2117_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_8_x2117</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_8_0_x291_dout</name>
<Object>fifo_C_drain_PE_8_0_x291</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_8_0_x291_empty_n</name>
<Object>fifo_C_drain_PE_8_0_x291</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_8_0_x291_read</name>
<Object>fifo_C_drain_PE_8_0_x291</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_4_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.916</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>16718</Best-caseLatency>
<Average-caseLatency>16718</Average-caseLatency>
<Worst-caseLatency>16718</Worst-caseLatency>
<Best-caseRealTimeLatency>55.721 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>55.721 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>55.721 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>16718</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_4_x2_loop_1>
<Name>C_drain_IO_L1_out_4_x2_loop_1</Name>
<TripCount>64</TripCount>
<Latency>7296</Latency>
<AbsoluteTimeLatency>24.318 us</AbsoluteTimeLatency>
<IterationLatency>114</IterationLatency>
<PipelineDepth>114</PipelineDepth>
<C_drain_IO_L1_out_4_x2_loop_2>
<Name>C_drain_IO_L1_out_4_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>112</Latency>
<AbsoluteTimeLatency>0.373 us</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
<C_drain_IO_L1_out_4_x2_loop_3>
<Name>C_drain_IO_L1_out_4_x2_loop_3</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_4_x2_loop_3>
</C_drain_IO_L1_out_4_x2_loop_2>
</C_drain_IO_L1_out_4_x2_loop_1>
<C_drain_IO_L1_out_4_x2_loop_4>
<Name>C_drain_IO_L1_out_4_x2_loop_4</Name>
<TripCount>6</TripCount>
<Latency>9420</Latency>
<AbsoluteTimeLatency>31.397 us</AbsoluteTimeLatency>
<IterationLatency>1570</IterationLatency>
<PipelineDepth>1570</PipelineDepth>
<C_drain_IO_L1_out_4_x2_loop_5>
<Name>C_drain_IO_L1_out_4_x2_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1568</Latency>
<AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<C_drain_IO_L1_out_4_x2_loop_6>
<Name>C_drain_IO_L1_out_4_x2_loop_6</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L1_out_4_x2_loop_6>
</C_drain_IO_L1_out_4_x2_loop_5>
</C_drain_IO_L1_out_4_x2_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>246</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>413</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_4_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_4_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_4_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_4_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_4_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_4_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_4_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_8_x2117_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_8_x2117</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_8_x2117_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_8_x2117</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_8_x2117_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_8_x2117</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_7_x2116_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_7_x2116</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_7_x2116_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_7_x2116</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_7_x2116_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_7_x2116</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_0_x290_dout</name>
<Object>fifo_C_drain_PE_7_0_x290</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_0_x290_empty_n</name>
<Object>fifo_C_drain_PE_7_0_x290</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_0_x290_read</name>
<Object>fifo_C_drain_PE_7_0_x290</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_5_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.916</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>18288</Best-caseLatency>
<Average-caseLatency>18288</Average-caseLatency>
<Worst-caseLatency>18288</Worst-caseLatency>
<Best-caseRealTimeLatency>60.954 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>60.954 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>60.954 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>18288</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_5_x2_loop_1>
<Name>C_drain_IO_L1_out_5_x2_loop_1</Name>
<TripCount>64</TripCount>
<Latency>7296</Latency>
<AbsoluteTimeLatency>24.318 us</AbsoluteTimeLatency>
<IterationLatency>114</IterationLatency>
<PipelineDepth>114</PipelineDepth>
<C_drain_IO_L1_out_5_x2_loop_2>
<Name>C_drain_IO_L1_out_5_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>112</Latency>
<AbsoluteTimeLatency>0.373 us</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
<C_drain_IO_L1_out_5_x2_loop_3>
<Name>C_drain_IO_L1_out_5_x2_loop_3</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_5_x2_loop_3>
</C_drain_IO_L1_out_5_x2_loop_2>
</C_drain_IO_L1_out_5_x2_loop_1>
<C_drain_IO_L1_out_5_x2_loop_4>
<Name>C_drain_IO_L1_out_5_x2_loop_4</Name>
<TripCount>7</TripCount>
<Latency>10990</Latency>
<AbsoluteTimeLatency>36.630 us</AbsoluteTimeLatency>
<IterationLatency>1570</IterationLatency>
<PipelineDepth>1570</PipelineDepth>
<C_drain_IO_L1_out_5_x2_loop_5>
<Name>C_drain_IO_L1_out_5_x2_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1568</Latency>
<AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<C_drain_IO_L1_out_5_x2_loop_6>
<Name>C_drain_IO_L1_out_5_x2_loop_6</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L1_out_5_x2_loop_6>
</C_drain_IO_L1_out_5_x2_loop_5>
</C_drain_IO_L1_out_5_x2_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>246</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>413</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_5_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_5_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_5_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_5_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_5_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_5_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_5_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_7_x2116_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_7_x2116</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_7_x2116_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_7_x2116</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_7_x2116_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_7_x2116</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_6_x2115_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_6_x2115</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_6_x2115_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_6_x2115</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_6_x2115_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_6_x2115</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_0_x289_dout</name>
<Object>fifo_C_drain_PE_6_0_x289</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_0_x289_empty_n</name>
<Object>fifo_C_drain_PE_6_0_x289</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_0_x289_read</name>
<Object>fifo_C_drain_PE_6_0_x289</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_6_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.916</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>19858</Best-caseLatency>
<Average-caseLatency>19858</Average-caseLatency>
<Worst-caseLatency>19858</Worst-caseLatency>
<Best-caseRealTimeLatency>66.187 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>66.187 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>66.187 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>19858</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_6_x2_loop_1>
<Name>C_drain_IO_L1_out_6_x2_loop_1</Name>
<TripCount>64</TripCount>
<Latency>7296</Latency>
<AbsoluteTimeLatency>24.318 us</AbsoluteTimeLatency>
<IterationLatency>114</IterationLatency>
<PipelineDepth>114</PipelineDepth>
<C_drain_IO_L1_out_6_x2_loop_2>
<Name>C_drain_IO_L1_out_6_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>112</Latency>
<AbsoluteTimeLatency>0.373 us</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
<C_drain_IO_L1_out_6_x2_loop_3>
<Name>C_drain_IO_L1_out_6_x2_loop_3</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_6_x2_loop_3>
</C_drain_IO_L1_out_6_x2_loop_2>
</C_drain_IO_L1_out_6_x2_loop_1>
<C_drain_IO_L1_out_6_x2_loop_4>
<Name>C_drain_IO_L1_out_6_x2_loop_4</Name>
<TripCount>8</TripCount>
<Latency>12560</Latency>
<AbsoluteTimeLatency>41.862 us</AbsoluteTimeLatency>
<IterationLatency>1570</IterationLatency>
<PipelineDepth>1570</PipelineDepth>
<C_drain_IO_L1_out_6_x2_loop_5>
<Name>C_drain_IO_L1_out_6_x2_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1568</Latency>
<AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<C_drain_IO_L1_out_6_x2_loop_6>
<Name>C_drain_IO_L1_out_6_x2_loop_6</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L1_out_6_x2_loop_6>
</C_drain_IO_L1_out_6_x2_loop_5>
</C_drain_IO_L1_out_6_x2_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>246</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>413</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_6_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_6_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_6_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_6_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_6_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_6_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_6_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_6_x2115_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_6_x2115</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_6_x2115_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_6_x2115</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_6_x2115_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_6_x2115</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_5_x2114_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_5_x2114</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_5_x2114_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_5_x2114</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_5_x2114_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_5_x2114</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_0_x288_dout</name>
<Object>fifo_C_drain_PE_5_0_x288</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_0_x288_empty_n</name>
<Object>fifo_C_drain_PE_5_0_x288</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_0_x288_read</name>
<Object>fifo_C_drain_PE_5_0_x288</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_7_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.916</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>21428</Best-caseLatency>
<Average-caseLatency>21428</Average-caseLatency>
<Worst-caseLatency>21428</Worst-caseLatency>
<Best-caseRealTimeLatency>71.420 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>71.420 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>71.420 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>21428</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_7_x2_loop_1>
<Name>C_drain_IO_L1_out_7_x2_loop_1</Name>
<TripCount>64</TripCount>
<Latency>7296</Latency>
<AbsoluteTimeLatency>24.318 us</AbsoluteTimeLatency>
<IterationLatency>114</IterationLatency>
<PipelineDepth>114</PipelineDepth>
<C_drain_IO_L1_out_7_x2_loop_2>
<Name>C_drain_IO_L1_out_7_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>112</Latency>
<AbsoluteTimeLatency>0.373 us</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
<C_drain_IO_L1_out_7_x2_loop_3>
<Name>C_drain_IO_L1_out_7_x2_loop_3</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_7_x2_loop_3>
</C_drain_IO_L1_out_7_x2_loop_2>
</C_drain_IO_L1_out_7_x2_loop_1>
<C_drain_IO_L1_out_7_x2_loop_4>
<Name>C_drain_IO_L1_out_7_x2_loop_4</Name>
<TripCount>9</TripCount>
<Latency>14130</Latency>
<AbsoluteTimeLatency>47.095 us</AbsoluteTimeLatency>
<IterationLatency>1570</IterationLatency>
<PipelineDepth>1570</PipelineDepth>
<C_drain_IO_L1_out_7_x2_loop_5>
<Name>C_drain_IO_L1_out_7_x2_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1568</Latency>
<AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<C_drain_IO_L1_out_7_x2_loop_6>
<Name>C_drain_IO_L1_out_7_x2_loop_6</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L1_out_7_x2_loop_6>
</C_drain_IO_L1_out_7_x2_loop_5>
</C_drain_IO_L1_out_7_x2_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>246</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>413</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_7_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_7_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_7_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_7_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_7_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_7_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_7_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_5_x2114_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_5_x2114</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_5_x2114_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_5_x2114</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_5_x2114_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_5_x2114</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_4_x2113_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_4_x2113</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_4_x2113_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_4_x2113</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_4_x2113_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_4_x2113</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_0_x287_dout</name>
<Object>fifo_C_drain_PE_4_0_x287</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_0_x287_empty_n</name>
<Object>fifo_C_drain_PE_4_0_x287</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_0_x287_read</name>
<Object>fifo_C_drain_PE_4_0_x287</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_8_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.916</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>22998</Best-caseLatency>
<Average-caseLatency>22998</Average-caseLatency>
<Worst-caseLatency>22998</Worst-caseLatency>
<Best-caseRealTimeLatency>76.652 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>76.652 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>76.652 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>22998</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_8_x2_loop_1>
<Name>C_drain_IO_L1_out_8_x2_loop_1</Name>
<TripCount>64</TripCount>
<Latency>7296</Latency>
<AbsoluteTimeLatency>24.318 us</AbsoluteTimeLatency>
<IterationLatency>114</IterationLatency>
<PipelineDepth>114</PipelineDepth>
<C_drain_IO_L1_out_8_x2_loop_2>
<Name>C_drain_IO_L1_out_8_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>112</Latency>
<AbsoluteTimeLatency>0.373 us</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
<C_drain_IO_L1_out_8_x2_loop_3>
<Name>C_drain_IO_L1_out_8_x2_loop_3</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_8_x2_loop_3>
</C_drain_IO_L1_out_8_x2_loop_2>
</C_drain_IO_L1_out_8_x2_loop_1>
<C_drain_IO_L1_out_8_x2_loop_4>
<Name>C_drain_IO_L1_out_8_x2_loop_4</Name>
<TripCount>10</TripCount>
<Latency>15700</Latency>
<AbsoluteTimeLatency>52.328 us</AbsoluteTimeLatency>
<IterationLatency>1570</IterationLatency>
<PipelineDepth>1570</PipelineDepth>
<C_drain_IO_L1_out_8_x2_loop_5>
<Name>C_drain_IO_L1_out_8_x2_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1568</Latency>
<AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<C_drain_IO_L1_out_8_x2_loop_6>
<Name>C_drain_IO_L1_out_8_x2_loop_6</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L1_out_8_x2_loop_6>
</C_drain_IO_L1_out_8_x2_loop_5>
</C_drain_IO_L1_out_8_x2_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>246</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>413</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_8_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_8_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_8_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_8_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_8_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_8_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_8_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_4_x2113_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_4_x2113</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_4_x2113_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_4_x2113</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_4_x2113_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_4_x2113</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_3_x2112_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_3_x2112</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_3_x2112_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_3_x2112</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_3_x2112_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_3_x2112</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_0_x286_dout</name>
<Object>fifo_C_drain_PE_3_0_x286</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_0_x286_empty_n</name>
<Object>fifo_C_drain_PE_3_0_x286</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_0_x286_read</name>
<Object>fifo_C_drain_PE_3_0_x286</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_9_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.916</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>24568</Best-caseLatency>
<Average-caseLatency>24568</Average-caseLatency>
<Worst-caseLatency>24568</Worst-caseLatency>
<Best-caseRealTimeLatency>81.885 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>81.885 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>81.885 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>24568</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_9_x2_loop_1>
<Name>C_drain_IO_L1_out_9_x2_loop_1</Name>
<TripCount>64</TripCount>
<Latency>7296</Latency>
<AbsoluteTimeLatency>24.318 us</AbsoluteTimeLatency>
<IterationLatency>114</IterationLatency>
<PipelineDepth>114</PipelineDepth>
<C_drain_IO_L1_out_9_x2_loop_2>
<Name>C_drain_IO_L1_out_9_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>112</Latency>
<AbsoluteTimeLatency>0.373 us</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
<C_drain_IO_L1_out_9_x2_loop_3>
<Name>C_drain_IO_L1_out_9_x2_loop_3</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_9_x2_loop_3>
</C_drain_IO_L1_out_9_x2_loop_2>
</C_drain_IO_L1_out_9_x2_loop_1>
<C_drain_IO_L1_out_9_x2_loop_4>
<Name>C_drain_IO_L1_out_9_x2_loop_4</Name>
<TripCount>11</TripCount>
<Latency>17270</Latency>
<AbsoluteTimeLatency>57.561 us</AbsoluteTimeLatency>
<IterationLatency>1570</IterationLatency>
<PipelineDepth>1570</PipelineDepth>
<C_drain_IO_L1_out_9_x2_loop_5>
<Name>C_drain_IO_L1_out_9_x2_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1568</Latency>
<AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<C_drain_IO_L1_out_9_x2_loop_6>
<Name>C_drain_IO_L1_out_9_x2_loop_6</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L1_out_9_x2_loop_6>
</C_drain_IO_L1_out_9_x2_loop_5>
</C_drain_IO_L1_out_9_x2_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>246</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>413</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_9_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_9_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_9_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_9_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_9_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_9_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_9_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_3_x2112_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_3_x2112</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_3_x2112_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_3_x2112</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_3_x2112_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_3_x2112</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_2_x2111_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_2_x2111</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_2_x2111_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_2_x2111</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_2_x2111_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_2_x2111</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_0_x285_dout</name>
<Object>fifo_C_drain_PE_2_0_x285</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_0_x285_empty_n</name>
<Object>fifo_C_drain_PE_2_0_x285</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_0_x285_read</name>
<Object>fifo_C_drain_PE_2_0_x285</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_10_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.916</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>26138</Best-caseLatency>
<Average-caseLatency>26138</Average-caseLatency>
<Worst-caseLatency>26138</Worst-caseLatency>
<Best-caseRealTimeLatency>87.118 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>87.118 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>87.118 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>26138</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_10_x2_loop_1>
<Name>C_drain_IO_L1_out_10_x2_loop_1</Name>
<TripCount>64</TripCount>
<Latency>7296</Latency>
<AbsoluteTimeLatency>24.318 us</AbsoluteTimeLatency>
<IterationLatency>114</IterationLatency>
<PipelineDepth>114</PipelineDepth>
<C_drain_IO_L1_out_10_x2_loop_2>
<Name>C_drain_IO_L1_out_10_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>112</Latency>
<AbsoluteTimeLatency>0.373 us</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
<C_drain_IO_L1_out_10_x2_loop_3>
<Name>C_drain_IO_L1_out_10_x2_loop_3</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_10_x2_loop_3>
</C_drain_IO_L1_out_10_x2_loop_2>
</C_drain_IO_L1_out_10_x2_loop_1>
<C_drain_IO_L1_out_10_x2_loop_4>
<Name>C_drain_IO_L1_out_10_x2_loop_4</Name>
<TripCount>12</TripCount>
<Latency>18840</Latency>
<AbsoluteTimeLatency>62.794 us</AbsoluteTimeLatency>
<IterationLatency>1570</IterationLatency>
<PipelineDepth>1570</PipelineDepth>
<C_drain_IO_L1_out_10_x2_loop_5>
<Name>C_drain_IO_L1_out_10_x2_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1568</Latency>
<AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<C_drain_IO_L1_out_10_x2_loop_6>
<Name>C_drain_IO_L1_out_10_x2_loop_6</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L1_out_10_x2_loop_6>
</C_drain_IO_L1_out_10_x2_loop_5>
</C_drain_IO_L1_out_10_x2_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>246</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>413</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_10_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_10_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_10_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_10_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_10_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_10_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_10_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_2_x2111_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_2_x2111</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_2_x2111_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_2_x2111</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_2_x2111_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_2_x2111</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_1_x2110_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_1_x2110</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_1_x2110_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_1_x2110</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_1_x2110_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_1_x2110</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_0_x284_dout</name>
<Object>fifo_C_drain_PE_1_0_x284</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_0_x284_empty_n</name>
<Object>fifo_C_drain_PE_1_0_x284</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_0_x284_read</name>
<Object>fifo_C_drain_PE_1_0_x284</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_11_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.916</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>27708</Best-caseLatency>
<Average-caseLatency>27708</Average-caseLatency>
<Worst-caseLatency>27708</Worst-caseLatency>
<Best-caseRealTimeLatency>92.351 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>92.351 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>92.351 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>27708</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_11_x2_loop_1>
<Name>C_drain_IO_L1_out_11_x2_loop_1</Name>
<TripCount>64</TripCount>
<Latency>7296</Latency>
<AbsoluteTimeLatency>24.318 us</AbsoluteTimeLatency>
<IterationLatency>114</IterationLatency>
<PipelineDepth>114</PipelineDepth>
<C_drain_IO_L1_out_11_x2_loop_2>
<Name>C_drain_IO_L1_out_11_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>112</Latency>
<AbsoluteTimeLatency>0.373 us</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
<C_drain_IO_L1_out_11_x2_loop_3>
<Name>C_drain_IO_L1_out_11_x2_loop_3</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_11_x2_loop_3>
</C_drain_IO_L1_out_11_x2_loop_2>
</C_drain_IO_L1_out_11_x2_loop_1>
<C_drain_IO_L1_out_11_x2_loop_4>
<Name>C_drain_IO_L1_out_11_x2_loop_4</Name>
<TripCount>13</TripCount>
<Latency>20410</Latency>
<AbsoluteTimeLatency>68.027 us</AbsoluteTimeLatency>
<IterationLatency>1570</IterationLatency>
<PipelineDepth>1570</PipelineDepth>
<C_drain_IO_L1_out_11_x2_loop_5>
<Name>C_drain_IO_L1_out_11_x2_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1568</Latency>
<AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<C_drain_IO_L1_out_11_x2_loop_6>
<Name>C_drain_IO_L1_out_11_x2_loop_6</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L1_out_11_x2_loop_6>
</C_drain_IO_L1_out_11_x2_loop_5>
</C_drain_IO_L1_out_11_x2_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>250</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>413</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_11_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_11_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_11_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_11_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_11_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_11_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_11_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_1_x2110_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_1_x2110</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_1_x2110_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_1_x2110</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_1_x2110_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_1_x2110</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_0_x2109_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_0_x2109</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_0_x2109_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_0_x2109</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_0_x2109_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_0_x2109</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_0_x283_dout</name>
<Object>fifo_C_drain_PE_0_0_x283</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_0_x283_empty_n</name>
<Object>fifo_C_drain_PE_0_0_x283</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_0_x283_read</name>
<Object>fifo_C_drain_PE_0_0_x283</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_boundary_1_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.360</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>4645</Best-caseLatency>
<Average-caseLatency>4645</Average-caseLatency>
<Worst-caseLatency>4645</Worst-caseLatency>
<Best-caseRealTimeLatency>15.482 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>15.482 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>15.482 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>4645</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_boundary_1_x2_loop_1_C_drain_IO_L1_out_boundary_1_x2_loop_2>
<Name>C_drain_IO_L1_out_boundary_1_x2_loop_1_C_drain_IO_L1_out_boundary_1_x2_loop_2</Name>
<TripCount>1024</TripCount>
<Latency>3074</Latency>
<AbsoluteTimeLatency>10.246 us</AbsoluteTimeLatency>
<PipelineII>3</PipelineII>
<PipelineDepth>6</PipelineDepth>
</C_drain_IO_L1_out_boundary_1_x2_loop_1_C_drain_IO_L1_out_boundary_1_x2_loop_2>
<C_drain_IO_L1_out_boundary_1_x2_loop_5>
<Name>C_drain_IO_L1_out_boundary_1_x2_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1568</Latency>
<AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<C_drain_IO_L1_out_boundary_1_x2_loop_6>
<Name>C_drain_IO_L1_out_boundary_1_x2_loop_6</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L1_out_boundary_1_x2_loop_6>
</C_drain_IO_L1_out_boundary_1_x2_loop_5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>211</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>404</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>1</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>~0</UTIL_URAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_boundary_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_boundary_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_boundary_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_boundary_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_boundary_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_boundary_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_boundary_1_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_12_x2134_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_12_x2134</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_12_x2134_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_12_x2134</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_12_x2134_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_12_x2134</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_12_1_x2108_dout</name>
<Object>fifo_C_drain_PE_12_1_x2108</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_12_1_x2108_empty_n</name>
<Object>fifo_C_drain_PE_12_1_x2108</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_12_1_x2108_read</name>
<Object>fifo_C_drain_PE_12_1_x2108</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_12_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.916</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>10438</Best-caseLatency>
<Average-caseLatency>10438</Average-caseLatency>
<Worst-caseLatency>10438</Worst-caseLatency>
<Best-caseRealTimeLatency>34.790 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>34.790 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>34.790 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>10438</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_12_x2_loop_1>
<Name>C_drain_IO_L1_out_12_x2_loop_1</Name>
<TripCount>64</TripCount>
<Latency>7296</Latency>
<AbsoluteTimeLatency>24.318 us</AbsoluteTimeLatency>
<IterationLatency>114</IterationLatency>
<PipelineDepth>114</PipelineDepth>
<C_drain_IO_L1_out_12_x2_loop_2>
<Name>C_drain_IO_L1_out_12_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>112</Latency>
<AbsoluteTimeLatency>0.373 us</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
<C_drain_IO_L1_out_12_x2_loop_3>
<Name>C_drain_IO_L1_out_12_x2_loop_3</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_12_x2_loop_3>
</C_drain_IO_L1_out_12_x2_loop_2>
</C_drain_IO_L1_out_12_x2_loop_1>
<C_drain_IO_L1_out_12_x2_loop_4>
<Name>C_drain_IO_L1_out_12_x2_loop_4</Name>
<TripCount>2</TripCount>
<Latency>3140</Latency>
<AbsoluteTimeLatency>10.466 us</AbsoluteTimeLatency>
<IterationLatency>1570</IterationLatency>
<PipelineDepth>1570</PipelineDepth>
<C_drain_IO_L1_out_12_x2_loop_5>
<Name>C_drain_IO_L1_out_12_x2_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1568</Latency>
<AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<C_drain_IO_L1_out_12_x2_loop_6>
<Name>C_drain_IO_L1_out_12_x2_loop_6</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L1_out_12_x2_loop_6>
</C_drain_IO_L1_out_12_x2_loop_5>
</C_drain_IO_L1_out_12_x2_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>246</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>413</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_12_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_12_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_12_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_12_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_12_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_12_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_12_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_12_x2134_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_12_x2134</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_12_x2134_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_12_x2134</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_12_x2134_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_12_x2134</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_11_x2133_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_11_x2133</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_11_x2133_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_11_x2133</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_11_x2133_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_11_x2133</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_11_1_x2107_dout</name>
<Object>fifo_C_drain_PE_11_1_x2107</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_11_1_x2107_empty_n</name>
<Object>fifo_C_drain_PE_11_1_x2107</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_11_1_x2107_read</name>
<Object>fifo_C_drain_PE_11_1_x2107</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_13_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.916</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>12008</Best-caseLatency>
<Average-caseLatency>12008</Average-caseLatency>
<Worst-caseLatency>12008</Worst-caseLatency>
<Best-caseRealTimeLatency>40.023 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>40.023 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>40.023 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>12008</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_13_x2_loop_1>
<Name>C_drain_IO_L1_out_13_x2_loop_1</Name>
<TripCount>64</TripCount>
<Latency>7296</Latency>
<AbsoluteTimeLatency>24.318 us</AbsoluteTimeLatency>
<IterationLatency>114</IterationLatency>
<PipelineDepth>114</PipelineDepth>
<C_drain_IO_L1_out_13_x2_loop_2>
<Name>C_drain_IO_L1_out_13_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>112</Latency>
<AbsoluteTimeLatency>0.373 us</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
<C_drain_IO_L1_out_13_x2_loop_3>
<Name>C_drain_IO_L1_out_13_x2_loop_3</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_13_x2_loop_3>
</C_drain_IO_L1_out_13_x2_loop_2>
</C_drain_IO_L1_out_13_x2_loop_1>
<C_drain_IO_L1_out_13_x2_loop_4>
<Name>C_drain_IO_L1_out_13_x2_loop_4</Name>
<TripCount>3</TripCount>
<Latency>4710</Latency>
<AbsoluteTimeLatency>15.698 us</AbsoluteTimeLatency>
<IterationLatency>1570</IterationLatency>
<PipelineDepth>1570</PipelineDepth>
<C_drain_IO_L1_out_13_x2_loop_5>
<Name>C_drain_IO_L1_out_13_x2_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1568</Latency>
<AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<C_drain_IO_L1_out_13_x2_loop_6>
<Name>C_drain_IO_L1_out_13_x2_loop_6</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L1_out_13_x2_loop_6>
</C_drain_IO_L1_out_13_x2_loop_5>
</C_drain_IO_L1_out_13_x2_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>246</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>413</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_13_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_13_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_13_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_13_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_13_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_13_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_13_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_11_x2133_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_11_x2133</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_11_x2133_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_11_x2133</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_11_x2133_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_11_x2133</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_10_x2132_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_10_x2132</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_10_x2132_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_10_x2132</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_10_x2132_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_10_x2132</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_10_1_x2106_dout</name>
<Object>fifo_C_drain_PE_10_1_x2106</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_10_1_x2106_empty_n</name>
<Object>fifo_C_drain_PE_10_1_x2106</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_10_1_x2106_read</name>
<Object>fifo_C_drain_PE_10_1_x2106</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_14_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.916</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>13578</Best-caseLatency>
<Average-caseLatency>13578</Average-caseLatency>
<Worst-caseLatency>13578</Worst-caseLatency>
<Best-caseRealTimeLatency>45.255 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>45.255 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>45.255 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>13578</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_14_x2_loop_1>
<Name>C_drain_IO_L1_out_14_x2_loop_1</Name>
<TripCount>64</TripCount>
<Latency>7296</Latency>
<AbsoluteTimeLatency>24.318 us</AbsoluteTimeLatency>
<IterationLatency>114</IterationLatency>
<PipelineDepth>114</PipelineDepth>
<C_drain_IO_L1_out_14_x2_loop_2>
<Name>C_drain_IO_L1_out_14_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>112</Latency>
<AbsoluteTimeLatency>0.373 us</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
<C_drain_IO_L1_out_14_x2_loop_3>
<Name>C_drain_IO_L1_out_14_x2_loop_3</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_14_x2_loop_3>
</C_drain_IO_L1_out_14_x2_loop_2>
</C_drain_IO_L1_out_14_x2_loop_1>
<C_drain_IO_L1_out_14_x2_loop_4>
<Name>C_drain_IO_L1_out_14_x2_loop_4</Name>
<TripCount>4</TripCount>
<Latency>6280</Latency>
<AbsoluteTimeLatency>20.931 us</AbsoluteTimeLatency>
<IterationLatency>1570</IterationLatency>
<PipelineDepth>1570</PipelineDepth>
<C_drain_IO_L1_out_14_x2_loop_5>
<Name>C_drain_IO_L1_out_14_x2_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1568</Latency>
<AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<C_drain_IO_L1_out_14_x2_loop_6>
<Name>C_drain_IO_L1_out_14_x2_loop_6</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L1_out_14_x2_loop_6>
</C_drain_IO_L1_out_14_x2_loop_5>
</C_drain_IO_L1_out_14_x2_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>246</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>413</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_14_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_14_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_14_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_14_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_14_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_14_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_14_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_10_x2132_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_10_x2132</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_10_x2132_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_10_x2132</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_10_x2132_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_10_x2132</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_9_x2131_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_9_x2131</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_9_x2131_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_9_x2131</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_9_x2131_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_9_x2131</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_9_1_x2105_dout</name>
<Object>fifo_C_drain_PE_9_1_x2105</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_9_1_x2105_empty_n</name>
<Object>fifo_C_drain_PE_9_1_x2105</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_9_1_x2105_read</name>
<Object>fifo_C_drain_PE_9_1_x2105</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_15_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.916</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>15148</Best-caseLatency>
<Average-caseLatency>15148</Average-caseLatency>
<Worst-caseLatency>15148</Worst-caseLatency>
<Best-caseRealTimeLatency>50.488 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>50.488 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>50.488 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>15148</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_15_x2_loop_1>
<Name>C_drain_IO_L1_out_15_x2_loop_1</Name>
<TripCount>64</TripCount>
<Latency>7296</Latency>
<AbsoluteTimeLatency>24.318 us</AbsoluteTimeLatency>
<IterationLatency>114</IterationLatency>
<PipelineDepth>114</PipelineDepth>
<C_drain_IO_L1_out_15_x2_loop_2>
<Name>C_drain_IO_L1_out_15_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>112</Latency>
<AbsoluteTimeLatency>0.373 us</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
<C_drain_IO_L1_out_15_x2_loop_3>
<Name>C_drain_IO_L1_out_15_x2_loop_3</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_15_x2_loop_3>
</C_drain_IO_L1_out_15_x2_loop_2>
</C_drain_IO_L1_out_15_x2_loop_1>
<C_drain_IO_L1_out_15_x2_loop_4>
<Name>C_drain_IO_L1_out_15_x2_loop_4</Name>
<TripCount>5</TripCount>
<Latency>7850</Latency>
<AbsoluteTimeLatency>26.164 us</AbsoluteTimeLatency>
<IterationLatency>1570</IterationLatency>
<PipelineDepth>1570</PipelineDepth>
<C_drain_IO_L1_out_15_x2_loop_5>
<Name>C_drain_IO_L1_out_15_x2_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1568</Latency>
<AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<C_drain_IO_L1_out_15_x2_loop_6>
<Name>C_drain_IO_L1_out_15_x2_loop_6</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L1_out_15_x2_loop_6>
</C_drain_IO_L1_out_15_x2_loop_5>
</C_drain_IO_L1_out_15_x2_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>246</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>413</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_15_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_15_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_15_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_15_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_15_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_15_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_15_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_9_x2131_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_9_x2131</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_9_x2131_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_9_x2131</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_9_x2131_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_9_x2131</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_8_x2130_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_8_x2130</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_8_x2130_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_8_x2130</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_8_x2130_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_8_x2130</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_8_1_x2104_dout</name>
<Object>fifo_C_drain_PE_8_1_x2104</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_8_1_x2104_empty_n</name>
<Object>fifo_C_drain_PE_8_1_x2104</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_8_1_x2104_read</name>
<Object>fifo_C_drain_PE_8_1_x2104</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_16_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.916</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>16718</Best-caseLatency>
<Average-caseLatency>16718</Average-caseLatency>
<Worst-caseLatency>16718</Worst-caseLatency>
<Best-caseRealTimeLatency>55.721 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>55.721 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>55.721 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>16718</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_16_x2_loop_1>
<Name>C_drain_IO_L1_out_16_x2_loop_1</Name>
<TripCount>64</TripCount>
<Latency>7296</Latency>
<AbsoluteTimeLatency>24.318 us</AbsoluteTimeLatency>
<IterationLatency>114</IterationLatency>
<PipelineDepth>114</PipelineDepth>
<C_drain_IO_L1_out_16_x2_loop_2>
<Name>C_drain_IO_L1_out_16_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>112</Latency>
<AbsoluteTimeLatency>0.373 us</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
<C_drain_IO_L1_out_16_x2_loop_3>
<Name>C_drain_IO_L1_out_16_x2_loop_3</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_16_x2_loop_3>
</C_drain_IO_L1_out_16_x2_loop_2>
</C_drain_IO_L1_out_16_x2_loop_1>
<C_drain_IO_L1_out_16_x2_loop_4>
<Name>C_drain_IO_L1_out_16_x2_loop_4</Name>
<TripCount>6</TripCount>
<Latency>9420</Latency>
<AbsoluteTimeLatency>31.397 us</AbsoluteTimeLatency>
<IterationLatency>1570</IterationLatency>
<PipelineDepth>1570</PipelineDepth>
<C_drain_IO_L1_out_16_x2_loop_5>
<Name>C_drain_IO_L1_out_16_x2_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1568</Latency>
<AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<C_drain_IO_L1_out_16_x2_loop_6>
<Name>C_drain_IO_L1_out_16_x2_loop_6</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L1_out_16_x2_loop_6>
</C_drain_IO_L1_out_16_x2_loop_5>
</C_drain_IO_L1_out_16_x2_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>246</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>413</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_16_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_16_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_16_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_16_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_16_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_16_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_16_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_8_x2130_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_8_x2130</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_8_x2130_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_8_x2130</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_8_x2130_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_8_x2130</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_7_x2129_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_7_x2129</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_7_x2129_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_7_x2129</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_7_x2129_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_7_x2129</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_1_x2103_dout</name>
<Object>fifo_C_drain_PE_7_1_x2103</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_1_x2103_empty_n</name>
<Object>fifo_C_drain_PE_7_1_x2103</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_7_1_x2103_read</name>
<Object>fifo_C_drain_PE_7_1_x2103</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_17_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.916</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>18288</Best-caseLatency>
<Average-caseLatency>18288</Average-caseLatency>
<Worst-caseLatency>18288</Worst-caseLatency>
<Best-caseRealTimeLatency>60.954 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>60.954 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>60.954 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>18288</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_17_x2_loop_1>
<Name>C_drain_IO_L1_out_17_x2_loop_1</Name>
<TripCount>64</TripCount>
<Latency>7296</Latency>
<AbsoluteTimeLatency>24.318 us</AbsoluteTimeLatency>
<IterationLatency>114</IterationLatency>
<PipelineDepth>114</PipelineDepth>
<C_drain_IO_L1_out_17_x2_loop_2>
<Name>C_drain_IO_L1_out_17_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>112</Latency>
<AbsoluteTimeLatency>0.373 us</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
<C_drain_IO_L1_out_17_x2_loop_3>
<Name>C_drain_IO_L1_out_17_x2_loop_3</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_17_x2_loop_3>
</C_drain_IO_L1_out_17_x2_loop_2>
</C_drain_IO_L1_out_17_x2_loop_1>
<C_drain_IO_L1_out_17_x2_loop_4>
<Name>C_drain_IO_L1_out_17_x2_loop_4</Name>
<TripCount>7</TripCount>
<Latency>10990</Latency>
<AbsoluteTimeLatency>36.630 us</AbsoluteTimeLatency>
<IterationLatency>1570</IterationLatency>
<PipelineDepth>1570</PipelineDepth>
<C_drain_IO_L1_out_17_x2_loop_5>
<Name>C_drain_IO_L1_out_17_x2_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1568</Latency>
<AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<C_drain_IO_L1_out_17_x2_loop_6>
<Name>C_drain_IO_L1_out_17_x2_loop_6</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L1_out_17_x2_loop_6>
</C_drain_IO_L1_out_17_x2_loop_5>
</C_drain_IO_L1_out_17_x2_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>246</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>413</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_17_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_17_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_17_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_17_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_17_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_17_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_17_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_7_x2129_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_7_x2129</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_7_x2129_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_7_x2129</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_7_x2129_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_7_x2129</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_6_x2128_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_6_x2128</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_6_x2128_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_6_x2128</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_6_x2128_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_6_x2128</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_1_x2102_dout</name>
<Object>fifo_C_drain_PE_6_1_x2102</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_1_x2102_empty_n</name>
<Object>fifo_C_drain_PE_6_1_x2102</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_6_1_x2102_read</name>
<Object>fifo_C_drain_PE_6_1_x2102</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_18_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.916</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>19858</Best-caseLatency>
<Average-caseLatency>19858</Average-caseLatency>
<Worst-caseLatency>19858</Worst-caseLatency>
<Best-caseRealTimeLatency>66.187 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>66.187 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>66.187 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>19858</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_18_x2_loop_1>
<Name>C_drain_IO_L1_out_18_x2_loop_1</Name>
<TripCount>64</TripCount>
<Latency>7296</Latency>
<AbsoluteTimeLatency>24.318 us</AbsoluteTimeLatency>
<IterationLatency>114</IterationLatency>
<PipelineDepth>114</PipelineDepth>
<C_drain_IO_L1_out_18_x2_loop_2>
<Name>C_drain_IO_L1_out_18_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>112</Latency>
<AbsoluteTimeLatency>0.373 us</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
<C_drain_IO_L1_out_18_x2_loop_3>
<Name>C_drain_IO_L1_out_18_x2_loop_3</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_18_x2_loop_3>
</C_drain_IO_L1_out_18_x2_loop_2>
</C_drain_IO_L1_out_18_x2_loop_1>
<C_drain_IO_L1_out_18_x2_loop_4>
<Name>C_drain_IO_L1_out_18_x2_loop_4</Name>
<TripCount>8</TripCount>
<Latency>12560</Latency>
<AbsoluteTimeLatency>41.862 us</AbsoluteTimeLatency>
<IterationLatency>1570</IterationLatency>
<PipelineDepth>1570</PipelineDepth>
<C_drain_IO_L1_out_18_x2_loop_5>
<Name>C_drain_IO_L1_out_18_x2_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1568</Latency>
<AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<C_drain_IO_L1_out_18_x2_loop_6>
<Name>C_drain_IO_L1_out_18_x2_loop_6</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L1_out_18_x2_loop_6>
</C_drain_IO_L1_out_18_x2_loop_5>
</C_drain_IO_L1_out_18_x2_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>246</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>413</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_18_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_18_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_18_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_18_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_18_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_18_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_18_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_6_x2128_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_6_x2128</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_6_x2128_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_6_x2128</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_6_x2128_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_6_x2128</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_5_x2127_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_5_x2127</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_5_x2127_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_5_x2127</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_5_x2127_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_5_x2127</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_1_x2101_dout</name>
<Object>fifo_C_drain_PE_5_1_x2101</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_1_x2101_empty_n</name>
<Object>fifo_C_drain_PE_5_1_x2101</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_1_x2101_read</name>
<Object>fifo_C_drain_PE_5_1_x2101</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_19_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.916</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>21428</Best-caseLatency>
<Average-caseLatency>21428</Average-caseLatency>
<Worst-caseLatency>21428</Worst-caseLatency>
<Best-caseRealTimeLatency>71.420 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>71.420 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>71.420 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>21428</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_19_x2_loop_1>
<Name>C_drain_IO_L1_out_19_x2_loop_1</Name>
<TripCount>64</TripCount>
<Latency>7296</Latency>
<AbsoluteTimeLatency>24.318 us</AbsoluteTimeLatency>
<IterationLatency>114</IterationLatency>
<PipelineDepth>114</PipelineDepth>
<C_drain_IO_L1_out_19_x2_loop_2>
<Name>C_drain_IO_L1_out_19_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>112</Latency>
<AbsoluteTimeLatency>0.373 us</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
<C_drain_IO_L1_out_19_x2_loop_3>
<Name>C_drain_IO_L1_out_19_x2_loop_3</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_19_x2_loop_3>
</C_drain_IO_L1_out_19_x2_loop_2>
</C_drain_IO_L1_out_19_x2_loop_1>
<C_drain_IO_L1_out_19_x2_loop_4>
<Name>C_drain_IO_L1_out_19_x2_loop_4</Name>
<TripCount>9</TripCount>
<Latency>14130</Latency>
<AbsoluteTimeLatency>47.095 us</AbsoluteTimeLatency>
<IterationLatency>1570</IterationLatency>
<PipelineDepth>1570</PipelineDepth>
<C_drain_IO_L1_out_19_x2_loop_5>
<Name>C_drain_IO_L1_out_19_x2_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1568</Latency>
<AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<C_drain_IO_L1_out_19_x2_loop_6>
<Name>C_drain_IO_L1_out_19_x2_loop_6</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L1_out_19_x2_loop_6>
</C_drain_IO_L1_out_19_x2_loop_5>
</C_drain_IO_L1_out_19_x2_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>246</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>413</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_19_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_19_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_19_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_19_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_19_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_19_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_19_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_5_x2127_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_5_x2127</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_5_x2127_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_5_x2127</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_5_x2127_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_5_x2127</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_4_x2126_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_4_x2126</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_4_x2126_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_4_x2126</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_4_x2126_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_4_x2126</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_1_x2100_dout</name>
<Object>fifo_C_drain_PE_4_1_x2100</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_1_x2100_empty_n</name>
<Object>fifo_C_drain_PE_4_1_x2100</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_4_1_x2100_read</name>
<Object>fifo_C_drain_PE_4_1_x2100</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_20_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.916</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>22998</Best-caseLatency>
<Average-caseLatency>22998</Average-caseLatency>
<Worst-caseLatency>22998</Worst-caseLatency>
<Best-caseRealTimeLatency>76.652 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>76.652 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>76.652 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>22998</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_20_x2_loop_1>
<Name>C_drain_IO_L1_out_20_x2_loop_1</Name>
<TripCount>64</TripCount>
<Latency>7296</Latency>
<AbsoluteTimeLatency>24.318 us</AbsoluteTimeLatency>
<IterationLatency>114</IterationLatency>
<PipelineDepth>114</PipelineDepth>
<C_drain_IO_L1_out_20_x2_loop_2>
<Name>C_drain_IO_L1_out_20_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>112</Latency>
<AbsoluteTimeLatency>0.373 us</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
<C_drain_IO_L1_out_20_x2_loop_3>
<Name>C_drain_IO_L1_out_20_x2_loop_3</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_20_x2_loop_3>
</C_drain_IO_L1_out_20_x2_loop_2>
</C_drain_IO_L1_out_20_x2_loop_1>
<C_drain_IO_L1_out_20_x2_loop_4>
<Name>C_drain_IO_L1_out_20_x2_loop_4</Name>
<TripCount>10</TripCount>
<Latency>15700</Latency>
<AbsoluteTimeLatency>52.328 us</AbsoluteTimeLatency>
<IterationLatency>1570</IterationLatency>
<PipelineDepth>1570</PipelineDepth>
<C_drain_IO_L1_out_20_x2_loop_5>
<Name>C_drain_IO_L1_out_20_x2_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1568</Latency>
<AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<C_drain_IO_L1_out_20_x2_loop_6>
<Name>C_drain_IO_L1_out_20_x2_loop_6</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L1_out_20_x2_loop_6>
</C_drain_IO_L1_out_20_x2_loop_5>
</C_drain_IO_L1_out_20_x2_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>246</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>413</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_20_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_20_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_20_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_20_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_20_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_20_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_20_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_4_x2126_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_4_x2126</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_4_x2126_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_4_x2126</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_4_x2126_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_4_x2126</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_3_x2125_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_3_x2125</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_3_x2125_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_3_x2125</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_3_x2125_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_3_x2125</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_1_x299_dout</name>
<Object>fifo_C_drain_PE_3_1_x299</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_1_x299_empty_n</name>
<Object>fifo_C_drain_PE_3_1_x299</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_3_1_x299_read</name>
<Object>fifo_C_drain_PE_3_1_x299</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_21_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.916</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>24568</Best-caseLatency>
<Average-caseLatency>24568</Average-caseLatency>
<Worst-caseLatency>24568</Worst-caseLatency>
<Best-caseRealTimeLatency>81.885 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>81.885 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>81.885 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>24568</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_21_x2_loop_1>
<Name>C_drain_IO_L1_out_21_x2_loop_1</Name>
<TripCount>64</TripCount>
<Latency>7296</Latency>
<AbsoluteTimeLatency>24.318 us</AbsoluteTimeLatency>
<IterationLatency>114</IterationLatency>
<PipelineDepth>114</PipelineDepth>
<C_drain_IO_L1_out_21_x2_loop_2>
<Name>C_drain_IO_L1_out_21_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>112</Latency>
<AbsoluteTimeLatency>0.373 us</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
<C_drain_IO_L1_out_21_x2_loop_3>
<Name>C_drain_IO_L1_out_21_x2_loop_3</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_21_x2_loop_3>
</C_drain_IO_L1_out_21_x2_loop_2>
</C_drain_IO_L1_out_21_x2_loop_1>
<C_drain_IO_L1_out_21_x2_loop_4>
<Name>C_drain_IO_L1_out_21_x2_loop_4</Name>
<TripCount>11</TripCount>
<Latency>17270</Latency>
<AbsoluteTimeLatency>57.561 us</AbsoluteTimeLatency>
<IterationLatency>1570</IterationLatency>
<PipelineDepth>1570</PipelineDepth>
<C_drain_IO_L1_out_21_x2_loop_5>
<Name>C_drain_IO_L1_out_21_x2_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1568</Latency>
<AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<C_drain_IO_L1_out_21_x2_loop_6>
<Name>C_drain_IO_L1_out_21_x2_loop_6</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L1_out_21_x2_loop_6>
</C_drain_IO_L1_out_21_x2_loop_5>
</C_drain_IO_L1_out_21_x2_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>246</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>413</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_21_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_21_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_21_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_21_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_21_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_21_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_21_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_3_x2125_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_3_x2125</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_3_x2125_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_3_x2125</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_3_x2125_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_3_x2125</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_2_x2124_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_2_x2124</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_2_x2124_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_2_x2124</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_2_x2124_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_2_x2124</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_1_x298_dout</name>
<Object>fifo_C_drain_PE_2_1_x298</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_1_x298_empty_n</name>
<Object>fifo_C_drain_PE_2_1_x298</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_2_1_x298_read</name>
<Object>fifo_C_drain_PE_2_1_x298</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_22_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.916</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>26138</Best-caseLatency>
<Average-caseLatency>26138</Average-caseLatency>
<Worst-caseLatency>26138</Worst-caseLatency>
<Best-caseRealTimeLatency>87.118 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>87.118 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>87.118 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>26138</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_22_x2_loop_1>
<Name>C_drain_IO_L1_out_22_x2_loop_1</Name>
<TripCount>64</TripCount>
<Latency>7296</Latency>
<AbsoluteTimeLatency>24.318 us</AbsoluteTimeLatency>
<IterationLatency>114</IterationLatency>
<PipelineDepth>114</PipelineDepth>
<C_drain_IO_L1_out_22_x2_loop_2>
<Name>C_drain_IO_L1_out_22_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>112</Latency>
<AbsoluteTimeLatency>0.373 us</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
<C_drain_IO_L1_out_22_x2_loop_3>
<Name>C_drain_IO_L1_out_22_x2_loop_3</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_22_x2_loop_3>
</C_drain_IO_L1_out_22_x2_loop_2>
</C_drain_IO_L1_out_22_x2_loop_1>
<C_drain_IO_L1_out_22_x2_loop_4>
<Name>C_drain_IO_L1_out_22_x2_loop_4</Name>
<TripCount>12</TripCount>
<Latency>18840</Latency>
<AbsoluteTimeLatency>62.794 us</AbsoluteTimeLatency>
<IterationLatency>1570</IterationLatency>
<PipelineDepth>1570</PipelineDepth>
<C_drain_IO_L1_out_22_x2_loop_5>
<Name>C_drain_IO_L1_out_22_x2_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1568</Latency>
<AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<C_drain_IO_L1_out_22_x2_loop_6>
<Name>C_drain_IO_L1_out_22_x2_loop_6</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L1_out_22_x2_loop_6>
</C_drain_IO_L1_out_22_x2_loop_5>
</C_drain_IO_L1_out_22_x2_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>246</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>413</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_22_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_22_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_22_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_22_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_22_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_22_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_22_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_2_x2124_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_2_x2124</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_2_x2124_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_2_x2124</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_2_x2124_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_2_x2124</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_1_x2123_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_1_x2123</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_1_x2123_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_1_x2123</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_1_x2123_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_1_x2123</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_1_x297_dout</name>
<Object>fifo_C_drain_PE_1_1_x297</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_1_x297_empty_n</name>
<Object>fifo_C_drain_PE_1_1_x297</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_1_x297_read</name>
<Object>fifo_C_drain_PE_1_1_x297</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L1_out_23_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.916</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>27708</Best-caseLatency>
<Average-caseLatency>27708</Average-caseLatency>
<Worst-caseLatency>27708</Worst-caseLatency>
<Best-caseRealTimeLatency>92.351 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>92.351 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>92.351 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>27708</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_23_x2_loop_1>
<Name>C_drain_IO_L1_out_23_x2_loop_1</Name>
<TripCount>64</TripCount>
<Latency>7296</Latency>
<AbsoluteTimeLatency>24.318 us</AbsoluteTimeLatency>
<IterationLatency>114</IterationLatency>
<PipelineDepth>114</PipelineDepth>
<C_drain_IO_L1_out_23_x2_loop_2>
<Name>C_drain_IO_L1_out_23_x2_loop_2</Name>
<TripCount>16</TripCount>
<Latency>112</Latency>
<AbsoluteTimeLatency>0.373 us</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
<C_drain_IO_L1_out_23_x2_loop_3>
<Name>C_drain_IO_L1_out_23_x2_loop_3</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_drain_IO_L1_out_23_x2_loop_3>
</C_drain_IO_L1_out_23_x2_loop_2>
</C_drain_IO_L1_out_23_x2_loop_1>
<C_drain_IO_L1_out_23_x2_loop_4>
<Name>C_drain_IO_L1_out_23_x2_loop_4</Name>
<TripCount>13</TripCount>
<Latency>20410</Latency>
<AbsoluteTimeLatency>68.027 us</AbsoluteTimeLatency>
<IterationLatency>1570</IterationLatency>
<PipelineDepth>1570</PipelineDepth>
<C_drain_IO_L1_out_23_x2_loop_5>
<Name>C_drain_IO_L1_out_23_x2_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1568</Latency>
<AbsoluteTimeLatency>5.226 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<C_drain_IO_L1_out_23_x2_loop_6>
<Name>C_drain_IO_L1_out_23_x2_loop_6</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L1_out_23_x2_loop_6>
</C_drain_IO_L1_out_23_x2_loop_5>
</C_drain_IO_L1_out_23_x2_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>250</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>413</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_23_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_23_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_23_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_23_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_23_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_23_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_23_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_1_x2123_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_1_x2123</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_1_x2123_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_1_x2123</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_1_x2123_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_1_x2123</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_0_x2122_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_0_x2122</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_0_x2122_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_0_x2122</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_0_x2122_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_0_x2122</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_1_x296_dout</name>
<Object>fifo_C_drain_PE_0_1_x296</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_1_x296_empty_n</name>
<Object>fifo_C_drain_PE_0_1_x296</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_0_1_x296_read</name>
<Object>fifo_C_drain_PE_0_1_x296</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L2_out_boundary_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>6658</Best-caseLatency>
<Average-caseLatency>6658</Average-caseLatency>
<Worst-caseLatency>6658</Worst-caseLatency>
<Best-caseRealTimeLatency>22.191 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>22.191 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>22.191 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>6658</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L2_out_boundary_x2_loop_2_C_drain_IO_L2_out_boundary_x2_loop_3_C_drain_IO_L2_out_boundary_x2_loop_4>
<Name>C_drain_IO_L2_out_boundary_x2_loop_2_C_drain_IO_L2_out_boundary_x2_loop_3_C_drain_IO_L2_out_boundary_x2_loop_4</Name>
<TripCount>6656</TripCount>
<Latency>6656</Latency>
<AbsoluteTimeLatency>22.184 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L2_out_boundary_x2_loop_2_C_drain_IO_L2_out_boundary_x2_loop_3_C_drain_IO_L2_out_boundary_x2_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>20</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>112</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L2_out_boundary_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L2_out_boundary_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L2_out_boundary_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L2_out_boundary_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L2_out_boundary_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L2_out_boundary_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L2_out_boundary_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_1_x2136_din</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_1_x2136</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_1_x2136_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_1_x2136</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_1_x2136_write</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_1_x2136</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_0_x2122_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_0_x2122</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_0_x2122_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_0_x2122</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_0_x2122_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_0_x2122</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L2_out_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.217</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>13315</Best-caseLatency>
<Average-caseLatency>13315</Average-caseLatency>
<Worst-caseLatency>13315</Worst-caseLatency>
<Best-caseRealTimeLatency>44.379 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>44.379 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>44.379 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>13315</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L2_out_x2_loop_1_C_drain_IO_L2_out_x2_loop_3_C_drain_IO_L2_out_x2_loop_4>
<Name>C_drain_IO_L2_out_x2_loop_1_C_drain_IO_L2_out_x2_loop_3_C_drain_IO_L2_out_x2_loop_4</Name>
<TripCount>13312</TripCount>
<Latency>13313</Latency>
<AbsoluteTimeLatency>44.372 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</C_drain_IO_L2_out_x2_loop_1_C_drain_IO_L2_out_x2_loop_3_C_drain_IO_L2_out_x2_loop_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>168</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>242</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L2_out_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L2_out_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L2_out_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L2_out_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L2_out_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L2_out_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L2_out_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_1_x2136_dout</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_1_x2136</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_1_x2136_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_1_x2136</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_1_x2136_read</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_1_x2136</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_0_x2135_din</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_0_x2135</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_0_x2135_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_0_x2135</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_0_x2135_write</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_0_x2135</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_0_x2109_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_0_x2109</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_0_x2109_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_0_x2109</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_0_x2109_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_0_x2109</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_drain_IO_L3_out_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>16455</Best-caseLatency>
<Average-caseLatency>16455</Average-caseLatency>
<Worst-caseLatency>16455</Worst-caseLatency>
<Best-caseRealTimeLatency>54.845 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>54.845 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>54.845 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>16455</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L3_out_x2_loop_1>
<Name>C_drain_IO_L3_out_x2_loop_1</Name>
<TripCount>2048</TripCount>
<Latency>16385</Latency>
<AbsoluteTimeLatency>54.611 us</AbsoluteTimeLatency>
<PipelineII>8</PipelineII>
<PipelineDepth>10</PipelineDepth>
</C_drain_IO_L3_out_x2_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>677</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>496</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L3_out_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L3_out_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L3_out_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L3_out_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L3_out_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L3_out_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L3_out_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWVALID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWREADY</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWADDR</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWLEN</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWSIZE</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWBURST</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWLOCK</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWCACHE</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWPROT</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWQOS</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWREGION</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWUSER</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WVALID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WREADY</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WDATA</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WSTRB</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WLAST</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WUSER</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARVALID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARREADY</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARADDR</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARLEN</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARSIZE</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARBURST</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARLOCK</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARCACHE</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARPROT</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARQOS</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARREGION</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARUSER</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RVALID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RREADY</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RDATA</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RLAST</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RUSER</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RRESP</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_BVALID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_BREADY</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_BRESP</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_BID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_BUSER</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_local_in_dout</name>
<Object>fifo_C_drain_local_in</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_local_in_empty_n</name>
<Object>fifo_C_drain_local_in</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_local_in_read</name>
<Object>fifo_C_drain_local_in</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_dout</name>
<Object>C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_empty_n</name>
<Object>C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_read</name>
<Object>C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>kernel3_x2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>4.166</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>2215948</Best-caseLatency>
<Average-caseLatency>2215948</Average-caseLatency>
<Worst-caseLatency>2215948</Worst-caseLatency>
<Best-caseRealTimeLatency>9.232 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>9.232 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>9.232 ms</Worst-caseRealTimeLatency>
<DataflowPipelineThroughput>2196611</DataflowPipelineThroughput>
<PipelineInitiationInterval>2196611</PipelineInitiationInterval>
<PipelineType>dataflow</PipelineType>
</SummaryOfOverallLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>262</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>4</UTIL_BRAM>
<DSP>78</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>103304</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>2</UTIL_FF>
<LUT>78989</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>4</UTIL_LUT>
<URAM>2</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>~0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>m_axi_gmem_C_AWVALID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWREADY</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWADDR</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWLEN</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWSIZE</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWBURST</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWLOCK</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWCACHE</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWPROT</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWQOS</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWREGION</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWUSER</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WVALID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WREADY</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WDATA</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WSTRB</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WLAST</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WUSER</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARVALID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARREADY</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARADDR</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARLEN</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARSIZE</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARBURST</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARLOCK</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARCACHE</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARPROT</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARQOS</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARREGION</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARUSER</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RVALID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RREADY</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RDATA</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RLAST</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RUSER</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RRESP</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_BVALID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_BREADY</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_BRESP</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_BID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_BUSER</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_address0</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_ce0</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_d0</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>503</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_q0</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>503</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_we0</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_address1</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_ce1</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_d1</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>503</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_q1</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>503</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_we1</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C</name>
<Object>C</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_ap_vld</name>
<Object>C</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_clk</name>
<Object>kernel3_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>kernel3_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>kernel3_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>kernel3_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>kernel3_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>kernel3_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>kernel3_x2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>top</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>4.166</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>6758211</Best-caseLatency>
<Average-caseLatency>6758211</Average-caseLatency>
<Worst-caseLatency>6758211</Worst-caseLatency>
<Best-caseRealTimeLatency>28.155 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>28.155 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>28.155 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>6758212</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>796</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>14</UTIL_BRAM>
<DSP>2189</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>17</UTIL_DSP>
<FF>498627</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>14</UTIL_FF>
<LUT>318059</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>18</UTIL_LUT>
<URAM>54</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>4</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>s_axi_control_AWVALID</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_AWREADY</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_AWADDR</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>6</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_WVALID</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_WREADY</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_WDATA</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_WSTRB</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_ARVALID</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_ARREADY</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_ARADDR</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>6</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_RVALID</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_RREADY</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_RDATA</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_RRESP</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_BVALID</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_BREADY</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_BRESP</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>ap_clk</name>
<Object>top</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_chain</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst_n</name>
<Object>top</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_chain</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>interrupt</name>
<Object>top</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_chain</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWVALID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWREADY</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWADDR</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWLEN</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWSIZE</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWBURST</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWLOCK</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWCACHE</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWPROT</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWQOS</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWREGION</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWUSER</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WVALID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WREADY</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WDATA</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WSTRB</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WLAST</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WUSER</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARVALID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARREADY</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARADDR</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARLEN</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARSIZE</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARBURST</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARLOCK</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARCACHE</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARPROT</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARQOS</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARREGION</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARUSER</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RVALID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RREADY</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RDATA</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RLAST</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RUSER</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RRESP</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_BVALID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_BREADY</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_BRESP</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_BID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_BUSER</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWVALID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWREADY</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWADDR</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWLEN</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWSIZE</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWBURST</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWLOCK</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWCACHE</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWPROT</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWQOS</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWREGION</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWUSER</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WVALID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WREADY</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WDATA</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WSTRB</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WLAST</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WUSER</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARVALID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARREADY</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARADDR</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARLEN</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARSIZE</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARBURST</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARLOCK</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARCACHE</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARPROT</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARQOS</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARREGION</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARUSER</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RVALID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RREADY</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RDATA</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RLAST</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RUSER</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RRESP</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_BVALID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_BREADY</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_BRESP</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_BID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_BUSER</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWVALID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWREADY</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWADDR</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWLEN</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWSIZE</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWBURST</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWLOCK</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWCACHE</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWPROT</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWQOS</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWREGION</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWUSER</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WVALID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WREADY</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WDATA</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WSTRB</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WLAST</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WUSER</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARVALID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARREADY</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARADDR</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARLEN</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARSIZE</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARBURST</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARLOCK</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARCACHE</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARPROT</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARQOS</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARREGION</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARUSER</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RVALID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RREADY</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RDATA</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RLAST</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RUSER</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RRESP</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_BVALID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_BREADY</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_BRESP</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_BID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_BUSER</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

<FIFOInformation>
<FIFOInst>
<Name>A_c_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>B_c_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L2_in_0_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L2_in_1_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_0_0_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L2_in_2_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_1_0_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L2_in_3_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_2_0_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L2_in_4_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_3_0_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L2_in_5_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_4_0_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L2_in_6_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_5_0_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L2_in_7_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_6_0_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L2_in_8_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_7_0_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L2_in_9_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_8_0_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L2_in_10_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_9_0_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L2_in_11_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_10_0_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L2_in_12_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_11_0_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_12_0_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_B_IO_L2_in_0_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_B_IO_L2_in_1_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_0_0_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_0_1_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_0_1_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_1_0_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_0_0_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_0_2_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_1_1_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_0_1_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_1_1_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_2_0_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_1_0_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_1_2_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_2_1_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_1_1_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_2_1_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_3_0_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_2_0_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_2_2_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_3_1_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_2_1_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_3_1_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_4_0_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_3_0_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_3_2_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_4_1_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_3_1_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_4_1_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_5_0_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_4_0_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_4_2_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_5_1_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_4_1_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_5_1_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_6_0_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_5_0_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_5_2_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_6_1_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_5_1_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_6_1_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_7_0_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_6_0_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_6_2_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_7_1_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_6_1_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_7_1_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_8_0_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_7_0_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_7_2_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_8_1_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_7_1_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_8_1_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_9_0_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_8_0_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_8_2_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_9_1_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_8_1_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_9_1_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_10_0_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_9_0_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_9_2_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_10_1_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_9_1_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_10_1_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_11_0_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_10_0_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_10_2_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_11_1_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_10_1_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_11_1_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_12_0_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_11_0_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_11_2_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_12_1_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_11_1_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_12_1_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_13_0_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_12_0_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_12_2_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_13_1_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_12_1_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_0_12_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_0_11_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_0_10_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_0_9_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_0_8_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_0_7_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_0_6_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_0_5_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_0_4_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_0_3_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_0_2_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_0_1_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_0_0_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_1_12_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_1_11_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_1_10_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_1_9_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_1_8_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_1_7_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_1_6_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_1_5_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_1_4_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_1_3_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_1_2_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_1_1_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_1_0_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L2_out_1_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L2_out_0_x0_U</Name>
<ParentInst>grp_kernel3_x0_fu_104</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L2_in_0_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L2_in_1_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_0_0_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L2_in_2_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_1_0_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L2_in_3_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_2_0_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L2_in_4_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_3_0_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L2_in_5_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_4_0_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L2_in_6_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_5_0_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L2_in_7_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_6_0_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L2_in_8_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_7_0_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L2_in_9_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_8_0_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L2_in_10_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_9_0_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L2_in_11_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_10_0_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L2_in_12_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_11_0_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_12_0_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_B_IO_L2_in_0_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_B_IO_L2_in_1_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_0_0_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_0_1_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_0_1_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_1_0_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_0_0_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_0_2_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_1_1_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_0_1_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_1_1_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_2_0_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_1_0_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_1_2_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_2_1_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_1_1_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_2_1_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_3_0_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_2_0_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_2_2_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_3_1_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_2_1_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_3_1_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_4_0_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_3_0_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_3_2_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_4_1_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_3_1_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_4_1_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_5_0_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_4_0_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_4_2_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_5_1_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_4_1_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_5_1_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_6_0_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_5_0_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_5_2_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_6_1_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_5_1_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_6_1_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_7_0_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_6_0_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_6_2_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_7_1_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_6_1_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_7_1_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_8_0_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_7_0_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_7_2_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_8_1_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_7_1_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_8_1_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_9_0_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_8_0_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_8_2_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_9_1_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_8_1_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_9_1_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_10_0_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_9_0_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_9_2_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_10_1_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_9_1_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_10_1_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_11_0_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_10_0_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_10_2_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_11_1_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_10_1_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_11_1_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_12_0_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_11_0_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_11_2_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_12_1_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_11_1_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_12_1_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_13_0_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_12_0_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_12_2_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_13_1_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_12_1_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_0_12_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_0_11_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_0_10_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_0_9_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_0_8_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_0_7_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_0_6_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_0_5_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_0_4_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_0_3_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_0_2_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_0_1_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_0_0_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_1_12_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_1_11_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_1_10_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_1_9_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_1_8_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_1_7_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_1_6_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_1_5_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_1_4_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_1_3_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_1_2_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_1_1_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_1_0_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L2_out_1_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L2_out_0_x1_U</Name>
<ParentInst>grp_kernel3_x1_fu_118</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>C_c1_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L2_in_0_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L2_in_1_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_0_0_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L2_in_2_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_1_0_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L2_in_3_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_2_0_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L2_in_4_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_3_0_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L2_in_5_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_4_0_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L2_in_6_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_5_0_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L2_in_7_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_6_0_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L2_in_8_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_7_0_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L2_in_9_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_8_0_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L2_in_10_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_9_0_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L2_in_11_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_10_0_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L2_in_12_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_11_0_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_12_0_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_B_IO_L2_in_0_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_B_IO_L2_in_1_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_0_0_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_0_1_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_0_1_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_1_0_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_0_0_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_0_2_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_1_1_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_0_1_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_1_1_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_2_0_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_1_0_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_1_2_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_2_1_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_1_1_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_2_1_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_3_0_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_2_0_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_2_2_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_3_1_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_2_1_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_3_1_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_4_0_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_3_0_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_3_2_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_4_1_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_3_1_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_4_1_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_5_0_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_4_0_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_4_2_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_5_1_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_4_1_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_5_1_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_6_0_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_5_0_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_5_2_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_6_1_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_5_1_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_6_1_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_7_0_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_6_0_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_6_2_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_7_1_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_6_1_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_7_1_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_8_0_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_7_0_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_7_2_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_8_1_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_7_1_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_8_1_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_9_0_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_8_0_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_8_2_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_9_1_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_8_1_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_9_1_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_10_0_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_9_0_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_9_2_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_10_1_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_9_1_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_10_1_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_11_0_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_10_0_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_10_2_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_11_1_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_10_1_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_11_1_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_12_0_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_11_0_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_11_2_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_12_1_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_11_1_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_12_1_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_13_0_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_12_0_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_12_2_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_13_1_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_PE_12_1_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_0_12_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_0_11_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_0_10_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_0_9_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_0_8_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_0_7_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_0_6_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_0_5_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_0_4_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_0_3_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_0_2_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_0_1_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_0_0_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_1_12_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_1_11_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_1_10_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_1_9_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_1_8_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_1_7_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_1_6_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_1_5_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_1_4_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_1_3_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_1_2_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_1_1_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L1_out_1_0_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L2_out_1_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_drain_C_drain_IO_L2_out_0_x2_U</Name>
<ParentInst>grp_kernel3_x2_fu_124</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
</FIFOInformation>

</profile>
