Rawan Abdel-Khalek , Ritesh Parikh , Andrew DeOrio , Valeria Bertacco, Functional correctness for CMP interconnects, Proceedings of the 2011 IEEE 29th International Conference on Computer Design, p.352-359, October 09-12, 2011[doi>10.1109/ICCD.2011.6081423]
Konstantinos Aisopos , Li-Shiuan Peh, A systematic methodology to develop resilient cache coherence protocols, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155627]
K. V. Anjan , Timothy Mark Pinkston, An efficient, fully adaptive deadlock recovery scheme: DISHA, Proceedings of the 22nd annual international symposium on Computer architecture, p.201-210, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.224431]
Todd M. Austin, DIVA: a reliable substrate for deep submicron microarchitecture design, Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.196-207, November 16-18, 1999, Haifa, Israel
A. A. Bayazit , S. Malik, Complementary use of runtime validation and model checking, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.1052-1059, November 06-10, 2005, San Jose, CA
Christian Bienia , Sanjeev Kumar , Jaswinder Pal Singh , Kai Li, The PARSEC benchmark suite: characterization and architectural implications, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454128]
Dominique Borrione , Amr Helmy , Laurence Pierre , Julien Schmaltz, A Generic Model for Formally Verifying NoC Communication Architectures: A Case Study, Proceedings of the First International Symposium on Networks-on-Chip, p.127-136, May 07-09, 2007[doi>10.1109/NOCS.2007.1]
Marc Boule , Jean-Samuel Chenard , Zeljko Zilic, Assertion Checkers in Verification, Silicon Debug and In-Field Diagnosis, Proceedings of the 8th International Symposium on Quality Electronic Design, p.613-620, March 26-28, 2007[doi>10.1109/ISQED.2007.38]
Robert Brayton , Alan Mishchenko, ABC: an academic industrial-strength verification tool, Proceedings of the 22nd international conference on Computer Aided Verification, July 15-19, 2010, Edinburgh, UK[doi>10.1007/978-3-642-14295-6_5]
S. Chatterjee, M. Kishinevsky, and U. Ogras. 2012. xMAS: Quick formal modeling of communication fabrics to enable verification. IEEE Des. Test Comput. 29, 3.
William Dally , Brian Towles, Principles and Practices of Interconnection Networks, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2003
W. J. Dally , C. L. Seitz, Deadlock-Free Message Routing in Multiprocessor Interconnection Networks, IEEE Transactions on Computers, v.36 n.5, p.547-553, May 1987[doi>10.1109/TC.1987.1676939]
A. Dixit and A. Wood. 2011. The impact of new technology on soft error rates. In Proceedings of the IEEE International Reliability Physics Symposium.
Avijit Dutta , Nur A. Touba, Reliable Network-on-Chip Using a Low Cost Unequal Error Protection Code, Proceedings of the 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems, p.3-11, September 26-28, 2007
F. Fazzino, M. Palesi, and D. Patti. Noxim: Network-on-chip simulator. http://noxim.sourceforge.net/.
H. Foster, L. Loh, B. Rabii, and V. Singhal. 2006. Guidelines for creating a formal verification testplan. In Proceedings of DVCon.
Omar Hammami , Xinyu Li , Jean-Marc Brault, NOCEVE: network on chip emulation and verification environment, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany
Daniel Holcomb , Bryan Brady , Sanjit Seshia, Abstraction-based performance verification of NoCs, Proceedings of the 48th Design Automation Conference, June 05-10, 2011, San Diego, California[doi>10.1145/2024724.2024840]
Intel. 2007. Intel Core2 Duo and Intel Core2 Solo Processor for Intel Centrino Duo Processor technology specification update.
Intel. 2010. Intel Core i7-900 Desktop processor series specification update.
Andrew B. Kahng , Bin Li , Li-Shiuan Peh , Kambiz Samadi, ORION 2.0: a fast and accurate NoC power and area model for early-stage design space exploration, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
K. Kailas, V. Paruthi, and B. Monwai. 2009. Formal verification of correctness and performance of random prioritybased arbiters. In Proceedings of the International Conference on Formal Methods in Computer-Aided Design.
John Kim , Hanjoon Kim, Router microarchitecture and scalability of ring topology in on-chip networks, Proceedings of the 2nd International Workshop on Network on Chip Architectures, December 12-12, 2009, New York, New York[doi>10.1145/1645213.1645217]
Tushar Krishna , Chia-Hsin Owen Chen , Woo Cheol Kwon , Li-Shiuan Peh, Breaking the on-chip latency barrier using SMART, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.378-389, February 23-27, 2013[doi>10.1109/HPCA.2013.6522334]
X. Lin , P. K. McKinley , L. M. Ni, Deadlock-Free Multicast Wormhole Routing in 2-D Mesh Multicomputers, IEEE Transactions on Parallel and Distributed Systems, v.5 n.8, p.793-804, August 1994[doi>10.1109/71.298203]
P. López , J. Duato, A Very Efficient Distributed Deadlock Detection Mechanism for Wormhole Networks, Proceedings of the 4th International Symposium on High-Performance Computer Architecture, p.57, January 31-February 04, 1998
Juan Miguel Martínez , P. L. López , José Duato , Timothy Mark Pinkston, Software-Based Deadlock Recovery Technique for True Fully Adaptive Routing in Wormhole Networks, Proceedings of the international Conference on Parallel Processing, p.182-189, August 11-15, 1997
Albert Meixner , Michael E. Bauer , Daniel Sorin, Argus: Low-Cost, Comprehensive Error Detection in Simple Cores, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.210-222, December 01-05, 2007[doi>10.1109/MICRO.2007.8]
Srinivasan Murali , Theocharis Theocharides , N. Vijaykrishnan , Mary Jane Irwin , Luca Benini , Giovanni De Micheli, Analysis of Error Recovery Schemes for Networks on Chips, IEEE Design & Test, v.22 n.5, p.434-442, September 2005[doi>10.1109/MDT.2005.104]
Edmund B. Nightingale , John R. Douceur , Vince Orgovan, Cycles, cells and platters: an empirical analysisof hardware failures on a million consumer PCs, Proceedings of the sixth conference on Computer systems, April 10-13, 2011, Salzburg, Austria[doi>10.1145/1966445.1966477]
George Nychis , Chris Fallin , Thomas Moscibroda , Onur Mutlu, Next generation on-chip networks: what kind of congestion control do we need?, Proceedings of the 9th ACM SIGCOMM Workshop on Hot Topics in Networks, p.1-6, October 20-21, 2010, Monterey, California[doi>10.1145/1868447.1868459]
Dongkook Park , Chrysostomos Nicopoulos , Jongman Kim , N. Vijaykrishnan , Chita R. Das, Exploring Fault-Tolerant Network-on-Chip Architectures, Proceedings of the International Conference on Dependable Systems and Networks, p.93-104, June 25-28, 2006[doi>10.1109/DSN.2006.35]
L.-S. Peh and W. Dally. 2000. Flit-reservation flow control. In Proceedings of the International Symposium on High-Performance Computer Architecture.
Andreas Prodromou , Andreas Panteli , Chrysostomos Nicopoulos , Yiannakis Sazeides, NoCAlert: An On-Line and Real-Time Fault Detection Mechanism for Network-on-Chip Architectures, Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture, p.60-71, December 01-05, 2012, Vancouver, B.C., CANADA[doi>10.1109/MICRO.2012.15]
S. Shamshiri, A. Ghofrani, and K.-T. Cheng. 2011. End-to-end error correction and online diagnosis for on-chip networks. In Proceedings of the International Teletraffic Congress.
David Starobinski , Mark Karpovsky , Lev A. Zakrevski, Application of network calculus to general topologies using turn-prohibition, IEEE/ACM Transactions on Networking (TON), v.11 n.3, p.411-421, June 2003[doi>10.1109/TNET.2003.813040]
Georgios Tsiligiannis , Laurence Pierre, A Mixed Verification Strategy Tailored for Networks on Chip, Proceedings of the 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip, p.161-168, May 09-11, 2012[doi>10.1109/NOCS.2012.26]
S. Vangal, J. Howard, G. Ruhl, et al. 2008. An 80-tile sub-100-w teraflops processor in 65-nm cmos. IEEE J. Solid-State Circuits.
Freek Verbeek , Julien Schmaltz, Hunting deadlocks efficiently in microarchitectural models of communication fabrics, Proceedings of the International Conference on Formal Methods in Computer-Aided Design, p.223-231, October 30-November 02, 2011, Austin, Texas
Freek Verbeek , Julien Schmaltz, Easy Formal Specification and Validation of Unbounded Networks-on-Chips Architectures, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.17 n.1, p.1-28, January 2012[doi>10.1145/2071356.2071357]
Ilya Wagner , Valeria Bertacco, Engineering trust with semantic guardians, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
David Wentzlaff , Patrick Griffin , Henry Hoffmann , Liewei Bao , Bruce Edwards , Carl Ramey , Matthew Mattina , Chyi-Chang Miao , John F. Brown III , Anant Agarwal, On-Chip Interconnection Architecture of the Tile Processor, IEEE Micro, v.27 n.5, p.15-31, September 2007[doi>10.1109/MM.2007.89]
