module RandomNumberGenerator(
    input wire clk,
    input wire rst,
    output reg [15:0] rnd 
);


    initial begin
        rnd = 16'hACE1;
    end

    always @(posedge clk or posedge rst) begin
        if (rst)
            rnd <= 16'hACE1;
        else
            rnd <= {rnd[14:0], rnd[15] ^ rnd[13] ^ rnd[12] ^ rnd[10]};
    end

endmodule
