--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1829 paths analyzed, 187 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.591ns.
--------------------------------------------------------------------------------
Slack:                  13.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_0 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.471ns (Levels of Logic = 7)
  Clock Path Skew:      -0.085ns (0.607 - 0.692)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_0 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y49.BQ      Tcko                  0.476   M_beta_game_boardout[1]
                                                       beta_game/board/M_regs_q_0
    SLICE_X22Y50.A2      net (fanout=3)        0.698   M_beta_game_boardout[0]
    SLICE_X22Y50.A       Tilo                  0.235   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X20Y46.A1      net (fanout=1)        1.503   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X20Y46.COUT    Topcya                0.474   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X20Y47.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X20Y47.COUT    Tbyp                  0.093   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X20Y48.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X20Y48.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X22Y48.C3      net (fanout=1)        0.616   beta_game/alu/M_add_out[9]
    SLICE_X22Y48.CMUX    Tilo                  0.298   beta_game/M_level_out[3]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X21Y49.C3      net (fanout=1)        0.618   beta_game/alu/N37
    SLICE_X21Y49.C       Tilo                  0.259   beta_game/M_level_out[9]
                                                       beta_game/alu/Mmux_out175
    SLICE_X21Y47.C5      net (fanout=1)        0.621   beta_game/M_alu_out[9]
    SLICE_X21Y47.CLK     Tas                   0.264   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.471ns (2.409ns logic, 4.062ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack:                  13.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_0 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.328ns (Levels of Logic = 7)
  Clock Path Skew:      -0.085ns (0.607 - 0.692)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_0 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y49.AQ      Tcko                  0.430   beta_game/M_levels_mux_out[11]
                                                       beta_game/level/M_regs_q_0
    SLICE_X22Y50.A3      net (fanout=7)        0.601   beta_game/M_levels_mux_out[8]
    SLICE_X22Y50.A       Tilo                  0.235   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X20Y46.A1      net (fanout=1)        1.503   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X20Y46.COUT    Topcya                0.474   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X20Y47.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X20Y47.COUT    Tbyp                  0.093   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X20Y48.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X20Y48.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X22Y48.C3      net (fanout=1)        0.616   beta_game/alu/M_add_out[9]
    SLICE_X22Y48.CMUX    Tilo                  0.298   beta_game/M_level_out[3]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X21Y49.C3      net (fanout=1)        0.618   beta_game/alu/N37
    SLICE_X21Y49.C       Tilo                  0.259   beta_game/M_level_out[9]
                                                       beta_game/alu/Mmux_out175
    SLICE_X21Y47.C5      net (fanout=1)        0.621   beta_game/M_alu_out[9]
    SLICE_X21Y47.CLK     Tas                   0.264   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.328ns (2.363ns logic, 3.965ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack:                  13.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_0 (FF)
  Destination:          beta_game/board/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.283ns (Levels of Logic = 5)
  Clock Path Skew:      -0.085ns (0.607 - 0.692)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_0 to beta_game/board/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y49.BQ      Tcko                  0.476   M_beta_game_boardout[1]
                                                       beta_game/board/M_regs_q_0
    SLICE_X22Y50.A2      net (fanout=3)        0.698   M_beta_game_boardout[0]
    SLICE_X22Y50.A       Tilo                  0.235   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X20Y46.A1      net (fanout=1)        1.503   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X20Y46.COUT    Topcya                0.474   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X20Y47.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X20Y47.CMUX    Tcinc                 0.279   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X23Y47.B3      net (fanout=1)        0.630   beta_game/alu/M_add_out[6]
    SLICE_X23Y47.B       Tilo                  0.259   beta_game/M_level_out[7]
                                                       beta_game/alu/Mmux_out144
    SLICE_X21Y47.C3      net (fanout=1)        1.353   beta_game/M_alu_out[6]
    SLICE_X21Y47.CLK     Tas                   0.373   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data131
                                                       beta_game/board/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                      6.283ns (2.096ns logic, 4.187ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  13.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_0 (FF)
  Destination:          beta_game/board/M_regs_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.211ns (Levels of Logic = 5)
  Clock Path Skew:      -0.087ns (0.605 - 0.692)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_0 to beta_game/board/M_regs_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y49.BQ      Tcko                  0.476   M_beta_game_boardout[1]
                                                       beta_game/board/M_regs_q_0
    SLICE_X22Y50.A2      net (fanout=3)        0.698   M_beta_game_boardout[0]
    SLICE_X22Y50.A       Tilo                  0.235   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X20Y46.A1      net (fanout=1)        1.503   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X20Y46.COUT    Topcya                0.474   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X20Y47.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X20Y47.AMUX    Tcina                 0.220   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X22Y47.B3      net (fanout=1)        1.113   beta_game/alu/M_add_out[4]
    SLICE_X22Y47.B       Tilo                  0.235   beta_game/M_level_out[5]
                                                       beta_game/alu/Mmux_out125
    SLICE_X20Y45.C3      net (fanout=1)        0.915   beta_game/M_alu_out[4]
    SLICE_X20Y45.CLK     Tas                   0.339   M_beta_game_boardout[4]
                                                       beta_game/Mmux_M_board_data111
                                                       beta_game/board/M_regs_q_4
    -------------------------------------------------  ---------------------------
    Total                                      6.211ns (1.979ns logic, 4.232ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  13.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_0 (FF)
  Destination:          beta_game/board/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.140ns (Levels of Logic = 5)
  Clock Path Skew:      -0.085ns (0.607 - 0.692)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_0 to beta_game/board/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y49.AQ      Tcko                  0.430   beta_game/M_levels_mux_out[11]
                                                       beta_game/level/M_regs_q_0
    SLICE_X22Y50.A3      net (fanout=7)        0.601   beta_game/M_levels_mux_out[8]
    SLICE_X22Y50.A       Tilo                  0.235   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X20Y46.A1      net (fanout=1)        1.503   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X20Y46.COUT    Topcya                0.474   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X20Y47.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X20Y47.CMUX    Tcinc                 0.279   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X23Y47.B3      net (fanout=1)        0.630   beta_game/alu/M_add_out[6]
    SLICE_X23Y47.B       Tilo                  0.259   beta_game/M_level_out[7]
                                                       beta_game/alu/Mmux_out144
    SLICE_X21Y47.C3      net (fanout=1)        1.353   beta_game/M_alu_out[6]
    SLICE_X21Y47.CLK     Tas                   0.373   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data131
                                                       beta_game/board/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                      6.140ns (2.050ns logic, 4.090ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  13.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_0 (FF)
  Destination:          beta_game/board/M_regs_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.068ns (Levels of Logic = 5)
  Clock Path Skew:      -0.087ns (0.605 - 0.692)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_0 to beta_game/board/M_regs_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y49.AQ      Tcko                  0.430   beta_game/M_levels_mux_out[11]
                                                       beta_game/level/M_regs_q_0
    SLICE_X22Y50.A3      net (fanout=7)        0.601   beta_game/M_levels_mux_out[8]
    SLICE_X22Y50.A       Tilo                  0.235   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X20Y46.A1      net (fanout=1)        1.503   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X20Y46.COUT    Topcya                0.474   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X20Y47.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X20Y47.AMUX    Tcina                 0.220   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X22Y47.B3      net (fanout=1)        1.113   beta_game/alu/M_add_out[4]
    SLICE_X22Y47.B       Tilo                  0.235   beta_game/M_level_out[5]
                                                       beta_game/alu/Mmux_out125
    SLICE_X20Y45.C3      net (fanout=1)        0.915   beta_game/M_alu_out[4]
    SLICE_X20Y45.CLK     Tas                   0.339   M_beta_game_boardout[4]
                                                       beta_game/Mmux_M_board_data111
                                                       beta_game/board/M_regs_q_4
    -------------------------------------------------  ---------------------------
    Total                                      6.068ns (1.933ns logic, 4.135ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  13.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_0 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.014ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_0 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y49.AQ      Tcko                  0.430   beta_game/M_levels_mux_out[11]
                                                       beta_game/level/M_regs_q_0
    SLICE_X23Y49.D2      net (fanout=7)        0.771   beta_game/M_levels_mux_out[8]
    SLICE_X23Y49.D       Tilo                  0.259   beta_game/M_levels_mux_out[11]
                                                       beta_game/Mmux_M_alu_a17
    SLICE_X18Y46.A1      net (fanout=4)        1.568   beta_game/M_alu_a[0]
    SLICE_X18Y46.COUT    Topcya                0.495   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_lutdi
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
    SLICE_X18Y47.DMUX    Tcind                 0.267   a[15]_b[15]_LessThan_3_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<7>
    SLICE_X22Y49.A4      net (fanout=3)        1.190   a[15]_b[15]_LessThan_3_o
    SLICE_X22Y49.A       Tilo                  0.235   M_beta_game_boardout[1]
                                                       beta_game/alu/Mmux_out22
    SLICE_X23Y49.A4      net (fanout=2)        0.423   beta_game/Mmux_out21
    SLICE_X23Y49.CLK     Tas                   0.373   beta_game/M_levels_mux_out[11]
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.014ns (2.059ns logic, 3.955ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  13.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_1 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.910ns (Levels of Logic = 7)
  Clock Path Skew:      -0.085ns (0.607 - 0.692)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_1 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y49.BQ      Tcko                  0.430   beta_game/M_levels_mux_out[11]
                                                       beta_game/level/M_regs_q_1
    SLICE_X21Y46.A3      net (fanout=7)        1.005   beta_game/M_levels_mux_out[11]
    SLICE_X21Y46.A       Tilo                  0.259   M_beta_game_boardout[11]
                                                       beta_game/Mmux_M_alu_a81
    SLICE_X20Y46.BX      net (fanout=4)        0.975   beta_game/M_alu_a[1]
    SLICE_X20Y46.COUT    Tbxcy                 0.156   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X20Y47.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X20Y47.COUT    Tbyp                  0.093   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X20Y48.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X20Y48.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X22Y48.C3      net (fanout=1)        0.616   beta_game/alu/M_add_out[9]
    SLICE_X22Y48.CMUX    Tilo                  0.298   beta_game/M_level_out[3]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X21Y49.C3      net (fanout=1)        0.618   beta_game/alu/N37
    SLICE_X21Y49.C       Tilo                  0.259   beta_game/M_level_out[9]
                                                       beta_game/alu/Mmux_out175
    SLICE_X21Y47.C5      net (fanout=1)        0.621   beta_game/M_alu_out[9]
    SLICE_X21Y47.CLK     Tas                   0.264   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.910ns (2.069ns logic, 3.841ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  13.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_0 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.991ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_0 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y49.AQ      Tcko                  0.430   beta_game/M_levels_mux_out[11]
                                                       beta_game/level/M_regs_q_0
    SLICE_X23Y49.D2      net (fanout=7)        0.771   beta_game/M_levels_mux_out[8]
    SLICE_X23Y49.D       Tilo                  0.259   beta_game/M_levels_mux_out[11]
                                                       beta_game/Mmux_M_alu_a17
    SLICE_X18Y46.A1      net (fanout=4)        1.568   beta_game/M_alu_a[0]
    SLICE_X18Y46.COUT    Topcya                0.472   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_lut<0>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
    SLICE_X18Y47.DMUX    Tcind                 0.267   a[15]_b[15]_LessThan_3_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<7>
    SLICE_X22Y49.A4      net (fanout=3)        1.190   a[15]_b[15]_LessThan_3_o
    SLICE_X22Y49.A       Tilo                  0.235   M_beta_game_boardout[1]
                                                       beta_game/alu/Mmux_out22
    SLICE_X23Y49.A4      net (fanout=2)        0.423   beta_game/Mmux_out21
    SLICE_X23Y49.CLK     Tas                   0.373   beta_game/M_levels_mux_out[11]
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.991ns (2.036ns logic, 3.955ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  13.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_0 (FF)
  Destination:          beta_game/board/M_regs_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.893ns (Levels of Logic = 5)
  Clock Path Skew:      -0.087ns (0.605 - 0.692)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_0 to beta_game/board/M_regs_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y49.BQ      Tcko                  0.476   M_beta_game_boardout[1]
                                                       beta_game/board/M_regs_q_0
    SLICE_X22Y50.A2      net (fanout=3)        0.698   M_beta_game_boardout[0]
    SLICE_X22Y50.A       Tilo                  0.235   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X20Y46.A1      net (fanout=1)        1.503   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X20Y46.COUT    Topcya                0.474   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X20Y47.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X20Y47.DMUX    Tcind                 0.320   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X23Y47.D5      net (fanout=1)        0.462   beta_game/alu/M_add_out[7]
    SLICE_X23Y47.D       Tilo                  0.259   beta_game/M_level_out[7]
                                                       beta_game/alu/Mmux_out156
    SLICE_X20Y45.C1      net (fanout=1)        1.263   beta_game/M_alu_out[7]
    SLICE_X20Y45.CLK     Tas                   0.200   M_beta_game_boardout[4]
                                                       beta_game/Mmux_M_board_data141
                                                       beta_game/board/M_regs_q_7
    -------------------------------------------------  ---------------------------
    Total                                      5.893ns (1.964ns logic, 3.929ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  14.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_2 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.935ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.196 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_2 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y49.CMUX    Tshcko                0.535   M_beta_game_boardout[1]
                                                       beta_game/board/M_regs_q_2
    SLICE_X22Y49.D5      net (fanout=4)        0.790   M_beta_game_boardout[2]
    SLICE_X22Y49.D       Tilo                  0.235   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_alu_a91
    SLICE_X18Y46.B3      net (fanout=3)        1.436   beta_game/M_alu_a[2]
    SLICE_X18Y46.COUT    Topcyb                0.448   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_lut<1>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
    SLICE_X18Y47.DMUX    Tcind                 0.267   a[15]_b[15]_LessThan_3_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<7>
    SLICE_X22Y49.A4      net (fanout=3)        1.190   a[15]_b[15]_LessThan_3_o
    SLICE_X22Y49.A       Tilo                  0.235   M_beta_game_boardout[1]
                                                       beta_game/alu/Mmux_out22
    SLICE_X23Y49.A4      net (fanout=2)        0.423   beta_game/Mmux_out21
    SLICE_X23Y49.CLK     Tas                   0.373   beta_game/M_levels_mux_out[11]
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.935ns (2.093ns logic, 3.842ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  14.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_0 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.855ns (Levels of Logic = 7)
  Clock Path Skew:      -0.085ns (0.607 - 0.692)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_0 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y49.AQ      Tcko                  0.430   beta_game/M_levels_mux_out[11]
                                                       beta_game/level/M_regs_q_0
    SLICE_X23Y49.D2      net (fanout=7)        0.771   beta_game/M_levels_mux_out[8]
    SLICE_X23Y49.D       Tilo                  0.259   beta_game/M_levels_mux_out[11]
                                                       beta_game/Mmux_M_alu_a17
    SLICE_X20Y46.A3      net (fanout=4)        0.828   beta_game/M_alu_a[0]
    SLICE_X20Y46.COUT    Topcya                0.482   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/M_alu_a[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X20Y47.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X20Y47.COUT    Tbyp                  0.093   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X20Y48.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X20Y48.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X22Y48.C3      net (fanout=1)        0.616   beta_game/alu/M_add_out[9]
    SLICE_X22Y48.CMUX    Tilo                  0.298   beta_game/M_level_out[3]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X21Y49.C3      net (fanout=1)        0.618   beta_game/alu/N37
    SLICE_X21Y49.C       Tilo                  0.259   beta_game/M_level_out[9]
                                                       beta_game/alu/Mmux_out175
    SLICE_X21Y47.C5      net (fanout=1)        0.621   beta_game/M_alu_out[9]
    SLICE_X21Y47.CLK     Tas                   0.264   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.855ns (2.395ns logic, 3.460ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack:                  14.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_2 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.898ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.196 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_2 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y49.CMUX    Tshcko                0.535   M_beta_game_boardout[1]
                                                       beta_game/board/M_regs_q_2
    SLICE_X22Y49.D5      net (fanout=4)        0.790   M_beta_game_boardout[2]
    SLICE_X22Y49.D       Tilo                  0.235   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_alu_a91
    SLICE_X18Y46.B3      net (fanout=3)        1.436   beta_game/M_alu_a[2]
    SLICE_X18Y46.COUT    Topcyb                0.411   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_lutdi1
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
    SLICE_X18Y47.DMUX    Tcind                 0.267   a[15]_b[15]_LessThan_3_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<7>
    SLICE_X22Y49.A4      net (fanout=3)        1.190   a[15]_b[15]_LessThan_3_o
    SLICE_X22Y49.A       Tilo                  0.235   M_beta_game_boardout[1]
                                                       beta_game/alu/Mmux_out22
    SLICE_X23Y49.A4      net (fanout=2)        0.423   beta_game/Mmux_out21
    SLICE_X23Y49.CLK     Tas                   0.373   beta_game/M_levels_mux_out[11]
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.898ns (2.056ns logic, 3.842ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  14.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_0 (FF)
  Destination:          beta_game/board/M_regs_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.769ns (Levels of Logic = 6)
  Clock Path Skew:      -0.086ns (0.606 - 0.692)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_0 to beta_game/board/M_regs_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y49.BQ      Tcko                  0.476   M_beta_game_boardout[1]
                                                       beta_game/board/M_regs_q_0
    SLICE_X22Y50.A2      net (fanout=3)        0.698   M_beta_game_boardout[0]
    SLICE_X22Y50.A       Tilo                  0.235   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X20Y46.A1      net (fanout=1)        1.503   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X20Y46.COUT    Topcya                0.474   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X20Y47.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X20Y47.COUT    Tbyp                  0.093   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X20Y48.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X20Y48.DMUX    Tcind                 0.320   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X21Y48.C3      net (fanout=1)        0.974   beta_game/alu/M_add_out[11]
    SLICE_X21Y48.C       Tilo                  0.259   beta_game/M_level_out[11]
                                                       beta_game/alu/Mmux_out45
    SLICE_X21Y46.C6      net (fanout=1)        0.358   beta_game/M_alu_out[11]
    SLICE_X21Y46.CLK     Tas                   0.373   M_beta_game_boardout[11]
                                                       beta_game/Mmux_M_board_data31
                                                       beta_game/board/M_regs_q_11
    -------------------------------------------------  ---------------------------
    Total                                      5.769ns (2.230ns logic, 3.539ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack:                  14.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_3 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.881ns (Levels of Logic = 5)
  Clock Path Skew:      0.039ns (0.668 - 0.629)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_3 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y45.BQ      Tcko                  0.525   M_beta_game_boardout[4]
                                                       beta_game/board/M_regs_q_3
    SLICE_X22Y48.D4      net (fanout=4)        0.793   M_beta_game_boardout[3]
    SLICE_X22Y48.D       Tilo                  0.235   beta_game/M_level_out[3]
                                                       beta_game/Mmux_M_alu_a101
    SLICE_X18Y46.B1      net (fanout=3)        1.389   beta_game/M_alu_a[3]
    SLICE_X18Y46.COUT    Topcyb                0.448   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_lut<1>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
    SLICE_X18Y47.DMUX    Tcind                 0.267   a[15]_b[15]_LessThan_3_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<7>
    SLICE_X22Y49.A4      net (fanout=3)        1.190   a[15]_b[15]_LessThan_3_o
    SLICE_X22Y49.A       Tilo                  0.235   M_beta_game_boardout[1]
                                                       beta_game/alu/Mmux_out22
    SLICE_X23Y49.A4      net (fanout=2)        0.423   beta_game/Mmux_out21
    SLICE_X23Y49.CLK     Tas                   0.373   beta_game/M_levels_mux_out[11]
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.881ns (2.083ns logic, 3.798ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  14.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_0 (FF)
  Destination:          beta_game/board/M_regs_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.750ns (Levels of Logic = 5)
  Clock Path Skew:      -0.087ns (0.605 - 0.692)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_0 to beta_game/board/M_regs_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y49.AQ      Tcko                  0.430   beta_game/M_levels_mux_out[11]
                                                       beta_game/level/M_regs_q_0
    SLICE_X22Y50.A3      net (fanout=7)        0.601   beta_game/M_levels_mux_out[8]
    SLICE_X22Y50.A       Tilo                  0.235   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X20Y46.A1      net (fanout=1)        1.503   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X20Y46.COUT    Topcya                0.474   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X20Y47.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X20Y47.DMUX    Tcind                 0.320   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X23Y47.D5      net (fanout=1)        0.462   beta_game/alu/M_add_out[7]
    SLICE_X23Y47.D       Tilo                  0.259   beta_game/M_level_out[7]
                                                       beta_game/alu/Mmux_out156
    SLICE_X20Y45.C1      net (fanout=1)        1.263   beta_game/M_alu_out[7]
    SLICE_X20Y45.CLK     Tas                   0.200   M_beta_game_boardout[4]
                                                       beta_game/Mmux_M_board_data141
                                                       beta_game/board/M_regs_q_7
    -------------------------------------------------  ---------------------------
    Total                                      5.750ns (1.918ns logic, 3.832ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  14.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_5 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.816ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.302 - 0.318)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_5 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y47.CQ      Tcko                  0.476   beta_game/M_level_out[5]
                                                       beta_game/level/M_regs_q_5
    SLICE_X19Y47.A3      net (fanout=2)        0.989   beta_game/M_level_out[5]
    SLICE_X19Y47.A       Tilo                  0.259   beta_game/M_alu_a[5]
                                                       beta_game/Mmux_M_alu_a121
    SLICE_X20Y47.BX      net (fanout=5)        0.947   beta_game/M_alu_a[5]
    SLICE_X20Y47.COUT    Tbxcy                 0.156   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X20Y48.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X20Y48.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X22Y48.C3      net (fanout=1)        0.616   beta_game/alu/M_add_out[9]
    SLICE_X22Y48.CMUX    Tilo                  0.298   beta_game/M_level_out[3]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X21Y49.C3      net (fanout=1)        0.618   beta_game/alu/N37
    SLICE_X21Y49.C       Tilo                  0.259   beta_game/M_level_out[9]
                                                       beta_game/alu/Mmux_out175
    SLICE_X21Y47.C5      net (fanout=1)        0.621   beta_game/M_alu_out[9]
    SLICE_X21Y47.CLK     Tas                   0.264   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.816ns (2.022ns logic, 3.794ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  14.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_1 (FF)
  Destination:          beta_game/board/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.722ns (Levels of Logic = 5)
  Clock Path Skew:      -0.085ns (0.607 - 0.692)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_1 to beta_game/board/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y49.BQ      Tcko                  0.430   beta_game/M_levels_mux_out[11]
                                                       beta_game/level/M_regs_q_1
    SLICE_X21Y46.A3      net (fanout=7)        1.005   beta_game/M_levels_mux_out[11]
    SLICE_X21Y46.A       Tilo                  0.259   M_beta_game_boardout[11]
                                                       beta_game/Mmux_M_alu_a81
    SLICE_X20Y46.BX      net (fanout=4)        0.975   beta_game/M_alu_a[1]
    SLICE_X20Y46.COUT    Tbxcy                 0.156   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X20Y47.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X20Y47.CMUX    Tcinc                 0.279   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X23Y47.B3      net (fanout=1)        0.630   beta_game/alu/M_add_out[6]
    SLICE_X23Y47.B       Tilo                  0.259   beta_game/M_level_out[7]
                                                       beta_game/alu/Mmux_out144
    SLICE_X21Y47.C3      net (fanout=1)        1.353   beta_game/M_alu_out[6]
    SLICE_X21Y47.CLK     Tas                   0.373   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data131
                                                       beta_game/board/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                      5.722ns (1.756ns logic, 3.966ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  14.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_3 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.844ns (Levels of Logic = 5)
  Clock Path Skew:      0.039ns (0.668 - 0.629)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_3 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y45.BQ      Tcko                  0.525   M_beta_game_boardout[4]
                                                       beta_game/board/M_regs_q_3
    SLICE_X22Y48.D4      net (fanout=4)        0.793   M_beta_game_boardout[3]
    SLICE_X22Y48.D       Tilo                  0.235   beta_game/M_level_out[3]
                                                       beta_game/Mmux_M_alu_a101
    SLICE_X18Y46.B1      net (fanout=3)        1.389   beta_game/M_alu_a[3]
    SLICE_X18Y46.COUT    Topcyb                0.411   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_lutdi1
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
    SLICE_X18Y47.DMUX    Tcind                 0.267   a[15]_b[15]_LessThan_3_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<7>
    SLICE_X22Y49.A4      net (fanout=3)        1.190   a[15]_b[15]_LessThan_3_o
    SLICE_X22Y49.A       Tilo                  0.235   M_beta_game_boardout[1]
                                                       beta_game/alu/Mmux_out22
    SLICE_X23Y49.A4      net (fanout=2)        0.423   beta_game/Mmux_out21
    SLICE_X23Y49.CLK     Tas                   0.373   beta_game/M_levels_mux_out[11]
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.844ns (2.046ns logic, 3.798ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  14.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_1 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.719ns (Levels of Logic = 7)
  Clock Path Skew:      -0.085ns (0.607 - 0.692)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_1 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y49.CQ      Tcko                  0.476   M_beta_game_boardout[1]
                                                       beta_game/board/M_regs_q_1
    SLICE_X21Y46.A4      net (fanout=3)        0.768   M_beta_game_boardout[1]
    SLICE_X21Y46.A       Tilo                  0.259   M_beta_game_boardout[11]
                                                       beta_game/Mmux_M_alu_a81
    SLICE_X20Y46.BX      net (fanout=4)        0.975   beta_game/M_alu_a[1]
    SLICE_X20Y46.COUT    Tbxcy                 0.156   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X20Y47.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X20Y47.COUT    Tbyp                  0.093   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X20Y48.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X20Y48.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X22Y48.C3      net (fanout=1)        0.616   beta_game/alu/M_add_out[9]
    SLICE_X22Y48.CMUX    Tilo                  0.298   beta_game/M_level_out[3]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X21Y49.C3      net (fanout=1)        0.618   beta_game/alu/N37
    SLICE_X21Y49.C       Tilo                  0.259   beta_game/M_level_out[9]
                                                       beta_game/alu/Mmux_out175
    SLICE_X21Y47.C5      net (fanout=1)        0.621   beta_game/M_alu_out[9]
    SLICE_X21Y47.CLK     Tas                   0.264   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.719ns (2.115ns logic, 3.604ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  14.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_2 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.679ns (Levels of Logic = 7)
  Clock Path Skew:      -0.085ns (0.607 - 0.692)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_2 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y49.CMUX    Tshcko                0.535   M_beta_game_boardout[1]
                                                       beta_game/board/M_regs_q_2
    SLICE_X22Y49.D5      net (fanout=4)        0.790   M_beta_game_boardout[2]
    SLICE_X22Y49.D       Tilo                  0.235   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_alu_a91
    SLICE_X20Y46.CX      net (fanout=3)        0.917   beta_game/M_alu_a[2]
    SLICE_X20Y46.COUT    Tcxcy                 0.117   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X20Y47.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X20Y47.COUT    Tbyp                  0.093   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X20Y48.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X20Y48.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X22Y48.C3      net (fanout=1)        0.616   beta_game/alu/M_add_out[9]
    SLICE_X22Y48.CMUX    Tilo                  0.298   beta_game/M_level_out[3]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X21Y49.C3      net (fanout=1)        0.618   beta_game/alu/N37
    SLICE_X21Y49.C       Tilo                  0.259   beta_game/M_level_out[9]
                                                       beta_game/alu/Mmux_out175
    SLICE_X21Y47.C5      net (fanout=1)        0.621   beta_game/M_alu_out[9]
    SLICE_X21Y47.CLK     Tas                   0.264   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.679ns (2.111ns logic, 3.568ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack:                  14.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_0 (FF)
  Destination:          beta_game/board/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.667ns (Levels of Logic = 5)
  Clock Path Skew:      -0.085ns (0.607 - 0.692)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_0 to beta_game/board/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y49.AQ      Tcko                  0.430   beta_game/M_levels_mux_out[11]
                                                       beta_game/level/M_regs_q_0
    SLICE_X23Y49.D2      net (fanout=7)        0.771   beta_game/M_levels_mux_out[8]
    SLICE_X23Y49.D       Tilo                  0.259   beta_game/M_levels_mux_out[11]
                                                       beta_game/Mmux_M_alu_a17
    SLICE_X20Y46.A3      net (fanout=4)        0.828   beta_game/M_alu_a[0]
    SLICE_X20Y46.COUT    Topcya                0.482   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/M_alu_a[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X20Y47.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X20Y47.CMUX    Tcinc                 0.279   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X23Y47.B3      net (fanout=1)        0.630   beta_game/alu/M_add_out[6]
    SLICE_X23Y47.B       Tilo                  0.259   beta_game/M_level_out[7]
                                                       beta_game/alu/Mmux_out144
    SLICE_X21Y47.C3      net (fanout=1)        1.353   beta_game/M_alu_out[6]
    SLICE_X21Y47.CLK     Tas                   0.373   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data131
                                                       beta_game/board/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                      5.667ns (2.082ns logic, 3.585ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack:                  14.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_1 (FF)
  Destination:          beta_game/board/M_regs_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.650ns (Levels of Logic = 5)
  Clock Path Skew:      -0.087ns (0.605 - 0.692)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_1 to beta_game/board/M_regs_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y49.BQ      Tcko                  0.430   beta_game/M_levels_mux_out[11]
                                                       beta_game/level/M_regs_q_1
    SLICE_X21Y46.A3      net (fanout=7)        1.005   beta_game/M_levels_mux_out[11]
    SLICE_X21Y46.A       Tilo                  0.259   M_beta_game_boardout[11]
                                                       beta_game/Mmux_M_alu_a81
    SLICE_X20Y46.BX      net (fanout=4)        0.975   beta_game/M_alu_a[1]
    SLICE_X20Y46.COUT    Tbxcy                 0.156   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X20Y47.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X20Y47.AMUX    Tcina                 0.220   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X22Y47.B3      net (fanout=1)        1.113   beta_game/alu/M_add_out[4]
    SLICE_X22Y47.B       Tilo                  0.235   beta_game/M_level_out[5]
                                                       beta_game/alu/Mmux_out125
    SLICE_X20Y45.C3      net (fanout=1)        0.915   beta_game/M_alu_out[4]
    SLICE_X20Y45.CLK     Tas                   0.339   M_beta_game_boardout[4]
                                                       beta_game/Mmux_M_board_data111
                                                       beta_game/board/M_regs_q_4
    -------------------------------------------------  ---------------------------
    Total                                      5.650ns (1.639ns logic, 4.011ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  14.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_0 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.710ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.196 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_0 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y49.AQ      Tcko                  0.430   beta_game/M_levels_mux_out[11]
                                                       beta_game/level/M_regs_q_0
    SLICE_X23Y49.D2      net (fanout=7)        0.771   beta_game/M_levels_mux_out[8]
    SLICE_X23Y49.D       Tilo                  0.259   beta_game/M_levels_mux_out[11]
                                                       beta_game/Mmux_M_alu_a17
    SLICE_X18Y46.A1      net (fanout=4)        1.568   beta_game/M_alu_a[0]
    SLICE_X18Y46.COUT    Topcya                0.495   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_lutdi
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
    SLICE_X18Y47.DMUX    Tcind                 0.267   a[15]_b[15]_LessThan_3_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<7>
    SLICE_X22Y49.A4      net (fanout=3)        1.190   a[15]_b[15]_LessThan_3_o
    SLICE_X22Y49.A       Tilo                  0.235   M_beta_game_boardout[1]
                                                       beta_game/alu/Mmux_out22
    SLICE_X22Y49.B6      net (fanout=2)        0.143   beta_game/Mmux_out21
    SLICE_X22Y49.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data11
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.710ns (2.035ns logic, 3.675ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  14.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_0 (FF)
  Destination:          beta_game/level/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.700ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.302 - 0.319)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_0 to beta_game/level/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y49.BQ      Tcko                  0.476   M_beta_game_boardout[1]
                                                       beta_game/board/M_regs_q_0
    SLICE_X22Y50.A2      net (fanout=3)        0.698   M_beta_game_boardout[0]
    SLICE_X22Y50.A       Tilo                  0.235   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X20Y46.A1      net (fanout=1)        1.503   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X20Y46.COUT    Topcya                0.474   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X20Y47.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X20Y47.COUT    Tbyp                  0.093   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X20Y48.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X20Y48.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X22Y48.C3      net (fanout=1)        0.616   beta_game/alu/M_add_out[9]
    SLICE_X22Y48.CMUX    Tilo                  0.298   beta_game/M_level_out[3]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X21Y49.C3      net (fanout=1)        0.618   beta_game/alu/N37
    SLICE_X21Y49.CLK     Tas                   0.373   beta_game/M_level_out[9]
                                                       beta_game/alu/Mmux_out175
                                                       beta_game/level/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.700ns (2.259ns logic, 3.441ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack:                  14.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_0 (FF)
  Destination:          beta_game/board/M_regs_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.626ns (Levels of Logic = 6)
  Clock Path Skew:      -0.086ns (0.606 - 0.692)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_0 to beta_game/board/M_regs_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y49.AQ      Tcko                  0.430   beta_game/M_levels_mux_out[11]
                                                       beta_game/level/M_regs_q_0
    SLICE_X22Y50.A3      net (fanout=7)        0.601   beta_game/M_levels_mux_out[8]
    SLICE_X22Y50.A       Tilo                  0.235   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X20Y46.A1      net (fanout=1)        1.503   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X20Y46.COUT    Topcya                0.474   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X20Y47.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X20Y47.COUT    Tbyp                  0.093   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X20Y48.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X20Y48.DMUX    Tcind                 0.320   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X21Y48.C3      net (fanout=1)        0.974   beta_game/alu/M_add_out[11]
    SLICE_X21Y48.C       Tilo                  0.259   beta_game/M_level_out[11]
                                                       beta_game/alu/Mmux_out45
    SLICE_X21Y46.C6      net (fanout=1)        0.358   beta_game/M_alu_out[11]
    SLICE_X21Y46.CLK     Tas                   0.373   M_beta_game_boardout[11]
                                                       beta_game/Mmux_M_board_data31
                                                       beta_game/board/M_regs_q_11
    -------------------------------------------------  ---------------------------
    Total                                      5.626ns (2.184ns logic, 3.442ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  14.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_0 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.687ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.196 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_0 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y49.AQ      Tcko                  0.430   beta_game/M_levels_mux_out[11]
                                                       beta_game/level/M_regs_q_0
    SLICE_X23Y49.D2      net (fanout=7)        0.771   beta_game/M_levels_mux_out[8]
    SLICE_X23Y49.D       Tilo                  0.259   beta_game/M_levels_mux_out[11]
                                                       beta_game/Mmux_M_alu_a17
    SLICE_X18Y46.A1      net (fanout=4)        1.568   beta_game/M_alu_a[0]
    SLICE_X18Y46.COUT    Topcya                0.472   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_lut<0>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
    SLICE_X18Y47.DMUX    Tcind                 0.267   a[15]_b[15]_LessThan_3_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<7>
    SLICE_X22Y49.A4      net (fanout=3)        1.190   a[15]_b[15]_LessThan_3_o
    SLICE_X22Y49.A       Tilo                  0.235   M_beta_game_boardout[1]
                                                       beta_game/alu/Mmux_out22
    SLICE_X22Y49.B6      net (fanout=2)        0.143   beta_game/Mmux_out21
    SLICE_X22Y49.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data11
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.687ns (2.012ns logic, 3.675ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  14.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_10 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.668ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.302 - 0.319)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_10 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y48.BQ      Tcko                  0.430   beta_game/M_level_out[11]
                                                       beta_game/level/M_regs_q_10
    SLICE_X23Y48.B2      net (fanout=3)        0.764   beta_game/M_level_out[10]
    SLICE_X23Y48.B       Tilo                  0.259   beta_game/M_alu_a[10]
                                                       beta_game/Mmux_M_alu_a21
    SLICE_X18Y47.B3      net (fanout=3)        1.370   beta_game/M_alu_a[10]
    SLICE_X18Y47.DMUX    Topbd                 0.624   a[15]_b[15]_LessThan_3_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_lut<5>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<7>
    SLICE_X22Y49.A4      net (fanout=3)        1.190   a[15]_b[15]_LessThan_3_o
    SLICE_X22Y49.A       Tilo                  0.235   M_beta_game_boardout[1]
                                                       beta_game/alu/Mmux_out22
    SLICE_X23Y49.A4      net (fanout=2)        0.423   beta_game/Mmux_out21
    SLICE_X23Y49.CLK     Tas                   0.373   beta_game/M_levels_mux_out[11]
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.668ns (1.921ns logic, 3.747ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  14.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_0 (FF)
  Destination:          beta_game/board/M_regs_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.595ns (Levels of Logic = 5)
  Clock Path Skew:      -0.087ns (0.605 - 0.692)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_0 to beta_game/board/M_regs_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y49.AQ      Tcko                  0.430   beta_game/M_levels_mux_out[11]
                                                       beta_game/level/M_regs_q_0
    SLICE_X23Y49.D2      net (fanout=7)        0.771   beta_game/M_levels_mux_out[8]
    SLICE_X23Y49.D       Tilo                  0.259   beta_game/M_levels_mux_out[11]
                                                       beta_game/Mmux_M_alu_a17
    SLICE_X20Y46.A3      net (fanout=4)        0.828   beta_game/M_alu_a[0]
    SLICE_X20Y46.COUT    Topcya                0.482   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/M_alu_a[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X20Y47.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X20Y47.AMUX    Tcina                 0.220   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X22Y47.B3      net (fanout=1)        1.113   beta_game/alu/M_add_out[4]
    SLICE_X22Y47.B       Tilo                  0.235   beta_game/M_level_out[5]
                                                       beta_game/alu/Mmux_out125
    SLICE_X20Y45.C3      net (fanout=1)        0.915   beta_game/M_alu_out[4]
    SLICE_X20Y45.CLK     Tas                   0.339   M_beta_game_boardout[4]
                                                       beta_game/Mmux_M_board_data111
                                                       beta_game/board/M_regs_q_4
    -------------------------------------------------  ---------------------------
    Total                                      5.595ns (1.965ns logic, 3.630ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  14.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_0 (FF)
  Destination:          beta_game/board/M_regs_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.681ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_0 to beta_game/board/M_regs_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y49.BQ      Tcko                  0.476   M_beta_game_boardout[1]
                                                       beta_game/board/M_regs_q_0
    SLICE_X22Y50.A2      net (fanout=3)        0.698   M_beta_game_boardout[0]
    SLICE_X22Y50.A       Tilo                  0.235   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X20Y46.A1      net (fanout=1)        1.503   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X20Y46.CMUX    Topac                 0.633   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X22Y48.A2      net (fanout=1)        0.990   beta_game/alu/M_add_out[2]
    SLICE_X22Y48.A       Tilo                  0.235   beta_game/M_level_out[3]
                                                       beta_game/alu/Mmux_out105
    SLICE_X22Y49.C3      net (fanout=1)        0.690   beta_game/M_alu_out[2]
    SLICE_X22Y49.CLK     Tas                   0.221   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data91
                                                       beta_game/board/M_regs_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.681ns (1.800ns logic, 3.881ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X8Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X8Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X8Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X8Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X8Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X8Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_beta_game_boardout[4]/CLK
  Logical resource: beta_game/board/M_regs_q_3/CK
  Location pin: SLICE_X20Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_beta_game_boardout[4]/CLK
  Logical resource: beta_game/board/M_regs_q_7/CK
  Location pin: SLICE_X20Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: M_beta_game_boardout[4]/SR
  Logical resource: beta_game/board/M_regs_q_7/SR
  Location pin: SLICE_X20Y45.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_beta_game_boardout[4]/CLK
  Logical resource: beta_game/board/M_regs_q_4/CK
  Location pin: SLICE_X20Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: M_beta_game_boardout[1]/SR
  Logical resource: beta_game/board/M_regs_q_2/SR
  Location pin: SLICE_X22Y49.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: beta_game/M_regs_q_15/CLK
  Logical resource: beta_game/board/M_regs_q_14/CK
  Location pin: SLICE_X18Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: beta_game/M_regs_q_15/CLK
  Logical resource: beta_game/board/M_regs_q_15/CK
  Location pin: SLICE_X18Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: beta_game/M_level_out[5]/CLK
  Logical resource: beta_game/level/M_regs_q_4/CK
  Location pin: SLICE_X22Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: beta_game/M_level_out[5]/CLK
  Logical resource: beta_game/level/M_regs_q_5/CK
  Location pin: SLICE_X22Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: beta_game/M_level_out[3]/CLK
  Logical resource: beta_game/level/M_regs_q_2/CK
  Location pin: SLICE_X22Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: beta_game/M_level_out[3]/CLK
  Logical resource: beta_game/level/M_regs_q_3/CK
  Location pin: SLICE_X22Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.591|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1829 paths, 0 nets, and 297 connections

Design statistics:
   Minimum period:   6.591ns{1}   (Maximum frequency: 151.722MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 28 00:17:46 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 399 MB



